Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG --family="Arria 10" --part=10AT115S2F45E2SG
Warning: XG.alt_em10g32_0: Example Design for this setting is not available. Please refer to Presets to apply setting for example design
Info: Skipping generation of XG: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/XG.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/XG.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	2 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create Modelsim Project.
Info: 
Info: Starting: Create testbench Platform Designer system
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG.ipx
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG.ip --testbench=STANDARD --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG --family="Arria 10" --part=10AT115S2F45E2SG
Warning: XG.alt_em10g32_0: Example Design for this setting is not available. Please refer to Presets to apply setting for example design
Info: qsys-generate succeeded.
Info: Loading IP catalog for testbench.
Progress: 
Progress: 
Progress: 
Progress: (1) searching /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx (ipx file)
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx: Loading now from components.ipx
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.01 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx matched 1 files in 0.01 seconds
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG.ipx
Progress: Loading XG/XG.ip
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/* matched 7 files in 0.01 seconds
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG.ipx
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG.ipx described 0 plugins, 3 paths, in 0.00 seconds
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/*/* matched 27 files in 0.00 seconds
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG.ipx described 0 plugins, 3 paths, in 0.01 seconds
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/* matched 3 files in 0.01 seconds
Info: /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/*/* matched 0 files in 0.00 seconds
Info: /home/dai/.altera.quartus/ip/17.1.2/**/* matched 0 files in 0.00 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/$$QUARTUS_IP_USERDIR/* matched 0 files in 0.00 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/$$QUARTUS_IP_GLOBALDIR/* matched 0 files in 0.00 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/ip/altera/altera_components.ipx
Info: Reading index /home/tools/intelFPGA_pro/17.1/ip/altera/hw_altera_components.ipx.iipx
Info: /home/tools/intelFPGA_pro/17.1/ip/altera/hw_altera_components.ipx.iipx described 2328 plugins, 0 paths, in 0.17 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/ip/altera/sw_altera_components.ipx.iipx
Info: /home/tools/intelFPGA_pro/17.1/ip/altera/sw_altera_components.ipx.iipx described 70 plugins, 0 paths, in 0.02 seconds
Info: /home/tools/intelFPGA_pro/17.1/ip/altera/altera_components.ipx described 0 plugins, 2 paths, in 0.18 seconds
Info: /home/tools/intelFPGA_pro/17.1/ip/**/* matched 103 files in 0.18 seconds
Info: /home/tools/intelFPGA_pro/ip/**/* matched 0 files in 0.00 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/ip_component_categories.ipx described 0 plugins, 0 paths, in 0.00 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx: Loading now from components.ipx
Info: /home/tools/intelFPGA_pro/17.1/quartus/common/librarian/factories/**/* matched 0 files in 0.00 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/$IP_IPX_PATH matched 1 files in 0.00 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx described 0 plugins, 13 paths, in 0.00 seconds
Info: Reading index /home/tools/intelFPGA_pro/17.1/qsys/lib/builtin.ipx
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/builtin.ipx described 81 plugins, 0 paths, in 0.01 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/**/* matched 95 files in 0.01 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx described 0 plugins, 13 paths, in 0.22 seconds
Info: /home/tools/intelFPGA_pro/17.1/qsys/lib/root_components.ipx matched 1 files in 0.22 seconds
Info: Running script /home/tools/intelFPGA_pro/17.1/qsys/lib/tbgen.tcl
Info: send_message Info TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: TB_Gen: QSYS Testbench Generator Rev: $Revision: #1 $
Info: get_module_property NAME
Info: send_message Info TB_Gen: System design is: XG
Info: TB_Gen: System design is: XG
Info: get_interfaces 
Info: get_connections 
Info: get_interface_property avalon_st_pause EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.avalon_st_pause
Info: get_interface_property avalon_st_rx EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.avalon_st_rx
Info: get_interface_property avalon_st_rxstatus EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.avalon_st_rxstatus
Info: get_interface_property avalon_st_tx EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.avalon_st_tx
Info: get_interface_property avalon_st_txstatus EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.avalon_st_txstatus
Info: get_interface_property csr EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.csr
Info: get_interface_property csr_clk EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.csr_clk
Info: get_interface_property csr_rst_n EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.csr_rst_n
Info: get_interface_property link_fault_status_xgmii_rx EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.link_fault_status_xgmii_rx
Info: get_interface_property rx_156_25_clk EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.rx_156_25_clk
Info: get_interface_property rx_312_5_clk EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.rx_312_5_clk
Info: get_interface_property rx_rst_n EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.rx_rst_n
Info: get_interface_property tx_156_25_clk EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.tx_156_25_clk
Info: get_interface_property tx_312_5_clk EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.tx_312_5_clk
Info: get_interface_property tx_rst_n EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.tx_rst_n
Info: get_interface_property xgmii_rx_control EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.xgmii_rx_control
Info: get_interface_property xgmii_rx_data EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.xgmii_rx_data
Info: get_interface_property xgmii_tx_control EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.xgmii_tx_control
Info: get_interface_property xgmii_tx_data EXPORT_OF
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_property alt_em10g32_0 CLASS_NAME
Info: get_instance_assignment alt_em10g32_0 testbench.partner.map.xgmii_tx_data
Info: get_module_property FILE
Info: send_message Info TB_Gen: Creating testbench system : XG_tb with all standard BFMs
Info: TB_Gen: Creating testbench system : XG_tb with all standard BFMs
Info: create_system XG_tb
Info: add_component XG_inst /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG.ip
Info: XG_inst: Generic Component validation successful.
Info: send_message Info TB_Gen: Saving testbench system: XG_tb.qsys
Info: TB_Gen: Saving testbench system: XG_tb.qsys
Info: save_system XG_tb.qsys
Progress: Saving changes to XG_tb.qsys
Info: All modules have been converted to Generic Components.
Info: set_use_testbench_naming_pattern true XG
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interfaces 
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_pause CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_rx CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_rxstatus CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_tx CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_txstatus CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr_clk CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr_rst_n CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property link_fault_status_xgmii_rx CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_156_25_clk CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_312_5_clk CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_rst_n CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_156_25_clk CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_312_5_clk CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_rst_n CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_rx_control CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_rx_data CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_tx_control CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_tx_data CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr_clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: csr_clk
Info: TB_Gen: clock_sink found: csr_clk
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr_clk CLASS_NAME
Info: add_component XG_inst_csr_clk_bfm XG_inst_csr_clk_bfm_ip.ip altera_avalon_clock_source XG_inst_csr_clk_bfm
Info: XG_inst_csr_clk_bfm: Generic Component validation successful.
Info: load_component XG_inst_csr_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr_clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: load_component XG_inst_csr_clk_bfm
Info: set_component_parameter_value CLOCK_RATE 50000000
Info: set_component_parameter_value CLOCK_UNIT 1
Info: save_component 
Info: load_component XG_inst_csr_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr_clk CLASS_NAME
Info: get_instance_property XG_inst_csr_clk_bfm CLASS_NAME
Info: load_component XG_inst_csr_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_csr_clk_bfm CLASS_NAME
Info: load_component XG_inst_csr_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_csr_clk_bfm.clk XG_inst.csr_clk
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_156_25_clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: rx_156_25_clk
Info: TB_Gen: clock_sink found: rx_156_25_clk
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_156_25_clk CLASS_NAME
Info: add_component XG_inst_rx_156_25_clk_bfm XG_inst_rx_156_25_clk_bfm_ip.ip altera_avalon_clock_source XG_inst_rx_156_25_clk_bfm
Info: XG_inst_rx_156_25_clk_bfm: Generic Component validation successful.
Info: load_component XG_inst_rx_156_25_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value rx_156_25_clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: load_component XG_inst_rx_156_25_clk_bfm
Info: set_component_parameter_value CLOCK_RATE 50000000
Info: set_component_parameter_value CLOCK_UNIT 1
Info: save_component 
Info: load_component XG_inst_rx_156_25_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_156_25_clk CLASS_NAME
Info: get_instance_property XG_inst_rx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_rx_156_25_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_rx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_rx_156_25_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_rx_156_25_clk_bfm.clk XG_inst.rx_156_25_clk
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_312_5_clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: rx_312_5_clk
Info: TB_Gen: clock_sink found: rx_312_5_clk
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_312_5_clk CLASS_NAME
Info: add_component XG_inst_rx_312_5_clk_bfm XG_inst_rx_312_5_clk_bfm_ip.ip altera_avalon_clock_source XG_inst_rx_312_5_clk_bfm
Info: XG_inst_rx_312_5_clk_bfm: Generic Component validation successful.
Info: load_component XG_inst_rx_312_5_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value rx_312_5_clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: load_component XG_inst_rx_312_5_clk_bfm
Info: set_component_parameter_value CLOCK_RATE 50000000
Info: set_component_parameter_value CLOCK_UNIT 1
Info: save_component 
Info: load_component XG_inst_rx_312_5_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_312_5_clk CLASS_NAME
Info: get_instance_property XG_inst_rx_312_5_clk_bfm CLASS_NAME
Info: load_component XG_inst_rx_312_5_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_rx_312_5_clk_bfm CLASS_NAME
Info: load_component XG_inst_rx_312_5_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_rx_312_5_clk_bfm.clk XG_inst.rx_312_5_clk
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_156_25_clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: tx_156_25_clk
Info: TB_Gen: clock_sink found: tx_156_25_clk
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_156_25_clk CLASS_NAME
Info: add_component XG_inst_tx_156_25_clk_bfm XG_inst_tx_156_25_clk_bfm_ip.ip altera_avalon_clock_source XG_inst_tx_156_25_clk_bfm
Info: XG_inst_tx_156_25_clk_bfm: Generic Component validation successful.
Info: load_component XG_inst_tx_156_25_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value tx_156_25_clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: load_component XG_inst_tx_156_25_clk_bfm
Info: set_component_parameter_value CLOCK_RATE 50000000
Info: set_component_parameter_value CLOCK_UNIT 1
Info: save_component 
Info: load_component XG_inst_tx_156_25_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_156_25_clk CLASS_NAME
Info: get_instance_property XG_inst_tx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_tx_156_25_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_tx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_tx_156_25_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_tx_156_25_clk_bfm.clk XG_inst.tx_156_25_clk
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_312_5_clk CLASS_NAME
Info: send_message Info TB_Gen: clock_sink found: tx_312_5_clk
Info: TB_Gen: clock_sink found: tx_312_5_clk
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_312_5_clk CLASS_NAME
Info: add_component XG_inst_tx_312_5_clk_bfm XG_inst_tx_312_5_clk_bfm_ip.ip altera_avalon_clock_source XG_inst_tx_312_5_clk_bfm
Info: XG_inst_tx_312_5_clk_bfm: Generic Component validation successful.
Info: load_component XG_inst_tx_312_5_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value tx_312_5_clk clockRate
Info: send_message Warning TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Warning: TB_Gen: clockRate is less than 1Hz; setting to 50MHz
Info: load_component XG_inst_tx_312_5_clk_bfm
Info: set_component_parameter_value CLOCK_RATE 50000000
Info: set_component_parameter_value CLOCK_UNIT 1
Info: save_component 
Info: load_component XG_inst_tx_312_5_clk_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_312_5_clk CLASS_NAME
Info: get_instance_property XG_inst_tx_312_5_clk_bfm CLASS_NAME
Info: load_component XG_inst_tx_312_5_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_tx_312_5_clk_bfm CLASS_NAME
Info: load_component XG_inst_tx_312_5_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_tx_312_5_clk_bfm.clk XG_inst.tx_312_5_clk
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr_rst_n CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: csr_rst_n
Info: TB_Gen: reset_sink found: csr_rst_n
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr_rst_n CLASS_NAME
Info: add_component XG_inst_csr_rst_n_bfm XG_inst_csr_rst_n_bfm_ip.ip altera_avalon_reset_source XG_inst_csr_rst_n_bfm
Info: XG_inst_csr_rst_n_bfm: Generic Component validation successful.
Info: load_component XG_inst_csr_rst_n_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports csr_rst_n
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property csr_rst_n csr_rst_n ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property csr_rst_n csr_rst_n ROLE
Info: load_component XG_inst_csr_rst_n_bfm
Info: set_component_parameter_value ASSERT_HIGH_RESET 0
Info: set_component_parameter_value INITIAL_RESET_CYCLES 50
Info: save_component 
Info: load_component XG_inst_csr_rst_n_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst_csr_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_csr_rst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_csr_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_csr_rst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_csr_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_csr_rst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: load_component XG_inst_csr_rst_n_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr_rst_n associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr_clk CLASS_NAME
Info: get_instance_property XG_inst_csr_clk_bfm CLASS_NAME
Info: load_component XG_inst_csr_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_csr_clk_bfm CLASS_NAME
Info: load_component XG_inst_csr_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_csr_clk_bfm.clk XG_inst_csr_rst_n_bfm.clk
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr_rst_n CLASS_NAME
Info: get_instance_property XG_inst_csr_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_csr_rst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_csr_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_csr_rst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_csr_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_csr_rst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: add_connection XG_inst_csr_rst_n_bfm.reset XG_inst.csr_rst_n
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_rst_n CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: rx_rst_n
Info: TB_Gen: reset_sink found: rx_rst_n
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_rst_n CLASS_NAME
Info: add_component XG_inst_rx_rst_n_bfm XG_inst_rx_rst_n_bfm_ip.ip altera_avalon_reset_source XG_inst_rx_rst_n_bfm
Info: XG_inst_rx_rst_n_bfm: Generic Component validation successful.
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports rx_rst_n
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property rx_rst_n rx_rst_n ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property rx_rst_n rx_rst_n ROLE
Info: load_component XG_inst_rx_rst_n_bfm
Info: set_component_parameter_value ASSERT_HIGH_RESET 0
Info: set_component_parameter_value INITIAL_RESET_CYCLES 50
Info: save_component 
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value rx_rst_n associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_312_5_clk CLASS_NAME
Info: get_instance_property XG_inst_rx_312_5_clk_bfm CLASS_NAME
Info: load_component XG_inst_rx_312_5_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_rx_312_5_clk_bfm CLASS_NAME
Info: load_component XG_inst_rx_312_5_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_rx_312_5_clk_bfm.clk XG_inst_rx_rst_n_bfm.clk
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_rst_n CLASS_NAME
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: add_connection XG_inst_rx_rst_n_bfm.reset XG_inst.rx_rst_n
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_rst_n CLASS_NAME
Info: send_message Info TB_Gen: reset_sink found: tx_rst_n
Info: TB_Gen: reset_sink found: tx_rst_n
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_rst_n CLASS_NAME
Info: add_component XG_inst_tx_rst_n_bfm XG_inst_tx_rst_n_bfm_ip.ip altera_avalon_reset_source XG_inst_tx_rst_n_bfm
Info: XG_inst_tx_rst_n_bfm: Generic Component validation successful.
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports tx_rst_n
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property tx_rst_n tx_rst_n ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property tx_rst_n tx_rst_n ROLE
Info: load_component XG_inst_tx_rst_n_bfm
Info: set_component_parameter_value ASSERT_HIGH_RESET 0
Info: set_component_parameter_value INITIAL_RESET_CYCLES 50
Info: save_component 
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value tx_rst_n associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_312_5_clk CLASS_NAME
Info: get_instance_property XG_inst_tx_312_5_clk_bfm CLASS_NAME
Info: load_component XG_inst_tx_312_5_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_tx_312_5_clk_bfm CLASS_NAME
Info: load_component XG_inst_tx_312_5_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_tx_312_5_clk_bfm.clk XG_inst_tx_rst_n_bfm.clk
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_rst_n CLASS_NAME
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: add_connection XG_inst_tx_rst_n_bfm.reset XG_inst.tx_rst_n
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_pause CLASS_NAME
Info: send_message Info TB_Gen: avalon_streaming_sink found: avalon_st_pause
Info: TB_Gen: avalon_streaming_sink found: avalon_st_pause
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_pause CLASS_NAME
Info: add_component XG_inst_avalon_st_pause_bfm XG_inst_avalon_st_pause_bfm_ip.ip altera_avalon_st_source_bfm XG_inst_avalon_st_pause_bfm
Info: XG_inst_avalon_st_pause_bfm: Generic Component validation successful.
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_pause dataBitsPerSymbol
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_pause beatsPerCycle
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_pause symbolsPerBeat
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_pause maxChannel
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_pause readyLatency
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_pause errorDescriptor
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports avalon_st_pause
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_pause avalon_st_pause_data ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_pause avalon_st_pause_data WIDTH
Info: load_component XG_inst_avalon_st_pause_bfm
Info: set_component_parameter_value ST_NUMSYMBOLS 1
Info: set_component_parameter_value ST_SYMBOL_W 2
Info: set_component_parameter_value ST_MAX_CHANNELS 0
Info: set_component_parameter_value ST_BEATSPERCYCLE 1
Info: set_component_parameter_value ST_READY_LATENCY 0
Info: set_component_parameter_value ST_ERROR_DESCRIPTOR 
Info: set_component_parameter_value ST_CHANNEL_W 1
Info: set_component_parameter_value ST_EMPTY_W 1
Info: set_component_parameter_value ST_ERROR_W 1
Info: set_component_parameter_value USE_PACKET 0
Info: set_component_parameter_value USE_CHANNEL 0
Info: set_component_parameter_value USE_ERROR 0
Info: set_component_parameter_value USE_READY 0
Info: set_component_parameter_value USE_VALID 0
Info: set_component_parameter_value USE_EMPTY 0
Info: save_component 
Info: load_component XG_inst_avalon_st_pause_bfm
Info: set_component_parameter_value VHDL_ID 0
Info: save_component 
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_pause_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_pause_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_pause_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_pause_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_interface_property src CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_pause associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_156_25_clk CLASS_NAME
Info: get_instance_property XG_inst_tx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_tx_156_25_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_tx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_tx_156_25_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_tx_156_25_clk_bfm.clk XG_inst_avalon_st_pause_bfm.clk
Info: get_instance_property XG_inst_avalon_st_pause_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_pause_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_pause_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_pause_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_interface_property src CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_pause associatedReset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_rst_n CLASS_NAME
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: add_connection XG_inst_tx_rst_n_bfm.reset XG_inst_avalon_st_pause_bfm.clk_reset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_pause CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_pause_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_pause_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_pause_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_pause_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_pause_bfm
Info: get_component_interface_property src CLASS_NAME
Info: add_connection XG_inst_avalon_st_pause_bfm.src XG_inst.avalon_st_pause
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_rx CLASS_NAME
Info: send_message Info TB_Gen: avalon_streaming_source found: avalon_st_rx
Info: TB_Gen: avalon_streaming_source found: avalon_st_rx
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_rx CLASS_NAME
Info: add_component XG_inst_avalon_st_rx_bfm XG_inst_avalon_st_rx_bfm_ip.ip altera_avalon_st_sink_bfm XG_inst_avalon_st_rx_bfm
Info: XG_inst_avalon_st_rx_bfm: Generic Component validation successful.
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rx dataBitsPerSymbol
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rx beatsPerCycle
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rx symbolsPerBeat
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rx maxChannel
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rx readyLatency
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rx errorDescriptor
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports avalon_st_rx
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rx avalon_st_rx_data ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rx avalon_st_rx_data WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rx avalon_st_rx_empty ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rx avalon_st_rx_empty WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rx avalon_st_rx_endofpacket ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rx avalon_st_rx_error ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rx avalon_st_rx_error WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rx avalon_st_rx_ready ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rx avalon_st_rx_startofpacket ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rx avalon_st_rx_valid ROLE
Info: load_component XG_inst_avalon_st_rx_bfm
Info: set_component_parameter_value ST_NUMSYMBOLS 8
Info: set_component_parameter_value ST_SYMBOL_W 8
Info: set_component_parameter_value ST_MAX_CHANNELS 0
Info: set_component_parameter_value ST_BEATSPERCYCLE 1
Info: set_component_parameter_value ST_READY_LATENCY 0
Info: set_component_parameter_value ST_ERROR_DESCRIPTOR 
Info: set_component_parameter_value ST_CHANNEL_W 1
Info: set_component_parameter_value ST_EMPTY_W 3
Info: set_component_parameter_value ST_ERROR_W 6
Info: set_component_parameter_value USE_PACKET 1
Info: set_component_parameter_value USE_CHANNEL 0
Info: set_component_parameter_value USE_ERROR 1
Info: set_component_parameter_value USE_READY 1
Info: set_component_parameter_value USE_VALID 1
Info: set_component_parameter_value USE_EMPTY 1
Info: save_component 
Info: load_component XG_inst_avalon_st_rx_bfm
Info: set_component_parameter_value VHDL_ID 0
Info: save_component 
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_rx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_interface_property sink CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rx associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_156_25_clk CLASS_NAME
Info: get_instance_property XG_inst_rx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_rx_156_25_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_rx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_rx_156_25_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_rx_156_25_clk_bfm.clk XG_inst_avalon_st_rx_bfm.clk
Info: get_instance_property XG_inst_avalon_st_rx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_rx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_interface_property sink CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rx associatedReset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_rst_n CLASS_NAME
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: add_connection XG_inst_rx_rst_n_bfm.reset XG_inst_avalon_st_rx_bfm.clk_reset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_rx CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_rx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rx_bfm
Info: get_component_interface_property sink CLASS_NAME
Info: add_connection XG_inst.avalon_st_rx XG_inst_avalon_st_rx_bfm.sink
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_rxstatus CLASS_NAME
Info: send_message Info TB_Gen: avalon_streaming_source found: avalon_st_rxstatus
Info: TB_Gen: avalon_streaming_source found: avalon_st_rxstatus
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_rxstatus CLASS_NAME
Info: add_component XG_inst_avalon_st_rxstatus_bfm XG_inst_avalon_st_rxstatus_bfm_ip.ip altera_avalon_st_sink_bfm XG_inst_avalon_st_rxstatus_bfm
Info: XG_inst_avalon_st_rxstatus_bfm: Generic Component validation successful.
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rxstatus dataBitsPerSymbol
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rxstatus beatsPerCycle
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rxstatus symbolsPerBeat
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rxstatus maxChannel
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rxstatus readyLatency
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rxstatus errorDescriptor
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports avalon_st_rxstatus
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rxstatus avalon_st_rxstatus_data ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rxstatus avalon_st_rxstatus_data WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rxstatus avalon_st_rxstatus_error ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rxstatus avalon_st_rxstatus_error WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_rxstatus avalon_st_rxstatus_valid ROLE
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: set_component_parameter_value ST_NUMSYMBOLS 5
Info: set_component_parameter_value ST_SYMBOL_W 8
Info: set_component_parameter_value ST_MAX_CHANNELS 0
Info: set_component_parameter_value ST_BEATSPERCYCLE 1
Info: set_component_parameter_value ST_READY_LATENCY 0
Info: set_component_parameter_value ST_ERROR_DESCRIPTOR 
Info: set_component_parameter_value ST_CHANNEL_W 1
Info: set_component_parameter_value ST_EMPTY_W 1
Info: set_component_parameter_value ST_ERROR_W 7
Info: set_component_parameter_value USE_PACKET 0
Info: set_component_parameter_value USE_CHANNEL 0
Info: set_component_parameter_value USE_ERROR 1
Info: set_component_parameter_value USE_READY 0
Info: set_component_parameter_value USE_VALID 1
Info: set_component_parameter_value USE_EMPTY 0
Info: save_component 
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: set_component_parameter_value VHDL_ID 1
Info: save_component 
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rxstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_rxstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rxstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rxstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_interface_property sink CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rxstatus associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_156_25_clk CLASS_NAME
Info: get_instance_property XG_inst_rx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_rx_156_25_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_rx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_rx_156_25_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_rx_156_25_clk_bfm.clk XG_inst_avalon_st_rxstatus_bfm.clk
Info: get_instance_property XG_inst_avalon_st_rxstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_rxstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rxstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rxstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_interface_property sink CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_rxstatus associatedReset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_rst_n CLASS_NAME
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: add_connection XG_inst_rx_rst_n_bfm.reset XG_inst_avalon_st_rxstatus_bfm.clk_reset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_rxstatus CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rxstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_rxstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rxstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_rxstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_rxstatus_bfm
Info: get_component_interface_property sink CLASS_NAME
Info: add_connection XG_inst.avalon_st_rxstatus XG_inst_avalon_st_rxstatus_bfm.sink
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_tx CLASS_NAME
Info: send_message Info TB_Gen: avalon_streaming_sink found: avalon_st_tx
Info: TB_Gen: avalon_streaming_sink found: avalon_st_tx
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_tx CLASS_NAME
Info: add_component XG_inst_avalon_st_tx_bfm XG_inst_avalon_st_tx_bfm_ip.ip altera_avalon_st_source_bfm XG_inst_avalon_st_tx_bfm
Info: XG_inst_avalon_st_tx_bfm: Generic Component validation successful.
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_tx dataBitsPerSymbol
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_tx beatsPerCycle
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_tx symbolsPerBeat
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_tx maxChannel
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_tx readyLatency
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_tx errorDescriptor
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports avalon_st_tx
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_tx avalon_st_tx_data ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_tx avalon_st_tx_data WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_tx avalon_st_tx_empty ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_tx avalon_st_tx_empty WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_tx avalon_st_tx_endofpacket ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_tx avalon_st_tx_error ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_tx avalon_st_tx_error WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_tx avalon_st_tx_ready ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_tx avalon_st_tx_startofpacket ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_tx avalon_st_tx_valid ROLE
Info: load_component XG_inst_avalon_st_tx_bfm
Info: set_component_parameter_value ST_NUMSYMBOLS 8
Info: set_component_parameter_value ST_SYMBOL_W 8
Info: set_component_parameter_value ST_MAX_CHANNELS 0
Info: set_component_parameter_value ST_BEATSPERCYCLE 1
Info: set_component_parameter_value ST_READY_LATENCY 0
Info: set_component_parameter_value ST_ERROR_DESCRIPTOR 
Info: set_component_parameter_value ST_CHANNEL_W 1
Info: set_component_parameter_value ST_EMPTY_W 3
Info: set_component_parameter_value ST_ERROR_W 1
Info: set_component_parameter_value USE_PACKET 1
Info: set_component_parameter_value USE_CHANNEL 0
Info: set_component_parameter_value USE_ERROR 1
Info: set_component_parameter_value USE_READY 1
Info: set_component_parameter_value USE_VALID 1
Info: set_component_parameter_value USE_EMPTY 1
Info: save_component 
Info: load_component XG_inst_avalon_st_tx_bfm
Info: set_component_parameter_value VHDL_ID 1
Info: save_component 
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_tx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_tx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_tx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_tx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_interface_property src CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_tx associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_156_25_clk CLASS_NAME
Info: get_instance_property XG_inst_tx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_tx_156_25_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_tx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_tx_156_25_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_tx_156_25_clk_bfm.clk XG_inst_avalon_st_tx_bfm.clk
Info: get_instance_property XG_inst_avalon_st_tx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_tx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_tx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_tx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_interface_property src CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_tx associatedReset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_rst_n CLASS_NAME
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: add_connection XG_inst_tx_rst_n_bfm.reset XG_inst_avalon_st_tx_bfm.clk_reset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_tx CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_tx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_tx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_tx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_tx_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_tx_bfm
Info: get_component_interface_property src CLASS_NAME
Info: add_connection XG_inst_avalon_st_tx_bfm.src XG_inst.avalon_st_tx
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_txstatus CLASS_NAME
Info: send_message Info TB_Gen: avalon_streaming_source found: avalon_st_txstatus
Info: TB_Gen: avalon_streaming_source found: avalon_st_txstatus
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_txstatus CLASS_NAME
Info: add_component XG_inst_avalon_st_txstatus_bfm XG_inst_avalon_st_txstatus_bfm_ip.ip altera_avalon_st_sink_bfm XG_inst_avalon_st_txstatus_bfm
Info: XG_inst_avalon_st_txstatus_bfm: Generic Component validation successful.
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_txstatus dataBitsPerSymbol
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_txstatus beatsPerCycle
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_txstatus symbolsPerBeat
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_txstatus maxChannel
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_txstatus readyLatency
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_txstatus errorDescriptor
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports avalon_st_txstatus
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_txstatus avalon_st_txstatus_data ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_txstatus avalon_st_txstatus_data WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_txstatus avalon_st_txstatus_error ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_txstatus avalon_st_txstatus_error WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property avalon_st_txstatus avalon_st_txstatus_valid ROLE
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: set_component_parameter_value ST_NUMSYMBOLS 5
Info: set_component_parameter_value ST_SYMBOL_W 8
Info: set_component_parameter_value ST_MAX_CHANNELS 0
Info: set_component_parameter_value ST_BEATSPERCYCLE 1
Info: set_component_parameter_value ST_READY_LATENCY 0
Info: set_component_parameter_value ST_ERROR_DESCRIPTOR 
Info: set_component_parameter_value ST_CHANNEL_W 1
Info: set_component_parameter_value ST_EMPTY_W 1
Info: set_component_parameter_value ST_ERROR_W 7
Info: set_component_parameter_value USE_PACKET 0
Info: set_component_parameter_value USE_CHANNEL 0
Info: set_component_parameter_value USE_ERROR 1
Info: set_component_parameter_value USE_READY 0
Info: set_component_parameter_value USE_VALID 1
Info: set_component_parameter_value USE_EMPTY 0
Info: save_component 
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: set_component_parameter_value VHDL_ID 2
Info: save_component 
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_txstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_txstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_txstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_txstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_interface_property sink CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_txstatus associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_156_25_clk CLASS_NAME
Info: get_instance_property XG_inst_tx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_tx_156_25_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_tx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_tx_156_25_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_tx_156_25_clk_bfm.clk XG_inst_avalon_st_txstatus_bfm.clk
Info: get_instance_property XG_inst_avalon_st_txstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_txstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_txstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_txstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_interface_property sink CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value avalon_st_txstatus associatedReset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property tx_rst_n CLASS_NAME
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_tx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_tx_rst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: add_connection XG_inst_tx_rst_n_bfm.reset XG_inst_avalon_st_txstatus_bfm.clk_reset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property avalon_st_txstatus CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_txstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_avalon_st_txstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_txstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_avalon_st_txstatus_bfm CLASS_NAME
Info: load_component XG_inst_avalon_st_txstatus_bfm
Info: get_component_interface_property sink CLASS_NAME
Info: add_connection XG_inst.avalon_st_txstatus XG_inst_avalon_st_txstatus_bfm.sink
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr CLASS_NAME
Info: send_message Info TB_Gen: avalon_slave found: csr
Info: TB_Gen: avalon_slave found: csr
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr CLASS_NAME
Info: add_component XG_inst_csr_bfm XG_inst_csr_bfm_ip.ip altera_avalon_mm_master_bfm XG_inst_csr_bfm
Info: XG_inst_csr_bfm: Generic Component validation successful.
Info: load_component XG_inst_csr_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr bitsPerSymbol
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr addressUnits
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr burstOnBurstBoundariesOnly
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr linewrapBursts
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr readLatency
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr maximumPendingReadTransactions
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr maximumPendingWriteTransactions
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr readWaitTime
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr writeWaitTime
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr addressAlignment
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports csr
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property csr csr_address ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property csr csr_address WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property csr csr_read ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property csr csr_readdata ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property csr csr_readdata WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property csr csr_waitrequest ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property csr csr_write ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property csr csr_writedata ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property csr csr_writedata WIDTH
Info: load_component XG_inst_csr_bfm
Info: set_component_parameter_value AV_SYMBOL_W 8
Info: set_component_parameter_value ADDRESS_UNITS WORDS
Info: set_component_parameter_value AV_BURST_BNDR_ONLY 0
Info: set_component_parameter_value AV_BURST_LINEWRAP 0
Info: set_component_parameter_value AV_FIX_READ_LATENCY 1
Info: set_component_parameter_value AV_MAX_PENDING_READS 0
Info: set_component_parameter_value AV_MAX_PENDING_WRITES 0
Info: set_component_parameter_value AV_READ_WAIT_TIME 0
Info: set_component_parameter_value AV_WRITE_WAIT_TIME 0
Info: set_component_parameter_value REGISTER_WAITREQUEST 0
Info: set_component_parameter_value AV_ADDRESS_W 10
Info: set_component_parameter_value USE_ADDRESS 1
Info: set_component_parameter_value AV_BURSTCOUNT_W 1
Info: set_component_parameter_value USE_BURSTCOUNT 0
Info: set_component_parameter_value AV_NUMSYMBOLS 4
Info: set_component_parameter_value USE_READ_DATA 1
Info: set_component_parameter_value USE_WRITE_DATA 1
Info: set_component_parameter_value USE_BEGIN_TRANSFER 0
Info: set_component_parameter_value USE_BEGIN_BURST_TRANSFER 0
Info: set_component_parameter_value USE_WAIT_REQUEST 1
Info: set_component_parameter_value USE_WRITE 1
Info: set_component_parameter_value USE_READ 1
Info: set_component_parameter_value USE_BYTE_ENABLE 0
Info: set_component_parameter_value USE_READ_DATA_VALID 0
Info: set_component_parameter_value USE_ARBITERLOCK 0
Info: set_component_parameter_value USE_DEBUGACCESS 0
Info: set_component_parameter_value USE_TRANSACTIONID 0
Info: set_component_parameter_value AV_READRESPONSE_W 1
Info: set_component_parameter_value USE_READRESPONSE 0
Info: set_component_parameter_value AV_WRITERESPONSE_W 1
Info: set_component_parameter_value USE_WRITERESPONSE 0
Info: set_component_parameter_value USE_CLKEN 0
Info: save_component 
Info: load_component XG_inst_csr_bfm
Info: set_component_parameter_value VHDL_ID 0
Info: save_component 
Info: load_component XG_inst_csr_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst_csr_bfm CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_csr_bfm CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_csr_bfm CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_csr_bfm CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_interface_property m0 CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr_clk CLASS_NAME
Info: get_instance_property XG_inst_csr_clk_bfm CLASS_NAME
Info: load_component XG_inst_csr_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_csr_clk_bfm CLASS_NAME
Info: load_component XG_inst_csr_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_csr_clk_bfm.clk XG_inst_csr_bfm.clk
Info: get_instance_property XG_inst_csr_bfm CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_csr_bfm CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_csr_bfm CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_csr_bfm CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_interface_property m0 CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value csr associatedReset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr_rst_n CLASS_NAME
Info: get_instance_property XG_inst_csr_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_csr_rst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_csr_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_csr_rst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_csr_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_csr_rst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: add_connection XG_inst_csr_rst_n_bfm.reset XG_inst_csr_bfm.clk_reset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property csr CLASS_NAME
Info: get_instance_property XG_inst_csr_bfm CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_csr_bfm CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_csr_bfm CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_csr_bfm CLASS_NAME
Info: load_component XG_inst_csr_bfm
Info: get_component_interface_property m0 CLASS_NAME
Info: add_connection XG_inst_csr_bfm.m0 XG_inst.csr
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property link_fault_status_xgmii_rx CLASS_NAME
Info: send_message Info TB_Gen: avalon_streaming_source found: link_fault_status_xgmii_rx
Info: TB_Gen: avalon_streaming_source found: link_fault_status_xgmii_rx
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property link_fault_status_xgmii_rx CLASS_NAME
Info: add_component XG_inst_link_fault_status_xgmii_rx_bfm XG_inst_link_fault_status_xgmii_rx_bfm_ip.ip altera_avalon_st_sink_bfm XG_inst_link_fault_status_xgmii_rx_bfm
Info: XG_inst_link_fault_status_xgmii_rx_bfm: Generic Component validation successful.
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value link_fault_status_xgmii_rx dataBitsPerSymbol
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value link_fault_status_xgmii_rx beatsPerCycle
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value link_fault_status_xgmii_rx symbolsPerBeat
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value link_fault_status_xgmii_rx maxChannel
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value link_fault_status_xgmii_rx readyLatency
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value link_fault_status_xgmii_rx errorDescriptor
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports link_fault_status_xgmii_rx
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property link_fault_status_xgmii_rx link_fault_status_xgmii_rx_data ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property link_fault_status_xgmii_rx link_fault_status_xgmii_rx_data WIDTH
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: set_component_parameter_value ST_NUMSYMBOLS 1
Info: set_component_parameter_value ST_SYMBOL_W 2
Info: set_component_parameter_value ST_MAX_CHANNELS 0
Info: set_component_parameter_value ST_BEATSPERCYCLE 1
Info: set_component_parameter_value ST_READY_LATENCY 0
Info: set_component_parameter_value ST_ERROR_DESCRIPTOR 
Info: set_component_parameter_value ST_CHANNEL_W 1
Info: set_component_parameter_value ST_EMPTY_W 1
Info: set_component_parameter_value ST_ERROR_W 1
Info: set_component_parameter_value USE_PACKET 0
Info: set_component_parameter_value USE_CHANNEL 0
Info: set_component_parameter_value USE_ERROR 0
Info: set_component_parameter_value USE_READY 0
Info: set_component_parameter_value USE_VALID 0
Info: set_component_parameter_value USE_EMPTY 0
Info: save_component 
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: set_component_parameter_value VHDL_ID 3
Info: save_component 
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst_link_fault_status_xgmii_rx_bfm CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_link_fault_status_xgmii_rx_bfm CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_link_fault_status_xgmii_rx_bfm CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_link_fault_status_xgmii_rx_bfm CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_interface_property sink CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value link_fault_status_xgmii_rx associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_156_25_clk CLASS_NAME
Info: get_instance_property XG_inst_rx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_rx_156_25_clk_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_rx_156_25_clk_bfm CLASS_NAME
Info: load_component XG_inst_rx_156_25_clk_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: add_connection XG_inst_rx_156_25_clk_bfm.clk XG_inst_link_fault_status_xgmii_rx_bfm.clk
Info: get_instance_property XG_inst_link_fault_status_xgmii_rx_bfm CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_link_fault_status_xgmii_rx_bfm CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_link_fault_status_xgmii_rx_bfm CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_link_fault_status_xgmii_rx_bfm CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_interface_property sink CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value link_fault_status_xgmii_rx associatedReset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property rx_rst_n CLASS_NAME
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_rx_rst_n_bfm CLASS_NAME
Info: load_component XG_inst_rx_rst_n_bfm
Info: get_component_interface_property reset CLASS_NAME
Info: add_connection XG_inst_rx_rst_n_bfm.reset XG_inst_link_fault_status_xgmii_rx_bfm.clk_reset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property link_fault_status_xgmii_rx CLASS_NAME
Info: get_instance_property XG_inst_link_fault_status_xgmii_rx_bfm CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_link_fault_status_xgmii_rx_bfm CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_interface_property clk CLASS_NAME
Info: get_instance_property XG_inst_link_fault_status_xgmii_rx_bfm CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_interface_property clk_reset CLASS_NAME
Info: get_instance_property XG_inst_link_fault_status_xgmii_rx_bfm CLASS_NAME
Info: load_component XG_inst_link_fault_status_xgmii_rx_bfm
Info: get_component_interface_property sink CLASS_NAME
Info: add_connection XG_inst.link_fault_status_xgmii_rx XG_inst_link_fault_status_xgmii_rx_bfm.sink
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_rx_control CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: xgmii_rx_control
Info: TB_Gen: conduit_end found: xgmii_rx_control
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_rx_control CLASS_NAME
Info: add_component XG_inst_xgmii_rx_control_bfm XG_inst_xgmii_rx_control_bfm_ip.ip altera_conduit_bfm XG_inst_xgmii_rx_control_bfm
Info: XG_inst_xgmii_rx_control_bfm: Generic Component validation successful.
Info: load_component XG_inst_xgmii_rx_control_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value xgmii_rx_control associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value xgmii_rx_control associatedReset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports xgmii_rx_control
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property xgmii_rx_control xgmii_rx_control ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property xgmii_rx_control xgmii_rx_control WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property xgmii_rx_control xgmii_rx_control DIRECTION
Info: load_component XG_inst_xgmii_rx_control_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES export
Info: set_component_parameter_value SIGNAL_WIDTHS 4
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component XG_inst_xgmii_rx_control_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_rx_control CLASS_NAME
Info: get_instance_property XG_inst_xgmii_rx_control_bfm CLASS_NAME
Info: load_component XG_inst_xgmii_rx_control_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_xgmii_rx_control_bfm CLASS_NAME
Info: load_component XG_inst_xgmii_rx_control_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection XG_inst_xgmii_rx_control_bfm.conduit XG_inst.xgmii_rx_control
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_rx_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: xgmii_rx_data
Info: TB_Gen: conduit_end found: xgmii_rx_data
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_rx_data CLASS_NAME
Info: add_component XG_inst_xgmii_rx_data_bfm XG_inst_xgmii_rx_data_bfm_ip.ip altera_conduit_bfm XG_inst_xgmii_rx_data_bfm
Info: XG_inst_xgmii_rx_data_bfm: Generic Component validation successful.
Info: load_component XG_inst_xgmii_rx_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value xgmii_rx_data associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value xgmii_rx_data associatedReset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports xgmii_rx_data
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property xgmii_rx_data xgmii_rx_data ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property xgmii_rx_data xgmii_rx_data WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property xgmii_rx_data xgmii_rx_data DIRECTION
Info: load_component XG_inst_xgmii_rx_data_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES export
Info: set_component_parameter_value SIGNAL_WIDTHS 32
Info: set_component_parameter_value SIGNAL_DIRECTIONS output
Info: save_component 
Info: load_component XG_inst_xgmii_rx_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_rx_data CLASS_NAME
Info: get_instance_property XG_inst_xgmii_rx_data_bfm CLASS_NAME
Info: load_component XG_inst_xgmii_rx_data_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_xgmii_rx_data_bfm CLASS_NAME
Info: load_component XG_inst_xgmii_rx_data_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection XG_inst_xgmii_rx_data_bfm.conduit XG_inst.xgmii_rx_data
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_tx_control CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: xgmii_tx_control
Info: TB_Gen: conduit_end found: xgmii_tx_control
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_tx_control CLASS_NAME
Info: add_component XG_inst_xgmii_tx_control_bfm XG_inst_xgmii_tx_control_bfm_ip.ip altera_conduit_bfm XG_inst_xgmii_tx_control_bfm
Info: XG_inst_xgmii_tx_control_bfm: Generic Component validation successful.
Info: load_component XG_inst_xgmii_tx_control_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value xgmii_tx_control associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value xgmii_tx_control associatedReset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports xgmii_tx_control
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property xgmii_tx_control xgmii_tx_control ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property xgmii_tx_control xgmii_tx_control WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property xgmii_tx_control xgmii_tx_control DIRECTION
Info: load_component XG_inst_xgmii_tx_control_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES export
Info: set_component_parameter_value SIGNAL_WIDTHS 4
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component XG_inst_xgmii_tx_control_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_tx_control CLASS_NAME
Info: get_instance_property XG_inst_xgmii_tx_control_bfm CLASS_NAME
Info: load_component XG_inst_xgmii_tx_control_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_xgmii_tx_control_bfm CLASS_NAME
Info: load_component XG_inst_xgmii_tx_control_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection XG_inst_xgmii_tx_control_bfm.conduit XG_inst.xgmii_tx_control
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_tx_data CLASS_NAME
Info: send_message Info TB_Gen: conduit_end found: xgmii_tx_data
Info: TB_Gen: conduit_end found: xgmii_tx_data
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_tx_data CLASS_NAME
Info: add_component XG_inst_xgmii_tx_data_bfm XG_inst_xgmii_tx_data_bfm_ip.ip altera_conduit_bfm XG_inst_xgmii_tx_data_bfm
Info: XG_inst_xgmii_tx_data_bfm: Generic Component validation successful.
Info: load_component XG_inst_xgmii_tx_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value xgmii_tx_data associatedClock
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_parameter_value xgmii_tx_data associatedReset
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_ports xgmii_tx_data
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property xgmii_tx_data xgmii_tx_data ROLE
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property xgmii_tx_data xgmii_tx_data WIDTH
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_port_property xgmii_tx_data xgmii_tx_data DIRECTION
Info: load_component XG_inst_xgmii_tx_data_bfm
Info: set_component_parameter_value CLOCKED_SIGNAL 0
Info: set_component_parameter_value ENABLE_RESET 0
Info: set_component_parameter_value SIGNAL_ROLES export
Info: set_component_parameter_value SIGNAL_WIDTHS 32
Info: set_component_parameter_value SIGNAL_DIRECTIONS input
Info: save_component 
Info: load_component XG_inst_xgmii_tx_data_bfm
Info: get_component_property CLASS_NAME
Info: get_instance_property XG_inst CLASS_NAME
Info: load_component XG_inst
Info: get_component_interface_property xgmii_tx_data CLASS_NAME
Info: get_instance_property XG_inst_xgmii_tx_data_bfm CLASS_NAME
Info: load_component XG_inst_xgmii_tx_data_bfm
Info: get_component_interfaces 
Info: get_instance_property XG_inst_xgmii_tx_data_bfm CLASS_NAME
Info: load_component XG_inst_xgmii_tx_data_bfm
Info: get_component_interface_property conduit CLASS_NAME
Info: add_connection XG_inst_xgmii_tx_data_bfm.conduit XG_inst.xgmii_tx_data
Info: send_message Info TB_Gen: Saving testbench system: XG_tb.qsys
Info: TB_Gen: Saving testbench system: XG_tb.qsys
Info: save_system XG_tb.qsys
Progress: Saving changes to XG_tb.qsys
Info: All modules have been converted to Generic Components.
Info: send_message Info TB_Gen: TBGEN SUCCESSFUL
Info: TB_Gen: TBGEN SUCCESSFUL
Info: Testbench system: /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG_tb.qsys
Info: Done
Info: XG_inst_avalon_st_txstatus_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_txstatus_bfm_ip_tb/XG_inst_avalon_st_txstatus_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_txstatus_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_txstatus_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_avalon_st_txstatus_bfm_ip.XG_inst_avalon_st_txstatus_bfm: Use Ready set to zero - omitting sink_ready port
Info: XG_inst_avalon_st_txstatus_bfm_ip.XG_inst_avalon_st_txstatus_bfm: Use Packets set to zero - omitting sink_startofpacket, sink_endofpacket and sink_empty ports
Info: XG_inst_avalon_st_txstatus_bfm_ip.XG_inst_avalon_st_txstatus_bfm: Use Empty set to zero - omitting sink_empty port
Info: XG_inst_avalon_st_txstatus_bfm_ip.XG_inst_avalon_st_txstatus_bfm: Use Channels set to zero - omitting sink_channel port
Info: XG_inst_avalon_st_txstatus_bfm_ip: "Transforming system: XG_inst_avalon_st_txstatus_bfm_ip"
Info: XG_inst_avalon_st_txstatus_bfm_ip: Running transform generation_view_transform
Info: XG_inst_avalon_st_txstatus_bfm_ip: Running transform generation_view_transform took 0.001s
Info: XG_inst_avalon_st_txstatus_bfm: Running transform generation_view_transform
Info: XG_inst_avalon_st_txstatus_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_avalon_st_txstatus_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_avalon_st_txstatus_bfm_ip: Running transform interconnect_transform_chooser took 0.063s
Info: XG_inst_avalon_st_txstatus_bfm_ip: "Naming system components in system: XG_inst_avalon_st_txstatus_bfm_ip"
Info: XG_inst_avalon_st_txstatus_bfm_ip: "Processing generation queue"
Info: XG_inst_avalon_st_txstatus_bfm_ip: "Generating: XG_inst_avalon_st_txstatus_bfm_ip"
Info: XG_inst_avalon_st_txstatus_bfm_ip: "Generating: altera_avalon_st_sink_bfm"
Info: XG_inst_avalon_st_txstatus_bfm_ip: Done "XG_inst_avalon_st_txstatus_bfm_ip" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_tx_312_5_clk_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_312_5_clk_bfm_ip_tb/XG_inst_tx_312_5_clk_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_312_5_clk_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_312_5_clk_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_tx_312_5_clk_bfm_ip.XG_inst_tx_312_5_clk_bfm: Elaborate: altera_clock_source
Info: XG_inst_tx_312_5_clk_bfm_ip.XG_inst_tx_312_5_clk_bfm:            $Revision: #1 $
Info: XG_inst_tx_312_5_clk_bfm_ip.XG_inst_tx_312_5_clk_bfm:            $Date: 2017/08/13 $
Info: XG_inst_tx_312_5_clk_bfm_ip: "Transforming system: XG_inst_tx_312_5_clk_bfm_ip"
Info: XG_inst_tx_312_5_clk_bfm_ip: Running transform generation_view_transform
Info: XG_inst_tx_312_5_clk_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_tx_312_5_clk_bfm: Running transform generation_view_transform
Info: XG_inst_tx_312_5_clk_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_tx_312_5_clk_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_tx_312_5_clk_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_tx_312_5_clk_bfm_ip: "Naming system components in system: XG_inst_tx_312_5_clk_bfm_ip"
Info: XG_inst_tx_312_5_clk_bfm_ip: "Processing generation queue"
Info: XG_inst_tx_312_5_clk_bfm_ip: "Generating: XG_inst_tx_312_5_clk_bfm_ip"
Info: XG_inst_tx_312_5_clk_bfm_ip: "Generating: altera_avalon_clock_source"
Info: XG_inst_tx_312_5_clk_bfm_ip: Done "XG_inst_tx_312_5_clk_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_xgmii_tx_control_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_tx_control_bfm_ip_tb/XG_inst_xgmii_tx_control_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_tx_control_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_tx_control_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_xgmii_tx_control_bfm_ip: "Transforming system: XG_inst_xgmii_tx_control_bfm_ip"
Info: XG_inst_xgmii_tx_control_bfm_ip: Running transform generation_view_transform
Info: XG_inst_xgmii_tx_control_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_xgmii_tx_control_bfm: Running transform generation_view_transform
Info: XG_inst_xgmii_tx_control_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_xgmii_tx_control_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_xgmii_tx_control_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_xgmii_tx_control_bfm_ip: "Naming system components in system: XG_inst_xgmii_tx_control_bfm_ip"
Info: XG_inst_xgmii_tx_control_bfm_ip: "Processing generation queue"
Info: XG_inst_xgmii_tx_control_bfm_ip: "Generating: XG_inst_xgmii_tx_control_bfm_ip"
Info: XG_inst_xgmii_tx_control_bfm_ip: "Generating: XG_inst_xgmii_tx_control_bfm_ip_altera_conduit_bfm_171_iyxfdgi"
Info: XG_inst_xgmii_tx_control_bfm_ip: Done "XG_inst_xgmii_tx_control_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_avalon_st_rxstatus_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_rxstatus_bfm_ip_tb/XG_inst_avalon_st_rxstatus_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_rxstatus_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_rxstatus_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_avalon_st_rxstatus_bfm_ip.XG_inst_avalon_st_rxstatus_bfm: Use Ready set to zero - omitting sink_ready port
Info: XG_inst_avalon_st_rxstatus_bfm_ip.XG_inst_avalon_st_rxstatus_bfm: Use Packets set to zero - omitting sink_startofpacket, sink_endofpacket and sink_empty ports
Info: XG_inst_avalon_st_rxstatus_bfm_ip.XG_inst_avalon_st_rxstatus_bfm: Use Empty set to zero - omitting sink_empty port
Info: XG_inst_avalon_st_rxstatus_bfm_ip.XG_inst_avalon_st_rxstatus_bfm: Use Channels set to zero - omitting sink_channel port
Info: XG_inst_avalon_st_rxstatus_bfm_ip: "Transforming system: XG_inst_avalon_st_rxstatus_bfm_ip"
Info: XG_inst_avalon_st_rxstatus_bfm_ip: Running transform generation_view_transform
Info: XG_inst_avalon_st_rxstatus_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_avalon_st_rxstatus_bfm: Running transform generation_view_transform
Info: XG_inst_avalon_st_rxstatus_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_avalon_st_rxstatus_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_avalon_st_rxstatus_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_avalon_st_rxstatus_bfm_ip: "Naming system components in system: XG_inst_avalon_st_rxstatus_bfm_ip"
Info: XG_inst_avalon_st_rxstatus_bfm_ip: "Processing generation queue"
Info: XG_inst_avalon_st_rxstatus_bfm_ip: "Generating: XG_inst_avalon_st_rxstatus_bfm_ip"
Info: XG_inst_avalon_st_rxstatus_bfm_ip: "Generating: altera_avalon_st_sink_bfm"
Info: XG_inst_avalon_st_rxstatus_bfm_ip: Done "XG_inst_avalon_st_rxstatus_bfm_ip" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_avalon_st_tx_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_tx_bfm_ip_tb/XG_inst_avalon_st_tx_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_tx_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_tx_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_avalon_st_tx_bfm_ip.XG_inst_avalon_st_tx_bfm: Use Channels set to zero - omitting src_channel port
Info: XG_inst_avalon_st_tx_bfm_ip: "Transforming system: XG_inst_avalon_st_tx_bfm_ip"
Info: XG_inst_avalon_st_tx_bfm_ip: Running transform generation_view_transform
Info: XG_inst_avalon_st_tx_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_avalon_st_tx_bfm: Running transform generation_view_transform
Info: XG_inst_avalon_st_tx_bfm: Running transform generation_view_transform took 0.001s
Info: XG_inst_avalon_st_tx_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_avalon_st_tx_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_avalon_st_tx_bfm_ip: "Naming system components in system: XG_inst_avalon_st_tx_bfm_ip"
Info: XG_inst_avalon_st_tx_bfm_ip: "Processing generation queue"
Info: XG_inst_avalon_st_tx_bfm_ip: "Generating: XG_inst_avalon_st_tx_bfm_ip"
Info: XG_inst_avalon_st_tx_bfm_ip: "Generating: altera_avalon_st_source_bfm"
Info: XG_inst_avalon_st_tx_bfm_ip: Done "XG_inst_avalon_st_tx_bfm_ip" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_csr_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_bfm_ip_tb/XG_inst_csr_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_csr_bfm_ip: "Transforming system: XG_inst_csr_bfm_ip"
Info: XG_inst_csr_bfm_ip: Running transform generation_view_transform
Info: XG_inst_csr_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_csr_bfm: Running transform generation_view_transform
Info: XG_inst_csr_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_csr_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_csr_bfm_ip: Running transform interconnect_transform_chooser took 0.009s
Info: XG_inst_csr_bfm_ip: "Naming system components in system: XG_inst_csr_bfm_ip"
Info: XG_inst_csr_bfm_ip: "Processing generation queue"
Info: XG_inst_csr_bfm_ip: "Generating: XG_inst_csr_bfm_ip"
Info: XG_inst_csr_bfm_ip: "Generating: altera_avalon_mm_master_bfm"
Info: XG_inst_csr_bfm_ip: Done "XG_inst_csr_bfm_ip" with 2 modules, 5 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_xgmii_rx_control_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_rx_control_bfm_ip_tb/XG_inst_xgmii_rx_control_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_rx_control_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_rx_control_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_xgmii_rx_control_bfm_ip: "Transforming system: XG_inst_xgmii_rx_control_bfm_ip"
Info: XG_inst_xgmii_rx_control_bfm_ip: Running transform generation_view_transform
Info: XG_inst_xgmii_rx_control_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_xgmii_rx_control_bfm: Running transform generation_view_transform
Info: XG_inst_xgmii_rx_control_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_xgmii_rx_control_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_xgmii_rx_control_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_xgmii_rx_control_bfm_ip: "Naming system components in system: XG_inst_xgmii_rx_control_bfm_ip"
Info: XG_inst_xgmii_rx_control_bfm_ip: "Processing generation queue"
Info: XG_inst_xgmii_rx_control_bfm_ip: "Generating: XG_inst_xgmii_rx_control_bfm_ip"
Info: XG_inst_xgmii_rx_control_bfm_ip: "Generating: XG_inst_xgmii_rx_control_bfm_ip_altera_conduit_bfm_171_pnd4avi"
Info: XG_inst_xgmii_rx_control_bfm_ip: Done "XG_inst_xgmii_rx_control_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_rx_156_25_clk_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_156_25_clk_bfm_ip_tb/XG_inst_rx_156_25_clk_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_156_25_clk_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_156_25_clk_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_rx_156_25_clk_bfm_ip.XG_inst_rx_156_25_clk_bfm: Elaborate: altera_clock_source
Info: XG_inst_rx_156_25_clk_bfm_ip.XG_inst_rx_156_25_clk_bfm:            $Revision: #1 $
Info: XG_inst_rx_156_25_clk_bfm_ip.XG_inst_rx_156_25_clk_bfm:            $Date: 2017/08/13 $
Info: XG_inst_rx_156_25_clk_bfm_ip: "Transforming system: XG_inst_rx_156_25_clk_bfm_ip"
Info: XG_inst_rx_156_25_clk_bfm_ip: Running transform generation_view_transform
Info: XG_inst_rx_156_25_clk_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_rx_156_25_clk_bfm: Running transform generation_view_transform
Info: XG_inst_rx_156_25_clk_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_rx_156_25_clk_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_rx_156_25_clk_bfm_ip: Running transform interconnect_transform_chooser took 0.009s
Info: XG_inst_rx_156_25_clk_bfm_ip: "Naming system components in system: XG_inst_rx_156_25_clk_bfm_ip"
Info: XG_inst_rx_156_25_clk_bfm_ip: "Processing generation queue"
Info: XG_inst_rx_156_25_clk_bfm_ip: "Generating: XG_inst_rx_156_25_clk_bfm_ip"
Info: XG_inst_rx_156_25_clk_bfm_ip: "Generating: altera_avalon_clock_source"
Info: XG_inst_rx_156_25_clk_bfm_ip: Done "XG_inst_rx_156_25_clk_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_rx_312_5_clk_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_312_5_clk_bfm_ip_tb/XG_inst_rx_312_5_clk_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_312_5_clk_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_312_5_clk_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_rx_312_5_clk_bfm_ip.XG_inst_rx_312_5_clk_bfm: Elaborate: altera_clock_source
Info: XG_inst_rx_312_5_clk_bfm_ip.XG_inst_rx_312_5_clk_bfm:            $Revision: #1 $
Info: XG_inst_rx_312_5_clk_bfm_ip.XG_inst_rx_312_5_clk_bfm:            $Date: 2017/08/13 $
Info: XG_inst_rx_312_5_clk_bfm_ip: "Transforming system: XG_inst_rx_312_5_clk_bfm_ip"
Info: XG_inst_rx_312_5_clk_bfm_ip: Running transform generation_view_transform
Info: XG_inst_rx_312_5_clk_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_rx_312_5_clk_bfm: Running transform generation_view_transform
Info: XG_inst_rx_312_5_clk_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_rx_312_5_clk_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_rx_312_5_clk_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_rx_312_5_clk_bfm_ip: "Naming system components in system: XG_inst_rx_312_5_clk_bfm_ip"
Info: XG_inst_rx_312_5_clk_bfm_ip: "Processing generation queue"
Info: XG_inst_rx_312_5_clk_bfm_ip: "Generating: XG_inst_rx_312_5_clk_bfm_ip"
Info: XG_inst_rx_312_5_clk_bfm_ip: "Generating: altera_avalon_clock_source"
Info: XG_inst_rx_312_5_clk_bfm_ip: Done "XG_inst_rx_312_5_clk_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_avalon_st_pause_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_pause_bfm_ip_tb/XG_inst_avalon_st_pause_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_pause_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_pause_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_avalon_st_pause_bfm_ip.XG_inst_avalon_st_pause_bfm: Use Valid set to zero - omitting src_valid port
Info: XG_inst_avalon_st_pause_bfm_ip.XG_inst_avalon_st_pause_bfm: Use Ready set to zero - omitting src_ready port
Info: XG_inst_avalon_st_pause_bfm_ip.XG_inst_avalon_st_pause_bfm: Use Packets set to zero - omitting src_startofpacket, src_endofpacket and src_empty ports
Info: XG_inst_avalon_st_pause_bfm_ip.XG_inst_avalon_st_pause_bfm: Use Empty set to zero - omitting src_empty port
Info: XG_inst_avalon_st_pause_bfm_ip.XG_inst_avalon_st_pause_bfm: Use Channels set to zero - omitting src_channel port
Info: XG_inst_avalon_st_pause_bfm_ip.XG_inst_avalon_st_pause_bfm: Use Error set to zero - omitting src_error port
Info: XG_inst_avalon_st_pause_bfm_ip: "Transforming system: XG_inst_avalon_st_pause_bfm_ip"
Info: XG_inst_avalon_st_pause_bfm_ip: Running transform generation_view_transform
Info: XG_inst_avalon_st_pause_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_avalon_st_pause_bfm: Running transform generation_view_transform
Info: XG_inst_avalon_st_pause_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_avalon_st_pause_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_avalon_st_pause_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_avalon_st_pause_bfm_ip: "Naming system components in system: XG_inst_avalon_st_pause_bfm_ip"
Info: XG_inst_avalon_st_pause_bfm_ip: "Processing generation queue"
Info: XG_inst_avalon_st_pause_bfm_ip: "Generating: XG_inst_avalon_st_pause_bfm_ip"
Info: XG_inst_avalon_st_pause_bfm_ip: "Generating: altera_avalon_st_source_bfm"
Info: XG_inst_avalon_st_pause_bfm_ip: Done "XG_inst_avalon_st_pause_bfm_ip" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_avalon_st_rx_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_rx_bfm_ip_tb/XG_inst_avalon_st_rx_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_rx_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_rx_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_avalon_st_rx_bfm_ip.XG_inst_avalon_st_rx_bfm: Use Channels set to zero - omitting sink_channel port
Info: XG_inst_avalon_st_rx_bfm_ip: "Transforming system: XG_inst_avalon_st_rx_bfm_ip"
Info: XG_inst_avalon_st_rx_bfm_ip: Running transform generation_view_transform
Info: XG_inst_avalon_st_rx_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_avalon_st_rx_bfm: Running transform generation_view_transform
Info: XG_inst_avalon_st_rx_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_avalon_st_rx_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_avalon_st_rx_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_avalon_st_rx_bfm_ip: "Naming system components in system: XG_inst_avalon_st_rx_bfm_ip"
Info: XG_inst_avalon_st_rx_bfm_ip: "Processing generation queue"
Info: XG_inst_avalon_st_rx_bfm_ip: "Generating: XG_inst_avalon_st_rx_bfm_ip"
Info: XG_inst_avalon_st_rx_bfm_ip: "Generating: altera_avalon_st_sink_bfm"
Info: XG_inst_avalon_st_rx_bfm_ip: Done "XG_inst_avalon_st_rx_bfm_ip" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_csr_clk_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_clk_bfm_ip_tb/XG_inst_csr_clk_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_clk_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_clk_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_csr_clk_bfm_ip.XG_inst_csr_clk_bfm: Elaborate: altera_clock_source
Info: XG_inst_csr_clk_bfm_ip.XG_inst_csr_clk_bfm:            $Revision: #1 $
Info: XG_inst_csr_clk_bfm_ip.XG_inst_csr_clk_bfm:            $Date: 2017/08/13 $
Info: XG_inst_csr_clk_bfm_ip: "Transforming system: XG_inst_csr_clk_bfm_ip"
Info: XG_inst_csr_clk_bfm_ip: Running transform generation_view_transform
Info: XG_inst_csr_clk_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_csr_clk_bfm: Running transform generation_view_transform
Info: XG_inst_csr_clk_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_csr_clk_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_csr_clk_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_csr_clk_bfm_ip: "Naming system components in system: XG_inst_csr_clk_bfm_ip"
Info: XG_inst_csr_clk_bfm_ip: "Processing generation queue"
Info: XG_inst_csr_clk_bfm_ip: "Generating: XG_inst_csr_clk_bfm_ip"
Info: XG_inst_csr_clk_bfm_ip: "Generating: altera_avalon_clock_source"
Info: XG_inst_csr_clk_bfm_ip: Done "XG_inst_csr_clk_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_csr_rst_n_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_rst_n_bfm_ip_tb/XG_inst_csr_rst_n_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_rst_n_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_rst_n_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_csr_rst_n_bfm_ip.XG_inst_csr_rst_n_bfm: Elaborate: altera_reset_source
Info: XG_inst_csr_rst_n_bfm_ip.XG_inst_csr_rst_n_bfm:            $Revision: #1 $
Info: XG_inst_csr_rst_n_bfm_ip.XG_inst_csr_rst_n_bfm:            $Date: 2017/08/13 $
Info: XG_inst_csr_rst_n_bfm_ip.XG_inst_csr_rst_n_bfm: Reset is negatively asserted.
Info: XG_inst_csr_rst_n_bfm_ip: "Transforming system: XG_inst_csr_rst_n_bfm_ip"
Info: XG_inst_csr_rst_n_bfm_ip: Running transform generation_view_transform
Info: XG_inst_csr_rst_n_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_csr_rst_n_bfm: Running transform generation_view_transform
Info: XG_inst_csr_rst_n_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_csr_rst_n_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_csr_rst_n_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_csr_rst_n_bfm_ip: "Naming system components in system: XG_inst_csr_rst_n_bfm_ip"
Info: XG_inst_csr_rst_n_bfm_ip: "Processing generation queue"
Info: XG_inst_csr_rst_n_bfm_ip: "Generating: XG_inst_csr_rst_n_bfm_ip"
Info: XG_inst_csr_rst_n_bfm_ip: "Generating: altera_avalon_reset_source"
Info: XG_inst_csr_rst_n_bfm_ip: Done "XG_inst_csr_rst_n_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_xgmii_tx_data_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_tx_data_bfm_ip_tb/XG_inst_xgmii_tx_data_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_tx_data_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_tx_data_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_xgmii_tx_data_bfm_ip: "Transforming system: XG_inst_xgmii_tx_data_bfm_ip"
Info: XG_inst_xgmii_tx_data_bfm_ip: Running transform generation_view_transform
Info: XG_inst_xgmii_tx_data_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_xgmii_tx_data_bfm: Running transform generation_view_transform
Info: XG_inst_xgmii_tx_data_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_xgmii_tx_data_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_xgmii_tx_data_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_xgmii_tx_data_bfm_ip: "Naming system components in system: XG_inst_xgmii_tx_data_bfm_ip"
Info: XG_inst_xgmii_tx_data_bfm_ip: "Processing generation queue"
Info: XG_inst_xgmii_tx_data_bfm_ip: "Generating: XG_inst_xgmii_tx_data_bfm_ip"
Info: XG_inst_xgmii_tx_data_bfm_ip: "Generating: XG_inst_xgmii_tx_data_bfm_ip_altera_conduit_bfm_171_26juzfq"
Info: XG_inst_xgmii_tx_data_bfm_ip: Done "XG_inst_xgmii_tx_data_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_xgmii_rx_data_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_rx_data_bfm_ip_tb/XG_inst_xgmii_rx_data_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_rx_data_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_rx_data_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_xgmii_rx_data_bfm_ip: "Transforming system: XG_inst_xgmii_rx_data_bfm_ip"
Info: XG_inst_xgmii_rx_data_bfm_ip: Running transform generation_view_transform
Info: XG_inst_xgmii_rx_data_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_xgmii_rx_data_bfm: Running transform generation_view_transform
Info: XG_inst_xgmii_rx_data_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_xgmii_rx_data_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_xgmii_rx_data_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_xgmii_rx_data_bfm_ip: "Naming system components in system: XG_inst_xgmii_rx_data_bfm_ip"
Info: XG_inst_xgmii_rx_data_bfm_ip: "Processing generation queue"
Info: XG_inst_xgmii_rx_data_bfm_ip: "Generating: XG_inst_xgmii_rx_data_bfm_ip"
Info: XG_inst_xgmii_rx_data_bfm_ip: "Generating: XG_inst_xgmii_rx_data_bfm_ip_altera_conduit_bfm_171_jgzn4va"
Info: XG_inst_xgmii_rx_data_bfm_ip: Done "XG_inst_xgmii_rx_data_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG --family="Arria 10" --part=10AT115S2F45E2SG
Warning: XG.alt_em10g32_0: Example Design for this setting is not available. Please refer to Presets to apply setting for example design
Info: Skipping generation of XG: files already generated.
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_tx_156_25_clk_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_156_25_clk_bfm_ip_tb/XG_inst_tx_156_25_clk_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_156_25_clk_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_156_25_clk_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_tx_156_25_clk_bfm_ip.XG_inst_tx_156_25_clk_bfm: Elaborate: altera_clock_source
Info: XG_inst_tx_156_25_clk_bfm_ip.XG_inst_tx_156_25_clk_bfm:            $Revision: #1 $
Info: XG_inst_tx_156_25_clk_bfm_ip.XG_inst_tx_156_25_clk_bfm:            $Date: 2017/08/13 $
Info: XG_inst_tx_156_25_clk_bfm_ip: "Transforming system: XG_inst_tx_156_25_clk_bfm_ip"
Info: XG_inst_tx_156_25_clk_bfm_ip: Running transform generation_view_transform
Info: XG_inst_tx_156_25_clk_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_tx_156_25_clk_bfm: Running transform generation_view_transform
Info: XG_inst_tx_156_25_clk_bfm: Running transform generation_view_transform took 0.001s
Info: XG_inst_tx_156_25_clk_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_tx_156_25_clk_bfm_ip: Running transform interconnect_transform_chooser took 0.009s
Info: XG_inst_tx_156_25_clk_bfm_ip: "Naming system components in system: XG_inst_tx_156_25_clk_bfm_ip"
Info: XG_inst_tx_156_25_clk_bfm_ip: "Processing generation queue"
Info: XG_inst_tx_156_25_clk_bfm_ip: "Generating: XG_inst_tx_156_25_clk_bfm_ip"
Info: XG_inst_tx_156_25_clk_bfm_ip: "Generating: altera_avalon_clock_source"
Info: XG_inst_tx_156_25_clk_bfm_ip: Done "XG_inst_tx_156_25_clk_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_tx_rst_n_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_rst_n_bfm_ip_tb/XG_inst_tx_rst_n_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_rst_n_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_rst_n_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_tx_rst_n_bfm_ip.XG_inst_tx_rst_n_bfm: Elaborate: altera_reset_source
Info: XG_inst_tx_rst_n_bfm_ip.XG_inst_tx_rst_n_bfm:            $Revision: #1 $
Info: XG_inst_tx_rst_n_bfm_ip.XG_inst_tx_rst_n_bfm:            $Date: 2017/08/13 $
Info: XG_inst_tx_rst_n_bfm_ip.XG_inst_tx_rst_n_bfm: Reset is negatively asserted.
Info: XG_inst_tx_rst_n_bfm_ip: "Transforming system: XG_inst_tx_rst_n_bfm_ip"
Info: XG_inst_tx_rst_n_bfm_ip: Running transform generation_view_transform
Info: XG_inst_tx_rst_n_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_tx_rst_n_bfm: Running transform generation_view_transform
Info: XG_inst_tx_rst_n_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_tx_rst_n_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_tx_rst_n_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_tx_rst_n_bfm_ip: "Naming system components in system: XG_inst_tx_rst_n_bfm_ip"
Info: XG_inst_tx_rst_n_bfm_ip: "Processing generation queue"
Info: XG_inst_tx_rst_n_bfm_ip: "Generating: XG_inst_tx_rst_n_bfm_ip"
Info: XG_inst_tx_rst_n_bfm_ip: "Generating: altera_avalon_reset_source"
Info: XG_inst_tx_rst_n_bfm_ip: Done "XG_inst_tx_rst_n_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_link_fault_status_xgmii_rx_bfm_ip_tb/XG_inst_link_fault_status_xgmii_rx_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_link_fault_status_xgmii_rx_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_link_fault_status_xgmii_rx_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip.XG_inst_link_fault_status_xgmii_rx_bfm: Use Valid set to zero - omitting sink_valid port
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip.XG_inst_link_fault_status_xgmii_rx_bfm: Use Ready set to zero - omitting sink_ready port
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip.XG_inst_link_fault_status_xgmii_rx_bfm: Use Packets set to zero - omitting sink_startofpacket, sink_endofpacket and sink_empty ports
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip.XG_inst_link_fault_status_xgmii_rx_bfm: Use Empty set to zero - omitting sink_empty port
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip.XG_inst_link_fault_status_xgmii_rx_bfm: Use Channels set to zero - omitting sink_channel port
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip.XG_inst_link_fault_status_xgmii_rx_bfm: Use Error set to zero - omitting sink_error port
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip: "Transforming system: XG_inst_link_fault_status_xgmii_rx_bfm_ip"
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip: Running transform generation_view_transform
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_link_fault_status_xgmii_rx_bfm: Running transform generation_view_transform
Info: XG_inst_link_fault_status_xgmii_rx_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip: "Naming system components in system: XG_inst_link_fault_status_xgmii_rx_bfm_ip"
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip: "Processing generation queue"
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip: "Generating: XG_inst_link_fault_status_xgmii_rx_bfm_ip"
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip: "Generating: altera_avalon_st_sink_bfm"
Info: XG_inst_link_fault_status_xgmii_rx_bfm_ip: Done "XG_inst_link_fault_status_xgmii_rx_bfm_ip" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: XG_inst_rx_rst_n_bfm_ip: All Generic Component instances match their respective ip files.
Info: Saving generation log to /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_rst_n_bfm_ip_tb/XG_inst_rx_rst_n_bfm_ip_generation.rpt
Info: Generated by version: 17.1.2 build 304
Info: Starting: Create simulation model
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_rst_n_bfm_ip.ip --simulation=VERILOG --allow-mixed-language-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_rst_n_bfm_ip --family="Arria 10" --part=10AT115S2F45E2SG
Info: XG_inst_rx_rst_n_bfm_ip.XG_inst_rx_rst_n_bfm: Elaborate: altera_reset_source
Info: XG_inst_rx_rst_n_bfm_ip.XG_inst_rx_rst_n_bfm:            $Revision: #1 $
Info: XG_inst_rx_rst_n_bfm_ip.XG_inst_rx_rst_n_bfm:            $Date: 2017/08/13 $
Info: XG_inst_rx_rst_n_bfm_ip.XG_inst_rx_rst_n_bfm: Reset is negatively asserted.
Info: XG_inst_rx_rst_n_bfm_ip: "Transforming system: XG_inst_rx_rst_n_bfm_ip"
Info: XG_inst_rx_rst_n_bfm_ip: Running transform generation_view_transform
Info: XG_inst_rx_rst_n_bfm_ip: Running transform generation_view_transform took 0.000s
Info: XG_inst_rx_rst_n_bfm: Running transform generation_view_transform
Info: XG_inst_rx_rst_n_bfm: Running transform generation_view_transform took 0.000s
Info: XG_inst_rx_rst_n_bfm_ip: Running transform interconnect_transform_chooser
Info: XG_inst_rx_rst_n_bfm_ip: Running transform interconnect_transform_chooser took 0.008s
Info: XG_inst_rx_rst_n_bfm_ip: "Naming system components in system: XG_inst_rx_rst_n_bfm_ip"
Info: XG_inst_rx_rst_n_bfm_ip: "Processing generation queue"
Info: XG_inst_rx_rst_n_bfm_ip: "Generating: XG_inst_rx_rst_n_bfm_ip"
Info: XG_inst_rx_rst_n_bfm_ip: "Generating: altera_avalon_reset_source"
Info: XG_inst_rx_rst_n_bfm_ip: Done "XG_inst_rx_rst_n_bfm_ip" with 2 modules, 3 files
Info: qsys-generate succeeded.
Info: Finished: Create simulation model
Info: 
Info: qsys-generate /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG.ip --simulation=VERILOG --allow-mixed-language-simulation --testbench=STANDARD --testbench-simulation=VERILOG --allow-mixed-language-testbench-simulation --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG_tb --family="Arria 10" --part=10AT115S2F45E2SG
Progress: Loading XG_tb/XG_tb.qsys
Progress: Reading input file
Progress: Adding XG_inst [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst
Progress: Adding XG_inst_avalon_st_pause_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_avalon_st_pause_bfm
Progress: Adding XG_inst_avalon_st_rx_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_avalon_st_rx_bfm
Progress: Adding XG_inst_avalon_st_rxstatus_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_avalon_st_rxstatus_bfm
Progress: Adding XG_inst_avalon_st_tx_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_avalon_st_tx_bfm
Progress: Adding XG_inst_avalon_st_txstatus_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_avalon_st_txstatus_bfm
Progress: Adding XG_inst_csr_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_csr_bfm
Progress: Adding XG_inst_csr_clk_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_csr_clk_bfm
Progress: Adding XG_inst_csr_rst_n_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_csr_rst_n_bfm
Progress: Adding XG_inst_link_fault_status_xgmii_rx_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_link_fault_status_xgmii_rx_bfm
Progress: Adding XG_inst_rx_156_25_clk_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_rx_156_25_clk_bfm
Progress: Adding XG_inst_rx_312_5_clk_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_rx_312_5_clk_bfm
Progress: Adding XG_inst_rx_rst_n_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_rx_rst_n_bfm
Progress: Adding XG_inst_tx_156_25_clk_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_tx_156_25_clk_bfm
Progress: Adding XG_inst_tx_312_5_clk_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_tx_312_5_clk_bfm
Progress: Adding XG_inst_tx_rst_n_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_tx_rst_n_bfm
Progress: Adding XG_inst_xgmii_rx_control_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_xgmii_rx_control_bfm
Progress: Adding XG_inst_xgmii_rx_data_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_xgmii_rx_data_bfm
Progress: Adding XG_inst_xgmii_tx_control_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_xgmii_tx_control_bfm
Progress: Adding XG_inst_xgmii_tx_data_bfm [altera_generic_component 1.0]
Progress: Parameterizing module XG_inst_xgmii_tx_data_bfm
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Component Instantiation Warning: XG_tb.XG_inst: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Component Instantiation Warning: XG_tb.XG_inst: Warnings found in IP parameterization.
Info: XG_tb: "Transforming system: XG_tb"
Info: XG_tb: Running transform generation_view_transform
Info: XG_tb: Running transform generation_view_transform took 0.000s
Info: XG_tb: Running transform interconnect_transform_chooser
Info: XG_tb: Running transform interconnect_transform_chooser took 0.168s
Info: XG_tb: "Naming system components in system: XG_tb"
Info: XG_tb: "Processing generation queue"
Info: XG_tb: "Generating: XG_tb"
Info: XG_tb: "Generating: XG"
Info: XG_tb: "Generating: XG_inst_avalon_st_pause_bfm_ip"
Info: XG_tb: "Generating: XG_inst_avalon_st_rx_bfm_ip"
Info: XG_tb: "Generating: XG_inst_avalon_st_rxstatus_bfm_ip"
Info: XG_tb: "Generating: XG_inst_avalon_st_tx_bfm_ip"
Info: XG_tb: "Generating: XG_inst_avalon_st_txstatus_bfm_ip"
Info: XG_tb: "Generating: XG_inst_csr_bfm_ip"
Info: XG_tb: "Generating: XG_inst_csr_clk_bfm_ip"
Info: XG_tb: "Generating: XG_inst_csr_rst_n_bfm_ip"
Info: XG_tb: "Generating: XG_inst_link_fault_status_xgmii_rx_bfm_ip"
Info: XG_tb: "Generating: XG_inst_rx_156_25_clk_bfm_ip"
Info: XG_tb: "Generating: XG_inst_rx_312_5_clk_bfm_ip"
Info: XG_tb: "Generating: XG_inst_rx_rst_n_bfm_ip"
Info: XG_tb: "Generating: XG_inst_tx_156_25_clk_bfm_ip"
Info: XG_tb: "Generating: XG_inst_tx_312_5_clk_bfm_ip"
Info: XG_tb: "Generating: XG_inst_tx_rst_n_bfm_ip"
Info: XG_tb: "Generating: XG_inst_xgmii_rx_control_bfm_ip"
Info: XG_tb: "Generating: XG_inst_xgmii_rx_data_bfm_ip"
Info: XG_tb: "Generating: XG_inst_xgmii_tx_control_bfm_ip"
Info: XG_tb: "Generating: XG_inst_xgmii_tx_data_bfm_ip"
Info: XG_tb: "Generating: altera_reset_controller"
Info: XG_tb: Done "XG_tb" with 22 modules, 4 files
Info: qsys-generate succeeded.
Info: sim-script-gen --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/XG.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_txstatus_bfm_ip/XG_inst_avalon_st_txstatus_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_312_5_clk_bfm_ip/XG_inst_tx_312_5_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_tx_control_bfm_ip/XG_inst_xgmii_tx_control_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_rxstatus_bfm_ip/XG_inst_avalon_st_rxstatus_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_tx_bfm_ip/XG_inst_avalon_st_tx_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_bfm_ip/XG_inst_csr_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_rx_control_bfm_ip/XG_inst_xgmii_rx_control_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_156_25_clk_bfm_ip/XG_inst_rx_156_25_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_312_5_clk_bfm_ip/XG_inst_rx_312_5_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_pause_bfm_ip/XG_inst_avalon_st_pause_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_rx_bfm_ip/XG_inst_avalon_st_rx_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_clk_bfm_ip/XG_inst_csr_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_rst_n_bfm_ip/XG_inst_csr_rst_n_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_tx_data_bfm_ip/XG_inst_xgmii_tx_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_rx_data_bfm_ip/XG_inst_xgmii_rx_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_156_25_clk_bfm_ip/XG_inst_tx_156_25_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_rst_n_bfm_ip/XG_inst_tx_rst_n_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_link_fault_status_xgmii_rx_bfm_ip/XG_inst_link_fault_status_xgmii_rx_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_rst_n_bfm_ip/XG_inst_rx_rst_n_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG_tb/XG_tb.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG_tb/sim/ --use-relative-paths=true
Info: Doing: ip-make-simscript --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG/XG.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_txstatus_bfm_ip/XG_inst_avalon_st_txstatus_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_312_5_clk_bfm_ip/XG_inst_tx_312_5_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_tx_control_bfm_ip/XG_inst_xgmii_tx_control_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_rxstatus_bfm_ip/XG_inst_avalon_st_rxstatus_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_tx_bfm_ip/XG_inst_avalon_st_tx_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_bfm_ip/XG_inst_csr_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_rx_control_bfm_ip/XG_inst_xgmii_rx_control_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_156_25_clk_bfm_ip/XG_inst_rx_156_25_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_312_5_clk_bfm_ip/XG_inst_rx_312_5_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_pause_bfm_ip/XG_inst_avalon_st_pause_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_avalon_st_rx_bfm_ip/XG_inst_avalon_st_rx_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_clk_bfm_ip/XG_inst_csr_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_csr_rst_n_bfm_ip/XG_inst_csr_rst_n_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_tx_data_bfm_ip/XG_inst_xgmii_tx_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_xgmii_rx_data_bfm_ip/XG_inst_xgmii_rx_data_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_156_25_clk_bfm_ip/XG_inst_tx_156_25_clk_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_tx_rst_n_bfm_ip/XG_inst_tx_rst_n_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_link_fault_status_xgmii_rx_bfm_ip/XG_inst_link_fault_status_xgmii_rx_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/ip/XG_tb/XG_inst_rx_rst_n_bfm_ip/XG_inst_rx_rst_n_bfm_ip.spd --spd=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG_tb/XG_tb.spd --output-directory=/home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG_tb/sim/ --use-relative-paths=true
Info: Generating the following file(s) for MODELSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG_tb/sim/ directory:
Info: 	mentor/msim_setup.tcl
Info: Generating the following file(s) for VCS simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG_tb/sim/ directory:
Info: 	synopsys/vcs/vcs_setup.sh
Info: Generating the following file(s) for VCSMX simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG_tb/sim/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG_tb/sim/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	30 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERA simulator in /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG_tb/sim/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/dai/WorkStation/fpga/project/intel/IPs/XG/XG_tb/XG_tb/sim/.
Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: Finished: Create testbench Platform Designer system
