// Seed: 3381926540
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_7;
endmodule
module module_1 (
    output wor id_0
);
  wire id_2;
  wire id_3;
  module_0(
      id_3, id_2, id_2, id_2, id_3, id_2
  );
endmodule
module module_2;
  assign id_1 = 1;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always begin
    $display(id_4, 1);
  end
  module_0(
      id_4, id_3, id_4, id_4, id_3, id_4
  );
  wire id_5;
  reg  id_6;
  always begin : id_7
    id_6 <= id_1;
  end
  wire   id_8;
  string id_9 = "";
endmodule
