########################################################################################
#
# Notice
# ALL NVIDIA DESIGN SPECIFICATIONS AND CODE ("MATERIALS") ARE PROVIDED "AS IS" NVIDIA MAKES
# NO REPRESENTATIONS, WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO
# THE MATERIALS, AND EXPRESSLY DISCLAIMS ANY IMPLIED WARRANTIES OF NONINFRINGEMENT,
# MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
#
# NVIDIA CORPORATION & AFFILIATES assumes no responsibility for the consequences of use of such
# information or for any infringement of patents or other rights of third parties that may
# result from its use. No license is granted by implication or otherwise under any patent
# or patent rights of NVIDIA CORPORATION & AFFILIATES. No third party distribution is allowed unless
# expressly authorized by NVIDIA. Details are subject to change without notice.
# This code supersedes and replaces all information previously supplied.
# NVIDIA CORPORATION & AFFILIATES products are not authorized for use as critical
# components in life support devices or systems without express written approval of
# NVIDIA CORPORATION & AFFILIATES.
#
# SPDX-FileCopyrightText: Copyright (c) 2019-2022 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
# SPDX-License-Identifier: LicenseRef-NvidiaProprietary
#
# NVIDIA CORPORATION, its affiliates and licensors retain all intellectual
# property and proprietary rights in and to this material, related
# documentation and any modifications thereto. Any use, reproduction,
# disclosure or distribution of this material and related documentation
# without an express license agreement from NVIDIA CORPORATION or
# its affiliates is strictly prohibited.
#
#########################################################################################
#
# Format of NvSciIpc Config file
#
# First column should specify the backend. All possible backend types
# are listed below:
# INTER_THREAD, INTER_PROCESS, INTER_VM, INTER_CHIP
#
# For INTER_THREAD/PROCESS backend type, format will be:
# <backend_type> <endpoint1_name> <endpoint2_name> <backend_info1> <backend_info2>
#
# For INTER_THREAD and INTER_PROCESS, two endpoints name should be different.
# You can use different suffix with basename for them. <backend_info1> denotes
# "number of frames" and <backend_info2> denotes "frame size"
#
# For INTER_VM/CHIP backend type, format will be:
# <backend_type> <endpoint_name> <backend_info1>
#
# For INTER_VM backend type, BACKEND_INFO1 denotes ivc queue number
#
# For INTER_CHIP optional backend info is derive with below rule:
# <xfer_role><device_id>
# Both should be written as two digit decimal number.
# eg: device_id = 5, xfer_role = producer
# backend info: 0105
#
INTER_VM        ivm_test               255
INTER_VM        loopback_tx            256
INTER_VM        loopback_rx            257
INTER_VM        nvscistream_ivm_0      260
INTER_VM        nvscistream_ivm_1      261
INTER_PROCESS   ipc_test_0             ipc_test_1      64      1536
INTER_PROCESS   ipc_test_a_0           ipc_test_a_1    64      1536
INTER_PROCESS   ipc_test_b_0           ipc_test_b_1    64      1536
INTER_PROCESS   ipc_test_c_0           ipc_test_c_1    64      1536
INTER_THREAD    itc_test_0             itc_test_1      64      1536
INTER_PROCESS   nvscistream_0          nvscistream_1   16      24576
INTER_PROCESS   nvscistream_2          nvscistream_3   16      24576
INTER_PROCESS   nvscistream_4          nvscistream_5   16      24576
INTER_PROCESS   nvscistream_6          nvscistream_7   16      24576
INTER_PROCESS   nvscistream_8          nvscistream_9   16      24576
INTER_PROCESS   nvscistream_10         nvscistream_11  16      24576
INTER_PROCESS   nvscistream_12         nvscistream_13  16      24576
INTER_PROCESS   nvscistream_14         nvscistream_15  16      24576
INTER_PROCESS   nvscistream_16         nvscistream_17  16      24576
INTER_PROCESS   nvscistream_18         nvscistream_19  16      24576
INTER_PROCESS   nvscistream_20         nvscistream_21  16      24576
INTER_PROCESS   nvscistream_22         nvscistream_23  16      24576
INTER_PROCESS   nvscistream_24         nvscistream_25  16      24576
INTER_PROCESS   nvscistream_26         nvscistream_27  16      24576
INTER_PROCESS   nvscistream_28         nvscistream_29  16      24576
INTER_PROCESS   nvscistream_30         nvscistream_31  16      24576
INTER_PROCESS   cam0_send0             cam0_recv0      16      24576
INTER_PROCESS   cam0_send1             cam0_recv1      16      24576
INTER_PROCESS   cam0_send2             cam0_recv2      16      24576
INTER_PROCESS   cam0_send3             cam0_recv3      16      24576
INTER_PROCESS   cam0_send4             cam0_recv4      16      24576
INTER_PROCESS   cam0_send5             cam0_recv5      16      24576
INTER_PROCESS   cam0_send6             cam0_recv6      16      24576
INTER_PROCESS   cam0_send7             cam0_recv7      16      24576
INTER_PROCESS   cam0_send8             cam0_recv8      16      24576
INTER_PROCESS   cam0_send9             cam0_recv9      16      24576
INTER_PROCESS   cam1_send0             cam1_recv0      16      24576
INTER_PROCESS   cam1_send1             cam1_recv1      16      24576
INTER_PROCESS   cam1_send2             cam1_recv2      16      24576
INTER_PROCESS   cam1_send3             cam1_recv3      16      24576
INTER_PROCESS   cam1_send4             cam1_recv4      16      24576
INTER_PROCESS   cam1_send5             cam1_recv5      16      24576
INTER_PROCESS   cam1_send6             cam1_recv6      16      24576
INTER_PROCESS   cam1_send7             cam1_recv7      16      24576
INTER_PROCESS   cam1_send8             cam1_recv8      16      24576
INTER_PROCESS   cam1_send9             cam1_recv9      16      24576
INTER_PROCESS   cam2_send0             cam2_recv0      16      24576
INTER_PROCESS   cam2_send1             cam2_recv1      16      24576
INTER_PROCESS   cam2_send2             cam2_recv2      16      24576
INTER_PROCESS   cam2_send3             cam2_recv3      16      24576
INTER_PROCESS   cam2_send4             cam2_recv4      16      24576
INTER_PROCESS   cam2_send5             cam2_recv5      16      24576
INTER_PROCESS   cam2_send6             cam2_recv6      16      24576
INTER_PROCESS   cam2_send7             cam2_recv7      16      24576
INTER_PROCESS   cam2_send8             cam2_recv8      16      24576
INTER_PROCESS   cam2_send9             cam2_recv9      16      24576
INTER_PROCESS   cam3_send0             cam3_recv0      16      24576
INTER_PROCESS   cam3_send1             cam3_recv1      16      24576
INTER_PROCESS   cam3_send2             cam3_recv2      16      24576
INTER_PROCESS   cam3_send3             cam3_recv3      16      24576
INTER_PROCESS   cam3_send4             cam3_recv4      16      24576
INTER_PROCESS   cam3_send5             cam3_recv5      16      24576
INTER_PROCESS   cam3_send6             cam3_recv6      16      24576
INTER_PROCESS   cam3_send7             cam3_recv7      16      24576
INTER_PROCESS   cam3_send8             cam3_recv8      16      24576
INTER_PROCESS   cam3_send9             cam3_recv9      16      24576
INTER_PROCESS   cam4_send0             cam4_recv0      16      24576
INTER_PROCESS   cam4_send1             cam4_recv1      16      24576
INTER_PROCESS   cam4_send2             cam4_recv2      16      24576
INTER_PROCESS   cam4_send3             cam4_recv3      16      24576
INTER_PROCESS   cam4_send4             cam4_recv4      16      24576
INTER_PROCESS   cam4_send5             cam4_recv5      16      24576
INTER_PROCESS   cam4_send6             cam4_recv6      16      24576
INTER_PROCESS   cam4_send7             cam4_recv7      16      24576
INTER_PROCESS   cam4_send8             cam4_recv8      16      24576
INTER_PROCESS   cam4_send9             cam4_recv9      16      24576
INTER_PROCESS   cam5_send0             cam5_recv0      16      24576
INTER_PROCESS   cam5_send1             cam5_recv1      16      24576
INTER_PROCESS   cam5_send2             cam5_recv2      16      24576
INTER_PROCESS   cam5_send3             cam5_recv3      16      24576
INTER_PROCESS   cam5_send4             cam5_recv4      16      24576
INTER_PROCESS   cam5_send5             cam5_recv5      16      24576
INTER_PROCESS   cam5_send6             cam5_recv6      16      24576
INTER_PROCESS   cam5_send7             cam5_recv7      16      24576
INTER_PROCESS   cam5_send8             cam5_recv8      16      24576
INTER_PROCESS   cam5_send9             cam5_recv9      16      24576
INTER_PROCESS   cam6_send0             cam6_recv0      16      24576
INTER_PROCESS   cam6_send1             cam6_recv1      16      24576
INTER_PROCESS   cam6_send2             cam6_recv2      16      24576
INTER_PROCESS   cam6_send3             cam6_recv3      16      24576
INTER_PROCESS   cam6_send4             cam6_recv4      16      24576
INTER_PROCESS   cam6_send5             cam6_recv5      16      24576
INTER_PROCESS   cam6_send6             cam6_recv6      16      24576
INTER_PROCESS   cam6_send7             cam6_recv7      16      24576
INTER_PROCESS   cam6_send8             cam6_recv8      16      24576
INTER_PROCESS   cam6_send9             cam6_recv9      16      24576
INTER_PROCESS   cam7_send0             cam7_recv0      16      24576
INTER_PROCESS   cam7_send1             cam7_recv1      16      24576
INTER_PROCESS   cam7_send2             cam7_recv2      16      24576
INTER_PROCESS   cam7_send3             cam7_recv3      16      24576
INTER_PROCESS   cam7_send4             cam7_recv4      16      24576
INTER_PROCESS   cam7_send5             cam7_recv5      16      24576
INTER_PROCESS   cam7_send6             cam7_recv6      16      24576
INTER_PROCESS   cam7_send7             cam7_recv7      16      24576
INTER_PROCESS   cam7_send8             cam7_recv8      16      24576
INTER_PROCESS   cam7_send9             cam7_recv9      16      24576
INTER_PROCESS   cam8_send0             cam8_recv0      16      24576
INTER_PROCESS   cam8_send1             cam8_recv1      16      24576
INTER_PROCESS   cam8_send2             cam8_recv2      16      24576
INTER_PROCESS   cam8_send3             cam8_recv3      16      24576
INTER_PROCESS   cam8_send4             cam8_recv4      16      24576
INTER_PROCESS   cam8_send5             cam8_recv5      16      24576
INTER_PROCESS   cam8_send6             cam8_recv6      16      24576
INTER_PROCESS   cam8_send7             cam8_recv7      16      24576
INTER_PROCESS   cam8_send8             cam8_recv8      16      24576
INTER_PROCESS   cam8_send9             cam8_recv9      16      24576
INTER_PROCESS   cam9_send0             cam9_recv0      16      24576
INTER_PROCESS   cam9_send1             cam9_recv1      16      24576
INTER_PROCESS   cam9_send2             cam9_recv2      16      24576
INTER_PROCESS   cam9_send3             cam9_recv3      16      24576
INTER_PROCESS   cam9_send4             cam9_recv4      16      24576
INTER_PROCESS   cam9_send5             cam9_recv5      16      24576
INTER_PROCESS   cam9_send6             cam9_recv6      16      24576
INTER_PROCESS   cam9_send7             cam9_recv7      16      24576
INTER_PROCESS   cam9_send8             cam9_recv8      16      24576
INTER_PROCESS   cam9_send9             cam9_recv9      16      24576
INTER_PROCESS   cam10_send0            cam10_recv0     16      24576
INTER_PROCESS   cam10_send1            cam10_recv1     16      24576
INTER_PROCESS   cam10_send2            cam10_recv2     16      24576
INTER_PROCESS   cam10_send3            cam10_recv3     16      24576
INTER_PROCESS   cam10_send4            cam10_recv4     16      24576
INTER_PROCESS   cam10_send5            cam10_recv5     16      24576
INTER_PROCESS   cam10_send6            cam10_recv6     16      24576
INTER_PROCESS   cam10_send7            cam10_recv7     16      24576
INTER_PROCESS   cam10_send8            cam10_recv8     16      24576
INTER_PROCESS   cam10_send9            cam10_recv9     16      24576
INTER_PROCESS   cam11_send0            cam11_recv0     16      24576
INTER_PROCESS   cam11_send1            cam11_recv1     16      24576
INTER_PROCESS   cam11_send2            cam11_recv2     16      24576
INTER_PROCESS   cam11_send3            cam11_recv3     16      24576
INTER_PROCESS   cam11_send4            cam11_recv4     16      24576
INTER_PROCESS   cam11_send5            cam11_recv5     16      24576
INTER_PROCESS   cam11_send6            cam11_recv6     16      24576
INTER_PROCESS   cam11_send7            cam11_recv7     16      24576
INTER_PROCESS   cam11_send8            cam11_recv8     16      24576
INTER_PROCESS   cam11_send9            cam11_recv9     16      24576
INTER_PROCESS   nvscisync_a_0          nvscisync_a_1   16      24576
INTER_PROCESS   nvscisync_b_0          nvscisync_b_1   16      24576
INTER_PROCESS   nvscisync_c_0          nvscisync_c_1   16      24576
INTER_PROCESS   nvscisync_d_0          nvscisync_d_1   16      24576
INTER_PROCESS   nvscibuf_ipc_A_B       nvscibuf_ipc_B_A 16     24576
INTER_PROCESS   nvscibuf_ipc_B_C       nvscibuf_ipc_C_B 16     24576
INTER_PROCESS   nvscibuf_ipc_A_D       nvscibuf_ipc_D_A 16     24576
INTER_PROCESS   nvscibuf_ipc_B_E       nvscibuf_ipc_E_B 16     24576
INTER_PROCESS   nvmap_sciipc_1         nvmap_sciipc_2   16     24576
INTER_PROCESS   nvfsicom_EPD_0         nvfsicom_EPD_1 2        2048
INTER_PROCESS   nvfsicom_EPD_2         nvfsicom_EPD_3 2        2048
INTER_PROCESS   nvfsicom_app1_0        nvfsicom_app1_1 2       2048
INTER_PROCESS   nvfsicom_app1_2        nvfsicom_app1_3 2       2048
INTER_PROCESS   nvfsicom_appGR_0       nvfsicom_appGR_1 2      2048
INTER_PROCESS   nvfsicom_appGR_2       nvfsicom_appGR_3 2      2048
INTER_PROCESS   nvfsicom_CcplexApp_0     nvfsicom_CcplexApp_1 2    2048
INTER_PROCESS   nvfsicom_CcplexApp_2     nvfsicom_CcplexApp_3 2    2048
INTER_PROCESS   nvfsicom_CcplexApp_state_change_0     nvfsicom_CcplexApp_state_change_1 2    2048
INTER_PROCESS   nvfsicom_CcplexApp_state_change_2     nvfsicom_CcplexApp_state_change_3 2    2048
INTER_PROCESS   nvfsicom_app2_0        nvfsicom_app2_1 2       2048
INTER_PROCESS   nvfsicom_app2_2        nvfsicom_app2_3 2       2048
INTER_PROCESS   nvdu_gos_ipc_a_0       nvdu_gos_ipc_a_1 5      262656
INTER_PROCESS   nvdu_gos_ipc_b_0       nvdu_gos_ipc_b_1 5      262656
INTER_PROCESS   nvdu_gos_ipc_c_0       nvdu_gos_ipc_c_1 5      262656
INTER_PROCESS   nvdu_gos_ipc_d_0       nvdu_gos_ipc_d_1 5      262656
INTER_PROCESS   nvdu_gos_ipc_e_0       nvdu_gos_ipc_e_1 5      262656
INTER_PROCESS   nvdu_gos_ipc_f_0       nvdu_gos_ipc_f_1 5      262656
INTER_PROCESS   nvdu_gos_ipc_g_0       nvdu_gos_ipc_g_1 5      262656
INTER_VM        nvdriveupdate_ivc_1    407
INTER_VM        nvdriveupdate_ivc_2    408
INTER_VM        hv-sec-msg-s-gs1       365
INTER_VM        common_server_test_ivc 501
INTER_VM        testing_service_ta     503
INTER_VM        sample_service3_gp_ivc 505
INTER_VM        pkcs11_keystore_ivc    506
INTER_VM        gp_se_ta               521
INTER_VM        crypto_asym_ta         522
INTER_VM        crypto_sym_ta          523
INTER_VM        nvmacsec_ta            530
INTER_VM        nvlogvsc               228
INTER_VM        pkcs11_keystore_tk1_ivc     129
INTER_VM        pkcs11_keystore_tk2_ivc     130
INTER_VM        pkcs11_keystore_tk3_ivc     131
INTER_VM        pkcs11_keystore_tk4_ivc     132
INTER_VM        pkcs11_keystore_tk5_ivc     133
INTER_VM        pkcs11_keystore_tk6_ivc     134
INTER_VM        pkcs11_keystore_tk7_ivc     135
INTER_VM        pkcs11_keystore_tk8_ivc     136
INTER_VM        pkcs11_keystore_tk9_ivc     137
INTER_VM        pkcs11_keystore_tk10_ivc    138
INTER_VM        pkcs11_keystore_tk11_ivc    139
INTER_VM        pkcs11_keystore_tk12_ivc    140
INTER_VM        pkcs11_keystore_tk13_ivc    141
INTER_VM        pkcs11_keystore_tk14_ivc    142
INTER_VM        pkcs11_keystore_tk15_ivc    143
INTER_VM        pkcs11_keystore_tk16_ivc    144
INTER_VM        pkcs11_keystore_tk17_ivc    145
INTER_VM        pkcs11_keystore_tk18_ivc    146
INTER_VM        pkcs11_keystore_tk19_ivc    147
INTER_VM        pkcs11_keystore_tk20_ivc    148
INTER_VM        pkcs11_keystore_tk21_ivc    149
INTER_VM        pkcs11_keystore_tk22_ivc    150
INTER_VM        pkcs11_keystore_tk23_ivc    151
INTER_VM        pkcs11_keystore_tk24_ivc    152
INTER_VM        pkcs11_keystore_tk25_ivc    153
INTER_VM        pkcs11_keystore_tk26_ivc    154
INTER_VM        pkcs11_keystore_tk27_ivc    155
INTER_VM        pkcs11_keystore_tk28_ivc    156
INTER_VM        pkcs11_keystore_tk29_ivc    157
INTER_VM        pkcs11_keystore_tk30_ivc    158
INTER_VM        pkcs11_keystore_tk31_ivc    159
INTER_VM        pkcs11_keystore_tk32_ivc    160
INTER_VM        pkcs11_keystore_tk33_ivc    161
# To allow TOS to support N number of TOS clients, it is required to
# create N endpoints for each TA. Note that the clients are the TOS
# client and client can connect to any number of TAs. Each TA will have
# endpoints like <ta_ivc>_c[0~N-1] <-> <ta_ivc>_d[0~N-1]. In below table
# it supports 2 TOS client and so each TA IVC will have c0,c1 <-> d0,d1.
INTER_PROCESS   common_server_test_ivc_c0  common_server_test_ivc_d0      1   4096
INTER_PROCESS   common_server_test_ivc_c1  common_server_test_ivc_d1      1   4096
INTER_PROCESS   testing_service_ta_c0      testing_service_ta_d0          1   4096
INTER_PROCESS   testing_service_ta_c1      testing_service_ta_d1          1   4096
INTER_PROCESS   sample_service3_gp_ivc_c0  sample_service3_gp_ivc_d0      1   4096
INTER_PROCESS   sample_service3_gp_ivc_c1  sample_service3_gp_ivc_d1      1   4096
INTER_PROCESS   pkcs11_keystore_ivc_c0     pkcs11_keystore_ivc_d0         1   4096
INTER_PROCESS   pkcs11_keystore_ivc_c1     pkcs11_keystore_ivc_d1         1   4096
INTER_PROCESS   pkcs11_keystore_tk1_ivc_c0      pkcs11_keystore_tk1_ivc_d0     1   4096
INTER_PROCESS   pkcs11_keystore_tk1_ivc_c1      pkcs11_keystore_tk1_ivc_d1     1   4096
INTER_PROCESS   pkcs11_keystore_tk2_ivc_c0      pkcs11_keystore_tk2_ivc_d0     1   4096
INTER_PROCESS   pkcs11_keystore_tk2_ivc_c1      pkcs11_keystore_tk2_ivc_d1     1   4096
INTER_PROCESS   pkcs11_keystore_tk3_ivc_c0      pkcs11_keystore_tk3_ivc_d0     1   4096
INTER_PROCESS   pkcs11_keystore_tk3_ivc_c1      pkcs11_keystore_tk3_ivc_d1     1   4096
INTER_PROCESS   pkcs11_keystore_tk4_ivc_c0      pkcs11_keystore_tk4_ivc_d0     1   4096
INTER_PROCESS   pkcs11_keystore_tk4_ivc_c1      pkcs11_keystore_tk4_ivc_d1     1   4096
INTER_PROCESS   pkcs11_keystore_tk5_ivc_c0      pkcs11_keystore_tk5_ivc_d0     1   4096
INTER_PROCESS   pkcs11_keystore_tk5_ivc_c1      pkcs11_keystore_tk5_ivc_d1     1   4096
INTER_PROCESS   pkcs11_keystore_tk6_ivc_c0      pkcs11_keystore_tk6_ivc_d0     1   4096
INTER_PROCESS   pkcs11_keystore_tk6_ivc_c1      pkcs11_keystore_tk6_ivc_d1     1   4096
INTER_PROCESS   pkcs11_keystore_tk7_ivc_c0      pkcs11_keystore_tk7_ivc_d0     1   4096
INTER_PROCESS   pkcs11_keystore_tk7_ivc_c1      pkcs11_keystore_tk7_ivc_d1     1   4096
INTER_PROCESS   pkcs11_keystore_tk8_ivc_c0      pkcs11_keystore_tk8_ivc_d0     1   4096
INTER_PROCESS   pkcs11_keystore_tk8_ivc_c1      pkcs11_keystore_tk8_ivc_d1     1   4096
INTER_PROCESS   pkcs11_keystore_tk9_ivc_c0      pkcs11_keystore_tk9_ivc_d0     1   4096
INTER_PROCESS   pkcs11_keystore_tk9_ivc_c1      pkcs11_keystore_tk9_ivc_d1     1   4096
INTER_PROCESS   pkcs11_keystore_tk10_ivc_c0     pkcs11_keystore_tk10_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk10_ivc_c1     pkcs11_keystore_tk10_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk11_ivc_c0     pkcs11_keystore_tk11_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk11_ivc_c1     pkcs11_keystore_tk11_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk12_ivc_c0     pkcs11_keystore_tk12_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk12_ivc_c1     pkcs11_keystore_tk12_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk13_ivc_c0     pkcs11_keystore_tk13_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk13_ivc_c1     pkcs11_keystore_tk13_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk14_ivc_c0     pkcs11_keystore_tk14_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk14_ivc_c1     pkcs11_keystore_tk14_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk15_ivc_c0     pkcs11_keystore_tk15_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk15_ivc_c1     pkcs11_keystore_tk15_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk16_ivc_c0     pkcs11_keystore_tk16_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk16_ivc_c1     pkcs11_keystore_tk16_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk17_ivc_c0     pkcs11_keystore_tk17_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk17_ivc_c1     pkcs11_keystore_tk17_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk18_ivc_c0     pkcs11_keystore_tk18_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk18_ivc_c1     pkcs11_keystore_tk18_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk19_ivc_c0     pkcs11_keystore_tk19_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk19_ivc_c1     pkcs11_keystore_tk19_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk20_ivc_c0     pkcs11_keystore_tk20_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk20_ivc_c1     pkcs11_keystore_tk20_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk21_ivc_c0     pkcs11_keystore_tk21_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk21_ivc_c1     pkcs11_keystore_tk21_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk22_ivc_c0     pkcs11_keystore_tk22_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk22_ivc_c1     pkcs11_keystore_tk22_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk23_ivc_c0     pkcs11_keystore_tk23_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk23_ivc_c1     pkcs11_keystore_tk23_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk24_ivc_c0     pkcs11_keystore_tk24_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk24_ivc_c1     pkcs11_keystore_tk24_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk25_ivc_c0     pkcs11_keystore_tk25_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk25_ivc_c1     pkcs11_keystore_tk25_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk26_ivc_c0     pkcs11_keystore_tk26_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk26_ivc_c1     pkcs11_keystore_tk26_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk27_ivc_c0     pkcs11_keystore_tk27_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk27_ivc_c1     pkcs11_keystore_tk27_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk28_ivc_c0     pkcs11_keystore_tk28_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk28_ivc_c1     pkcs11_keystore_tk28_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk29_ivc_c0     pkcs11_keystore_tk29_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk29_ivc_c1     pkcs11_keystore_tk29_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk30_ivc_c0     pkcs11_keystore_tk30_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk30_ivc_c1     pkcs11_keystore_tk30_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk31_ivc_c0     pkcs11_keystore_tk31_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk31_ivc_c1     pkcs11_keystore_tk31_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk32_ivc_c0     pkcs11_keystore_tk32_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk32_ivc_c1     pkcs11_keystore_tk32_ivc_d1    1   4096
INTER_PROCESS   pkcs11_keystore_tk33_ivc_c0     pkcs11_keystore_tk33_ivc_d0    1   4096
INTER_PROCESS   pkcs11_keystore_tk33_ivc_c1     pkcs11_keystore_tk33_ivc_d1    1   4096
INTER_PROCESS   crypto_asym_ta_c0          crypto_asym_ta_d0              1   8192
INTER_PROCESS   crypto_asym_ta_c1          crypto_asym_ta_d1              1   8192
INTER_PROCESS   crypto_sym_ta_c0           crypto_sym_ta_d0               1   4096
INTER_PROCESS   crypto_sym_ta_c1           crypto_sym_ta_d1               1   4096
INTER_PROCESS   gp_se_ta_c0                gp_se_ta_d0                    1   4096
INTER_PROCESS   gp_se_ta_c1                gp_se_ta_d1                    1   4096
INTER_PROCESS   nvmacsec_ta_c0             nvmacsec_ta_d0                 1   4096
INTER_PROCESS   nvmacsec_ta_c1             nvmacsec_ta_d1                 1   4096
######### P3710 <> P3710 - Firespray ########
INTER_CHIP      nvscic2c_pcie_s0_c5_1    0000
INTER_CHIP      nvscic2c_pcie_s0_c5_2    0000
INTER_CHIP      nvscic2c_pcie_s0_c5_3    0000
INTER_CHIP      nvscic2c_pcie_s0_c5_4    0000
INTER_CHIP      nvscic2c_pcie_s0_c5_5    0000
INTER_CHIP      nvscic2c_pcie_s0_c5_6    0000
INTER_CHIP      nvscic2c_pcie_s0_c5_7    0000
INTER_CHIP      nvscic2c_pcie_s0_c5_8    0000
INTER_CHIP      nvscic2c_pcie_s0_c5_9    0000
INTER_CHIP      nvscic2c_pcie_s0_c5_10   0000
INTER_CHIP      nvscic2c_pcie_s0_c5_11   0000
INTER_CHIP      nvscic2c_pcie_s0_c5_12   0000
INTER_CHIP      nvscic2c_pcie_s0_c6_1    0000
INTER_CHIP      nvscic2c_pcie_s0_c6_2    0000
INTER_CHIP      nvscic2c_pcie_s0_c6_3    0000
INTER_CHIP      nvscic2c_pcie_s0_c6_4    0000
INTER_CHIP      nvscic2c_pcie_s0_c6_5    0000
INTER_CHIP      nvscic2c_pcie_s0_c6_6    0000
INTER_CHIP      nvscic2c_pcie_s0_c6_7    0000
INTER_CHIP      nvscic2c_pcie_s0_c6_8    0000
INTER_CHIP      nvscic2c_pcie_s0_c6_9    0000
INTER_CHIP      nvscic2c_pcie_s0_c6_10   0000
INTER_CHIP      nvscic2c_pcie_s0_c6_11   0000
INTER_CHIP      nvscic2c_pcie_s0_c6_12   0000
########## P4024 - DRIVE Recorder ###########
INTER_CHIP      nvscic2c_pcie_s1_c6_1    0000
INTER_CHIP      nvscic2c_pcie_s1_c6_2    0000
INTER_CHIP      nvscic2c_pcie_s1_c6_3    0000
INTER_CHIP      nvscic2c_pcie_s1_c6_4    0000
INTER_CHIP      nvscic2c_pcie_s1_c6_5    0000
INTER_CHIP      nvscic2c_pcie_s1_c6_6    0000
INTER_CHIP      nvscic2c_pcie_s1_c6_7    0000
INTER_CHIP      nvscic2c_pcie_s1_c6_8    0000
INTER_CHIP      nvscic2c_pcie_s1_c6_9    0000
INTER_CHIP      nvscic2c_pcie_s1_c6_10   0000
INTER_CHIP      nvscic2c_pcie_s1_c6_11   0000
INTER_CHIP      nvscic2c_pcie_s2_c6_1    0000
INTER_CHIP      nvscic2c_pcie_s2_c6_2    0000
INTER_CHIP      nvscic2c_pcie_s2_c6_3    0000
INTER_CHIP      nvscic2c_pcie_s2_c6_4    0000
INTER_CHIP      nvscic2c_pcie_s2_c6_5    0000
INTER_CHIP      nvscic2c_pcie_s2_c6_6    0000
INTER_CHIP      nvscic2c_pcie_s2_c6_7    0000
INTER_CHIP      nvscic2c_pcie_s2_c6_8    0000
INTER_CHIP      nvscic2c_pcie_s2_c6_9    0000
INTER_CHIP      nvscic2c_pcie_s2_c6_10   0000
INTER_CHIP      nvscic2c_pcie_s2_c6_11   0000
# Contents below is from /usr/local/driveworks/targets/aarch64-Linux/config/nvsciipc.cfg
#
# Notice
# ALL NVIDIA DESIGN SPECIFICATIONS AND CODE ("MATERIALS") ARE PROVIDED "AS IS" NVIDIA MAKES
# NO REPRESENTATIONS, WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO
# THE MATERIALS, AND EXPRESSLY DISCLAIMS ANY IMPLIED WARRANTIES OF NONINFRINGEMENT,
# MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
#
# NVIDIA CORPORATION & AFFILIATES assumes no responsibility for the consequences of use of such
# information or for any infringement of patents or other rights of third parties that may
# result from its use. No license is granted by implication or otherwise under any patent
# or patent rights of NVIDIA CORPORATION & AFFILIATES. No third party distribution is allowed unless
# expressly authorized by NVIDIA. Details are subject to change without notice.
# This code supersedes and replaces all information previously supplied.
# NVIDIA CORPORATION & AFFILIATES products are not authorized for use as critical
# components in life support devices or systems without express written approval of
# NVIDIA CORPORATION & AFFILIATES.
#
# SPDX-FileCopyrightText: Copyright (c) 2018-2022 NVIDIA CORPORATION & AFFILIATES. All rights reserved.
# SPDX-License-Identifier: LicenseRef-NvidiaProprietary
#
# NVIDIA CORPORATION, its affiliates and licensors retain all intellectual
# property and proprietary rights in and to this material, related
# documentation and any modifications thereto. Any use, reproduction,
# disclosure or distribution of this material and related documentation
# without an express license agreement from NVIDIA CORPORATION or
# its affiliates is strictly prohibited.
#
# Format of NvSciIpc Config file
#
# First column should specify the backend. All possible backend types
# are listed below:
# INTER_THREAD, INTER_PROCESS, INTER_VM, INTER_CHIP
#
# For INTER_THREAD/PROCESS backend type, format will be:
# <backend_type> <endpoint1_name> <endpoint2_name> <backend_info1> <backend_info2>
#
# For INTER_THREAD and INTER_PROCESS, two endpoints name should be different.
# You can use different suffix with basename for them. <backend_info1> denotes
# "number of frames" and <backend_info2> denotes "frame size"
#
# For INTER_VM/CHIP backend type, format will be:
# <backend_type> <endpoint_name> <backend_info1>
#
# For INTER_VM backend type, BACKEND_INFO1 denotes ivc queue number
#
INTER_PROCESS   stm_73746d_0    stm_73746d_1    1       128
INTER_PROCESS   stm_73746d_2    stm_73746d_3    1       128
INTER_PROCESS   stm_73746d_4    stm_73746d_5    1       128
INTER_PROCESS   stm_73746d_6    stm_73746d_7    1       128
INTER_PROCESS   stm_73746d_8    stm_73746d_9    1       128
INTER_PROCESS   stm_73746d_10   stm_73746d_11   1       128
INTER_PROCESS   stm_73746d_12   stm_73746d_13   1       128
INTER_PROCESS   stm_73746d_14   stm_73746d_15   1       128
INTER_PROCESS   stm_73746d_16   stm_73746d_17   1       128
INTER_PROCESS   stm_73746d_18   stm_73746d_19   1       128
INTER_PROCESS   stm_73746d_20   stm_73746d_21   1       128
INTER_PROCESS   stm_73746d_22   stm_73746d_23   1       128
INTER_PROCESS   stm_73746d_24   stm_73746d_25   1       128
INTER_PROCESS   stm_73746d_26   stm_73746d_27   1       128
INTER_PROCESS   stm_73746d_28   stm_73746d_29   1       128
INTER_PROCESS   stm_73746d_30   stm_73746d_31   1       128
INTER_PROCESS   stm_73746d_32   stm_73746d_33   1       128
INTER_PROCESS   stm_73746d_34   stm_73746d_35   1       128
INTER_PROCESS   stm_73746d_36   stm_73746d_37   1       128
INTER_PROCESS   stm_73746d_38   stm_73746d_39   1       128
INTER_PROCESS   stm_73746d_40   stm_73746d_41   1       128
INTER_PROCESS   stm_73746d_42   stm_73746d_43   1       128
INTER_PROCESS   stm_73746d_44   stm_73746d_45   1       128
INTER_PROCESS   stm_73746d_46   stm_73746d_47   1       128
INTER_PROCESS   stm_73746d_48   stm_73746d_49   1       128
INTER_PROCESS   stm_73746d_50   stm_73746d_51   1       128
INTER_PROCESS   stm_73746d_52   stm_73746d_53   1       128
INTER_PROCESS   stm_73746d_54   stm_73746d_55   1       128
INTER_PROCESS   stm_73746d_56   stm_73746d_57   1       128
INTER_PROCESS   stm_73746d_58   stm_73746d_59   1       128
INTER_PROCESS   stm_73746d_60   stm_73746d_61   1       128
INTER_PROCESS   stm_73746d_62   stm_73746d_63   1       128
INTER_PROCESS   stm_73746d_64   stm_73746d_65   1       128
INTER_PROCESS   stm_73746d_66   stm_73746d_67   1       128
INTER_PROCESS   stm_73746d_68   stm_73746d_69   1       128
INTER_PROCESS   stm_73746d_70   stm_73746d_71   1       128
INTER_PROCESS   stm_73746d_72   stm_73746d_73   1       128
INTER_PROCESS   stm_73746d_74   stm_73746d_75   1       128
INTER_PROCESS   stm_73746d_76   stm_73746d_77   1       128
INTER_PROCESS   stm_73746d_78   stm_73746d_79   1       128
INTER_PROCESS   stm_73746d_80   stm_73746d_81   1       128
INTER_PROCESS   stm_73746d_82   stm_73746d_83   1       128
INTER_PROCESS   stm_73746d_84   stm_73746d_85   1       128
INTER_PROCESS   stm_73746d_86   stm_73746d_87   1       128
INTER_PROCESS   stm_73746d_88   stm_73746d_89   1       128
INTER_PROCESS   stm_73746d_90   stm_73746d_91   1       128
INTER_PROCESS   stm_73746d_92   stm_73746d_93   1       128
INTER_PROCESS   stm_73746d_94   stm_73746d_95   1       128
INTER_PROCESS   stm_73746d_96   stm_73746d_97   1       128
INTER_PROCESS   stm_73746d_98   stm_73746d_99   1       128