// Seed: 4265350413
module module_0 (
    input wor id_0,
    input tri0 id_1,
    input tri0 id_2,
    input supply0 id_3,
    output tri0 id_4
);
  assign module_1.id_6 = 0;
endmodule
module module_1 (
    output wire id_0,
    output wor id_1,
    output tri0 id_2,
    output tri1 id_3,
    input uwire id_4,
    input tri1 id_5,
    input wire id_6,
    output tri0 id_7,
    output supply0 id_8,
    input wand id_9,
    input supply0 id_10,
    output uwire id_11
);
  logic [-1 : 1] id_13;
  ;
  module_0 modCall_1 (
      id_6,
      id_5,
      id_6,
      id_5,
      id_11
  );
endmodule
