INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/HDMI_RX/HDMI_RX.sim/sim_1/synth/timing/xsim/system_top_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray2binarization_0
INFO: [VRFC 10-311] analyzing module rgb2gray_0
INFO: [VRFC 10-311] analyzing module rgb2gray_0_rgb2gray
INFO: [VRFC 10-311] analyzing module system_top
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Admin/Desktop/Zynq7010_eink_controller/controller/Z7_Lite/HDMI_RX/HDMI_RX.srcs/sim_1/new/system_top_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module system_top_tb
