[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/AssignSubs/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 163
LIB: work
FILE: ${SURELOG_DIR}/tests/AssignSubs/dut.sv
n<> u<162> t<Top_level_rule> c<1> l<1:1> el<20:1>
  n<> u<1> t<Null_rule> p<162> s<161> l<1:1>
  n<> u<161> t<Source_text> p<162> c<30> l<1:1> el<19:10>
    n<> u<30> t<Description> p<161> c<29> s<160> l<1:1> el<5:11>
      n<> u<29> t<Package_declaration> p<30> c<2> l<1:1> el<5:11>
        n<> u<2> t<PACKAGE> p<29> s<3> l<1:1> el<1:8>
        n<pkg> u<3> t<STRING_CONST> p<29> s<27> l<1:9> el<1:12>
        n<> u<27> t<Package_item> p<29> c<26> s<28> l<2:2> el<4:16>
          n<> u<26> t<Package_or_generate_item_declaration> p<27> c<25> l<2:2> el<4:16>
            n<> u<25> t<Data_declaration> p<26> c<24> l<2:2> el<4:16>
              n<> u<24> t<Type_declaration> p<25> c<22> l<2:2> el<4:16>
                n<> u<22> t<Data_type> p<24> c<15> s<23> l<2:10> el<4:4>
                  n<> u<15> t<Enum_base_type> p<22> c<4> s<21> l<2:15> el<2:26>
                    n<> u<4> t<IntVec_TypeLogic> p<15> s<14> l<2:15> el<2:20>
                    n<> u<14> t<Packed_dimension> p<15> c<13> l<2:21> el<2:26>
                      n<> u<13> t<Constant_range> p<14> c<8> l<2:22> el<2:25>
                        n<> u<8> t<Constant_expression> p<13> c<7> s<12> l<2:22> el<2:23>
                          n<> u<7> t<Constant_primary> p<8> c<6> l<2:22> el<2:23>
                            n<> u<6> t<Primary_literal> p<7> c<5> l<2:22> el<2:23>
                              n<3> u<5> t<INT_CONST> p<6> l<2:22> el<2:23>
                        n<> u<12> t<Constant_expression> p<13> c<11> l<2:24> el<2:25>
                          n<> u<11> t<Constant_primary> p<12> c<10> l<2:24> el<2:25>
                            n<> u<10> t<Primary_literal> p<11> c<9> l<2:24> el<2:25>
                              n<0> u<9> t<INT_CONST> p<10> l<2:24> el<2:25>
                  n<> u<21> t<Enum_name_declaration> p<22> c<16> l<3:3> el<3:21>
                    n<PRIV_LVL_M> u<16> t<STRING_CONST> p<21> s<20> l<3:3> el<3:13>
                    n<> u<20> t<Constant_expression> p<21> c<19> l<3:16> el<3:21>
                      n<> u<19> t<Constant_primary> p<20> c<18> l<3:16> el<3:21>
                        n<> u<18> t<Primary_literal> p<19> c<17> l<3:16> el<3:21>
                          n<4'b11> u<17> t<INT_CONST> p<18> l<3:16> el<3:21>
                n<priv_lvl_e> u<23> t<STRING_CONST> p<24> l<4:5> el<4:15>
        n<> u<28> t<ENDPACKAGE> p<29> l<5:1> el<5:11>
    n<> u<160> t<Description> p<161> c<159> l<7:1> el<19:10>
      n<> u<159> t<Module_declaration> p<160> c<41> l<7:1> el<19:10>
        n<> u<41> t<Module_nonansi_header> p<159> c<31> s<48> l<7:1> el<7:16>
          n<module> u<31> t<Module_keyword> p<41> s<32> l<7:1> el<7:7>
          n<dut> u<32> t<STRING_CONST> p<41> s<33> l<7:8> el<7:11>
          n<> u<33> t<Package_import_declaration_list> p<41> s<40> l<7:11> el<7:11>
          n<> u<40> t<Port_list> p<41> c<39> l<7:11> el<7:15>
            n<> u<39> t<Port> p<40> c<38> l<7:12> el<7:14>
              n<> u<38> t<Port_expression> p<39> c<37> l<7:12> el<7:14>
                n<> u<37> t<Port_reference> p<38> c<34> l<7:12> el<7:14>
                  n<a0> u<34> t<STRING_CONST> p<37> s<36> l<7:12> el<7:14>
                  n<> u<36> t<Constant_select> p<37> c<35> l<7:14> el<7:14>
                    n<> u<35> t<Constant_bit_select> p<36> l<7:14> el<7:14>
        n<> u<48> t<Module_item> p<159> c<47> s<58> l<8:2> el<8:11>
          n<> u<47> t<Port_declaration> p<48> c<46> l<8:2> el<8:10>
            n<> u<46> t<Input_declaration> p<47> c<43> l<8:2> el<8:10>
              n<> u<43> t<Net_port_type> p<46> c<42> s<45> l<8:8> el<8:8>
                n<> u<42> t<Data_type_or_implicit> p<43> l<8:8> el<8:8>
              n<> u<45> t<Port_identifier_list> p<46> c<44> l<8:8> el<8:10>
                n<a0> u<44> t<STRING_CONST> p<45> l<8:8> el<8:10>
        n<> u<58> t<Module_item> p<159> c<57> s<87> l<10:2> el<10:16>
          n<> u<57> t<Non_port_module_item> p<58> c<56> l<10:2> el<10:16>
            n<> u<56> t<Module_or_generate_item> p<57> c<55> l<10:2> el<10:16>
              n<> u<55> t<Module_common_item> p<56> c<54> l<10:2> el<10:16>
                n<> u<54> t<Module_or_generate_item_declaration> p<55> c<53> l<10:2> el<10:16>
                  n<> u<53> t<Package_or_generate_item_declaration> p<54> c<52> l<10:2> el<10:16>
                    n<> u<52> t<Data_declaration> p<53> c<51> l<10:2> el<10:16>
                      n<> u<51> t<Package_import_declaration> p<52> c<50> l<10:2> el<10:16>
                        n<> u<50> t<Package_import_item> p<51> c<49> l<10:9> el<10:15>
                          n<pkg> u<49> t<STRING_CONST> p<50> l<10:9> el<10:12>
        n<> u<87> t<Module_item> p<159> c<86> s<157> l<12:2> el<12:20>
          n<> u<86> t<Non_port_module_item> p<87> c<85> l<12:2> el<12:20>
            n<> u<85> t<Module_or_generate_item> p<86> c<84> l<12:2> el<12:20>
              n<> u<84> t<Module_common_item> p<85> c<83> l<12:2> el<12:20>
                n<> u<83> t<Module_or_generate_item_declaration> p<84> c<82> l<12:2> el<12:20>
                  n<> u<82> t<Package_or_generate_item_declaration> p<83> c<81> l<12:2> el<12:20>
                    n<> u<81> t<Data_declaration> p<82> c<80> l<12:2> el<12:20>
                      n<> u<80> t<Variable_declaration> p<81> c<70> l<12:2> el<12:20>
                        n<> u<70> t<Data_type> p<80> c<59> s<79> l<12:2> el<12:13>
                          n<> u<59> t<IntVec_TypeLogic> p<70> s<69> l<12:2> el<12:7>
                          n<> u<69> t<Packed_dimension> p<70> c<68> l<12:8> el<12:13>
                            n<> u<68> t<Constant_range> p<69> c<63> l<12:9> el<12:12>
                              n<> u<63> t<Constant_expression> p<68> c<62> s<67> l<12:9> el<12:10>
                                n<> u<62> t<Constant_primary> p<63> c<61> l<12:9> el<12:10>
                                  n<> u<61> t<Primary_literal> p<62> c<60> l<12:9> el<12:10>
                                    n<3> u<60> t<INT_CONST> p<61> l<12:9> el<12:10>
                              n<> u<67> t<Constant_expression> p<68> c<66> l<12:11> el<12:12>
                                n<> u<66> t<Constant_primary> p<67> c<65> l<12:11> el<12:12>
                                  n<> u<65> t<Primary_literal> p<66> c<64> l<12:11> el<12:12>
                                    n<0> u<64> t<INT_CONST> p<65> l<12:11> el<12:12>
                        n<> u<79> t<Variable_decl_assignment_list> p<80> c<78> l<12:14> el<12:19>
                          n<> u<78> t<Variable_decl_assignment> p<79> c<71> l<12:14> el<12:19>
                            n<c> u<71> t<STRING_CONST> p<78> s<77> l<12:14> el<12:15>
                            n<> u<77> t<Variable_dimension> p<78> c<76> l<12:16> el<12:19>
                              n<> u<76> t<Unpacked_dimension> p<77> c<75> l<12:16> el<12:19>
                                n<> u<75> t<Constant_expression> p<76> c<74> l<12:17> el<12:18>
                                  n<> u<74> t<Constant_primary> p<75> c<73> l<12:17> el<12:18>
                                    n<> u<73> t<Primary_literal> p<74> c<72> l<12:17> el<12:18>
                                      n<4> u<72> t<INT_CONST> p<73> l<12:17> el<12:18>
        n<> u<157> t<Module_item> p<159> c<156> s<158> l<14:2> el<18:5>
          n<> u<156> t<Non_port_module_item> p<157> c<155> l<14:2> el<18:5>
            n<> u<155> t<Module_or_generate_item> p<156> c<154> l<14:2> el<18:5>
              n<> u<154> t<Module_common_item> p<155> c<153> l<14:2> el<18:5>
                n<> u<153> t<Loop_generate_construct> p<154> c<93> l<14:2> el<18:5>
                  n<> u<93> t<Genvar_initialization> p<153> c<88> s<103> l<14:7> el<14:19>
                    n<i> u<88> t<STRING_CONST> p<93> s<92> l<14:14> el<14:15>
                    n<> u<92> t<Constant_expression> p<93> c<91> l<14:18> el<14:19>
                      n<> u<91> t<Constant_primary> p<92> c<90> l<14:18> el<14:19>
                        n<> u<90> t<Primary_literal> p<91> c<89> l<14:18> el<14:19>
                          n<0> u<89> t<INT_CONST> p<90> l<14:18> el<14:19>
                  n<> u<103> t<Constant_expression> p<153> c<97> s<106> l<14:21> el<14:26>
                    n<> u<97> t<Constant_expression> p<103> c<96> s<102> l<14:21> el<14:22>
                      n<> u<96> t<Constant_primary> p<97> c<95> l<14:21> el<14:22>
                        n<> u<95> t<Primary_literal> p<96> c<94> l<14:21> el<14:22>
                          n<i> u<94> t<STRING_CONST> p<95> l<14:21> el<14:22>
                    n<> u<102> t<BinOp_Less> p<103> s<101> l<14:23> el<14:24>
                    n<> u<101> t<Constant_expression> p<103> c<100> l<14:25> el<14:26>
                      n<> u<100> t<Constant_primary> p<101> c<99> l<14:25> el<14:26>
                        n<> u<99> t<Primary_literal> p<100> c<98> l<14:25> el<14:26>
                          n<1> u<98> t<INT_CONST> p<99> l<14:25> el<14:26>
                  n<> u<106> t<Genvar_iteration> p<153> c<104> s<152> l<14:28> el<14:31>
                    n<i> u<104> t<STRING_CONST> p<106> s<105> l<14:28> el<14:29>
                    n<> u<105> t<IncDec_PlusPlus> p<106> l<14:29> el<14:31>
                  n<> u<152> t<Generate_item> p<153> c<151> l<14:33> el<18:5>
                    n<> u<151> t<Generate_begin_end_block> p<152> c<149> l<14:33> el<18:5>
                      n<> u<149> t<Generate_item> p<151> c<148> s<150> l<15:3> el<17:6>
                        n<> u<148> t<Module_or_generate_item> p<149> c<147> l<15:3> el<17:6>
                          n<> u<147> t<Module_common_item> p<148> c<146> l<15:3> el<17:6>
                            n<> u<146> t<Always_construct> p<147> c<107> l<15:3> el<17:6>
                              n<> u<107> t<ALWAYS> p<146> s<145> l<15:3> el<15:9>
                              n<> u<145> t<Statement> p<146> c<144> l<15:10> el<17:6>
                                n<> u<144> t<Statement_item> p<145> c<143> l<15:10> el<17:6>
                                  n<> u<143> t<Procedural_timing_control_statement> p<144> c<115> l<15:10> el<17:6>
                                    n<> u<115> t<Procedural_timing_control> p<143> c<114> s<142> l<15:10> el<15:23>
                                      n<> u<114> t<Event_control> p<115> c<113> l<15:10> el<15:23>
                                        n<> u<113> t<Event_expression> p<114> c<108> l<15:12> el<15:22>
                                          n<> u<108> t<Edge_Posedge> p<113> s<112> l<15:12> el<15:19>
                                          n<> u<112> t<Expression> p<113> c<111> l<15:20> el<15:22>
                                            n<> u<111> t<Primary> p<112> c<110> l<15:20> el<15:22>
                                              n<> u<110> t<Primary_literal> p<111> c<109> l<15:20> el<15:22>
                                                n<a0> u<109> t<STRING_CONST> p<110> l<15:20> el<15:22>
                                    n<> u<142> t<Statement_or_null> p<143> c<141> l<15:24> el<17:6>
                                      n<> u<141> t<Statement> p<142> c<140> l<15:24> el<17:6>
                                        n<> u<140> t<Statement_item> p<141> c<139> l<15:24> el<17:6>
                                          n<> u<139> t<Seq_block> p<140> c<137> l<15:24> el<17:6>
                                            n<> u<137> t<Statement_or_null> p<139> c<136> s<138> l<16:4> el<16:24>
                                              n<> u<136> t<Statement> p<137> c<135> l<16:4> el<16:24>
                                                n<> u<135> t<Statement_item> p<136> c<134> l<16:4> el<16:24>
                                                  n<> u<134> t<Blocking_assignment> p<135> c<133> l<16:4> el<16:23>
                                                    n<> u<133> t<Operator_assignment> p<134> c<124> l<16:4> el<16:23>
                                                      n<> u<124> t<Variable_lvalue> p<133> c<117> s<125> l<16:4> el<16:8>
                                                        n<> u<117> t<Ps_or_hierarchical_identifier> p<124> c<116> s<123> l<16:4> el<16:5>
                                                          n<c> u<116> t<STRING_CONST> p<117> l<16:4> el<16:5>
                                                        n<> u<123> t<Select> p<124> c<122> l<16:5> el<16:8>
                                                          n<> u<122> t<Bit_select> p<123> c<121> l<16:5> el<16:8>
                                                            n<> u<121> t<Expression> p<122> c<120> l<16:6> el<16:7>
                                                              n<> u<120> t<Primary> p<121> c<119> l<16:6> el<16:7>
                                                                n<> u<119> t<Primary_literal> p<120> c<118> l<16:6> el<16:7>
                                                                  n<i> u<118> t<STRING_CONST> p<119> l<16:6> el<16:7>
                                                      n<> u<125> t<AssignOp_Assign> p<133> s<132> l<16:9> el<16:10>
                                                      n<> u<132> t<Expression> p<133> c<131> l<16:11> el<16:23>
                                                        n<> u<131> t<Primary> p<132> c<130> l<16:11> el<16:23>
                                                          n<> u<130> t<Concatenation> p<131> c<129> l<16:11> el<16:23>
                                                            n<> u<129> t<Expression> p<130> c<128> l<16:12> el<16:22>
                                                              n<> u<128> t<Primary> p<129> c<127> l<16:12> el<16:22>
                                                                n<> u<127> t<Primary_literal> p<128> c<126> l<16:12> el<16:22>
                                                                  n<PRIV_LVL_M> u<126> t<STRING_CONST> p<127> l<16:12> el<16:22>
                                            n<> u<138> t<END> p<139> l<17:3> el<17:6>
                      n<> u<150> t<END> p<151> l<18:2> el<18:5>
        n<> u<158> t<ENDMODULE> p<159> l<19:1> el<19:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/AssignSubs/dut.sv:1:1: No timescale set for "pkg".
[WRN:PA0205] ${SURELOG_DIR}/tests/AssignSubs/dut.sv:7:1: No timescale set for "dut".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/AssignSubs/dut.sv:7:1: Compile module "work@dut".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 1
ArrayNet                                               1
ArrayTypespec                                          1
Assignment                                             2
Begin                                                  2
BitSelect                                              1
Constant                                              10
Design                                                 1
EnumConst                                              1
EnumTypespec                                           1
EventControl                                           1
GenFor                                                 1
Identifier                                             4
ImportTypespec                                         1
LogicNet                                               1
LogicTypespec                                          2
Module                                                 2
Operation                                              5
Package                                                1
Port                                                   1
Range                                                  3
RefObj                                                 5
RefTypespec                                            4
RefVar                                                 1
SourceFile                                             1
TypedefTypespec                                        1
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/AssignSubs/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/AssignSubs/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllPackages:
\_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:1:1, endln:5:11
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (pkg)
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:1:1, endln:5:11
    |vpiName:pkg
  |vpiTypedef:
  \_EnumTypespec: , line:2:10, endln:4:15
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:1:1, endln:5:11
    |vpiBaseTypespec:
    \_RefTypespec: (pkg), line:2:15, endln:2:26
      |vpiParent:
      \_EnumTypespec: , line:2:10, endln:4:15
      |vpiFullName:pkg
      |vpiActual:
      \_LogicTypespec: 
    |vpiEnumConst:
    \_EnumConst: (PRIV_LVL_M), line:3:3, endln:3:21
      |vpiParent:
      \_EnumTypespec: , line:2:10, endln:4:15
      |vpiName:PRIV_LVL_M
      |BIN:11
      |vpiDecompile:4'b11
      |vpiSize:4
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:1:1, endln:5:11
    |vpiRange:
    \_Range: , line:2:21, endln:2:26
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:2:22, endln:2:23
        |vpiParent:
        \_Range: , line:2:21, endln:2:26
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:2:24, endln:2:25
        |vpiParent:
        \_Range: , line:2:21, endln:2:26
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_TypedefTypespec: (pkg::priv_lvl_e), line:4:5, endln:4:15
    |vpiParent:
    \_Package: pkg (pkg), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:1:1, endln:5:11
    |vpiName:
    \_Identifier: (pkg::priv_lvl_e)
      |vpiParent:
      \_TypedefTypespec: (pkg::priv_lvl_e), line:4:5, endln:4:15
      |vpiName:pkg::priv_lvl_e
    |vpiTypedefAlias:
    \_RefTypespec: (pkg::priv_lvl_e), line:2:10, endln:4:4
      |vpiParent:
      \_TypedefTypespec: (pkg::priv_lvl_e), line:4:5, endln:4:15
      |vpiFullName:pkg::priv_lvl_e
      |vpiActual:
      \_EnumTypespec: , line:2:10, endln:4:15
  |vpiImportTypespec:
  \_EnumTypespec: , line:2:10, endln:4:15
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_TypedefTypespec: (pkg::priv_lvl_e), line:4:5, endln:4:15
  |vpiDefName:pkg
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:7:1, endln:19:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:7:1, endln:19:10
    |vpiName:work@dut
  |vpiInternalScope:
  \_GenFor: (work@dut), line:14:2, endln:18:5
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:7:1, endln:19:10
    |vpiFullName:work@dut
    |vpiVariables:
    \_RefVar: (work@dut.i), line:14:14, endln:14:15
      |vpiParent:
      \_GenFor: (work@dut), line:14:2, endln:18:5
      |vpiName:i
      |vpiFullName:work@dut.i
    |vpiInternalScope:
    \_Begin: (work@dut), line:14:33, endln:18:5
      |vpiParent:
      \_GenFor: (work@dut), line:14:2, endln:18:5
      |vpiFullName:work@dut
      |vpiStmt:
      \_Always: , line:15:3, endln:17:6
        |vpiParent:
        \_Begin: (work@dut), line:14:33, endln:18:5
        |vpiStmt:
        \_EventControl: , line:15:10, endln:15:23
          |vpiParent:
          \_Always: , line:15:3, endln:17:6
          |vpiCondition:
          \_Operation: , line:15:12, endln:15:22
            |vpiParent:
            \_EventControl: , line:15:10, endln:15:23
            |vpiOpType:39
            |vpiOperand:
            \_RefObj: (work@dut.a0), line:15:20, endln:15:22
              |vpiParent:
              \_Operation: , line:15:12, endln:15:22
              |vpiName:a0
              |vpiFullName:work@dut.a0
              |vpiActual:
              \_LogicNet: (work@dut.a0), line:7:12, endln:7:14
          |vpiStmt:
          \_Begin: (work@dut), line:15:24, endln:17:6
            |vpiParent:
            \_EventControl: , line:15:10, endln:15:23
            |vpiFullName:work@dut
            |vpiImportTypespec:
            \_LogicNet: (work@dut.PRIV_LVL_M), line:16:12, endln:16:22
              |vpiParent:
              \_Begin: (work@dut), line:15:24, endln:17:6
              |vpiName:PRIV_LVL_M
              |vpiFullName:work@dut.PRIV_LVL_M
              |vpiNetType:1
            |vpiImportTypespec:
            \_LogicNet: (work@dut.i), line:16:6, endln:16:7
              |vpiParent:
              \_Begin: (work@dut), line:15:24, endln:17:6
              |vpiName:i
              |vpiFullName:work@dut.i
              |vpiNetType:1
            |vpiStmt:
            \_Assignment: , line:16:4, endln:16:23
              |vpiParent:
              \_Begin: (work@dut), line:15:24, endln:17:6
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:16:11, endln:16:23
                |vpiParent:
                \_Assignment: , line:16:4, endln:16:23
                |vpiOpType:33
                |vpiOperand:
                \_RefObj: (work@dut.PRIV_LVL_M), line:16:12, endln:16:22
                  |vpiParent:
                  \_Operation: , line:16:11, endln:16:23
                  |vpiName:PRIV_LVL_M
                  |vpiFullName:work@dut.PRIV_LVL_M
                  |vpiActual:
                  \_LogicNet: (work@dut.PRIV_LVL_M), line:16:12, endln:16:22
              |vpiLhs:
              \_BitSelect: (work@dut.c), line:16:5, endln:16:8
                |vpiParent:
                \_Assignment: , line:16:4, endln:16:23
                |vpiName:c
                |vpiFullName:work@dut.c
                |vpiActual:
                \_ArrayNet: (work@dut.c), line:12:14, endln:12:15
                |vpiIndex:
                \_RefObj: (work@dut.i), line:16:6, endln:16:7
                  |vpiParent:
                  \_BitSelect: (work@dut.c), line:16:5, endln:16:8
                  |vpiName:i
                  |vpiFullName:work@dut.i
                  |vpiActual:
                  \_LogicNet: (work@dut.i), line:16:6, endln:16:7
        |vpiAlwaysType:1
    |vpiImportTypespec:
    \_RefVar: (work@dut.i), line:14:14, endln:14:15
    |vpiImportTypespec:
    \_LogicNet: (work@dut.i), line:14:21, endln:14:22
      |vpiParent:
      \_GenFor: (work@dut), line:14:2, endln:18:5
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiNetType:1
    |vpiImportTypespec:
    \_LogicNet: (work@dut.i), line:14:28, endln:14:29
      |vpiParent:
      \_GenFor: (work@dut), line:14:2, endln:18:5
      |vpiName:i
      |vpiFullName:work@dut.i
      |vpiNetType:1
    |vpiForInitStmt:
    \_Assignment: , line:14:7, endln:14:19
      |vpiParent:
      \_GenFor: (work@dut), line:14:2, endln:18:5
      |vpiRhs:
      \_Constant: , line:14:18, endln:14:19
        |vpiParent:
        \_Assignment: , line:14:7, endln:14:19
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
      |vpiLhs:
      \_RefVar: (work@dut.i), line:14:14, endln:14:15
    |vpiCondition:
    \_Operation: , line:14:21, endln:14:26
      |vpiParent:
      \_GenFor: (work@dut), line:14:2, endln:18:5
      |vpiOpType:20
      |vpiOperand:
      \_RefObj: (work@dut.i), line:14:21, endln:14:22
        |vpiParent:
        \_Operation: , line:14:21, endln:14:26
        |vpiName:i
        |vpiFullName:work@dut.i
        |vpiActual:
        \_LogicNet: (work@dut.i), line:14:21, endln:14:22
      |vpiOperand:
      \_Constant: , line:14:25, endln:14:26
        |vpiParent:
        \_Operation: , line:14:21, endln:14:26
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
        |vpiConstType:9
    |vpiForIncStmt:
    \_Operation: , line:14:28, endln:14:31
      |vpiParent:
      \_GenFor: (work@dut), line:14:2, endln:18:5
      |vpiOpType:62
      |vpiOperand:
      \_RefObj: (work@dut.i), line:14:28, endln:14:29
        |vpiParent:
        \_Operation: , line:14:28, endln:14:31
        |vpiName:i
        |vpiFullName:work@dut.i
        |vpiActual:
        \_LogicNet: (work@dut.i), line:14:28, endln:14:29
    |vpiStmt:
    \_Begin: (work@dut), line:14:33, endln:18:5
  |vpiTypedef:
  \_ImportTypespec: (pkg), line:10:9, endln:10:15
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:7:1, endln:19:10
    |vpiName:
    \_Identifier: (pkg)
      |vpiParent:
      \_ImportTypespec: (pkg), line:10:9, endln:10:15
      |vpiName:pkg
    |vpiImportTypespecItem:
    \_Constant: , line:10:9, endln:10:15
      |vpiParent:
      \_ImportTypespec: (pkg), line:10:9, endln:10:15
      |vpiDecompile:*
      |vpiSize:8
      |STRING:*
      |vpiConstType:8
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:7:1, endln:19:10
    |vpiRange:
    \_Range: , line:12:8, endln:12:13
      |vpiParent:
      \_LogicTypespec: 
      |vpiLeftRange:
      \_Constant: , line:12:9, endln:12:10
        |vpiParent:
        \_Range: , line:12:8, endln:12:13
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:12:11, endln:12:12
        |vpiParent:
        \_Range: , line:12:8, endln:12:13
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:7:1, endln:19:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:12:16, endln:12:19
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:12:17, endln:12:18
        |vpiParent:
        \_Range: , line:12:16, endln:12:19
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:12:17, endln:12:18
          |vpiParent:
          \_Operation: , line:12:17, endln:12:18
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut), line:12:2, endln:12:13
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@dut
      |vpiActual:
      \_LogicTypespec: 
  |vpiImportTypespec:
  \_ImportTypespec: (pkg), line:10:9, endln:10:15
  |vpiImportTypespec:
  \_LogicNet: (work@dut.a0), line:7:12, endln:7:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:7:1, endln:19:10
    |vpiName:a0
    |vpiFullName:work@dut.a0
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@dut.c), line:12:14, endln:12:15
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:7:1, endln:19:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.c), line:12:2, endln:12:13
      |vpiParent:
      \_ArrayNet: (work@dut.c), line:12:14, endln:12:15
      |vpiFullName:work@dut.c
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:c
    |vpiFullName:work@dut.c
    |vpiNetType:36
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.a0), line:7:12, endln:7:14
  |vpiArrayNet:
  \_ArrayNet: (work@dut.c), line:12:14, endln:12:15
  |vpiPort:
  \_Port: (a0), line:7:12, endln:7:14
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/AssignSubs/dut.sv, line:7:1, endln:19:10
    |vpiName:a0
    |vpiDirection:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
