/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [9:0] celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  reg [9:0] celloutsig_0_13z;
  reg [12:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [7:0] celloutsig_0_16z;
  wire [7:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [21:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_25z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire [2:0] celloutsig_0_35z;
  wire [30:0] celloutsig_0_39z;
  wire [13:0] celloutsig_0_3z;
  wire celloutsig_0_43z;
  wire celloutsig_0_4z;
  wire [3:0] celloutsig_0_52z;
  wire celloutsig_0_54z;
  reg [14:0] celloutsig_0_58z;
  reg [5:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [2:0] celloutsig_0_71z;
  wire celloutsig_0_72z;
  wire celloutsig_0_7z;
  wire [11:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [9:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_2z = celloutsig_1_1z[6] ? in_data[159] : celloutsig_1_1z[5];
  assign celloutsig_0_25z = ~(celloutsig_0_2z & celloutsig_0_15z);
  assign celloutsig_1_11z = ~((celloutsig_1_5z | celloutsig_1_1z[1]) & celloutsig_1_9z);
  assign celloutsig_1_19z = ~((celloutsig_1_1z[5] | celloutsig_1_1z[7]) & celloutsig_1_9z);
  assign celloutsig_0_20z = ~((celloutsig_0_1z | celloutsig_0_0z) & celloutsig_0_0z);
  assign celloutsig_0_54z = ~((celloutsig_0_14z[6] | celloutsig_0_39z[19]) & (celloutsig_0_52z[0] | celloutsig_0_33z));
  assign celloutsig_0_1z = ~((in_data[92] | in_data[9]) & (celloutsig_0_0z | in_data[78]));
  assign celloutsig_1_0z = in_data[150] | in_data[184];
  assign celloutsig_0_9z = celloutsig_0_8z[11] | celloutsig_0_8z[5];
  assign celloutsig_0_15z = celloutsig_0_7z | celloutsig_0_9z;
  assign celloutsig_0_18z = celloutsig_0_6z | celloutsig_0_0z;
  assign celloutsig_0_22z = celloutsig_0_1z | celloutsig_0_17z[5];
  assign celloutsig_1_5z = celloutsig_1_2z ^ celloutsig_1_0z;
  assign celloutsig_0_21z = celloutsig_0_1z ^ celloutsig_0_19z[5];
  assign celloutsig_0_52z = celloutsig_0_14z[5:2] + { celloutsig_0_25z, celloutsig_0_31z, celloutsig_0_4z, celloutsig_0_22z };
  assign celloutsig_1_3z = { in_data[139:130], celloutsig_1_1z } & { in_data[183:175], celloutsig_1_2z, celloutsig_1_1z };
  assign celloutsig_0_2z = ! { in_data[52:43], celloutsig_0_1z };
  assign celloutsig_0_7z = in_data[43:36] != { in_data[69:65], celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_1z };
  assign celloutsig_0_31z = { celloutsig_0_3z[13:2], celloutsig_0_0z } != { celloutsig_0_17z[4], celloutsig_0_12z, celloutsig_0_18z, celloutsig_0_4z, celloutsig_0_16z, celloutsig_0_15z };
  assign celloutsig_0_8z = - { in_data[44:34], celloutsig_0_1z };
  assign celloutsig_0_11z = - { celloutsig_0_8z[6:1], celloutsig_0_2z };
  assign celloutsig_0_23z = - { celloutsig_0_12z, celloutsig_0_21z, celloutsig_0_21z };
  assign celloutsig_0_10z = { in_data[23:16], celloutsig_0_2z, celloutsig_0_1z } | { in_data[72:66], celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_0z };
  assign celloutsig_0_16z = { celloutsig_0_5z[5:1], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_1z } | { celloutsig_0_11z[5:4], celloutsig_0_5z };
  assign celloutsig_0_33z = celloutsig_0_14z[0] & celloutsig_0_8z[6];
  assign celloutsig_0_43z = celloutsig_0_31z & celloutsig_0_22z;
  assign celloutsig_0_0z = ~^ in_data[6:3];
  assign celloutsig_1_9z = ~^ in_data[124:116];
  assign celloutsig_1_18z = ~^ { celloutsig_1_9z, celloutsig_1_11z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_11z };
  assign celloutsig_0_12z = ~^ celloutsig_0_10z[9:5];
  assign celloutsig_0_3z = { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z } >> { in_data[41:33], celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_35z = celloutsig_0_23z >> celloutsig_0_8z[11:9];
  assign celloutsig_0_71z = celloutsig_0_5z[2:0] >> { celloutsig_0_20z, celloutsig_0_54z, celloutsig_0_43z };
  assign celloutsig_1_1z = in_data[126:117] >> in_data[174:165];
  assign celloutsig_0_19z = { celloutsig_0_10z[6:1], celloutsig_0_13z, celloutsig_0_5z } >> { celloutsig_0_3z[11:1], celloutsig_0_0z, celloutsig_0_17z, celloutsig_0_2z, celloutsig_0_18z };
  assign celloutsig_0_39z = in_data[36:6] <<< { celloutsig_0_11z[5:0], celloutsig_0_7z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_0_17z = { celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_5z } <<< { celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_4z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_58z = 15'h0000;
    else if (!clkin_data[0]) celloutsig_0_58z = { celloutsig_0_3z, celloutsig_0_20z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_5z = 6'h00;
    else if (!clkin_data[0]) celloutsig_0_5z = { in_data[20:19], celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_13z = 10'h000;
    else if (clkin_data[0]) celloutsig_0_13z = { celloutsig_0_5z[5:1], celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_6z };
  always_latch
    if (clkin_data[32]) celloutsig_0_14z = 13'h0000;
    else if (!clkin_data[0]) celloutsig_0_14z = { celloutsig_0_10z[5:0], celloutsig_0_11z };
  assign celloutsig_0_4z = ~((celloutsig_0_3z[7] & celloutsig_0_0z) | (in_data[7] & celloutsig_0_3z[2]));
  assign celloutsig_0_72z = ~((celloutsig_0_35z[2] & celloutsig_0_12z) | (celloutsig_0_58z[8] & celloutsig_0_18z));
  assign celloutsig_0_6z = ~((in_data[42] & celloutsig_0_1z) | (celloutsig_0_2z & celloutsig_0_0z));
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_71z, celloutsig_0_72z };
endmodule
