Build Timestamp (UTC)	Build	Job	Job URL	Build Trigger	Allow Job Failure	PR#	Branch	Commit	Commit Range	Commit Message	Sketch Filename	Board ID	IDE Version	Program Storage (bytes)	Dynamic Memory (bytes)	# Warnings	Allow Failure	Exit Status	# Board Issues	Board Issue	# Library Issues	Library Issue
2019-04-12 17:35:18	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	644	11	1	false	0	0		0	
2019-04-12 17:35:22	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	1816	206	1	false	0	0		0	
2019-04-12 17:35:26	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	522	9	3	false	0	0		0	
2019-04-12 17:35:30	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	1472	236	0	false	0	0		0	
2019-04-12 17:35:34	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	612	9	1	false	0	0		0	
2019-04-12 17:35:40	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	1644	97	1	false	0	0		0	
2019-04-12 17:35:44	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	3148	164	0	false	0	0		0	
2019-04-12 17:35:48	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	616	11	1	false	0	0		0	
2019-04-12 17:35:52	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	3004	278	4	false	0	0		0	
2019-04-12 17:35:56	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2920	237	4	false	0	0		0	
2019-04-12 17:36:00	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2224	56	1	false	0	0		0	
2019-04-12 17:36:04	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2192	56	1	false	0	0		0	
2019-04-12 17:36:09	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	3180	238	6	false	0	0		0	
2019-04-12 17:36:13	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2282	156	5	false	0	0		0	
2019-04-12 17:36:18	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	3412	240	5	false	0	0		0	
2019-04-12 17:36:22	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2230	163	5	false	0	0		0	
2019-04-12 17:36:27	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2846	238	5	false	0	0		0	
2019-04-12 17:36:31	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	2290	162	5	false	0	0		0	
2019-04-12 17:36:35	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	5318	145	1	false	0	0		0	
2019-04-12 17:36:39	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	1016	10	0	false	0	0		0	
2019-04-12 17:36:43	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.11	1628	99	0	false	0	0		0	
2019-04-12 17:36:50	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	644	11	1	false	0	0		0	
2019-04-12 17:36:54	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	1816	206	1	false	0	0		0	
2019-04-12 17:36:59	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	522	9	3	false	0	0		0	
2019-04-12 17:37:03	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	1472	236	0	false	0	0		0	
2019-04-12 17:37:07	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	612	9	1	false	0	0		0	
2019-04-12 17:37:11	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	1644	97	1	false	0	0		0	
2019-04-12 17:37:15	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	3148	164	0	false	0	0		0	
2019-04-12 17:37:19	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	616	11	1	false	0	0		0	
2019-04-12 17:37:23	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	3004	278	4	false	0	0		0	
2019-04-12 17:37:28	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2920	237	4	false	0	0		0	
2019-04-12 17:37:32	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2224	56	1	false	0	0		0	
2019-04-12 17:37:36	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2192	56	1	false	0	0		0	
2019-04-12 17:37:40	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	3180	238	6	false	0	0		0	
2019-04-12 17:37:45	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2282	156	5	false	0	0		0	
2019-04-12 17:37:50	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	3412	240	5	false	0	0		0	
2019-04-12 17:37:54	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2230	163	5	false	0	0		0	
2019-04-12 17:37:58	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2846	238	5	false	0	0		0	
2019-04-12 17:38:03	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	2290	162	5	false	0	0		0	
2019-04-12 17:38:07	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	5318	145	1	false	0	0		0	
2019-04-12 17:38:12	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	1016	10	0	false	0	0		0	
2019-04-12 17:38:16	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.6.13	1628	99	0	false	0	0		0	
2019-04-12 17:38:21	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	644	11	1	false	0	0		0	
2019-04-12 17:38:23	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	1816	206	1	false	0	0		0	
2019-04-12 17:38:26	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	522	9	3	false	0	0		0	
2019-04-12 17:38:29	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	1472	236	0	false	0	0		0	
2019-04-12 17:38:31	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	612	9	1	false	0	0		0	
2019-04-12 17:38:34	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	1644	97	1	false	0	0		0	
2019-04-12 17:38:36	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	3148	164	0	false	0	0		0	
2019-04-12 17:38:39	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	616	11	1	false	0	0		0	
2019-04-12 17:38:42	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	3004	278	4	false	0	0		0	
2019-04-12 17:38:44	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	2920	237	4	false	0	0		0	
2019-04-12 17:38:47	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	2220	52	1	false	0	0		0	
2019-04-12 17:38:50	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	2188	52	1	false	0	0		0	
2019-04-12 17:38:53	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	3180	238	6	false	0	0		0	
2019-04-12 17:38:56	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	2282	156	5	false	0	0		0	
2019-04-12 17:38:59	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	3412	240	5	false	0	0		0	
2019-04-12 17:39:01	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	2230	163	5	false	0	0		0	
2019-04-12 17:39:04	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	2846	238	5	false	0	0		0	
2019-04-12 17:39:07	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	2290	162	5	false	0	0		0	
2019-04-12 17:39:10	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	5318	145	1	false	0	0		0	
2019-04-12 17:39:13	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	1016	10	0	false	0	0		0	
2019-04-12 17:39:15	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.5	1628	99	0	false	0	0		0	
2019-04-12 17:39:20	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_update/eeprom_update.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	644	11	1	false	0	0		0	
2019-04-12 17:39:23	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_crc/eeprom_crc.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	1786	206	1	false	0	0		0	
2019-04-12 17:39:25	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_iteration/eeprom_iteration.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	522	9	3	false	0	0		0	
2019-04-12 17:39:27	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_put/eeprom_put.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	1440	236	0	false	0	0		0	
2019-04-12 17:39:30	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_clear/eeprom_clear.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	608	9	1	false	0	0		0	
2019-04-12 17:39:32	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_read/eeprom_read.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	1634	97	1	false	0	0		0	
2019-04-12 17:39:35	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_get/eeprom_get.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	3162	164	0	false	0	0		0	
2019-04-12 17:39:37	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/EEPROM/examples/eeprom_write/eeprom_write.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	616	11	1	false	0	0		0	
2019-04-12 17:39:40	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/TwoPortReceive/TwoPortReceive.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	2908	278	4	false	0	0		0	
2019-04-12 17:39:42	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SoftwareSerial/examples/SoftwareSerialExample/SoftwareSerialExample.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	2902	237	4	false	0	0		0	
2019-04-12 17:39:45	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Sweep/Sweep.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	2000	52	1	false	0	0		0	
2019-04-12 17:39:47	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Servo/examples/Knob/Knob.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	1958	50	1	false	0	0		0	
2019-04-12 17:39:50	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_receiver/slave_receiver.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	3148	238	6	false	0	0		0	
2019-04-12 17:39:53	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/digital_potentiometer/digital_potentiometer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	2254	156	5	false	0	0		0	
2019-04-12 17:39:55	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/SFRRanger_reader/SFRRanger_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	3384	240	5	false	0	0		0	
2019-04-12 17:39:58	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/slave_sender/slave_sender.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	2212	163	5	false	0	0		0	
2019-04-12 17:40:01	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_reader/master_reader.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	2810	238	5	false	0	0		0	
2019-04-12 17:40:04	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/Wire/examples/master_writer/master_writer.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	2280	162	5	false	0	0		0	
2019-04-12 17:40:06	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/BarometricPressureSensor/BarometricPressureSensor.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	5294	145	1	false	0	0		0	
2019-04-12 17:40:09	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/SPI/examples/DigitalPotControl/DigitalPotControl.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	1016	10	0	false	0	0		0	
2019-04-12 17:40:11	44	44.140	https://travis-ci.org/SpenceKonde/ATTinyCore/jobs/519304907	push	false	false	master	b471d6a7a6becbda94aa7e92fdc6d0662835ac33	c34fed724bc8...b471d6a7a6be	Add missing watchdog/ULP clock sources - fix #310	/home/travis/Arduino/hardware/ATTinyCore/avr/libraries/ATTinyCore/examples/TemperatureRead/TemperatureRead.ino	ATTinyCore:avr:attiny828:LTO=enable,clock=8internal,eesave=aenable,bod=4v3,bodact=sampled,bodpd=sampled,wiremode=both	1.8.9	1620	99	0	false	0	0		0	
