{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1633355323868 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1633355323878 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 04 15:48:43 2021 " "Processing started: Mon Oct 04 15:48:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1633355323878 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1633355323878 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Dist -c Dist " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Dist -c Dist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1633355323878 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dist_7_1200mv_85c_slow.vo X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/ simulation " "Generated file Dist_7_1200mv_85c_slow.vo in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633355324758 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dist_7_1200mv_0c_slow.vo X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/ simulation " "Generated file Dist_7_1200mv_0c_slow.vo in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633355324818 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dist_min_1200mv_0c_fast.vo X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/ simulation " "Generated file Dist_min_1200mv_0c_fast.vo in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633355324938 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dist.vo X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/ simulation " "Generated file Dist.vo in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633355325048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dist_7_1200mv_85c_v_slow.sdo X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/ simulation " "Generated file Dist_7_1200mv_85c_v_slow.sdo in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633355325088 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dist_7_1200mv_0c_v_slow.sdo X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/ simulation " "Generated file Dist_7_1200mv_0c_v_slow.sdo in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633355325128 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dist_min_1200mv_0c_v_fast.sdo X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/ simulation " "Generated file Dist_min_1200mv_0c_v_fast.sdo in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633355325173 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Dist_v.sdo X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/ simulation " "Generated file Dist_v.sdo in folder \"X:/TSIU03/Project/TSIU03-VHDL-Gang/Code/Dist/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1633355325218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4520 " "Peak virtual memory: 4520 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1633355325498 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 04 15:48:45 2021 " "Processing ended: Mon Oct 04 15:48:45 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1633355325498 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1633355325498 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1633355325498 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1633355325498 ""}
