TimeQuest Timing Analyzer report for vga_module_pic
Thu May 08 17:42:46 2014
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Slow 1200mV 85C Model Setup Summary
  7. Slow 1200mV 85C Model Hold Summary
  8. Slow 1200mV 85C Model Recovery Summary
  9. Slow 1200mV 85C Model Removal Summary
 10. Slow 1200mV 85C Model Minimum Pulse Width Summary
 11. Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 12. Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 13. Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 15. Clock to Output Times
 16. Minimum Clock to Output Times
 17. Slow 1200mV 85C Model Metastability Report
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'
 27. Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 28. Clock to Output Times
 29. Minimum Clock to Output Times
 30. Slow 1200mV 0C Model Metastability Report
 31. Fast 1200mV 0C Model Setup Summary
 32. Fast 1200mV 0C Model Hold Summary
 33. Fast 1200mV 0C Model Recovery Summary
 34. Fast 1200mV 0C Model Removal Summary
 35. Fast 1200mV 0C Model Minimum Pulse Width Summary
 36. Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 37. Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 38. Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'
 39. Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'
 40. Clock to Output Times
 41. Minimum Clock to Output Times
 42. Fast 1200mV 0C Model Metastability Report
 43. Multicorner Timing Analysis Summary
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Report TCCS
 54. Report RSKM
 55. Unconstrained Paths
 56. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                     ;
+--------------------+------------------------------------------------------------------+
; Quartus II Version ; Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version ;
; Revision Name      ; vga_module_pic                                                   ;
; Device Family      ; Cyclone IV E                                                     ;
; Device Name        ; EP4CE6F17C8                                                      ;
; Timing Models      ; Final                                                            ;
; Delay Model        ; Combined                                                         ;
; Rise/Fall Delays   ; Enabled                                                          ;
+--------------------+------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; Clock Name                                     ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                           ; Targets                                            ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+
; CLK                                            ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                  ; { CLK }                                            ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 25.000 ; 40.0 MHz  ; 0.000 ; 12.500 ; 50.00      ; 5         ; 4           ;       ;        ;           ;            ; false    ; CLK    ; U1|altpll_component|auto_generated|pll1|inclk[0] ; { U1|altpll_component|auto_generated|pll1|clk[0] } ;
+------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------------------------------------------------+----------------------------------------------------+


+--------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                   ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 195.16 MHz ; 195.16 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                     ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 19.876 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                     ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.423 ; 0.000         ;
+------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                       ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.858  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.222 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                               ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 19.876 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 5.055      ;
; 19.922 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.986      ;
; 19.952 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.956      ;
; 19.970 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.961      ;
; 19.997 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.911      ;
; 20.003 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.905      ;
; 20.045 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.886      ;
; 20.056 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.875      ;
; 20.068 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.840      ;
; 20.098 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.810      ;
; 20.143 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.765      ;
; 20.148 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.783      ;
; 20.149 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.759      ;
; 20.167 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.741      ;
; 20.173 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.735      ;
; 20.214 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.694      ;
; 20.215 ; sync_module:U2|Count_V[5]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.716      ;
; 20.244 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.664      ;
; 20.260 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.648      ;
; 20.275 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.633      ;
; 20.289 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.619      ;
; 20.295 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.613      ;
; 20.309 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.621      ;
; 20.313 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.595      ;
; 20.316 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.614      ;
; 20.319 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.589      ;
; 20.360 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.548      ;
; 20.370 ; sync_module:U2|Count_V[7]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.561      ;
; 20.373 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.535      ;
; 20.383 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.525      ;
; 20.390 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.518      ;
; 20.403 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.505      ;
; 20.406 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.502      ;
; 20.413 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.495      ;
; 20.415 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.493      ;
; 20.419 ; sync_module:U2|Count_V[6]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.512      ;
; 20.421 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.487      ;
; 20.423 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.507      ;
; 20.430 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.500      ;
; 20.435 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.473      ;
; 20.441 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.467      ;
; 20.445 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.463      ;
; 20.459 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.449      ;
; 20.465 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.443      ;
; 20.489 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.441      ;
; 20.496 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.434      ;
; 20.506 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.402      ;
; 20.507 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.423      ;
; 20.507 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.423      ;
; 20.519 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.389      ;
; 20.529 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.379      ;
; 20.536 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.372      ;
; 20.540 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.390      ;
; 20.547 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.383      ;
; 20.549 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.359      ;
; 20.552 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.356      ;
; 20.559 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.349      ;
; 20.561 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.347      ;
; 20.567 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.341      ;
; 20.574 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.345      ;
; 20.581 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.327      ;
; 20.583 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.348      ;
; 20.587 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.321      ;
; 20.591 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.317      ;
; 20.601 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.329      ;
; 20.601 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.329      ;
; 20.605 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.303      ;
; 20.611 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.297      ;
; 20.637 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.271      ;
; 20.643 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.287      ;
; 20.648 ; sync_module:U2|Count_V[5]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.282      ;
; 20.649 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.270      ;
; 20.650 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.280      ;
; 20.655 ; sync_module:U2|Count_V[5]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.275      ;
; 20.665 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.243      ;
; 20.667 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.241      ;
; 20.675 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.233      ;
; 20.676 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.254      ;
; 20.676 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.254      ;
; 20.686 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.245      ;
; 20.687 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.243      ;
; 20.687 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.243      ;
; 20.695 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.213      ;
; 20.698 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.210      ;
; 20.705 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.203      ;
; 20.707 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.201      ;
; 20.713 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.195      ;
; 20.715 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.193      ;
; 20.731 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.080     ; 4.190      ;
; 20.737 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.171      ;
; 20.745 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.163      ;
; 20.751 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.157      ;
; 20.757 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.151      ;
; 20.761 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.170      ;
; 20.763 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.070     ; 4.168      ;
; 20.770 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.138      ;
; 20.779 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.151      ;
; 20.779 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.071     ; 4.151      ;
; 20.783 ; sync_module:U2|Count_H[8]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.094     ; 4.124      ;
; 20.783 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.093     ; 4.125      ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                       ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.423 ; vga_control_module:U6|m[1] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.477      ; 1.154      ;
; 0.429 ; vga_control_module:U6|m[0] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.161      ;
; 0.438 ; vga_control_module:U6|m[5] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.170      ;
; 0.444 ; vga_control_module:U6|m[3] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.176      ;
; 0.457 ; vga_control_module:U6|m[4] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.478      ; 1.189      ;
; 0.515 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.808      ;
; 0.668 ; vga_control_module:U6|m[0] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.420      ;
; 0.722 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.459      ;
; 0.730 ; vga_control_module:U6|m[4] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.482      ;
; 0.760 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.054      ;
; 0.764 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.764 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.058      ;
; 0.768 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.062      ;
; 0.769 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.062      ;
; 0.769 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.063      ;
; 0.770 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.063      ;
; 0.770 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.064      ;
; 0.771 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.065      ;
; 0.772 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.065      ;
; 0.772 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.066      ;
; 0.777 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.513      ;
; 0.796 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.089      ;
; 0.796 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.518      ;
; 0.797 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.090      ;
; 0.801 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.523      ;
; 0.803 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.526      ;
; 0.803 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.524      ;
; 0.809 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.482      ; 1.545      ;
; 0.818 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.541      ;
; 0.828 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.550      ;
; 0.843 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.565      ;
; 0.862 ; vga_control_module:U6|m[4] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.585      ;
; 0.931 ; sync_module:U2|Count_H[2]  ; vga_control_module:U6|n[2]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.226      ;
; 0.967 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.260      ;
; 0.984 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.277      ;
; 0.998 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.291      ;
; 1.017 ; vga_control_module:U6|m[4] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.772      ;
; 1.070 ; vga_control_module:U6|m[5] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.825      ;
; 1.085 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.467      ; 1.806      ;
; 1.091 ; vga_control_module:U6|m[3] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.846      ;
; 1.100 ; sync_module:U2|Count_H[0]  ; vga_control_module:U6|n[0]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.395      ;
; 1.102 ; sync_module:U2|Count_H[1]  ; vga_control_module:U6|n[1]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.397      ;
; 1.123 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.417      ;
; 1.124 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.124 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.418      ;
; 1.124 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.417      ;
; 1.125 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.419      ;
; 1.125 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.418      ;
; 1.126 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.419      ;
; 1.132 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.426      ;
; 1.132 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.426      ;
; 1.134 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.427      ;
; 1.134 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.428      ;
; 1.141 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.435      ;
; 1.141 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.435      ;
; 1.142 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.436      ;
; 1.143 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.436      ;
; 1.154 ; vga_control_module:U6|m[4] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.891      ;
; 1.157 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.451      ;
; 1.157 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.450      ;
; 1.158 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.451      ;
; 1.166 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.459      ;
; 1.167 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.460      ;
; 1.192 ; vga_control_module:U6|m[4] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.468      ; 1.914      ;
; 1.254 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.548      ;
; 1.255 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.549      ;
; 1.255 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.548      ;
; 1.256 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.549      ;
; 1.257 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.550      ;
; 1.263 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.557      ;
; 1.264 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.558      ;
; 1.264 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.557      ;
; 1.265 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.558      ;
; 1.265 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.559      ;
; 1.266 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.559      ;
; 1.272 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.566      ;
; 1.273 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.567      ;
; 1.275 ; vga_control_module:U6|m[0] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.469      ; 1.998      ;
; 1.281 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.575      ;
; 1.281 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.575      ;
; 1.282 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.576      ;
; 1.293 ; vga_control_module:U6|m[2] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.500      ; 2.047      ;
; 1.297 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.590      ;
; 1.298 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.591      ;
; 1.306 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.599      ;
; 1.307 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.600      ;
; 1.312 ; vga_control_module:U6|m[2] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 2.063      ;
; 1.312 ; sync_module:U2|Count_H[10] ; vga_control_module:U6|n[5]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.607      ;
; 1.312 ; sync_module:U2|Count_H[10] ; vga_control_module:U6|n[4]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.607      ;
; 1.313 ; sync_module:U2|Count_H[10] ; vga_control_module:U6|n[3]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.608      ;
; 1.313 ; sync_module:U2|Count_H[10] ; vga_control_module:U6|n[0]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 1.608      ;
; 1.322 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.615      ;
; 1.324 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.617      ;
; 1.324 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.617      ;
; 1.324 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.617      ;
; 1.324 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.617      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLK'                                                                                          ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.858  ; 9.858        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.914  ; 9.914        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.085 ; 10.085       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.141 ; 10.141       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                                                                         ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                                                                          ;
; 12.222 ; 12.442       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                                                                             ;
; 12.223 ; 12.458       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[16]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[17]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[18]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[19]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[20]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[21]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[22]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[23]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[24]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[25]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[26]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[27]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[28]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[29]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[30]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[31]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[32]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[33]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[34]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[35]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[36]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[37]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[38]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[39]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[40]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[41]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[42]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[43]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[44]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[45]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[46]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[47]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[56]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[57]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[58]                           ;
; 12.224 ; 12.459       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[59]                           ;
; 12.224 ; 12.444       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                          ;
; 12.224 ; 12.444       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|n[0]                                                                                         ;
; 12.224 ; 12.444       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|n[1]                                                                                         ;
; 12.224 ; 12.444       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|n[2]                                                                                         ;
; 12.224 ; 12.444       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|n[3]                                                                                         ;
; 12.224 ; 12.444       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|n[4]                                                                                         ;
; 12.224 ; 12.444       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|n[5]                                                                                         ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                         ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                          ;
; 12.225 ; 12.445       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                          ;
; 12.226 ; 12.461       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 12.226 ; 12.461       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 12.226 ; 12.446       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|m[0]                                                                                         ;
; 12.226 ; 12.446       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|m[1]                                                                                         ;
; 12.226 ; 12.446       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|m[2]                                                                                         ;
; 12.226 ; 12.446       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|m[3]                                                                                         ;
; 12.226 ; 12.446       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|m[4]                                                                                         ;
; 12.226 ; 12.446       ; 0.220          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|m[5]                                                                                         ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[20]                          ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[21]                          ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[22]                          ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[23]                          ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[36]                          ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[37]                          ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[38]                          ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[39]                          ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[4]                           ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[52]                          ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[53]                          ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[54]                          ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[55]                          ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[5]                           ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[6]                           ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[7]                           ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[0]                          ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[12]                         ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[16]                         ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[19]                         ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[20]                         ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[21]                         ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[24]                         ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[25]                         ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[28]                         ;
; 12.227 ; 12.462       ; 0.235          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[32]                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 14.120 ; 13.809 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 13.713 ; 13.395 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 7.866  ; 7.514  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 13.213 ; 12.904 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 8.037  ; 7.867  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 5.191 ; 4.932 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 5.525 ; 5.238 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 5.945 ; 5.579 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 6.325 ; 6.028 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 5.656 ; 5.360 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                    ;
+------------+-----------------+------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                     ; Note ;
+------------+-----------------+------------------------------------------------+------+
; 211.95 MHz ; 211.95 MHz      ; U1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 20.282 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.398 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.855  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.218 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 20.282 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.638      ;
; 20.321 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.599      ;
; 20.353 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.584      ;
; 20.368 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.569      ;
; 20.408 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.512      ;
; 20.420 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.517      ;
; 20.446 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.474      ;
; 20.447 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.473      ;
; 20.470 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.450      ;
; 20.501 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.436      ;
; 20.503 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.434      ;
; 20.534 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.386      ;
; 20.572 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.348      ;
; 20.573 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.347      ;
; 20.596 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.324      ;
; 20.601 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.319      ;
; 20.604 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.316      ;
; 20.643 ; sync_module:U2|Count_V[5]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.294      ;
; 20.660 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.260      ;
; 20.693 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.227      ;
; 20.695 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.225      ;
; 20.698 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.222      ;
; 20.699 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.221      ;
; 20.722 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.198      ;
; 20.727 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.193      ;
; 20.730 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.190      ;
; 20.754 ; sync_module:U2|Count_V[6]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.183      ;
; 20.775 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.145      ;
; 20.777 ; sync_module:U2|Count_V[7]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.160      ;
; 20.781 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.156      ;
; 20.784 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.136      ;
; 20.786 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.134      ;
; 20.788 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.149      ;
; 20.795 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 4.135      ;
; 20.806 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.114      ;
; 20.814 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.106      ;
; 20.819 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.101      ;
; 20.821 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.099      ;
; 20.823 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.097      ;
; 20.824 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.096      ;
; 20.825 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.095      ;
; 20.845 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.075      ;
; 20.848 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.072      ;
; 20.849 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.088      ;
; 20.853 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.067      ;
; 20.856 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.064      ;
; 20.856 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.081      ;
; 20.901 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.019      ;
; 20.901 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.036      ;
; 20.908 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.029      ;
; 20.910 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 4.010      ;
; 20.929 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 4.000      ;
; 20.929 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.008      ;
; 20.932 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.988      ;
; 20.936 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 4.001      ;
; 20.940 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.980      ;
; 20.944 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.993      ;
; 20.944 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.993      ;
; 20.945 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.975      ;
; 20.947 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.973      ;
; 20.949 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.971      ;
; 20.950 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.970      ;
; 20.959 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.978      ;
; 20.959 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.978      ;
; 20.971 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.966      ;
; 20.971 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.949      ;
; 20.974 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.946      ;
; 20.979 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.941      ;
; 20.982 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.938      ;
; 20.983 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 3.947      ;
; 20.984 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.953      ;
; 20.991 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.946      ;
; 20.992 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.928      ;
; 21.002 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 3.928      ;
; 21.011 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.926      ;
; 21.011 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.926      ;
; 21.027 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.893      ;
; 21.028 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.909      ;
; 21.031 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.889      ;
; 21.036 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.884      ;
; 21.058 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.862      ;
; 21.066 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.854      ;
; 21.071 ; sync_module:U2|Count_V[5]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.866      ;
; 21.071 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.849      ;
; 21.073 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.847      ;
; 21.074 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.846      ;
; 21.075 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.845      ;
; 21.078 ; sync_module:U2|Count_V[5]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.859      ;
; 21.080 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.857      ;
; 21.092 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.845      ;
; 21.092 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.845      ;
; 21.094 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.843      ;
; 21.094 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.065     ; 3.843      ;
; 21.097 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.823      ;
; 21.105 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.815      ;
; 21.108 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.812      ;
; 21.113 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.807      ;
; 21.117 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.072     ; 3.813      ;
; 21.117 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.073     ; 3.812      ;
; 21.117 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.082     ; 3.803      ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.398 ; vga_control_module:U6|m[1] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.052      ;
; 0.405 ; vga_control_module:U6|m[0] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.059      ;
; 0.415 ; vga_control_module:U6|m[5] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.069      ;
; 0.419 ; vga_control_module:U6|m[3] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.073      ;
; 0.431 ; vga_control_module:U6|m[4] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.085      ;
; 0.474 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.742      ;
; 0.617 ; vga_control_module:U6|m[0] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.287      ;
; 0.666 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.322      ;
; 0.674 ; vga_control_module:U6|m[4] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.344      ;
; 0.706 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.711 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.978      ;
; 0.712 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.980      ;
; 0.712 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.979      ;
; 0.713 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.981      ;
; 0.715 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.715 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.982      ;
; 0.716 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.984      ;
; 0.716 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.372      ;
; 0.717 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.985      ;
; 0.717 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.984      ;
; 0.719 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.986      ;
; 0.737 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.383      ;
; 0.737 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.382      ;
; 0.737 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.382      ;
; 0.738 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.006      ;
; 0.740 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.385      ;
; 0.742 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.010      ;
; 0.744 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.400      ;
; 0.754 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.400      ;
; 0.757 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.403      ;
; 0.776 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.422      ;
; 0.793 ; vga_control_module:U6|m[4] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.439      ;
; 0.849 ; sync_module:U2|Count_H[2]  ; vga_control_module:U6|n[2]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.116      ;
; 0.886 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.154      ;
; 0.887 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.155      ;
; 0.894 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.162      ;
; 0.930 ; vga_control_module:U6|m[4] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.602      ;
; 0.982 ; vga_control_module:U6|m[5] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.654      ;
; 0.984 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.629      ;
; 0.986 ; sync_module:U2|Count_H[1]  ; vga_control_module:U6|n[1]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.253      ;
; 1.000 ; vga_control_module:U6|m[3] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.672      ;
; 1.015 ; sync_module:U2|Count_H[0]  ; vga_control_module:U6|n[0]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.282      ;
; 1.029 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.296      ;
; 1.030 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.297      ;
; 1.034 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.034 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.302      ;
; 1.034 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.301      ;
; 1.035 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.303      ;
; 1.036 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.304      ;
; 1.037 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.304      ;
; 1.037 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.304      ;
; 1.038 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.305      ;
; 1.040 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.308      ;
; 1.041 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.308      ;
; 1.046 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.313      ;
; 1.049 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.316      ;
; 1.051 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.319      ;
; 1.053 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.053 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.320      ;
; 1.054 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.321      ;
; 1.057 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.325      ;
; 1.058 ; vga_control_module:U6|m[4] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.714      ;
; 1.061 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.329      ;
; 1.072 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.340      ;
; 1.076 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.344      ;
; 1.088 ; vga_control_module:U6|m[4] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.733      ;
; 1.130 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.398      ;
; 1.131 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.399      ;
; 1.134 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.134 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.401      ;
; 1.137 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.405      ;
; 1.152 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.419      ;
; 1.156 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.424      ;
; 1.157 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.425      ;
; 1.159 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.426      ;
; 1.160 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.427      ;
; 1.160 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.427      ;
; 1.162 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.430      ;
; 1.163 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.430      ;
; 1.164 ; vga_control_module:U6|m[0] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.416      ; 1.810      ;
; 1.171 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.438      ;
; 1.175 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.442      ;
; 1.175 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.442      ;
; 1.176 ; vga_control_module:U6|m[2] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.848      ;
; 1.179 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.447      ;
; 1.183 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.451      ;
; 1.191 ; vga_control_module:U6|m[2] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.861      ;
; 1.191 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.459      ;
; 1.194 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.462      ;
; 1.198 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.466      ;
; 1.198 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.466      ;
; 1.208 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.426      ; 1.864      ;
; 1.215 ; sync_module:U2|Count_H[10] ; vga_control_module:U6|n[4]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.482      ;
; 1.216 ; sync_module:U2|Count_H[10] ; vga_control_module:U6|n[5]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.483      ;
; 1.216 ; sync_module:U2|Count_H[10] ; vga_control_module:U6|n[0]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.483      ;
; 1.217 ; sync_module:U2|Count_H[10] ; vga_control_module:U6|n[3]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 1.484      ;
; 1.229 ; vga_control_module:U6|m[1] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.442      ; 1.901      ;
; 1.232 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 1.500      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.855  ; 9.855        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.921  ; 9.921        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.144 ; 10.144       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                   ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                          ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[0]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[10]                                                                                         ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[1]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[2]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[3]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[4]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[5]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[6]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[7]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[8]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_V[9]                                                                                          ;
; 12.218 ; 12.434       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|isReady                                                                                             ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[5]                                                                                          ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|n[0]                                                                                         ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|n[1]                                                                                         ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|n[2]                                                                                         ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|n[3]                                                                                         ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|n[4]                                                                                         ;
; 12.219 ; 12.435       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|n[5]                                                                                         ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[0]                                                                                          ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[10]                                                                                         ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[1]                                                                                          ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[2]                                                                                          ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[3]                                                                                          ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[4]                                                                                          ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[6]                                                                                          ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[7]                                                                                          ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[8]                                                                                          ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; sync_module:U2|Count_H[9]                                                                                          ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|m[0]                                                                                         ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|m[3]                                                                                         ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|m[4]                                                                                         ;
; 12.220 ; 12.436       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|m[5]                                                                                         ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|m[1]                                                                                         ;
; 12.221 ; 12.437       ; 0.216          ; High Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; vga_control_module:U6|m[2]                                                                                         ;
; 12.224 ; 12.454       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 12.225 ; 12.455       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 12.225 ; 12.455       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ;
; 12.226 ; 12.456       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 12.227 ; 12.457       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 12.227 ; 12.457       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[10]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[11]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[12]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[13]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[14]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[15]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[18]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[24]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[25]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[26]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[27]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[28]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[29]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[2]                           ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[30]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[31]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[34]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[40]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[41]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[42]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[43]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[44]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[45]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[46]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[47]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[50]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[56]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[57]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[58]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[59]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[60]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[61]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[62]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[63]                          ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[8]                           ;
; 12.231 ; 12.461       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[9]                           ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[20]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[21]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[22]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[23]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[36]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[37]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[38]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[39]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[4]                           ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[52]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[53]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[54]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[55]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[5]                           ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[6]                           ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[7]                           ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[0]                          ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[12]                         ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[16]                         ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[19]                         ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[20]                         ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[24]                         ;
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width  ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[28]                         ;
+--------+--------------+----------------+------------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 13.490 ; 13.016 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 13.017 ; 12.559 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 7.393  ; 6.811  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 12.544 ; 12.070 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 7.438  ; 7.252  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 4.932 ; 4.536 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 5.247 ; 4.813 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 5.614 ; 5.048 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 6.029 ; 5.517 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 5.327 ; 4.857 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                      ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 22.761 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                      ;
+------------------------------------------------+-------+---------------+
; Clock                                          ; Slack ; End Point TNS ;
+------------------------------------------------+-------+---------------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.144 ; 0.000         ;
+------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                        ;
+------------------------------------------------+--------+---------------+
; Clock                                          ; Slack  ; End Point TNS ;
+------------------------------------------------+--------+---------------+
; CLK                                            ; 9.423  ; 0.000         ;
; U1|altpll_component|auto_generated|pll1|clk[0] ; 12.232 ; 0.000         ;
+------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                  ; To Node                    ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 22.761 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.193      ;
; 22.771 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.176      ;
; 22.819 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.135      ;
; 22.835 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.112      ;
; 22.835 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.112      ;
; 22.839 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.108      ;
; 22.839 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.108      ;
; 22.843 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.111      ;
; 22.871 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.083      ;
; 22.903 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.044      ;
; 22.903 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.044      ;
; 22.907 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.040      ;
; 22.907 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.040      ;
; 22.913 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.034      ;
; 22.917 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 2.030      ;
; 22.919 ; sync_module:U2|Count_V[5]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.035      ;
; 22.927 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.026      ;
; 22.927 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 2.027      ;
; 22.932 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 2.021      ;
; 22.951 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.996      ;
; 22.955 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.992      ;
; 22.971 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.976      ;
; 22.971 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.976      ;
; 22.975 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.972      ;
; 22.975 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.972      ;
; 22.981 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.966      ;
; 22.985 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.962      ;
; 22.985 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.968      ;
; 22.990 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.963      ;
; 22.994 ; sync_module:U2|Count_V[7]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.960      ;
; 23.009 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.944      ;
; 23.014 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.939      ;
; 23.019 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.928      ;
; 23.023 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.924      ;
; 23.026 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.927      ;
; 23.027 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.926      ;
; 23.033 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.914      ;
; 23.034 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.913      ;
; 23.036 ; sync_module:U2|Count_V[6]  ; vga_control_module:U6|m[2] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.918      ;
; 23.037 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.916      ;
; 23.039 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.908      ;
; 23.039 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.908      ;
; 23.040 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.911      ;
; 23.042 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.911      ;
; 23.043 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.904      ;
; 23.043 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.904      ;
; 23.044 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.903      ;
; 23.049 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.898      ;
; 23.053 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.894      ;
; 23.057 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.890      ;
; 23.064 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.883      ;
; 23.067 ; sync_module:U2|Count_V[1]  ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.887      ;
; 23.077 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.870      ;
; 23.084 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.869      ;
; 23.085 ; sync_module:U2|Count_V[5]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.868      ;
; 23.085 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.868      ;
; 23.087 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.860      ;
; 23.090 ; sync_module:U2|Count_V[5]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.863      ;
; 23.091 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.856      ;
; 23.093 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.860      ;
; 23.098 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.855      ;
; 23.101 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.846      ;
; 23.102 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.845      ;
; 23.107 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.840      ;
; 23.107 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.840      ;
; 23.108 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.845      ;
; 23.109 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.844      ;
; 23.111 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.836      ;
; 23.112 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[8]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.835      ;
; 23.117 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.830      ;
; 23.121 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.826      ;
; 23.125 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.822      ;
; 23.125 ; sync_module:U2|Count_V[0]  ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.829      ;
; 23.126 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.037     ; 1.824      ;
; 23.132 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.815      ;
; 23.136 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.817      ;
; 23.137 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.816      ;
; 23.141 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[0]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.810      ;
; 23.145 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[7]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.802      ;
; 23.149 ; sync_module:U2|Count_V[3]  ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.805      ;
; 23.151 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.036     ; 1.800      ;
; 23.155 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[4]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.792      ;
; 23.159 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_V[3]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.788      ;
; 23.160 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.787      ;
; 23.160 ; sync_module:U2|Count_V[7]  ; vga_control_module:U6|m[3] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.793      ;
; 23.165 ; sync_module:U2|Count_V[7]  ; vga_control_module:U6|m[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.788      ;
; 23.169 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.778      ;
; 23.170 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.777      ;
; 23.176 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_V[10] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.771      ;
; 23.177 ; sync_module:U2|Count_V[2]  ; vga_control_module:U6|m[1] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.033     ; 1.777      ;
; 23.180 ; sync_module:U2|Count_H[8]  ; sync_module:U2|isReady     ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.041     ; 1.766      ;
; 23.180 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_V[6]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.767      ;
; 23.184 ; sync_module:U2|Count_V[5]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.769      ;
; 23.185 ; sync_module:U2|Count_V[5]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.768      ;
; 23.185 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[2]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.762      ;
; 23.187 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_V[9]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.760      ;
; 23.189 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_V[1]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.758      ;
; 23.192 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[4] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.761      ;
; 23.193 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_V[5]  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.040     ; 1.754      ;
; 23.193 ; sync_module:U2|Count_V[4]  ; vga_control_module:U6|m[5] ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 25.000       ; -0.034     ; 1.760      ;
+--------+----------------------------+----------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                        ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                  ; To Node                                                                                                            ; Launch Clock                                   ; Latch Clock                                    ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+
; 0.144 ; vga_control_module:U6|m[1] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.472      ;
; 0.146 ; vga_control_module:U6|m[0] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.475      ;
; 0.151 ; vga_control_module:U6|m[5] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.480      ;
; 0.155 ; vga_control_module:U6|m[3] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.162 ; vga_control_module:U6|m[4] ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.491      ;
; 0.207 ; sync_module:U2|Count_V[10] ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.256 ; vga_control_module:U6|m[0] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.592      ;
; 0.271 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.602      ;
; 0.281 ; vga_control_module:U6|m[4] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.617      ;
; 0.302 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.632      ;
; 0.305 ; sync_module:U2|Count_H[9]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.307 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.427      ;
; 0.309 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.309 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.429      ;
; 0.310 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.430      ;
; 0.311 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.637      ;
; 0.312 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.642      ;
; 0.314 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.640      ;
; 0.315 ; vga_control_module:U6|m[3] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.642      ;
; 0.317 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.642      ;
; 0.322 ; vga_control_module:U6|m[5] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.649      ;
; 0.323 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.323 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.443      ;
; 0.324 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.650      ;
; 0.334 ; vga_control_module:U6|m[1] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.660      ;
; 0.341 ; vga_control_module:U6|m[4] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.668      ;
; 0.355 ; sync_module:U2|Count_H[2]  ; vga_control_module:U6|n[2]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.474      ;
; 0.375 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.495      ;
; 0.383 ; sync_module:U2|Count_V[6]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.503      ;
; 0.387 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.507      ;
; 0.414 ; vga_control_module:U6|m[4] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.752      ;
; 0.427 ; vga_control_module:U6|m[5] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.765      ;
; 0.428 ; sync_module:U2|Count_H[0]  ; vga_control_module:U6|n[0]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.547      ;
; 0.429 ; vga_control_module:U6|m[2] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.754      ;
; 0.432 ; sync_module:U2|Count_H[1]  ; vga_control_module:U6|n[1]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.551      ;
; 0.444 ; vga_control_module:U6|m[3] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.782      ;
; 0.458 ; sync_module:U2|Count_V[9]  ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.579      ;
; 0.462 ; sync_module:U2|Count_H[10] ; sync_module:U2|Count_H[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.582      ;
; 0.465 ; sync_module:U2|Count_H[8]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.465 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.585      ;
; 0.468 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.468 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.588      ;
; 0.469 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.589      ;
; 0.470 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.590      ;
; 0.471 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.471 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.591      ;
; 0.472 ; sync_module:U2|Count_V[8]  ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.592      ;
; 0.473 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[2]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.593      ;
; 0.481 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.481 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.601      ;
; 0.482 ; vga_control_module:U6|m[4] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.813      ;
; 0.484 ; sync_module:U2|Count_V[2]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.604      ;
; 0.484 ; sync_module:U2|Count_V[4]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.604      ;
; 0.490 ; vga_control_module:U6|m[4] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.816      ;
; 0.519 ; sync_module:U2|Count_H[10] ; vga_control_module:U6|n[4]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.638      ;
; 0.521 ; sync_module:U2|Count_H[10] ; vga_control_module:U6|n[5]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.521 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.641      ;
; 0.521 ; sync_module:U2|Count_H[10] ; vga_control_module:U6|n[0]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.640      ;
; 0.522 ; sync_module:U2|Count_H[10] ; vga_control_module:U6|n[3]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.035      ; 0.641      ;
; 0.522 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; sync_module:U2|Count_H[7]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.522 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.642      ;
; 0.524 ; sync_module:U2|Count_V[3]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.524 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.644      ;
; 0.525 ; sync_module:U2|Count_V[5]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; sync_module:U2|Count_H[3]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; sync_module:U2|Count_H[1]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.525 ; sync_module:U2|Count_V[7]  ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.645      ;
; 0.529 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[0]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[10]                                                                                         ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.529 ; sync_module:U2|Count_V[1]  ; sync_module:U2|Count_V[5]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.649      ;
; 0.531 ; vga_control_module:U6|m[2] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.233      ; 0.868      ;
; 0.531 ; sync_module:U2|Count_H[6]  ; sync_module:U2|Count_H[9]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.651      ;
; 0.534 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[7]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.654      ;
; 0.536 ; vga_control_module:U6|m[2] ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a5~porta_address_reg0 ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.231      ; 0.871      ;
; 0.536 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[3]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.656      ;
; 0.537 ; sync_module:U2|Count_H[4]  ; sync_module:U2|Count_H[8]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.537 ; sync_module:U2|Count_H[2]  ; sync_module:U2|Count_H[6]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.657      ;
; 0.539 ; vga_control_module:U6|m[0] ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.866      ;
; 0.539 ; sync_module:U2|Count_V[0]  ; sync_module:U2|Count_V[1]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
; 0.539 ; sync_module:U2|Count_H[0]  ; sync_module:U2|Count_H[4]                                                                                          ; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.659      ;
+-------+----------------------------+--------------------------------------------------------------------------------------------------------------------+------------------------------------------------+------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLK'                                                                                           ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 9.423  ; 9.423        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|o                                              ;
; 9.450  ; 9.450        ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLK   ; Rise       ; CLK~input|i                                              ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; CLK~input|o                                              ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0]           ;
; 10.576 ; 10.576       ; 0.000          ; High Pulse Width ; CLK   ; Rise       ; U1|altpll_component|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLK   ; Rise       ; CLK                                                      ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'U1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                  ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock                                          ; Clock Edge ; Target                                                                                                             ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+
; 12.232 ; 12.462       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a4~porta_address_reg0  ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[20]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[21]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[22]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[23]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[36]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[37]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[38]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[39]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[4]                           ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[52]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[53]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[54]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[55]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[5]                           ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[6]                           ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|q_a[7]                           ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[0]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[12]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[16]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[19]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[20]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[24]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[28]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[32]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[35]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[36]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[3]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[40]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[44]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[48]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[4]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[51]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[52]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[56]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[60]                         ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[8]                          ;
; 12.233 ; 12.463       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a1~porta_address_reg0 ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[10]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[11]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[13]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[14]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[15]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[17]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[18]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[1]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[22]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[23]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[26]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[27]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[29]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[2]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[30]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[31]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[33]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[34]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[38]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[39]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[42]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[43]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[45]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[46]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[47]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[49]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[50]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[54]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[55]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[58]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[59]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[61]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[62]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[63]                         ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[6]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[7]                          ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|ram_block1a5~porta_address_reg0 ;
; 12.234 ; 12.464       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|ram_block1a16~porta_address_reg0  ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a0~porta_address_reg0  ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; blue_rom_module:U5|altsyncram:altsyncram_component|altsyncram_adb1:auto_generated|ram_block1a2~porta_address_reg0  ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[21]                         ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[25]                         ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[37]                         ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[41]                         ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[53]                         ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[57]                         ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[5]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; green_rom_module:U4|altsyncram:altsyncram_component|altsyncram_fgb1:auto_generated|q_a[9]                          ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[0]                            ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[10]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[11]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[12]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[13]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[14]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[15]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[16]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[17]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[18]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[19]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[1]                            ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[20]                           ;
; 12.235 ; 12.465       ; 0.230          ; Low Pulse Width ; U1|altpll_component|auto_generated|pll1|clk[0] ; Rise       ; red_rom_module:U3|altsyncram:altsyncram_component|altsyncram_p9b1:auto_generated|q_a[21]                           ;
+--------+--------------+----------------+-----------------+------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 6.241 ; 6.284 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 6.076 ; 6.085 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 3.386 ; 3.478 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 5.808 ; 5.896 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 3.551 ; 3.502 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.258 ; 2.303 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.412 ; 2.468 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.566 ; 2.640 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 2.722 ; 2.850 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 2.448 ; 2.508 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                         ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                           ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                ; 19.876 ; 0.144 ; N/A      ; N/A     ; 9.423               ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 19.876 ; 0.144 ; N/A      ; N/A     ; 12.218              ;
; Design-wide TNS                                 ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLK                                            ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  U1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+-------------------------------------------------+--------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                  ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                ;
+-----------+------------+--------+--------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 14.120 ; 13.809 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 13.713 ; 13.395 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 7.866  ; 7.514  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 13.213 ; 12.904 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 8.037  ; 7.867  ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+--------+--------+------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                        ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                ;
+-----------+------------+-------+-------+------------+------------------------------------------------+
; Blue_Sig  ; CLK        ; 2.258 ; 2.303 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Green_Sig ; CLK        ; 2.412 ; 2.468 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; HSYNC_Sig ; CLK        ; 2.566 ; 2.640 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; Red_Sig   ; CLK        ; 2.722 ; 2.850 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
; VSYNC_Sig ; CLK        ; 2.448 ; 2.508 ; Rise       ; U1|altpll_component|auto_generated|pll1|clk[0] ;
+-----------+------------+-------+-------+------------+------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Green_Sig ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+---------------------------------------------------------+
; Input Transition Times                                  ;
+------+--------------+-----------------+-----------------+
; Pin  ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+------+--------------+-----------------+-----------------+
; RSTn ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLK  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; HSYNC_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; Red_Sig   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Green_Sig ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; Blue_Sig  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                             ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1173     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                              ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; From Clock                                     ; To Clock                                       ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
; U1|altpll_component|auto_generated|pll1|clk[0] ; U1|altpll_component|auto_generated|pll1|clk[0] ; 1173     ; 0        ; 0        ; 0        ;
+------------------------------------------------+------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 1     ; 1    ;
; Unconstrained Input Port Paths  ; 35    ; 35   ;
; Unconstrained Output Ports      ; 5     ; 5    ;
; Unconstrained Output Port Paths ; 235   ; 235  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Thu May 08 17:42:43 2014
Info: Command: quartus_sta vga_module_pic -c vga_module_pic
Info: qsta_default_script.tcl version: #1
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Critical Warning: Synopsys Design Constraints File file not found: 'vga_module_pic.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info: Deriving PLL Clocks
    Info: create_clock -period 20.000 -waveform {0.000 10.000} -name CLK CLK
    Info: create_generated_clock -source {U1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 5 -multiply_by 4 -duty_cycle 50.00 -name {U1|altpll_component|auto_generated|pll1|clk[0]} {U1|altpll_component|auto_generated|pll1|clk[0]}
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info: No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Analyzing Slow 1200mV 85C Model
Info: Worst-case setup slack is 19.876
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    19.876         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.423
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.423         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.858
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.858         0.000 CLK 
    Info:    12.222         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 20.282
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    20.282         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.398
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.398         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.855
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.855         0.000 CLK 
    Info:    12.218         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Deriving Clock Uncertainty
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -setup 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -rise_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -rise_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
    Info: set_clock_uncertainty -fall_from [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -fall_to [get_clocks {U1|altpll_component|auto_generated|pll1|clk[0]}] -hold 0.020
Info: Worst-case setup slack is 22.761
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:    22.761         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Worst-case hold slack is 0.144
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     0.144         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: No Recovery paths to report
Info: No Removal paths to report
Info: Worst-case minimum pulse width slack is 9.423
    Info:     Slack End Point TNS Clock 
    Info: ========= ============= =====================
    Info:     9.423         0.000 CLK 
    Info:    12.232         0.000 U1|altpll_component|auto_generated|pll1|clk[0] 
Info: Design is not fully constrained for setup requirements
Info: Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 372 megabytes
    Info: Processing ended: Thu May 08 17:42:46 2014
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


