#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2094550 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20946e0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x20872d0 .functor NOT 1, L_0x20e0fd0, C4<0>, C4<0>, C4<0>;
L_0x20e0db0 .functor XOR 2, L_0x20e0c50, L_0x20e0d10, C4<00>, C4<00>;
L_0x20e0ec0 .functor XOR 2, L_0x20e0db0, L_0x20e0e20, C4<00>, C4<00>;
v0x20dcae0_0 .net *"_ivl_10", 1 0, L_0x20e0e20;  1 drivers
v0x20dcbe0_0 .net *"_ivl_12", 1 0, L_0x20e0ec0;  1 drivers
v0x20dccc0_0 .net *"_ivl_2", 1 0, L_0x20dffb0;  1 drivers
v0x20dcd80_0 .net *"_ivl_4", 1 0, L_0x20e0c50;  1 drivers
v0x20dce60_0 .net *"_ivl_6", 1 0, L_0x20e0d10;  1 drivers
v0x20dcf90_0 .net *"_ivl_8", 1 0, L_0x20e0db0;  1 drivers
v0x20dd070_0 .net "a", 0 0, v0x20da0c0_0;  1 drivers
v0x20dd110_0 .net "b", 0 0, v0x20da160_0;  1 drivers
v0x20dd1b0_0 .net "c", 0 0, v0x20da200_0;  1 drivers
v0x20dd250_0 .var "clk", 0 0;
v0x20dd2f0_0 .net "d", 0 0, v0x20da340_0;  1 drivers
v0x20dd390_0 .net "out_pos_dut", 0 0, L_0x20e09e0;  1 drivers
v0x20dd430_0 .net "out_pos_ref", 0 0, L_0x20dea70;  1 drivers
v0x20dd4d0_0 .net "out_sop_dut", 0 0, L_0x20df9d0;  1 drivers
v0x20dd570_0 .net "out_sop_ref", 0 0, L_0x20b4870;  1 drivers
v0x20dd610_0 .var/2u "stats1", 223 0;
v0x20dd6b0_0 .var/2u "strobe", 0 0;
v0x20dd860_0 .net "tb_match", 0 0, L_0x20e0fd0;  1 drivers
v0x20dd930_0 .net "tb_mismatch", 0 0, L_0x20872d0;  1 drivers
v0x20dd9d0_0 .net "wavedrom_enable", 0 0, v0x20da610_0;  1 drivers
v0x20ddaa0_0 .net "wavedrom_title", 511 0, v0x20da6b0_0;  1 drivers
L_0x20dffb0 .concat [ 1 1 0 0], L_0x20dea70, L_0x20b4870;
L_0x20e0c50 .concat [ 1 1 0 0], L_0x20dea70, L_0x20b4870;
L_0x20e0d10 .concat [ 1 1 0 0], L_0x20e09e0, L_0x20df9d0;
L_0x20e0e20 .concat [ 1 1 0 0], L_0x20dea70, L_0x20b4870;
L_0x20e0fd0 .cmp/eeq 2, L_0x20dffb0, L_0x20e0ec0;
S_0x2094870 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x20946e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20876b0 .functor AND 1, v0x20da200_0, v0x20da340_0, C4<1>, C4<1>;
L_0x2087a90 .functor NOT 1, v0x20da0c0_0, C4<0>, C4<0>, C4<0>;
L_0x2087e70 .functor NOT 1, v0x20da160_0, C4<0>, C4<0>, C4<0>;
L_0x20880f0 .functor AND 1, L_0x2087a90, L_0x2087e70, C4<1>, C4<1>;
L_0x209f0e0 .functor AND 1, L_0x20880f0, v0x20da200_0, C4<1>, C4<1>;
L_0x20b4870 .functor OR 1, L_0x20876b0, L_0x209f0e0, C4<0>, C4<0>;
L_0x20ddef0 .functor NOT 1, v0x20da160_0, C4<0>, C4<0>, C4<0>;
L_0x20ddf60 .functor OR 1, L_0x20ddef0, v0x20da340_0, C4<0>, C4<0>;
L_0x20de070 .functor AND 1, v0x20da200_0, L_0x20ddf60, C4<1>, C4<1>;
L_0x20de130 .functor NOT 1, v0x20da0c0_0, C4<0>, C4<0>, C4<0>;
L_0x20de200 .functor OR 1, L_0x20de130, v0x20da160_0, C4<0>, C4<0>;
L_0x20de270 .functor AND 1, L_0x20de070, L_0x20de200, C4<1>, C4<1>;
L_0x20de3f0 .functor NOT 1, v0x20da160_0, C4<0>, C4<0>, C4<0>;
L_0x20de460 .functor OR 1, L_0x20de3f0, v0x20da340_0, C4<0>, C4<0>;
L_0x20de380 .functor AND 1, v0x20da200_0, L_0x20de460, C4<1>, C4<1>;
L_0x20de5f0 .functor NOT 1, v0x20da0c0_0, C4<0>, C4<0>, C4<0>;
L_0x20de6f0 .functor OR 1, L_0x20de5f0, v0x20da340_0, C4<0>, C4<0>;
L_0x20de7b0 .functor AND 1, L_0x20de380, L_0x20de6f0, C4<1>, C4<1>;
L_0x20de960 .functor XNOR 1, L_0x20de270, L_0x20de7b0, C4<0>, C4<0>;
v0x2086c00_0 .net *"_ivl_0", 0 0, L_0x20876b0;  1 drivers
v0x2087000_0 .net *"_ivl_12", 0 0, L_0x20ddef0;  1 drivers
v0x20873e0_0 .net *"_ivl_14", 0 0, L_0x20ddf60;  1 drivers
v0x20877c0_0 .net *"_ivl_16", 0 0, L_0x20de070;  1 drivers
v0x2087ba0_0 .net *"_ivl_18", 0 0, L_0x20de130;  1 drivers
v0x2087f80_0 .net *"_ivl_2", 0 0, L_0x2087a90;  1 drivers
v0x2088200_0 .net *"_ivl_20", 0 0, L_0x20de200;  1 drivers
v0x20d8630_0 .net *"_ivl_24", 0 0, L_0x20de3f0;  1 drivers
v0x20d8710_0 .net *"_ivl_26", 0 0, L_0x20de460;  1 drivers
v0x20d87f0_0 .net *"_ivl_28", 0 0, L_0x20de380;  1 drivers
v0x20d88d0_0 .net *"_ivl_30", 0 0, L_0x20de5f0;  1 drivers
v0x20d89b0_0 .net *"_ivl_32", 0 0, L_0x20de6f0;  1 drivers
v0x20d8a90_0 .net *"_ivl_36", 0 0, L_0x20de960;  1 drivers
L_0x7ff221e75018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20d8b50_0 .net *"_ivl_38", 0 0, L_0x7ff221e75018;  1 drivers
v0x20d8c30_0 .net *"_ivl_4", 0 0, L_0x2087e70;  1 drivers
v0x20d8d10_0 .net *"_ivl_6", 0 0, L_0x20880f0;  1 drivers
v0x20d8df0_0 .net *"_ivl_8", 0 0, L_0x209f0e0;  1 drivers
v0x20d8ed0_0 .net "a", 0 0, v0x20da0c0_0;  alias, 1 drivers
v0x20d8f90_0 .net "b", 0 0, v0x20da160_0;  alias, 1 drivers
v0x20d9050_0 .net "c", 0 0, v0x20da200_0;  alias, 1 drivers
v0x20d9110_0 .net "d", 0 0, v0x20da340_0;  alias, 1 drivers
v0x20d91d0_0 .net "out_pos", 0 0, L_0x20dea70;  alias, 1 drivers
v0x20d9290_0 .net "out_sop", 0 0, L_0x20b4870;  alias, 1 drivers
v0x20d9350_0 .net "pos0", 0 0, L_0x20de270;  1 drivers
v0x20d9410_0 .net "pos1", 0 0, L_0x20de7b0;  1 drivers
L_0x20dea70 .functor MUXZ 1, L_0x7ff221e75018, L_0x20de270, L_0x20de960, C4<>;
S_0x20d9590 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x20946e0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x20da0c0_0 .var "a", 0 0;
v0x20da160_0 .var "b", 0 0;
v0x20da200_0 .var "c", 0 0;
v0x20da2a0_0 .net "clk", 0 0, v0x20dd250_0;  1 drivers
v0x20da340_0 .var "d", 0 0;
v0x20da430_0 .var/2u "fail", 0 0;
v0x20da4d0_0 .var/2u "fail1", 0 0;
v0x20da570_0 .net "tb_match", 0 0, L_0x20e0fd0;  alias, 1 drivers
v0x20da610_0 .var "wavedrom_enable", 0 0;
v0x20da6b0_0 .var "wavedrom_title", 511 0;
E_0x2092ec0/0 .event negedge, v0x20da2a0_0;
E_0x2092ec0/1 .event posedge, v0x20da2a0_0;
E_0x2092ec0 .event/or E_0x2092ec0/0, E_0x2092ec0/1;
S_0x20d98c0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x20d9590;
 .timescale -12 -12;
v0x20d9b00_0 .var/2s "i", 31 0;
E_0x2092d60 .event posedge, v0x20da2a0_0;
S_0x20d9c00 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x20d9590;
 .timescale -12 -12;
v0x20d9e00_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x20d9ee0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x20d9590;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x20da890 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x20946e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x20dec20 .functor NOT 1, v0x20da0c0_0, C4<0>, C4<0>, C4<0>;
L_0x20decb0 .functor NOT 1, v0x20da160_0, C4<0>, C4<0>, C4<0>;
L_0x20dee50 .functor AND 1, L_0x20dec20, L_0x20decb0, C4<1>, C4<1>;
L_0x20def60 .functor NOT 1, v0x20da200_0, C4<0>, C4<0>, C4<0>;
L_0x20df110 .functor AND 1, L_0x20dee50, L_0x20def60, C4<1>, C4<1>;
L_0x20df220 .functor AND 1, L_0x20df110, v0x20da340_0, C4<1>, C4<1>;
L_0x20df430 .functor NOT 1, v0x20da160_0, C4<0>, C4<0>, C4<0>;
L_0x20df4a0 .functor AND 1, v0x20da0c0_0, L_0x20df430, C4<1>, C4<1>;
L_0x20df6c0 .functor AND 1, L_0x20df4a0, v0x20da200_0, C4<1>, C4<1>;
L_0x20df780 .functor AND 1, L_0x20df6c0, v0x20da340_0, C4<1>, C4<1>;
L_0x20df8a0 .functor OR 1, L_0x20df220, L_0x20df780, C4<0>, C4<0>;
L_0x20df960 .functor AND 1, v0x20da0c0_0, v0x20da160_0, C4<1>, C4<1>;
L_0x20dfa40 .functor AND 1, L_0x20df960, v0x20da200_0, C4<1>, C4<1>;
L_0x20dfb00 .functor AND 1, L_0x20dfa40, v0x20da340_0, C4<1>, C4<1>;
L_0x20df9d0 .functor OR 1, L_0x20df8a0, L_0x20dfb00, C4<0>, C4<0>;
L_0x20dfd30 .functor NOT 1, v0x20da0c0_0, C4<0>, C4<0>, C4<0>;
L_0x20dfe30 .functor NOT 1, v0x20da160_0, C4<0>, C4<0>, C4<0>;
L_0x20dfea0 .functor OR 1, L_0x20dfd30, L_0x20dfe30, C4<0>, C4<0>;
L_0x20e0050 .functor NOT 1, v0x20da200_0, C4<0>, C4<0>, C4<0>;
L_0x20e00c0 .functor OR 1, L_0x20dfea0, L_0x20e0050, C4<0>, C4<0>;
L_0x20e0280 .functor NOT 1, v0x20da160_0, C4<0>, C4<0>, C4<0>;
L_0x20e02f0 .functor OR 1, v0x20da0c0_0, L_0x20e0280, C4<0>, C4<0>;
L_0x20e0470 .functor OR 1, L_0x20e02f0, v0x20da200_0, C4<0>, C4<0>;
L_0x20e0530 .functor AND 1, L_0x20e00c0, L_0x20e0470, C4<1>, C4<1>;
L_0x20e0710 .functor OR 1, v0x20da0c0_0, v0x20da160_0, C4<0>, C4<0>;
L_0x20e0780 .functor NOT 1, v0x20da200_0, C4<0>, C4<0>, C4<0>;
L_0x20e08d0 .functor OR 1, L_0x20e0710, L_0x20e0780, C4<0>, C4<0>;
L_0x20e09e0 .functor AND 1, L_0x20e0530, L_0x20e08d0, C4<1>, C4<1>;
v0x20daa50_0 .net *"_ivl_0", 0 0, L_0x20dec20;  1 drivers
v0x20dab30_0 .net *"_ivl_10", 0 0, L_0x20df220;  1 drivers
v0x20dac10_0 .net *"_ivl_12", 0 0, L_0x20df430;  1 drivers
v0x20dad00_0 .net *"_ivl_14", 0 0, L_0x20df4a0;  1 drivers
v0x20dade0_0 .net *"_ivl_16", 0 0, L_0x20df6c0;  1 drivers
v0x20daf10_0 .net *"_ivl_18", 0 0, L_0x20df780;  1 drivers
v0x20daff0_0 .net *"_ivl_2", 0 0, L_0x20decb0;  1 drivers
v0x20db0d0_0 .net *"_ivl_20", 0 0, L_0x20df8a0;  1 drivers
v0x20db1b0_0 .net *"_ivl_22", 0 0, L_0x20df960;  1 drivers
v0x20db320_0 .net *"_ivl_24", 0 0, L_0x20dfa40;  1 drivers
v0x20db400_0 .net *"_ivl_26", 0 0, L_0x20dfb00;  1 drivers
v0x20db4e0_0 .net *"_ivl_30", 0 0, L_0x20dfd30;  1 drivers
v0x20db5c0_0 .net *"_ivl_32", 0 0, L_0x20dfe30;  1 drivers
v0x20db6a0_0 .net *"_ivl_34", 0 0, L_0x20dfea0;  1 drivers
v0x20db780_0 .net *"_ivl_36", 0 0, L_0x20e0050;  1 drivers
v0x20db860_0 .net *"_ivl_38", 0 0, L_0x20e00c0;  1 drivers
v0x20db940_0 .net *"_ivl_4", 0 0, L_0x20dee50;  1 drivers
v0x20dbb30_0 .net *"_ivl_40", 0 0, L_0x20e0280;  1 drivers
v0x20dbc10_0 .net *"_ivl_42", 0 0, L_0x20e02f0;  1 drivers
v0x20dbcf0_0 .net *"_ivl_44", 0 0, L_0x20e0470;  1 drivers
v0x20dbdd0_0 .net *"_ivl_46", 0 0, L_0x20e0530;  1 drivers
v0x20dbeb0_0 .net *"_ivl_48", 0 0, L_0x20e0710;  1 drivers
v0x20dbf90_0 .net *"_ivl_50", 0 0, L_0x20e0780;  1 drivers
v0x20dc070_0 .net *"_ivl_52", 0 0, L_0x20e08d0;  1 drivers
v0x20dc150_0 .net *"_ivl_6", 0 0, L_0x20def60;  1 drivers
v0x20dc230_0 .net *"_ivl_8", 0 0, L_0x20df110;  1 drivers
v0x20dc310_0 .net "a", 0 0, v0x20da0c0_0;  alias, 1 drivers
v0x20dc3b0_0 .net "b", 0 0, v0x20da160_0;  alias, 1 drivers
v0x20dc4a0_0 .net "c", 0 0, v0x20da200_0;  alias, 1 drivers
v0x20dc590_0 .net "d", 0 0, v0x20da340_0;  alias, 1 drivers
v0x20dc680_0 .net "out_pos", 0 0, L_0x20e09e0;  alias, 1 drivers
v0x20dc740_0 .net "out_sop", 0 0, L_0x20df9d0;  alias, 1 drivers
S_0x20dc8c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x20946e0;
 .timescale -12 -12;
E_0x207c9f0 .event anyedge, v0x20dd6b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x20dd6b0_0;
    %nor/r;
    %assign/vec4 v0x20dd6b0_0, 0;
    %wait E_0x207c9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x20d9590;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20da430_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20da4d0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x20d9590;
T_4 ;
    %wait E_0x2092ec0;
    %load/vec4 v0x20da570_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x20da430_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x20d9590;
T_5 ;
    %wait E_0x2092d60;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
    %wait E_0x2092d60;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
    %wait E_0x2092d60;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
    %wait E_0x2092d60;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
    %wait E_0x2092d60;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
    %wait E_0x2092d60;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
    %wait E_0x2092d60;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
    %wait E_0x2092d60;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
    %wait E_0x2092d60;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
    %wait E_0x2092d60;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
    %wait E_0x2092d60;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
    %wait E_0x2092d60;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
    %wait E_0x2092d60;
    %load/vec4 v0x20da430_0;
    %store/vec4 v0x20da4d0_0, 0, 1;
    %fork t_1, S_0x20d98c0;
    %jmp t_0;
    .scope S_0x20d98c0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x20d9b00_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x20d9b00_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x2092d60;
    %load/vec4 v0x20d9b00_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20d9b00_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x20d9b00_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x20d9590;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2092ec0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x20da340_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da200_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20da160_0, 0;
    %assign/vec4 v0x20da0c0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x20da430_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x20da4d0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x20946e0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20dd250_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x20dd6b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x20946e0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x20dd250_0;
    %inv;
    %store/vec4 v0x20dd250_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x20946e0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20da2a0_0, v0x20dd930_0, v0x20dd070_0, v0x20dd110_0, v0x20dd1b0_0, v0x20dd2f0_0, v0x20dd570_0, v0x20dd4d0_0, v0x20dd430_0, v0x20dd390_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x20946e0;
T_9 ;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x20946e0;
T_10 ;
    %wait E_0x2092ec0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20dd610_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20dd610_0, 4, 32;
    %load/vec4 v0x20dd860_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20dd610_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x20dd610_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20dd610_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x20dd570_0;
    %load/vec4 v0x20dd570_0;
    %load/vec4 v0x20dd4d0_0;
    %xor;
    %load/vec4 v0x20dd570_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20dd610_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20dd610_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x20dd430_0;
    %load/vec4 v0x20dd430_0;
    %load/vec4 v0x20dd390_0;
    %xor;
    %load/vec4 v0x20dd430_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20dd610_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x20dd610_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x20dd610_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/human/ece241_2013_q2/iter0/response5/top_module.sv";
