Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Mar 22 11:46:12 2023
| Host         : LAPTOP-7D1D3GGC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CPU_timing_summary_routed.rpt -pb CPU_timing_summary_routed.pb -rpx CPU_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    81          
TIMING-18  Warning           Missing input or output delay  25          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (237)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (176)
5. checking no_input_delay (7)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (237)
--------------------------
 There are 78 register/latch pins with no clock driven by root clock pin: sw_i[15] (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: clkdiv_reg[25]/Q (HIGH)

 There are 78 register/latch pins with no clock driven by root clock pin: clkdiv_reg[27]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: u_seg7x16/cnt_reg[14]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (176)
--------------------------------------------------
 There are 176 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     95.739        0.000                      0                 1971        0.108        0.000                      0                 1971       49.500        0.000                       0                  2074  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        95.739        0.000                      0                 1971        0.108        0.000                      0                 1971       49.500        0.000                       0                  2074  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       95.739ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             95.739ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[1]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.200ns  (logic 1.185ns (28.212%)  route 3.015ns (71.788%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.624     5.226    u_seg7x16/CLK
    SLICE_X37Y106        FDCE                                         r  u_seg7x16/i_data_store_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  u_seg7x16/i_data_store_reg[48]/Q
                         net (fo=1, routed)           1.009     6.691    u_seg7x16/data6[0]
    SLICE_X37Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.815 r  u_seg7x16/o_seg_r[0]_i_4/O
                         net (fo=1, routed)           0.837     7.652    u_seg7x16/o_seg_r[0]_i_4_n_0
    SLICE_X37Y118        LUT4 (Prop_lut4_I2_O)        0.149     7.801 f  u_seg7x16/o_seg_r[0]_i_2/O
                         net (fo=2, routed)           0.309     8.110    u_seg7x16/o_seg_r[0]_i_2_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.332     8.442 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, routed)           0.860     9.303    u_seg7x16/sel0[0]
    SLICE_X40Y119        LUT6 (Prop_lut6_I1_O)        0.124     9.427 r  u_seg7x16/o_seg_r[1]_i_1/O
                         net (fo=1, routed)           0.000     9.427    u_seg7x16/o_seg_r[1]_i_1_n_0
    SLICE_X40Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.491   104.913    u_seg7x16/CLK
    SLICE_X40Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
                         clock pessimism              0.259   105.172    
                         clock uncertainty           -0.035   105.137    
    SLICE_X40Y119        FDPE (Setup_fdpe_C_D)        0.029   105.166    u_seg7x16/o_seg_r_reg[1]
  -------------------------------------------------------------------
                         required time                        105.166    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                 95.739    

Slack (MET) :             95.749ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[2]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.185ns (28.261%)  route 3.008ns (71.739%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.624     5.226    u_seg7x16/CLK
    SLICE_X37Y106        FDCE                                         r  u_seg7x16/i_data_store_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDCE (Prop_fdce_C_Q)         0.456     5.682 f  u_seg7x16/i_data_store_reg[48]/Q
                         net (fo=1, routed)           1.009     6.691    u_seg7x16/data6[0]
    SLICE_X37Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.815 f  u_seg7x16/o_seg_r[0]_i_4/O
                         net (fo=1, routed)           0.837     7.652    u_seg7x16/o_seg_r[0]_i_4_n_0
    SLICE_X37Y118        LUT4 (Prop_lut4_I2_O)        0.149     7.801 r  u_seg7x16/o_seg_r[0]_i_2/O
                         net (fo=2, routed)           0.309     8.110    u_seg7x16/o_seg_r[0]_i_2_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.332     8.442 f  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, routed)           0.853     9.295    u_seg7x16/sel0[0]
    SLICE_X40Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.419 r  u_seg7x16/o_seg_r[2]_i_1/O
                         net (fo=1, routed)           0.000     9.419    u_seg7x16/o_seg_r[2]_i_1_n_0
    SLICE_X40Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.491   104.913    u_seg7x16/CLK
    SLICE_X40Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
                         clock pessimism              0.259   105.172    
                         clock uncertainty           -0.035   105.137    
    SLICE_X40Y119        FDPE (Setup_fdpe_C_D)        0.031   105.168    u_seg7x16/o_seg_r_reg[2]
  -------------------------------------------------------------------
                         required time                        105.168    
                         arrival time                          -9.419    
  -------------------------------------------------------------------
                         slack                                 95.749    

Slack (MET) :             95.883ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.060ns  (logic 1.061ns (26.136%)  route 2.999ns (73.864%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.624     5.226    u_seg7x16/CLK
    SLICE_X37Y106        FDCE                                         r  u_seg7x16/i_data_store_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  u_seg7x16/i_data_store_reg[48]/Q
                         net (fo=1, routed)           1.009     6.691    u_seg7x16/data6[0]
    SLICE_X37Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.815 r  u_seg7x16/o_seg_r[0]_i_4/O
                         net (fo=1, routed)           0.837     7.652    u_seg7x16/o_seg_r[0]_i_4_n_0
    SLICE_X37Y118        LUT4 (Prop_lut4_I2_O)        0.149     7.801 f  u_seg7x16/o_seg_r[0]_i_2/O
                         net (fo=2, routed)           1.153     8.954    u_seg7x16/o_seg_r[0]_i_2_n_0
    SLICE_X40Y119        LUT6 (Prop_lut6_I0_O)        0.332     9.286 r  u_seg7x16/o_seg_r[0]_i_1/O
                         net (fo=1, routed)           0.000     9.286    u_seg7x16/o_seg_r[0]_i_1_n_0
    SLICE_X40Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.491   104.913    u_seg7x16/CLK
    SLICE_X40Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
                         clock pessimism              0.259   105.172    
                         clock uncertainty           -0.035   105.137    
    SLICE_X40Y119        FDPE (Setup_fdpe_C_D)        0.032   105.169    u_seg7x16/o_seg_r_reg[0]
  -------------------------------------------------------------------
                         required time                        105.169    
                         arrival time                          -9.286    
  -------------------------------------------------------------------
                         slack                                 95.883    

Slack (MET) :             95.995ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[4]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 1.215ns (30.213%)  route 2.806ns (69.787%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.599     5.201    u_seg7x16/CLK
    SLICE_X43Y125        FDCE                                         r  u_seg7x16/i_data_store_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_fdce_C_Q)         0.456     5.657 r  u_seg7x16/i_data_store_reg[10]/Q
                         net (fo=2, routed)           1.200     6.858    u_seg7x16/data1[2]
    SLICE_X43Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.982 r  u_seg7x16/o_seg_r[2]_i_3/O
                         net (fo=1, routed)           0.000     6.982    u_seg7x16/o_seg_r[2]_i_3_n_0
    SLICE_X43Y117        MUXF7 (Prop_muxf7_I0_O)      0.212     7.194 r  u_seg7x16/o_seg_r_reg[2]_i_2/O
                         net (fo=2, routed)           0.593     7.787    u_seg7x16/seg_data_r[2]
    SLICE_X43Y119        LUT5 (Prop_lut5_I0_O)        0.299     8.086 r  u_seg7x16/o_seg_r[6]_i_5/O
                         net (fo=7, routed)           1.013     9.099    u_seg7x16/sel0[2]
    SLICE_X38Y119        LUT6 (Prop_lut6_I4_O)        0.124     9.223 r  u_seg7x16/o_seg_r[4]_i_1/O
                         net (fo=1, routed)           0.000     9.223    u_seg7x16/o_seg_r[4]_i_1_n_0
    SLICE_X38Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.491   104.913    u_seg7x16/CLK
    SLICE_X38Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
                         clock pessimism              0.259   105.172    
                         clock uncertainty           -0.035   105.137    
    SLICE_X38Y119        FDPE (Setup_fdpe_C_D)        0.081   105.218    u_seg7x16/o_seg_r_reg[4]
  -------------------------------------------------------------------
                         required time                        105.218    
                         arrival time                          -9.223    
  -------------------------------------------------------------------
                         slack                                 95.995    

Slack (MET) :             96.060ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[51]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.947ns  (logic 1.220ns (30.906%)  route 2.727ns (69.094%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.223ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.621     5.223    u_seg7x16/CLK
    SLICE_X40Y109        FDCE                                         r  u_seg7x16/i_data_store_reg[51]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y109        FDCE (Prop_fdce_C_Q)         0.456     5.679 r  u_seg7x16/i_data_store_reg[51]/Q
                         net (fo=1, routed)           1.204     6.884    u_seg7x16/data6[3]
    SLICE_X39Y119        LUT6 (Prop_lut6_I1_O)        0.124     7.008 r  u_seg7x16/o_seg_r[3]_i_4/O
                         net (fo=1, routed)           0.000     7.008    u_seg7x16/o_seg_r[3]_i_4_n_0
    SLICE_X39Y119        MUXF7 (Prop_muxf7_I1_O)      0.217     7.225 r  u_seg7x16/o_seg_r_reg[3]_i_2/O
                         net (fo=2, routed)           0.611     7.835    u_seg7x16/seg_data_r[3]
    SLICE_X39Y119        LUT5 (Prop_lut5_I0_O)        0.299     8.134 r  u_seg7x16/o_seg_r[6]_i_4/O
                         net (fo=7, routed)           0.912     9.047    u_seg7x16/sel0[3]
    SLICE_X38Y119        LUT6 (Prop_lut6_I2_O)        0.124     9.171 r  u_seg7x16/o_seg_r[3]_i_1/O
                         net (fo=1, routed)           0.000     9.171    u_seg7x16/o_seg_r[3]_i_1_n_0
    SLICE_X38Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.491   104.913    u_seg7x16/CLK
    SLICE_X38Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
                         clock pessimism              0.276   105.189    
                         clock uncertainty           -0.035   105.154    
    SLICE_X38Y119        FDPE (Setup_fdpe_C_D)        0.077   105.231    u_seg7x16/o_seg_r_reg[3]
  -------------------------------------------------------------------
                         required time                        105.231    
                         arrival time                          -9.171    
  -------------------------------------------------------------------
                         slack                                 96.060    

Slack (MET) :             96.136ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[6]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 1.185ns (31.138%)  route 2.621ns (68.862%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.226ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.624     5.226    u_seg7x16/CLK
    SLICE_X37Y106        FDCE                                         r  u_seg7x16/i_data_store_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y106        FDCE (Prop_fdce_C_Q)         0.456     5.682 r  u_seg7x16/i_data_store_reg[48]/Q
                         net (fo=1, routed)           1.009     6.691    u_seg7x16/data6[0]
    SLICE_X37Y111        LUT6 (Prop_lut6_I1_O)        0.124     6.815 r  u_seg7x16/o_seg_r[0]_i_4/O
                         net (fo=1, routed)           0.837     7.652    u_seg7x16/o_seg_r[0]_i_4_n_0
    SLICE_X37Y118        LUT4 (Prop_lut4_I2_O)        0.149     7.801 f  u_seg7x16/o_seg_r[0]_i_2/O
                         net (fo=2, routed)           0.309     8.110    u_seg7x16/o_seg_r[0]_i_2_n_0
    SLICE_X37Y119        LUT5 (Prop_lut5_I0_O)        0.332     8.442 r  u_seg7x16/o_seg_r[6]_i_3/O
                         net (fo=7, routed)           0.466     8.908    u_seg7x16/sel0[0]
    SLICE_X40Y119        LUT6 (Prop_lut6_I1_O)        0.124     9.032 r  u_seg7x16/o_seg_r[6]_i_1/O
                         net (fo=1, routed)           0.000     9.032    u_seg7x16/o_seg_r[6]_i_1_n_0
    SLICE_X40Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.491   104.913    u_seg7x16/CLK
    SLICE_X40Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
                         clock pessimism              0.259   105.172    
                         clock uncertainty           -0.035   105.137    
    SLICE_X40Y119        FDPE (Setup_fdpe_C_D)        0.031   105.168    u_seg7x16/o_seg_r_reg[6]
  -------------------------------------------------------------------
                         required time                        105.168    
                         arrival time                          -9.032    
  -------------------------------------------------------------------
                         slack                                 96.136    

Slack (MET) :             96.186ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 1.215ns (31.738%)  route 2.613ns (68.262%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns = ( 104.913 - 100.000 ) 
    Source Clock Delay      (SCD):    5.201ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.599     5.201    u_seg7x16/CLK
    SLICE_X43Y125        FDCE                                         r  u_seg7x16/i_data_store_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y125        FDCE (Prop_fdce_C_Q)         0.456     5.657 r  u_seg7x16/i_data_store_reg[10]/Q
                         net (fo=2, routed)           1.200     6.858    u_seg7x16/data1[2]
    SLICE_X43Y117        LUT6 (Prop_lut6_I3_O)        0.124     6.982 r  u_seg7x16/o_seg_r[2]_i_3/O
                         net (fo=1, routed)           0.000     6.982    u_seg7x16/o_seg_r[2]_i_3_n_0
    SLICE_X43Y117        MUXF7 (Prop_muxf7_I0_O)      0.212     7.194 r  u_seg7x16/o_seg_r_reg[2]_i_2/O
                         net (fo=2, routed)           0.593     7.787    u_seg7x16/seg_data_r[2]
    SLICE_X43Y119        LUT5 (Prop_lut5_I0_O)        0.299     8.086 r  u_seg7x16/o_seg_r[6]_i_5/O
                         net (fo=7, routed)           0.820     8.906    u_seg7x16/sel0[2]
    SLICE_X38Y119        LUT6 (Prop_lut6_I3_O)        0.124     9.030 r  u_seg7x16/o_seg_r[5]_i_1/O
                         net (fo=1, routed)           0.000     9.030    u_seg7x16/o_seg_r[5]_i_1_n_0
    SLICE_X38Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.491   104.913    u_seg7x16/CLK
    SLICE_X38Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
                         clock pessimism              0.259   105.172    
                         clock uncertainty           -0.035   105.137    
    SLICE_X38Y119        FDPE (Setup_fdpe_C_D)        0.079   105.216    u_seg7x16/o_seg_r_reg[5]
  -------------------------------------------------------------------
                         required time                        105.216    
                         arrival time                          -9.030    
  -------------------------------------------------------------------
                         slack                                 96.186    

Slack (MET) :             96.818ns  (required time - arrival time)
  Source:                 u_seg7x16/i_data_store_reg[55]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            u_seg7x16/o_seg_r_reg[7]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.035ns  (logic 1.096ns (36.118%)  route 1.939ns (63.882%))
  Logic Levels:           3  (LUT2=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.915ns = ( 104.915 - 100.000 ) 
    Source Clock Delay      (SCD):    5.222ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.620     5.222    u_seg7x16/CLK
    SLICE_X35Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[55]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y112        FDCE (Prop_fdce_C_Q)         0.456     5.678 r  u_seg7x16/i_data_store_reg[55]/Q
                         net (fo=1, routed)           0.981     6.659    u_seg7x16/data6[7]
    SLICE_X37Y118        LUT6 (Prop_lut6_I1_O)        0.124     6.783 r  u_seg7x16/o_seg_r[7]_i_4/O
                         net (fo=1, routed)           0.000     6.783    u_seg7x16/o_seg_r[7]_i_4_n_0
    SLICE_X37Y118        MUXF7 (Prop_muxf7_I1_O)      0.217     7.000 r  u_seg7x16/o_seg_r_reg[7]_i_2/O
                         net (fo=1, routed)           0.436     7.437    u_seg7x16/seg_data_r[7]
    SLICE_X37Y118        LUT2 (Prop_lut2_I0_O)        0.299     7.736 r  u_seg7x16/o_seg_r[7]_i_1/O
                         net (fo=1, routed)           0.521     8.257    u_seg7x16/o_seg_r[7]_i_1_n_0
    SLICE_X37Y118        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.493   104.915    u_seg7x16/CLK
    SLICE_X37Y118        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
                         clock pessimism              0.276   105.191    
                         clock uncertainty           -0.035   105.156    
    SLICE_X37Y118        FDPE (Setup_fdpe_C_D)       -0.081   105.075    u_seg7x16/o_seg_r_reg[7]
  -------------------------------------------------------------------
                         required time                        105.075    
                         arrival time                          -8.257    
  -------------------------------------------------------------------
                         slack                                 96.818    

Slack (MET) :             97.316ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.574ns  (logic 2.034ns (79.035%)  route 0.540ns (20.965%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.625     5.228    clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.539     6.223    clkdiv_reg_n_0_[1]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.897 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    clkdiv_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.467    clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.801 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.801    clkdiv_reg[24]_i_1_n_6
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.489   104.911    clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.062   105.118    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                 97.316    

Slack (MET) :             97.337ns  (required time - arrival time)
  Source:                 clkdiv_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (sys_clk_pin rise@100.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 2.013ns (78.862%)  route 0.540ns (21.138%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 104.911 - 100.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.625     5.228    clk_IBUF_BUFG
    SLICE_X52Y94         FDCE                                         r  clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.456     5.684 r  clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.539     6.223    clkdiv_reg_n_0_[1]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.897 r  clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.897    clkdiv_reg[0]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.011 r  clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.011    clkdiv_reg[4]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.125 r  clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.125    clkdiv_reg[8]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.239 r  clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.239    clkdiv_reg[12]_i_1_n_0
    SLICE_X52Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.353 r  clkdiv_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.353    clkdiv_reg[16]_i_1_n_0
    SLICE_X52Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.467 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     7.467    clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.780 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.780    clkdiv_reg[24]_i_1_n_4
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                    100.000   100.000 r  
    E3                                                0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411   101.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920   103.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091   103.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.489   104.911    clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism              0.180   105.091    
                         clock uncertainty           -0.035   105.056    
    SLICE_X52Y100        FDCE (Setup_fdce_C_D)        0.062   105.118    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                        105.118    
                         arrival time                          -7.780    
  -------------------------------------------------------------------
                         slack                                 97.337    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.355ns (74.400%)  route 0.122ns (25.600%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_reg_n_0_[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.961 r  clkdiv_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.961    clkdiv_reg[24]_i_1_n_7
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[24]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.961    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.366ns (74.977%)  route 0.122ns (25.023%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_reg_n_0_[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.972 r  clkdiv_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.972    clkdiv_reg[24]_i_1_n_5
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[26]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.119    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_reg_n_0_[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.997 r  clkdiv_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.997    clkdiv_reg[24]_i_1_n_6
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[25]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 clkdiv_reg[22]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            clkdiv_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.391ns (76.196%)  route 0.122ns (23.804%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.565     1.484    clk_IBUF_BUFG
    SLICE_X52Y99         FDCE                                         r  clkdiv_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y99         FDCE (Prop_fdce_C_Q)         0.141     1.625 r  clkdiv_reg[22]/Q
                         net (fo=1, routed)           0.121     1.747    clkdiv_reg_n_0_[22]
    SLICE_X52Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.907 r  clkdiv_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.907    clkdiv_reg[20]_i_1_n_0
    SLICE_X52Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.997 r  clkdiv_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.997    clkdiv_reg[24]_i_1_n_4
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.828     1.994    clk_IBUF_BUFG
    SLICE_X52Y100        FDCE                                         r  clkdiv_reg[27]/C
                         clock pessimism             -0.245     1.748    
    SLICE_X52Y100        FDCE (Hold_fdce_C_D)         0.105     1.853    clkdiv_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[31][17]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[31][17]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.551     1.470    U_RF/CLK
    SLICE_X53Y118        FDCE                                         r  U_RF/rf_reg[31][17]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y118        FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_RF/rf_reg[31][17]_C/Q
                         net (fo=2, routed)           0.117     1.729    U_RF/out[17]
    SLICE_X53Y118        LUT2 (Prop_lut2_I1_O)        0.045     1.774 r  U_RF/rf[31][17]_i_3/O
                         net (fo=1, routed)           0.000     1.774    U_RF/p_2_in[17]
    SLICE_X53Y118        FDCE                                         r  U_RF/rf_reg[31][17]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.818     1.984    U_RF/CLK
    SLICE_X53Y118        FDCE                                         r  U_RF/rf_reg[31][17]_C/C
                         clock pessimism             -0.513     1.470    
    SLICE_X53Y118        FDCE (Hold_fdce_C_D)         0.092     1.562    U_RF/rf_reg[31][17]_C
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[12][43]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[12][43]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.558     1.477    U_RF/CLK
    SLICE_X43Y115        FDCE                                         r  U_RF/rf_reg[12][43]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y115        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_RF/rf_reg[12][43]_C/Q
                         net (fo=2, routed)           0.117     1.736    U_RF/rf[12][43]
    SLICE_X43Y115        LUT2 (Prop_lut2_I1_O)        0.045     1.781 r  U_RF/rf[12][43]_i_3/O
                         net (fo=1, routed)           0.000     1.781    U_RF/rf[12][43]_i_1_n_0
    SLICE_X43Y115        FDCE                                         r  U_RF/rf_reg[12][43]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.826     1.991    U_RF/CLK
    SLICE_X43Y115        FDCE                                         r  U_RF/rf_reg[12][43]_C/C
                         clock pessimism             -0.513     1.477    
    SLICE_X43Y115        FDCE (Hold_fdce_C_D)         0.092     1.569    U_RF/rf_reg[12][43]_C
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[15][33]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[15][33]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.555     1.474    U_RF/CLK
    SLICE_X53Y112        FDCE                                         r  U_RF/rf_reg[15][33]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y112        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_RF/rf_reg[15][33]_C/Q
                         net (fo=2, routed)           0.117     1.733    U_RF/rf[15][33]
    SLICE_X53Y112        LUT2 (Prop_lut2_I1_O)        0.045     1.778 r  U_RF/rf[15][33]_i_3/O
                         net (fo=1, routed)           0.000     1.778    U_RF/rf[15][33]_i_1_n_0
    SLICE_X53Y112        FDCE                                         r  U_RF/rf_reg[15][33]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.823     1.989    U_RF/CLK
    SLICE_X53Y112        FDCE                                         r  U_RF/rf_reg[15][33]_C/C
                         clock pessimism             -0.514     1.474    
    SLICE_X53Y112        FDCE (Hold_fdce_C_D)         0.092     1.566    U_RF/rf_reg[15][33]_C
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[16][52]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[16][52]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.481ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.562     1.481    U_RF/CLK
    SLICE_X41Y103        FDCE                                         r  U_RF/rf_reg[16][52]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  U_RF/rf_reg[16][52]_C/Q
                         net (fo=2, routed)           0.117     1.740    U_RF/rf[16][52]
    SLICE_X41Y103        LUT2 (Prop_lut2_I1_O)        0.045     1.785 r  U_RF/rf[16][52]_i_1/O
                         net (fo=1, routed)           0.000     1.785    U_RF/rf[16][52]_i_1_n_0
    SLICE_X41Y103        FDCE                                         r  U_RF/rf_reg[16][52]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.834     1.999    U_RF/CLK
    SLICE_X41Y103        FDCE                                         r  U_RF/rf_reg[16][52]_C/C
                         clock pessimism             -0.517     1.481    
    SLICE_X41Y103        FDCE (Hold_fdce_C_D)         0.092     1.573    U_RF/rf_reg[16][52]_C
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[27][13]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[27][13]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.549     1.468    U_RF/CLK
    SLICE_X51Y121        FDCE                                         r  U_RF/rf_reg[27][13]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y121        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_RF/rf_reg[27][13]_C/Q
                         net (fo=2, routed)           0.117     1.727    U_RF/rf[27][13]
    SLICE_X51Y121        LUT2 (Prop_lut2_I1_O)        0.045     1.772 r  U_RF/rf[27][13]_i_3/O
                         net (fo=1, routed)           0.000     1.772    U_RF/rf[27][13]_i_1_n_0
    SLICE_X51Y121        FDCE                                         r  U_RF/rf_reg[27][13]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.817     1.982    U_RF/CLK
    SLICE_X51Y121        FDCE                                         r  U_RF/rf_reg[27][13]_C/C
                         clock pessimism             -0.513     1.468    
    SLICE_X51Y121        FDCE (Hold_fdce_C_D)         0.092     1.560    U_RF/rf_reg[27][13]_C
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 U_RF/rf_reg[29][42]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            U_RF/rf_reg[29][42]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.344%)  route 0.117ns (38.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.553     1.472    U_RF/CLK
    SLICE_X53Y116        FDCE                                         r  U_RF/rf_reg[29][42]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_RF/rf_reg[29][42]_C/Q
                         net (fo=2, routed)           0.117     1.731    U_RF/rf[29][42]
    SLICE_X53Y116        LUT2 (Prop_lut2_I1_O)        0.045     1.776 r  U_RF/rf[29][42]_i_3/O
                         net (fo=1, routed)           0.000     1.776    U_RF/rf[29][42]_i_1_n_0
    SLICE_X53Y116        FDCE                                         r  U_RF/rf_reg[29][42]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.821     1.986    U_RF/CLK
    SLICE_X53Y116        FDCE                                         r  U_RF/rf_reg[29][42]_C/C
                         clock pessimism             -0.513     1.472    
    SLICE_X53Y116        FDCE (Hold_fdce_C_D)         0.092     1.564    U_RF/rf_reg[29][42]_C
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.776    
  -------------------------------------------------------------------
                         slack                                  0.211    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y94    clkdiv_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y96    clkdiv_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y96    clkdiv_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y97    clkdiv_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y97    clkdiv_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y97    clkdiv_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y97    clkdiv_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y98    clkdiv_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         100.000     99.000     SLICE_X52Y98    clkdiv_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y94    clkdiv_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y94    clkdiv_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y96    clkdiv_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y96    clkdiv_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y96    clkdiv_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y96    clkdiv_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y94    clkdiv_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y94    clkdiv_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y96    clkdiv_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y96    clkdiv_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y96    clkdiv_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y96    clkdiv_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         50.000      49.500     SLICE_X52Y97    clkdiv_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           184 Endpoints
Min Delay           184 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            reg_data_reg[9]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.636ns  (logic 1.657ns (5.238%)  route 29.979ns (94.762%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.416    23.923    rstn_IBUF
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.150    24.073 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          7.563    31.636    reg_data
    SLICE_X47Y133        FDRE                                         r  reg_data_reg[9]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            reg_data_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.305ns  (logic 1.657ns (5.293%)  route 29.648ns (94.707%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.416    23.923    rstn_IBUF
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.150    24.073 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          7.232    31.305    reg_data
    SLICE_X43Y136        FDRE                                         r  reg_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            reg_data_reg[28]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.146ns  (logic 1.657ns (5.320%)  route 29.489ns (94.680%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.416    23.923    rstn_IBUF
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.150    24.073 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          7.073    31.146    reg_data
    SLICE_X32Y129        FDRE                                         r  reg_data_reg[28]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            reg_data_reg[11]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        31.145ns  (logic 1.657ns (5.320%)  route 29.488ns (94.680%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.416    23.923    rstn_IBUF
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.150    24.073 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          7.072    31.145    reg_data
    SLICE_X39Y136        FDRE                                         r  reg_data_reg[11]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            reg_data_reg[19]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.997ns  (logic 1.657ns (5.346%)  route 29.340ns (94.654%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.416    23.923    rstn_IBUF
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.150    24.073 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          6.924    30.997    reg_data
    SLICE_X31Y132        FDRE                                         r  reg_data_reg[19]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            reg_data_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.995ns  (logic 1.657ns (5.346%)  route 29.338ns (94.654%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.416    23.923    rstn_IBUF
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.150    24.073 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          6.922    30.995    reg_data
    SLICE_X35Y136        FDRE                                         r  reg_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            reg_data_reg[24]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.693ns  (logic 1.657ns (5.399%)  route 29.036ns (94.601%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.416    23.923    rstn_IBUF
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.150    24.073 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          6.620    30.693    reg_data
    SLICE_X37Y133        FDRE                                         r  reg_data_reg[24]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            reg_data_reg[25]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.501ns  (logic 1.657ns (5.433%)  route 28.844ns (94.567%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.416    23.923    rstn_IBUF
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.150    24.073 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          6.428    30.501    reg_data
    SLICE_X48Y126        FDRE                                         r  reg_data_reg[25]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            reg_data_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.499ns  (logic 1.657ns (5.433%)  route 28.842ns (94.567%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.416    23.923    rstn_IBUF
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.150    24.073 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          6.426    30.499    reg_data
    SLICE_X49Y129        FDRE                                         r  reg_data_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            reg_data_reg[14]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        30.375ns  (logic 1.657ns (5.455%)  route 28.718ns (94.545%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.416    23.923    rstn_IBUF
    SLICE_X28Y99         LUT3 (Prop_lut3_I0_O)        0.150    24.073 r  reg_data[63]_i_1/O
                         net (fo=64, routed)          6.302    30.375    reg_data
    SLICE_X41Y131        FDRE                                         r  reg_data_reg[14]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.183ns (48.167%)  route 0.197ns (51.833%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDCE                         0.000     0.000 r  reg_addr_reg[3]/C
    SLICE_X40Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_addr_reg[3]/Q
                         net (fo=66, routed)          0.197     0.338    reg_addr_reg[3]
    SLICE_X40Y118        LUT5 (Prop_lut5_I3_O)        0.042     0.380 r  reg_addr[4]_i_2/O
                         net (fo=1, routed)           0.000     0.380    p_0_in[4]
    SLICE_X40Y118        FDCE                                         r  reg_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_addr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.186ns (48.573%)  route 0.197ns (51.427%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDCE                         0.000     0.000 r  reg_addr_reg[3]/C
    SLICE_X40Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_addr_reg[3]/Q
                         net (fo=66, routed)          0.197     0.338    reg_addr_reg[3]
    SLICE_X40Y118        LUT4 (Prop_lut4_I3_O)        0.045     0.383 r  reg_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     0.383    p_0_in[3]
    SLICE_X40Y118        FDCE                                         r  reg_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_addr_reg[1]_rep__2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.392ns  (logic 0.186ns (47.474%)  route 0.206ns (52.526%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDCE                         0.000     0.000 r  reg_addr_reg[0]_rep__2/C
    SLICE_X40Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_addr_reg[0]_rep__2/Q
                         net (fo=14, routed)          0.206     0.347    reg_addr_reg[0]_rep__2_n_0
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.045     0.392 r  reg_addr[1]_rep__2_i_1/O
                         net (fo=1, routed)           0.000     0.392    reg_addr[1]_rep__2_i_1_n_0
    SLICE_X40Y118        FDCE                                         r  reg_addr_reg[1]_rep__2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_data_reg[35]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.227ns (52.452%)  route 0.206ns (47.548%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDCE                         0.000     0.000 r  reg_addr_reg[4]/C
    SLICE_X40Y118        FDCE (Prop_fdce_C_Q)         0.128     0.128 r  reg_addr_reg[4]/Q
                         net (fo=65, routed)          0.206     0.334    reg_addr_reg[4]
    SLICE_X47Y118        LUT6 (Prop_lut6_I2_O)        0.099     0.433 r  reg_data[35]_i_1/O
                         net (fo=1, routed)           0.000     0.433    rf[35]
    SLICE_X47Y118        FDRE                                         r  reg_data_reg[35]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_addr_reg[0]_rep__2/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.435ns  (logic 0.186ns (42.769%)  route 0.249ns (57.231%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDCE                         0.000     0.000 r  reg_addr_reg[0]_rep__2/C
    SLICE_X40Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  reg_addr_reg[0]_rep__2/Q
                         net (fo=14, routed)          0.249     0.390    reg_addr_reg[0]_rep__2_n_0
    SLICE_X40Y118        LUT1 (Prop_lut1_I0_O)        0.045     0.435 r  reg_addr[0]_rep__2_i_1/O
                         net (fo=1, routed)           0.000     0.435    reg_addr[0]_rep__2_i_1_n_0
    SLICE_X40Y118        FDCE                                         r  reg_addr_reg[0]_rep__2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/seg7_addr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            u_seg7x16/seg7_addr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.455ns  (logic 0.186ns (40.887%)  route 0.269ns (59.113%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y116        FDCE                         0.000     0.000 r  u_seg7x16/seg7_addr_reg[0]/C
    SLICE_X43Y116        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  u_seg7x16/seg7_addr_reg[0]/Q
                         net (fo=35, routed)          0.269     0.410    u_seg7x16/seg7_addr[0]
    SLICE_X43Y116        LUT1 (Prop_lut1_I0_O)        0.045     0.455 r  u_seg7x16/seg7_addr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.455    u_seg7x16/p_0_in[0]
    SLICE_X43Y116        FDCE                                         r  u_seg7x16/seg7_addr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_data_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.472ns  (logic 0.186ns (39.391%)  route 0.286ns (60.609%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDCE                         0.000     0.000 r  reg_addr_reg[3]/C
    SLICE_X40Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_addr_reg[3]/Q
                         net (fo=66, routed)          0.286     0.427    reg_addr_reg[3]
    SLICE_X39Y121        LUT6 (Prop_lut6_I4_O)        0.045     0.472 r  reg_data[31]_i_1/O
                         net (fo=1, routed)           0.000     0.472    rf[31]
    SLICE_X39Y121        FDRE                                         r  reg_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_addr_reg[0]_rep__1/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.499ns  (logic 0.186ns (37.260%)  route 0.313ns (62.740%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDCE                         0.000     0.000 r  reg_addr_reg[0]_rep__2/C
    SLICE_X40Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 f  reg_addr_reg[0]_rep__2/Q
                         net (fo=14, routed)          0.313     0.454    reg_addr_reg[0]_rep__2_n_0
    SLICE_X40Y116        LUT1 (Prop_lut1_I0_O)        0.045     0.499 r  reg_addr[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000     0.499    reg_addr[0]_rep__1_i_1_n_0
    SLICE_X40Y116        FDCE                                         r  reg_addr_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[0]_rep__2/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_addr_reg[1]_rep/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.500ns  (logic 0.186ns (37.204%)  route 0.314ns (62.796%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDCE                         0.000     0.000 r  reg_addr_reg[0]_rep__2/C
    SLICE_X40Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_addr_reg[0]_rep__2/Q
                         net (fo=14, routed)          0.202     0.343    reg_addr_reg[0]_rep__2_n_0
    SLICE_X40Y118        LUT2 (Prop_lut2_I0_O)        0.045     0.388 r  reg_addr[1]_rep_i_1/O
                         net (fo=1, routed)           0.112     0.500    reg_addr[1]_rep_i_1_n_0
    SLICE_X40Y118        FDCE                                         r  reg_addr_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reg_addr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            reg_data_reg[36]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.503ns  (logic 0.186ns (36.968%)  route 0.317ns (63.032%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y118        FDCE                         0.000     0.000 r  reg_addr_reg[3]/C
    SLICE_X40Y118        FDCE (Prop_fdce_C_Q)         0.141     0.141 r  reg_addr_reg[3]/Q
                         net (fo=66, routed)          0.317     0.458    reg_addr_reg[3]
    SLICE_X34Y117        LUT6 (Prop_lut6_I4_O)        0.045     0.503 r  reg_data[36]_i_1/O
                         net (fo=1, routed)           0.000     0.503    rf[36]
    SLICE_X34Y117        FDRE                                         r  reg_data_reg[36]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            72 Endpoints
Min Delay            72 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.917ns  (logic 4.033ns (45.227%)  route 4.884ns (54.773%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.611     5.213    u_seg7x16/CLK
    SLICE_X40Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.456     5.669 r  u_seg7x16/o_seg_r_reg[0]/Q
                         net (fo=1, routed)           4.884    10.554    disp_seg_o_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.577    14.131 r  disp_seg_o_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.131    disp_seg_o[0]
    T10                                                               r  disp_seg_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.747ns  (logic 4.011ns (45.859%)  route 4.736ns (54.141%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.611     5.213    u_seg7x16/CLK
    SLICE_X40Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.456     5.669 r  u_seg7x16/o_seg_r_reg[1]/Q
                         net (fo=1, routed)           4.736    10.405    disp_seg_o_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    13.961 r  disp_seg_o_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.961    disp_seg_o[1]
    R10                                                               r  disp_seg_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.416ns  (logic 4.079ns (48.462%)  route 4.338ns (51.538%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.611     5.213    u_seg7x16/CLK
    SLICE_X38Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDPE (Prop_fdpe_C_Q)         0.518     5.731 r  u_seg7x16/o_seg_r_reg[5]/Q
                         net (fo=1, routed)           4.338    10.069    disp_seg_o_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    13.630 r  disp_seg_o_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.630    disp_seg_o[5]
    T11                                                               r  disp_seg_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[4]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.862ns  (logic 4.052ns (51.533%)  route 3.810ns (48.467%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.611     5.213    u_seg7x16/CLK
    SLICE_X38Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDPE (Prop_fdpe_C_Q)         0.518     5.731 r  u_seg7x16/o_seg_r_reg[4]/Q
                         net (fo=1, routed)           3.810     9.542    disp_seg_o_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.075 r  disp_seg_o_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.075    disp_seg_o[4]
    P15                                                               r  disp_seg_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[6]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.328ns  (logic 3.993ns (54.495%)  route 3.335ns (45.505%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.611     5.213    u_seg7x16/CLK
    SLICE_X40Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.456     5.669 r  u_seg7x16/o_seg_r_reg[6]/Q
                         net (fo=1, routed)           3.335     9.004    disp_seg_o_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.537    12.541 r  disp_seg_o_OBUF[6]_inst/O
                         net (fo=0)                   0.000    12.541    disp_seg_o[6]
    L18                                                               r  disp_seg_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.160ns  (logic 3.949ns (55.153%)  route 3.211ns (44.847%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.611     5.213    u_seg7x16/CLK
    SLICE_X40Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y119        FDPE (Prop_fdpe_C_Q)         0.456     5.669 r  u_seg7x16/o_seg_r_reg[2]/Q
                         net (fo=1, routed)           3.211     8.880    disp_seg_o_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    12.373 r  disp_seg_o_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.373    disp_seg_o[2]
    K16                                                               r  disp_seg_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.738ns  (logic 4.068ns (60.379%)  route 2.670ns (39.621%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.611     5.213    u_seg7x16/CLK
    SLICE_X38Y119        FDPE                                         r  u_seg7x16/o_seg_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y119        FDPE (Prop_fdpe_C_Q)         0.518     5.731 r  u_seg7x16/o_seg_r_reg[3]/Q
                         net (fo=1, routed)           2.670     8.401    disp_seg_o_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.550    11.951 r  disp_seg_o_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.951    disp_seg_o[3]
    K13                                                               r  disp_seg_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_seg7x16/o_seg_r_reg[7]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            disp_seg_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.680ns  (logic 3.995ns (59.806%)  route 2.685ns (40.194%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.613     5.215    u_seg7x16/CLK
    SLICE_X37Y118        FDPE                                         r  u_seg7x16/o_seg_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y118        FDPE (Prop_fdpe_C_Q)         0.456     5.671 r  u_seg7x16/o_seg_r_reg[7]/Q
                         net (fo=1, routed)           2.685     8.356    disp_seg_o_OBUF[7]
    H15                  OBUF (Prop_obuf_I_O)         3.539    11.895 r  disp_seg_o_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.895    disp_seg_o[7]
    H15                                                               r  disp_seg_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[10][54]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[54]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.131ns  (logic 1.153ns (36.820%)  route 1.978ns (63.180%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.642     5.245    U_RF/CLK
    SLICE_X30Y99         FDCE                                         r  U_RF/rf_reg[10][54]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y99         FDCE (Prop_fdce_C_Q)         0.518     5.763 r  U_RF/rf_reg[10][54]_C/Q
                         net (fo=2, routed)           0.819     6.582    rf[10]__0[54]
    SLICE_X31Y99         LUT6 (Prop_lut6_I3_O)        0.124     6.706 r  reg_data[54]_i_10/O
                         net (fo=1, routed)           0.000     6.706    reg_data[54]_i_10_n_0
    SLICE_X31Y99         MUXF7 (Prop_muxf7_I0_O)      0.212     6.918 r  reg_data_reg[54]_i_4/O
                         net (fo=1, routed)           1.159     8.077    reg_data_reg[54]_i_4_n_0
    SLICE_X31Y105        LUT6 (Prop_lut6_I3_O)        0.299     8.376 r  reg_data[54]_i_1/O
                         net (fo=1, routed)           0.000     8.376    rf[54]
    SLICE_X31Y105        FDRE                                         r  reg_data_reg[54]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[19][7]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.124ns  (logic 1.153ns (36.903%)  route 1.971ns (63.097%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.610     5.212    U_RF/CLK
    SLICE_X34Y128        FDCE                                         r  U_RF/rf_reg[19][7]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y128        FDCE (Prop_fdce_C_Q)         0.518     5.730 r  U_RF/rf_reg[19][7]_C/Q
                         net (fo=2, routed)           0.868     6.598    rf[19]__0[7]
    SLICE_X35Y128        LUT6 (Prop_lut6_I1_O)        0.124     6.722 r  reg_data[7]_i_8/O
                         net (fo=1, routed)           0.000     6.722    reg_data[7]_i_8_n_0
    SLICE_X35Y128        MUXF7 (Prop_muxf7_I0_O)      0.212     6.934 r  reg_data_reg[7]_i_3/O
                         net (fo=1, routed)           1.104     8.038    reg_data_reg[7]_i_3_n_0
    SLICE_X40Y127        LUT6 (Prop_lut6_I1_O)        0.299     8.337 r  reg_data[7]_i_1/O
                         net (fo=1, routed)           0.000     8.337    rf[7]
    SLICE_X40Y127        FDRE                                         r  reg_data_reg[7]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U_RF/rf_reg[6][5]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.359ns (67.262%)  route 0.175ns (32.738%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.549     1.468    U_RF/CLK
    SLICE_X40Y124        FDCE                                         r  U_RF/rf_reg[6][5]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y124        FDCE (Prop_fdce_C_Q)         0.141     1.609 r  U_RF/rf_reg[6][5]_C/Q
                         net (fo=2, routed)           0.065     1.674    rf[6]__0[5]
    SLICE_X41Y124        LUT6 (Prop_lut6_I3_O)        0.045     1.719 r  reg_data[5]_i_13/O
                         net (fo=1, routed)           0.000     1.719    reg_data[5]_i_13_n_0
    SLICE_X41Y124        MUXF7 (Prop_muxf7_I1_O)      0.065     1.784 r  reg_data_reg[5]_i_5/O
                         net (fo=1, routed)           0.110     1.894    reg_data_reg[5]_i_5_n_0
    SLICE_X43Y124        LUT6 (Prop_lut6_I5_O)        0.108     2.002 r  reg_data[5]_i_1/O
                         net (fo=1, routed)           0.000     2.002    rf[5]
    SLICE_X43Y124        FDRE                                         r  reg_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[14][37]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[37]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.526ns  (logic 0.359ns (68.271%)  route 0.167ns (31.729%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.558     1.477    U_RF/CLK
    SLICE_X40Y114        FDCE                                         r  U_RF/rf_reg[14][37]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y114        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_RF/rf_reg[14][37]_C/Q
                         net (fo=2, routed)           0.065     1.683    rf[14]__0[37]
    SLICE_X41Y114        LUT6 (Prop_lut6_I3_O)        0.045     1.728 r  reg_data[37]_i_11/O
                         net (fo=1, routed)           0.000     1.728    reg_data[37]_i_11_n_0
    SLICE_X41Y114        MUXF7 (Prop_muxf7_I1_O)      0.065     1.793 r  reg_data_reg[37]_i_4/O
                         net (fo=1, routed)           0.102     1.895    reg_data_reg[37]_i_4_n_0
    SLICE_X38Y114        LUT6 (Prop_lut6_I3_O)        0.108     2.003 r  reg_data[37]_i_1/O
                         net (fo=1, routed)           0.000     2.003    rf[37]
    SLICE_X38Y114        FDRE                                         r  reg_data_reg[37]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[26][23]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.356ns (66.654%)  route 0.178ns (33.346%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.555     1.474    U_RF/CLK
    SLICE_X32Y122        FDCE                                         r  U_RF/rf_reg[26][23]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y122        FDCE (Prop_fdce_C_Q)         0.141     1.615 r  U_RF/rf_reg[26][23]_C/Q
                         net (fo=2, routed)           0.064     1.679    rf[26]__0[23]
    SLICE_X33Y122        LUT6 (Prop_lut6_I3_O)        0.045     1.724 r  reg_data[23]_i_6/O
                         net (fo=1, routed)           0.000     1.724    reg_data[23]_i_6_n_0
    SLICE_X33Y122        MUXF7 (Prop_muxf7_I0_O)      0.062     1.786 r  reg_data_reg[23]_i_2/O
                         net (fo=1, routed)           0.114     1.901    reg_data_reg[23]_i_2_n_0
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.108     2.009 r  reg_data[23]_i_1/O
                         net (fo=1, routed)           0.000     2.009    rf[23]
    SLICE_X33Y120        FDRE                                         r  reg_data_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[31][43]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[43]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.359ns (67.374%)  route 0.174ns (32.626%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.558     1.477    U_RF/CLK
    SLICE_X44Y115        FDCE                                         r  U_RF/rf_reg[31][43]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y115        FDCE (Prop_fdce_C_Q)         0.141     1.618 r  U_RF/rf_reg[31][43]_C/Q
                         net (fo=2, routed)           0.065     1.683    rf[31]__0[43]
    SLICE_X45Y115        LUT5 (Prop_lut5_I0_O)        0.045     1.728 r  reg_data[43]_i_7/O
                         net (fo=1, routed)           0.000     1.728    reg_data[43]_i_7_n_0
    SLICE_X45Y115        MUXF7 (Prop_muxf7_I1_O)      0.065     1.793 r  reg_data_reg[43]_i_2/O
                         net (fo=1, routed)           0.109     1.902    reg_data_reg[43]_i_2_n_0
    SLICE_X45Y114        LUT6 (Prop_lut6_I0_O)        0.108     2.010 r  reg_data[43]_i_1/O
                         net (fo=1, routed)           0.000     2.010    rf[43]
    SLICE_X45Y114        FDRE                                         r  reg_data_reg[43]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[3][50]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[50]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.529ns  (logic 0.356ns (67.317%)  route 0.173ns (32.683%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.562     1.481    U_RF/CLK
    SLICE_X44Y105        FDCE                                         r  U_RF/rf_reg[3][50]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y105        FDCE (Prop_fdce_C_Q)         0.141     1.622 r  U_RF/rf_reg[3][50]_C/Q
                         net (fo=2, routed)           0.064     1.686    rf[3]__0[50]
    SLICE_X45Y105        LUT6 (Prop_lut6_I1_O)        0.045     1.731 r  reg_data[50]_i_12/O
                         net (fo=1, routed)           0.000     1.731    reg_data[50]_i_12_n_0
    SLICE_X45Y105        MUXF7 (Prop_muxf7_I0_O)      0.062     1.793 r  reg_data_reg[50]_i_5/O
                         net (fo=1, routed)           0.109     1.902    reg_data_reg[50]_i_5_n_0
    SLICE_X45Y104        LUT6 (Prop_lut6_I5_O)        0.108     2.010 r  reg_data[50]_i_1/O
                         net (fo=1, routed)           0.000     2.010    rf[50]
    SLICE_X45Y104        FDRE                                         r  reg_data_reg[50]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[22][11]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.358ns (67.063%)  route 0.176ns (32.937%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.559     1.478    U_RF/CLK
    SLICE_X39Y137        FDCE                                         r  U_RF/rf_reg[22][11]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y137        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_RF/rf_reg[22][11]_C/Q
                         net (fo=2, routed)           0.067     1.687    rf[22]__0[11]
    SLICE_X38Y137        LUT6 (Prop_lut6_I3_O)        0.045     1.732 r  reg_data[11]_i_9/O
                         net (fo=1, routed)           0.000     1.732    reg_data[11]_i_9_n_0
    SLICE_X38Y137        MUXF7 (Prop_muxf7_I1_O)      0.064     1.796 r  reg_data_reg[11]_i_3/O
                         net (fo=1, routed)           0.109     1.904    reg_data_reg[11]_i_3_n_0
    SLICE_X39Y136        LUT6 (Prop_lut6_I1_O)        0.108     2.012 r  reg_data[11]_i_1/O
                         net (fo=1, routed)           0.000     2.012    rf[11]
    SLICE_X39Y136        FDRE                                         r  reg_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[5][60]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[60]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.533ns  (logic 0.359ns (67.374%)  route 0.174ns (32.626%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.560     1.479    U_RF/CLK
    SLICE_X40Y111        FDCE                                         r  U_RF/rf_reg[5][60]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y111        FDCE (Prop_fdce_C_Q)         0.141     1.620 r  U_RF/rf_reg[5][60]_C/Q
                         net (fo=2, routed)           0.065     1.685    rf[5]__0[60]
    SLICE_X41Y111        LUT5 (Prop_lut5_I4_O)        0.045     1.730 r  reg_data[60]_i_13/O
                         net (fo=1, routed)           0.000     1.730    reg_data[60]_i_13_n_0
    SLICE_X41Y111        MUXF7 (Prop_muxf7_I1_O)      0.065     1.795 r  reg_data_reg[60]_i_5/O
                         net (fo=1, routed)           0.109     1.904    reg_data_reg[60]_i_5_n_0
    SLICE_X41Y110        LUT6 (Prop_lut6_I5_O)        0.108     2.012 r  reg_data[60]_i_1/O
                         net (fo=1, routed)           0.000     2.012    rf[60]
    SLICE_X41Y110        FDRE                                         r  reg_data_reg[60]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[25][44]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[44]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.534ns  (logic 0.356ns (66.659%)  route 0.178ns (33.341%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.559     1.478    U_RF/CLK
    SLICE_X29Y118        FDCE                                         r  U_RF/rf_reg[25][44]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y118        FDCE (Prop_fdce_C_Q)         0.141     1.619 r  U_RF/rf_reg[25][44]_C/Q
                         net (fo=2, routed)           0.068     1.688    rf[25]__0[44]
    SLICE_X28Y118        LUT6 (Prop_lut6_I5_O)        0.045     1.733 r  reg_data[44]_i_6/O
                         net (fo=1, routed)           0.000     1.733    reg_data[44]_i_6_n_0
    SLICE_X28Y118        MUXF7 (Prop_muxf7_I0_O)      0.062     1.795 r  reg_data_reg[44]_i_2/O
                         net (fo=1, routed)           0.110     1.904    reg_data_reg[44]_i_2_n_0
    SLICE_X31Y118        LUT6 (Prop_lut6_I0_O)        0.108     2.012 r  reg_data[44]_i_1/O
                         net (fo=1, routed)           0.000     2.012    rf[44]
    SLICE_X31Y118        FDRE                                         r  reg_data_reg[44]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[28][3]_P/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.538ns  (logic 0.379ns (70.413%)  route 0.159ns (29.587%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.555     1.474    U_RF/CLK
    SLICE_X30Y121        FDPE                                         r  U_RF/rf_reg[28][3]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y121        FDPE (Prop_fdpe_C_Q)         0.164     1.638 r  U_RF/rf_reg[28][3]_P/Q
                         net (fo=2, routed)           0.061     1.700    rf[28]__0[3]
    SLICE_X31Y121        LUT6 (Prop_lut6_I0_O)        0.045     1.745 r  reg_data[3]_i_6/O
                         net (fo=1, routed)           0.000     1.745    reg_data[3]_i_6_n_0
    SLICE_X31Y121        MUXF7 (Prop_muxf7_I0_O)      0.062     1.807 r  reg_data_reg[3]_i_2/O
                         net (fo=1, routed)           0.098     1.905    reg_data_reg[3]_i_2_n_0
    SLICE_X33Y120        LUT6 (Prop_lut6_I0_O)        0.108     2.013 r  reg_data[3]_i_1/O
                         net (fo=1, routed)           0.000     2.013    rf[3]
    SLICE_X33Y120        FDRE                                         r  reg_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U_RF/rf_reg[28][42]_C/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            reg_data_reg[42]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.544ns  (logic 0.356ns (65.484%)  route 0.188ns (34.516%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.553     1.472    U_RF/CLK
    SLICE_X53Y116        FDCE                                         r  U_RF/rf_reg[28][42]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y116        FDCE (Prop_fdce_C_Q)         0.141     1.613 r  U_RF/rf_reg[28][42]_C/Q
                         net (fo=2, routed)           0.069     1.682    rf[28]__0[42]
    SLICE_X52Y116        LUT6 (Prop_lut6_I0_O)        0.045     1.727 r  reg_data[42]_i_6/O
                         net (fo=1, routed)           0.000     1.727    reg_data[42]_i_6_n_0
    SLICE_X52Y116        MUXF7 (Prop_muxf7_I0_O)      0.062     1.789 r  reg_data_reg[42]_i_2/O
                         net (fo=1, routed)           0.119     1.908    reg_data_reg[42]_i_2_n_0
    SLICE_X51Y116        LUT6 (Prop_lut6_I0_O)        0.108     2.016 r  reg_data[42]_i_1/O
                         net (fo=1, routed)           0.000     2.016    rf[42]
    SLICE_X51Y116        FDRE                                         r  reg_data_reg[42]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4065 Endpoints
Min Delay          4065 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_RF/rf_reg[29][63]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.436ns  (logic 1.631ns (6.675%)  route 22.805ns (93.325%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.805    24.312    U_RF/rstn_IBUF
    SLICE_X37Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.436 r  U_RF/rf[29][63]_i_4/O
                         net (fo=1, routed)           0.000    24.436    U_RF/rf[29][63]_i_4_n_0
    SLICE_X37Y98         FDCE                                         r  U_RF/rf_reg[29][63]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.520     4.943    U_RF/CLK
    SLICE_X37Y98         FDCE                                         r  U_RF/rf_reg[29][63]_C/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_RF/rf_reg[14][63]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.149ns  (logic 1.631ns (6.754%)  route 22.518ns (93.246%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.518    24.025    U_RF/rstn_IBUF
    SLICE_X34Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.149 r  U_RF/rf[14][63]_i_3/O
                         net (fo=1, routed)           0.000    24.149    U_RF/rf[14][63]_i_3_n_0
    SLICE_X34Y98         FDCE                                         r  U_RF/rf_reg[14][63]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.520     4.943    U_RF/CLK
    SLICE_X34Y98         FDCE                                         r  U_RF/rf_reg[14][63]_C/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_RF/rf_reg[15][63]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.139ns  (logic 1.631ns (6.757%)  route 22.508ns (93.243%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.508    24.015    U_RF/rstn_IBUF
    SLICE_X34Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.139 r  U_RF/rf[15][63]_i_3/O
                         net (fo=1, routed)           0.000    24.139    U_RF/rf[15][63]_i_3_n_0
    SLICE_X34Y98         FDCE                                         r  U_RF/rf_reg[15][63]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.520     4.943    U_RF/CLK
    SLICE_X34Y98         FDCE                                         r  U_RF/rf_reg[15][63]_C/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_RF/rf_reg[25][63]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.062ns  (logic 1.631ns (6.778%)  route 22.431ns (93.222%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.431    23.938    U_RF/rstn_IBUF
    SLICE_X35Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.062 r  U_RF/rf[25][63]_i_4/O
                         net (fo=1, routed)           0.000    24.062    U_RF/rf[25][63]_i_4_n_0
    SLICE_X35Y98         FDCE                                         r  U_RF/rf_reg[25][63]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.520     4.943    U_RF/CLK
    SLICE_X35Y98         FDCE                                         r  U_RF/rf_reg[25][63]_C/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_RF/rf_reg[26][63]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        24.060ns  (logic 1.631ns (6.779%)  route 22.429ns (93.221%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.429    23.936    U_RF/rstn_IBUF
    SLICE_X35Y98         LUT2 (Prop_lut2_I0_O)        0.124    24.060 r  U_RF/rf[26][63]_i_3/O
                         net (fo=1, routed)           0.000    24.060    U_RF/rf[26][63]_i_3_n_0
    SLICE_X35Y98         FDCE                                         r  U_RF/rf_reg[26][63]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.520     4.943    U_RF/CLK
    SLICE_X35Y98         FDCE                                         r  U_RF/rf_reg[26][63]_C/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_RF/rf_reg[28][63]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.969ns  (logic 1.631ns (6.805%)  route 22.338ns (93.195%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.338    23.845    U_RF/rstn_IBUF
    SLICE_X35Y98         LUT2 (Prop_lut2_I0_O)        0.124    23.969 r  U_RF/rf[28][63]_i_3/O
                         net (fo=1, routed)           0.000    23.969    U_RF/rf[28][63]_i_3_n_0
    SLICE_X35Y98         FDCE                                         r  U_RF/rf_reg[28][63]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.520     4.943    U_RF/CLK
    SLICE_X35Y98         FDCE                                         r  U_RF/rf_reg[28][63]_C/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_RF/rf_reg[31][63]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.964ns  (logic 1.631ns (6.806%)  route 22.333ns (93.194%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.333    23.840    U_RF/rstn_IBUF
    SLICE_X35Y98         LUT2 (Prop_lut2_I0_O)        0.124    23.964 r  U_RF/rf[31][63]_i_4/O
                         net (fo=1, routed)           0.000    23.964    U_RF/rf[31][63]_i_4_n_0
    SLICE_X35Y98         FDCE                                         r  U_RF/rf_reg[31][63]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.520     4.943    U_RF/CLK
    SLICE_X35Y98         FDCE                                         r  U_RF/rf_reg[31][63]_C/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_RF/rf_reg[30][63]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.942ns  (logic 1.631ns (6.812%)  route 22.310ns (93.188%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.310    23.818    U_RF/rstn_IBUF
    SLICE_X36Y98         LUT2 (Prop_lut2_I0_O)        0.124    23.942 r  U_RF/rf[30][63]_i_3/O
                         net (fo=1, routed)           0.000    23.942    U_RF/rf[30][63]_i_3_n_0
    SLICE_X36Y98         FDCE                                         r  U_RF/rf_reg[30][63]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.520     4.943    U_RF/CLK
    SLICE_X36Y98         FDCE                                         r  U_RF/rf_reg[30][63]_C/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_RF/rf_reg[27][63]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.938ns  (logic 1.631ns (6.813%)  route 22.307ns (93.187%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.943ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.943ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.307    23.814    U_RF/rstn_IBUF
    SLICE_X36Y98         LUT2 (Prop_lut2_I0_O)        0.124    23.938 r  U_RF/rf[27][63]_i_4/O
                         net (fo=1, routed)           0.000    23.938    U_RF/rf[27][63]_i_4_n_0
    SLICE_X36Y98         FDCE                                         r  U_RF/rf_reg[27][63]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.520     4.943    U_RF/CLK
    SLICE_X36Y98         FDCE                                         r  U_RF/rf_reg[27][63]_C/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            U_RF/rf_reg[13][54]_C/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        23.895ns  (logic 1.631ns (6.826%)  route 22.264ns (93.174%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        4.944ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  rstn_IBUF_inst/O
                         net (fo=1922, routed)       22.264    23.771    U_RF/rstn_IBUF
    SLICE_X32Y99         LUT2 (Prop_lut2_I0_O)        0.124    23.895 r  U_RF/rf[13][54]_i_3/O
                         net (fo=1, routed)           0.000    23.895    U_RF/rf[13][54]_i_1_n_0
    SLICE_X32Y99         FDCE                                         r  U_RF/rf_reg[13][54]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        1.521     4.944    U_RF/CLK
    SLICE_X32Y99         FDCE                                         r  U_RF/rf_reg[13][54]_C/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reg_data_reg[41]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.123%)  route 0.091ns (32.877%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y112        FDRE                         0.000     0.000 r  reg_data_reg[41]/C
    SLICE_X47Y112        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[41]/Q
                         net (fo=1, routed)           0.091     0.232    u_seg7x16/Q[41]
    SLICE_X46Y112        LUT6 (Prop_lut6_I4_O)        0.045     0.277 r  u_seg7x16/i_data_store[41]_i_1/O
                         net (fo=1, routed)           0.000     0.277    u_seg7x16/i_data_store[41]_i_1_n_0
    SLICE_X46Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.827     1.992    u_seg7x16/CLK
    SLICE_X46Y112        FDCE                                         r  u_seg7x16/i_data_store_reg[41]/C

Slack:                    inf
  Source:                 reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.290ns  (logic 0.186ns (64.100%)  route 0.104ns (35.900%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y122        FDRE                         0.000     0.000 r  reg_data_reg[30]/C
    SLICE_X45Y122        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[30]/Q
                         net (fo=1, routed)           0.104     0.245    u_seg7x16/Q[30]
    SLICE_X45Y121        LUT4 (Prop_lut4_I1_O)        0.045     0.290 r  u_seg7x16/i_data_store[30]_i_1/O
                         net (fo=1, routed)           0.000     0.290    u_seg7x16/i_data_store[30]_i_1_n_0
    SLICE_X45Y121        FDCE                                         r  u_seg7x16/i_data_store_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.820     1.985    u_seg7x16/CLK
    SLICE_X45Y121        FDCE                                         r  u_seg7x16/i_data_store_reg[30]/C

Slack:                    inf
  Source:                 reg_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.298ns  (logic 0.186ns (62.330%)  route 0.112ns (37.670%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y120        FDRE                         0.000     0.000 r  reg_data_reg[3]/C
    SLICE_X33Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[3]/Q
                         net (fo=1, routed)           0.112     0.253    u_seg7x16/Q[3]
    SLICE_X37Y120        LUT4 (Prop_lut4_I1_O)        0.045     0.298 r  u_seg7x16/i_data_store[3]_i_1/O
                         net (fo=1, routed)           0.000     0.298    u_seg7x16/i_data_store[3]_i_1_n_0
    SLICE_X37Y120        FDCE                                         r  u_seg7x16/i_data_store_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.824     1.989    u_seg7x16/CLK
    SLICE_X37Y120        FDCE                                         r  u_seg7x16/i_data_store_reg[3]/C

Slack:                    inf
  Source:                 reg_data_reg[37]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.303ns  (logic 0.209ns (68.883%)  route 0.094ns (31.117%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y114        FDRE                         0.000     0.000 r  reg_data_reg[37]/C
    SLICE_X38Y114        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  reg_data_reg[37]/Q
                         net (fo=1, routed)           0.094     0.258    u_seg7x16/Q[37]
    SLICE_X41Y115        LUT6 (Prop_lut6_I4_O)        0.045     0.303 r  u_seg7x16/i_data_store[37]_i_1/O
                         net (fo=1, routed)           0.000     0.303    u_seg7x16/i_data_store[37]_i_1_n_0
    SLICE_X41Y115        FDCE                                         r  u_seg7x16/i_data_store_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.828     1.993    u_seg7x16/CLK
    SLICE_X41Y115        FDCE                                         r  u_seg7x16/i_data_store_reg[37]/C

Slack:                    inf
  Source:                 reg_data_reg[36]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[36]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.312ns  (logic 0.209ns (67.064%)  route 0.103ns (32.936%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y117        FDRE                         0.000     0.000 r  reg_data_reg[36]/C
    SLICE_X34Y117        FDRE (Prop_fdre_C_Q)         0.164     0.164 r  reg_data_reg[36]/Q
                         net (fo=1, routed)           0.103     0.267    u_seg7x16/Q[36]
    SLICE_X36Y118        LUT6 (Prop_lut6_I4_O)        0.045     0.312 r  u_seg7x16/i_data_store[36]_i_1/O
                         net (fo=1, routed)           0.000     0.312    u_seg7x16/i_data_store[36]_i_1_n_0
    SLICE_X36Y118        FDCE                                         r  u_seg7x16/i_data_store_reg[36]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.826     1.991    u_seg7x16/CLK
    SLICE_X36Y118        FDCE                                         r  u_seg7x16/i_data_store_reg[36]/C

Slack:                    inf
  Source:                 reg_data_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.360ns  (logic 0.186ns (51.685%)  route 0.174ns (48.315%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y129        FDRE                         0.000     0.000 r  reg_data_reg[10]/C
    SLICE_X49Y129        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[10]/Q
                         net (fo=1, routed)           0.174     0.315    u_seg7x16/Q[10]
    SLICE_X43Y125        LUT4 (Prop_lut4_I1_O)        0.045     0.360 r  u_seg7x16/i_data_store[10]_i_1/O
                         net (fo=1, routed)           0.000     0.360    u_seg7x16/i_data_store[10]_i_1_n_0
    SLICE_X43Y125        FDCE                                         r  u_seg7x16/i_data_store_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.816     1.981    u_seg7x16/CLK
    SLICE_X43Y125        FDCE                                         r  u_seg7x16/i_data_store_reg[10]/C

Slack:                    inf
  Source:                 reg_data_reg[31]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.357%)  route 0.176ns (48.643%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y121        FDRE                         0.000     0.000 r  reg_data_reg[31]/C
    SLICE_X39Y121        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[31]/Q
                         net (fo=1, routed)           0.176     0.317    u_seg7x16/Q[31]
    SLICE_X38Y120        LUT4 (Prop_lut4_I1_O)        0.045     0.362 r  u_seg7x16/i_data_store[31]_i_1/O
                         net (fo=1, routed)           0.000     0.362    u_seg7x16/i_data_store[31]_i_1_n_0
    SLICE_X38Y120        FDCE                                         r  u_seg7x16/i_data_store_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.823     1.988    u_seg7x16/CLK
    SLICE_X38Y120        FDCE                                         r  u_seg7x16/i_data_store_reg[31]/C

Slack:                    inf
  Source:                 reg_data_reg[21]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.363ns  (logic 0.186ns (51.308%)  route 0.177ns (48.692%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y119        FDRE                         0.000     0.000 r  reg_data_reg[21]/C
    SLICE_X37Y119        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[21]/Q
                         net (fo=1, routed)           0.177     0.318    u_seg7x16/Q[21]
    SLICE_X42Y118        LUT4 (Prop_lut4_I1_O)        0.045     0.363 r  u_seg7x16/i_data_store[21]_i_1/O
                         net (fo=1, routed)           0.000     0.363    u_seg7x16/i_data_store[21]_i_1_n_0
    SLICE_X42Y118        FDCE                                         r  u_seg7x16/i_data_store_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.822     1.988    u_seg7x16/CLK
    SLICE_X42Y118        FDCE                                         r  u_seg7x16/i_data_store_reg[21]/C

Slack:                    inf
  Source:                 reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.371ns  (logic 0.186ns (50.132%)  route 0.185ns (49.868%))
  Logic Levels:           2  (FDRE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y120        FDRE                         0.000     0.000 r  reg_data_reg[29]/C
    SLICE_X44Y120        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[29]/Q
                         net (fo=1, routed)           0.185     0.326    u_seg7x16/Q[29]
    SLICE_X43Y120        LUT4 (Prop_lut4_I1_O)        0.045     0.371 r  u_seg7x16/i_data_store[29]_i_1/O
                         net (fo=1, routed)           0.000     0.371    u_seg7x16/i_data_store[29]_i_1_n_0
    SLICE_X43Y120        FDCE                                         r  u_seg7x16/i_data_store_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.821     1.986    u_seg7x16/CLK
    SLICE_X43Y120        FDCE                                         r  u_seg7x16/i_data_store_reg[29]/C

Slack:                    inf
  Source:                 reg_data_reg[54]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_seg7x16/i_data_store_reg[54]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.928%)  route 0.187ns (50.072%))
  Logic Levels:           2  (FDRE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDRE                         0.000     0.000 r  reg_data_reg[54]/C
    SLICE_X31Y105        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  reg_data_reg[54]/Q
                         net (fo=1, routed)           0.187     0.328    u_seg7x16/Q[54]
    SLICE_X37Y106        LUT6 (Prop_lut6_I4_O)        0.045     0.373 r  u_seg7x16/i_data_store[54]_i_1/O
                         net (fo=1, routed)           0.000     0.373    u_seg7x16/i_data_store[54]_i_1_n_0
    SLICE_X37Y106        FDCE                                         r  u_seg7x16/i_data_store_reg[54]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=2073, routed)        0.835     2.000    u_seg7x16/CLK
    SLICE_X37Y106        FDCE                                         r  u_seg7x16/i_data_store_reg[54]/C





