{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1557327061056 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1557327061058 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May  8 20:21:00 2019 " "Processing started: Wed May  8 20:21:00 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1557327061058 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1557327061058 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1557327061058 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1557327061450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.vhd 2 1 " "Found 2 design units, including 1 entities, in source file top_level.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_level-behave " "Found design unit 1: top_level-behave" {  } { { "top_level.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061871 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RS_RF_Sched.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RS_RF_Sched.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RS_RF_Sched-behave " "Found design unit 1: RS_RF_Sched-behave" {  } { { "RS_RF_Sched.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061881 ""} { "Info" "ISGN_ENTITY_NAME" "1 RS_RF_Sched " "Found entity 1: RS_RF_Sched" {  } { { "RS_RF_Sched.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rob.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rob.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rob-behave " "Found design unit 1: rob-behave" {  } { { "rob.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/rob.vhd" 43 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061888 ""} { "Info" "ISGN_ENTITY_NAME" "1 rob " "Found entity 1: rob" {  } { { "rob.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/rob.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061888 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061888 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF_tag.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RF_tag.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_tag-behave " "Found design unit 1: RF_tag-behave" {  } { { "RF_tag.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RF_tag.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061896 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_tag " "Found entity 1: RF_tag" {  } { { "RF_tag.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RF_tag.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF_busybit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RF_busybit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF_busybit-behave " "Found design unit 1: RF_busybit-behave" {  } { { "RF_busybit.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RF_busybit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061901 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF_busybit " "Found entity 1: RF_busybit" {  } { { "RF_busybit.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RF_busybit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061901 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RF-behave " "Found design unit 1: RF-behave" {  } { { "RF.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RF.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061909 ""} { "Info" "ISGN_ENTITY_NAME" "1 RF " "Found entity 1: RF" {  } { { "RF.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RF.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061909 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061909 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 myRegister-behave " "Found design unit 1: myRegister-behave" {  } { { "register.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/register.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061915 ""} { "Info" "ISGN_ENTITY_NAME" "1 myRegister " "Found entity 1: myRegister" {  } { { "register.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/register.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ram-syn " "Found design unit 1: ram-syn" {  } { { "ram.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ram.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061920 ""} { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ram.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen32bitwith2output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen32bitwith2output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen32bitwith2output-behave " "Found design unit 1: pen32bitwith2output-behave" {  } { { "pen32bitwith2output.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/pen32bitwith2output.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061926 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen32bitwith2output " "Found entity 1: pen32bitwith2output" {  } { { "pen32bitwith2output.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/pen32bitwith2output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen32bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen32bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen32bit-behave " "Found design unit 1: pen32bit-behave" {  } { { "pen32bit.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/pen32bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061931 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen32bit " "Found entity 1: pen32bit" {  } { { "pen32bit.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/pen32bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen16bitwith2output.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen16bitwith2output.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen16bitwith2output-behave " "Found design unit 1: pen16bitwith2output-behave" {  } { { "pen16bitwith2output.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/pen16bitwith2output.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061936 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen16bitwith2output " "Found entity 1: pen16bitwith2output" {  } { { "pen16bitwith2output.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/pen16bitwith2output.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pen16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pen16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pen16bit-behave " "Found design unit 1: pen16bit-behave" {  } { { "pen16bit.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/pen16bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061942 ""} { "Info" "ISGN_ENTITY_NAME" "1 pen16bit " "Found entity 1: pen16bit" {  } { { "pen16bit.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/pen16bit.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux9_16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux9_16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux9_16-data " "Found design unit 1: mux9_16-data" {  } { { "mux9_16.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/mux9_16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061950 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux9_16 " "Found entity 1: mux9_16" {  } { { "mux9_16.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/mux9_16.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061950 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ls_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ls_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ls_p-behave " "Found design unit 1: ls_p-behave" {  } { { "ls_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ls_p.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061960 ""} { "Info" "ISGN_ENTITY_NAME" "1 ls_p " "Found entity 1: ls_p" {  } { { "ls_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ls_p.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061960 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061960 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IFetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IFetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFetch-behave " "Found design unit 1: IFetch-behave" {  } { { "IFetch.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/IFetch.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061969 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFetch " "Found entity 1: IFetch" {  } { { "IFetch.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/IFetch.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID-behave " "Found design unit 1: ID-behave" {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 48 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061980 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FullAdder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FullAdder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FullAdder-Struct " "Found design unit 1: FullAdder-Struct" {  } { { "FullAdder.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/FullAdder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061986 ""} { "Info" "ISGN_ENTITY_NAME" "1 FullAdder " "Found entity 1: FullAdder" {  } { { "FullAdder.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/FullAdder.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061986 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dram-syn " "Found design unit 1: dram-syn" {  } { { "dram.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/dram.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061994 ""} { "Info" "ISGN_ENTITY_NAME" "1 dram " "Found entity 1: dram" {  } { { "dram.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/dram.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comp.vhd 2 1 " "Found 2 design units, including 1 entities, in source file comp.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comp-Struct " "Found design unit 1: comp-Struct" {  } { { "comp.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/comp.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061999 ""} { "Info" "ISGN_ENTITY_NAME" "1 comp " "Found entity 1: comp" {  } { { "comp.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/comp.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327061999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327061999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bit_register.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bit_register.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bit_register-behave " "Found design unit 1: bit_register-behave" {  } { { "bit_register.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/bit_register.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062005 ""} { "Info" "ISGN_ENTITY_NAME" "1 bit_register " "Found entity 1: bit_register" {  } { { "bit_register.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/bit_register.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327062005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_p.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_p.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_p-behave " "Found design unit 1: alu_p-behave" {  } { { "alu_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/alu_p.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062013 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_p " "Found entity 1: alu_p" {  } { { "alu_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/alu_p.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327062013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Struct " "Found design unit 1: ALU-Struct" {  } { { "alu.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/alu.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062018 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/alu.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327062018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add5-Struct " "Found design unit 1: Add5-Struct" {  } { { "add5.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/add5.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062023 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add5 " "Found entity 1: Add5" {  } { { "add5.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/add5.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327062023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add2-Struct " "Found design unit 1: add2-Struct" {  } { { "add2.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/add2.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062028 ""} { "Info" "ISGN_ENTITY_NAME" "1 add2 " "Found entity 1: add2" {  } { { "add2.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/add2.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327062028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add1-Struct " "Found design unit 1: add1-Struct" {  } { { "add1.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/add1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062033 ""} { "Info" "ISGN_ENTITY_NAME" "1 add1 " "Found entity 1: add1" {  } { { "add1.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/add1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327062033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Add-Struct " "Found design unit 1: Add-Struct" {  } { { "add.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/add.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062038 ""} { "Info" "ISGN_ENTITY_NAME" "1 Add " "Found entity 1: Add" {  } { { "add.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/add.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1557327062038 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1557327062038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1557327062144 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused3 top_level.vhd(341) " "Verilog HDL or VHDL warning at top_level.vhd(341): object \"unused3\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327062158 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused4 top_level.vhd(341) " "Verilog HDL or VHDL warning at top_level.vhd(341): object \"unused4\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 341 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327062158 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused5 top_level.vhd(370) " "Verilog HDL or VHDL warning at top_level.vhd(370): object \"unused5\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327062158 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused6 top_level.vhd(370) " "Verilog HDL or VHDL warning at top_level.vhd(370): object \"unused6\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 370 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327062159 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rob_full top_level.vhd(373) " "Verilog HDL or VHDL warning at top_level.vhd(373): object \"rob_full\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 373 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327062159 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused top_level.vhd(374) " "Verilog HDL or VHDL warning at top_level.vhd(374): object \"unused\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327062159 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused2 top_level.vhd(374) " "Verilog HDL or VHDL warning at top_level.vhd(374): object \"unused2\" assigned a value but never read" {  } { { "top_level.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 374 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327062159 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dram dram:DRAM_INST " "Elaborating entity \"dram\" for hierarchy \"dram:DRAM_INST\"" {  } { { "top_level.vhd" "DRAM_INST" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062169 ""}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "dram.vhd(44) " "Verilog HDL or VHDL warning at the dram.vhd(44): index expression is not wide enough to address all of the elements in the array" {  } { { "dram.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/dram.vhd" 44 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1557327062187 "|top_level|dram:DRAM_INST"}
{ "Warning" "WVRFX_L2_HDL_INDEX_EXPR_NOT_WIDE_ENOUGH" "dram.vhd(47) " "Verilog HDL or VHDL warning at the dram.vhd(47): index expression is not wide enough to address all of the elements in the array" {  } { { "dram.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/dram.vhd" 47 0 0 } }  } 0 10027 "Verilog HDL or VHDL warning at the %1!s!: index expression is not wide enough to address all of the elements in the array" 0 0 "Quartus II" 0 -1 1557327062187 "|top_level|dram:DRAM_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFetch IFetch:IFETCH_INST " "Elaborating entity \"IFetch\" for hierarchy \"IFetch:IFETCH_INST\"" {  } { { "top_level.vhd" "IFETCH_INST" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRegister IFetch:IFETCH_INST\|myRegister:PC " "Elaborating entity \"myRegister\" for hierarchy \"IFetch:IFETCH_INST\|myRegister:PC\"" {  } { { "IFetch.vhd" "PC" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/IFetch.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062198 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add2 IFetch:IFETCH_INST\|add2:ADDER1 " "Elaborating entity \"add2\" for hierarchy \"IFetch:IFETCH_INST\|add2:ADDER1\"" {  } { { "IFetch.vhd" "ADDER1" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/IFetch.vhd" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062204 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out add2.vhd(21) " "Verilog HDL or VHDL warning at add2.vhd(21): object \"c_out\" assigned a value but never read" {  } { { "add2.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/add2.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327062206 "|top_level|IFetch:IFETCH_INST|add2:ADDER1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add IFetch:IFETCH_INST\|add2:ADDER1\|Add:A1 " "Elaborating entity \"Add\" for hierarchy \"IFetch:IFETCH_INST\|add2:ADDER1\|Add:A1\"" {  } { { "add2.vhd" "A1" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/add2.vhd" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062208 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FullAdder IFetch:IFETCH_INST\|add2:ADDER1\|Add:A1\|FullAdder:F0 " "Elaborating entity \"FullAdder\" for hierarchy \"IFetch:IFETCH_INST\|add2:ADDER1\|Add:A1\|FullAdder:F0\"" {  } { { "add.vhd" "F0" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/add.vhd" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062212 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add1 IFetch:IFETCH_INST\|add1:PC_PLUS1 " "Elaborating entity \"add1\" for hierarchy \"IFetch:IFETCH_INST\|add1:PC_PLUS1\"" {  } { { "IFetch.vhd" "PC_PLUS1" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/IFetch.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062237 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_out add1.vhd(21) " "Verilog HDL or VHDL warning at add1.vhd(21): object \"c_out\" assigned a value but never read" {  } { { "add1.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/add1.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327062240 "|top_level|IFetch:IFETCH_INST|add1:PC_PLUS1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram IFetch:IFETCH_INST\|ram:IMEM " "Elaborating entity \"ram\" for hierarchy \"IFetch:IFETCH_INST\|ram:IMEM\"" {  } { { "IFetch.vhd" "IMEM" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/IFetch.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bit_register IFetch:IFETCH_INST\|bit_register:RA1_INV " "Elaborating entity \"bit_register\" for hierarchy \"IFetch:IFETCH_INST\|bit_register:RA1_INV\"" {  } { { "IFetch.vhd" "RA1_INV" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/IFetch.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062314 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux9_16 IFetch:IFETCH_INST\|mux9_16:MUX2 " "Elaborating entity \"mux9_16\" for hierarchy \"IFetch:IFETCH_INST\|mux9_16:MUX2\"" {  } { { "IFetch.vhd" "MUX2" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/IFetch.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RS_RF_Sched RS_RF_Sched:RS_RRF_SCHED_INST " "Elaborating entity \"RS_RF_Sched\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\"" {  } { { "top_level.vhd" "RS_RRF_SCHED_INST" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 385 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062328 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_tag_minus2_carry RS_RF_Sched.vhd(108) " "Verilog HDL or VHDL warning at RS_RF_Sched.vhd(108): object \"store_tag_minus2_carry\" assigned a value but never read" {  } { { "RS_RF_Sched.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327062367 "|top_level|RS_RF_Sched:RS_RRF_SCHED_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_tag_minus1_carry RS_RF_Sched.vhd(108) " "Verilog HDL or VHDL warning at RS_RF_Sched.vhd(108): object \"store_tag_minus1_carry\" assigned a value but never read" {  } { { "RS_RF_Sched.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 108 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327062368 "|top_level|RS_RF_Sched:RS_RRF_SCHED_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pennext_twoallotted_rs RS_RF_Sched.vhd(110) " "Verilog HDL or VHDL warning at RS_RF_Sched.vhd(110): object \"pennext_twoallotted_rs\" assigned a value but never read" {  } { { "RS_RF_Sched.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327062368 "|top_level|RS_RF_Sched:RS_RRF_SCHED_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pennext_oneallotted_rs RS_RF_Sched.vhd(110) " "Verilog HDL or VHDL warning at RS_RF_Sched.vhd(110): object \"pennext_oneallotted_rs\" assigned a value but never read" {  } { { "RS_RF_Sched.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 110 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327062368 "|top_level|RS_RF_Sched:RS_RRF_SCHED_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRegister RS_RF_Sched:RS_RRF_SCHED_INST\|myRegister:\\RRF:0:rrf_P_file " "Elaborating entity \"myRegister\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\|myRegister:\\RRF:0:rrf_P_file\"" {  } { { "RS_RF_Sched.vhd" "\\RRF:0:rrf_P_file" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 125 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRegister RS_RF_Sched:RS_RRF_SCHED_INST\|myRegister:\\RS:0:RS_DEST_RR_TAG " "Elaborating entity \"myRegister\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\|myRegister:\\RS:0:RS_DEST_RR_TAG\"" {  } { { "RS_RF_Sched.vhd" "\\RS:0:RS_DEST_RR_TAG" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pen16bitwith2output RS_RF_Sched:RS_RRF_SCHED_INST\|pen16bitwith2output:TWO_FREE_ENTRIES " "Elaborating entity \"pen16bitwith2output\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\|pen16bitwith2output:TWO_FREE_ENTRIES\"" {  } { { "RS_RF_Sched.vhd" "TWO_FREE_ENTRIES" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/RS_RF_Sched.vhd" 250 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pen16bit RS_RF_Sched:RS_RRF_SCHED_INST\|pen16bitwith2output:TWO_FREE_ENTRIES\|pen16bit:pen1 " "Elaborating entity \"pen16bit\" for hierarchy \"RS_RF_Sched:RS_RRF_SCHED_INST\|pen16bitwith2output:TWO_FREE_ENTRIES\|pen16bit:pen1\"" {  } { { "pen16bitwith2output.vhd" "pen1" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/pen16bitwith2output.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327062831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_p alu_p:ALU_P_INST " "Elaborating entity \"alu_p\" for hierarchy \"alu_p:ALU_P_INST\"" {  } { { "top_level.vhd" "ALU_P_INST" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 406 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327063542 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_carrytagout alu_p.vhd(61) " "Verilog HDL or VHDL warning at alu_p.vhd(61): object \"rb_carrytagout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/alu_p.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063554 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_zerotagout alu_p.vhd(61) " "Verilog HDL or VHDL warning at alu_p.vhd(61): object \"rb_zerotagout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/alu_p.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063554 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_spectagout alu_p.vhd(62) " "Verilog HDL or VHDL warning at alu_p.vhd(62): object \"rb_spectagout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/alu_p.vhd" 62 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063554 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rbdestr7out alu_p.vhd(63) " "Verilog HDL or VHDL warning at alu_p.vhd(63): object \"rbdestr7out\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/alu_p.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063554 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_carryreadyout alu_p.vhd(63) " "Verilog HDL or VHDL warning at alu_p.vhd(63): object \"rb_carryreadyout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/alu_p.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063554 "|top_level|alu_p:ALU_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rb_zeroreadyout alu_p.vhd(63) " "Verilog HDL or VHDL warning at alu_p.vhd(63): object \"rb_zeroreadyout\" assigned a value but never read" {  } { { "alu_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/alu_p.vhd" 63 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063554 "|top_level|alu_p:ALU_P_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "myRegister alu_p:ALU_P_INST\|myRegister:R_B_SPECTAG " "Elaborating entity \"myRegister\" for hierarchy \"alu_p:ALU_P_INST\|myRegister:R_B_SPECTAG\"" {  } { { "alu_p.vhd" "R_B_SPECTAG" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/alu_p.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327063570 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comp alu_p:ALU_P_INST\|comp:ALU_COMP " "Elaborating entity \"comp\" for hierarchy \"alu_p:ALU_P_INST\|comp:ALU_COMP\"" {  } { { "alu_p.vhd" "ALU_COMP" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/alu_p.vhd" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327063607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ls_p ls_p:LS_P_INST " "Elaborating entity \"ls_p\" for hierarchy \"ls_p:LS_P_INST\"" {  } { { "top_level.vhd" "LS_P_INST" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327063634 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "mem_write_en ls_p.vhd(22) " "VHDL Signal Declaration warning at ls_p.vhd(22): used implicit default value for signal \"mem_write_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ls_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ls_p.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1557327063638 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_carrytagout ls_p.vhd(56) " "Verilog HDL or VHDL warning at ls_p.vhd(56): object \"rc_carrytagout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ls_p.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063638 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_zerotagout ls_p.vhd(56) " "Verilog HDL or VHDL warning at ls_p.vhd(56): object \"rc_zerotagout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ls_p.vhd" 56 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063638 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_spectagout ls_p.vhd(57) " "Verilog HDL or VHDL warning at ls_p.vhd(57): object \"rc_spectagout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ls_p.vhd" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063638 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_carryout ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"rc_carryout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063638 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_zeroout ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"rc_zeroout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063638 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_carryreadyout ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"rc_carryreadyout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063638 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rc_zeroreadyout ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"rc_zeroreadyout\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063638 "|top_level|ls_p:LS_P_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "unused_c ls_p.vhd(58) " "Verilog HDL or VHDL warning at ls_p.vhd(58): object \"unused_c\" assigned a value but never read" {  } { { "ls_p.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ls_p.vhd" 58 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063638 "|top_level|ls_p:LS_P_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:ARF_INST " "Elaborating entity \"RF\" for hierarchy \"RF:ARF_INST\"" {  } { { "top_level.vhd" "ARF_INST" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 419 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327063689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_tag RF_tag:ARF_TAG_INST " "Elaborating entity \"RF_tag\" for hierarchy \"RF_tag:ARF_TAG_INST\"" {  } { { "top_level.vhd" "ARF_TAG_INST" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327063709 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF_busybit RF_busybit:ARF_BUSY_INST " "Elaborating entity \"RF_busybit\" for hierarchy \"RF_busybit:ARF_BUSY_INST\"" {  } { { "top_level.vhd" "ARF_BUSY_INST" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327063727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:ID_INST " "Elaborating entity \"ID\" for hierarchy \"ID:ID_INST\"" {  } { { "top_level.vhd" "ID_INST" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 460 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327063747 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spec_tag_rs_out1 ID.vhd(30) " "VHDL Signal Declaration warning at ID.vhd(30): used implicit default value for signal \"spec_tag_rs_out1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1557327063758 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spec_tag_rs_out2 ID.vhd(30) " "VHDL Signal Declaration warning at ID.vhd(30): used implicit default value for signal \"spec_tag_rs_out2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1557327063758 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_adder2out ID.vhd(117) " "Verilog HDL or VHDL warning at ID.vhd(117): object \"c_adder2out\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063759 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_adder3out ID.vhd(117) " "Verilog HDL or VHDL warning at ID.vhd(117): object \"c_adder3out\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 117 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063759 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spec_tag_reg_en ID.vhd(118) " "VHDL Signal Declaration warning at ID.vhd(118): used implicit default value for signal \"spec_tag_reg_en\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 118 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1557327063759 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "spec_tag_reg_in ID.vhd(120) " "VHDL Signal Declaration warning at ID.vhd(120): used implicit default value for signal \"spec_tag_reg_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 120 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1557327063760 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "spec_tag_reg_out ID.vhd(120) " "Verilog HDL or VHDL warning at ID.vhd(120): object \"spec_tag_reg_out\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 120 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063760 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_store_tag1 ID.vhd(125) " "Verilog HDL or VHDL warning at ID.vhd(125): object \"c_store_tag1\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063760 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_store_tag2 ID.vhd(125) " "Verilog HDL or VHDL warning at ID.vhd(125): object \"c_store_tag2\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063760 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_store_tag3 ID.vhd(125) " "Verilog HDL or VHDL warning at ID.vhd(125): object \"c_store_tag3\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063760 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "c_store_tag4 ID.vhd(125) " "Verilog HDL or VHDL warning at ID.vhd(125): object \"c_store_tag4\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 125 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063760 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x1_beq_var ID.vhd(223) " "Verilog HDL or VHDL warning at ID.vhd(223): object \"x1_beq_var\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063760 "|top_level|ID:ID_INST"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "x2_beq_var ID.vhd(223) " "Verilog HDL or VHDL warning at ID.vhd(223): object \"x2_beq_var\" assigned a value but never read" {  } { { "ID.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 223 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1557327063760 "|top_level|ID:ID_INST"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pen32bitwith2output ID:ID_INST\|pen32bitwith2output:PE " "Elaborating entity \"pen32bitwith2output\" for hierarchy \"ID:ID_INST\|pen32bitwith2output:PE\"" {  } { { "ID.vhd" "PE" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/ID.vhd" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327063814 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pen32bit ID:ID_INST\|pen32bitwith2output:PE\|pen32bit:pen1 " "Elaborating entity \"pen32bit\" for hierarchy \"ID:ID_INST\|pen32bitwith2output:PE\|pen32bit:pen1\"" {  } { { "pen32bitwith2output.vhd" "pen1" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/pen32bitwith2output.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327063819 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rob rob:ROB_INST " "Elaborating entity \"rob\" for hierarchy \"rob:ROB_INST\"" {  } { { "top_level.vhd" "ROB_INST" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 494 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327063929 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Add5 rob:ROB_INST\|Add5:a1 " "Elaborating entity \"Add5\" for hierarchy \"rob:ROB_INST\|Add5:a1\"" {  } { { "rob.vhd" "a1" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/rob.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1557327065214 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1557327068923 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557327068923 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "top_level.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557327069021 "|top_level|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "reset " "No output dependent on input pin \"reset\"" {  } { { "top_level.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557327069021 "|top_level|reset"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Clock_50 " "No output dependent on input pin \"Clock_50\"" {  } { { "top_level.vhd" "" { Text "/media/psf/mac-linux/simulation_ee739/EE739_Superscalar/top_level/top_level.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1557327069021 "|top_level|Clock_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1557327069021 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1557327069022 ""} { "Info" "ICUT_CUT_TM_OPINS" "0 " "Implemented 0 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1557327069022 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1557327069022 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 47 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 47 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "777 " "Peak virtual memory: 777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1557327069101 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed May  8 20:21:09 2019 " "Processing ended: Wed May  8 20:21:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1557327069101 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1557327069101 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1557327069101 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1557327069101 ""}
