# DES_ENCRYPTION_IP
RTL design of Hardwired DES encryption circuit
- Contains synthesizable design of hardwired DES ENCRYPTION IP
- Contains self checking testbench which verifies the design by passing the encrypted data into the DES DECRYPTION VIP
- 16 stage pipelined version
