{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1519257504561 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519257504576 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 15:58:21 2018 " "Processing started: Wed Feb 21 15:58:21 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519257504576 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519257504576 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LiveDesign -c LiveDesign " "Command: quartus_map --read_settings_files=on --write_settings_files=off LiveDesign -c LiveDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519257504576 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1519257505014 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1519257505014 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "LEDtest.bdf " "Can't analyze file -- file LEDtest.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1519257512330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "7segment.tdf 1 1 " "Found 1 design units, including 1 entities, in source file 7segment.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 7segment " "Found entity 1: 7segment" {  } { { "7segment.tdf" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/7segment.tdf" 1 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519257512330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519257512330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Counter " "Found entity 1: Counter" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519257512330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519257512330 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Counter " "Elaborating entity \"Counter\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1519257512393 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "CLK DFF inst16 " "Port \"CLK\" of type DFF and instance \"inst16\" is missing source signal" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 288 -24 40 368 "inst16" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1519257512393 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7segment 7segment:inst1 " "Elaborating entity \"7segment\" for hierarchy \"7segment:inst1\"" {  } { { "Counter.bdf" "inst1" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 688 384 528 784 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519257512440 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mf_count1.tdf 1 1 " "Using design file mf_count1.tdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 mf_count1 " "Found entity 1: mf_count1" {  } { { "mf_count1.tdf" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/mf_count1.tdf" 42 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519257512519 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1519257512519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mf_count1 mf_count1:inst2 " "Elaborating entity \"mf_count1\" for hierarchy \"mf_count1:inst2\"" {  } { { "Counter.bdf" "inst2" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 216 40 184 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519257512519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter mf_count1:inst2\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"mf_count1:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "mf_count1.tdf" "lpm_counter_component" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/mf_count1.tdf" 52 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519257512722 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mf_count1:inst2\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"mf_count1:inst2\|lpm_counter:lpm_counter_component\"" {  } { { "mf_count1.tdf" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/mf_count1.tdf" 52 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519257512769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mf_count1:inst2\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"mf_count1:inst2\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_COUNTER " "Parameter \"LPM_TYPE\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519257512769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 40 " "Parameter \"LPM_WIDTH\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519257512769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DIRECTION UP " "Parameter \"LPM_DIRECTION\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1519257512769 ""}  } { { "mf_count1.tdf" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/mf_count1.tdf" 52 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1519257512769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5ui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5ui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5ui " "Found entity 1: cntr_5ui" {  } { { "db/cntr_5ui.tdf" "" { Text "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/db/cntr_5ui.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1519257512800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1519257512800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_5ui mf_count1:inst2\|lpm_counter:lpm_counter_component\|cntr_5ui:auto_generated " "Elaborating entity \"cntr_5ui\" for hierarchy \"mf_count1:inst2\|lpm_counter:lpm_counter_component\|cntr_5ui:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519257512800 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DIG0_SEG\[7\] GND " "Pin \"DIG0_SEG\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG0_SEG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG0_SEG\[6\] GND " "Pin \"DIG0_SEG\[6\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG0_SEG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG0_SEG\[5\] VCC " "Pin \"DIG0_SEG\[5\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG0_SEG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG0_SEG\[4\] VCC " "Pin \"DIG0_SEG\[4\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG0_SEG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG0_SEG\[3\] VCC " "Pin \"DIG0_SEG\[3\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG0_SEG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG0_SEG\[2\] VCC " "Pin \"DIG0_SEG\[2\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG0_SEG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG0_SEG\[1\] VCC " "Pin \"DIG0_SEG\[1\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG0_SEG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG0_SEG\[0\] VCC " "Pin \"DIG0_SEG\[0\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG0_SEG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG1_SEG\[7\] GND " "Pin \"DIG1_SEG\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG1_SEG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG1_SEG\[6\] GND " "Pin \"DIG1_SEG\[6\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG1_SEG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG1_SEG\[5\] VCC " "Pin \"DIG1_SEG\[5\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG1_SEG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG1_SEG\[4\] VCC " "Pin \"DIG1_SEG\[4\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG1_SEG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG1_SEG\[3\] VCC " "Pin \"DIG1_SEG\[3\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG1_SEG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG1_SEG\[2\] VCC " "Pin \"DIG1_SEG\[2\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG1_SEG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG1_SEG\[1\] VCC " "Pin \"DIG1_SEG\[1\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG1_SEG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG1_SEG\[0\] VCC " "Pin \"DIG1_SEG\[0\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG1_SEG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG2_SEG\[7\] GND " "Pin \"DIG2_SEG\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG2_SEG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG2_SEG\[6\] GND " "Pin \"DIG2_SEG\[6\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG2_SEG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG2_SEG\[5\] VCC " "Pin \"DIG2_SEG\[5\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG2_SEG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG2_SEG\[4\] VCC " "Pin \"DIG2_SEG\[4\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG2_SEG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG2_SEG\[3\] VCC " "Pin \"DIG2_SEG\[3\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG2_SEG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG2_SEG\[2\] VCC " "Pin \"DIG2_SEG\[2\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG2_SEG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG2_SEG\[1\] VCC " "Pin \"DIG2_SEG\[1\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG2_SEG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG2_SEG\[0\] VCC " "Pin \"DIG2_SEG\[0\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG2_SEG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG3_SEG\[7\] GND " "Pin \"DIG3_SEG\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG3_SEG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG3_SEG\[6\] GND " "Pin \"DIG3_SEG\[6\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG3_SEG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG3_SEG\[5\] VCC " "Pin \"DIG3_SEG\[5\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG3_SEG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG3_SEG\[4\] VCC " "Pin \"DIG3_SEG\[4\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG3_SEG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG3_SEG\[3\] VCC " "Pin \"DIG3_SEG\[3\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG3_SEG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG3_SEG\[2\] VCC " "Pin \"DIG3_SEG\[2\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG3_SEG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG3_SEG\[1\] VCC " "Pin \"DIG3_SEG\[1\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG3_SEG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG3_SEG\[0\] VCC " "Pin \"DIG3_SEG\[0\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG3_SEG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG4_SEG\[7\] GND " "Pin \"DIG4_SEG\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG4_SEG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG4_SEG\[6\] GND " "Pin \"DIG4_SEG\[6\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG4_SEG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG4_SEG\[5\] VCC " "Pin \"DIG4_SEG\[5\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG4_SEG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG4_SEG\[4\] VCC " "Pin \"DIG4_SEG\[4\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG4_SEG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG4_SEG\[3\] VCC " "Pin \"DIG4_SEG\[3\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG4_SEG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG4_SEG\[2\] VCC " "Pin \"DIG4_SEG\[2\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG4_SEG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG4_SEG\[1\] VCC " "Pin \"DIG4_SEG\[1\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG4_SEG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG4_SEG\[0\] VCC " "Pin \"DIG4_SEG\[0\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG4_SEG[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG5_SEG\[7\] GND " "Pin \"DIG5_SEG\[7\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG5_SEG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG5_SEG\[6\] GND " "Pin \"DIG5_SEG\[6\]\" is stuck at GND" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG5_SEG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG5_SEG\[5\] VCC " "Pin \"DIG5_SEG\[5\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG5_SEG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG5_SEG\[4\] VCC " "Pin \"DIG5_SEG\[4\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG5_SEG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG5_SEG\[3\] VCC " "Pin \"DIG5_SEG\[3\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG5_SEG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG5_SEG\[2\] VCC " "Pin \"DIG5_SEG\[2\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG5_SEG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG5_SEG\[1\] VCC " "Pin \"DIG5_SEG\[1\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG5_SEG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "DIG5_SEG\[0\] VCC " "Pin \"DIG5_SEG\[0\]\" is stuck at VCC" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG\[7..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1519257513550 "|Counter|DIG5_SEG[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1519257513550 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1519257513597 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1519257514034 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1519257514034 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_USER\[1\] " "No output dependent on input pin \"SW_USER\[1\]\"" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 240 -504 -336 256 "SW_USER" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519257514437 "|Counter|SW_USER[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW_USER\[0\] " "No output dependent on input pin \"SW_USER\[0\]\"" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 240 -504 -336 256 "SW_USER" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519257514437 "|Counter|SW_USER[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "fclk " "No output dependent on input pin \"fclk\"" {  } { { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 272 -504 -336 288 "fclk" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1519257514437 "|Counter|fclk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1519257514437 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51 " "Implemented 51 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1519257514437 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1519257514437 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1519257514437 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 57 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 57 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "676 " "Peak virtual memory: 676 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519257514613 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 21 15:58:34 2018 " "Processing ended: Wed Feb 21 15:58:34 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519257514613 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519257514613 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519257514613 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1519257514613 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1519257517879 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1519257517879 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 15:58:35 2018 " "Processing started: Wed Feb 21 15:58:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1519257517879 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1519257517879 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off LiveDesign -c LiveDesign " "Command: quartus_fit --read_settings_files=off --write_settings_files=off LiveDesign -c LiveDesign" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1519257517879 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1519257518003 ""}
{ "Info" "0" "" "Project  = LiveDesign" {  } {  } 0 0 "Project  = LiveDesign" 0 0 "Fitter" 0 0 1519257518003 ""}
{ "Info" "0" "" "Revision = LiveDesign" {  } {  } 0 0 "Revision = LiveDesign" 0 0 "Fitter" 0 0 1519257518003 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1519257518152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1519257518155 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "LiveDesign EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design LiveDesign" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1519257518704 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1519257518734 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1519257518734 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1519257518958 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG0_SEG\[7\] PIN_C5 " "Can't place node \"DIG0_SEG\[7\]\" -- illegal location assignment PIN_C5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG0_SEG[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG0_SEG\[7\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519114 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG0_SEG\[6\] PIN_A4 " "Can't place node \"DIG0_SEG\[6\]\" -- illegal location assignment PIN_A4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG0_SEG[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG0_SEG\[6\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519114 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG0_SEG\[5\] PIN_B5 " "Can't place node \"DIG0_SEG\[5\]\" -- illegal location assignment PIN_B5" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG0_SEG[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG0_SEG\[5\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519114 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG0_SEG\[4\] PIN_D3 " "Can't place node \"DIG0_SEG\[4\]\" -- illegal location assignment PIN_D3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG0_SEG[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG0_SEG\[4\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG0_SEG\[3\] PIN_C3 " "Can't place node \"DIG0_SEG\[3\]\" -- illegal location assignment PIN_C3" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG0_SEG[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG0_SEG\[3\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG0_SEG\[2\] PIN_B4 " "Can't place node \"DIG0_SEG\[2\]\" -- illegal location assignment PIN_B4" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG0_SEG[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG0_SEG\[2\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG0_SEG\[1\] PIN_B8 " "Can't place node \"DIG0_SEG\[1\]\" -- illegal location assignment PIN_B8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG0_SEG[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG0_SEG\[1\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG0_SEG\[0\] PIN_E7 " "Can't place node \"DIG0_SEG\[0\]\" -- illegal location assignment PIN_E7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG0_SEG[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG0_SEG\[0\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 712 560 741 728 "DIG0_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW_USER\[1\] PIN_C2 " "Can't place node \"SW_USER\[1\]\" -- illegal location assignment PIN_C2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW_USER[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_USER\[1\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 240 -504 -336 256 "SW_USER" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "SW_USER\[0\] PIN_D2 " "Can't place node \"SW_USER\[0\]\" -- illegal location assignment PIN_D2" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { SW_USER[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW_USER\[0\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 240 -504 -336 256 "SW_USER" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "fclk PIN_J16 " "Can't place node \"fclk\" -- illegal location assignment PIN_J16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { fclk } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "fclk" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 272 -504 -336 288 "fclk" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG1_SEG\[7\] PIN_D8 " "Can't place node \"DIG1_SEG\[7\]\" -- illegal location assignment PIN_D8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG1_SEG[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG1_SEG\[7\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG1_SEG\[6\] PIN_F9 " "Can't place node \"DIG1_SEG\[6\]\" -- illegal location assignment PIN_F9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG1_SEG[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG1_SEG\[6\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG1_SEG\[5\] PIN_A9 " "Can't place node \"DIG1_SEG\[5\]\" -- illegal location assignment PIN_A9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG1_SEG[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG1_SEG\[5\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG1_SEG\[4\] PIN_C6 " "Can't place node \"DIG1_SEG\[4\]\" -- illegal location assignment PIN_C6" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG1_SEG[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG1_SEG\[4\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG1_SEG\[3\] PIN_B7 " "Can't place node \"DIG1_SEG\[3\]\" -- illegal location assignment PIN_B7" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG1_SEG[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG1_SEG\[3\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG1_SEG\[2\] PIN_F8 " "Can't place node \"DIG1_SEG\[2\]\" -- illegal location assignment PIN_F8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG1_SEG[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG1_SEG\[2\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG1_SEG\[1\] PIN_B10 " "Can't place node \"DIG1_SEG\[1\]\" -- illegal location assignment PIN_B10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG1_SEG[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG1_SEG\[1\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG1_SEG\[0\] PIN_E10 " "Can't place node \"DIG1_SEG\[0\]\" -- illegal location assignment PIN_E10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG1_SEG[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG1_SEG\[0\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 584 560 741 600 "DIG1_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG2_SEG\[7\] PIN_A11 " "Can't place node \"DIG2_SEG\[7\]\" -- illegal location assignment PIN_A11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG2_SEG[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG2_SEG\[7\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG2_SEG\[6\] PIN_D9 " "Can't place node \"DIG2_SEG\[6\]\" -- illegal location assignment PIN_D9" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG2_SEG[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG2_SEG\[6\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519817 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG2_SEG\[5\] PIN_F11 " "Can't place node \"DIG2_SEG\[5\]\" -- illegal location assignment PIN_F11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG2_SEG[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG2_SEG\[5\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG2_SEG\[4\] PIN_C8 " "Can't place node \"DIG2_SEG\[4\]\" -- illegal location assignment PIN_C8" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG2_SEG[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG2_SEG\[4\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG2_SEG\[3\] PIN_D10 " "Can't place node \"DIG2_SEG\[3\]\" -- illegal location assignment PIN_D10" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG2_SEG[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG2_SEG\[3\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG2_SEG\[2\] PIN_C11 " "Can't place node \"DIG2_SEG\[2\]\" -- illegal location assignment PIN_C11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG2_SEG[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG2_SEG\[2\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG2_SEG\[1\] PIN_D12 " "Can't place node \"DIG2_SEG\[1\]\" -- illegal location assignment PIN_D12" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG2_SEG[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG2_SEG\[1\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG2_SEG\[0\] PIN_B11 " "Can't place node \"DIG2_SEG\[0\]\" -- illegal location assignment PIN_B11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG2_SEG[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG2_SEG\[0\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 456 560 741 472 "DIG2_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG3_SEG\[7\] PIN_E13 " "Can't place node \"DIG3_SEG\[7\]\" -- illegal location assignment PIN_E13" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG3_SEG[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG3_SEG\[7\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG3_SEG\[6\] PIN_A12 " "Can't place node \"DIG3_SEG\[6\]\" -- illegal location assignment PIN_A12" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG3_SEG[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG3_SEG\[6\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG3_SEG\[5\] PIN_C13 " "Can't place node \"DIG3_SEG\[5\]\" -- illegal location assignment PIN_C13" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG3_SEG[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG3_SEG\[5\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG3_SEG\[4\] PIN_C12 " "Can't place node \"DIG3_SEG\[4\]\" -- illegal location assignment PIN_C12" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG3_SEG[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG3_SEG\[4\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG3_SEG\[3\] PIN_E11 " "Can't place node \"DIG3_SEG\[3\]\" -- illegal location assignment PIN_E11" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG3_SEG[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG3_SEG\[3\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG3_SEG\[2\] PIN_B13 " "Can't place node \"DIG3_SEG\[2\]\" -- illegal location assignment PIN_B13" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG3_SEG[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG3_SEG\[2\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG3_SEG\[1\] PIN_A13 " "Can't place node \"DIG3_SEG\[1\]\" -- illegal location assignment PIN_A13" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG3_SEG[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG3_SEG\[1\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG3_SEG\[0\] PIN_D13 " "Can't place node \"DIG3_SEG\[0\]\" -- illegal location assignment PIN_D13" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG3_SEG[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG3_SEG\[0\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 328 560 741 344 "DIG3_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG4_SEG\[7\] PIN_D17 " "Can't place node \"DIG4_SEG\[7\]\" -- illegal location assignment PIN_D17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG4_SEG[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG4_SEG\[7\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG4_SEG\[6\] PIN_C14 " "Can't place node \"DIG4_SEG\[6\]\" -- illegal location assignment PIN_C14" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG4_SEG[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG4_SEG\[6\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG4_SEG\[5\] PIN_B15 " "Can't place node \"DIG4_SEG\[5\]\" -- illegal location assignment PIN_B15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG4_SEG[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG4_SEG\[5\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG4_SEG\[4\] PIN_B14 " "Can't place node \"DIG4_SEG\[4\]\" -- illegal location assignment PIN_B14" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG4_SEG[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG4_SEG\[4\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG4_SEG\[3\] PIN_B16 " "Can't place node \"DIG4_SEG\[3\]\" -- illegal location assignment PIN_B16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG4_SEG[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG4_SEG\[3\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519833 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG4_SEG\[2\] PIN_C17 " "Can't place node \"DIG4_SEG\[2\]\" -- illegal location assignment PIN_C17" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG4_SEG[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG4_SEG\[2\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519848 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG4_SEG\[1\] PIN_C15 " "Can't place node \"DIG4_SEG\[1\]\" -- illegal location assignment PIN_C15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG4_SEG[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG4_SEG\[1\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519848 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG4_SEG\[0\] PIN_D14 " "Can't place node \"DIG4_SEG\[0\]\" -- illegal location assignment PIN_D14" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG4_SEG[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG4_SEG\[0\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 200 560 741 216 "DIG4_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519848 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG5_SEG\[7\] PIN_F14 " "Can't place node \"DIG5_SEG\[7\]\" -- illegal location assignment PIN_F14" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG5_SEG[7] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG5_SEG\[7\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519848 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG5_SEG\[6\] PIN_C16 " "Can't place node \"DIG5_SEG\[6\]\" -- illegal location assignment PIN_C16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG5_SEG[6] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG5_SEG\[6\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519848 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG5_SEG\[5\] PIN_E14 " "Can't place node \"DIG5_SEG\[5\]\" -- illegal location assignment PIN_E14" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG5_SEG[5] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG5_SEG\[5\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519848 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG5_SEG\[4\] PIN_F13 " "Can't place node \"DIG5_SEG\[4\]\" -- illegal location assignment PIN_F13" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG5_SEG[4] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG5_SEG\[4\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519848 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG5_SEG\[3\] PIN_D15 " "Can't place node \"DIG5_SEG\[3\]\" -- illegal location assignment PIN_D15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG5_SEG[3] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG5_SEG\[3\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519848 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG5_SEG\[2\] PIN_E15 " "Can't place node \"DIG5_SEG\[2\]\" -- illegal location assignment PIN_E15" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG5_SEG[2] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG5_SEG\[2\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519848 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG5_SEG\[1\] PIN_G14 " "Can't place node \"DIG5_SEG\[1\]\" -- illegal location assignment PIN_G14" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG5_SEG[1] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG5_SEG\[1\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519848 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "DIG5_SEG\[0\] PIN_E16 " "Can't place node \"DIG5_SEG\[0\]\" -- illegal location assignment PIN_E16" {  } { { "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga/17.0/quartus/bin64/pin_planner.ppl" { DIG5_SEG[0] } } } { "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DIG5_SEG\[0\]" } } } } { "Counter.bdf" "" { Schematic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/Counter.bdf" { { 72 560 741 88 "DIG5_SEG" "" } } } } { "temporary_test_loc" "" { Generic "D:/127BL_FPGA_Labs-mine/127BL_FPGA_Labs-mine/Labs/Virgin/Lab_4_1/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1519257519848 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1519257519848 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1519257519926 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1519257519926 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 52 s 2 s Quartus Prime " "Quartus Prime Fitter was unsuccessful. 52 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "899 " "Peak virtual memory: 899 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1519257520833 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 21 15:58:40 2018 " "Processing ended: Wed Feb 21 15:58:40 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1519257520833 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1519257520833 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1519257520833 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519257520833 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 54 s 59 s " "Quartus Prime Full Compilation was unsuccessful. 54 errors, 59 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1519257521626 ""}
