Repo dedicated to a class final project, I will learn vhdl from scratch and leave all learning code I write in ./learning.

Hopefully at the end, I'm able to code pong for an fpga (BASYS2).
