Verilator Tree Dump (format 0x3900) from <e139583> to <e140109>
     NETLIST 0x55a8ab6bff80 <e1> {a0}
    1: MODULE 0x55a8abae7150 <e40603> {c5}  TOP  L1 [P]
    1:2: VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2: VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2: VAR 0x55a8abae79c0 <e40618> {c9} @dt=0x55a8ab6dff80@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae7d60 <e40624> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae84a0 <e40636> {c14} @dt=0x55a8ab6dff80@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae8be0 <e40648> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2: VAR 0x55a8abae8f80 <e40654> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2: VAR 0x55a8abae96c0 <e40666> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2: VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2: VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2: VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2: VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2: VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2: VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2: VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2: VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2: VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2: VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2: VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2: VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2: VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2: VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2: VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2: VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2: VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2: VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2: VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2: VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2: VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2: VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2: VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2: VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2: VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2: VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2: VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2: VAR 0x55a8abc16180 <e36002> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2: VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2: VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2: VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2: VAR 0x55a8abc16780 <e36006> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2: VAR 0x55a8abc16900 <e36007> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2: VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2: VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2: VAR 0x55a8abc16d80 <e36010> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2: VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2: VAR 0x55a8abc17080 <e36012> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2: VAR 0x55a8abc17200 <e36013> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2: VAR 0x55a8abc17380 <e36014> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2: VAR 0x55a8abc17500 <e36015> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2: VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2: VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2: VAR 0x55a8abc17980 <e36018> {c105} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2: VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2: VAR 0x55a8abc17c80 <e36020> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2: VAR 0x55a8abc17e00 <e36021> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2: VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2: VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2: VAR 0x55a8abc18280 <e36024> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2: VAR 0x55a8abc18400 <e36025> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2: VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2: VAR 0x55a8abc18880 <e36028> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2: VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2: VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2: VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2: VAR 0x55a8abc18e80 <e36032> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2: VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2: VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2: VAR 0x55a8abc19300 <e36035> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2: VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2: VAR 0x55a8abc19600 <e36037> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2: VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2: VAR 0x55a8abc19900 <e36039> {c128} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2: VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2: VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2: VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2: VAR 0x55a8abc19f00 <e36043> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2: VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2: VAR 0x55a8abc1a380 <e36046> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2: VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2: VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2: VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2: VAR 0x55a8abc1a980 <e36050> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2: VAR 0x55a8abc1ab00 <e36051> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2: VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2: VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2: VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2: VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2: VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2: VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2: VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2: VAR 0x55a8abc1b700 <e36059> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2: VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2: VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2: VAR 0x55a8abc1bb80 <e36062> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2: VAR 0x55a8abc1bd00 <e36063> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2: VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2: VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2: VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2: VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2: VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2: VAR 0x55a8abc3e7a0 <e38673> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2: VAR 0x55a8abc3e920 <e38674> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2: VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2: VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2: VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2: VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2: VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2: VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2: VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2: VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2: TOPSCOPE 0x55a8abd3ede0 <e54576> {c5}
    1:2:2: SCOPE 0x55a8abd38840 <e54574> {c5}  TOP
    1:2: VAR 0x55a8ac2f4bd0 <e95698> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: VAR 0x55a8ab6dcbd0 <e95806> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: VAR 0x55a8ac304030 <e96334> {c8} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2: VAR 0x55a8ac310d40 <e96416> {c7} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: VAR 0x55a8ac3109b0 <e98838> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x55a8ac02aa20 <e101829> {c5}  traceInitThis [SLOW] [STATICU]
    1:2:3: CCALL 0x55a8abbf8660 <e78976> {c5} traceInitThis__1 => CFUNC 0x55a8ac07e510 <e101835> {c5}  traceInitThis__1 [SLOW] [STATICU]
    1:2: CFUNC 0x55a8abff4f30 <e101831> {c5}  traceFullThis [SLOW] [STATICU]
    1:2:3: CCALL 0x55a8abd5d230 <e99601> {c5} traceFullThis__1 => CFUNC 0x55a8ac2d3e20 <e101871> {c5}  traceFullThis__1 [SLOW] [STATICU]
    1:2:4: ASSIGN 0x55a8ac358600 <e100829> {c5} @dt=0x55a8ac342490@(G/w32)
    1:2:4:1: CONST 0x55a8ac3586c0 <e100827> {c5} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:4:2: VARREF 0x55a8ac358830 <e100828> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x55a8ac042f60 <e101833> {c5}  traceChgThis [STATICU]
    1:2:3: IF 0x55a8ac30b520 <e99652> {c88}
    1:2:3:1: AND 0x55a8ac3359b0 <e102189> {c88} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8ac33bd20 <e102185> {c88} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55a8ac2d59c0 <e102186> {c88} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55a8ac2d3fd0 <e124813> {c88} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55a8ac3a9c70 <e114183> {c88} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55a8ac30b0e0 <e114173> {c88} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55a8ac2d5690 <e114174> {c88} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2: CCALL 0x55a8ac2d5c00 <e99656> {c5} traceChgThis__2 => CFUNC 0x55a8ac2d5a80 <e101873> {c5}  traceChgThis__2 [STATICU]
    1:2:3: IF 0x55a8ac2f2d00 <e99737> {c53}
    1:2:3:1: AND 0x55a8ac3350f0 <e102207> {c53} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8abd5c890 <e102203> {c53} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55a8ac2f2c40 <e102204> {c53} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: OR 0x55a8ac2d2d20 <e102192> {c53} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x55a8ac2d2e70 <e124820> {c53} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: SHIFTR 0x55a8ac3a9fb0 <e114217> {c53} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x55a8ac2f3f10 <e114207> {c53} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x55a8ac2f4350 <e114208> {c53} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2: SHIFTR 0x55a8ac3aa150 <e114234> {c53} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55a8ac2f24d0 <e114224> {c53} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55a8ac2f2910 <e114225> {c53} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:2: CCALL 0x55a8ac2d6110 <e99740> {c5} traceChgThis__3 => CFUNC 0x55a8ac2d5f60 <e101875> {c5}  traceChgThis__3 [STATICU]
    1:2:3: IF 0x55a8ac2d7310 <e99848> {c30}
    1:2:3:1: AND 0x55a8ac335450 <e102227> {c30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8abd5d050 <e102223> {c30} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55a8ac2d7250 <e102224> {c30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: OR 0x55a8ac32fd00 <e102212> {c30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x55a8ac32f4d0 <e102210> {c30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:1:1: VARREF 0x55a8ac2d4420 <e124827> {c30} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2: SHIFTR 0x55a8ac3aa490 <e114268> {c30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: VARREF 0x55a8ac2d4b90 <e114258> {c30} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2:2: CONST 0x55a8ac32f1a0 <e114259> {c30} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:1:2: SHIFTR 0x55a8ac3aa630 <e114285> {c30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x55a8ac32f590 <e114275> {c30} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x55a8ac32f9d0 <e114276> {c30} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:2:2: SHIFTR 0x55a8ac3aa7d0 <e114302> {c30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55a8ac32fdc0 <e114292> {c30} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55a8ac2d6f20 <e114293> {c30} @dt=0x55a8ab701890@(G/w32)  32'h9
    1:2:3:2: CCALL 0x55a8ac2d7590 <e99851> {c5} traceChgThis__4 => CFUNC 0x55a8ac2d73e0 <e101877> {c5}  traceChgThis__4 [STATICU]
    1:2:3: IF 0x55a8ac2d8970 <e99905> {c74}
    1:2:3:1: AND 0x55a8ac335570 <e102243> {c74} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8ac2feb40 <e102239> {c74} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55a8ac2d88b0 <e102240> {c74} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55a8ac2d79d0 <e124834> {c74} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55a8ac3aab10 <e114336> {c74} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55a8ac2d8140 <e114326> {c74} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55a8ac2d8580 <e114327> {c74} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:2: CCALL 0x55a8ac30bf70 <e99908> {c5} traceChgThis__5 => CFUNC 0x55a8ac30bdc0 <e101879> {c5}  traceChgThis__5 [STATICU]
    1:2:3: IF 0x55a8ac329de0 <e100018> {c77}
    1:2:3:1: AND 0x55a8ac2fd6b0 <e102263> {c77} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8ac2fe850 <e102259> {c77} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55a8ac329d20 <e102260> {c77} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: OR 0x55a8ac30ddf0 <e102248> {c77} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:1: OR 0x55a8ac30d5c0 <e102246> {c77} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:1:1: VARREF 0x55a8ac30c7c0 <e124841> {c77} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2: SHIFTR 0x55a8ac3aae50 <e114370> {c77} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:1:2:1: VARREF 0x55a8ac30ce50 <e114360> {c77} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:1:2:2: CONST 0x55a8ac30d290 <e114361> {c77} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:2:1:2: SHIFTR 0x55a8ac3aaff0 <e114387> {c77} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:2:1: VARREF 0x55a8ac30d680 <e114377> {c77} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2:2: CONST 0x55a8ac30dac0 <e114378> {c77} @dt=0x55a8ab701890@(G/w32)  32'h7
    1:2:3:1:2:2: SHIFTR 0x55a8ac3ab190 <e114404> {c77} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55a8ac30deb0 <e114394> {c77} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55a8ac30e2f0 <e114395> {c77} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:2: CCALL 0x55a8ac32a060 <e100021> {c5} traceChgThis__6 => CFUNC 0x55a8ac329eb0 <e101881> {c5}  traceChgThis__6 [STATICU]
    1:2:3: IF 0x55a8ac32b850 <e100077> {c164}
    1:2:3:1: AND 0x55a8ac2fea30 <e102279> {c164} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8ac2fd430 <e102275> {c164} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55a8ac32b790 <e102276> {c164} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55a8ac32a8b0 <e124848> {c164} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55a8ac3ab4d0 <e114438> {c164} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55a8ac32b020 <e114428> {c164} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55a8ac32b460 <e114429> {c164} @dt=0x55a8ab701890@(G/w32)  32'h5
    1:2:3:2: CCALL 0x55a8ac32bad0 <e100080> {c5} traceChgThis__7 => CFUNC 0x55a8ac32b920 <e101883> {c5}  traceChgThis__7 [STATICU]
    1:2:3: IF 0x55a8ac32cfc0 <e100136> {c103}
    1:2:3:1: AND 0x55a8ac3002e0 <e102295> {c103} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8ac3360c0 <e102291> {c103} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55a8ac32cf00 <e102292> {c103} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55a8ac32c020 <e124855> {c103} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55a8ac3ab810 <e114472> {c103} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55a8ac32c790 <e114462> {c103} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55a8ac32cbd0 <e114463> {c103} @dt=0x55a8ab701890@(G/w32)  32'h6
    1:2:3:2: CCALL 0x55a8ac2d8dc0 <e100139> {c5} traceChgThis__8 => CFUNC 0x55a8ac2d8c10 <e101885> {c5}  traceChgThis__8 [STATICU]
    1:2:3: IF 0x55a8ac2dd3e0 <e100221> {c75}
    1:2:3:1: AND 0x55a8ac300400 <e102311> {c75} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8abd5be70 <e102307> {c75} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55a8ac2dd320 <e102308> {c75} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55a8ac2dc440 <e124862> {c75} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55a8ac3abc90 <e114506> {c75} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55a8ac2dcbb0 <e114496> {c75} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55a8ac2dcff0 <e114497> {c75} @dt=0x55a8ab701890@(G/w32)  32'h7
    1:2:3:2: CCALL 0x55a8ac2dd660 <e100224> {c5} traceChgThis__9 => CFUNC 0x55a8ac2dd4b0 <e101887> {c5}  traceChgThis__9 [STATICU]
    1:2:3: IF 0x55a8ac2deb70 <e100280> {c35}
    1:2:3:1: AND 0x55a8ac334fd0 <e102327> {c35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8ac2fa500 <e102323> {c35} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55a8ac2deab0 <e102324> {c35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55a8ac2ddbd0 <e124869> {c35} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55a8ac3abfd0 <e114540> {c35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55a8ac2de340 <e114530> {c35} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55a8ac2de780 <e114531> {c35} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:2: CCALL 0x55a8ac2d9b00 <e100283> {c5} traceChgThis__10 => CFUNC 0x55a8ac2dec70 <e101889> {c5}  traceChgThis__10 [STATICU]
    1:2:3: IF 0x55a8ac2e1df0 <e100365> {c27}
    1:2:3:1: AND 0x55a8ac334d90 <e102343> {c27} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8ac2fa6e0 <e102339> {c27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55a8ac2e1d30 <e102340> {c27} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55a8ac2e0e50 <e124876> {c27} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55a8ac3ac310 <e114574> {c27} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55a8ac2e15c0 <e114564> {c27} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55a8ac2e1a00 <e114565> {c27} @dt=0x55a8ab701890@(G/w32)  32'h9
    1:2:3:2: CCALL 0x55a8ac2e20d0 <e100368> {c5} traceChgThis__11 => CFUNC 0x55a8ac2e1ef0 <e101891> {c5}  traceChgThis__11 [STATICU]
    1:2:3: IF 0x55a8ac2e3c00 <e100430> {c159}
    1:2:3:1: AND 0x55a8ac334eb0 <e102359> {c159} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8ac33df10 <e102355> {c159} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55a8ac2e3b40 <e102356> {c159} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: VARREF 0x55a8ac2e2c60 <e124883> {c159} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2: SHIFTR 0x55a8ac3ac650 <e114608> {c159} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55a8ac2e33d0 <e114598> {c159} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55a8ac2e3810 <e114599> {c159} @dt=0x55a8ab701890@(G/w32)  32'ha
    1:2:3:2: CCALL 0x55a8ac2e3ee0 <e100433> {c5} traceChgThis__12 => CFUNC 0x55a8ac2e3d00 <e101893> {c5}  traceChgThis__12 [STATICU]
    1:2:3: IF 0x55a8ac2e5210 <e100468> {l13}
    1:2:3:1: AND 0x55a8ac3f56d0 <e124903> {l13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac3f5440 <e124895> {l13} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2: VARREF 0x55a8ac2e4aa0 <e124896> {l13} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x55a8ac2e54f0 <e100471> {c5} traceChgThis__13 => CFUNC 0x55a8ac2e5310 <e101895> {c5}  traceChgThis__13 [STATICU]
    1:2:3: IF 0x55a8ac2e5fa0 <e100498> {c28}
    1:2:3:1: AND 0x55a8ac3f5b00 <e124925> {c28} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac3f5870 <e124917> {c28} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:2: VARREF 0x55a8ac2e5830 <e124918> {c28} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x55a8ac2e6250 <e100501> {c5} traceChgThis__14 => CFUNC 0x55a8ac2e6070 <e101897> {c5}  traceChgThis__14 [STATICU]
    1:2:3: IF 0x55a8ac2ee750 <e100637> {c82}
    1:2:3:1: AND 0x55a8ac2ffc30 <e102403> {c82} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8ac338310 <e102399> {c82} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: OR 0x55a8ac2ee690 <e102400> {c82} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: SHIFTR 0x55a8ac3acb30 <e114659> {c82} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:1: VARREF 0x55a8ac2ed7b0 <e114649> {c82} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:1:2: CONST 0x55a8ac2edbf0 <e114650> {c82} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2: SHIFTR 0x55a8ac3accd0 <e114676> {c82} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: VARREF 0x55a8ac2edf20 <e114666> {c82} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:1:2:2:2: CONST 0x55a8ac2ee360 <e114667> {c82} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:2: CCALL 0x55a8ac2eea30 <e100640> {c5} traceChgThis__15 => CFUNC 0x55a8ac2ee850 <e101899> {c5}  traceChgThis__15 [STATICU]
    1:2:3: IF 0x55a8ac2f1940 <e100671> {c23}
    1:2:3:1: AND 0x55a8ac3f5f30 <e124947> {c23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac3f5ca0 <e124939> {c23} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:1:2: VARREF 0x55a8ac2f1130 <e124940> {c23} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x55a8ac2f1c20 <e100674> {c5} traceChgThis__16 => CFUNC 0x55a8ac2f1a40 <e101901> {c5}  traceChgThis__16 [STATICU]
    1:2:3: IF 0x55a8ac353eb0 <e100723> {c72}
    1:2:3:1: AND 0x55a8ac3f6360 <e124969> {c72} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac3f60d0 <e124961> {c72} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:1:2: VARREF 0x55a8ac353740 <e124962> {c72} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x55a8ac354100 <e100726> {c5} traceChgThis__17 => CFUNC 0x55a8ac353f80 <e101903> {c5}  traceChgThis__17 [STATICU]
    1:2:3: IF 0x55a8ac354d60 <e100755> {c86}
    1:2:3:1: AND 0x55a8ac3f6790 <e124991> {c86} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac3f6500 <e124983> {c86} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:1:2: VARREF 0x55a8ac3545f0 <e124984> {c86} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: CCALL 0x55a8ac354fb0 <e100758> {c5} traceChgThis__18 => CFUNC 0x55a8ac354e30 <e101905> {c5}  traceChgThis__18 [STATICU]
    1:2:3: CCALL 0x55a8ac356d60 <e100789> {c5} traceChgThis__19 => CFUNC 0x55a8ac356be0 <e101907> {c5}  traceChgThis__19 [STATICU]
    1:2:4: ASSIGN 0x55a8ac358540 <e100829> {c5} @dt=0x55a8ac342490@(G/w32)
    1:2:4:1: CONST 0x55a8ac3582f0 <e100827> {c5} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:4:2: VARREF 0x55a8ac3581d0 <e100828> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x55a8ac07e510 <e101835> {c5}  traceInitThis__1 [SLOW] [STATICU]
    1:2:3: TRACEDECL 0x55a8ac0b0b50 <e78980> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk
    1:2:3: TRACEDECL 0x55a8ac09b560 <e78989> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset
    1:2:3: TRACEDECL 0x55a8ac07cef0 <e78999> {c9} @dt=0x55a8ab6dff80@(G/w1)  active
    1:2:3: TRACEDECL 0x55a8ac07ec30 <e79009> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0
    1:2:3: TRACEDECL 0x55a8ac07d450 <e79019> {c13} @dt=0x55a8ab701890@(G/w32)  address
    1:2:3: TRACEDECL 0x55a8ac0c3b80 <e79029> {c14} @dt=0x55a8ab6dff80@(G/w1)  write
    1:2:3: TRACEDECL 0x55a8ac0c3fa0 <e79039> {c15} @dt=0x55a8ab6dff80@(G/w1)  read
    1:2:3: TRACEDECL 0x55a8ac0c43c0 <e79049> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest
    1:2:3: TRACEDECL 0x55a8ac0c47e0 <e79059> {c17} @dt=0x55a8ab701890@(G/w32)  writedata
    1:2:3: TRACEDECL 0x55a8ac0c4c00 <e79069> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable
    1:2:3: TRACEDECL 0x55a8ac0c5020 <e79079> {c20} @dt=0x55a8ab701890@(G/w32)  readdata
    1:2:3: TRACEDECL 0x55a8ac0c5440 <e79089> {c7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus clk
    1:2:3: TRACEDECL 0x55a8ac0c5860 <e79099> {c8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus reset
    1:2:3: TRACEDECL 0x55a8ac0c5c80 <e79109> {c9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus active
    1:2:3: TRACEDECL 0x55a8ac0c60a0 <e79119> {c10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_v0
    1:2:3: TRACEDECL 0x55a8ac0c64c0 <e79129> {c13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus address
    1:2:3: TRACEDECL 0x55a8ac0c68e0 <e79139> {c14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus write
    1:2:3: TRACEDECL 0x55a8ac0c6d00 <e79149> {c15} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus read
    1:2:3: TRACEDECL 0x55a8ac0c7120 <e79159> {c16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus waitrequest
    1:2:3: TRACEDECL 0x55a8ac0c7540 <e79169> {c17} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus writedata
    1:2:3: TRACEDECL 0x55a8ac0c7960 <e79179> {c19} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus byteenable
    1:2:3: TRACEDECL 0x55a8ac0c7d80 <e79189> {c20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus readdata
    1:2:3: TRACEDECL 0x55a8ac0c81a0 <e79199> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus internal_clk
    1:2:3: TRACEDECL 0x55a8ac0c85c0 <e79209> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus STALL
    1:2:3: TRACEDECL 0x55a8ac0c89e0 <e79219> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_prime
    1:2:3: TRACEDECL 0x55a8ac0c8e00 <e79229> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_fetch
    1:2:3: TRACEDECL 0x55a8ac0c9220 <e79239> {c29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_plus_four_fetch
    1:2:3: TRACEDECL 0x55a8ac0c9640 <e79249> {c30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_mux_1_out
    1:2:3: TRACEDECL 0x55a8ac0c9a60 <e79259> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_fetch
    1:2:3: TRACEDECL 0x55a8ac0c9e80 <e79269> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_src_decode
    1:2:3: TRACEDECL 0x55a8ac0ca2a0 <e79279> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_write_decode
    1:2:3: TRACEDECL 0x55a8ac0ca6c0 <e79289> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_to_register_decode
    1:2:3: TRACEDECL 0x55a8ac0caae0 <e79299> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_write_decode
    1:2:3: TRACEDECL 0x55a8ac0caf00 <e79309> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus ALU_src_B_decode
    1:2:3: TRACEDECL 0x55a8ac0cb320 <e79319> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus register_destination_decode
    1:2:3: TRACEDECL 0x55a8ac0cb740 <e79329> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus branch_decode
    1:2:3: TRACEDECL 0x55a8ac0cbb60 <e79339> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus equal_decode
    1:2:3: TRACEDECL 0x55a8ac0cbf80 <e79349> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus ALU_function_decode
    1:2:3: TRACEDECL 0x55a8ac0cc3a0 <e79359> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_decode
    1:2:3: TRACEDECL 0x55a8ac0cc7c0 <e79369> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus using_HI_LO_decode
    1:2:3: TRACEDECL 0x55a8ac0ccbe0 <e79379> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus j_instruction_decode
    1:2:3: TRACEDECL 0x55a8ac0cd000 <e79389> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HI_register_write_decode
    1:2:3: TRACEDECL 0x55a8ac0cd420 <e79399> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus LO_register_write_decode
    1:2:3: TRACEDECL 0x55a8ac0cd840 <e79409> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_decode
    1:2:3: TRACEDECL 0x55a8ac0cdc60 <e79419> {c53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_branch_decode
    1:2:3: TRACEDECL 0x55a8ac0ce080 <e79429> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus instruction_decode
    1:2:3: TRACEDECL 0x55a8ac0ce4a0 <e79439> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x55a8ac0ce8c0 <e79449> {c57} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus op
    1:2:3: TRACEDECL 0x55a8ac0cece0 <e79459> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus read_address_1
    1:2:3: TRACEDECL 0x55a8ac0cf100 <e79469> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rs_decode
    1:2:3: TRACEDECL 0x55a8ac0cf520 <e79479> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus read_address_2
    1:2:3: TRACEDECL 0x55a8ac0cf940 <e79489> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rt_decode
    1:2:3: TRACEDECL 0x55a8ac0cfd60 <e79499> {c65} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rd_decode
    1:2:3: TRACEDECL 0x55a8ac0d0180 <e79509> {c67} @dt=0x55a8ab71f930@(G/w16)  mips_cpu_bus immediate
    1:2:3: TRACEDECL 0x55a8ac0d05a0 <e79519> {c69} @dt=0x55a8ab7217e0@(G/w26)  mips_cpu_bus j_offset
    1:2:3: TRACEDECL 0x55a8ac0d09c0 <e79529> {c72} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file_output_LO_decode
    1:2:3: TRACEDECL 0x55a8ac0d0de0 <e79539> {c73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file_output_HI_decode
    1:2:3: TRACEDECL 0x55a8ac0d1200 <e79549> {c74} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus shifter_output_decode
    1:2:3: TRACEDECL 0x55a8ac0d1620 <e79559> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file_output_A_decode
    1:2:3: TRACEDECL 0x55a8ac0d1a40 <e79569> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file_output_B_decode
    1:2:3: TRACEDECL 0x55a8ac0d1e60 <e79579> {c77} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_decode
    1:2:3: TRACEDECL 0x55a8ac0d2280 <e79589> {c78} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_B_decode
    1:2:3: TRACEDECL 0x55a8ac0d26d0 <e79599> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus sign_imm_decode
    1:2:3: TRACEDECL 0x55a8ac0d2b80 <e79609> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus comparator_1
    1:2:3: TRACEDECL 0x55a8ac0d3030 <e79619> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus comparator_2
    1:2:3: TRACEDECL 0x55a8ac0d34d0 <e79629> {c82} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus j_program_counter_decode
    1:2:3: TRACEDECL 0x55a8ac0d39b0 <e79639> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus register_destination_execute
    1:2:3: TRACEDECL 0x55a8ac0d3e90 <e79649> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_to_register_execute
    1:2:3: TRACEDECL 0x55a8ac0d4340 <e79659> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_write_execute
    1:2:3: TRACEDECL 0x55a8ac0d47c0 <e79669> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_execute
    1:2:3: TRACEDECL 0x55a8ac0d4c80 <e79679> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus ALU_src_B_execute
    1:2:3: TRACEDECL 0x55a8ac0d5130 <e79689> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus ALU_function_execute
    1:2:3: TRACEDECL 0x55a8ac0d5600 <e79699> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HI_register_write_execute
    1:2:3: TRACEDECL 0x55a8ac0d5ae0 <e79709> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus LO_register_write_execute
    1:2:3: TRACEDECL 0x55a8ac0d5fa0 <e79719> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_write_execute
    1:2:3: TRACEDECL 0x55a8ac0d63f0 <e79729> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x55a8ac0d6890 <e79739> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus j_instruction_execute
    1:2:3: TRACEDECL 0x55a8ac0d6d80 <e79749> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus using_HI_LO_execute
    1:2:3: TRACEDECL 0x55a8ac0d7290 <e79759> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_execute
    1:2:3: TRACEDECL 0x55a8ac0d7740 <e79769> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus op_execute
    1:2:3: TRACEDECL 0x55a8ac0d7bc0 <e79779> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_execute
    1:2:3: TRACEDECL 0x55a8ac0d8070 <e79789> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_B_execute
    1:2:3: TRACEDECL 0x55a8ac0d84c0 <e79799> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_ALU_execute
    1:2:3: TRACEDECL 0x55a8ac0d8970 <e79809> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_B_ALU_execute
    1:2:3: TRACEDECL 0x55a8ac0d8e20 <e79819> {c105} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus write_data_execute
    1:2:3: TRACEDECL 0x55a8ac0d92d0 <e79829> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_output_execute
    1:2:3: TRACEDECL 0x55a8ac0d9790 <e79839> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_HI_output_execute
    1:2:3: TRACEDECL 0x55a8ac0d9c60 <e79849> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_LO_output_execute
    1:2:3: TRACEDECL 0x55a8ac0da140 <e79859> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rs_execute
    1:2:3: TRACEDECL 0x55a8ac0da5c0 <e79869> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rt_execute
    1:2:3: TRACEDECL 0x55a8ac0daa40 <e79879> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rd_execute
    1:2:3: TRACEDECL 0x55a8ac0daec0 <e79889> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus sign_imm_execute
    1:2:3: TRACEDECL 0x55a8ac0db360 <e79899> {c113} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_plus_eight_execute
    1:2:3: TRACEDECL 0x55a8ac0db840 <e79909> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_plus_four_execute
    1:2:3: TRACEDECL 0x55a8ac0dbda0 <e79919> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus j_program_counter_execute
    1:2:3: TRACEDECL 0x55a8ac0dc200 <e79929> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_write_memory
    1:2:3: TRACEDECL 0x55a8ac0dc6c0 <e79939> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_memory
    1:2:3: TRACEDECL 0x55a8ac0dcba0 <e79949> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_to_register_memory
    1:2:3: TRACEDECL 0x55a8ac0dd090 <e79959> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_write_memory
    1:2:3: TRACEDECL 0x55a8ac0dd520 <e79969> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HI_register_write_memory
    1:2:3: TRACEDECL 0x55a8ac0dda00 <e79979> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus LO_register_write_memory
    1:2:3: TRACEDECL 0x55a8ac0ddea0 <e79989> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_memory
    1:2:3: TRACEDECL 0x55a8ac0de350 <e79999> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus j_instruction_memory
    1:2:3: TRACEDECL 0x55a8ac0de860 <e80009> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_memory
    1:2:3: TRACEDECL 0x55a8ac0ded10 <e80019> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus op_memory
    1:2:3: TRACEDECL 0x55a8ac0df130 <e80029> {c128} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus byteenable_memory
    1:2:3: TRACEDECL 0x55a8ac0df5e0 <e80039> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_output_memory
    1:2:3: TRACEDECL 0x55a8ac0dfa90 <e80049> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_HI_output_memory
    1:2:3: TRACEDECL 0x55a8ac0dff40 <e80059> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_LO_output_memory
    1:2:3: TRACEDECL 0x55a8ac0e03f0 <e80069> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus write_data_memory
    1:2:3: TRACEDECL 0x55a8ac0e08c0 <e80079> {c135} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_output_memory_resolved
    1:2:3: TRACEDECL 0x55a8ac0e0da0 <e80089> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus j_program_counter_memory
    1:2:3: TRACEDECL 0x55a8ac0e12b0 <e80099> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_ALU_memory
    1:2:3: TRACEDECL 0x55a8ac0e1710 <e80109> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_write_writeback
    1:2:3: TRACEDECL 0x55a8ac0e1bf0 <e80119> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HI_register_write_writeback
    1:2:3: TRACEDECL 0x55a8ac0e20d0 <e80129> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus LO_register_write_writeback
    1:2:3: TRACEDECL 0x55a8ac0e25b0 <e80139> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_to_register_writeback
    1:2:3: TRACEDECL 0x55a8ac0e2a90 <e80149> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_writeback
    1:2:3: TRACEDECL 0x55a8ac0e2f70 <e80159> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus op_writeback
    1:2:3: TRACEDECL 0x55a8ac0e33c0 <e80169> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus byteenable_writeback
    1:2:3: TRACEDECL 0x55a8ac0e3870 <e80179> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_ALU_writeback
    1:2:3: TRACEDECL 0x55a8ac0e3d40 <e80189> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_writeback
    1:2:3: TRACEDECL 0x55a8ac0e4220 <e80199> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus result_writeback
    1:2:3: TRACEDECL 0x55a8ac0e46c0 <e80209> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_HI_output_writeback
    1:2:3: TRACEDECL 0x55a8ac0e4ba0 <e80219> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_LO_output_writeback
    1:2:3: TRACEDECL 0x55a8ac0e5080 <e80229> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_output_writeback
    1:2:3: TRACEDECL 0x55a8ac0e5530 <e80239> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus read_data_writeback
    1:2:3: TRACEDECL 0x55a8ac0e59c0 <e80249> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus read_data_writeback_filtered
    1:2:3: TRACEDECL 0x55a8ac0e5e70 <e80259> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus stall_fetch
    1:2:3: TRACEDECL 0x55a8ac0e6350 <e80269> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus stall_decode
    1:2:3: TRACEDECL 0x55a8ac0e6800 <e80279> {c161} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus forward_A_decode
    1:2:3: TRACEDECL 0x55a8ac0e6cb0 <e80289> {c162} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus forward_B_decode
    1:2:3: TRACEDECL 0x55a8ac0e7150 <e80299> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus flush_execute_register
    1:2:3: TRACEDECL 0x55a8ac0e7610 <e80309> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus forward_A_execute
    1:2:3: TRACEDECL 0x55a8ac0e7ac0 <e80319> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus forward_B_execute
    1:2:3: TRACEDECL 0x55a8ac0e7fd0 <e80329> {c168} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus data_address
    1:2:3: TRACEDECL 0x55a8ac0e8480 <e80339> {c169} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus data_write
    1:2:3: TRACEDECL 0x55a8ac0e8900 <e80349> {c170} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus data_read
    1:2:3: TRACEDECL 0x55a8ac0e8d80 <e80359> {c172} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus instr_address
    1:2:3: TRACEDECL 0x55a8ac0e9230 <e80369> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus data_read_write
    1:2:3: TRACEDECL 0x55a8ac0e9690 <e80379> {l3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_file clk
    1:2:3: TRACEDECL 0x55a8ac0e9b70 <e80389> {l4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_file pipelined
    1:2:3: TRACEDECL 0x55a8ac0ea050 <e80399> {l5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_file write_enable
    1:2:3: TRACEDECL 0x55a8ac0ea4a0 <e80409> {l5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_file HI_write_enable
    1:2:3: TRACEDECL 0x55a8ac0ea980 <e80419> {l5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_file LO_write_enable
    1:2:3: TRACEDECL 0x55a8ac0eae60 <e80429> {l6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus register_file read_address_1
    1:2:3: TRACEDECL 0x55a8ac0eb340 <e80439> {l6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus register_file read_address_2
    1:2:3: TRACEDECL 0x55a8ac0eb820 <e80449> {l6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus register_file write_address
    1:2:3: TRACEDECL 0x55a8ac0ebd80 <e80459> {l7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file write_data
    1:2:3: TRACEDECL 0x55a8ac0ec1d0 <e80469> {l7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file HI_write_data
    1:2:3: TRACEDECL 0x55a8ac0ec6b0 <e80479> {l7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file LO_write_data
    1:2:3: TRACEDECL 0x55a8ac0ecc10 <e80489> {l8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file read_data_1
    1:2:3: TRACEDECL 0x55a8ac0ed0e0 <e80499> {l8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file read_data_2
    1:2:3: TRACEDECL 0x55a8ac0ed5b0 <e80509> {l9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file read_data_LO
    1:2:3: TRACEDECL 0x55a8ac0eda80 <e80519> {l9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file read_data_HI
    1:2:3: TRACEDECL 0x55a8ac0eded0 <e80529> {l10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file read_register_2
    1:2:3: TRACEDECL 0x55a8ac0ee430 <e80539> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus register_file registers
    1:2:3: TRACEDECL 0x55a8ac0ee8f0 <e80549> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file HI_reg
    1:2:3: TRACEDECL 0x55a8ac0eedb0 <e80559> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file LO_reg
    1:2:3: TRACEDECL 0x55a8ac0ef220 <e80569> {l28} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_file modified_write_clk
    1:2:3: TRACEDECL 0x55a8ac0ef710 <e80579> {k2} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus pc clk
    1:2:3: TRACEDECL 0x55a8ac0efbb0 <e80589> {k3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus pc address_input
    1:2:3: TRACEDECL 0x55a8ac0f0090 <e80599> {k4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus pc enable
    1:2:3: TRACEDECL 0x55a8ac0f0510 <e80609> {k5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus pc reset
    1:2:3: TRACEDECL 0x55a8ac0f0990 <e80619> {k6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus pc halt
    1:2:3: TRACEDECL 0x55a8ac0f0e30 <e80629> {k7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus pc address_output
    1:2:3: TRACEDECL 0x55a8ac0f12d0 <e80639> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus plus_four_adder a
    1:2:3: TRACEDECL 0x55a8ac0f17a0 <e80649> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus plus_four_adder b
    1:2:3: TRACEDECL 0x55a8ac0f1c70 <e80659> {d4} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus plus_four_adder z
    1:2:3: TRACEDECL 0x55a8ac0f2130 <e80669> {i3} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus program_counter_multiplexer BUS_WIDTH
    1:2:3: TRACEDECL 0x55a8ac0f2670 <e80679> {i6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_multiplexer control
    1:2:3: TRACEDECL 0x55a8ac0f2b70 <e80689> {i7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_multiplexer input_0
    1:2:3: TRACEDECL 0x55a8ac0f3070 <e80699> {i8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_multiplexer input_1
    1:2:3: TRACEDECL 0x55a8ac0f3570 <e80709> {i10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_multiplexer resolved
    1:2:3: TRACEDECL 0x55a8ac0f3a80 <e80719> {i3} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus program_counter_multiplexer_two BUS_WIDTH
    1:2:3: TRACEDECL 0x55a8ac0f3f90 <e80729> {i6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_multiplexer_two control
    1:2:3: TRACEDECL 0x55a8ac0f4490 <e80739> {i7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_multiplexer_two input_0
    1:2:3: TRACEDECL 0x55a8ac0f4990 <e80749> {i8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_multiplexer_two input_1
    1:2:3: TRACEDECL 0x55a8ac0f4e90 <e80759> {i10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_multiplexer_two resolved
    1:2:3: TRACEDECL 0x55a8ac0f53f0 <e80769> {o3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus fetch_decode_register clk
    1:2:3: TRACEDECL 0x55a8ac0f5850 <e80779> {o4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus fetch_decode_register enable
    1:2:3: TRACEDECL 0x55a8ac0f5d30 <e80789> {o5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus fetch_decode_register clear
    1:2:3: TRACEDECL 0x55a8ac0f6210 <e80799> {o6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus fetch_decode_register reset
    1:2:3: TRACEDECL 0x55a8ac0f66b0 <e80809> {o8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus fetch_decode_register HALT_fetch
    1:2:3: TRACEDECL 0x55a8ac0f6bb0 <e80819> {o9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus fetch_decode_register HALT_decode
    1:2:3: TRACEDECL 0x55a8ac0f6fd0 <e80829> {o11} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus fetch_decode_register program_counter_plus_four_fetch
    1:2:3: TRACEDECL 0x55a8ac0f7550 <e80839> {o13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus fetch_decode_register program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x55a8ac0f7a30 <e80849> {f3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus control_unit instruction
    1:2:3: TRACEDECL 0x55a8ac0f7f10 <e80859> {f5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus control_unit register_write
    1:2:3: TRACEDECL 0x55a8ac0f8400 <e80869> {f6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus control_unit memory_to_register
    1:2:3: TRACEDECL 0x55a8ac0f8920 <e80879> {f7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus control_unit memory_write
    1:2:3: TRACEDECL 0x55a8ac0f8de0 <e80889> {f8} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus control_unit ALU_src_B
    1:2:3: TRACEDECL 0x55a8ac0f92d0 <e80899> {f9} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus control_unit register_destination
    1:2:3: TRACEDECL 0x55a8ac0f97b0 <e80909> {f10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus control_unit branch
    1:2:3: TRACEDECL 0x55a8ac0f9c80 <e80919> {f11} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus control_unit ALU_function
    1:2:3: TRACEDECL 0x55a8ac0fa1a0 <e80929> {f12} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus control_unit program_counter_multiplexer_jump
    1:2:3: TRACEDECL 0x55a8ac0fa690 <e80939> {f13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus control_unit j_instruction
    1:2:3: TRACEDECL 0x55a8ac0fab70 <e80949> {f14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus control_unit LO_register_write
    1:2:3: TRACEDECL 0x55a8ac0fb050 <e80959> {f15} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus control_unit HI_register_write
    1:2:3: TRACEDECL 0x55a8ac0fb5b0 <e80969> {f16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus control_unit using_HI_LO
    1:2:3: TRACEDECL 0x55a8ac0fba70 <e80979> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus control_unit op
    1:2:3: TRACEDECL 0x55a8ac0fbf30 <e80989> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus control_unit rt
    1:2:3: TRACEDECL 0x55a8ac0fc400 <e80999> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus control_unit funct
    1:2:3: TRACEDECL 0x55a8ac0fc8e0 <e81009> {g3} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus reg_output_comparator op
    1:2:3: TRACEDECL 0x55a8ac0fcdc0 <e81019> {g4} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus reg_output_comparator rt
    1:2:3: TRACEDECL 0x55a8ac0fd290 <e81029> {g5} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus reg_output_comparator a
    1:2:3: TRACEDECL 0x55a8ac0fd760 <e81039> {g6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus reg_output_comparator b
    1:2:3: TRACEDECL 0x55a8ac0fdc30 <e81049> {g7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus reg_output_comparator c
    1:2:3: TRACEDECL 0x55a8ac0fe110 <e81059> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus adder_decode a
    1:2:3: TRACEDECL 0x55a8ac0fe5c0 <e81069> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus adder_decode b
    1:2:3: TRACEDECL 0x55a8ac0fea70 <e81079> {d4} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus adder_decode z
    1:2:3: TRACEDECL 0x55a8ac0feec0 <e81089> {m3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register clk
    1:2:3: TRACEDECL 0x55a8ac0ff3a0 <e81099> {m4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register clear
    1:2:3: TRACEDECL 0x55a8ac0ff880 <e81109> {m5} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register reset
    1:2:3: TRACEDECL 0x55a8ac0ffd30 <e81119> {m8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register register_write_decode
    1:2:3: TRACEDECL 0x55a8ac100250 <e81129> {m9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register memory_to_register_decode
    1:2:3: TRACEDECL 0x55a8ac100770 <e81139> {m10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register memory_write_decode
    1:2:3: TRACEDECL 0x55a8ac100d20 <e81149> {m11} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus decode_execute_register ALU_src_B_decode
    1:2:3: TRACEDECL 0x55a8ac1011a0 <e81159> {m12} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus decode_execute_register register_destination_decode
    1:2:3: TRACEDECL 0x55a8ac101680 <e81169> {m13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register HI_register_write_decode
    1:2:3: TRACEDECL 0x55a8ac101bb0 <e81179> {m14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register LO_register_write_decode
    1:2:3: TRACEDECL 0x55a8ac1020d0 <e81189> {m15} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus decode_execute_register ALU_function_decode
    1:2:3: TRACEDECL 0x55a8ac1025b0 <e81199> {m16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register program_counter_multiplexer_jump_decode
    1:2:3: TRACEDECL 0x55a8ac102b30 <e81209> {m17} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register j_instruction_decode
    1:2:3: TRACEDECL 0x55a8ac1030e0 <e81219> {m18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register using_HI_LO_decode
    1:2:3: TRACEDECL 0x55a8ac1035d0 <e81229> {m19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register HALT_decode
    1:2:3: TRACEDECL 0x55a8ac103ac0 <e81239> {m20} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus decode_execute_register op_decode
    1:2:3: TRACEDECL 0x55a8ac103f80 <e81249> {m22} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register register_write_execute
    1:2:3: TRACEDECL 0x55a8ac104440 <e81259> {m23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register memory_to_register_execute
    1:2:3: TRACEDECL 0x55a8ac104960 <e81269> {m24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register memory_write_execute
    1:2:3: TRACEDECL 0x55a8ac104f10 <e81279> {m25} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus decode_execute_register ALU_src_B_execute
    1:2:3: TRACEDECL 0x55a8ac105390 <e81289> {m26} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus decode_execute_register register_destination_execute
    1:2:3: TRACEDECL 0x55a8ac105870 <e81299> {m27} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register HI_register_write_execute
    1:2:3: TRACEDECL 0x55a8ac105da0 <e81309> {m28} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register LO_register_write_execute
    1:2:3: TRACEDECL 0x55a8ac1062c0 <e81319> {m29} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus decode_execute_register ALU_function_execute
    1:2:3: TRACEDECL 0x55a8ac106810 <e81329> {m30} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x55a8ac106d90 <e81339> {m31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register j_instruction_execute
    1:2:3: TRACEDECL 0x55a8ac1072a0 <e81349> {m32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register using_HI_LO_execute
    1:2:3: TRACEDECL 0x55a8ac107840 <e81359> {m33} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus decode_execute_register HALT_execute
    1:2:3: TRACEDECL 0x55a8ac107d30 <e81369> {m34} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus decode_execute_register op_execute
    1:2:3: TRACEDECL 0x55a8ac108230 <e81379> {m36} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus decode_execute_register Rs_decode
    1:2:3: TRACEDECL 0x55a8ac108730 <e81389> {m37} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus decode_execute_register Rt_decode
    1:2:3: TRACEDECL 0x55a8ac108c30 <e81399> {m38} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus decode_execute_register Rd_decode
    1:2:3: TRACEDECL 0x55a8ac109140 <e81409> {m39} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus decode_execute_register sign_imm_decode
    1:2:3: TRACEDECL 0x55a8ac109640 <e81419> {m41} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus decode_execute_register Rs_execute
    1:2:3: TRACEDECL 0x55a8ac109b30 <e81429> {m42} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus decode_execute_register Rt_execute
    1:2:3: TRACEDECL 0x55a8ac10a030 <e81439> {m43} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus decode_execute_register Rd_execute
    1:2:3: TRACEDECL 0x55a8ac10a540 <e81449> {m44} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus decode_execute_register sign_imm_execute
    1:2:3: TRACEDECL 0x55a8ac10aa40 <e81459> {m47} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus decode_execute_register src_A_decode
    1:2:3: TRACEDECL 0x55a8ac10af30 <e81469> {m48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus decode_execute_register src_B_decode
    1:2:3: TRACEDECL 0x55a8ac10b3b0 <e81479> {m49} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus decode_execute_register program_counter_plus_four_decode
    1:2:3: TRACEDECL 0x55a8ac10b8e0 <e81489> {m50} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus decode_execute_register j_program_counter_decode
    1:2:3: TRACEDECL 0x55a8ac10be40 <e81499> {m52} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus decode_execute_register src_A_execute
    1:2:3: TRACEDECL 0x55a8ac10c330 <e81509> {m53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus decode_execute_register src_B_execute
    1:2:3: TRACEDECL 0x55a8ac10c810 <e81519> {m54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus decode_execute_register program_counter_plus_four_execute
    1:2:3: TRACEDECL 0x55a8ac10cd40 <e81529> {m55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus decode_execute_register j_program_counter_execute
    1:2:3: TRACEDECL 0x55a8ac10d270 <e81539> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus plus_four_adder_execute a
    1:2:3: TRACEDECL 0x55a8ac10d750 <e81549> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus plus_four_adder_execute b
    1:2:3: TRACEDECL 0x55a8ac10dc20 <e81559> {d4} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus plus_four_adder_execute z
    1:2:3: TRACEDECL 0x55a8ac10e110 <e81569> {j3} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus write_register_execute_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55a8ac10e5d0 <e81579> {j6} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus write_register_execute_mux control
    1:2:3: TRACEDECL 0x55a8ac10ead0 <e81589> {j7} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_execute_mux input_0
    1:2:3: TRACEDECL 0x55a8ac10efd0 <e81599> {j8} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_execute_mux input_1
    1:2:3: TRACEDECL 0x55a8ac10f4d0 <e81609> {j9} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_execute_mux input_2
    1:2:3: TRACEDECL 0x55a8ac10f9d0 <e81619> {j10} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_execute_mux input_3
    1:2:3: TRACEDECL 0x55a8ac10fed0 <e81629> {j12} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_execute_mux resolved
    1:2:3: TRACEDECL 0x55a8ac1103d0 <e81639> {q2} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus alu_input_mux ALU_src_B_execute
    1:2:3: TRACEDECL 0x55a8ac1108d0 <e81649> {q3} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus alu_input_mux forward_one_execute
    1:2:3: TRACEDECL 0x55a8ac110dd0 <e81659> {q4} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus alu_input_mux forward_two_execute
    1:2:3: TRACEDECL 0x55a8ac1112c0 <e81669> {q6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux read_data_1_reg
    1:2:3: TRACEDECL 0x55a8ac1117a0 <e81679> {q7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux result_writeback
    1:2:3: TRACEDECL 0x55a8ac111c90 <e81689> {q8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux ALU_output_memory
    1:2:3: TRACEDECL 0x55a8ac112190 <e81699> {q9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux LO_result_writeback
    1:2:3: TRACEDECL 0x55a8ac112690 <e81709> {q10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux ALU_LO_output_memory
    1:2:3: TRACEDECL 0x55a8ac112b80 <e81719> {q11} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux read_data_2_reg
    1:2:3: TRACEDECL 0x55a8ac113070 <e81729> {q12} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux ALU_HI_output_memory
    1:2:3: TRACEDECL 0x55a8ac113570 <e81739> {q13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux HI_result_writeback
    1:2:3: TRACEDECL 0x55a8ac113a60 <e81749> {q14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux sign_imm_execute
    1:2:3: TRACEDECL 0x55a8ac113f20 <e81759> {q15} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux program_counter_plus_eight_execute
    1:2:3: TRACEDECL 0x55a8ac114430 <e81769> {q17} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux src_A_ALU_execute
    1:2:3: TRACEDECL 0x55a8ac114920 <e81779> {q18} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux src_B_ALU_execute
    1:2:3: TRACEDECL 0x55a8ac114e10 <e81789> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux src_mux_input_0
    1:2:3: TRACEDECL 0x55a8ac115360 <e81799> {e4} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus alu ALU_operation
    1:2:3: TRACEDECL 0x55a8ac115810 <e81809> {e5} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu input_1
    1:2:3: TRACEDECL 0x55a8ac115cc0 <e81819> {e6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu input_2
    1:2:3: TRACEDECL 0x55a8ac116170 <e81829> {e8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu ALU_output
    1:2:3: TRACEDECL 0x55a8ac116630 <e81839> {e9} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu ALU_HI_output
    1:2:3: TRACEDECL 0x55a8ac116b00 <e81849> {e10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu ALU_LO_output
    1:2:3: TRACEDECL 0x55a8ac116fd0 <e81859> {e14} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus alu shift_amount
    1:2:3: TRACEDECL 0x55a8ac1174b0 <e81869> {e15} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu sign_extened_input_1
    1:2:3: TRACEDECL 0x55a8ac117990 <e81879> {e16} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu sign_extened_input_2
    1:2:3: TRACEDECL 0x55a8ac117e50 <e81889> {e17} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu extended_input_1
    1:2:3: TRACEDECL 0x55a8ac118310 <e81899> {e18} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu extended_input_2
    1:2:3: TRACEDECL 0x55a8ac1187e0 <e81909> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu ALU_HI_LO_output
    1:2:3: TRACEDECL 0x55a8ac118c80 <e81919> {n3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register clk
    1:2:3: TRACEDECL 0x55a8ac119160 <e81929> {n4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register reset
    1:2:3: TRACEDECL 0x55a8ac119670 <e81939> {n7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register register_write_execute
    1:2:3: TRACEDECL 0x55a8ac119b90 <e81949> {n8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register memory_to_register_execute
    1:2:3: TRACEDECL 0x55a8ac11a0b0 <e81959> {n9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register memory_write_execute
    1:2:3: TRACEDECL 0x55a8ac11a5d0 <e81969> {n10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register HI_register_write_execute
    1:2:3: TRACEDECL 0x55a8ac11ab00 <e81979> {n11} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register LO_register_write_execute
    1:2:3: TRACEDECL 0x55a8ac11b000 <e81989> {n12} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x55a8ac11b5e0 <e81999> {n13} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register j_instruction_execute
    1:2:3: TRACEDECL 0x55a8ac11bb40 <e82009> {n14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register HALT_execute
    1:2:3: TRACEDECL 0x55a8ac11c030 <e82019> {n15} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus execute_memory_register op_execute
    1:2:3: TRACEDECL 0x55a8ac11c540 <e82029> {n16} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus execute_memory_register src_A_ALU_execute
    1:2:3: TRACEDECL 0x55a8ac11c9b0 <e82039> {n18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register register_write_memory
    1:2:3: TRACEDECL 0x55a8ac11ce70 <e82049> {n19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register memory_to_register_memory
    1:2:3: TRACEDECL 0x55a8ac11d390 <e82059> {n20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register memory_write_memory
    1:2:3: TRACEDECL 0x55a8ac11d8b0 <e82069> {n21} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register HI_register_write_memory
    1:2:3: TRACEDECL 0x55a8ac11dde0 <e82079> {n22} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register LO_register_write_memory
    1:2:3: TRACEDECL 0x55a8ac11e2e0 <e82089> {n23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register program_counter_multiplexer_jump_memory
    1:2:3: TRACEDECL 0x55a8ac11e8c0 <e82099> {n24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register j_instruction_memory
    1:2:3: TRACEDECL 0x55a8ac11ee60 <e82109> {n25} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus execute_memory_register HALT_memory
    1:2:3: TRACEDECL 0x55a8ac11f350 <e82119> {n26} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus execute_memory_register op_memory
    1:2:3: TRACEDECL 0x55a8ac11f860 <e82129> {n27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus execute_memory_register src_A_ALU_memory
    1:2:3: TRACEDECL 0x55a8ac11fd70 <e82139> {n30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus execute_memory_register ALU_output_execute
    1:2:3: TRACEDECL 0x55a8ac1201d0 <e82149> {n31} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus execute_memory_register ALU_HI_output_execute
    1:2:3: TRACEDECL 0x55a8ac1206e0 <e82159> {n32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus execute_memory_register ALU_LO_output_execute
    1:2:3: TRACEDECL 0x55a8ac120c90 <e82169> {n33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus execute_memory_register write_data_execute
    1:2:3: TRACEDECL 0x55a8ac1210f0 <e82179> {n34} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus execute_memory_register write_register_execute
    1:2:3: TRACEDECL 0x55a8ac1215b0 <e82189> {n35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus execute_memory_register j_program_counter_execute
    1:2:3: TRACEDECL 0x55a8ac121b10 <e82199> {n37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus execute_memory_register ALU_output_memory
    1:2:3: TRACEDECL 0x55a8ac121fd0 <e82209> {n38} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus execute_memory_register ALU_HI_output_memory
    1:2:3: TRACEDECL 0x55a8ac1224e0 <e82219> {n39} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus execute_memory_register ALU_LO_output_memory
    1:2:3: TRACEDECL 0x55a8ac122a90 <e82229> {n40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus execute_memory_register write_data_memory
    1:2:3: TRACEDECL 0x55a8ac122ef0 <e82239> {n41} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus execute_memory_register write_register_memory
    1:2:3: TRACEDECL 0x55a8ac123410 <e82249> {n42} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus execute_memory_register j_program_counter_memory
    1:2:3: TRACEDECL 0x55a8ac123930 <e82259> {r3} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus memory_filter op_writeback
    1:2:3: TRACEDECL 0x55a8ac123df0 <e82269> {r4} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus memory_filter byteenable_writeback
    1:2:3: TRACEDECL 0x55a8ac1242e0 <e82279> {r5} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_filter src_A_writeback
    1:2:3: TRACEDECL 0x55a8ac1247d0 <e82289> {r6} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_filter read_data_writeback
    1:2:3: TRACEDECL 0x55a8ac124ce0 <e82299> {r7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_filter reset
    1:2:3: TRACEDECL 0x55a8ac125220 <e82309> {r8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_filter filtered_output_writeback
    1:2:3: TRACEDECL 0x55a8ac125710 <e82319> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_filter temp_filtered
    1:2:3: TRACEDECL 0x55a8ac125bf0 <e82329> {p3} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_writeback_register clk
    1:2:3: TRACEDECL 0x55a8ac126090 <e82339> {p4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_writeback_register reset
    1:2:3: TRACEDECL 0x55a8ac126570 <e82349> {p7} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_writeback_register register_write_memory
    1:2:3: TRACEDECL 0x55a8ac126af0 <e82359> {p8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_writeback_register memory_to_register_memory
    1:2:3: TRACEDECL 0x55a8ac127020 <e82369> {p9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_writeback_register HI_register_write_memory
    1:2:3: TRACEDECL 0x55a8ac127550 <e82379> {p10} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_writeback_register LO_register_write_memory
    1:2:3: TRACEDECL 0x55a8ac127a60 <e82389> {p11} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_writeback_register HALT_memory
    1:2:3: TRACEDECL 0x55a8ac127f50 <e82399> {p12} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus memory_writeback_register op_memory
    1:2:3: TRACEDECL 0x55a8ac128470 <e82409> {p13} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus memory_writeback_register byteenable_memory
    1:2:3: TRACEDECL 0x55a8ac128a20 <e82419> {p14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_writeback_register src_A_ALU_memory
    1:2:3: TRACEDECL 0x55a8ac128ea0 <e82429> {p17} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_writeback_register register_write_writeback
    1:2:3: TRACEDECL 0x55a8ac129380 <e82439> {p18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_writeback_register memory_to_register_writeback
    1:2:3: TRACEDECL 0x55a8ac1298b0 <e82449> {p19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_writeback_register HI_register_write_writeback
    1:2:3: TRACEDECL 0x55a8ac129de0 <e82459> {p20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_writeback_register LO_register_write_writeback
    1:2:3: TRACEDECL 0x55a8ac12a340 <e82469> {p21} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_writeback_register HALT_writeback
    1:2:3: TRACEDECL 0x55a8ac12a830 <e82479> {p22} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus memory_writeback_register op_writeback
    1:2:3: TRACEDECL 0x55a8ac12ad40 <e82489> {p23} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus memory_writeback_register byteenable_writeback
    1:2:3: TRACEDECL 0x55a8ac12b250 <e82499> {p24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_writeback_register src_A_ALU_writeback
    1:2:3: TRACEDECL 0x55a8ac12b760 <e82509> {p27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_writeback_register ALU_output_memory
    1:2:3: TRACEDECL 0x55a8ac12bc80 <e82519> {p28} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus memory_writeback_register write_register_memory
    1:2:3: TRACEDECL 0x55a8ac12c1a0 <e82529> {p29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_writeback_register ALU_HI_output_memory
    1:2:3: TRACEDECL 0x55a8ac12c6b0 <e82539> {p30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_writeback_register ALU_LO_output_memory
    1:2:3: TRACEDECL 0x55a8ac12cbc0 <e82549> {p32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_writeback_register ALU_output_writeback
    1:2:3: TRACEDECL 0x55a8ac12d0e0 <e82559> {p33} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus memory_writeback_register write_register_writeback
    1:2:3: TRACEDECL 0x55a8ac12d610 <e82569> {p34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_writeback_register ALU_HI_output_writeback
    1:2:3: TRACEDECL 0x55a8ac12db40 <e82579> {p35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_writeback_register ALU_LO_output_writeback
    1:2:3: TRACEDECL 0x55a8ac12e020 <e82589> {i3} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus writeback_mux BUS_WIDTH
    1:2:3: TRACEDECL 0x55a8ac12e4f0 <e82599> {i6} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus writeback_mux control
    1:2:3: TRACEDECL 0x55a8ac12e9b0 <e82609> {i7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus writeback_mux input_0
    1:2:3: TRACEDECL 0x55a8ac12ee80 <e82619> {i8} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus writeback_mux input_1
    1:2:3: TRACEDECL 0x55a8ac12f350 <e82629> {i10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus writeback_mux resolved
    1:2:3: TRACEDECL 0x55a8ac12f830 <e82639> {h2} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit branch_decode
    1:2:3: TRACEDECL 0x55a8ac12fd00 <e82649> {h3} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus hazard_unit Rs_decode
    1:2:3: TRACEDECL 0x55a8ac1301c0 <e82659> {h4} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus hazard_unit Rt_decode
    1:2:3: TRACEDECL 0x55a8ac130690 <e82669> {h5} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus hazard_unit Rs_execute
    1:2:3: TRACEDECL 0x55a8ac130b60 <e82679> {h6} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus hazard_unit Rt_execute
    1:2:3: TRACEDECL 0x55a8ac131020 <e82689> {h7} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus hazard_unit write_register_execute
    1:2:3: TRACEDECL 0x55a8ac131560 <e82699> {h8} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit memory_to_register_execute
    1:2:3: TRACEDECL 0x55a8ac131a60 <e82709> {h9} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit register_write_execute
    1:2:3: TRACEDECL 0x55a8ac131f60 <e82719> {h10} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus hazard_unit write_register_memory
    1:2:3: TRACEDECL 0x55a8ac132460 <e82729> {h11} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit memory_to_register_memory
    1:2:3: TRACEDECL 0x55a8ac132960 <e82739> {h12} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit register_write_memory
    1:2:3: TRACEDECL 0x55a8ac132e60 <e82749> {h13} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus hazard_unit write_register_writeback
    1:2:3: TRACEDECL 0x55a8ac133360 <e82759> {h14} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit register_write_writeback
    1:2:3: TRACEDECL 0x55a8ac133840 <e82769> {h15} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit program_counter_multiplexer_jump_execute
    1:2:3: TRACEDECL 0x55a8ac133da0 <e82779> {h16} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit HI_register_write_memory
    1:2:3: TRACEDECL 0x55a8ac134290 <e82789> {h17} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit LO_register_write_memory
    1:2:3: TRACEDECL 0x55a8ac1347a0 <e82799> {h18} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit LO_register_write_writeback
    1:2:3: TRACEDECL 0x55a8ac134cb0 <e82809> {h19} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit HI_register_write_writeback
    1:2:3: TRACEDECL 0x55a8ac1351a0 <e82819> {h20} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit using_HI_LO_execute
    1:2:3: TRACEDECL 0x55a8ac135700 <e82829> {h22} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit stall_fetch
    1:2:3: TRACEDECL 0x55a8ac135ba0 <e82839> {h23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit stall_decode
    1:2:3: TRACEDECL 0x55a8ac1360b0 <e82849> {h24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit forward_register_file_output_A_decode
    1:2:3: TRACEDECL 0x55a8ac1365e0 <e82859> {h25} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit forward_register_file_output_B_decode
    1:2:3: TRACEDECL 0x55a8ac136af0 <e82869> {h26} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit flush_execute_register
    1:2:3: TRACEDECL 0x55a8ac136fd0 <e82879> {h27} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus hazard_unit forward_register_file_output_A_execute
    1:2:3: TRACEDECL 0x55a8ac137500 <e82889> {h28} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus hazard_unit forward_register_file_output_B_execute
    1:2:3: TRACEDECL 0x55a8ac137990 <e82899> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit lwstall
    1:2:3: TRACEDECL 0x55a8ac137ea0 <e82909> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit branchstall
    1:2: CFUNC 0x55a8ac2fc330 <e101837> {l36}  _sequent__TOP__1 [STATICU]
    1:2:2: VAR 0x55a8ac13b9c0 <e102165> {l13} @dt=0x55a8ac13b780@(G/w5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2: VAR 0x55a8ac168a70 <e102167> {l13} @dt=0x55a8ab701890@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:2: VAR 0x55a8ac16f1c0 <e102169> {l13} @dt=0x55a8ac15b470@(G/w1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: ASSIGNPRE 0x55a8ac156c60 <e102451> {l31} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: CONST 0x55a8ac176890 <e92278> {l31} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2: VARREF 0x55a8ac16e760 <e102450> {l31} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55a8ac16f1c0 <e102169> {l13} @dt=0x55a8ac15b470@(G/w1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: COMMENT 0x55a8ac19b560 <e95786> {l30}  ALWAYS
    1:2:3: IF 0x55a8ac091040 <e95788> {l31}
    1:2:3:1: VARREF 0x55a8ac090ee0 <e102452> {l31} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x55a8ac0914c0 <e74515> {l31} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: VARREF 0x55a8ac091580 <e38700> {l31} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:2:2: VARREF 0x55a8ac163fc0 <e92310> {l31} @dt=0x55a8ab701890@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55a8ac168a70 <e102167> {l13} @dt=0x55a8ab701890@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x55a8ac156a20 <e102458> {l31} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: CONST 0x55a8ac176a50 <e102456> {l31} @dt=0x55a8ac33c3d0@(G/nwu32/1)  1'h1
    1:2:3:2:2: VARREF 0x55a8ac16eeb0 <e102457> {l31} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55a8ac16f1c0 <e102169> {l13} @dt=0x55a8ac15b470@(G/w1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x55a8ac159110 <e102468> {l31} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1: VARREF 0x55a8ac0918c0 <e102462> {l31} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:2:2: VARREF 0x55a8ac169010 <e102467> {l31} @dt=0x55a8ac3392c0@(G/wu32/5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [LV] => VAR 0x55a8ac13b9c0 <e102165> {l13} @dt=0x55a8ac13b780@(G/w5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: COMMENT 0x55a8ab9e0620 <e95794> {l31}  ALWAYSPOST
    1:2:3: IF 0x55a8ac155ca0 <e95796> {l31}
    1:2:3:1: VARREF 0x55a8ac15b130 <e102469> {l31} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x55a8ac16f1c0 <e102169> {l13} @dt=0x55a8ac15b470@(G/w1)  __Vdlyvset__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2: ASSIGN 0x55a8ac146400 <e92309> {l31} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: VARREF 0x55a8ac15b350 <e92307> {l31} @dt=0x55a8ab701890@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x55a8ac168a70 <e102167> {l13} @dt=0x55a8ab701890@(G/w32)  __Vdlyvval__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3:2:2: ARRAYSEL 0x55a8ac1567e0 <e92308> {l31} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:1: VARREF 0x55a8ac091760 <e92295> {l31} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [LV] => VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:2:2:2: VARREF 0x55a8ac1645f0 <e102470> {l31} @dt=0x55a8ac3392c0@(G/wu32/5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 [RV] <- VAR 0x55a8ac13b9c0 <e102165> {l13} @dt=0x55a8ac13b780@(G/w5)  __Vdlyvdim0__mips_cpu_bus__DOT__register_file__DOT__registers__v0 BLOCKTEMP
    1:2:3: ASSIGNW 0x55a8abd8c670 <e95066> {l23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: ARRAYSEL 0x55a8abd8c730 <e38689> {l23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: VARREF 0x55a8abd8c7f0 <e27126> {l23} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: CONST 0x55a8abd8c910 <e102474> {l23} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h2
    1:2:3:2: VARREF 0x55a8abd8ca80 <e38690> {l23} @dt=0x55a8ab701890@(G/w32)  register_v0 [LV] => VAR 0x55a8abae7d60 <e40624> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2: CFUNC 0x55a8ac2f6f50 <e101839> {n57}  _sequent__TOP__2 [STATICU]
    1:2:2: VAR 0x55a8ac1537e0 <e102170> {c31} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch BLOCKTEMP
    1:2:3: ASSIGNPRE 0x55a8ac148440 <e102477> {k14} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: VARREF 0x55a8ac1482f0 <e102475> {k14} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3:2: VARREF 0x55a8ac148170 <e102476> {k14} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x55a8ac1537e0 <e102170> {c31} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch BLOCKTEMP
    1:2:3: COMMENT 0x55a8ac2fbe50 <e96007> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b66b0 <e96009> {n57} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac162790 <e89397> {n57} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: CCAST 0x55a8ac4473a0 <e133158> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0b45a0 <e133153> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0b6770 <e89394> {n57} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55a8ac0ba480 <e89395> {n76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x55a8abc17980 <e36018> {c105} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:3:2: VARREF 0x55a8abd5f3d0 <e97545> {n57} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory [LV] => VAR 0x55a8abc19f00 <e36043> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3: COMMENT 0x55a8ac2fbf30 <e96015> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a8390 <e96017> {m73} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac168cb0 <e89205> {m73} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: OR 0x55a8ac0a13b0 <e102481> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac447540 <e133167> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0a1470 <e133162> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: CCAST 0x55a8ac4476e0 <e133176> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac0a1590 <e133171> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0a8450 <e89202> {m73} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:1:3: VARREF 0x55a8ac0acfb0 <e89203> {m97} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2: VARREF 0x55a8abd5f4f0 <e97551> {m73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [LV] => VAR 0x55a8abc18400 <e36025> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3: COMMENT 0x55a8ac2f82d0 <e96023> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a7550 <e102492> {m69} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1: COND 0x55a8ac15cae0 <e102490> {m69} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1:1: OR 0x55a8ac0a4b90 <e102484> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac447880 <e133185> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0a4c50 <e133180> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: CCAST 0x55a8ac447a20 <e133194> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac0a4db0 <e133189> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0a7610 <e102488> {m69} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:1:3: CCAST 0x55a8ac447bc0 <e133203> {m93} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:3:1: VARREF 0x55a8ac0ac230 <e133198> {m93} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2: VARREF 0x55a8abd5f610 <e102491> {m69} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [LV] => VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3: COMMENT 0x55a8ac2f83b0 <e96031> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b6e40 <e102498> {n59} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac156120 <e102496> {n59} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac156d80 <e102494> {n59} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac447d60 <e133212> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0b1ba0 <e133207> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac447f00 <e133221> {n72} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0b96d0 <e133216> {n72} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x55a8abc16d80 <e36010> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:3:2: VARREF 0x55a8abd5f730 <e102497> {n59} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [LV] => VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3: COMMENT 0x55a8ac2f8490 <e96039> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0c0840 <e102504> {p48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac146e20 <e102502> {p48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac152a90 <e102500> {p48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac4480a0 <e133230> {p39} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0be7a0 <e133225> {p39} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac448240 <e133239> {p64} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0c2e40 <e133234> {p64} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x55a8abc19600 <e36037> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:3:2: VARREF 0x55a8abd5f850 <e102503> {p48} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [LV] => VAR 0x55a8abc1ab00 <e36051> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3: COMMENT 0x55a8ac2fc060 <e96047> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a6650 <e102515> {m65} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1: COND 0x55a8ac168e60 <e102513> {m65} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:1: OR 0x55a8ac0a1e50 <e102507> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac4483e0 <e133248> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0a1f10 <e133243> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: CCAST 0x55a8ac448580 <e133257> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac0a2030 <e133252> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0a6710 <e102511> {m65} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:1:3: CCAST 0x55a8ac448720 <e133266> {m89} @dt=0x55a8ac33c7e0@(G/wu32/2) sz32
    1:2:3:1:3:1: VARREF 0x55a8ac0ab450 <e133261> {m89} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2: VARREF 0x55a8abd5f970 <e102514> {m65} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [LV] => VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3: COMMENT 0x55a8ac2fc140 <e96055> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a69e0 <e102523> {m66} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1: COND 0x55a8ac167a40 <e102521> {m66} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:1: OR 0x55a8ac0a3a80 <e102518> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac4488c0 <e133275> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0a3b40 <e133270> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: CCAST 0x55a8ac448a60 <e133284> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac0a3ca0 <e133279> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0a6aa0 <e102519> {m66} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:1:3: CCAST 0x55a8ac448c00 <e133293> {m90} @dt=0x55a8ac33c7e0@(G/wu32/2) sz32
    1:2:3:1:3:1: VARREF 0x55a8ac0ab7b0 <e133288> {m90} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2: VARREF 0x55a8abd5fa90 <e102522> {m66} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [LV] => VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3: COMMENT 0x55a8ac2fc220 <e96063> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b5920 <e102529> {n53} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac160d20 <e102527> {n53} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac161080 <e102525> {n53} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac448da0 <e133302> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0b33b0 <e133297> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac448f40 <e133311> {n71} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0b9330 <e133306> {n71} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x55a8abd5fbf0 <e102528> {n53} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x55a8abc19300 <e36035> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3: COMMENT 0x55a8ac2f6810 <e96071> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a9650 <e96073> {m79} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac163240 <e89341> {m79} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: OR 0x55a8ac09f920 <e102532> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac449220 <e133320> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac09f9e0 <e133315> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: CCAST 0x55a8ac4493c0 <e133329> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac09fb00 <e133324> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0a9710 <e89338> {m79} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:1:3: VARREF 0x55a8ac0ae0d0 <e89339> {m103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2: VARREF 0x55a8abd5fd10 <e97593> {m79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [LV] => VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: COMMENT 0x55a8ac2f68f0 <e96079> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a8ed0 <e102540> {m76} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac1633f0 <e102538> {m76} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac163990 <e102536> {m76} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: OR 0x55a8ac0a03c0 <e102535> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac449560 <e133338> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac0a0480 <e133333> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: CCAST 0x55a8ac449700 <e133347> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac0a05a0 <e133342> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac4498a0 <e133356> {m100} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0ada20 <e133351> {m100} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2: VARREF 0x55a8abd5fe70 <e102539> {m76} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [LV] => VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3: COMMENT 0x55a8ac2f69d0 <e96087> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0bf110 <e102546> {p41} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac178560 <e102544> {p41} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac1788e0 <e102542> {p41} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac449a40 <e133365> {p39} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0bd110 <e133360> {p39} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac449be0 <e133374> {p55} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0c1940 <e133369> {p55} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:2: VARREF 0x55a8abd5ff90 <e102545> {p41} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [LV] => VAR 0x55a8abc1a980 <e36050> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3: COMMENT 0x55a8ac33af10 <e96095> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0c0ee0 <e102555> {p50} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1: COND 0x55a8ac177310 <e102553> {p50} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:1: CCAST 0x55a8ac449d80 <e133383> {p39} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac09bce0 <e133378> {p39} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0c0fa0 <e102551> {p50} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h0
    1:2:3:1:3: CCAST 0x55a8ac449f20 <e133392> {p68} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:1:3:1: VARREF 0x55a8ac0c3440 <e133387> {p68} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_memory [RV] <- VAR 0x55a8abc19900 <e36039> {c128} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:3:2: VARREF 0x55a8abd600f0 <e102554> {p50} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [LV] => VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3: COMMENT 0x55a8ac33aff0 <e96103> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0c1230 <e96105> {p51} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac177150 <e90141> {p51} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: CCAST 0x55a8ac44a0c0 <e133401> {p39} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0bcd80 <e133396> {p39} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0c12f0 <e90138> {p51} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55a8ac0c3740 <e90139> {p69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [RV] <- VAR 0x55a8abc1a380 <e36046> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:3:2: VARREF 0x55a8abd60210 <e97617> {p51} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [LV] => VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3: COMMENT 0x55a8ac33b0d0 <e96111> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0bfb00 <e96113> {p44} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac1459e0 <e89949> {p44} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: CCAST 0x55a8ac44a260 <e133410> {p39} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0bd670 <e133405> {p39} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0bfbc0 <e89946> {p44} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55a8ac0c2240 <e89947> {p60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:2: VARREF 0x55a8abd60330 <e97623> {p44} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [LV] => VAR 0x55a8abc1b700 <e36059> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3: COMMENT 0x55a8ac3024c0 <e96119> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a9df0 <e96121> {m81} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac1d0ef0 <e86577> {m81} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: OR 0x55a8ac09ee80 <e102560> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac44a400 <e133419> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac09ef40 <e133414> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: CCAST 0x55a8ac44a5a0 <e133428> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac09f060 <e133423> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0a9eb0 <e86574> {m81} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:1:3: COND 0x55a8ac1d0ad0 <e86575> {c262} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1: CCAST 0x55a8ac44a740 <e133437> {c262} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55a8ac1d0b90 <e133432> {c262} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:1:3:2: VARREF 0x55a8ac1d0cb0 <e85183> {c262} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55a8abc3e920 <e38674> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3:1:3:3: VARREF 0x55a8ac1d0dd0 <e36164> {c262} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x55a8abd60450 <e97629> {m81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute [LV] => VAR 0x55a8abc17380 <e36014> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3: COMMENT 0x55a8ac3025a0 <e96127> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0aa1b0 <e96129> {m82} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac1d2030 <e86610> {m82} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: OR 0x55a8ac09e930 <e102564> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac44a8e0 <e133446> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac09e9f0 <e133441> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: CCAST 0x55a8ac44aa80 <e133455> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac09eb10 <e133450> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0aa270 <e86607> {m82} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:1:3: COND 0x55a8ac1d1c10 <e86608> {c263} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1: CCAST 0x55a8ac44ac20 <e133464> {c263} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55a8ac1d1cd0 <e133459> {c263} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:1:3:2: VARREF 0x55a8ac1d1df0 <e85196> {c263} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55a8abc3e7a0 <e38673> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:3:1:3:3: VARREF 0x55a8ac1d1f10 <e36170> {c263} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x55a8abd60570 <e97635> {m82} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute [LV] => VAR 0x55a8abc17500 <e36015> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3: COMMENT 0x55a8ac302680 <e96135> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0bfe50 <e102571> {p45} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1: COND 0x55a8ac145dd0 <e102569> {p45} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1: CCAST 0x55a8ac44adc0 <e133473> {p39} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0bd9e0 <e133468> {p39} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0bff10 <e102567> {p45} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:3: CCAST 0x55a8ac44af60 <e133482> {p61} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:1: VARREF 0x55a8ac0c2540 <e133477> {p61} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2: VARREF 0x55a8abd60690 <e102570> {p45} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [LV] => VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3: COMMENT 0x55a8ac304f90 <e96143> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0bedc0 <e102577> {p40} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac178c60 <e102575> {p40} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac13b5c0 <e102573> {p40} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac44b100 <e133491> {p39} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0bd300 <e133486> {p39} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac44b2a0 <e133500> {p54} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0c1640 <e133495> {p54} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:2: VARREF 0x55a8abd607f0 <e102576> {p40} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [LV] => VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3: COMMENT 0x55a8ac305070 <e96151> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a7c70 <e102586> {m71} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1: COND 0x55a8ac3f6dd0 <e125017> {m71} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1: OR 0x55a8ac0a56f0 <e125009> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac44b440 <e133509> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0a57b0 <e133504> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: CCAST 0x55a8ac44b5e0 <e133518> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac0a5910 <e133513> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac3f6ed0 <e125030> {m71} @dt=0x55a8ac3392c0@(G/wu32/5)  32'h0
    1:2:3:1:3: AND 0x55a8ac3f6aa0 <e125015> {m71} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:3:1: CONST 0x55a8ac3f6930 <e124999> {m71} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:3:2: SHIFTR 0x55a8ac3ad350 <e125000> {c66} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:3:2:1: VARREF 0x55a8ac198510 <e114734> {c66} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:2:2: CONST 0x55a8ac198660 <e114735> {c66} @dt=0x55a8ac336dd0@(G/swu32/5)  5'hb
    1:2:3:2: VARREF 0x55a8abd60950 <e102585> {m71} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [LV] => VAR 0x55a8abc18280 <e36024> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3: COMMENT 0x55a8ac305150 <e96159> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a8000 <e102608> {m72} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1: COND 0x55a8ac3f77b0 <e125055> {m72} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1: OR 0x55a8ac0a1900 <e125047> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac44b780 <e133527> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0a19c0 <e133522> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: CCAST 0x55a8ac44b920 <e133536> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac0a1ae0 <e133531> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac3f7870 <e125068> {m72} @dt=0x55a8ac3392c0@(G/wu32/5)  32'h0
    1:2:3:1:3: AND 0x55a8ac3f72d0 <e125053> {m72} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:3:1: CONST 0x55a8ac3f7160 <e125037> {m72} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:3:2: SHIFTR 0x55a8ac3ad4f0 <e125038> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:3:2:1: VARREF 0x55a8ac16ebe0 <e114750> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:2:2: CONST 0x55a8ac165550 <e114751> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:2: VARREF 0x55a8abd60a70 <e102607> {m72} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [LV] => VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3: COMMENT 0x55a8ac2f9f30 <e96167> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b7200 <e96169> {n60} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac155f70 <e89757> {n60} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: CCAST 0x55a8ac44bac0 <e133545> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0b1830 <e133540> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0b72c0 <e89754> {n60} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55a8ac0bab60 <e89755> {n78} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x55a8abc18880 <e36028> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:3:2: VARREF 0x55a8abd60b90 <e97665> {n60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [LV] => VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3: COMMENT 0x55a8ac2fa010 <e96175> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a78e0 <e102631> {m70} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1: COND 0x55a8ac3f7f60 <e125093> {m70} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1: OR 0x55a8ac0a5140 <e125085> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac44bc60 <e133554> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0a5200 <e133549> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: CCAST 0x55a8ac44be00 <e133563> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac0a5360 <e133558> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac3f8060 <e125106> {m70} @dt=0x55a8ac3392c0@(G/wu32/5)  32'h0
    1:2:3:1:3: AND 0x55a8ac3f7c30 <e125091> {m70} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:3:1: CONST 0x55a8ac3f7ac0 <e125075> {m70} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:3:2: SHIFTR 0x55a8ac3ad690 <e125076> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:3:2:1: VARREF 0x55a8ac15e9a0 <e114766> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:2:2: CONST 0x55a8ac15eaf0 <e114767> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55a8abd60cf0 <e102630> {m70} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [LV] => VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3: COMMENT 0x55a8ac2fa0f0 <e96183> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0c0b90 <e102650> {p49} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1: COND 0x55a8ac152df0 <e102648> {p49} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1:1: CCAST 0x55a8ac44bfa0 <e133572> {p39} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0bebd0 <e133567> {p39} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0c0c50 <e102646> {p49} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:1:3: CCAST 0x55a8ac44c140 <e133581> {p67} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:3:1: VARREF 0x55a8ac0c3140 <e133576> {p67} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:2: VARREF 0x55a8abd60e40 <e102649> {p49} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [LV] => VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3: ASSIGNW 0x55a8abd6acc0 <e95338> {c177} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: VARREF 0x55a8abd6ad80 <e36075> {c177} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x55a8abc19f00 <e36043> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3:2: VARREF 0x55a8abd6aea0 <e36076> {c177} @dt=0x55a8ab701890@(G/w32)  writedata [LV] => VAR 0x55a8abae8f80 <e40654> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55a8ac329730 <e96191> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a8b00 <e102658> {m75} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac167cf0 <e102656> {m75} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac168050 <e102654> {m75} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: OR 0x55a8ac0a0910 <e102653> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac44c2e0 <e133590> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac0a09d0 <e133585> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: CCAST 0x55a8ac44c480 <e133599> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac0a0af0 <e133594> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac44c620 <e133608> {m99} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0ad6b0 <e133603> {m99} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2: VARREF 0x55a8abd61b70 <e102657> {m75} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_execute [LV] => VAR 0x55a8abc16d80 <e36010> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:3: ASSIGNW 0x55a8abd6f650 <e102662> {c498} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8abd5c730 <e102675> {c498} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8ac309c50 <e102671> {c498} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55a8abd6f710 <e102672> {c498} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55a8ac44c7c0 <e133617> {c498} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55a8abd6f7d0 <e133612> {c498} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x55a8abc1ab00 <e36051> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3:2: VARREF 0x55a8abd6f8f0 <e102661> {c498} @dt=0x55a8ac2fa890@(G/wu32/1)  active [LV] => VAR 0x55a8abae79c0 <e40618> {c9} @dt=0x55a8ab6dff80@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55a8ac329810 <e96199> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b75d0 <e102681> {n61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac153300 <e102679> {n61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac153660 <e102677> {n61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac44c960 <e133626> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0b14c0 <e133621> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac44cb00 <e133635> {n79} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0baee0 <e133630> {n79} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x55a8abc17080 <e36012> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:3:2: VARREF 0x55a8abd61cd0 <e102680> {n61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_memory [LV] => VAR 0x55a8abc19600 <e36037> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:3: COMMENT 0x55a8ac3298f0 <e96207> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a8720 <e102689> {m74} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac1683b0 <e102687> {m74} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac168710 <e102685> {m74} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: OR 0x55a8ac0a0e60 <e102684> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac44cca0 <e133644> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac0a0f20 <e133639> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: CCAST 0x55a8ac44ce40 <e133653> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac0a1040 <e133648> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac44cfe0 <e133662> {m98} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0ad310 <e133657> {m98} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2: VARREF 0x55a8abd61e20 <e102688> {m74} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3: COMMENT 0x55a8ac3299d0 <e96215> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b7d50 <e96217> {n63} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac152fa0 <e89829> {n63} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: CCAST 0x55a8ac44d180 <e133671> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0b0de0 <e133666> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0b7e10 <e89826> {n63} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55a8ac0bb5a0 <e89827> {n81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2: VARREF 0x55a8abd61f40 <e97755> {n63} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [LV] => VAR 0x55a8abc1a380 <e36046> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:3: COMMENT 0x55a8ac33ab10 <e96223> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b5c70 <e96225> {n54} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac161620 <e89445> {n54} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: CCAST 0x55a8ac44d320 <e133680> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0b37e0 <e133675> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0b5d30 <e89442> {n54} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55a8ac0b9a40 <e89443> {n73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2: VARREF 0x55a8abd62090 <e97761> {n54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [LV] => VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: COMMENT 0x55a8ac33abf0 <e96231> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b6a70 <e102697> {n58} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1: COND 0x55a8ac1570e0 <e102695> {n58} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1: CCAST 0x55a8ac44d4c0 <e133689> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0b1f10 <e133684> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0b6b30 <e102693> {n58} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:3: CCAST 0x55a8ac44d660 <e133698> {n77} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:1: VARREF 0x55a8ac0ba7e0 <e133693> {n77} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:2: VARREF 0x55a8abd621e0 <e102696> {n58} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [LV] => VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3: COMMENT 0x55a8ac33acd0 <e96239> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b4790 <e102703> {n48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac15c720 <e102701> {n48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac15ffa0 <e102699> {n48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac44d800 <e133707> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0b2cd0 <e133702> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac44d9a0 <e133716> {n66} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0b81d0 <e133711> {n66} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3:2: VARREF 0x55a8abd62340 <e102702> {n48} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [LV] => VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: COMMENT 0x55a8ac33adb0 <e96247> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a9a20 <e96249> {m80} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac1d4250 <e86643> {m80} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: OR 0x55a8ac09f3d0 <e102706> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac44db40 <e133725> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac09f490 <e133720> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: CCAST 0x55a8ac44dce0 <e133734> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac09f5b0 <e133729> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0a9ae0 <e86640> {m80} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:1:3: OR 0x55a8ac3ae430 <e114857> {c378} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1: AND 0x55a8ac2fe6f0 <e125122> {c378} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:3:1:1: CONST 0x55a8ac3f8f10 <e125194> {c378} @dt=0x55a8ab701890@(G/w32)  32'hf0000000
    1:2:3:1:3:1:2: VARREF 0x55a8ac1d3750 <e125184> {c378} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3:2: AND 0x55a8ac301290 <e125237> {c70} @dt=0x55a8abd5af30@(G/wu32/28)
    1:2:3:1:3:2:1: CONST 0x55a8ac3f9390 <e125225> {c378} @dt=0x55a8ab701890@(G/w32)  32'hffffffc
    1:2:3:1:3:2:2: SHIFTL 0x55a8ac3f9160 <e125216> {c378} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:2:2:1: VARREF 0x55a8ac1d3ce0 <e125213> {c70} @dt=0x55a8abd5ae50@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:2:2:2: CONST 0x55a8ac3adb70 <e125214> {c378} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2: VARREF 0x55a8abd624a0 <e97779> {m80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [LV] => VAR 0x55a8abc18880 <e36028> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:3: COMMENT 0x55a8ac2b0df0 <e96255> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b7990 <e102750> {n62} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1: COND 0x55a8ac153150 <e102748> {n62} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1:1: CCAST 0x55a8ac44de80 <e133743> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0b1150 <e133738> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0b7a50 <e102746> {n62} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:1:3: CCAST 0x55a8ac44e020 <e133752> {n80} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:3:1: VARREF 0x55a8ac0bb240 <e133747> {n80} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_execute [RV] <- VAR 0x55a8abc17200 <e36013> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:3:2: VARREF 0x55a8abd62600 <e102749> {n62} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [LV] => VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3: COMMENT 0x55a8ac2b0ed0 <e96263> {j15}  ALWAYS
    1:2:3: ASSIGN 0x55a8abf2f270 <e102804> {j20} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1: COND 0x55a8abfcdd30 <e102802> {c344} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1: AND 0x55a8ac3f98b0 <e125271> {j16} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1:1: CONST 0x55a8ac3f9620 <e125263> {j16} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:1:2: CCAST 0x55a8ac44e1c0 <e133761> {j16} @dt=0x55a8ac33c7e0@(G/wu32/2) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8abf30290 <e133756> {j16} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:2: COND 0x55a8abfcdbb0 <e102770> {c344} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:1: AND 0x55a8ac2d5ea0 <e102769> {j16} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x55a8ac2d5d30 <e102765> {j16} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:1:2: CCAST 0x55a8ac44e360 <e133771> {j16} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55a8abf2f640 <e133765> {j16} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:2:2: CONST 0x55a8abf2f330 <e102755> {c344} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:2:3: CONST 0x55a8abf2ef60 <e102756> {c343} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h1f
    1:2:3:1:3: COND 0x55a8abfcdc70 <e102788> {j18} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:3:1: AND 0x55a8ac32eb90 <e102787> {j16} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x55a8ac33c550 <e102783> {j16} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:3:1:2: CCAST 0x55a8ac44e500 <e133781> {j16} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55a8abf2e2d0 <e133775> {j16} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:3:2: CCAST 0x55a8ac44e6a0 <e133790> {j18} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:2:1: VARREF 0x55a8abf2e020 <e133785> {j18} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55a8abc18280 <e36024> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3:1:3:3: CCAST 0x55a8ac44e840 <e133799> {j17} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1: VARREF 0x55a8abf2dcb0 <e133794> {j17} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:2: VARREF 0x55a8abf2f4e0 <e102803> {j20} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3: COMMENT 0x55a8ac2b0fb0 <e96271> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0aa570 <e102812> {m84} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac162940 <e102810> {m84} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac162ee0 <e102808> {m84} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: OR 0x55a8ac09e3e0 <e102807> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac44e9e0 <e133808> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac09e4a0 <e133803> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: CCAST 0x55a8ac44eb80 <e133817> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac09e5c0 <e133812> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac44ed20 <e133826> {m108} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0aee90 <e133821> {m108} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3:2: VARREF 0x55a8abd62cb0 <e102811> {m84} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_execute [LV] => VAR 0x55a8abc17080 <e36012> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:3: COMMENT 0x55a8ac2b1090 <e96279> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a5b20 <e102820> {m62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac165420 <e102818> {m62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac1649a0 <e102816> {m62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: OR 0x55a8ac0a34d0 <e102815> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac44eec0 <e133835> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac0a3590 <e133830> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: CCAST 0x55a8ac44f060 <e133844> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac0a36f0 <e133839> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac44f200 <e133853> {m86} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0aa9f0 <e133848> {m86} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2: VARREF 0x55a8abd62e00 <e102819> {m62} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [LV] => VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3: COMMENT 0x55a8ac2b1170 <e96287> {o17}  ALWAYS
    1:2:3: IF 0x55a8ac0981e0 <e96289> {o18}
    1:2:3:1: VARREF 0x55a8ac0980c0 <e102821> {o18} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x55a8ac0982b0 <e74613> {o19} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CONST 0x55a8ac098370 <e40214> {o19} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2:2: VARREF 0x55a8abd62f60 <e97827> {o19} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:3: IF 0x55a8ac098d50 <e74619> {o22}
    1:2:3:3:1: AND 0x55a8ac309b60 <e102837> {o22} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x55a8ac337850 <e102833> {o22} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:1:2: NOT 0x55a8ac098b40 <e102834> {o22} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:1:2:1: CCAST 0x55a8ac44f3a0 <e133862> {o22} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:1:2:1:1: VARREF 0x55a8ac098c00 <e133857> {o22} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55a8abc1bd00 <e36063> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3:3:2: ASSIGNDLY 0x55a8ac09a6b0 <e85377> {o24} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:1: COND 0x55a8ac1908e0 <e85375> {o24} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:1:1: CCAST 0x55a8ac44f540 <e133871> {o23} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:1:1:1: VARREF 0x55a8ac09a450 <e133866> {o23} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:1:2: CONST 0x55a8ac09a770 <e85372> {o24} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:3:2:1:3: ADD 0x55a8ac190550 <e85373> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:1:3:1: CCAST 0x55a8ac44f6e0 <e133880> {c214} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:1:3:1:1: CONST 0x55a8ac190610 <e133875> {c214} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:1:3:2: VARREF 0x55a8ac190780 <e53253> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:3:2:2: VARREF 0x55a8abd630c0 <e97833> {o24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3: COMMENT 0x55a8ac308a70 <e96295> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a9290 <e102846> {m77} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1: COND 0x55a8ac3f9ef0 <e125297> {m77} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1:1: OR 0x55a8ac09fe70 <e125289> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac44f880 <e133889> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac09ff30 <e133884> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:2: CCAST 0x55a8ac44fa20 <e133898> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac0a0050 <e133893> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac3f9ff0 <e125310> {m77} @dt=0x55a8ac336eb0@(G/wu32/6)  32'h0
    1:2:3:1:3: AND 0x55a8ac3f9bc0 <e125295> {m77} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1:3:1: CONST 0x55a8ac3f9a50 <e125279> {m77} @dt=0x55a8ab701890@(G/w32)  32'h3f
    1:2:3:1:3:2: SHIFTR 0x55a8ac3ae9d0 <e125280> {c58} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1:3:2:1: VARREF 0x55a8ac1c3010 <e114914> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:3:2:2: CONST 0x55a8ac1c3160 <e114915> {c58} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h1a
    1:2:3:2: VARREF 0x55a8ac2cc9c0 <e102845> {m77} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_execute [LV] => VAR 0x55a8abc17200 <e36013> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:3: COMMENT 0x55a8ac308b50 <e96303> {o17}  ALWAYS
    1:2:3: IF 0x55a8ac097b00 <e96305> {o18}
    1:2:3:1: VARREF 0x55a8ac0979e0 <e102860> {o18} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x55a8ac098640 <e102863> {o20} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: CONST 0x55a8ac098700 <e102861> {o20} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55a8ac2ccdc0 <e102862> {o20} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3:3: IF 0x55a8ac099610 <e74629> {o22}
    1:2:3:3:1: AND 0x55a8ac3300d0 <e102884> {o22} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x55a8ac3398d0 <e102880> {o22} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:1:2: NOT 0x55a8ac099400 <e102881> {o22} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:1:2:1: CCAST 0x55a8ac44fbc0 <e133907> {o22} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:1:2:1:1: VARREF 0x55a8ac0994c0 <e133902> {o22} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55a8abc1bd00 <e36063> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3:3:2: ASSIGNDLY 0x55a8ac09aa40 <e102871> {o25} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: AND 0x55a8ac15ccf0 <e102869> {o25} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1:1: NOT 0x55a8ac15fa70 <e102867> {o25} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1:1:1: CCAST 0x55a8ac44fd60 <e133916> {o23} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:1:1:1:1: VARREF 0x55a8ac099cf0 <e133911> {o23} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:1:2: CCAST 0x55a8ac44ff00 <e133925> {o28} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55a8ac09b200 <e133920> {o28} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3:3:2:2: VARREF 0x55a8ac2ccf10 <e102870> {o25} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3: COMMENT 0x55a8ac308c30 <e96311> {k11}  ALWAYS
    1:2:3: IF 0x55a8ac093750 <e96313> {k12}
    1:2:3:1: VARREF 0x55a8ac093630 <e102885> {k12} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x55a8ac093b90 <e74554> {k13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CONST 0x55a8ac093c50 <e38605> {k13} @dt=0x55a8ab701890@(G/w32)  32'hbfc00000
    1:2:3:2:2: VARREF 0x55a8ac2cd060 <e97869> {k13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [LV] => VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:2: ASSIGNDLY 0x55a8ac093f20 <e102888> {k14} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: CONST 0x55a8ac093fe0 <e102886> {k14} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55a8ac1589a0 <e102887> {k14} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x55a8ac1537e0 <e102170> {c31} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch BLOCKTEMP
    1:2:3: IF 0x55a8ac0954e0 <e74565> {k16}
    1:2:3:1: AND 0x55a8ac332910 <e102913> {k16} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8abd5ba30 <e102909> {k16} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: AND 0x55a8ac094d60 <e102910> {k16} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55a8ac094e20 <e102893> {k16} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:1: NOT 0x55a8ac094ee0 <e102890> {k16} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:1:1: CCAST 0x55a8ac4500a0 <e133934> {k16} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1:1: VARREF 0x55a8ac094fa0 <e133929> {k16} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x55a8abc1bb80 <e36062> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3:1:2:1:2: NOT 0x55a8ac0950f0 <e102892> {k16} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:2:1: CCAST 0x55a8ac450240 <e133943> {k16} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1:1: VARREF 0x55a8ac0951b0 <e133938> {k16} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55a8ac0952d0 <e102895> {k16} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55a8ac4503e0 <e133952> {k16} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55a8ac095390 <e133947> {k16} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3:2: ASSIGNDLY 0x55a8ac0955b0 <e74566> {k17} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: VARREF 0x55a8ac095670 <e38619> {k17} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:3:2:2: VARREF 0x55a8ac2cd1c0 <e97875> {k17} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [LV] => VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:2: IF 0x55a8ac095e40 <e74571> {k18}
    1:2:3:2:1: EQ 0x55a8ac095ab0 <e102897> {k18} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1: CONST 0x55a8ac095b70 <e40816> {k18} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:2:1:2: VARREF 0x55a8ac095ce0 <e40817> {k18} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:3:2:2: ASSIGNDLY 0x55a8ac0964f0 <e102900> {k19} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8ac0965b0 <e102898> {k19} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:2:2: VARREF 0x55a8ac158be0 <e102899> {k19} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x55a8ac1537e0 <e102170> {c31} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch BLOCKTEMP
    1:2:3: ASSIGNPOST 0x55a8ac170a00 <e102916> {k14} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: VARREF 0x55a8ac1708b0 <e102914> {k14} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55a8ac1537e0 <e102170> {c31} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__HALT_fetch BLOCKTEMP
    1:2:3:2: VARREF 0x55a8ac170790 <e102915> {k14} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2: CFUNC 0x55a8ac2f72d0 <e101841> {c578}  _sequent__TOP__3 [STATICU]
    1:2:2: VAR 0x55a8ac07eff0 <e102162> {c24} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:2: VAR 0x55a8ac175970 <e102164> {c500} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3: ASSIGNPRE 0x55a8ac173c70 <e102919> {c581} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: VARREF 0x55a8ac15c290 <e102917> {c581} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:3:2: VARREF 0x55a8ac13faf0 <e102918> {c581} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8ac07eff0 <e102162> {c24} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3: ASSIGNPRE 0x55a8ac1592c0 <e102922> {c582} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: VARREF 0x55a8ac174f20 <e102920> {c582} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3:2: VARREF 0x55a8ac175340 <e102921> {c582} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8ac175970 <e102164> {c500} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3: COMMENT 0x55a8ac308e30 <e96404> {c578}  ALWAYS
    1:2:3: IF 0x55a8ac080c80 <e96406> {c579}
    1:2:3:1: VARREF 0x55a8ac080b60 <e102923> {c579} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGNDLY 0x55a8ac081e80 <e102926> {c580} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: VARREF 0x55a8ac081f40 <e102924> {c580} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:2:2: VARREF 0x55a8ac2cd950 <e102925> {c580} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:2: ASSIGNDLY 0x55a8ac082180 <e102929> {c581} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: CONST 0x55a8ac082240 <e102927> {c581} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55a8ac174d10 <e102928> {c581} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8ac07eff0 <e102162> {c24} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:2: ASSIGNDLY 0x55a8ac0824d0 <e102932> {c582} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: CONST 0x55a8ac082590 <e102930> {c582} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55a8ac173540 <e102931> {c582} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8ac175970 <e102164> {c500} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3:2: ASSIGNDLY 0x55a8ac082850 <e102935> {c583} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: CONST 0x55a8ac082910 <e102933> {c583} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:2: VARREF 0x55a8ac2cdaa0 <e102934> {c583} @dt=0x55a8ac2fa890@(G/wu32/1)  read [LV] => VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3: IF 0x55a8ac083c80 <e74350> {c585}
    1:2:3:3:1: AND 0x55a8abd59180 <e102986> {c585} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:1:1: CONST 0x55a8ac339510 <e102982> {c585} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:1:2: NOT 0x55a8ac083a70 <e102983> {c585} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:1:2:1: CCAST 0x55a8ac450580 <e133961> {c585} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:1:2:1:1: VARREF 0x55a8ac083b30 <e133956> {c585} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:3:3:2: ASSIGNDLY 0x55a8ac0841b0 <e102940> {c586} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: VARREF 0x55a8ac084270 <e102938> {c586} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:2: VARREF 0x55a8ac2cdbc0 <e102939> {c586} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:3:2: IF 0x55a8ac084a60 <e74361> {c587}
    1:2:3:3:2:1: AND 0x55a8ac084660 <e102944> {c587} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1:1: CCAST 0x55a8ac450720 <e133970> {c587} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:1:1:1: VARREF 0x55a8ac084720 <e133965> {c587} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:1:2: NOT 0x55a8ac084840 <e102943> {c587} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1:2:1: CCAST 0x55a8ac4508c0 <e133979> {c587} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:1:2:1:1: VARREF 0x55a8ac084900 <e133974> {c587} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:2: ASSIGNDLY 0x55a8ac085180 <e102947> {c588} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:1: CONST 0x55a8ac085240 <e102945> {c588} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:2:2:2: VARREF 0x55a8ac2cdd10 <e102946> {c588} @dt=0x55a8ac2fa890@(G/wu32/1)  read [LV] => VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3:2:2: ASSIGNDLY 0x55a8ac0854d0 <e102950> {c589} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:1: CONST 0x55a8ac085590 <e102948> {c589} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:2:2:2: VARREF 0x55a8ac161fb0 <e102949> {c589} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8ac07eff0 <e102162> {c24} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:3:2: IF 0x55a8ac086df0 <e74388> {c591}
    1:2:3:3:2:1: AND 0x55a8ac086ab0 <e102953> {c591} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1:1: CCAST 0x55a8ac450a60 <e133988> {c591} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:1:1:1: VARREF 0x55a8ac086b70 <e133983> {c591} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:1:2: CCAST 0x55a8ac450c00 <e133997> {c591} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55a8ac086c90 <e133992> {c591} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:3:2:2: ASSIGNDLY 0x55a8ac086ec0 <e74389> {c592} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:1: CONST 0x55a8ac086f80 <e36683> {c592} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:3:2:2:2: VARREF 0x55a8ac2cde30 <e97935> {c592} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:2:2: IF 0x55a8ac087c50 <e74404> {c593}
    1:2:3:3:2:2:1: VARREF 0x55a8ac14c490 <e102954> {c593} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:3:2:2:2: ASSIGNDLY 0x55a8ac087d50 <e102957> {c594} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:2:1: CONST 0x55a8ac087e10 <e102955> {c594} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:2:2:2:2: VARREF 0x55a8ac15a430 <e102956> {c594} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8ac07eff0 <e102162> {c24} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:3:2:2:2: ASSIGNDLY 0x55a8ac0880d0 <e102960> {c595} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:2:1: CONST 0x55a8ac088190 <e102958> {c595} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:2:2:2:2: VARREF 0x55a8ac159ce0 <e102959> {c595} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8ac175970 <e102164> {c500} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3:3:2:2:3: IF 0x55a8ac088760 <e74411> {c596}
    1:2:3:3:2:2:3:1: VARREF 0x55a8ac14be30 <e102961> {c596} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55a8abc18e80 <e36032> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x55a8ac088c30 <e102964> {c597} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x55a8ac088cf0 <e102962> {c597} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:2:2:3:2:2: VARREF 0x55a8ac1598f0 <e102963> {c597} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8ac07eff0 <e102162> {c24} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x55a8ac088ff0 <e102967> {c598} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x55a8ac0890b0 <e102965> {c598} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:2:2:3:2:2: VARREF 0x55a8ac158ff0 <e102966> {c598} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8ac175970 <e102164> {c500} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x55a8ac0893b0 <e102970> {c599} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x55a8ac089470 <e102968> {c599} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:2:2:3:2:2: VARREF 0x55a8ac2cdf80 <e102969> {c599} @dt=0x55a8ac2fa890@(G/wu32/1)  write [LV] => VAR 0x55a8abae84a0 <e40636> {c14} @dt=0x55a8ab6dff80@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x55a8ac089740 <e102973> {c600} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x55a8ac089800 <e102971> {c600} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2:3:2:2: VARREF 0x55a8ac2ce0a0 <e102972> {c600} @dt=0x55a8ac2fa890@(G/wu32/1)  read [LV] => VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3: IF 0x55a8ac08a620 <e74430> {c604}
    1:2:3:3:1: AND 0x55a8ac08a260 <e102990> {c604} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:1:1: CCAST 0x55a8ac450da0 <e134006> {c604} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:1:1:1: VARREF 0x55a8ac08a320 <e134001> {c604} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:3:3:1:2: NOT 0x55a8ac08a440 <e102989> {c604} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:1:2:1: CCAST 0x55a8ac450f40 <e134015> {c604} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:1:2:1:1: VARREF 0x55a8ac08a500 <e134010> {c604} @dt=0x55a8ac2fa890@(G/wu32/1)  waitrequest [RV] <- VAR 0x55a8abae8be0 <e40648> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:3:3:2: IF 0x55a8ac08ba60 <e74445> {c605}
    1:2:3:3:2:1: AND 0x55a8ac333810 <e103044> {c605} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1:1: CONST 0x55a8abd59240 <e103040> {c605} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:1:2: AND 0x55a8ac08b5b0 <e103041> {c605} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1:2:1: NOT 0x55a8ac08b670 <e102992> {c605} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1:2:1:1: CCAST 0x55a8ac4510e0 <e134024> {c605} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:1:2:1:1:1: VARREF 0x55a8ac08b730 <e134019> {c605} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3:3:2:1:2:2: NOT 0x55a8ac08b880 <e102994> {c605} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1:2:2:1: CCAST 0x55a8ac451280 <e134033> {c605} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:1:2:2:1:1: VARREF 0x55a8ac08b940 <e134028> {c605} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:2: ASSIGNDLY 0x55a8ac08c260 <e74451> {c606} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:1: VARREF 0x55a8ac08c320 <e36714> {c606} @dt=0x55a8ab701890@(G/w32)  readdata [RV] <- VAR 0x55a8abae96c0 <e40666> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:3:3:2:2:2: VARREF 0x55a8ac2ce1c0 <e97953> {c606} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:2:2: IF 0x55a8ac08cfa0 <e74466> {c607}
    1:2:3:3:2:2:1: VARREF 0x55a8ac14c5b0 <e102996> {c607} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:3:2:2:2: ASSIGNDLY 0x55a8ac08d0a0 <e102999> {c608} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:2:1: CONST 0x55a8ac08d160 <e102997> {c608} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:2:2:2:2: VARREF 0x55a8ac155040 <e102998> {c608} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8ac175970 <e102164> {c500} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3:3:2:2:3: IF 0x55a8ac08d6f0 <e74472> {c609}
    1:2:3:3:2:2:3:1: VARREF 0x55a8ac14bf80 <e103000> {c609} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55a8abc18e80 <e36032> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x55a8ac08db60 <e103003> {c610} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x55a8ac08dc20 <e103001> {c610} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:2:2:3:2:2: VARREF 0x55a8ac154e00 <e103002> {c610} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8ac175970 <e102164> {c500} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x55a8ac08df00 <e103006> {c611} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x55a8ac08dfc0 <e103004> {c611} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:2:2:3:2:2: VARREF 0x55a8ac2ce310 <e103005> {c611} @dt=0x55a8ac2fa890@(G/wu32/1)  write [LV] => VAR 0x55a8abae84a0 <e40636> {c14} @dt=0x55a8ab6dff80@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3:3:2:2:3:2: ASSIGNDLY 0x55a8ac08e290 <e103009> {c612} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:3:2:1: CONST 0x55a8ac08e350 <e103007> {c612} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2:3:2:2: VARREF 0x55a8ac2ce430 <e103008> {c612} @dt=0x55a8ac2fa890@(G/wu32/1)  read [LV] => VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3:2:2:3:3: ASSIGNDLY 0x55a8ac08e620 <e103012> {c614} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:3:3:1: CONST 0x55a8ac08e6e0 <e103010> {c614} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2:3:3:2: VARREF 0x55a8ac1478d0 <e103011> {c614} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8ac07eff0 <e102162> {c24} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:3:2:2:3:3: ASSIGNDLY 0x55a8ac08e9e0 <e103015> {c615} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:3:3:1: VARREF 0x55a8ac08eaa0 <e103013> {c615} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:2:3:3:2: VARREF 0x55a8ac2ce550 <e103014> {c615} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:3:2:3: IF 0x55a8ac08f250 <e74487> {c618}
    1:2:3:3:2:3:1: AND 0x55a8ac08ee90 <e103019> {c618} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:1:1: CCAST 0x55a8ac451420 <e134042> {c618} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:1:1:1: VARREF 0x55a8ac08ef50 <e134037> {c618} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3:3:2:3:1:2: NOT 0x55a8ac08f070 <e103018> {c618} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:1:2:1: CCAST 0x55a8ac4515c0 <e134051> {c618} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:1:2:1:1: VARREF 0x55a8ac08f130 <e134046> {c618} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:3:2: ASSIGNDLY 0x55a8ac08f320 <e74488> {c619} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:2:1: VARREF 0x55a8ac08f3e0 <e36739> {c619} @dt=0x55a8ab701890@(G/w32)  readdata [RV] <- VAR 0x55a8abae96c0 <e40666> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:3:3:2:3:2:2: VARREF 0x55a8ac2ce6a0 <e97977> {c619} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [LV] => VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:2: ASSIGNDLY 0x55a8ac08f650 <e103022> {c620} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:2:1: CONST 0x55a8ac08f710 <e103020> {c620} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:3:2:2: VARREF 0x55a8ac13c2c0 <e103021> {c620} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8ac07eff0 <e102162> {c24} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:3:2:3:2: ASSIGNDLY 0x55a8ac08f9d0 <e103025> {c621} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:2:1: VARREF 0x55a8ac08fa90 <e103023> {c621} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:3:2:3:2:2: VARREF 0x55a8ac2ce7f0 <e103024> {c621} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:3:2:3:2: ASSIGNDLY 0x55a8ac08fd00 <e103028> {c622} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:2:1: CONST 0x55a8ac08fdc0 <e103026> {c622} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:2:3:2:2: VARREF 0x55a8ac2ce940 <e103027> {c622} @dt=0x55a8ac2fa890@(G/wu32/1)  read [LV] => VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3:3:2:3:2: ASSIGNDLY 0x55a8ac090050 <e103031> {c623} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:2:1: CONST 0x55a8ac090110 <e103029> {c623} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:3:2:2: VARREF 0x55a8ac13bc00 <e103030> {c623} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8ac175970 <e102164> {c500} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3: ASSIGNPOST 0x55a8ac13a1e0 <e103047> {c581} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: VARREF 0x55a8ac175760 <e103045> {c581} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__STALL [RV] <- VAR 0x55a8ac07eff0 <e102162> {c24} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__STALL BLOCKTEMP
    1:2:3:2: VARREF 0x55a8ac1748f0 <e103046> {c581} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:3: ASSIGNPOST 0x55a8ac175220 <e103050> {c582} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: VARREF 0x55a8ac1742c0 <e103048> {c582} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vdly__mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x55a8ac175970 <e102164> {c500} @dt=0x55a8ab6dff80@(G/w1)  __Vdly__mips_cpu_bus__DOT__data_read_write BLOCKTEMP
    1:2:3:2: VARREF 0x55a8ac174b00 <e103049> {c582} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3: ASSIGNW 0x55a8abd6d5a0 <e95468> {c275} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: OR 0x55a8ac3af3a0 <e114990> {c275} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: AND 0x55a8abd5ac30 <e125326> {c275} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:1:1:1: CONST 0x55a8ac3fa4f0 <e125334> {c275} @dt=0x55a8ab701890@(G/w32)  32'hffff0000
    1:2:3:1:1:2: SHIFTL 0x55a8ac3fa280 <e125325> {c275} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1:2:1: NEGATE 0x55a8ac3aed10 <e125322> {c275} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:1:1:2:1:1: CCAST 0x55a8ac451760 <e134060> {c275} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1:1: AND 0x55a8ac2fd7d0 <e134055> {c275} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1:1:1:1: CONST 0x55a8ac336ab0 <e103064> {c275} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:1:2:1:1:1:2: SHIFTR 0x55a8ac3aeb70 <e114939> {c275} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1:1:1:2:1: VARREF 0x55a8ac199010 <e114930> {c68} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:1:1:2:2: CONST 0x55a8ac199a00 <e114931> {c275} @dt=0x55a8ab701890@(G/w32)  32'hf
    1:2:3:1:1:2:2: CONST 0x55a8ac3aef70 <e125323> {c275} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:1:2: AND 0x55a8abd5acf0 <e114987> {c68} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:1:2:1: CONST 0x55a8ac338fc0 <e103092> {c68} @dt=0x55a8ab701890@(G/w32)  32'hffff
    1:2:3:1:2:2: VARREF 0x55a8ac199550 <e125342> {c68} @dt=0x55a8ac3338d0@(G/wu32/16)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x55a8abd6df40 <e36209> {c275} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [LV] => VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: CFUNC 0x55a8ac2f7650 <e101843> {l23}  _settle__TOP__4 [SLOW] [STATICU]
    1:2:3: ASSIGNW 0x55a8ac1e3d20 <e95473> {l23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: ARRAYSEL 0x55a8ac1e3de0 <e38689> {l23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: VARREF 0x55a8ac1e3ea0 <e27126> {l23} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: CONST 0x55a8ac1e3fc0 <e103097> {l23} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h2
    1:2:3:2: VARREF 0x55a8ac1e4170 <e38690> {l23} @dt=0x55a8ab701890@(G/w32)  register_v0 [LV] => VAR 0x55a8abae7d60 <e40624> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x55a8ac1f6820 <e95476> {c177} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: VARREF 0x55a8ac1f68e0 <e36075> {c177} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x55a8abc19f00 <e36043> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3:2: VARREF 0x55a8ac1f6a00 <e36076> {c177} @dt=0x55a8ab701890@(G/w32)  writedata [LV] => VAR 0x55a8abae8f80 <e40654> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x55a8ac1fa200 <e103101> {c498} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac332bf0 <e103114> {c498} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CONST 0x55a8ac333370 <e103110> {c498} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: NOT 0x55a8ac1fa2c0 <e103111> {c498} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55a8ac451900 <e134069> {c498} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55a8ac1fa380 <e134064> {c498} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x55a8abc1ab00 <e36051> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3:2: VARREF 0x55a8ac1fa4d0 <e103100> {c498} @dt=0x55a8ac2fa890@(G/wu32/1)  active [LV] => VAR 0x55a8abae79c0 <e40618> {c9} @dt=0x55a8ab6dff80@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55a8ac2b0a50 <e96470> {j15}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac25df60 <e103168> {j20} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1: COND 0x55a8ac25e020 <e103166> {c344} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1: AND 0x55a8ac3faa10 <e125376> {j16} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1:1: CONST 0x55a8ac3fa780 <e125368> {j16} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:1:2: CCAST 0x55a8ac451aa0 <e134078> {j16} @dt=0x55a8ac33c7e0@(G/wu32/2) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac25e1b0 <e134073> {j16} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:2: COND 0x55a8ac25e670 <e103134> {c344} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:1: AND 0x55a8abd58370 <e103133> {j16} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:1:1: CONST 0x55a8ac332cb0 <e103129> {j16} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:1:2: CCAST 0x55a8ac451c40 <e134088> {j16} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55a8ac25e800 <e134082> {j16} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:2:2: CONST 0x55a8ac25ecc0 <e103119> {c344} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:2:3: CONST 0x55a8ac25ee70 <e103120> {c343} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h1f
    1:2:3:1:3: COND 0x55a8ac25f020 <e103152> {j18} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:3:1: AND 0x55a8abd5ccd0 <e103151> {j16} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x55a8abd5ca80 <e103147> {j16} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:3:1:2: CCAST 0x55a8ac451de0 <e134098> {j16} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55a8ac25f1b0 <e134092> {j16} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3:1:3:2: CCAST 0x55a8ac451f80 <e134107> {j18} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:2:1: VARREF 0x55a8ac25f670 <e134102> {j18} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55a8abc18280 <e36024> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3:1:3:3: CCAST 0x55a8ac452120 <e134116> {j17} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1: VARREF 0x55a8ac25f7c0 <e134111> {j17} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:2: VARREF 0x55a8ac25f910 <e103167> {j20} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3: COMMENT 0x55a8ac302ac0 <e96478> {c502}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac3b0320 <e115081> {c503} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: AND 0x55a8ac3afd70 <e125400> {c503} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac3afae0 <e115053> {c503} @dt=0x55a8ab701890@(G/w32)  32'hfffffffc
    1:2:3:1:2: VARREF 0x55a8ac3af9c0 <e115054> {c503} @dt=0x55a8ab701890@(G/w32)  address [RV] <- VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3:2: VARREF 0x55a8ac1fa8e0 <e115076> {c503} @dt=0x55a8ab701890@(G/w32)  address [LV] => VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGN 0x55a8ac3b1080 <e115157> {c574} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: OR 0x55a8ac3b0fc0 <e115151> {c574} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: AND 0x55a8ac3b0ad0 <e115147> {c574} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1:1: CONST 0x55a8ac3b0840 <e115129> {c574} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:1:2: VARREF 0x55a8ac3b0720 <e115130> {c574} @dt=0x55a8ab701890@(G/w32)  address [RV] <- VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3:1:2: AND 0x55a8ac2fe070 <e125415> {c574} @dt=0x55a8abd58430@(G/wu32/30)
    1:2:3:1:2:1: CONST 0x55a8ac3fb0b0 <e125423> {c574} @dt=0x55a8ab701890@(G/w32)  32'hfffffffc
    1:2:3:1:2:2: SHIFTL 0x55a8ac3fae40 <e125414> {c574} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:1: COND 0x55a8ac1fada0 <e125411> {c574} @dt=0x55a8abd58430@(G/wu32/30)
    1:2:3:1:2:2:1:1: CCAST 0x55a8ac4522c0 <e134125> {c504} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x55a8ac1fae60 <e134120> {c504} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3:1:2:2:1:2: SHIFTR 0x55a8ac3b03e0 <e115100> {c574} @dt=0x55a8abd58430@(G/wu32/30)
    1:2:3:1:2:2:1:2:1: VARREF 0x55a8ac1fb080 <e115091> {c574} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:1:2:2: CONST 0x55a8ac1fb1d0 <e115092> {c574} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h2
    1:2:3:1:2:2:1:3: SHIFTR 0x55a8ac3b0580 <e115116> {c506} @dt=0x55a8abd58430@(G/wu32/30)
    1:2:3:1:2:2:1:3:1: VARREF 0x55a8ac1fb580 <e115107> {c506} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:1:2:2:1:3:2: CONST 0x55a8ac1fb6a0 <e115108> {c506} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h2
    1:2:3:1:2:2:2: CONST 0x55a8ac3b0b90 <e125412> {c574} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2: VARREF 0x55a8ac1fba50 <e115152> {c574} @dt=0x55a8ab701890@(G/w32)  address [LV] => VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55a8ac302ba0 <e96486> {c502}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac1fbf10 <e103778> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1: COND 0x55a8ac1fbfd0 <e103776> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:1: CCAST 0x55a8ac452460 <e134134> {c504} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac1fc090 <e134129> {c504} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3:1:2: COND 0x55a8ac1fc1e0 <e103774> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:1: AND 0x55a8ac3fe810 <e125855> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:1:1: CONST 0x55a8ac3fe580 <e125847> {c509} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:1:2:1:2: CCAST 0x55a8ac452600 <e134143> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55a8ac1fc370 <e134138> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2: COND 0x55a8ac1fc7a0 <e103759> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:1: AND 0x55a8ac3fe3e0 <e125833> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:1:1: CONST 0x55a8ac3fe150 <e125825> {c509} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:1:2:2:1:2: CCAST 0x55a8ac4527a0 <e134152> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x55a8ac1fc930 <e134147> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:2: CONST 0x55a8ac1fcd60 <e103203> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3: COND 0x55a8ac1fced0 <e103745> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:1: AND 0x55a8ac3fdfb0 <e125811> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:1:1: CONST 0x55a8ac3fdd20 <e125803> {c509} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:1:2:2:3:1:2: CCAST 0x55a8ac452940 <e134161> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:3:1:2:1: VARREF 0x55a8ac1fd060 <e134156> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:2: COND 0x55a8ac1fd490 <e103343> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:1: AND 0x55a8ac3fbe30 <e125523> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:2:1:1: CONST 0x55a8ac3fbba0 <e125515> {c509} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:2:2:3:2:1:2: CCAST 0x55a8ac452ae0 <e134170> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:3:2:1:2:1: VARREF 0x55a8ac1fd620 <e134165> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:2:2: CONST 0x55a8ac1fda50 <e103208> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:2:3: COND 0x55a8ac1fdbc0 <e103329> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:1: AND 0x55a8ac3fba00 <e125501> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:2:3:1:1: CONST 0x55a8ac3fb770 <e125493> {c509} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:2:3:1:2: CCAST 0x55a8ac452c80 <e134179> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:3:2:3:1:2:1: VARREF 0x55a8ac1fdd50 <e134174> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:2:3:2: CONST 0x55a8ac1fe180 <e103211> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:2:3:3: COND 0x55a8ac1fe2f0 <e103315> {c566} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:3:1: AND 0x55a8ac333fb0 <e103314> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:2:3:3:1:1: CONST 0x55a8ac333d60 <e103310> {c509} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:2:3:3:1:2: CCAST 0x55a8ac452e20 <e134189> {c509} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:3:2:3:3:1:2:1: VARREF 0x55a8ac1fe480 <e134183> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:2:3:3:2: COND 0x55a8ac1fe8b0 <e103252> {c566} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:3:2:1: EQ 0x55a8ac1fe970 <e103217> {c566} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:2:3:3:2:1:1: CONST 0x55a8ac1fea30 <e103214> {c566} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:1:2:2:3:2:3:3:2:1:2: AND 0x55a8ac332300 <e103230> {c565} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:2:2:3:2:3:3:2:1:2:1: CONST 0x55a8ac3320b0 <e103226> {c565} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:2:2:3:2:3:3:2:1:2:2: VARREF 0x55a8ac1fec70 <e125438> {c565} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:2:3:3:2:2: CONST 0x55a8ac1ff0a0 <e103231> {c566} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h3
    1:2:3:1:2:2:3:2:3:3:2:3: COND 0x55a8ac1ff210 <e103251> {c567} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:3:2:3:1: EQ 0x55a8ac1ff2d0 <e103235> {c567} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:2:3:3:2:3:1:1: CONST 0x55a8ac1ff390 <e103232> {c567} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:1:2:2:3:2:3:3:2:3:1:2: AND 0x55a8ac331f40 <e103248> {c565} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:2:2:3:2:3:3:2:3:1:2:1: CONST 0x55a8ac331cf0 <e103244> {c565} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:2:2:3:2:3:3:2:3:1:2:2: VARREF 0x55a8ac1ff5d0 <e125445> {c565} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:2:3:3:2:3:2: CONST 0x55a8ac1ffa00 <e103249> {c567} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hc
    1:2:3:1:2:2:3:2:3:3:2:3:3: CONST 0x55a8ac1ffb70 <e103250> {c568} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:2:3:3:3: COND 0x55a8ac1ffce0 <e103301> {c561} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:3:3:1: AND 0x55a8ac3fb5d0 <e125479> {c557} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:2:3:3:3:1:1: CONST 0x55a8ac3fb340 <e125471> {c557} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:2:3:3:3:1:2: VARREF 0x55a8ac1ffe70 <e125472> {c557} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:2:3:3:3:2: COND 0x55a8ac2002a0 <e103270> {c561} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:3:3:2:1: AND 0x55a8ac2fdd10 <e103269> {c557} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:2:3:3:3:2:1:1: CONST 0x55a8ac2fdac0 <e103265> {c557} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:2:3:3:3:2:1:2: VARREF 0x55a8ac200430 <e125452> {c557} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:2:3:3:3:2:2: CONST 0x55a8ac200860 <e103255> {c561} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h8
    1:2:3:1:2:2:3:2:3:3:3:2:3: CONST 0x55a8ac2009d0 <e103256> {c560} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h4
    1:2:3:1:2:2:3:2:3:3:3:3: COND 0x55a8ac200b40 <e103287> {c559} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:3:3:3:1: AND 0x55a8ac2d5120 <e103286> {c557} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:2:3:3:3:3:1:1: CONST 0x55a8ac2d4ed0 <e103282> {c557} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:2:3:3:3:3:1:2: VARREF 0x55a8ac200cd0 <e125459> {c557} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:2:3:3:3:3:2: CONST 0x55a8ac201100 <e103272> {c559} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h2
    1:2:3:1:2:2:3:2:3:3:3:3:3: CONST 0x55a8ac201270 <e103273> {c558} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h1
    1:2:3:1:2:2:3:3: COND 0x55a8ac2013e0 <e103731> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:1: AND 0x55a8ac3fdb80 <e125789> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:1:1: CONST 0x55a8ac3fd8f0 <e125781> {c509} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:2:2:3:3:1:2: CCAST 0x55a8ac452fc0 <e134198> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:3:3:1:2:1: VARREF 0x55a8ac201570 <e134193> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:2: COND 0x55a8ac2019a0 <e103531> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:1: AND 0x55a8ac3fcac0 <e125645> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:2:1:1: CONST 0x55a8ac3fc830 <e125637> {c509} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:3:2:1:2: CCAST 0x55a8ac453160 <e134207> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:3:3:2:1:2:1: VARREF 0x55a8ac201b30 <e134202> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:2:2: COND 0x55a8ac201f60 <e103413> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:2:1: AND 0x55a8ac309630 <e103412> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:2:1:1: CONST 0x55a8ac3093e0 <e103408> {c509} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:2:2:1:2: CCAST 0x55a8ac453300 <e134217> {c509} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:3:3:2:2:1:2:1: VARREF 0x55a8ac2020f0 <e134211> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:2:2:2: CONST 0x55a8ac202520 <e103350> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:3:2:2:3: COND 0x55a8ac202690 <e103399> {c553} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:2:3:1: AND 0x55a8ac3fc260 <e125566> {c549} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:2:2:3:1:1: CONST 0x55a8ac3fbfd0 <e125558> {c549} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:3:2:2:3:1:2: VARREF 0x55a8ac202820 <e125559> {c549} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:2:3:2: COND 0x55a8ac202c50 <e103368> {c553} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:2:3:2:1: AND 0x55a8ac301f40 <e103367> {c549} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:2:3:2:1:1: CONST 0x55a8ac301cf0 <e103363> {c549} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:2:2:3:2:1:2: VARREF 0x55a8ac202de0 <e125539> {c549} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:2:3:2:2: CONST 0x55a8ac203210 <e103353> {c553} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h8
    1:2:3:1:2:2:3:3:2:2:3:2:3: CONST 0x55a8ac203380 <e103354> {c552} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hc
    1:2:3:1:2:2:3:3:2:2:3:3: COND 0x55a8ac2034f0 <e103385> {c551} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:2:3:3:1: AND 0x55a8ac3326c0 <e103384> {c549} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:2:3:3:1:1: CONST 0x55a8ac332470 <e103380> {c549} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:2:2:3:3:1:2: VARREF 0x55a8ac203680 <e125546> {c549} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:2:3:3:2: CONST 0x55a8ac203ab0 <e103370> {c551} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'he
    1:2:3:1:2:2:3:3:2:2:3:3:3: CONST 0x55a8ac203c20 <e103371> {c550} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:3:2:3: COND 0x55a8ac203d90 <e103517> {c535} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:3:1: AND 0x55a8ac30a110 <e103516> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:3:1:1: CONST 0x55a8ac309e80 <e103512> {c509} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:2:3:1:2: CCAST 0x55a8ac4534a0 <e134227> {c509} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:3:3:2:3:1:2:1: VARREF 0x55a8ac203f20 <e134221> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:2:3:2: COND 0x55a8ac204350 <e103454> {c535} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:3:2:1: EQ 0x55a8ac204410 <e103419> {c535} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:3:2:1:1: CONST 0x55a8ac2044d0 <e103416> {c535} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:1:2:2:3:3:2:3:2:1:2: AND 0x55a8ac333200 <e103432> {c534} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:2:2:3:3:2:3:2:1:2:1: CONST 0x55a8ac332fb0 <e103428> {c534} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:2:2:3:3:2:3:2:1:2:2: VARREF 0x55a8ac204710 <e125582> {c534} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:3:2:2: CONST 0x55a8ac204b40 <e103433> {c535} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h3
    1:2:3:1:2:2:3:3:2:3:2:3: COND 0x55a8ac204cb0 <e103453> {c536} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:3:2:3:1: EQ 0x55a8ac204d70 <e103437> {c536} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:3:2:3:1:1: CONST 0x55a8ac204e30 <e103434> {c536} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:1:2:2:3:3:2:3:2:3:1:2: AND 0x55a8ac33c120 <e103450> {c534} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:2:2:3:3:2:3:2:3:1:2:1: CONST 0x55a8ac33bed0 <e103446> {c534} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:2:2:3:3:2:3:2:3:1:2:2: VARREF 0x55a8ac205070 <e125589> {c534} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:3:2:3:2: CONST 0x55a8ac2054a0 <e103451> {c536} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hc
    1:2:3:1:2:2:3:3:2:3:2:3:3: CONST 0x55a8ac205610 <e103452> {c537} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:3:2:3:3: COND 0x55a8ac205780 <e103503> {c523} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:3:3:1: AND 0x55a8ac3fc690 <e125623> {c519} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:2:3:3:1:1: CONST 0x55a8ac3fc400 <e125615> {c519} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:3:2:3:3:1:2: VARREF 0x55a8ac205910 <e125616> {c519} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:3:3:2: COND 0x55a8ac205d40 <e103472> {c523} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:3:3:2:1: AND 0x55a8abd59790 <e103471> {c519} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:3:3:2:1:1: CONST 0x55a8abd59520 <e103467> {c519} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:2:3:3:2:1:2: VARREF 0x55a8ac205ed0 <e125596> {c519} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:3:3:2:2: CONST 0x55a8ac206300 <e103457> {c523} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h8
    1:2:3:1:2:2:3:3:2:3:3:2:3: CONST 0x55a8ac206470 <e103458> {c522} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h4
    1:2:3:1:2:2:3:3:2:3:3:3: COND 0x55a8ac2065e0 <e103489> {c521} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:3:3:3:1: AND 0x55a8ac335f90 <e103488> {c519} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:3:3:3:1:1: CONST 0x55a8ac335d00 <e103484> {c519} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:2:3:3:3:1:2: VARREF 0x55a8ac206770 <e125603> {c519} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:3:3:3:2: CONST 0x55a8ac206ba0 <e103474> {c521} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h2
    1:2:3:1:2:2:3:3:2:3:3:3:3: CONST 0x55a8ac206d10 <e103475> {c520} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h1
    1:2:3:1:2:2:3:3:3: COND 0x55a8ac206e80 <e103717> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:1: AND 0x55a8ac3fd750 <e125767> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:3:1:1: CONST 0x55a8ac3fd4c0 <e125759> {c509} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:3:3:1:2: CCAST 0x55a8ac453640 <e134236> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:3:3:3:1:2:1: VARREF 0x55a8ac207010 <e134231> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:3:2: COND 0x55a8ac207440 <e103599> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:2:1: AND 0x55a8ac350090 <e103598> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:2:1:1: CONST 0x55a8ac3371b0 <e103594> {c509} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:3:2:1:2: CCAST 0x55a8ac4537e0 <e134246> {c509} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:3:3:3:2:1:2:1: VARREF 0x55a8ac2075d0 <e134240> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:3:2:2: CONST 0x55a8ac207a00 <e103536> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:3:3:2:3: COND 0x55a8ac207b70 <e103585> {c545} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:2:3:1: AND 0x55a8ac3fcef0 <e125688> {c541} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:3:2:3:1:1: CONST 0x55a8ac3fcc60 <e125680> {c541} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:3:3:2:3:1:2: VARREF 0x55a8ac207d00 <e125681> {c541} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:2:3:2: COND 0x55a8ac208130 <e103554> {c545} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:2:3:2:1: AND 0x55a8ac32d5c0 <e103553> {c541} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:2:3:2:1:1: CONST 0x55a8ac32d330 <e103549> {c541} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:3:2:3:2:1:2: VARREF 0x55a8ac2082c0 <e125661> {c541} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:2:3:2:2: CONST 0x55a8ac2086f0 <e103539> {c545} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:3:3:2:3:2:3: CONST 0x55a8ac208860 <e103540> {c544} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h7
    1:2:3:1:2:2:3:3:3:2:3:3: COND 0x55a8ac2089d0 <e103571> {c543} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:2:3:3:1: AND 0x55a8ac32d680 <e103570> {c541} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:2:3:3:1:1: CONST 0x55a8ac338900 <e103566> {c541} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:3:2:3:3:1:2: VARREF 0x55a8ac208b60 <e125668> {c541} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:2:3:3:2: CONST 0x55a8ac208f90 <e103556> {c543} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h3
    1:2:3:1:2:2:3:3:3:2:3:3:3: CONST 0x55a8ac209120 <e103557> {c542} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h1
    1:2:3:1:2:2:3:3:3:3: COND 0x55a8ac1df010 <e103703> {c528} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:3:1: AND 0x55a8ac301030 <e103702> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:3:1:1: CONST 0x55a8ac32dae0 <e103698> {c509} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:3:3:1:2: CCAST 0x55a8ac453980 <e134256> {c509} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:3:3:3:3:1:2:1: VARREF 0x55a8ac1df1a0 <e134250> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:3:3:2: COND 0x55a8ac1df630 <e103640> {c528} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:3:2:1: EQ 0x55a8ac1df6f0 <e103605> {c528} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:3:2:1:1: CONST 0x55a8ac1df7b0 <e103602> {c528} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:1:2:2:3:3:3:3:2:1:2: AND 0x55a8ac3503e0 <e103618> {c527} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:2:2:3:3:3:3:2:1:2:1: CONST 0x55a8ac350150 <e103614> {c527} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:2:2:3:3:3:3:2:1:2:2: VARREF 0x55a8ac1dfa30 <e125704> {c527} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:3:2:2: CONST 0x55a8ac1dfee0 <e103619> {c528} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h3
    1:2:3:1:2:2:3:3:3:3:2:3: COND 0x55a8ac1e0090 <e103639> {c529} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:3:2:3:1: EQ 0x55a8ac1e0150 <e103623> {c529} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:3:2:3:1:1: CONST 0x55a8ac1e0210 <e103620> {c529} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:1:2:2:3:3:3:3:2:3:1:2: AND 0x55a8ac33e360 <e103636> {c527} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:2:2:3:3:3:3:2:3:1:2:1: CONST 0x55a8ac33e0d0 <e103632> {c527} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:2:2:3:3:3:3:2:3:1:2:2: VARREF 0x55a8ac1e0490 <e125711> {c527} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:3:2:3:2: CONST 0x55a8ac1e0940 <e103637> {c529} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hc
    1:2:3:1:2:2:3:3:3:3:2:3:3: CONST 0x55a8ac1e0af0 <e103638> {c530} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:3:3:3:3: COND 0x55a8ac1e0ca0 <e103689> {c515} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:3:3:1: AND 0x55a8ac3fd320 <e125745> {c511} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:3:3:3:1:1: CONST 0x55a8ac3fd090 <e125737> {c511} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:3:3:3:3:1:2: VARREF 0x55a8ac1e0e30 <e125738> {c511} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:3:3:2: COND 0x55a8ac1e12e0 <e103658> {c515} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:3:3:2:1: AND 0x55a8ac300f70 <e103657> {c511} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:3:3:2:1:1: CONST 0x55a8ac300ce0 <e103653> {c511} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:3:3:3:2:1:2: VARREF 0x55a8ac1e1470 <e125718> {c511} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:3:3:2:2: CONST 0x55a8ac1e1920 <e103643> {c515} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h8
    1:2:3:1:2:2:3:3:3:3:3:2:3: CONST 0x55a8ac1e1ad0 <e103644> {c514} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h4
    1:2:3:1:2:2:3:3:3:3:3:3: COND 0x55a8ac1e1c80 <e103675> {c513} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:3:3:3:1: AND 0x55a8ac300860 <e103674> {c511} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:3:3:3:1:1: CONST 0x55a8ac3005d0 <e103670> {c511} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:3:3:3:3:1:2: VARREF 0x55a8ac1e1e10 <e125725> {c511} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:3:3:3:2: CONST 0x55a8ac1e22c0 <e103660> {c513} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h2
    1:2:3:1:2:2:3:3:3:3:3:3:3: CONST 0x55a8ac1e2470 <e103661> {c512} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h1
    1:2:3:1:2:3: CONST 0x55a8ac1e2620 <e103760> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:3: CONST 0x55a8ac1e27d0 <e103775> {c505} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:2: VARREF 0x55a8ac1e2980 <e103777> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:3: ASSIGNW 0x55a8ac1f94a0 <e95486> {c275} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: OR 0x55a8ac3b5070 <e115784> {c275} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: AND 0x55a8ac33dbb0 <e125872> {c275} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:1:1:1: CONST 0x55a8ac3fec20 <e125880> {c275} @dt=0x55a8ab701890@(G/w32)  32'hffff0000
    1:2:3:1:1:2: SHIFTL 0x55a8ac3fe9b0 <e125871> {c275} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1:2:1: NEGATE 0x55a8ac3b4a20 <e125868> {c275} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:1:1:2:1:1: CCAST 0x55a8ac453b20 <e134265> {c275} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1:1: AND 0x55a8ac2d19b0 <e134260> {c275} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1:1:1:1: CONST 0x55a8ac2d1720 <e103789> {c275} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:1:2:1:1:1:2: SHIFTR 0x55a8ac3b4880 <e115733> {c275} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1:1:1:2:1: VARREF 0x55a8ac1f96e0 <e115724> {c68} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:1:1:2:2: CONST 0x55a8ac1f9830 <e115725> {c275} @dt=0x55a8ab701890@(G/w32)  32'hf
    1:2:3:1:1:2:2: CONST 0x55a8ac3b4c80 <e125869> {c275} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:1:2: AND 0x55a8ac33cae0 <e115781> {c68} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:1:2:1: CONST 0x55a8ac33dc70 <e103817> {c68} @dt=0x55a8ab701890@(G/w32)  32'hffff
    1:2:3:1:2:2: VARREF 0x55a8ac1f9c80 <e125888> {c68} @dt=0x55a8ac3338d0@(G/wu32/16)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x55a8ac1fa0b0 <e36209> {c275} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [LV] => VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3: COMMENT 0x55a8ac302c80 <e96494> {h34}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac2a6510 <e103859> {h37} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1: COND 0x55a8ac2a65d0 <e103857> {h37} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:1: AND 0x55a8ac2a6690 <e103830> {h36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55a8ac2a6750 <e103828> {h36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55a8ac2a6810 <e103824> {h36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55a8ac2a68d0 <e103822> {h36} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: CCAST 0x55a8ac453cc0 <e134274> {h36} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55a8ac2a6a80 <e134269> {h36} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:1:1:2: EQ 0x55a8ac2a6bd0 <e103827> {h36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55a8ac453e60 <e134283> {h36} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55a8ac2a6c90 <e134278> {h36} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:1:1:2:2: CCAST 0x55a8ac454000 <e134292> {h36} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55a8ac2a6de0 <e134287> {h36} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55a8ac4541a0 <e134301> {h36} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac2a6f40 <e134296> {h36} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x55a8ac2a70a0 <e103834> {h37} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h2
    1:2:3:1:3: COND 0x55a8ac2a7250 <e103856> {h39} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:3:1: AND 0x55a8ac2a7310 <e103837> {h38} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:1:1: CCAST 0x55a8ac454340 <e134310> {h38} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:1:1: VARREF 0x55a8ac2a73d0 <e134305> {h38} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:1:2: CCAST 0x55a8ac4544e0 <e134319> {h38} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55a8ac2a7520 <e134314> {h38} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3:1:3:2: CONST 0x55a8ac2a7680 <e103838> {h39} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h4
    1:2:3:1:3:3: COND 0x55a8ac2a7830 <e103855> {h41} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:3:3:1: AND 0x55a8ac2a78f0 <e103847> {h40} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1: AND 0x55a8ac2a79b0 <e103845> {h40} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1:1: NEQ 0x55a8ac2a7a70 <e103841> {h40} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1:1:1: CONST 0x55a8ac2a7b30 <e103839> {h40} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:3:3:1:1:1:2: CCAST 0x55a8ac454680 <e134328> {h40} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:1:2:1: VARREF 0x55a8ac2a7ce0 <e134323> {h40} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:3:3:1:1:2: EQ 0x55a8ac2a7e30 <e103844> {h40} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1:2:1: CCAST 0x55a8ac454820 <e134337> {h40} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:1:1: VARREF 0x55a8ac2a7ef0 <e134332> {h40} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:3:3:1:1:2:2: CCAST 0x55a8ac4549c0 <e134346> {h40} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:2:1: VARREF 0x55a8ac2a8040 <e134341> {h40} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:3:1:2: CCAST 0x55a8ac454b60 <e134355> {h40} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55a8ac2a81a0 <e134350> {h40} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:1:3:3:2: CONST 0x55a8ac2a8300 <e103848> {h41} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h1
    1:2:3:1:3:3:3: COND 0x55a8ac2a84b0 <e103854> {h43} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:3:3:3:1: AND 0x55a8ac2a8570 <e103851> {h42} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:3:1:1: CCAST 0x55a8ac454d00 <e134364> {h42} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:1:1: VARREF 0x55a8ac2a8630 <e134359> {h42} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:3:3:1:2: CCAST 0x55a8ac454ea0 <e134373> {h42} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:2:1: VARREF 0x55a8ac2a8780 <e134368> {h42} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3:1:3:3:3:2: CONST 0x55a8ac2a88e0 <e103852> {h43} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h3
    1:2:3:1:3:3:3:3: CONST 0x55a8ac2a8a90 <e103853> {h45} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h0
    1:2:3:2: VARREF 0x55a8ac2a8c40 <e103858> {h37} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3: COMMENT 0x55a8ac302d60 <e96502> {h34}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac2a3bd0 <e103894> {h49} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1: COND 0x55a8ac2a3c90 <e103892> {h49} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:1: AND 0x55a8ac2a3d50 <e103868> {h48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55a8ac2a3e10 <e103866> {h48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55a8ac2a3ed0 <e103862> {h48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55a8ac2a3f90 <e103860> {h48} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: CCAST 0x55a8ac455040 <e134382> {h48} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55a8ac2a4140 <e134377> {h48} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:1:2: EQ 0x55a8ac2a4290 <e103865> {h48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55a8ac4551e0 <e134391> {h48} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55a8ac2a4350 <e134386> {h48} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:1:2:2: CCAST 0x55a8ac455380 <e134400> {h48} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55a8ac2a44a0 <e134395> {h48} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55a8ac455520 <e134409> {h48} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac2a4600 <e134404> {h48} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x55a8ac2a4760 <e103869> {h49} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h2
    1:2:3:1:3: COND 0x55a8ac2a4910 <e103891> {h51} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:3:1: AND 0x55a8ac2a49d0 <e103872> {h50} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:1:1: CCAST 0x55a8ac4556c0 <e134418> {h50} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:1:1: VARREF 0x55a8ac2a4a90 <e134413> {h50} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:1:2: CCAST 0x55a8ac455860 <e134427> {h50} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55a8ac2a4be0 <e134422> {h50} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3:1:3:2: CONST 0x55a8ac2a4d40 <e103873> {h51} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h4
    1:2:3:1:3:3: COND 0x55a8ac2a4ef0 <e103890> {h53} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:3:3:1: AND 0x55a8ac2a4fb0 <e103882> {h52} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1: AND 0x55a8ac2a5070 <e103880> {h52} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1:1: NEQ 0x55a8ac2a5130 <e103876> {h52} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1:1:1: CONST 0x55a8ac2a51f0 <e103874> {h52} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:3:3:1:1:1:2: CCAST 0x55a8ac455a00 <e134436> {h52} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:1:2:1: VARREF 0x55a8ac2a53a0 <e134431> {h52} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:3:3:1:1:2: EQ 0x55a8ac2a54f0 <e103879> {h52} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1:2:1: CCAST 0x55a8ac455ba0 <e134445> {h52} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:1:1: VARREF 0x55a8ac2a55b0 <e134440> {h52} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:3:3:1:1:2:2: CCAST 0x55a8ac455d40 <e134454> {h52} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:2:1: VARREF 0x55a8ac2a5700 <e134449> {h52} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:3:1:2: CCAST 0x55a8ac455ee0 <e134463> {h52} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55a8ac2a5860 <e134458> {h52} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:1:3:3:2: CONST 0x55a8ac2a59c0 <e103883> {h53} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h1
    1:2:3:1:3:3:3: COND 0x55a8ac2a5b70 <e103889> {h55} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:3:3:3:1: AND 0x55a8ac2a5c30 <e103886> {h54} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:3:1:1: CCAST 0x55a8ac456080 <e134472> {h54} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:1:1: VARREF 0x55a8ac2a5cf0 <e134467> {h54} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:3:3:1:2: CCAST 0x55a8ac456220 <e134481> {h54} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:2:1: VARREF 0x55a8ac2a5e40 <e134476> {h54} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3:1:3:3:3:2: CONST 0x55a8ac2a5fa0 <e103887> {h55} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h3
    1:2:3:1:3:3:3:3: CONST 0x55a8ac2a6150 <e103888> {h57} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h0
    1:2:3:2: VARREF 0x55a8ac2a6300 <e103893> {h49} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3: ASSIGNW 0x55a8ac1e2aa0 <e95492> {l19} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: ARRAYSEL 0x55a8ac1e2b60 <e38676> {l19} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: VARREF 0x55a8ac1e2c20 <e27072> {l19} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: AND 0x55a8ac33cf10 <e103909> {c60} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:1: CONST 0x55a8ac33cc80 <e103905> {c60} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:2:2: SHIFTR 0x55a8ac3b5130 <e115799> {c60} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:2:1: VARREF 0x55a8ac1e2e10 <e115790> {c60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x55a8ac1e2f60 <e115791> {c60} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:2: VARREF 0x55a8ac1e32c0 <e38677> {l19} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [LV] => VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: ASSIGNW 0x55a8ac1e33e0 <e95494> {l20} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: ARRAYSEL 0x55a8ac1e34a0 <e38680> {l20} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: VARREF 0x55a8ac1e3560 <e27096> {l20} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: AND 0x55a8ac331940 <e103924> {c63} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:1: CONST 0x55a8ac3316b0 <e103920> {c63} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:2:2: SHIFTR 0x55a8ac3b52d0 <e115815> {c63} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:2:1: VARREF 0x55a8ac1e3750 <e115806> {c63} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x55a8ac1e38a0 <e115807> {c63} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55a8ac1e3c00 <e38681> {l20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [LV] => VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3: COMMENT 0x55a8ac302e40 <e96510> {r11}  ALWAYS
    1:2:3: IF 0x55a8ac286070 <e96512> {r12}
    1:2:3:1: VARREF 0x55a8ac286140 <e103925> {r12} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGN 0x55a8ac286260 <e74039> {r13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CONST 0x55a8ac286320 <e39489> {r13} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:2:2: VARREF 0x55a8ac2864d0 <e39490> {r13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [LV] => VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3:3: IF 0x55a8ac286630 <e74064> {r15}
    1:2:3:3:1: AND 0x55a8ac40ace0 <e127144> {r15} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:1:1: CONST 0x55a8ac40aa50 <e127136> {r15} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:3:1:2: CCAST 0x55a8ac4563c0 <e134490> {r15} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55a8ac2867d0 <e134485> {r15} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2: IF 0x55a8ac286c80 <e74119> {r15}
    1:2:3:3:2:1: AND 0x55a8ac40a8b0 <e127122> {r15} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55a8ac40a620 <e127114> {r15} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:2:1:2: CCAST 0x55a8ac456560 <e134499> {r15} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55a8ac286e20 <e134494> {r15} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:2: ASSIGN 0x55a8ac2872d0 <e74125> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:1: VARREF 0x55a8ac287390 <e39927> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:2:2: VARREF 0x55a8ac2874e0 <e39928> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3: IF 0x55a8ac287640 <e74155> {r15}
    1:2:3:3:2:3:1: AND 0x55a8ac40a480 <e127100> {r15} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:1:1: CONST 0x55a8ac40a1f0 <e127092> {r15} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:1:2: CCAST 0x55a8ac456700 <e134508> {r15} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:3:1:2:1: VARREF 0x55a8ac2877e0 <e134503> {r15} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:2: ASSIGN 0x55a8ac287c90 <e74161> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:2:1: VARREF 0x55a8ac287d50 <e39927> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:2:2: VARREF 0x55a8ac287ea0 <e39928> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3: IF 0x55a8ac288000 <e74181> {r15}
    1:2:3:3:2:3:3:1: AND 0x55a8ac40a050 <e127078> {r15} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:1:1: CONST 0x55a8ac409dc0 <e127070> {r15} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:1:2: CCAST 0x55a8ac4568a0 <e134517> {r15} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:3:3:1:2:1: VARREF 0x55a8ac2881a0 <e134512> {r15} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2: IF 0x55a8ac288650 <e74206> {r15}
    1:2:3:3:2:3:3:2:1: AND 0x55a8ac404d60 <e126522> {r15} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:1:1: CONST 0x55a8ac404ad0 <e126514> {r15} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:1:2: CCAST 0x55a8ac456a40 <e134526> {r15} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:3:3:2:1:2:1: VARREF 0x55a8ac2887f0 <e134521> {r15} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2:2: ASSIGN 0x55a8ac288ca0 <e74207> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1: COND 0x55a8ac288d60 <e71827> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:1: AND 0x55a8ac350810 <e104151> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:1:1: CONST 0x55a8ac350580 <e104147> {r15} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:1:2: CCAST 0x55a8ac456be0 <e134536> {r15} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:1:2:1: VARREF 0x55a8ac288ef0 <e134530> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2:2:1:2: VARREF 0x55a8ac2893a0 <e71824> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3: COND 0x55a8ac2894f0 <e71825> {r53} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:1: AND 0x55a8ac402860 <e126266> {r52} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:1:1: CONST 0x55a8ac4025d0 <e126258> {r52} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:3:2:2:1:3:1:2: CCAST 0x55a8ac456d80 <e134545> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:1:2:1: VARREF 0x55a8ac289680 <e134540> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2: COND 0x55a8ac289b30 <e71808> {r53} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:1: AND 0x55a8ac402430 <e126244> {r52} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:1:1: CONST 0x55a8ac4021a0 <e126236> {r52} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:2:2:1:3:2:1:2: CCAST 0x55a8ac456f20 <e134554> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:1:2:1: VARREF 0x55a8ac289cc0 <e134549> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2: COND 0x55a8ac28a170 <e71792> {r53} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:1: AND 0x55a8ac400da0 <e126105> {r52} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:1:1: CONST 0x55a8ac400b50 <e126097> {r52} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:2:1:3:2:2:1:2: CCAST 0x55a8ac4570c0 <e134563> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:2:1:2:1: VARREF 0x55a8ac28a300 <e134558> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2: COND 0x55a8ac28a7b0 <e71730> {r53} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1: AND 0x55a8ac2d3880 <e103994> {r52} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1:1: CONST 0x55a8ac2d35f0 <e103990> {r52} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1:2: CCAST 0x55a8ac457260 <e134573> {r52} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1:2:1: VARREF 0x55a8ac28a940 <e134567> {r52} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:2: VARREF 0x55a8ac28adf0 <e71691> {r53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3: OR 0x55a8ac3b6be0 <e116042> {r54} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:1: AND 0x55a8ac336640 <e125917> {r54} @dt=0x55a8ac331a00@(G/wu32/8)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:1:1: CONST 0x55a8ac3ffad0 <e125989> {r54} @dt=0x55a8ab701890@(G/w32)  32'hff000000
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:1:2: VARREF 0x55a8ac28b0d0 <e125979> {r54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2: AND 0x55a8ac336990 <e116039> {r54} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:1: CONST 0x55a8ac336700 <e103977> {r54} @dt=0x55a8ab701890@(G/w32)  32'hffffff
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:2: SHIFTR 0x55a8ac3b6650 <e116017> {r54} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:2:1: VARREF 0x55a8ac28b650 <e116008> {r54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:2:2: CONST 0x55a8ac28b7a0 <e116009> {r54} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h8
    1:2:3:3:2:3:3:2:2:1:3:2:2:3: COND 0x55a8ac28bb00 <e71731> {r57} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1: AND 0x55a8ac2ec3a0 <e104039> {r52} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1:1: CONST 0x55a8ac32e860 <e104035> {r52} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1:2: CCAST 0x55a8ac457400 <e134583> {r52} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1:2:1: VARREF 0x55a8ac28bc90 <e134577> {r52} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:2: VARREF 0x55a8ac28c140 <e71714> {r57} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3: OR 0x55a8ac3b75b0 <e116115> {r55} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:1: AND 0x55a8ac33cfd0 <e126012> {r55} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:1:1: CONST 0x55a8ac400900 <e126084> {r55} @dt=0x55a8ab701890@(G/w32)  32'hffff0000
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:1:2: VARREF 0x55a8ac28c420 <e126074> {r55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2: AND 0x55a8ac32e7a0 <e116112> {r55} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:1: CONST 0x55a8ac32e510 <e104022> {r55} @dt=0x55a8ab701890@(G/w32)  32'hffff
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:2: SHIFTR 0x55a8ac3b6fe0 <e116090> {r55} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:2:1: VARREF 0x55a8ac28c9a0 <e116081> {r55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:2:2: CONST 0x55a8ac28caf0 <e116082> {r55} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:3:2:3:3:2:2:1:3:2:3: COND 0x55a8ac28ce50 <e71793> {r57} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:1: AND 0x55a8ac402000 <e126222> {r52} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:1:1: CONST 0x55a8ac401db0 <e126214> {r52} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:2:1:3:2:3:1:2: CCAST 0x55a8ac4575a0 <e134592> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:3:1:2:1: VARREF 0x55a8ac28cfe0 <e134587> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:2: VARREF 0x55a8ac28d490 <e71776> {r57} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3: COND 0x55a8ac28d5e0 <e71777> {r57} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1: AND 0x55a8abd5b7f0 <e104099> {r52} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1:1: CONST 0x55a8abd5b560 <e104095> {r52} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1:2: CCAST 0x55a8ac457740 <e134602> {r52} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1:2:1: VARREF 0x55a8ac28d770 <e134596> {r52} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:2: VARREF 0x55a8ac28dc20 <e71760> {r57} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3: OR 0x55a8ac3b8120 <e116205> {r56} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:1: AND 0x55a8abd5b150 <e126129> {r56} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:1:1: CONST 0x55a8ac401b60 <e126201> {r56} @dt=0x55a8ab701890@(G/w32)  32'hffffff00
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:1:2: VARREF 0x55a8ac28df00 <e126191> {r56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2: AND 0x55a8abd5b4a0 <e116202> {r56} @dt=0x55a8ac331a00@(G/wu32/8)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:1: CONST 0x55a8abd5b210 <e104082> {r56} @dt=0x55a8ab701890@(G/w32)  32'hff
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:2: SHIFTR 0x55a8ac3b7b50 <e116180> {r56} @dt=0x55a8ac331a00@(G/wu32/8)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:2:1: VARREF 0x55a8ac28e480 <e116171> {r56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:2:2: CONST 0x55a8ac28e5d0 <e116172> {r56} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h18
    1:2:3:3:2:3:3:2:2:1:3:3: VARREF 0x55a8ac28e930 <e71809> {r57} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:2: VARREF 0x55a8ac28ea80 <e39928> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3: IF 0x55a8ac28ebe0 <e74212> {r15}
    1:2:3:3:2:3:3:2:3:1: AND 0x55a8ac2d2620 <e104331> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:1:1: CONST 0x55a8ac33a6e0 <e104327> {r15} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:1:2: CCAST 0x55a8ac4578e0 <e134612> {r15} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:1:2:1: VARREF 0x55a8ac28ed80 <e134606> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2:3:2: ASSIGN 0x55a8ac28f230 <e74218> {r40} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:2:1: AND 0x55a8ac350b60 <e116244> {r40} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:2:1:1: CONST 0x55a8ac3508d0 <e104164> {r40} @dt=0x55a8ab701890@(G/w32)  32'hffff
    1:2:3:3:2:3:3:2:3:2:1:2: VARREF 0x55a8ac28f480 <e126282> {r40} @dt=0x55a8ac3338d0@(G/wu32/16)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:2:2: VARREF 0x55a8ac28f930 <e39735> {r40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3:3: ASSIGN 0x55a8ac28fa90 <e74219> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1: COND 0x55a8ac28fb50 <e72074> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:1: AND 0x55a8ac404930 <e126493> {r27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:1:1: CONST 0x55a8ac4046a0 <e126485> {r27} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:3:2:3:3:1:1:2: CCAST 0x55a8ac457a80 <e134621> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:1:2:1: VARREF 0x55a8ac28fce0 <e134616> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2: COND 0x55a8ac290190 <e72071> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:1: AND 0x55a8ac403350 <e126351> {r27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:1:1: CONST 0x55a8ac4030c0 <e126343> {r27} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:2:3:3:1:2:1:2: CCAST 0x55a8ac457c20 <e134630> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:2:1:2:1: VARREF 0x55a8ac290320 <e134625> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:2: VARREF 0x55a8ac2907d0 <e71907> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3: COND 0x55a8ac290920 <e71908> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:1: AND 0x55a8ac402f20 <e126329> {r27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:1:1: CONST 0x55a8ac402c90 <e126321> {r27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:3:3:1:2:3:1:2: CCAST 0x55a8ac457dc0 <e134639> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:2:3:1:2:1: VARREF 0x55a8ac290ab0 <e134634> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:2: VARREF 0x55a8ac290f60 <e71891> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3: COND 0x55a8ac2910b0 <e71892> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1: AND 0x55a8ac350eb0 <e104189> {r27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1:1: CONST 0x55a8ac350c20 <e104185> {r27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1:2: CCAST 0x55a8ac457f60 <e134649> {r27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1:2:1: VARREF 0x55a8ac291240 <e134643> {r27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:2: VARREF 0x55a8ac2916f0 <e71875> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:3: SHIFTR 0x55a8ac291840 <e126308> {r31} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:3:1: VARREF 0x55a8ac291900 <e39622> {r31} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:3:2: CONST 0x55a8ac291a50 <e39632> {r31} @dt=0x55a8abad10a0@(G/sw32)  32'sh18
    1:2:3:3:2:3:3:2:3:3:1:3: COND 0x55a8ac291c00 <e72072> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:1: AND 0x55a8ac404500 <e126471> {r27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:1:1: CONST 0x55a8ac404270 <e126463> {r27} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:2:3:3:1:3:1:2: CCAST 0x55a8ac458100 <e134658> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:1:2:1: VARREF 0x55a8ac291d90 <e134653> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2: COND 0x55a8ac292240 <e72055> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:1: AND 0x55a8ac403a10 <e126400> {r27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:1:1: CONST 0x55a8ac403780 <e126392> {r27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:3:3:1:3:2:1:2: CCAST 0x55a8ac4582a0 <e134667> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:2:1:2:1: VARREF 0x55a8ac2923d0 <e134662> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:2: VARREF 0x55a8ac292880 <e71960> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3: COND 0x55a8ac2929d0 <e71961> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1: AND 0x55a8ac2d2560 <e104234> {r27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1:1: CONST 0x55a8ac2d22d0 <e104230> {r27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1:2: CCAST 0x55a8ac458440 <e134677> {r27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1:2:1: VARREF 0x55a8ac292b60 <e134671> {r27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:2: VARREF 0x55a8ac293010 <e71944> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:3: SHIFTR 0x55a8ac293160 <e126379> {r30} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:3:1: VARREF 0x55a8ac293220 <e39607> {r30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:3:2: CONST 0x55a8ac293370 <e39617> {r30} @dt=0x55a8abad10a0@(G/sw32)  32'sh10
    1:2:3:3:2:3:3:2:3:3:1:3:3: COND 0x55a8ac293520 <e72056> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:1: AND 0x55a8ac4040d0 <e126449> {r27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:1:1: CONST 0x55a8ac403e40 <e126441> {r27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:3:3:1:3:3:1:2: CCAST 0x55a8ac4585e0 <e134686> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:3:1:2:1: VARREF 0x55a8ac2936b0 <e134681> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2: COND 0x55a8ac293b60 <e72039> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1: AND 0x55a8abd58bc0 <e104264> {r27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1:1: CONST 0x55a8abd58930 <e104260> {r27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1:2: CCAST 0x55a8ac458780 <e134696> {r27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1:2:1: VARREF 0x55a8ac293cf0 <e134690> {r27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:2: VARREF 0x55a8ac2941a0 <e71990> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:3: SHIFTR 0x55a8ac2942f0 <e126428> {r29} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:3:1: VARREF 0x55a8ac2943b0 <e39592> {r29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:3:2: CONST 0x55a8ac294500 <e39602> {r29} @dt=0x55a8abad10a0@(G/sw32)  32'sh8
    1:2:3:3:2:3:3:2:3:3:1:3:3:3: VARREF 0x55a8ac2946b0 <e72040> {r28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:2: VARREF 0x55a8ac294800 <e39637> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3:3: ASSIGN 0x55a8ac294960 <e113624> {r34} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1: AND 0x55a8ac442ba0 <e132984> {r34} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:1: CONST 0x55a8ac442c60 <e104314> {r34} @dt=0x55a8ab701890@(G/w32)  32'hff
    1:2:3:3:2:3:3:2:3:3:1:2: VARREF 0x55a8ac442e10 <e126502> {r34} @dt=0x55a8ac331a00@(G/wu32/8)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3:3:2: VARREF 0x55a8ac295070 <e39664> {r34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3: IF 0x55a8ac2951d0 <e74235> {r15}
    1:2:3:3:2:3:3:3:1: AND 0x55a8ac409c20 <e127056> {r15} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:1:1: CONST 0x55a8ac409990 <e127048> {r15} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:1:2: CCAST 0x55a8ac458920 <e134705> {r15} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:3:3:3:1:2:1: VARREF 0x55a8ac295370 <e134700> {r15} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:3:2: ASSIGN 0x55a8ac295820 <e74236> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1: COND 0x55a8ac2958e0 <e72364> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:1: AND 0x55a8ac30e7e0 <e104556> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:1:1: CONST 0x55a8ac2f3cd0 <e104552> {r15} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:1:2: CCAST 0x55a8ac458ac0 <e134715> {r15} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:1:2:1: VARREF 0x55a8ac295a70 <e134709> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:3:2:1:2: VARREF 0x55a8ac295f20 <e72361> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3: COND 0x55a8ac296070 <e72362> {r47} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:1: AND 0x55a8ac406d20 <e126752> {r43} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:1:1: CONST 0x55a8ac406a90 <e126744> {r43} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:2:1:3:1:2: CCAST 0x55a8ac458c60 <e134724> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:1:2:1: VARREF 0x55a8ac296200 <e134719> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:2: VARREF 0x55a8ac2966b0 <e72345> {r47} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3: COND 0x55a8ac296800 <e72346> {r46} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:1: AND 0x55a8ac4068f0 <e126730> {r43} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:1:1: CONST 0x55a8ac406660 <e126722> {r43} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:3:2:1:3:3:1:2: CCAST 0x55a8ac458e00 <e134733> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:1:2:1: VARREF 0x55a8ac296990 <e134728> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2: COND 0x55a8ac296e40 <e72329> {r46} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:1: AND 0x55a8ac405690 <e126596> {r43} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:1:1: CONST 0x55a8ac405400 <e126588> {r43} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:2:1:3:3:2:1:2: CCAST 0x55a8ac458fa0 <e134742> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:2:1:2:1: VARREF 0x55a8ac296fd0 <e134737> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2: COND 0x55a8ac297480 <e72244> {r46} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1: AND 0x55a8ac2fb9d0 <e104399> {r43} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1:1: CONST 0x55a8ac2fb740 <e104395> {r43} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1:2: CCAST 0x55a8ac459140 <e134752> {r43} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1:2:1: VARREF 0x55a8ac297610 <e134746> {r43} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2: OR 0x55a8ac3ba690 <e116577> {r46} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1: AND 0x55a8ac2fb330 <e126560> {r46} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:1: CONST 0x55a8ac405170 <e126568> {r46} @dt=0x55a8ab701890@(G/w32)  32'hffffff00
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:2: SHIFTL 0x55a8ac404f00 <e126559> {r46} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:2:1: VARREF 0x55a8ac297c50 <e126556> {r46} @dt=0x55a8ac331ae0@(G/wu32/24)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:2:2: CONST 0x55a8ac3ba260 <e126557> {r46} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:2: AND 0x55a8ac2fb680 <e116574> {r46} @dt=0x55a8ac331a00@(G/wu32/8)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:2:1: CONST 0x55a8ac2fb3f0 <e104382> {r46} @dt=0x55a8ab701890@(G/w32)  32'hff
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:2:2: VARREF 0x55a8ac2981d0 <e126576> {r46} @dt=0x55a8ac331a00@(G/wu32/8)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:3: VARREF 0x55a8ac298680 <e72229> {r48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:3: VARREF 0x55a8ac2987d0 <e72245> {r48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3: COND 0x55a8ac298920 <e72330> {r45} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:1: AND 0x55a8ac4064c0 <e126708> {r43} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:1:1: CONST 0x55a8ac406230 <e126700> {r43} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:2:1:3:3:3:1:2: CCAST 0x55a8ac4592e0 <e134761> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:3:1:2:1: VARREF 0x55a8ac298ab0 <e134756> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2: COND 0x55a8ac298f60 <e72313> {r45} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1: AND 0x55a8abd5a210 <e104459> {r43} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1:1: CONST 0x55a8abd59f80 <e104455> {r43} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1:2: CCAST 0x55a8ac459480 <e134771> {r43} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1:2:1: VARREF 0x55a8ac2990f0 <e134765> {r43} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2: OR 0x55a8ac3bb200 <e116667> {r45} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1: AND 0x55a8abd59b70 <e126627> {r45} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:1: CONST 0x55a8ac405aa0 <e126635> {r45} @dt=0x55a8ab701890@(G/w32)  32'hffff0000
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:2: SHIFTL 0x55a8ac405830 <e126626> {r45} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:2:1: VARREF 0x55a8ac299730 <e126623> {r45} @dt=0x55a8ac3338d0@(G/wu32/16)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:2:2: CONST 0x55a8ac3badd0 <e126624> {r45} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:2: AND 0x55a8abd59ec0 <e116664> {r45} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:2:1: CONST 0x55a8abd59c30 <e104442> {r45} @dt=0x55a8ab701890@(G/w32)  32'hffff
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:2:2: VARREF 0x55a8ac299cb0 <e126643> {r45} @dt=0x55a8ac3338d0@(G/wu32/16)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:3: VARREF 0x55a8ac29a160 <e72275> {r48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3: COND 0x55a8ac29a2b0 <e72314> {r44} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1: AND 0x55a8ac2f3220 <e104504> {r43} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1:1: CONST 0x55a8ac2f2f90 <e104500> {r43} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1:2: CCAST 0x55a8ac459620 <e134781> {r43} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1:2:1: VARREF 0x55a8ac29a440 <e134775> {r43} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2: OR 0x55a8ac3bbbd0 <e116740> {r44} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1: AND 0x55a8abd5a560 <e126672> {r44} @dt=0x55a8ac331a00@(G/wu32/8)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:1: CONST 0x55a8ac405fa0 <e126680> {r44} @dt=0x55a8ab701890@(G/w32)  32'hff000000
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:2: SHIFTL 0x55a8ac405d30 <e126671> {r44} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:2:1: VARREF 0x55a8ac29aa80 <e126668> {r44} @dt=0x55a8ac331a00@(G/wu32/8)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:2:2: CONST 0x55a8ac3bb7a0 <e126669> {r44} @dt=0x55a8ab701890@(G/w32)  32'h18
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:2: AND 0x55a8ac2f2ed0 <e116737> {r44} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:2:1: CONST 0x55a8abd5a620 <e104487> {r44} @dt=0x55a8ab701890@(G/w32)  32'hffffff
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:2:2: VARREF 0x55a8ac29b000 <e126688> {r44} @dt=0x55a8ac331ae0@(G/wu32/24)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:3: VARREF 0x55a8ac29b4b0 <e72298> {r48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:2: VARREF 0x55a8ac29b600 <e39928> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3: IF 0x55a8ac29b760 <e74241> {r15}
    1:2:3:3:2:3:3:3:3:1: AND 0x55a8ac3418e0 <e104794> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:1:1: CONST 0x55a8ac341650 <e104790> {r15} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:1:2: CCAST 0x55a8ac4597c0 <e134791> {r15} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:1:2:1: VARREF 0x55a8ac29b900 <e134785> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:3:3:2: ASSIGN 0x55a8ac29bdb0 <e74247> {r37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:2:1: OR 0x55a8ac3bc660 <e116823> {r37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:2:1:1: AND 0x55a8ac30ee80 <e126776> {r37} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:3:3:2:1:1:1: CONST 0x55a8ac407130 <e126784> {r37} @dt=0x55a8ab701890@(G/w32)  32'hffff0000
    1:2:3:3:2:3:3:3:3:2:1:1:2: SHIFTL 0x55a8ac406ec0 <e126775> {r37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1: NEGATE 0x55a8ac3bbfd0 <e126772> {r37} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1: CCAST 0x55a8ac459960 <e134800> {r37} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1: AND 0x55a8ac30eb30 <e134795> {r37} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:1: CONST 0x55a8ac30e8a0 <e104570> {r37} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:2: SHIFTR 0x55a8ac3bbe30 <e116772> {r37} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:2:1: VARREF 0x55a8ac29c0c0 <e116763> {r37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:2:2: CONST 0x55a8ac29c210 <e116764> {r37} @dt=0x55a8ac336dd0@(G/swu32/5)  5'hf
    1:2:3:3:2:3:3:3:3:2:1:1:2:2: CONST 0x55a8ac3bc230 <e126773> {r37} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:2:3:3:3:3:2:1:2: AND 0x55a8ac30f1d0 <e116820> {r37} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:3:3:2:1:2:1: CONST 0x55a8ac30ef40 <e104598> {r37} @dt=0x55a8ab701890@(G/w32)  32'hffff
    1:2:3:3:2:3:3:3:3:2:1:2:2: VARREF 0x55a8ac29c7f0 <e126792> {r37} @dt=0x55a8ac3338d0@(G/wu32/16)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:2:2: VARREF 0x55a8ac29cca0 <e39705> {r37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3: ASSIGN 0x55a8ac29ce00 <e74248> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1: COND 0x55a8ac29cec0 <e72611> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1: AND 0x55a8ac4092f0 <e127003> {r17} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1:1: CONST 0x55a8ac409060 <e126995> {r17} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:3:3:1:1:2: CCAST 0x55a8ac459b00 <e134809> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:1:2:1: VARREF 0x55a8ac29d050 <e134804> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2: COND 0x55a8ac29d500 <e72608> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:1: AND 0x55a8ac407d10 <e126861> {r17} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:1:1: CONST 0x55a8ac407a80 <e126853> {r17} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:3:3:3:1:2:1:2: CCAST 0x55a8ac459ca0 <e134818> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:2:1:2:1: VARREF 0x55a8ac29d690 <e134813> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:2: VARREF 0x55a8ac29db40 <e72444> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3: COND 0x55a8ac29dc90 <e72445> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:1: AND 0x55a8ac4078e0 <e126839> {r17} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:1:1: CONST 0x55a8ac407650 <e126831> {r17} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:3:3:1:2:3:1:2: CCAST 0x55a8ac459e40 <e134827> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:2:3:1:2:1: VARREF 0x55a8ac29de20 <e134822> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:2: VARREF 0x55a8ac29e2d0 <e72428> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3: COND 0x55a8ac29e420 <e72429> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1: AND 0x55a8ac30f520 <e104623> {r17} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1:1: CONST 0x55a8ac30f290 <e104619> {r17} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1:2: CCAST 0x55a8ac459fe0 <e134837> {r17} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1:2:1: VARREF 0x55a8ac29e5b0 <e134831> {r17} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:2: VARREF 0x55a8ac29ea60 <e72412> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:3: SHIFTR 0x55a8ac29ebb0 <e126818> {r21} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:3:1: VARREF 0x55a8ac29ec70 <e39530> {r21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:3:2: CONST 0x55a8ac29edc0 <e39540> {r21} @dt=0x55a8abad10a0@(G/sw32)  32'sh18
    1:2:3:3:2:3:3:3:3:3:1:3: COND 0x55a8ac29ef70 <e72609> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:1: AND 0x55a8ac408ec0 <e126981> {r17} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:1:1: CONST 0x55a8ac408c30 <e126973> {r17} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:3:3:3:1:3:1:2: CCAST 0x55a8ac45a180 <e134846> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:1:2:1: VARREF 0x55a8ac29f100 <e134841> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2: COND 0x55a8ac29f5b0 <e72592> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:1: AND 0x55a8ac4083d0 <e126910> {r17} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:1:1: CONST 0x55a8ac408140 <e126902> {r17} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:3:3:1:3:2:1:2: CCAST 0x55a8ac45a320 <e134855> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:2:1:2:1: VARREF 0x55a8ac29f740 <e134850> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:2: VARREF 0x55a8ac29fbf0 <e72497> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3: COND 0x55a8ac29fd40 <e72498> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1: AND 0x55a8ac330cb0 <e104668> {r17} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1:1: CONST 0x55a8ac330a20 <e104664> {r17} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1:2: CCAST 0x55a8ac45a4c0 <e134865> {r17} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1:2:1: VARREF 0x55a8ac29fed0 <e134859> {r17} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:2: VARREF 0x55a8ac2a0380 <e72481> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:3: SHIFTR 0x55a8ac2a04d0 <e126889> {r20} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:3:1: VARREF 0x55a8ac2a0590 <e39515> {r20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:3:2: CONST 0x55a8ac2a06e0 <e39525> {r20} @dt=0x55a8abad10a0@(G/sw32)  32'sh10
    1:2:3:3:2:3:3:3:3:3:1:3:3: COND 0x55a8ac2a0890 <e72593> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:1: AND 0x55a8ac408a90 <e126959> {r17} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:1:1: CONST 0x55a8ac408800 <e126951> {r17} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:3:3:1:3:3:1:2: CCAST 0x55a8ac45a660 <e134874> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:3:1:2:1: VARREF 0x55a8ac2a0a20 <e134869> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2: COND 0x55a8ac2a0ed0 <e72576> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1: AND 0x55a8ac331350 <e104698> {r17} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1:1: CONST 0x55a8ac3310c0 <e104694> {r17} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1:2: CCAST 0x55a8ac45a800 <e134884> {r17} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1:2:1: VARREF 0x55a8ac2a1060 <e134878> {r17} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:2: VARREF 0x55a8ac2a1510 <e72527> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:3: SHIFTR 0x55a8ac2a1660 <e126938> {r19} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:3:1: VARREF 0x55a8ac2a1720 <e39500> {r19} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:3:2: CONST 0x55a8ac2a1870 <e39510> {r19} @dt=0x55a8abad10a0@(G/sw32)  32'sh8
    1:2:3:3:2:3:3:3:3:3:1:3:3:3: VARREF 0x55a8ac2a1a20 <e72577> {r18} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:2: VARREF 0x55a8ac2a1b70 <e39545> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3: ASSIGN 0x55a8ac2a1cd0 <e113713> {r24} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1: OR 0x55a8ac442f90 <e132986> {r24} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1: AND 0x55a8ac443050 <e127020> {r24} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:3:3:3:1:1:1: CONST 0x55a8ac443110 <e127028> {r24} @dt=0x55a8ab701890@(G/w32)  32'hffffff00
    1:2:3:3:2:3:3:3:3:3:1:1:2: SHIFTL 0x55a8ac4432a0 <e127019> {r24} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1: NEGATE 0x55a8ac443360 <e127016> {r24} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1: CCAST 0x55a8ac45a9a0 <e134893> {r24} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1: AND 0x55a8ac443420 <e134888> {r24} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:1: CONST 0x55a8ac4434e0 <e104749> {r24} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:2: SHIFTR 0x55a8ac443690 <e116991> {r24} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:2:1: VARREF 0x55a8ac443750 <e116982> {r24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:2:2: CONST 0x55a8ac443870 <e116983> {r24} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h7
    1:2:3:3:2:3:3:3:3:3:1:1:2:2: CONST 0x55a8ac443a20 <e127017> {r24} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:3:3:1:2: AND 0x55a8ac443bd0 <e117039> {r24} @dt=0x55a8ac331a00@(G/wu32/8)
    1:2:3:3:2:3:3:3:3:3:1:2:1: CONST 0x55a8ac443c90 <e104777> {r24} @dt=0x55a8ab701890@(G/w32)  32'hff
    1:2:3:3:2:3:3:3:3:3:1:2:2: VARREF 0x55a8ac443e40 <e127036> {r24} @dt=0x55a8ac331a00@(G/wu32/8)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3:2: VARREF 0x55a8ac2a2be0 <e39583> {r24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:3: ASSIGN 0x55a8ac2a2d40 <e74250> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1: VARREF 0x55a8ac2a2e00 <e39927> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:3:2: VARREF 0x55a8ac2a2f50 <e39928> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3: ASSIGN 0x55a8ac2a30b0 <e74251> {r64} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:1: VARREF 0x55a8ac2a3170 <e39930> {r64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2: VARREF 0x55a8ac2a32d0 <e39931> {r64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [LV] => VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3: COMMENT 0x55a8ac302f20 <e96518> {f23}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac1e56a0 <e104863> {f24} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1: AND 0x55a8ac349a40 <e104876> {f24} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1:1: CONST 0x55a8ac3497b0 <e104872> {f24} @dt=0x55a8ab701890@(G/w32)  32'h3f
    1:2:3:1:2: SHIFTR 0x55a8ac3bdeb0 <e117057> {f24} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1:2:1: VARREF 0x55a8ac1e5830 <e117048> {f24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x55a8ac1e5980 <e117049> {f24} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h1a
    1:2:3:2: VARREF 0x55a8ac1e5ce0 <e104862> {f24} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [LV] => VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3: ASSIGN 0x55a8ac1e5e00 <e104880> {f25} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1: AND 0x55a8ac349d90 <e104893> {f25} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1: CONST 0x55a8ac349b00 <e104889> {f25} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:2: SHIFTR 0x55a8ac3be050 <e117073> {f25} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:1: VARREF 0x55a8ac1e5f90 <e117064> {f25} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x55a8ac1e60e0 <e117065> {f25} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55a8ac1e6440 <e104879> {f25} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [LV] => VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3: ASSIGN 0x55a8ac1e6560 <e104897> {f26} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1: AND 0x55a8ac34a0e0 <e104910> {f26} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1:1: CONST 0x55a8ac349e50 <e104906> {f26} @dt=0x55a8ab701890@(G/w32)  32'h3f
    1:2:3:1:2: VARREF 0x55a8ac1e66f0 <e127153> {f26} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x55a8ac1e6ba0 <e104896> {f26} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [LV] => VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3: IF 0x55a8ac1e6cc0 <e62895> {f27}
    1:2:3:1: AND 0x55a8ac4104d0 <e127711> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac410240 <e127703> {f27} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55a8ac45ab40 <e134902> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac1e6e60 <e134897> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2: IF 0x55a8ac1e72e0 <e62858> {f27}
    1:2:3:2:1: AND 0x55a8ac40ca30 <e127333> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac40c7a0 <e127325> {f27} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55a8ac45ace0 <e134911> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55a8ac1e7480 <e134906> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:2: ASSIGN 0x55a8ac1e7900 <e104917> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8ac1e79c0 <e104915> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8ac1e7b70 <e104916> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8ac1e7cd0 <e104920> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8ac1e7d90 <e104918> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8ac1e7f40 <e104919> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8ac1e80a0 <e104923> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8ac1e8160 <e104921> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8ac1e8310 <e104922> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8ac1e8460 <e104926> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:2:1: CONST 0x55a8ac1e8520 <e104924> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:2:2: VARREF 0x55a8ac1e86d0 <e104925> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8ac1e8820 <e104929> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:2:1: CONST 0x55a8ac1e88e0 <e104927> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:2:2: VARREF 0x55a8ac1e8a90 <e104928> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8ac1e8bf0 <e104932> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8ac1e8cb0 <e104930> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8ac1e8e60 <e104931> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8ac1e8fb0 <e104935> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8ac1e9070 <e104933> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8ac1e9220 <e104934> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8ac1e9380 <e104938> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8ac1e9440 <e104936> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8ac1e95f0 <e104937> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8ac1e9750 <e104941> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:2:1: CONST 0x55a8ac1e9810 <e104939> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:2:2: VARREF 0x55a8ac1e99c0 <e104940> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8ac1e9b10 <e104944> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8ac1e9bd0 <e104942> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8ac1e9d80 <e104943> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8ac1e9ea0 <e104947> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8ac1e9f60 <e104945> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8ac1ea110 <e104946> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8ac1ea260 <e104950> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8ac1ea320 <e104948> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8ac1ea4d0 <e104949> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3: IF 0x55a8ac1ea620 <e62825> {f27}
    1:2:3:2:3:1: AND 0x55a8ac40c600 <e127311> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:1: CONST 0x55a8ac40c370 <e127303> {f27} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:2:3:1:2: CCAST 0x55a8ac45ae80 <e134920> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:2:1: VARREF 0x55a8ac1ea7c0 <e134915> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2: IF 0x55a8ac1eac80 <e62792> {f27}
    1:2:3:2:3:2:1: AND 0x55a8ac40b540 <e127202> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:2:1:1: CONST 0x55a8ac40b2b0 <e127194> {f27} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:3:2:1:2: CCAST 0x55a8ac45b020 <e134929> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:2:1:2:1: VARREF 0x55a8ac1eae20 <e134924> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8ac1eb2e0 <e104957> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8ac1eb3a0 <e104955> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8ac1eb550 <e104956> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8ac1eb6b0 <e104960> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8ac1eb770 <e104958> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8ac1eb920 <e104959> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8ac1eba80 <e104963> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8ac1ebb40 <e104961> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8ac1ebcf0 <e104962> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8ac1ebe40 <e104966> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:2:1: CONST 0x55a8ac1ebf00 <e104964> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8ac1ec0b0 <e104965> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8ac1ec200 <e104969> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:2:1: CONST 0x55a8ac1ec2c0 <e104967> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8ac1ec470 <e104968> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8ac1ec5d0 <e104972> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8ac1ec690 <e104970> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8ac1ec840 <e104971> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8ac1ec990 <e104975> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8ac1eca50 <e104973> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8ac1ecc00 <e104974> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8ac1ecd60 <e104978> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8ac1ece20 <e104976> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8ac1ecfd0 <e104977> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8ac1ed130 <e104981> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:2:2:1: CONST 0x55a8ac1ed1f0 <e104979> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8ac1ed3a0 <e104980> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8ac1ed4f0 <e104984> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8ac1ed5b0 <e104982> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8ac1ed760 <e104983> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8ac1ed880 <e104987> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8ac1ed940 <e104985> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8ac1edaf0 <e104986> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8ac1edc40 <e104990> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8ac1edd00 <e104988> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8ac1edeb0 <e104989> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3: IF 0x55a8ac1ee000 <e62759> {f27}
    1:2:3:2:3:2:3:1: AND 0x55a8ac40b110 <e127180> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:2:3:1:1: CONST 0x55a8ac40ae80 <e127172> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:3:2:3:1:2: CCAST 0x55a8ac45b1c0 <e134938> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:2:3:1:2:1: VARREF 0x55a8ac1ee1a0 <e134933> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2: IF 0x55a8ac1ee660 <e62726> {f27}
    1:2:3:2:3:2:3:2:1: AND 0x55a8ac34a430 <e105079> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:2:3:2:1:1: CONST 0x55a8ac34a1a0 <e105075> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:2:3:2:1:2: CCAST 0x55a8ac45b360 <e134948> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:2:3:2:1:2:1: VARREF 0x55a8ac1ee800 <e134942> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8ac1eecc0 <e104997> {f335} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8ac1eed80 <e104995> {f335} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8ac1eef30 <e104996> {f335} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8ac1ef090 <e105000> {f336} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8ac1ef150 <e104998> {f336} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8ac1ef300 <e104999> {f336} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8ac1ef460 <e105003> {f337} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8ac1ef520 <e105001> {f337} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8ac1ef6d0 <e105002> {f337} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8ac1ef820 <e105006> {f338} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8ac1ef8e0 <e105004> {f338} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8ac1efa90 <e105005> {f338} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8ac1efbe0 <e105009> {f339} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8ac1efca0 <e105007> {f339} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8ac1efe50 <e105008> {f339} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8ac1effb0 <e105012> {f340} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8ac1f0070 <e105010> {f340} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8ac1f0220 <e105011> {f340} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8ac1f0370 <e105015> {f341} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8ac1f0430 <e105013> {f341} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8ac1f05e0 <e105014> {f341} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8ac1f0740 <e105018> {f342} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8ac1f0800 <e105016> {f341} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8ac1f09b0 <e105017> {f342} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8ac1f0b10 <e105021> {f343} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8ac1f0bd0 <e105019> {f343} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h21
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8ac1f0d80 <e105020> {f343} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8ac1f0ed0 <e105024> {f344} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8ac1f0f90 <e105022> {f344} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8ac1f1140 <e105023> {f344} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8ac1f1260 <e105027> {f345} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8ac1f1320 <e105025> {f345} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8ac1f14d0 <e105026> {f345} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8ac1f1620 <e105030> {f346} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8ac1f16e0 <e105028> {f346} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8ac1f1890 <e105029> {f346} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8ac1f19e0 <e105033> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8ac1f1aa0 <e105031> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8ac1f1c50 <e105032> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8ac1f1db0 <e105036> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8ac1f1e70 <e105034> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8ac1f2020 <e105035> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8ac1f2180 <e105039> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8ac1f2240 <e105037> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8ac1f23f0 <e105038> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8ac1f2540 <e105042> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8ac1f2600 <e105040> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8ac1f27b0 <e105041> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8ac1f2900 <e105045> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8ac1f29c0 <e105043> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8ac1f2b70 <e105044> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8ac1f2cd0 <e105048> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8ac1f2d90 <e105046> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8ac1f2f40 <e105047> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8ac1f3090 <e105051> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8ac1f3150 <e105049> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8ac1f3300 <e105050> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8ac1f3460 <e105054> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8ac1f3520 <e105052> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8ac1f36d0 <e105053> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8ac1f3830 <e105057> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8ac1f38f0 <e105055> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8ac1f3aa0 <e105056> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8ac1f3bf0 <e105060> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8ac1f3cb0 <e105058> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8ac1f3e60 <e105059> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8ac1f3f80 <e105063> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8ac1f4040 <e105061> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8ac1f41f0 <e105062> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8ac1f4340 <e105066> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8ac1f4400 <e105064> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8ac1f45b0 <e105065> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8ac1f4700 <e105082> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8ac1f47c0 <e105080> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8ac1f4970 <e105081> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8ac1f4ad0 <e105085> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8ac1f4b90 <e105083> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8ac1f4d40 <e105084> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8ac1f4ea0 <e105088> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8ac1f4f60 <e105086> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8ac1f5110 <e105087> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8ac1f5260 <e105091> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8ac1f5320 <e105089> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8ac1f54d0 <e105090> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8ac1f5620 <e105094> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8ac1f56e0 <e105092> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8ac1f5890 <e105093> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8ac1f59f0 <e105097> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8ac1f5ab0 <e105095> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8ac1f5c60 <e105096> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8ac1f5db0 <e105100> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8ac1f5e70 <e105098> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8ac1f6020 <e105099> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8ac1f6180 <e105103> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8ac1f6240 <e105101> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8ac1f63f0 <e105102> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8ac1f6550 <e105106> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8ac1f6610 <e105104> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8ac209430 <e105105> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8ac209550 <e105109> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8ac209610 <e105107> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8ac209780 <e105108> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8ac2098a0 <e105112> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8ac209960 <e105110> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8ac209ad0 <e105111> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8ac209bf0 <e105115> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8ac209cb0 <e105113> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8ac209e20 <e105114> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3: IF 0x55a8ac209f40 <e62693> {f27}
    1:2:3:2:3:3:1: AND 0x55a8ac40c1d0 <e127289> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:3:1:1: CONST 0x55a8ac40bf40 <e127281> {f27} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:3:3:1:2: CCAST 0x55a8ac45b500 <e134957> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:3:1:2:1: VARREF 0x55a8ac20a0e0 <e134952> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2: IF 0x55a8ac20a4e0 <e62660> {f27}
    1:2:3:2:3:3:2:1: AND 0x55a8ac40b970 <e127231> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:3:2:1:1: CONST 0x55a8ac40b6e0 <e127223> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:3:3:2:1:2: CCAST 0x55a8ac45b6a0 <e134966> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:3:2:1:2:1: VARREF 0x55a8ac20a680 <e134961> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8ac20aa80 <e105148> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8ac20ab40 <e105146> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8ac20acb0 <e105147> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8ac20add0 <e105151> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8ac20ae90 <e105149> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8ac20b000 <e105150> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8ac20b120 <e105154> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8ac20b1e0 <e105152> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8ac20b350 <e105153> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8ac20b470 <e105157> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8ac20b530 <e105155> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8ac20b6a0 <e105156> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8ac20b7c0 <e105160> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8ac20b880 <e105158> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8ac20b9f0 <e105159> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8ac20bb10 <e105163> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8ac20bbd0 <e105161> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8ac20bd40 <e105162> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8ac20be60 <e105166> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8ac20bf20 <e105164> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8ac20c090 <e105165> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8ac20c1b0 <e105169> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8ac20c270 <e105167> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8ac20c3e0 <e105168> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8ac20c500 <e105172> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8ac20c5c0 <e105170> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8ac20c730 <e105171> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8ac20c850 <e105175> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8ac20c910 <e105173> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8ac20ca80 <e105174> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8ac20cba0 <e105178> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8ac20cc60 <e105176> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8ac20cdd0 <e105177> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8ac20cef0 <e105181> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8ac20cfb0 <e105179> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8ac20d120 <e105180> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:2:3: IF 0x55a8ac20d240 <e62627> {f27}
    1:2:3:2:3:3:2:3:1: AND 0x55a8ac34ae20 <e105262> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:3:2:3:1:1: CONST 0x55a8ac34ab90 <e105258> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:3:2:3:1:2: CCAST 0x55a8ac45b840 <e134976> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:3:2:3:1:2:1: VARREF 0x55a8ac20d3e0 <e134970> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8ac20d7e0 <e105186> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8ac20d8a0 <e105184> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8ac20da10 <e105185> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8ac20db30 <e105189> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8ac20dbf0 <e105187> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8ac20dd60 <e105188> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8ac20de80 <e105192> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8ac20df40 <e105190> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8ac20e0b0 <e105191> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8ac20e1d0 <e105195> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8ac20e290 <e105193> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8ac20e400 <e105194> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8ac20e520 <e105198> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8ac20e5e0 <e105196> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8ac20e750 <e105197> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8ac20e870 <e105201> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8ac20e930 <e105199> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8ac20eaa0 <e105200> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8ac20ebc0 <e105204> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8ac20ec80 <e105202> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8ac20edf0 <e105203> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8ac20ef10 <e105207> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8ac20efd0 <e105205> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8ac20f140 <e105206> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8ac20f260 <e105210> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8ac20f320 <e105208> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8ac20f490 <e105209> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8ac20f5b0 <e105213> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8ac20f670 <e105211> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8ac20f7e0 <e105212> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8ac20f900 <e105216> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8ac20f9c0 <e105214> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8ac20fb30 <e105215> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8ac20fc50 <e105219> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8ac20fd10 <e105217> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8ac20fe80 <e105218> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8ac20ffa0 <e105222> {f319} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8ac210060 <e105220> {f319} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8ac2101d0 <e105221> {f319} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8ac2102f0 <e105225> {f320} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8ac2103b0 <e105223> {f320} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8ac210520 <e105224> {f320} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8ac210640 <e105228> {f321} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8ac210700 <e105226> {f321} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8ac210870 <e105227> {f321} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8ac210990 <e105231> {f322} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8ac210a50 <e105229> {f322} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8ac210bc0 <e105230> {f322} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8ac210ce0 <e105234> {f323} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8ac210da0 <e105232> {f323} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8ac210f10 <e105233> {f323} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8ac211030 <e105237> {f324} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8ac2110f0 <e105235> {f324} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8ac211260 <e105236> {f324} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8ac211380 <e105240> {f325} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8ac211440 <e105238> {f325} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8ac2115b0 <e105239> {f325} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8ac2116d0 <e105243> {f326} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8ac211790 <e105241> {f325} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8ac211900 <e105242> {f326} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8ac211a20 <e105246> {f327} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8ac211ae0 <e105244> {f327} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h21
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8ac211c50 <e105245> {f327} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8ac211d70 <e105249> {f328} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8ac211e30 <e105247> {f328} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8ac211fa0 <e105248> {f328} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3: IF 0x55a8ac2120c0 <e62594> {f27}
    1:2:3:2:3:3:3:1: AND 0x55a8ac40bda0 <e127267> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:3:3:1:1: CONST 0x55a8ac40bb10 <e127259> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:3:3:3:1:2: CCAST 0x55a8ac45b9e0 <e134985> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:3:3:1:2:1: VARREF 0x55a8ac212260 <e134980> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:2: IF 0x55a8ac212660 <e62561> {f27}
    1:2:3:2:3:3:3:2:1: AND 0x55a8ac34b4c0 <e105358> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:3:3:2:1:1: CONST 0x55a8ac34b230 <e105354> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:3:3:2:1:2: CCAST 0x55a8ac45bb80 <e134995> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:3:3:2:1:2:1: VARREF 0x55a8ac212800 <e134989> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8ac212c00 <e105282> {f306} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8ac212cc0 <e105280> {f306} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8ac212e30 <e105281> {f306} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8ac212f50 <e105285> {f307} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8ac213010 <e105283> {f307} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8ac213180 <e105284> {f307} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8ac2132a0 <e105288> {f308} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8ac213360 <e105286> {f308} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8ac2134d0 <e105287> {f308} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8ac2135f0 <e105291> {f309} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8ac2136b0 <e105289> {f309} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8ac213820 <e105290> {f309} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8ac213940 <e105294> {f310} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8ac213a00 <e105292> {f310} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8ac213b70 <e105293> {f310} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8ac213c90 <e105297> {f311} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8ac213d50 <e105295> {f311} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8ac213ec0 <e105296> {f311} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8ac213fe0 <e105300> {f312} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8ac2140a0 <e105298> {f312} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8ac214210 <e105299> {f312} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8ac214330 <e105303> {f313} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8ac2143f0 <e105301> {f312} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8ac214560 <e105302> {f313} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8ac214680 <e105306> {f314} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8ac214740 <e105304> {f314} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h21
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8ac2148b0 <e105305> {f314} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8ac2149d0 <e105309> {f315} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8ac214a90 <e105307> {f315} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8ac214c00 <e105308> {f315} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8ac214d20 <e105312> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8ac214de0 <e105310> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8ac214f50 <e105311> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8ac215070 <e105315> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8ac215130 <e105313> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8ac2152a0 <e105314> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8ac2153c0 <e105318> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8ac215480 <e105316> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8ac2155f0 <e105317> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8ac215710 <e105321> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8ac2157d0 <e105319> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8ac215940 <e105320> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8ac215a60 <e105324> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8ac215b20 <e105322> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8ac215c90 <e105323> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8ac215db0 <e105327> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8ac215e70 <e105325> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8ac215fe0 <e105326> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8ac216100 <e105330> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8ac2161c0 <e105328> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8ac216330 <e105329> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8ac216450 <e105333> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8ac216510 <e105331> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8ac216680 <e105332> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8ac2167a0 <e105336> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8ac216860 <e105334> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8ac2169d0 <e105335> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8ac216af0 <e105339> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8ac216bb0 <e105337> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8ac216d20 <e105338> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8ac216e40 <e105342> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8ac216f00 <e105340> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8ac217070 <e105341> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8ac217190 <e105345> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8ac217250 <e105343> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8ac2173c0 <e105344> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:3:3: IF 0x55a8ac2174e0 <e62528> {f27}
    1:2:3:2:3:3:3:3:1: AND 0x55a8ac34b810 <e105433> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:3:3:3:1:1: CONST 0x55a8ac34b580 <e105429> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:3:3:3:1:2: CCAST 0x55a8ac45bd20 <e135005> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:3:3:3:1:2:1: VARREF 0x55a8ac217680 <e134999> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8ac217a80 <e105363> {f293} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8ac217b40 <e105361> {f293} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8ac217cb0 <e105362> {f293} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8ac217dd0 <e105366> {f294} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8ac217e90 <e105364> {f294} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8ac218000 <e105365> {f294} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8ac218120 <e105369> {f295} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8ac2181e0 <e105367> {f295} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8ac218350 <e105368> {f295} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8ac218470 <e105372> {f296} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8ac218530 <e105370> {f296} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8ac2186a0 <e105371> {f296} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8ac2187c0 <e105375> {f297} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8ac218880 <e105373> {f297} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8ac2189f0 <e105374> {f297} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8ac218b10 <e105378> {f298} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8ac218bd0 <e105376> {f298} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8ac218d40 <e105377> {f298} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8ac218e60 <e105381> {f299} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8ac218f20 <e105379> {f299} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8ac219090 <e105380> {f299} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8ac2191b0 <e105384> {f300} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8ac219270 <e105382> {f299} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8ac2193e0 <e105383> {f300} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8ac219500 <e105387> {f301} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8ac2195c0 <e105385> {f301} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h21
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8ac219730 <e105386> {f301} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8ac219850 <e105390> {f302} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8ac219910 <e105388> {f302} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8ac219a80 <e105389> {f302} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8ac219ba0 <e105393> {f281} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8ac219c60 <e105391> {f281} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8ac219dd0 <e105392> {f281} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8ac219ef0 <e105396> {f282} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8ac219fb0 <e105394> {f282} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8ac21a120 <e105395> {f282} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8ac21a240 <e105399> {f283} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8ac21a300 <e105397> {f283} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8ac21a470 <e105398> {f283} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8ac21a590 <e105402> {f284} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8ac21a650 <e105400> {f284} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8ac21a7c0 <e105401> {f284} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8ac21a8e0 <e105405> {f285} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8ac21a9a0 <e105403> {f285} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8ac21ab10 <e105404> {f285} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8ac21ac30 <e105408> {f286} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8ac21acf0 <e105406> {f286} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8ac21ae60 <e105407> {f286} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8ac21af80 <e105411> {f287} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8ac21b040 <e105409> {f287} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8ac21b1b0 <e105410> {f287} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8ac21b2d0 <e105414> {f288} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8ac21b390 <e105412> {f287} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8ac21b500 <e105413> {f288} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8ac21b620 <e105417> {f289} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8ac21b6e0 <e105415> {f289} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h20
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8ac21b850 <e105416> {f289} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8ac21b970 <e105420> {f290} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8ac21ba30 <e105418> {f290} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8ac21bba0 <e105419> {f290} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3: IF 0x55a8ac21bcc0 <e62495> {f27}
    1:2:3:3:1: AND 0x55a8ac4100a0 <e127689> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:1:1: CONST 0x55a8ac40fe10 <e127681> {f27} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55a8ac45bec0 <e135014> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55a8ac21be60 <e135009> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:2: ASSIGN 0x55a8ac21c260 <e105490> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8ac21c320 <e105488> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8ac21c490 <e105489> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8ac21c5b0 <e105493> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8ac21c670 <e105491> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8ac21c7e0 <e105492> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8ac21c900 <e105496> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8ac21c9c0 <e105494> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8ac21cb30 <e105495> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8ac21cc50 <e105499> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:2:1: CONST 0x55a8ac21cd10 <e105497> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:2:2: VARREF 0x55a8ac21ce80 <e105498> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8ac21cfa0 <e105502> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:2:1: CONST 0x55a8ac21d060 <e105500> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:2:2: VARREF 0x55a8ac21d1d0 <e105501> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8ac21d2f0 <e105505> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8ac21d3b0 <e105503> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8ac21d520 <e105504> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8ac21d640 <e105508> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8ac21d700 <e105506> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8ac21d870 <e105507> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8ac21d990 <e105511> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8ac21da50 <e105509> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8ac21dbc0 <e105510> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8ac21dce0 <e105514> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:2:1: CONST 0x55a8ac21dda0 <e105512> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:3:2:2: VARREF 0x55a8ac21df10 <e105513> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8ac21e030 <e105517> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8ac21e0f0 <e105515> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8ac21e260 <e105516> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8ac21e380 <e105520> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8ac21e440 <e105518> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8ac21e5b0 <e105519> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8ac21e6d0 <e105523> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8ac21e790 <e105521> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8ac21e900 <e105522> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3: IF 0x55a8ac21ea20 <e62462> {f27}
    1:2:3:3:3:1: AND 0x55a8ac40fc70 <e127667> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:1: CONST 0x55a8ac40f9e0 <e127659> {f27} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:3:1:2: CCAST 0x55a8ac45c060 <e135023> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:1: VARREF 0x55a8ac21ebc0 <e135018> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2: IF 0x55a8ac21efc0 <e62429> {f27}
    1:2:3:3:3:2:1: AND 0x55a8ac40d6c0 <e127427> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:2:1:1: CONST 0x55a8ac40d430 <e127419> {f27} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:3:2:1:2: CCAST 0x55a8ac45c200 <e135032> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:2:1:2:1: VARREF 0x55a8ac21f160 <e135027> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2: IF 0x55a8ac21f560 <e62396> {f27}
    1:2:3:3:3:2:2:1: AND 0x55a8ac40ce60 <e127369> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:2:2:1:1: CONST 0x55a8ac40cbd0 <e127361> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:2:2:1:2: CCAST 0x55a8ac45c3a0 <e135041> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:2:2:1:2:1: VARREF 0x55a8ac21f700 <e135036> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2: IF 0x55a8ac21fb00 <e62363> {f27}
    1:2:3:3:3:2:2:2:1: AND 0x55a8ac34c8a0 <e105616> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:2:2:2:1:1: CONST 0x55a8ac34c610 <e105612> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:2:2:2:1:2: CCAST 0x55a8ac45c540 <e135051> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:2:2:2:1:2:1: VARREF 0x55a8ac21fca0 <e135045> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8ac2200a0 <e105534> {f265} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8ac220160 <e105532> {f265} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8ac2202d0 <e105533> {f265} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8ac2203f0 <e105537> {f266} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8ac2204b0 <e105535> {f266} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8ac220620 <e105536> {f266} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8ac220740 <e105540> {f267} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8ac220800 <e105538> {f267} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8ac220970 <e105539> {f267} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8ac220a90 <e105543> {f268} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8ac220b50 <e105541> {f268} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8ac220cc0 <e105542> {f268} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8ac220de0 <e105546> {f269} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8ac220ea0 <e105544> {f269} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8ac221010 <e105545> {f269} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8ac221130 <e105549> {f270} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8ac2211f0 <e105547> {f270} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8ac221360 <e105548> {f270} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8ac221480 <e105552> {f271} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8ac221540 <e105550> {f271} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8ac2216b0 <e105551> {f271} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8ac2217d0 <e105555> {f272} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8ac221890 <e105553> {f271} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8ac221a00 <e105554> {f272} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8ac221b20 <e105558> {f273} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8ac221be0 <e105556> {f273} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8ac221d50 <e105557> {f273} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8ac221e70 <e105561> {f274} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8ac221f30 <e105559> {f274} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8ac2220a0 <e105560> {f274} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8ac2221c0 <e105564> {f275} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8ac222280 <e105562> {f275} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8ac2223f0 <e105563> {f275} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8ac222510 <e105567> {f276} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8ac2225d0 <e105565> {f276} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8ac222740 <e105566> {f276} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8ac222860 <e105570> {f251} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8ac222920 <e105568> {f251} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8ac222a90 <e105569> {f251} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8ac222bb0 <e105573> {f252} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8ac222c70 <e105571> {f252} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8ac222de0 <e105572> {f252} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8ac222f00 <e105576> {f253} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8ac222fc0 <e105574> {f253} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8ac223130 <e105575> {f253} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8ac223250 <e105579> {f254} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8ac223310 <e105577> {f254} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8ac223480 <e105578> {f254} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8ac2235a0 <e105582> {f255} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8ac223660 <e105580> {f255} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8ac2237d0 <e105581> {f255} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8ac2238f0 <e105585> {f256} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8ac2239b0 <e105583> {f256} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8ac223b20 <e105584> {f256} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8ac223c40 <e105588> {f257} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8ac223d00 <e105586> {f257} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8ac223e70 <e105587> {f257} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8ac223f90 <e105591> {f258} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8ac224050 <e105589> {f257} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8ac2241c0 <e105590> {f258} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8ac2242e0 <e105594> {f259} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8ac2243a0 <e105592> {f259} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h26
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8ac224510 <e105593> {f259} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8ac224630 <e105597> {f260} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8ac2246f0 <e105595> {f260} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8ac224860 <e105596> {f260} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8ac224980 <e105600> {f261} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8ac224a40 <e105598> {f261} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8ac224bb0 <e105599> {f261} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8ac224cd0 <e105603> {f262} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8ac224d90 <e105601> {f262} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8ac224f00 <e105602> {f262} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:3: IF 0x55a8ac225020 <e62330> {f27}
    1:2:3:3:3:2:2:3:1: AND 0x55a8ac34cbf0 <e105703> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:2:2:3:1:1: CONST 0x55a8ac34c960 <e105699> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:2:2:3:1:2: CCAST 0x55a8ac45c6e0 <e135061> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:2:2:3:1:2:1: VARREF 0x55a8ac2251c0 <e135055> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8ac2255c0 <e105621> {f237} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8ac225680 <e105619> {f237} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8ac2257f0 <e105620> {f237} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8ac225910 <e105624> {f238} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8ac2259d0 <e105622> {f238} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8ac225b40 <e105623> {f238} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8ac225c60 <e105627> {f239} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8ac225d20 <e105625> {f239} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8ac225e90 <e105626> {f239} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8ac225fb0 <e105630> {f240} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8ac226070 <e105628> {f240} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8ac2261e0 <e105629> {f240} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8ac226300 <e105633> {f241} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8ac2263c0 <e105631> {f241} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8ac226530 <e105632> {f241} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8ac226650 <e105636> {f242} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8ac226710 <e105634> {f242} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8ac226880 <e105635> {f242} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8ac2269a0 <e105639> {f243} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8ac226a60 <e105637> {f243} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8ac226bd0 <e105638> {f243} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8ac226cf0 <e105642> {f244} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8ac226db0 <e105640> {f243} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8ac226f20 <e105641> {f244} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8ac227040 <e105645> {f245} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8ac227100 <e105643> {f245} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h25
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8ac227270 <e105644> {f245} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8ac227390 <e105648> {f246} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8ac227450 <e105646> {f246} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8ac2275c0 <e105647> {f246} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8ac2276e0 <e105651> {f247} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8ac2277a0 <e105649> {f247} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8ac227910 <e105650> {f247} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8ac227a30 <e105654> {f248} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8ac227af0 <e105652> {f248} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8ac227c60 <e105653> {f248} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8ac227d80 <e105657> {f223} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8ac227e40 <e105655> {f223} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8ac227fb0 <e105656> {f223} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8ac2280d0 <e105660> {f224} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8ac228190 <e105658> {f224} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8ac228300 <e105659> {f224} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8ac228420 <e105663> {f225} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8ac2284e0 <e105661> {f225} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8ac228650 <e105662> {f225} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8ac228770 <e105666> {f226} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8ac228830 <e105664> {f226} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8ac2289a0 <e105665> {f226} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8ac228ac0 <e105669> {f227} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8ac228b80 <e105667> {f227} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8ac228cf0 <e105668> {f227} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8ac228e10 <e105672> {f228} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8ac228ed0 <e105670> {f228} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8ac229040 <e105671> {f228} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8ac229160 <e105675> {f229} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8ac229220 <e105673> {f229} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8ac229390 <e105674> {f229} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8ac2294b0 <e105678> {f230} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8ac229570 <e105676> {f229} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8ac2296e0 <e105677> {f230} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8ac229800 <e105681> {f231} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8ac2298c0 <e105679> {f231} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h24
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8ac229a30 <e105680> {f231} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8ac229b50 <e105684> {f232} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8ac229c10 <e105682> {f232} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8ac229d80 <e105683> {f232} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8ac229ea0 <e105687> {f233} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8ac229f60 <e105685> {f233} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8ac22a0d0 <e105686> {f233} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8ac22a1f0 <e105690> {f234} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8ac22a2b0 <e105688> {f234} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8ac22a420 <e105689> {f234} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3: IF 0x55a8ac22a540 <e62297> {f27}
    1:2:3:3:3:2:3:1: AND 0x55a8ac40d290 <e127405> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:2:3:1:1: CONST 0x55a8ac40d000 <e127397> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:2:3:1:2: CCAST 0x55a8ac45c880 <e135070> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:2:3:1:2:1: VARREF 0x55a8ac22a6e0 <e135065> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:2: IF 0x55a8ac22aae0 <e62264> {f27}
    1:2:3:3:3:2:3:2:1: AND 0x55a8ac34d290 <e105805> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:2:3:2:1:1: CONST 0x55a8ac34d000 <e105801> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:2:3:2:1:2: CCAST 0x55a8ac45ca20 <e135080> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:2:3:2:1:2:1: VARREF 0x55a8ac22ac80 <e135074> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8ac22b080 <e105723> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8ac22b140 <e105721> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8ac22b2b0 <e105722> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8ac22b3d0 <e105726> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8ac22b490 <e105724> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8ac22b600 <e105725> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8ac22b720 <e105729> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8ac22b7e0 <e105727> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8ac22b950 <e105728> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8ac22ba70 <e105732> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8ac22bb30 <e105730> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8ac22bca0 <e105731> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8ac22bdc0 <e105735> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8ac22be80 <e105733> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8ac22bff0 <e105734> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8ac22c110 <e105738> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8ac22c1d0 <e105736> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8ac22c340 <e105737> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8ac22c460 <e105741> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8ac22c520 <e105739> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8ac22c690 <e105740> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8ac22c7b0 <e105744> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8ac22c870 <e105742> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8ac22c9e0 <e105743> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8ac22cb00 <e105747> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8ac22cbc0 <e105745> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8ac22cd30 <e105746> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8ac22ce50 <e105750> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8ac22cf10 <e105748> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8ac22d080 <e105749> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8ac22d1a0 <e105753> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8ac22d260 <e105751> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8ac22d3d0 <e105752> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8ac22d4f0 <e105756> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8ac22d5b0 <e105754> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8ac22d720 <e105755> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8ac22d840 <e105759> {f194} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8ac22d900 <e105757> {f194} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8ac22da70 <e105758> {f194} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8ac22db90 <e105762> {f195} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8ac22dc50 <e105760> {f195} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8ac22ddc0 <e105761> {f195} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8ac22dee0 <e105765> {f196} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8ac22dfa0 <e105763> {f196} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8ac22e110 <e105764> {f196} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8ac22e230 <e105768> {f197} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8ac22e2f0 <e105766> {f197} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8ac22e460 <e105767> {f197} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8ac22e580 <e105771> {f198} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8ac22e640 <e105769> {f198} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8ac22e7b0 <e105770> {f198} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8ac22e8d0 <e105774> {f199} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8ac22e990 <e105772> {f199} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8ac22eb00 <e105773> {f199} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8ac22ec20 <e105777> {f200} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8ac22ece0 <e105775> {f200} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8ac22ee50 <e105776> {f200} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8ac22ef70 <e105780> {f201} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8ac22f030 <e105778> {f200} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8ac22f1a0 <e105779> {f201} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8ac22f2c0 <e105783> {f202} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8ac22f380 <e105781> {f202} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8ac22f4f0 <e105782> {f202} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8ac22f610 <e105786> {f203} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8ac22f6d0 <e105784> {f203} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8ac22f840 <e105785> {f203} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8ac22f960 <e105789> {f204} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8ac22fa20 <e105787> {f204} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8ac22fb90 <e105788> {f204} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8ac22fcb0 <e105792> {f205} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8ac22fd70 <e105790> {f205} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8ac22fee0 <e105791> {f205} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:3: IF 0x55a8ac230000 <e62231> {f27}
    1:2:3:3:3:2:3:3:1: AND 0x55a8ac34d5e0 <e105892> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:2:3:3:1:1: CONST 0x55a8ac34d350 <e105888> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:2:3:3:1:2: CCAST 0x55a8ac45cbc0 <e135090> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:2:3:3:1:2:1: VARREF 0x55a8ac2301a0 <e135084> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8ac2305a0 <e105810> {f179} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8ac230660 <e105808> {f179} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8ac2307d0 <e105809> {f179} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8ac2308f0 <e105813> {f180} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8ac2309b0 <e105811> {f180} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8ac230b20 <e105812> {f180} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8ac230c40 <e105816> {f181} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8ac230d00 <e105814> {f181} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8ac230e70 <e105815> {f181} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8ac230f90 <e105819> {f182} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8ac231050 <e105817> {f182} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8ac2311c0 <e105818> {f182} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8ac2312e0 <e105822> {f183} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8ac2313a0 <e105820> {f183} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8ac231510 <e105821> {f183} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8ac231630 <e105825> {f184} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8ac2316f0 <e105823> {f184} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8ac231860 <e105824> {f184} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8ac231980 <e105828> {f185} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8ac231a40 <e105826> {f185} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8ac231bb0 <e105827> {f185} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8ac231cd0 <e105831> {f186} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8ac231d90 <e105829> {f185} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8ac231f00 <e105830> {f186} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8ac232020 <e105834> {f187} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8ac2320e0 <e105832> {f187} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8ac232250 <e105833> {f187} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8ac232370 <e105837> {f188} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8ac232430 <e105835> {f188} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8ac2325a0 <e105836> {f188} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8ac2326c0 <e105840> {f189} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8ac232780 <e105838> {f189} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8ac2328f0 <e105839> {f189} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8ac232a10 <e105843> {f190} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8ac232ad0 <e105841> {f190} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8ac232c40 <e105842> {f190} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8ac232d60 <e105846> {f164} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8ac232e20 <e105844> {f164} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8ac232f90 <e105845> {f164} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8ac2330b0 <e105849> {f165} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8ac233170 <e105847> {f165} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8ac2332e0 <e105848> {f165} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8ac233400 <e105852> {f166} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8ac2334c0 <e105850> {f166} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8ac233630 <e105851> {f166} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8ac233750 <e105855> {f167} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8ac233810 <e105853> {f167} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8ac233980 <e105854> {f167} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8ac233aa0 <e105858> {f168} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8ac233b60 <e105856> {f168} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8ac233cd0 <e105857> {f168} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8ac233df0 <e105861> {f169} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8ac233eb0 <e105859> {f169} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8ac234020 <e105860> {f169} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8ac234140 <e105864> {f170} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8ac234200 <e105862> {f170} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8ac234370 <e105863> {f170} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8ac234490 <e105867> {f171} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8ac234550 <e105865> {f170} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8ac2346c0 <e105866> {f171} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8ac2347e0 <e105870> {f172} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8ac2348a0 <e105868> {f172} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h20
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8ac234a10 <e105869> {f172} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8ac234b30 <e105873> {f173} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8ac234bf0 <e105871> {f173} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8ac234d60 <e105872> {f173} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8ac234e80 <e105876> {f174} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8ac234f40 <e105874> {f174} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8ac2350b0 <e105875> {f174} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8ac2351d0 <e105879> {f175} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8ac235290 <e105877> {f175} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8ac235400 <e105878> {f175} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3: IF 0x55a8ac235520 <e62198> {f27}
    1:2:3:3:3:3:1: AND 0x55a8ac40f840 <e127645> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:1:1: CONST 0x55a8ac40f5b0 <e127637> {f27} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:3:3:1:2: CCAST 0x55a8ac45cd60 <e135099> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:1:2:1: VARREF 0x55a8ac2356c0 <e135094> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2: IF 0x55a8ac235ac0 <e62165> {f27}
    1:2:3:3:3:3:2:1: AND 0x55a8ac40daf0 <e127463> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:2:1:1: CONST 0x55a8ac40d860 <e127455> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:3:2:1:2: CCAST 0x55a8ac45cf00 <e135108> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:2:1:2:1: VARREF 0x55a8ac235c60 <e135103> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2: IF 0x55a8ac236060 <e62132> {f27}
    1:2:3:3:3:3:2:2:1: AND 0x55a8ac34dfd0 <e106009> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:2:2:1:1: CONST 0x55a8ac34dd40 <e106005> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:3:2:2:1:2: CCAST 0x55a8ac45d0a0 <e135118> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:3:2:2:1:2:1: VARREF 0x55a8ac236200 <e135112> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8ac236600 <e105927> {f149} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8ac2366c0 <e105925> {f149} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8ac236830 <e105926> {f149} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8ac236950 <e105930> {f150} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8ac236a10 <e105928> {f150} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8ac236b80 <e105929> {f150} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8ac236ca0 <e105933> {f151} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8ac236d60 <e105931> {f151} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8ac236ed0 <e105932> {f151} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8ac236ff0 <e105936> {f152} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8ac2370b0 <e105934> {f152} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8ac237220 <e105935> {f152} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8ac237340 <e105939> {f153} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8ac237400 <e105937> {f153} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8ac237570 <e105938> {f153} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8ac237690 <e105942> {f154} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8ac237750 <e105940> {f154} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8ac2378c0 <e105941> {f154} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8ac2379e0 <e105945> {f155} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8ac237aa0 <e105943> {f155} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8ac237c10 <e105944> {f155} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8ac237d30 <e105948> {f156} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8ac237df0 <e105946> {f155} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8ac237f60 <e105947> {f156} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8ac238080 <e105951> {f157} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8ac238140 <e105949> {f157} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8ac2382b0 <e105950> {f157} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8ac2383d0 <e105954> {f158} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8ac238490 <e105952> {f158} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8ac238600 <e105953> {f158} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8ac238720 <e105957> {f159} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8ac2387e0 <e105955> {f159} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8ac238950 <e105956> {f159} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8ac238a70 <e105960> {f160} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8ac238b30 <e105958> {f160} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8ac238ca0 <e105959> {f160} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8ac238dc0 <e105963> {f135} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8ac238e80 <e105961> {f135} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8ac238ff0 <e105962> {f135} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8ac239110 <e105966> {f136} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8ac2391d0 <e105964> {f136} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8ac239340 <e105965> {f136} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8ac239460 <e105969> {f137} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8ac239520 <e105967> {f137} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8ac239690 <e105968> {f137} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8ac2397b0 <e105972> {f138} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8ac239870 <e105970> {f138} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8ac2399e0 <e105971> {f138} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8ac239b00 <e105975> {f139} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8ac239bc0 <e105973> {f139} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8ac239d30 <e105974> {f139} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8ac239e50 <e105978> {f140} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8ac239f10 <e105976> {f140} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8ac23a080 <e105977> {f140} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8ac23a1a0 <e105981> {f141} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8ac23a260 <e105979> {f141} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8ac23a3d0 <e105980> {f141} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8ac23a4f0 <e105984> {f142} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8ac23a5b0 <e105982> {f141} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8ac23a720 <e105983> {f142} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8ac23a840 <e105987> {f143} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8ac23a900 <e105985> {f143} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8ac23aa70 <e105986> {f143} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8ac23ab90 <e105990> {f144} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8ac23ac50 <e105988> {f144} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8ac23adc0 <e105989> {f144} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8ac23aee0 <e105993> {f145} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8ac23afa0 <e105991> {f145} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8ac23b110 <e105992> {f145} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8ac23b260 <e105996> {f146} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8ac23b320 <e105994> {f146} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8ac23b4b0 <e105995> {f146} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:3: IF 0x55a8ac23b600 <e62099> {f27}
    1:2:3:3:3:3:2:3:1: AND 0x55a8ac34e320 <e106096> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:2:3:1:1: CONST 0x55a8ac34e090 <e106092> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:3:2:3:1:2: CCAST 0x55a8ac45d240 <e135128> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:3:2:3:1:2:1: VARREF 0x55a8ac23b7a0 <e135122> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8ac23bc60 <e106014> {f119} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8ac23bd20 <e106012> {f119} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8ac23bed0 <e106013> {f119} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8ac23c030 <e106017> {f120} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8ac23c0f0 <e106015> {f120} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8ac23c2a0 <e106016> {f120} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8ac23c400 <e106020> {f121} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8ac23c4c0 <e106018> {f121} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8ac23c670 <e106019> {f121} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8ac23c7c0 <e106023> {f122} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8ac23c880 <e106021> {f122} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8ac23ca30 <e106022> {f122} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8ac23cb80 <e106026> {f123} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8ac23cc40 <e106024> {f123} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8ac23cdf0 <e106025> {f123} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8ac23cf50 <e106029> {f124} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8ac23d010 <e106027> {f124} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8ac23d1c0 <e106028> {f124} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8ac23d310 <e106032> {f125} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8ac23d3d0 <e106030> {f125} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8ac23d580 <e106031> {f125} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8ac23d6e0 <e106035> {f126} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8ac23d7a0 <e106033> {f125} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8ac23d950 <e106034> {f126} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8ac23dab0 <e106038> {f127} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8ac23db70 <e106036> {f127} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8ac23dd20 <e106037> {f127} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8ac23de70 <e106041> {f128} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8ac23df30 <e106039> {f128} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8ac23e0e0 <e106040> {f128} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8ac23e250 <e106044> {f129} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8ac23e310 <e106042> {f129} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8ac23e4c0 <e106043> {f129} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8ac23e610 <e106047> {f130} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8ac23e6d0 <e106045> {f130} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8ac23e880 <e106046> {f130} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8ac23e9d0 <e106050> {f104} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8ac23ea90 <e106048> {f104} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8ac23ec40 <e106049> {f104} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8ac23eda0 <e106053> {f105} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8ac23ee60 <e106051> {f105} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8ac23f010 <e106052> {f105} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8ac23f170 <e106056> {f106} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8ac23f230 <e106054> {f106} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8ac23f3e0 <e106055> {f106} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8ac23f530 <e106059> {f107} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8ac23f5f0 <e106057> {f107} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8ac23f7a0 <e106058> {f107} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8ac23f8f0 <e106062> {f108} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8ac23f9b0 <e106060> {f108} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8ac23fb60 <e106061> {f108} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8ac23fcc0 <e106065> {f109} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8ac23fd80 <e106063> {f109} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8ac23ff30 <e106064> {f109} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8ac240080 <e106068> {f110} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8ac240140 <e106066> {f110} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8ac2402f0 <e106067> {f110} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8ac240450 <e106071> {f111} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8ac240510 <e106069> {f110} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8ac2406c0 <e106070> {f111} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8ac240820 <e106074> {f112} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8ac2408e0 <e106072> {f112} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8ac240a90 <e106073> {f112} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8ac240be0 <e106077> {f113} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8ac240ca0 <e106075> {f113} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8ac240e50 <e106076> {f113} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8ac240fc0 <e106080> {f114} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8ac241080 <e106078> {f114} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8ac241230 <e106079> {f114} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8ac241380 <e106083> {f115} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8ac241440 <e106081> {f115} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8ac2415f0 <e106082> {f115} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3: IF 0x55a8ac241740 <e62066> {f27}
    1:2:3:3:3:3:3:1: AND 0x55a8ac40f410 <e127623> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:1:1: CONST 0x55a8ac40f180 <e127615> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:3:3:1:2: CCAST 0x55a8ac45d3e0 <e135137> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:1:2:1: VARREF 0x55a8ac2418e0 <e135132> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:2: IF 0x55a8ac241da0 <e62033> {f27}
    1:2:3:3:3:3:3:2:1: AND 0x55a8ac34e9c0 <e106198> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:3:2:1:1: CONST 0x55a8ac34e730 <e106194> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:3:3:2:1:2: CCAST 0x55a8ac45d580 <e135147> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:3:3:2:1:2:1: VARREF 0x55a8ac241f40 <e135141> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8ac242400 <e106116> {f90} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8ac2424c0 <e106114> {f90} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8ac242670 <e106115> {f90} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8ac2427d0 <e106119> {f91} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8ac242890 <e106117> {f91} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8ac242a40 <e106118> {f91} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8ac242ba0 <e106122> {f92} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8ac242c60 <e106120> {f92} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8ac242e10 <e106121> {f92} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8ac242f60 <e106125> {f93} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8ac243020 <e106123> {f93} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8ac2431d0 <e106124> {f93} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8ac243320 <e106128> {f94} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8ac2433e0 <e106126> {f94} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8ac243590 <e106127> {f94} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8ac2436f0 <e106131> {f95} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8ac2437b0 <e106129> {f95} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8ac243960 <e106130> {f95} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8ac243ab0 <e106134> {f96} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8ac243b70 <e106132> {f96} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8ac243d20 <e106133> {f96} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8ac243e80 <e106137> {f97} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8ac243f40 <e106135> {f96} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8ac2440f0 <e106136> {f97} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8ac244250 <e106140> {f98} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8ac244310 <e106138> {f98} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8ac2444c0 <e106139> {f98} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8ac244610 <e106143> {f99} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8ac2446d0 <e106141> {f99} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8ac244880 <e106142> {f99} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8ac2449f0 <e106146> {f100} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8ac244ab0 <e106144> {f100} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8ac244c60 <e106145> {f100} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8ac244db0 <e106149> {f101} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8ac244e70 <e106147> {f101} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8ac245020 <e106148> {f101} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8ac245170 <e106152> {f76} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8ac245230 <e106150> {f76} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8ac2453e0 <e106151> {f76} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8ac245540 <e106155> {f77} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8ac245600 <e106153> {f77} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8ac2457b0 <e106154> {f77} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8ac245910 <e106158> {f78} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8ac2459d0 <e106156> {f78} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8ac245b80 <e106157> {f78} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8ac245cd0 <e106161> {f79} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8ac245d90 <e106159> {f79} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8ac245f40 <e106160> {f79} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8ac246090 <e106164> {f80} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8ac246150 <e106162> {f80} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8ac246300 <e106163> {f80} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8ac246460 <e106167> {f81} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8ac246520 <e106165> {f81} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8ac2466d0 <e106166> {f81} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8ac246820 <e106170> {f82} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8ac2468e0 <e106168> {f82} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8ac246a90 <e106169> {f82} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8ac246bf0 <e106173> {f83} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8ac246cb0 <e106171> {f82} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8ac246e60 <e106172> {f83} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8ac246fc0 <e106176> {f84} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8ac247080 <e106174> {f84} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8ac247230 <e106175> {f84} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8ac247380 <e106179> {f85} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8ac247440 <e106177> {f85} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8ac2475f0 <e106178> {f85} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8ac247760 <e106182> {f86} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8ac247820 <e106180> {f86} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8ac2479d0 <e106181> {f86} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8ac247b20 <e106185> {f87} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8ac247be0 <e106183> {f87} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8ac247d90 <e106184> {f87} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:3: IF 0x55a8ac247ee0 <e62000> {f27}
    1:2:3:3:3:3:3:3:1: AND 0x55a8ac358eb0 <e106458> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:1:1: CONST 0x55a8ac358c60 <e106454> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:1:2: CCAST 0x55a8ac45d720 <e135157> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:3:3:3:1:2:1: VARREF 0x55a8ac248080 <e135151> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8ac248540 <e106209> {f60} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: OR 0x55a8ac248600 <e106207> {f60} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1: EQ 0x55a8ac2486c0 <e106203> {f60} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1:1: CONST 0x55a8ac248780 <e106201> {f60} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h11
    1:2:3:3:3:3:3:3:2:1:1:2: CCAST 0x55a8ac45d8c0 <e135166> {f60} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:3:3:3:3:3:2:1:1:2:1: VARREF 0x55a8ac248930 <e135161> {f60} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3:3:3:3:3:3:2:1:2: EQ 0x55a8ac248a90 <e106206> {f60} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:2:1: CONST 0x55a8ac248b50 <e106204> {f60} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:2:2: CCAST 0x55a8ac45da60 <e135175> {f60} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:3:3:3:3:3:2:1:2:2:1: VARREF 0x55a8ac248d00 <e135170> {f60} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8ac248e60 <e106208> {f60} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8ac248fc0 <e106212> {f61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8ac249080 <e106210> {f61} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8ac249230 <e106211> {f61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8ac249390 <e106215> {f62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8ac249450 <e106213> {f62} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8ac249600 <e106214> {f62} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8ac249750 <e106218> {f63} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8ac249810 <e106216> {f63} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8ac2499c0 <e106217> {f63} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8ac249b10 <e106221> {f64} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8ac249bd0 <e106219> {f64} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8ac249d80 <e106220> {f64} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8ac249ee0 <e106224> {f65} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8ac249fa0 <e106222> {f65} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8ac24a150 <e106223> {f65} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8ac24a2a0 <e106227> {f66} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8ac24a360 <e106225> {f66} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8ac24a510 <e106226> {f66} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8ac24a670 <e106230> {f67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8ac24a730 <e106228> {f66} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8ac24a8e0 <e106229> {f67} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8ac24aa40 <e106233> {f68} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8ac24ab00 <e106231> {f68} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8ac24acb0 <e106232> {f68} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8ac24ae00 <e106236> {f69} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8ac24aec0 <e106234> {f69} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8ac24b070 <e106235> {f69} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8ac24b1e0 <e106239> {f70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8ac24b2a0 <e106237> {f70} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8ac24b450 <e106238> {f70} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8ac24b5a0 <e106242> {f71} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8ac24b660 <e106240> {f71} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8ac24b810 <e106241> {f71} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac24b960 <e106245> {f29} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8ac24ba20 <e106243> {f29} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac24bbd0 <e106244> {f29} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac24bd30 <e106248> {f30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8ac24bdf0 <e106246> {f30} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac24bfa0 <e106247> {f30} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac24c100 <e106251> {f31} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8ac24c1c0 <e106249> {f31} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac24c370 <e106250> {f31} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac24c4c0 <e106254> {f32} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8ac24c580 <e106252> {f32} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac24c730 <e106253> {f32} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac24c880 <e106257> {f33} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8ac24c940 <e106255> {f33} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac24caf0 <e106256> {f33} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac24cc50 <e106260> {f34} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8ac24cd10 <e106258> {f34} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac24cec0 <e106259> {f34} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac24d010 <e106281> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55a8ac24d0d0 <e106279> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x55a8ac24d190 <e106275> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x55a8ac24d250 <e106271> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: OR 0x55a8ac24d310 <e106267> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: EQ 0x55a8ac24d3d0 <e106263> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:1: CONST 0x55a8ac24d490 <e106261> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2: CCAST 0x55a8ac45dc00 <e135184> {f35} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2:1: VARREF 0x55a8ac24d640 <e135179> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: EQ 0x55a8ac24d7a0 <e106266> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:1: CONST 0x55a8ac24d860 <e106264> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2: CCAST 0x55a8ac45dda0 <e135193> {f35} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2:1: VARREF 0x55a8ac24da10 <e135188> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x55a8ac24db70 <e106270> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x55a8ac24dc30 <e106268> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: CCAST 0x55a8ac45df40 <e135202> {f35} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:2:2:1: VARREF 0x55a8ac24dde0 <e135197> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x55a8ac24df40 <e106274> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x55a8ac24e000 <e106272> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:1:2:2: CCAST 0x55a8ac45e0e0 <e135211> {f35} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:2:1: VARREF 0x55a8ac24e1b0 <e135206> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55a8ac24e310 <e106278> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55a8ac24e3d0 <e106276> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h11
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55a8ac45e280 <e135220> {f35} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55a8ac24e580 <e135215> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac24e6e0 <e106280> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac24e840 <e106284> {f55} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8ac24e900 <e106282> {f55} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac24eab0 <e106283> {f55} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac24ec00 <e106305> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55a8ac24ecc0 <e106303> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x55a8ac24ed80 <e106299> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x55a8ac24ee40 <e106295> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: OR 0x55a8ac24ef00 <e106291> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: EQ 0x55a8ac24efc0 <e106287> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:1: CONST 0x55a8ac24f080 <e106285> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2: CCAST 0x55a8ac45e420 <e135229> {f36} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2:1: VARREF 0x55a8ac24f230 <e135224> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: EQ 0x55a8ac24f390 <e106290> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:1: CONST 0x55a8ac24f450 <e106288> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2: CCAST 0x55a8ac45e5c0 <e135238> {f36} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2:1: VARREF 0x55a8ac24f600 <e135233> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x55a8ac24f760 <e106294> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x55a8ac24f820 <e106292> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: CCAST 0x55a8ac45e760 <e135247> {f36} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:2:2:1: VARREF 0x55a8ac24f9d0 <e135242> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x55a8ac24fb30 <e106298> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x55a8ac24fbf0 <e106296> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:1:2:2: CCAST 0x55a8ac45e900 <e135256> {f36} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:2:1: VARREF 0x55a8ac24fda0 <e135251> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55a8ac24ff00 <e106302> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55a8ac24ffc0 <e106300> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h13
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55a8ac45eaa0 <e135265> {f36} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55a8ac250170 <e135260> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac2502d0 <e106304> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac250430 <e106427> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1: COND 0x55a8ac2504f0 <e106425> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:1: AND 0x55a8ac40efe0 <e127601> {f37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x55a8ac40ed50 <e127593> {f37} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:3:3:3:3:3:3:1:1:2: CCAST 0x55a8ac45ec40 <e135274> {f37} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:1: VARREF 0x55a8ac250680 <e135269> {f37} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: CCAST 0x55a8ac45ede0 <e135283> {f51} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:1: VARREF 0x55a8ac250b40 <e135278> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3: COND 0x55a8ac250ca0 <e106411> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:1: AND 0x55a8ac40ebb0 <e127579> {f37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:1:1: CONST 0x55a8ac40e920 <e127571> {f37} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:3:3:3:3:3:1:3:1:2: CCAST 0x55a8ac45ef80 <e135292> {f37} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:1:2:1: VARREF 0x55a8ac250e30 <e135287> {f37} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2: COND 0x55a8ac2512f0 <e106396> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:1: AND 0x55a8ac40e780 <e127557> {f37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:1:1: CONST 0x55a8ac40e4f0 <e127549> {f37} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:3:3:3:3:3:1:3:2:1:2: CCAST 0x55a8ac45f120 <e135301> {f37} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:1:2:1: VARREF 0x55a8ac251480 <e135296> {f37} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:2: CCAST 0x55a8ac45f2c0 <e135310> {f51} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:2:1: VARREF 0x55a8ac251940 <e135305> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3: COND 0x55a8ac251aa0 <e106382> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:1: AND 0x55a8ac40e350 <e127535> {f37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:1: CONST 0x55a8ac40e0c0 <e127527> {f37} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:2: CCAST 0x55a8ac45f460 <e135319> {f37} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:2:1: VARREF 0x55a8ac251c30 <e135314> {f37} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:2: CCAST 0x55a8ac45f600 <e135328> {f51} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:2:1: VARREF 0x55a8ac2520f0 <e135323> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3: COND 0x55a8ac252250 <e106368> {f42} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1: AND 0x55a8ac40df20 <e127513> {f37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:1: CONST 0x55a8ac40dc90 <e127505> {f37} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:2: CCAST 0x55a8ac45f7a0 <e135337> {f37} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:2:1: VARREF 0x55a8ac2523e0 <e135332> {f37} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2: COND 0x55a8ac2528a0 <e106336> {f42} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1: AND 0x55a8ac34ed10 <e106335> {f37} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:1: CONST 0x55a8ac34ea80 <e106331> {f37} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:2: CCAST 0x55a8ac45f940 <e135347> {f37} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:2:1: VARREF 0x55a8ac252a30 <e135341> {f37} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:2: CONST 0x55a8ac252ef0 <e106321> {f42} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3e
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:3: CONST 0x55a8ac2530a0 <e106322> {f48} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3: COND 0x55a8ac253250 <e106354> {f39} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1: AND 0x55a8ac34f060 <e106353> {f37} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:1: CONST 0x55a8ac34edd0 <e106349> {f37} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:2: CCAST 0x55a8ac45fae0 <e135357> {f37} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:2:1: VARREF 0x55a8ac2533e0 <e135351> {f37} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:2: CONST 0x55a8ac2538a0 <e106339> {f39} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:3: CONST 0x55a8ac253a50 <e106340> {f45} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3e
    1:2:3:3:3:3:3:3:3:1:3:3: CCAST 0x55a8ac45fc80 <e135366> {f51} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:3:1: VARREF 0x55a8ac253c00 <e135361> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac253d60 <e106426> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac253eb0 <e106436> {f54} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55a8ac253f70 <e106434> {f54} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x55a8ac254030 <e106430> {f54} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x55a8ac2540f0 <e106428> {f54} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h8
    1:2:3:3:3:3:3:3:3:1:1:2: CCAST 0x55a8ac45fe20 <e135375> {f54} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:1: VARREF 0x55a8ac2542a0 <e135370> {f54} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55a8ac254400 <e106433> {f54} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55a8ac2544c0 <e106431> {f54} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h9
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55a8ac45ffc0 <e135384> {f54} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55a8ac254670 <e135379> {f54} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac2547d0 <e106435> {f54} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac254940 <e106445> {f56} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55a8ac254a00 <e106443> {f56} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x55a8ac254ac0 <e106439> {f56} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x55a8ac254b80 <e106437> {f56} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h10
    1:2:3:3:3:3:3:3:3:1:1:2: CCAST 0x55a8ac460160 <e135393> {f56} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:1: VARREF 0x55a8ac254d30 <e135388> {f56} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55a8ac254e90 <e106442> {f56} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55a8ac254f50 <e106440> {f56} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h12
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55a8ac460300 <e135402> {f56} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55a8ac255100 <e135397> {f56} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac255260 <e106444> {f56} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3: ASSIGNW 0x55a8ac1f6b20 <e95500> {c260} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac1f6be0 <e36153> {c260} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: AND 0x55a8ac1f6ca0 <e106560> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55a8ac1f6d60 <e106558> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55a8ac1f6e20 <e106527> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55a8ac176c10 <e106524> {h67} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x55a8ac35a110 <e106540> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x55a8ac359ec0 <e106536> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SHIFTR 0x55a8ac3c1c70 <e117700> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:2:1: VARREF 0x55a8ac1f6ee0 <e117691> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x55a8ac176dd0 <e117692> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: EQ 0x55a8ac1f7170 <e106544> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x55a8ac35a420 <e106557> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x55a8ac35a1d0 <e106553> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SHIFTR 0x55a8ac3c1e10 <e117716> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x55a8ac1f7230 <e117707> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x55a8ac1f7350 <e117708> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2:2: CCAST 0x55a8ac4604a0 <e135411> {h67} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55a8ac1f7630 <e135406> {h67} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55a8ac460640 <e135420> {h67} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac1f7750 <e135415> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x55a8ac1f7870 <e36151> {c260} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x55a8ac1f7990 <e36152> {c260} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x55a8ac1f7ab0 <e36154> {c260} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 [LV] => VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: ASSIGNW 0x55a8ac1f7bd0 <e95502> {c261} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac1f7c90 <e36159> {c261} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: AND 0x55a8ac1f7d50 <e106597> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55a8ac1f7e10 <e106595> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55a8ac1f7ed0 <e106564> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55a8ac1f7f90 <e106561> {h68} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x55a8ac35a730 <e106577> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x55a8ac35a4e0 <e106573> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SHIFTR 0x55a8ac3c1fb0 <e117732> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:2:1: VARREF 0x55a8ac1f8100 <e117723> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x55a8ac1f8220 <e117724> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2: EQ 0x55a8ac1f8500 <e106581> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x55a8ac35aa40 <e106594> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x55a8ac35a7f0 <e106590> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SHIFTR 0x55a8ac3c2150 <e117748> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x55a8ac1f85c0 <e117739> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x55a8ac1f86e0 <e117740> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2:2: CCAST 0x55a8ac4607e0 <e135429> {h68} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55a8ac1f89c0 <e135424> {h68} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55a8ac460980 <e135438> {h68} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac1f8ae0 <e135433> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x55a8ac1f8c00 <e36157> {c261} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x55a8ac1f8d20 <e36158> {c261} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x55a8ac1f8e40 <e36160> {c261} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 [LV] => VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3: ASSIGNW 0x55a8ac2a3430 <e95504> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac2a34f0 <e38559> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CCAST 0x55a8ac460b20 <e135447> {i13} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac2a35b0 <e135442> {i13} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55a8abc1a980 <e36050> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3:1:2: VARREF 0x55a8ac2a3710 <e38557> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3:1:3: VARREF 0x55a8ac2a3870 <e38558> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55a8abc1b700 <e36059> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3:2: VARREF 0x55a8ac2a39c0 <e38560> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [LV] => VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3: COMMENT 0x55a8ac303000 <e96526> {h34}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac2a8e50 <e106637> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac2a8f10 <e106635> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: OR 0x55a8ac2a8fd0 <e106633> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: EQ 0x55a8ac2a9090 <e106602> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x55a8ac35ad50 <e106615> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:1:1: CONST 0x55a8ac35ab00 <e106611> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2: SHIFTR 0x55a8ac3c22f0 <e117764> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: VARREF 0x55a8ac2a9220 <e117755> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2: CONST 0x55a8ac2a9370 <e117756> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: CCAST 0x55a8ac460cc0 <e135456> {h62} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac2a96d0 <e135451> {h62} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:2: EQ 0x55a8ac2a9820 <e106619> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1: AND 0x55a8ac35b060 <e106632> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:2:1:1: CONST 0x55a8ac35ae10 <e106628> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2: SHIFTR 0x55a8ac3c2490 <e117780> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: VARREF 0x55a8ac2a99b0 <e117771> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x55a8ac2a9b00 <e117772> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:1:1:2:2: CCAST 0x55a8ac460e60 <e135465> {h62} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:2:2:1: VARREF 0x55a8ac2a9e60 <e135460> {h62} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:2: CCAST 0x55a8ac461000 <e135474> {h62} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac2a9fb0 <e135469> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x55a8ac2aa110 <e106636> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: ASSIGN 0x55a8ac2aa270 <e106718> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: OR 0x55a8ac2aa330 <e106716> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: AND 0x55a8ac2aa3f0 <e106676> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55a8ac2aa4b0 <e106640> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac4611a0 <e135483> {h70} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac2aa570 <e135478> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:1:1:2: CCAST 0x55a8ac461340 <e135492> {h70} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac2aa6c0 <e135487> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3:1:1:2: OR 0x55a8ac2aa820 <e106675> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1: EQ 0x55a8ac2aa8e0 <e106644> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1:1: CCAST 0x55a8ac4614e0 <e135501> {h70} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:2:1:1:1: VARREF 0x55a8ac2aa9a0 <e135496> {h70} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:1:1:2:1:2: AND 0x55a8ac35b370 <e106657> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: CONST 0x55a8ac35b120 <e106653> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2:2: SHIFTR 0x55a8ac3c2630 <e117796> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:2:1:2:2:1: VARREF 0x55a8ac2aabd0 <e117787> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2:2: CONST 0x55a8ac2aad20 <e117788> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:1:1:2:2: EQ 0x55a8ac2ab080 <e106661> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:2:1: CCAST 0x55a8ac461680 <e135510> {h70} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:2:2:1:1: VARREF 0x55a8ac2ab140 <e135505> {h70} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:1:1:2:2:2: AND 0x55a8ac35b680 <e106674> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:2:2:2:1: CONST 0x55a8ac35b430 <e106670> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:2:2:2:2: SHIFTR 0x55a8ac3c27d0 <e117812> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:2:2:2:2:1: VARREF 0x55a8ac2ab370 <e117803> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:2:2:2:2: CONST 0x55a8ac2ab4c0 <e117804> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:1:2: AND 0x55a8ac2ab820 <e106715> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55a8ac2ab8e0 <e106679> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55a8ac461820 <e135519> {h70} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55a8ac2ab9a0 <e135514> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:2:1:2: CCAST 0x55a8ac4619c0 <e135528> {h70} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55a8ac2abaf0 <e135523> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:1:2:2: OR 0x55a8ac2abc50 <e106714> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: EQ 0x55a8ac2abd10 <e106683> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1:1: CCAST 0x55a8ac461b60 <e135537> {h70} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x55a8ac2abdd0 <e135532> {h70} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: AND 0x55a8ac35b990 <e106696> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:2:1:2:1: CONST 0x55a8ac35b740 <e106692> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:2:2:1:2:2: SHIFTR 0x55a8ac3c2970 <e117828> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:2:1:2:2:1: VARREF 0x55a8ac2ac000 <e117819> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:2:2:2: CONST 0x55a8ac2ac150 <e117820> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:1:2:2:2: EQ 0x55a8ac2ac4b0 <e106700> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:2:1: CCAST 0x55a8ac461d00 <e135546> {h70} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:2:2:2:1:1: VARREF 0x55a8ac2ac570 <e135541> {h70} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2:2:2:2: AND 0x55a8ac35bca0 <e106713> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:2:2:2:1: CONST 0x55a8ac35ba50 <e106709> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:2: SHIFTR 0x55a8ac3c2b10 <e117844> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:2:2:2:2:1: VARREF 0x55a8ac2ac7a0 <e117835> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: CONST 0x55a8ac2ac8f0 <e117836> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55a8ac2acc50 <e106717> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: ASSIGN 0x55a8ac2acdb0 <e106725> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: OR 0x55a8ac2ace70 <e106723> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: OR 0x55a8ac2acf30 <e106721> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac461ea0 <e135555> {h73} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac2acff0 <e135550> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: CCAST 0x55a8ac462040 <e135564> {h73} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac2ad150 <e135559> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: CCAST 0x55a8ac4621e0 <e135573> {h73} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac2ad2b0 <e135568> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x55a8ac2ad420 <e106724> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [LV] => VAR 0x55a8abc1bb80 <e36062> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3: ASSIGN 0x55a8ac2ad570 <e106732> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: OR 0x55a8ac2ad630 <e106730> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: OR 0x55a8ac2ad6f0 <e106728> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac462380 <e135582> {h74} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac2ad7b0 <e135577> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: CCAST 0x55a8ac462520 <e135591> {h74} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac2ad910 <e135586> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: CCAST 0x55a8ac4626c0 <e135600> {h74} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac2ada70 <e135595> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x55a8ac2adbe0 <e106731> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [LV] => VAR 0x55a8abc1bd00 <e36063> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3: ASSIGN 0x55a8ac2add30 <e106737> {h75} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: OR 0x55a8ac2addf0 <e106735> {h75} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55a8ac462860 <e135609> {h75} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac2adeb0 <e135604> {h75} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: CCAST 0x55a8ac462a00 <e135618> {h75} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac2ae010 <e135613> {h75} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x55a8ac2ae170 <e106736> {h75} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [LV] => VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3: COMMENT 0x55a8ac3030e0 <e96534> {g9}  ALWAYS
    1:2:3: IF 0x55a8ac255470 <e96536> {g10}
    1:2:3:1: AND 0x55a8ac412a80 <e127909> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac4127f0 <e127901> {g10} @dt=0x55a8ab701890@(G/w32)  32'h80000000
    1:2:3:1:2: VARREF 0x55a8ac255610 <e127902> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: ASSIGN 0x55a8ac255ac0 <e106741> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: CONST 0x55a8ac255b80 <e106739> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55a8ac255d30 <e106740> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3: IF 0x55a8ac255e80 <e73488> {g10}
    1:2:3:3:1: AND 0x55a8ac412650 <e127887> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:1:1: CONST 0x55a8ac4123c0 <e127879> {g10} @dt=0x55a8ab701890@(G/w32)  32'h40000000
    1:2:3:3:1:2: VARREF 0x55a8ac256020 <e127880> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8ac2564d0 <e106745> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8ac256590 <e106743> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8ac256740 <e106744> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3: IF 0x55a8ac256890 <e73529> {g10}
    1:2:3:3:3:1: AND 0x55a8ac412220 <e127865> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:1: CONST 0x55a8ac411f90 <e127857> {g10} @dt=0x55a8ab701890@(G/w32)  32'h20000000
    1:2:3:3:3:1:2: VARREF 0x55a8ac256a30 <e127858> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55a8ac256ee0 <e106749> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55a8ac256fa0 <e106747> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x55a8ac257150 <e106748> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3: IF 0x55a8ac2572a0 <e73560> {g10}
    1:2:3:3:3:3:1: AND 0x55a8ac411df0 <e127843> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:1:1: CONST 0x55a8ac411b60 <e127835> {g10} @dt=0x55a8ab701890@(G/w32)  32'h10000000
    1:2:3:3:3:3:1:2: VARREF 0x55a8ac257440 <e127836> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2: ASSIGN 0x55a8ac2578f0 <e106801> {g29} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:1: COND 0x55a8ac2579b0 <e106799> {g29} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:1: AND 0x55a8ac411160 <e127777> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:2:1:1:1: CONST 0x55a8ac410ed0 <e127769> {g10} @dt=0x55a8ab701890@(G/w32)  32'h8000000
    1:2:3:3:3:3:2:1:1:2: VARREF 0x55a8ac257b40 <e127770> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:2: COND 0x55a8ac257ff0 <e106768> {g29} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:1: AND 0x55a8ac410900 <e127733> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:2:1:2:1:1: CONST 0x55a8ac410670 <e127725> {g10} @dt=0x55a8ab701890@(G/w32)  32'h4000000
    1:2:3:3:3:3:2:1:2:1:2: VARREF 0x55a8ac258180 <e127726> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:2:2: LTS 0x55a8ac258630 <e106753> {g29} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:2:1: CONST 0x55a8ac2586f0 <e41304> {g29} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:3:3:3:2:1:2:2:2: VARREF 0x55a8ac2588a0 <e41305> {g29} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:2:3: GTES 0x55a8ac2589f0 <e106754> {g26} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:3:1: CONST 0x55a8ac258ab0 <e41294> {g26} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:3:3:3:2:1:2:3:2: VARREF 0x55a8ac258c60 <e41295> {g26} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:3: COND 0x55a8ac258db0 <e106785> {g23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:1: AND 0x55a8ac410d30 <e127755> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:2:1:3:1:1: CONST 0x55a8ac410aa0 <e127747> {g10} @dt=0x55a8ab701890@(G/w32)  32'h4000000
    1:2:3:3:3:3:2:1:3:1:2: VARREF 0x55a8ac258f40 <e127748> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:3:2: NEQ 0x55a8ac2593f0 <e106770> {g23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:2:1: VARREF 0x55a8ac2594b0 <e38260> {g23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:3:2:2: VARREF 0x55a8ac259600 <e38261> {g23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:3:3:3:2:1:3:3: EQ 0x55a8ac259750 <e106771> {g20} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:3:1: VARREF 0x55a8ac259810 <e38254> {g20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:3:3:2: VARREF 0x55a8ac259960 <e38255> {g20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:3:3:3:2:2: VARREF 0x55a8ac259ab0 <e106800> {g29} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3: IF 0x55a8ac259c00 <e73606> {g10}
    1:2:3:3:3:3:3:1: AND 0x55a8ac4119c0 <e127821> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:1:1: CONST 0x55a8ac411730 <e127813> {g10} @dt=0x55a8ab701890@(G/w32)  32'h8000000
    1:2:3:3:3:3:3:1:2: VARREF 0x55a8ac259da0 <e127814> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x55a8ac25a250 <e106805> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x55a8ac25a310 <e106803> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x55a8ac25a4c0 <e106804> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3: IF 0x55a8ac25a610 <e73617> {g10}
    1:2:3:3:3:3:3:3:1: AND 0x55a8ac411590 <e127799> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:3:1:1: CONST 0x55a8ac411300 <e127791> {g10} @dt=0x55a8ab701890@(G/w32)  32'h4000000
    1:2:3:3:3:3:3:3:1:2: VARREF 0x55a8ac25a7b0 <e127792> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2: IF 0x55a8ac25ac60 <e73642> {g12}
    1:2:3:3:3:3:3:3:2:1: OR 0x55a8ac25ad30 <e106841> {g12} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1: EQ 0x55a8ac25adf0 <e106810> {g12} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1:1: CONST 0x55a8ac25aeb0 <e106807> {g12} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h1
    1:2:3:3:3:3:3:3:2:1:1:2: AND 0x55a8ac35c8e0 <e106823> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:1:2:1: CONST 0x55a8ac35c690 <e106819> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:1:1:2:2: SHIFTR 0x55a8ac3c3b50 <e118004> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:1:2:2:1: VARREF 0x55a8ac25b130 <e117995> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:1:1:2:2:2: CONST 0x55a8ac25b280 <e117996> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:2: EQ 0x55a8ac25b5e0 <e106827> {g12} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:2:1: CONST 0x55a8ac25b6a0 <e106824> {g12} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h11
    1:2:3:3:3:3:3:3:2:1:2:2: AND 0x55a8ac35cbf0 <e106840> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:2:2:1: CONST 0x55a8ac35c9a0 <e106836> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:1:2:2:2: SHIFTR 0x55a8ac3c3cf0 <e118020> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:2:2:2:1: VARREF 0x55a8ac25b920 <e118011> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:1:2:2:2:2: CONST 0x55a8ac25ba70 <e118012> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:2: ASSIGN 0x55a8ac25bdd0 <e106844> {g13} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:2:1: LTES 0x55a8ac25be90 <e106842> {g13} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:2:2:1:1: CONST 0x55a8ac25bf50 <e41253> {g13} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:3:3:3:3:3:2:2:1:2: VARREF 0x55a8ac25c100 <e41254> {g13} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:3:3:2:2:2: VARREF 0x55a8ac25c250 <e106843> {g13} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3:2:3: IF 0x55a8ac25c3a0 <e73648> {g15}
    1:2:3:3:3:3:3:3:2:3:1: OR 0x55a8ac25c470 <e106879> {g15} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:1: EQ 0x55a8ac25c530 <e106848> {g15} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:1:1: CONST 0x55a8ac25c5f0 <e106845> {g15} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:3:3:3:3:3:2:3:1:1:2: AND 0x55a8ac35cf00 <e106861> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:1:2:1: CONST 0x55a8ac35ccb0 <e106857> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:3:1:1:2:2: SHIFTR 0x55a8ac3c3e90 <e118036> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:1: VARREF 0x55a8ac25c870 <e118027> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:2: CONST 0x55a8ac25c9c0 <e118028> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:2: EQ 0x55a8ac25cd20 <e106865> {g15} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:2:1: CONST 0x55a8ac25cde0 <e106862> {g15} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:2:2: AND 0x55a8ac35d210 <e106878> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:2:2:1: CONST 0x55a8ac35cfc0 <e106874> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:3:1:2:2:2: SHIFTR 0x55a8ac3c4030 <e118052> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:1: VARREF 0x55a8ac25d060 <e118043> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:2: CONST 0x55a8ac25d1b0 <e118044> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:2: ASSIGN 0x55a8ac25d510 <e106882> {g16} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:2:1: GTS 0x55a8ac25d5d0 <e106880> {g16} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:2:3:2:1:1: CONST 0x55a8ac25d690 <e41284> {g16} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:3:3:3:3:3:2:3:2:1:2: VARREF 0x55a8ac25d840 <e41285> {g16} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:3:3:2:3:2:2: VARREF 0x55a8ac25d990 <e106881> {g16} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac25dae0 <e106885> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8ac25dba0 <e106883> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac25dd50 <e106884> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3: COMMENT 0x55a8ac304400 <e96542> {q22}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac25fb30 <e96544> {q29} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac25fbf0 <e70587> {q29} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: AND 0x55a8ac413710 <e127996> {q23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1:1: CONST 0x55a8ac413480 <e127988> {q23} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:1:2: CCAST 0x55a8ac462ba0 <e135627> {q23} @dt=0x55a8ac33cba0@(G/wu32/3) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac25fd80 <e135622> {q23} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2: COND 0x55a8ac260230 <e70584> {q29} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:2:1: AND 0x55a8ac412eb0 <e127938> {q23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:1:1: CONST 0x55a8ac412c20 <e127930> {q23} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:1:2: CCAST 0x55a8ac462d40 <e135636> {q23} @dt=0x55a8ac33cba0@(G/wu32/3) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55a8ac2603c0 <e135631> {q23} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2:2: CONST 0x55a8ac260870 <e70499> {q29} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:2:3: COND 0x55a8ac260a20 <e70500> {q29} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:2:3:1: AND 0x55a8ac35e780 <e106982> {q23} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:3:1:1: CONST 0x55a8ac35e530 <e106978> {q23} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:3:1:2: CCAST 0x55a8ac462ee0 <e135646> {q23} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:3:1:2:1: VARREF 0x55a8ac260bb0 <e135640> {q23} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2:3:2: CONST 0x55a8ac261060 <e70483> {q29} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:2:3:3: VARREF 0x55a8ac261210 <e70484> {q28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3:1:3: COND 0x55a8ac261360 <e70585> {q27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1: AND 0x55a8ac4132e0 <e127974> {q23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1:1: CONST 0x55a8ac413050 <e127966> {q23} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:3:1:2: CCAST 0x55a8ac463080 <e135655> {q23} @dt=0x55a8ac33cba0@(G/wu32/3) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55a8ac2614f0 <e135650> {q23} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:2: COND 0x55a8ac2619a0 <e70568> {q27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:2:1: AND 0x55a8ac35eda0 <e107012> {q23} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:2:1:1: CONST 0x55a8ac35eb50 <e107008> {q23} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:3:2:1:2: CCAST 0x55a8ac463220 <e135665> {q23} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:2:1:2:1: VARREF 0x55a8ac261b30 <e135659> {q23} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:2:2: VARREF 0x55a8ac261fe0 <e70529> {q27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3:1:3:2:3: VARREF 0x55a8ac262140 <e70530> {q26} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:3: COND 0x55a8ac262290 <e70569> {q25} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:3:1: AND 0x55a8ac35f0b0 <e107027> {q23} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x55a8ac35ee60 <e107023> {q23} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:3:3:1:2: CCAST 0x55a8ac4633c0 <e135675> {q23} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55a8ac262420 <e135669> {q23} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:3:2: VARREF 0x55a8ac2628d0 <e70552> {q25} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3:3: VARREF 0x55a8ac262a20 <e70553> {q24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55a8abc17380 <e36014> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3:2: VARREF 0x55a8ac262b70 <e39412> {q29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: COMMENT 0x55a8ac3044e0 <e96550> {q22}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac262d80 <e96552> {q37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac262e40 <e70725> {q37} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: AND 0x55a8ac4143a0 <e128083> {q31} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1:1: CONST 0x55a8ac414110 <e128075> {q31} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:1:2: CCAST 0x55a8ac463560 <e135684> {q31} @dt=0x55a8ac33cba0@(G/wu32/3) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac262fd0 <e135679> {q31} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2: COND 0x55a8ac263480 <e70722> {q37} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:2:1: AND 0x55a8ac413b40 <e128025> {q31} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:1:1: CONST 0x55a8ac4138b0 <e128017> {q31} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:1:2: CCAST 0x55a8ac463700 <e135693> {q31} @dt=0x55a8ac33cba0@(G/wu32/3) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55a8ac263610 <e135688> {q31} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2:2: CONST 0x55a8ac263ac0 <e70637> {q37} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:2:3: COND 0x55a8ac263c70 <e70638> {q37} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:2:3:1: AND 0x55a8ac35f9e0 <e107072> {q31} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:3:1:1: CONST 0x55a8ac35f790 <e107068> {q31} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:3:1:2: CCAST 0x55a8ac4638a0 <e135703> {q31} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:3:1:2:1: VARREF 0x55a8ac263e00 <e135697> {q31} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2:3:2: CONST 0x55a8ac2642b0 <e70621> {q37} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:2:3:3: VARREF 0x55a8ac264460 <e70622> {q36} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3:1:3: COND 0x55a8ac2645b0 <e70723> {q35} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1: AND 0x55a8ac413f70 <e128061> {q31} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1:1: CONST 0x55a8ac413ce0 <e128053> {q31} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:3:1:2: CCAST 0x55a8ac463a40 <e135712> {q31} @dt=0x55a8ac33cba0@(G/wu32/3) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55a8ac264740 <e135707> {q31} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:2: COND 0x55a8ac264bf0 <e70706> {q35} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:2:1: AND 0x55a8ac360000 <e107102> {q31} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:2:1:1: CONST 0x55a8ac35fdb0 <e107098> {q31} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:3:2:1:2: CCAST 0x55a8ac463be0 <e135722> {q31} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:2:1:2:1: VARREF 0x55a8ac264d80 <e135716> {q31} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:2:2: VARREF 0x55a8ac265230 <e70667> {q35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3:1:3:2:3: VARREF 0x55a8ac265390 <e70668> {q34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:3: COND 0x55a8ac2654e0 <e70707> {q33} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:3:1: AND 0x55a8ac360310 <e107117> {q31} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x55a8ac3600c0 <e107113> {q31} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:3:3:1:2: CCAST 0x55a8ac463d80 <e135732> {q31} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55a8ac265670 <e135726> {q31} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:3:2: VARREF 0x55a8ac265b20 <e70690> {q33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3:3: VARREF 0x55a8ac265c70 <e70691> {q32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55a8abc17500 <e36015> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3:2: VARREF 0x55a8ac265dc0 <e39445> {q37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3: ASSIGN 0x55a8ac265f20 <e73662> {q40} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac265fe0 <e70824> {q40} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: EQ 0x55a8ac2660a0 <e107146> {q40} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x55a8ac266160 <e107144> {q40} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:1:1:2: CCAST 0x55a8ac463f20 <e135741> {q39} @dt=0x55a8ac33c7e0@(G/wu32/2) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac266310 <e135736> {q39} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:2: VARREF 0x55a8ac266460 <e70821> {q40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3:1:3: COND 0x55a8ac2665c0 <e70822> {q41} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1: EQ 0x55a8ac266680 <e107149> {q41} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x55a8ac266740 <e107147> {q41} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:1:3:1:2: CCAST 0x55a8ac4640c0 <e135750> {q39} @dt=0x55a8ac33c7e0@(G/wu32/2) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55a8ac2668f0 <e135745> {q39} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:3:2: VARREF 0x55a8ac266a40 <e70805> {q41} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55a8abc18400 <e36025> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3:1:3:3: COND 0x55a8ac266b90 <e70806> {q42} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:3:1: EQ 0x55a8ac266c50 <e107152> {q42} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x55a8ac266d10 <e107150> {q42} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:1:3:3:1:2: CCAST 0x55a8ac464260 <e135759> {q39} @dt=0x55a8ac33c7e0@(G/wu32/2) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55a8ac266ec0 <e135754> {q39} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:3:3:2: ADD 0x55a8ac267010 <e85816> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:3:2:1: CCAST 0x55a8ac464400 <e135768> {c334} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:1:3:3:2:1:1: CONST 0x55a8ac2670d0 <e135763> {c334} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:3:3:2:2: VARREF 0x55a8ac267280 <e36757> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3:1:3:3:3: CONST 0x55a8ac2673e0 <e70790> {q43} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x55a8ac267590 <e39450> {q40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: ASSIGNW 0x55a8ac1f8f60 <e107157> {c274} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac1f9020 <e107155> {c274} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55a8ac4645a0 <e135777> {c274} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac1f90e0 <e135772> {c274} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:2: CCAST 0x55a8ac464740 <e135786> {c274} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac1f9230 <e135781> {c274} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:2: VARREF 0x55a8ac1f9380 <e107156> {c274} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [LV] => VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3: COMMENT 0x55a8ac3045c0 <e96558> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac271d00 <e96560> {e30} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: CONST 0x55a8ac271dc0 <e43063> {e30} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2: VARREF 0x55a8ac271f70 <e36912> {e30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: IF 0x55a8ac2720c0 <e73738> {e32}
    1:2:3:1: AND 0x55a8ac419b90 <e128636> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac419900 <e128628> {e32} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55a8ac4648e0 <e135795> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac272260 <e135790> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2: IF 0x55a8ac272710 <e73778> {e32}
    1:2:3:2:1: AND 0x55a8ac416d80 <e128345> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac416af0 <e128337> {e32} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55a8ac464a80 <e135804> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55a8ac2728b0 <e135799> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x55a8ac272d60 <e73783> {e32}
    1:2:3:2:2:1: AND 0x55a8ac415030 <e128156> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:1:1: CONST 0x55a8ac414da0 <e128148> {e32} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:2:2:1:2: CCAST 0x55a8ac464c20 <e135813> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:2:1:2:1: VARREF 0x55a8ac272f00 <e135808> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x55a8ac2733b0 <e73813> {e32}
    1:2:3:2:2:2:1: AND 0x55a8ac414c00 <e128134> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:1:1: CONST 0x55a8ac414970 <e128126> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:2:2:1:2: CCAST 0x55a8ac464dc0 <e135822> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:2:2:1:2:1: VARREF 0x55a8ac273550 <e135817> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2: IF 0x55a8ac273a00 <e73838> {e32}
    1:2:3:2:2:2:2:1: AND 0x55a8ac4147d0 <e128112> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:2:1:1: CONST 0x55a8ac414540 <e128104> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:2:2:2:1:2: CCAST 0x55a8ac464f60 <e135831> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:2:2:2:1:2:1: VARREF 0x55a8ac273ba0 <e135826> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2: ASSIGN 0x55a8ac274050 <e73839> {e68} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:2:2:1: COND 0x55a8ac274110 <e70889> {e68} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:2:2:1:1: AND 0x55a8ac360c40 <e107182> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1:1: CONST 0x55a8ac3609f0 <e107178> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:1:2: CCAST 0x55a8ac465100 <e135841> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:2:2:2:2:1:1:2:1: VARREF 0x55a8ac2742a0 <e135835> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2: VARREF 0x55a8ac274750 <e70886> {e68} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:1:3: VARREF 0x55a8ac2748a0 <e70887> {e67} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2: VARREF 0x55a8ac2749f0 <e37278> {e68} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:2:2:3: ASSIGN 0x55a8ac274b40 <e73841> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:3:1: CONST 0x55a8ac274c00 <e43170> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2:2:2:3:2: VARREF 0x55a8ac274db0 <e37292> {e69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:2:3: ASSIGN 0x55a8ac274f00 <e73842> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:3:1: CONST 0x55a8ac274fc0 <e43170> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2:2:3:2: VARREF 0x55a8ac275170 <e37292> {e69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:3: ASSIGN 0x55a8ac2752c0 <e73843> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1: COND 0x55a8ac275380 <e71165> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:1: AND 0x55a8ac416950 <e128323> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:1:1: CONST 0x55a8ac4166c0 <e128315> {e32} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:2:3:1:1:2: CCAST 0x55a8ac4652a0 <e135850> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:1:2:1: VARREF 0x55a8ac275510 <e135845> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2: COND 0x55a8ac2759c0 <e71162> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:1: AND 0x55a8ac415890 <e128207> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:1:1: CONST 0x55a8ac415600 <e128199> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:3:1:2:1:2: CCAST 0x55a8ac465440 <e135859> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:2:1:2:1: VARREF 0x55a8ac275b50 <e135854> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:2: CONST 0x55a8ac276000 <e70985> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2:3:1:2:3: COND 0x55a8ac2761b0 <e70986> {e64} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:3:1: AND 0x55a8ac415460 <e128185> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:3:1:1: CONST 0x55a8ac4151d0 <e128177> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:3:1:2:3:1:2: CCAST 0x55a8ac4655e0 <e135868> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:2:3:1:2:1: VARREF 0x55a8ac276340 <e135863> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:3:2: COND 0x55a8ac2767f0 <e70969> {e64} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:3:2:1: AND 0x55a8ac361880 <e107244> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:1:2:3:2:1:1: CONST 0x55a8ac361630 <e107240> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:1:2: CCAST 0x55a8ac465780 <e135878> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:1:2:3:2:1:2:1: VARREF 0x55a8ac276980 <e135872> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:3:2:2: COND 0x55a8ac276e30 <e70953> {e64} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:3:2:2:1: LT 0x55a8ac276ef0 <e107230> {e64} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:1:2:3:2:2:1:1: VARREF 0x55a8ac276fb0 <e37201> {e64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:2:1:2: VARREF 0x55a8ac277100 <e37202> {e64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:2:2: CONST 0x55a8ac277250 <e40514> {e64} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:2:3: CONST 0x55a8ac277400 <e40526> {e64} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2:3:1:2:3:2:3: COND 0x55a8ac2775b0 <e70954> {e63} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:3:2:3:1: LTS 0x55a8ac277670 <e107231> {e63} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:1:2:3:2:3:1:1: VARREF 0x55a8ac277730 <e37167> {e63} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:3:1:2: VARREF 0x55a8ac277880 <e37168> {e63} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:3:2: CONST 0x55a8ac2779d0 <e40466> {e63} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:3:3: CONST 0x55a8ac277b80 <e40478> {e63} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2:3:1:2:3:3: CONST 0x55a8ac277d30 <e70970> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2:3:1:3: COND 0x55a8ac277ee0 <e71163> {e62} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:1: AND 0x55a8ac416520 <e128301> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:1:1: CONST 0x55a8ac416290 <e128293> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:3:1:3:1:2: CCAST 0x55a8ac465920 <e135887> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:3:1:2:1: VARREF 0x55a8ac278070 <e135882> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2: COND 0x55a8ac278520 <e71146> {e62} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:1: AND 0x55a8ac415cc0 <e128243> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:1:1: CONST 0x55a8ac415a30 <e128235> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:3:1:3:2:1:2: CCAST 0x55a8ac465ac0 <e135896> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:3:2:1:2:1: VARREF 0x55a8ac2786b0 <e135891> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:2: COND 0x55a8ac278b60 <e71061> {e62} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:2:1: AND 0x55a8ac3621b0 <e107289> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:1:3:2:2:1:1: CONST 0x55a8ac361f60 <e107285> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:3:2:2:1:2: CCAST 0x55a8ac465c60 <e135906> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:1:3:2:2:1:2:1: VARREF 0x55a8ac278cf0 <e135900> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:2:2: NOT 0x55a8ac2791a0 <e71022> {e62} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:2:2:1: OR 0x55a8ac279260 <e37162> {e62} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:2:2:1:1: VARREF 0x55a8ac279320 <e37160> {e62} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:2:1:2: VARREF 0x55a8ac279470 <e37161> {e62} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:3: XNOR 0x55a8ac2795c0 <e71023> {e61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:2:3:1: VARREF 0x55a8ac279680 <e37154> {e61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:3:2: VARREF 0x55a8ac2797d0 <e37155> {e61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:3: COND 0x55a8ac279920 <e71062> {e60} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:3:1: AND 0x55a8ac3624c0 <e107304> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:1:3:2:3:1:1: CONST 0x55a8ac362270 <e107300> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:3:2:3:1:2: CCAST 0x55a8ac465e00 <e135916> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:1:3:2:3:1:2:1: VARREF 0x55a8ac279ab0 <e135910> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:3:2: OR 0x55a8ac279f60 <e71045> {e60} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:3:2:1: VARREF 0x55a8ac27a020 <e37148> {e60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:2:2: VARREF 0x55a8ac27a170 <e37149> {e60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:3: AND 0x55a8ac27a2c0 <e71046> {e59} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:3:3:1: VARREF 0x55a8ac27a380 <e37142> {e59} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:3:2: VARREF 0x55a8ac27a4d0 <e37143> {e59} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3: COND 0x55a8ac27a620 <e71147> {e58} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:3:1: AND 0x55a8ac4160f0 <e128279> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:3:1:1: CONST 0x55a8ac415e60 <e128271> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:3:1:3:3:1:2: CCAST 0x55a8ac465fa0 <e135925> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:3:3:1:2:1: VARREF 0x55a8ac27a7b0 <e135920> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:2: COND 0x55a8ac27ac60 <e71130> {e58} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:3:2:1: AND 0x55a8ac362ae0 <e107334> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:1:3:3:2:1:1: CONST 0x55a8ac362890 <e107330> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:3:3:2:1:2: CCAST 0x55a8ac466140 <e135935> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:1:3:3:2:1:2:1: VARREF 0x55a8ac27adf0 <e135929> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:2:2: SUB 0x55a8ac27b2a0 <e71091> {e58} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:3:2:2:1: VARREF 0x55a8ac27b360 <e37136> {e58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:2:2: VARREF 0x55a8ac27b4b0 <e37137> {e58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:3: SUB 0x55a8ac27b600 <e71092> {e57} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:2:3:1:3:3:2:3:1: VARREF 0x55a8ac27b6c0 <e37130> {e57} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:3:2: VARREF 0x55a8ac27b810 <e37131> {e57} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:3: COND 0x55a8ac27b960 <e71131> {e56} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:3:3:1: AND 0x55a8ac362df0 <e107349> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:1:3:3:3:1:1: CONST 0x55a8ac362ba0 <e107345> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:3:3:3:1:2: CCAST 0x55a8ac4662e0 <e135945> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:1:3:3:3:1:2:1: VARREF 0x55a8ac27baf0 <e135939> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:3:2: ADD 0x55a8ac27bfa0 <e71114> {e56} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:3:3:2:1: VARREF 0x55a8ac27c060 <e37124> {e56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:2:2: VARREF 0x55a8ac27c1b0 <e37125> {e56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:3: ADD 0x55a8ac27c300 <e71115> {e55} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:2:3:1:3:3:3:3:1: VARREF 0x55a8ac27c3c0 <e37118> {e55} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:3:2: VARREF 0x55a8ac27c510 <e37119> {e55} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:2: VARREF 0x55a8ac27c660 <e37292> {e69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3: IF 0x55a8ac27c7b0 <e73873> {e32}
    1:2:3:3:1: AND 0x55a8ac419760 <e128614> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:1:1: CONST 0x55a8ac4194d0 <e128606> {e32} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55a8ac466480 <e135954> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55a8ac27c950 <e135949> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x55a8ac27ce00 <e73903> {e32}
    1:2:3:3:2:1: AND 0x55a8ac417a10 <e128411> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55a8ac417780 <e128403> {e32} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:1:2: CCAST 0x55a8ac466620 <e135963> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55a8ac27cfa0 <e135958> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x55a8ac27d450 <e73933> {e32}
    1:2:3:3:2:2:1: AND 0x55a8ac4171b0 <e128367> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:1:1: CONST 0x55a8ac416f20 <e128359> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:2:1:2: CCAST 0x55a8ac4667c0 <e135972> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:2:1:2:1: VARREF 0x55a8ac27d5f0 <e135967> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2: ASSIGN 0x55a8ac27daa0 <e73934> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:2:1: CONST 0x55a8ac27db60 <e43170> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:3:2:2:2:2: VARREF 0x55a8ac27dd10 <e37292> {e69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3:2:3: ASSIGN 0x55a8ac27de60 <e73965> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:1: COND 0x55a8ac27df20 <e71345> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:1:1: AND 0x55a8ac4175e0 <e128389> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:1:1:1: CONST 0x55a8ac417350 <e128381> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:1:1:2: CCAST 0x55a8ac466960 <e135981> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:3:1:1:2:1: VARREF 0x55a8ac27e0b0 <e135976> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:3:1:2: CONST 0x55a8ac27e560 <e71342> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:3:2:3:1:3: VARREF 0x55a8ac27e710 <e71343> {e44} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:3:2: VARREF 0x55a8ac27e860 <e37292> {e69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3:3: ASSIGN 0x55a8ac27e9b0 <e73966> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1: COND 0x55a8ac27ea70 <e71608> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:1: AND 0x55a8ac419330 <e128592> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:1:1: CONST 0x55a8ac4190a0 <e128584> {e32} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:3:1:1:2: CCAST 0x55a8ac466b00 <e135990> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:1:2:1: VARREF 0x55a8ac27ec00 <e135985> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2: COND 0x55a8ac27f0b0 <e71605> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:2:1: AND 0x55a8ac418270 <e128455> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:2:1:1: CONST 0x55a8ac417fe0 <e128447> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:3:1:2:1:2: CCAST 0x55a8ac466ca0 <e135999> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:1:2:1: VARREF 0x55a8ac27f240 <e135994> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:2: CONST 0x55a8ac27f6f0 <e71428> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:3:3:1:2:3: COND 0x55a8ac27f8a0 <e71429> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:2:3:1: AND 0x55a8ac417e40 <e128433> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:2:3:1:1: CONST 0x55a8ac417bb0 <e128425> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:1:2:3:1:2: CCAST 0x55a8ac466e40 <e136008> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:3:1:2:1: VARREF 0x55a8ac27fa30 <e136003> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:3:2: CONST 0x55a8ac27fee0 <e71412> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:3:3:1:2:3:3: VARREF 0x55a8ac280090 <e71413> {e40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3: COND 0x55a8ac2801e0 <e71606> {e38} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:1: AND 0x55a8ac418f00 <e128570> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:1:1: CONST 0x55a8ac418c70 <e128562> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:3:1:3:1:2: CCAST 0x55a8ac466fe0 <e136017> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:1:2:1: VARREF 0x55a8ac280370 <e136012> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2: COND 0x55a8ac280820 <e71589> {e38} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:1: AND 0x55a8ac4186a0 <e128512> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:1:1: CONST 0x55a8ac418410 <e128504> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:1:3:2:1:2: CCAST 0x55a8ac467180 <e136026> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:2:1:2:1: VARREF 0x55a8ac2809b0 <e136021> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2: COND 0x55a8ac280e60 <e71504> {e38} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:2:1: AND 0x55a8ac3652b0 <e107529> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:1: CONST 0x55a8ac365060 <e107525> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:1:2: CCAST 0x55a8ac467320 <e136036> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:1:3:2:2:1:2:1: VARREF 0x55a8ac280ff0 <e136030> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2:2: SHIFTR 0x55a8ac2814a0 <e71465> {e38} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:2:2:1: VARREF 0x55a8ac281560 <e36982> {e38} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2: AND 0x55a8ac364c90 <e107501> {e38} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:1: CONST 0x55a8ac364a40 <e107497> {e38} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:2:2:2: VARREF 0x55a8ac281780 <e128471> {e38} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3: SHIFTR 0x55a8ac281c30 <e71466> {e37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:2:3:1: VARREF 0x55a8ac281cf0 <e36965> {e37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2: AND 0x55a8ac364fa0 <e107516> {e37} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:1: CONST 0x55a8ac364d50 <e107512> {e37} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:3:2:2: VARREF 0x55a8ac281f10 <e128478> {e37} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:3: COND 0x55a8ac2823c0 <e71505> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:3:1: AND 0x55a8ac3658d0 <e107559> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:1: CONST 0x55a8ac365680 <e107555> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:1:2: CCAST 0x55a8ac4674c0 <e136046> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:1:3:2:3:1:2:1: VARREF 0x55a8ac282550 <e136040> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:3:2: CONST 0x55a8ac282a00 <e71488> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:3: SHIFTL 0x55a8ac282bb0 <e71489> {e36} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:3:3:1: VARREF 0x55a8ac282c70 <e36948> {e36} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2: AND 0x55a8ac3655c0 <e107546> {e36} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:1: CONST 0x55a8ac365370 <e107542> {e36} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:3:3:2:2: VARREF 0x55a8ac282e90 <e128492> {e36} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3: COND 0x55a8ac283340 <e71590> {e35} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:1: AND 0x55a8ac418ad0 <e128548> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:1:1: CONST 0x55a8ac418840 <e128540> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:1:3:3:1:2: CCAST 0x55a8ac467660 <e136055> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:3:1:2:1: VARREF 0x55a8ac2834d0 <e136050> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2: COND 0x55a8ac283980 <e71573> {e35} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:2:1: AND 0x55a8ac366200 <e107604> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:1: CONST 0x55a8ac365fb0 <e107600> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:1:2: CCAST 0x55a8ac467800 <e136065> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:1:3:3:2:1:2:1: VARREF 0x55a8ac283b10 <e136059> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2:2: SHIFTR 0x55a8ac283fc0 <e71534> {e35} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:2:2:1: VARREF 0x55a8ac284080 <e36942> {e35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2: AND 0x55a8ac365ef0 <e107591> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:1: CONST 0x55a8ac365ca0 <e107587> {e21} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:2:2:2:2: SHIFTR 0x55a8ac3c8af0 <e118830> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:2:1: VARREF 0x55a8ac2842a0 <e118821> {e21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2:2:2: CONST 0x55a8ac2843f0 <e118822> {e21} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:2:3: CONST 0x55a8ac284750 <e71535> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3: COND 0x55a8ac284900 <e71574> {e34} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:3:1: AND 0x55a8ac366b30 <e107649> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:1: CONST 0x55a8ac3668e0 <e107645> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:1:2: CCAST 0x55a8ac4679a0 <e136075> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:1:3:3:3:1:2:1: VARREF 0x55a8ac284a90 <e136069> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:3:2: SHIFTR 0x55a8ac284f40 <e71557> {e34} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:3:2:1: VARREF 0x55a8ac285000 <e36936> {e34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2: AND 0x55a8ac366510 <e107621> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:1: CONST 0x55a8ac3662c0 <e107617> {e21} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:2:2:2: SHIFTR 0x55a8ac3c8e30 <e118863> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:2:1: VARREF 0x55a8ac285220 <e118854> {e21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2:2:2: CONST 0x55a8ac285370 <e118855> {e21} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:3: SHIFTL 0x55a8ac2856d0 <e71558> {e33} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:3:3:1: VARREF 0x55a8ac285790 <e36930> {e33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2: AND 0x55a8ac366820 <e107636> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:1: CONST 0x55a8ac3665d0 <e107632> {e21} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:3:2:2: SHIFTR 0x55a8ac3c8fd0 <e118879> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:2:1: VARREF 0x55a8ac2859b0 <e118870> {e21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2:2:2: CONST 0x55a8ac285b00 <e118871> {e21} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h6
    1:2:3:3:3:2: VARREF 0x55a8ac285e60 <e37292> {e69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: COMMENT 0x55a8ac3046a0 <e96566> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac2677a0 <e96568> {e31} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:1: CONST 0x55a8ac267860 <e43073> {e31} @dt=0x55a8ab7f3f80@(G/w64)  64'h0
    1:2:3:2: VARREF 0x55a8ac267a10 <e36926> {e31} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: IF 0x55a8ac267b70 <e73743> {e32}
    1:2:3:1: AND 0x55a8ac41c090 <e128874> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac41be00 <e128866> {e32} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55a8ac467b40 <e136084> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac267d10 <e136079> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2: IF 0x55a8ac2681c0 <e73753> {e32}
    1:2:3:2:1: AND 0x55a8ac41aab0 <e128730> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac41a820 <e128722> {e32} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55a8ac467ce0 <e136093> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55a8ac268360 <e136088> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x55a8ac268810 <e73793> {e32}
    1:2:3:2:2:1: AND 0x55a8ac41a680 <e128708> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:1:1: CONST 0x55a8ac41a3f0 <e128700> {e32} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:2:2:1:2: CCAST 0x55a8ac467e80 <e136102> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:2:1:2:1: VARREF 0x55a8ac2689b0 <e136097> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x55a8ac268e60 <e73808> {e32}
    1:2:3:2:2:2:1: AND 0x55a8ac41a250 <e128686> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:1:1: CONST 0x55a8ac419fc0 <e128678> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:2:2:1:2: CCAST 0x55a8ac468020 <e136111> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:2:2:1:2:1: VARREF 0x55a8ac269000 <e136106> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2: IF 0x55a8ac2694b0 <e73828> {e32}
    1:2:3:2:2:2:2:1: AND 0x55a8ac3680a0 <e107753> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:1: CONST 0x55a8ac367e50 <e107749> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:2:2:2:1:2: NOT 0x55a8ac269580 <e107750> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1: SHIFTR 0x55a8ac3c97f0 <e118964> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1:1: CCAST 0x55a8ac4681c0 <e136120> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:2:2:2:1:2:1:1:1: VARREF 0x55a8ac269710 <e136115> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:1:2:1:2: CONST 0x55a8ac269860 <e118955> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:2:2:2:2: ASSIGN 0x55a8ac269bc0 <e85976> {e66} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:2:2:2:2:1: COND 0x55a8ac269c80 <e70912> {e66} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:2:2:2:2:1:1: AND 0x55a8ac367d90 <e107740> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1:1: CONST 0x55a8ac367b40 <e107736> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:1:2: CCAST 0x55a8ac468360 <e136130> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:2:2:2:2:1:1:2:1: VARREF 0x55a8ac269e10 <e136124> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2: SHIFTL 0x55a8ac3c9f40 <e128666> {e66} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:2:2:2:2:1:2:1: CCAST 0x55a8ac3c9b30 <e119002> {e66} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:2:2:2:2:1:2:1:1: CCAST 0x55a8ac468500 <e136139> {e66} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:2:2:2:2:1:2:1:1:1: VARREF 0x55a8ac26a380 <e136134> {e66} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:1:2:2: CONST 0x55a8ac3c9cb0 <e119003> {e66} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:1:3: CCAST 0x55a8ac3ca1a0 <e119023> {e65} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:2:2:2:2:1:3:1: CCAST 0x55a8ac4686a0 <e136148> {e65} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:2:2:2:2:1:3:1:1: VARREF 0x55a8ac26a740 <e136143> {e65} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2: VARREF 0x55a8ac26a890 <e37270> {e66} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3: IF 0x55a8ac26a9f0 <e73848> {e32}
    1:2:3:3:1: AND 0x55a8ac41bc60 <e128852> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:1:1: CONST 0x55a8ac41b9d0 <e128844> {e32} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55a8ac468840 <e136157> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55a8ac26ab90 <e136152> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x55a8ac26b040 <e73883> {e32}
    1:2:3:3:2:1: AND 0x55a8ac41b830 <e128830> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55a8ac41b5a0 <e128822> {e32} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:1:2: CCAST 0x55a8ac4689e0 <e136166> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55a8ac26b1e0 <e136161> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x55a8ac26b690 <e73913> {e32}
    1:2:3:3:2:2:1: AND 0x55a8ac369c30 <e107887> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:2:1:1: CONST 0x55a8ac3699e0 <e107883> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:2:1:2: NOT 0x55a8ac26b760 <e107884> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1: SHIFTR 0x55a8ac3ca5a0 <e119073> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1:1: CCAST 0x55a8ac468b80 <e136175> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:2:1:2:1:1:1: VARREF 0x55a8ac26b8f0 <e136170> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:1:2:1:2: CONST 0x55a8ac26ba40 <e119064> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:2:2: IF 0x55a8ac26bda0 <e85986> {e32}
    1:2:3:3:2:2:2:1: AND 0x55a8ac41b400 <e128808> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:2:1:1: CONST 0x55a8ac41b170 <e128800> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:2:2:1:2: CCAST 0x55a8ac468d20 <e136184> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:2:2:1:2:1: VARREF 0x55a8ac26bf40 <e136179> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:2: IF 0x55a8ac26c3f0 <e73954> {e32}
    1:2:3:3:2:2:2:2:1: AND 0x55a8ac368ce0 <e107816> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:2:2:2:1:1: CONST 0x55a8ac368a90 <e107812> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:2:2:2:1:2: CCAST 0x55a8ac468ec0 <e136194> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:2:2:2:1:2:1: VARREF 0x55a8ac26c590 <e136188> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:2:2: ASSIGN 0x55a8ac26ca40 <e73960> {e52} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:2:1: SHIFTL 0x55a8ac3cae90 <e128760> {e52} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:2:1:1: CCAST 0x55a8ac3caa80 <e119128> {e52} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:2:2:1:1:1: CCAST 0x55a8ac469060 <e136203> {e52} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:2:2:1:1:1:1: DIV 0x55a8ac26cbc0 <e136198> {e52} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:2:2:2:1:1:1:1:1: VARREF 0x55a8ac26cc80 <e37075> {e52} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:1:1:1:2: VARREF 0x55a8ac26cdd0 <e37076> {e52} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:2: CONST 0x55a8ac3cac00 <e119129> {e52} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:3:2:2:2:2:2:2: VARREF 0x55a8ac26d0d0 <e37093> {e52} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:2: ASSIGN 0x55a8ac26d230 <e113730> {e53} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:2:1: ADD 0x55a8ac443f80 <e132988> {e53} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:2:1:1: VARREF 0x55a8ac444040 <e37095> {e53} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:2:1:2: CCAST 0x55a8ac444160 <e119149> {e53} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:2:2:1:2:1: CCAST 0x55a8ac469200 <e136212> {e53} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:2:2:1:2:1:1: MODDIV 0x55a8ac444220 <e136207> {e53} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:2:2:2:1:2:1:1:1: VARREF 0x55a8ac4442e0 <e37108> {e53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:2:1:1:2: VARREF 0x55a8ac444400 <e37109> {e53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:2: VARREF 0x55a8ac26d930 <e37115> {e53} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3: ASSIGN 0x55a8ac26da90 <e73962> {e48} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:3:1: SHIFTL 0x55a8ac3cb5c0 <e128781> {e48} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:3:1:1: CCAST 0x55a8ac3cb1b0 <e119169> {e48} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:2:3:1:1:1: CCAST 0x55a8ac4693a0 <e136222> {e48} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:2:3:1:1:1:1: DIVS 0x55a8ac26dc10 <e136216> {e48} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:3:2:2:2:2:3:1:1:1:1:1: VARREF 0x55a8ac26dcd0 <e37032> {e48} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:1:1:1:2: VARREF 0x55a8ac26de20 <e37033> {e48} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:2: CONST 0x55a8ac3cb330 <e119170> {e48} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:3:2:2:2:2:3:2: VARREF 0x55a8ac26e120 <e37050> {e48} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3: ASSIGN 0x55a8ac26e280 <e113747> {e49} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:3:1: ADD 0x55a8ac444580 <e132990> {e49} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:3:1:1: VARREF 0x55a8ac444640 <e37052> {e49} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3:1:2: CCAST 0x55a8ac4447a0 <e119190> {e49} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:2:3:1:2:1: CCAST 0x55a8ac469540 <e136232> {e49} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:2:3:1:2:1:1: MODDIVS 0x55a8ac444860 <e136226> {e49} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:3:2:2:2:2:3:1:2:1:1:1: VARREF 0x55a8ac444920 <e37065> {e49} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:2:1:1:2: VARREF 0x55a8ac444a70 <e37066> {e49} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:2: VARREF 0x55a8ac26e980 <e37072> {e49} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:3: ASSIGN 0x55a8ac26eae0 <e73964> {e46} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1: COND 0x55a8ac26eba0 <e71223> {e46} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1:1: AND 0x55a8ac369610 <e107861> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:2:2:3:1:1:1: CONST 0x55a8ac3693c0 <e107857> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:1:2: CCAST 0x55a8ac4696e0 <e136242> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:1:2:1: VARREF 0x55a8ac26ed30 <e136236> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:3:1:2: MUL 0x55a8ac26f1e0 <e71220> {e46} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1:2:1: CCAST 0x55a8ac3cba80 <e119216> {e24} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:2:1:1: CCAST 0x55a8ac469880 <e136251> {e24} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:2:1:1:1: VARREF 0x55a8ac26f360 <e136246> {e24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:2:2: CCAST 0x55a8ac3cbb40 <e119225> {e25} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:2:2:1: CCAST 0x55a8ac469a20 <e136260> {e25} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:2:2:1:1: VARREF 0x55a8ac26f570 <e136255> {e25} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3: MULS 0x55a8ac26f6c0 <e71221> {e45} @dt=0x55a8ababab50@(G/sw64)
    1:2:3:3:2:2:2:3:1:3:1: OR 0x55a8ac3cc410 <e119283> {e22} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1:3:1:1: SHIFTL 0x55a8ac3cc270 <e119279> {e22} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1:3:1:1:1: CCAST 0x55a8ac3cbe60 <e119271> {e22} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:1:1:1:1: CCAST 0x55a8ac469d60 <e136278> {e22} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1: NEGATE 0x55a8ac3cbda0 <e136273> {e22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1: CCAST 0x55a8ac469bc0 <e136269> {e22} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1: AND 0x55a8ac368ff0 <e136264> {e22} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:1: CONST 0x55a8ac368da0 <e107829> {e22} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:2: SHIFTR 0x55a8ac3cbc00 <e119240> {e22} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:2:1: VARREF 0x55a8ac26f9d0 <e119231> {e22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:2:2: CONST 0x55a8ac26fb20 <e119232> {e22} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h1f
    1:2:3:3:2:2:2:3:1:3:1:1:2: CONST 0x55a8ac3cbfe0 <e119272> {e22} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:3:2:2:2:3:1:3:1:2: CCAST 0x55a8ac3cbf20 <e119280> {e22} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:1:2:1: CCAST 0x55a8ac469f00 <e136287> {e22} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:1:2:1:1: VARREF 0x55a8ac270030 <e136282> {e22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:2: OR 0x55a8ac3ccce0 <e119341> {e23} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1:3:2:1: SHIFTL 0x55a8ac3ccb40 <e119337> {e23} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1:3:2:1:1: CCAST 0x55a8ac3cc730 <e119329> {e23} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:2:1:1:1: CCAST 0x55a8ac46a240 <e136305> {e23} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1: NEGATE 0x55a8ac3cc670 <e136300> {e23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1: CCAST 0x55a8ac46a0a0 <e136296> {e23} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1: AND 0x55a8ac369300 <e136291> {e23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:1: CONST 0x55a8ac3690b0 <e107844> {e23} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:2: SHIFTR 0x55a8ac3cc4d0 <e119298> {e23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:2:1: VARREF 0x55a8ac2703d0 <e119289> {e23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:2:2: CONST 0x55a8ac270520 <e119290> {e23} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h1f
    1:2:3:3:2:2:2:3:1:3:2:1:2: CONST 0x55a8ac3cc8b0 <e119330> {e23} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:3:2:2:2:3:1:3:2:2: CCAST 0x55a8ac3cc7f0 <e119338> {e23} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:2:2:1: CCAST 0x55a8ac46a3e0 <e136314> {e23} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:2:2:1:1: VARREF 0x55a8ac270a30 <e136309> {e23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:2: VARREF 0x55a8ac270b80 <e37029> {e46} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: ASSIGN 0x55a8ac270ce0 <e73967> {e71} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: CCAST 0x55a8ac3ccf40 <e119359> {e71} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:1:1: SHIFTR 0x55a8ac3ccda0 <e119356> {e71} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:1:1:1: VARREF 0x55a8ac270e70 <e119347> {e71} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:1:2: CONST 0x55a8ac270fd0 <e119348> {e71} @dt=0x55a8ac36a620@(G/swu32/6)  6'h20
    1:2:3:2: VARREF 0x55a8ac271330 <e37306> {e71} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [LV] => VAR 0x55a8abc17c80 <e36020> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3: ASSIGN 0x55a8ac271490 <e73968> {e72} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: CCAST 0x55a8ac3cd1a0 <e119378> {e72} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:1:1: VARREF 0x55a8ac271620 <e128882> {e72} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2: VARREF 0x55a8ac271ae0 <e37320> {e72} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [LV] => VAR 0x55a8abc17e00 <e36021> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:3: ASSIGNW 0x55a8ac1e4290 <e95520> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac1e4350 <e38559> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CCAST 0x55a8ac46a580 <e136323> {i13} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac1e4410 <e136318> {i13} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55a8abc19300 <e36035> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3:1:2: COND 0x55a8ac1e4530 <e86664> {c421} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:1: CCAST 0x55a8ac46a720 <e136332> {c421} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55a8ac1e45f0 <e136327> {c421} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3:1:2:2: VARREF 0x55a8ac1e4740 <e36353> {c421} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3:1:2:3: VARREF 0x55a8ac1e4860 <e36354> {c421} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x55a8ac1e49b0 <e86710> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1: CCAST 0x55a8ac46a8c0 <e136341> {i13} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55a8ac1e4a70 <e136336> {i13} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:1:3:2: ADD 0x55a8ac1e4b90 <e86681> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:2:1: SHIFTL 0x55a8ac1e4c50 <e128901> {c276} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:2:1:1: VARREF 0x55a8ac1e4d10 <e36211> {c276} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:1:3:2:1:2: CONST 0x55a8ac1e4e60 <e36221> {c276} @dt=0x55a8abad10a0@(G/sw32)  32'sh2
    1:2:3:1:3:2:2: VARREF 0x55a8ac1e5010 <e36757> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3:3: ADD 0x55a8ac1e5130 <e85355> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:3:1: CCAST 0x55a8ac46aa60 <e136350> {c214} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:1:3:3:1:1: CONST 0x55a8ac1e51f0 <e136345> {c214} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:3:3:2: VARREF 0x55a8ac1e53a0 <e53253> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x55a8ac1e54c0 <e38560> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [LV] => VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2: CFUNC 0x55a8ac33e6a0 <e101845> {l36}  _sequent__TOP__5 [STATICU]
    1:2:3: COMMENT 0x55a8ac304780 <e96578> {l30}  ALWAYS
    1:2:3: IF 0x55a8ac0927e0 <e96580> {l35}
    1:2:3:1: VARREF 0x55a8ac092680 <e107935> {l35} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x55a8ac092c60 <e74537> {l36} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: VARREF 0x55a8ac092d20 <e38709> {l36} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3:2:2: VARREF 0x55a8ac2ced20 <e98007> {l36} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [LV] => VAR 0x55a8abc3e920 <e38674> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3: COMMENT 0x55a8ac304860 <e96586> {l30}  ALWAYS
    1:2:3: IF 0x55a8ac091d00 <e96588> {l32}
    1:2:3:1: VARREF 0x55a8ac091ba0 <e107936> {l32} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3:2: ASSIGNDLY 0x55a8ac092180 <e74526> {l33} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: VARREF 0x55a8ac092240 <e38705> {l33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3:2:2: VARREF 0x55a8ac2cee80 <e98013> {l33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [LV] => VAR 0x55a8abc3e7a0 <e38673> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2: CFUNC 0x55a8ac33e930 <e101847> {n50}  _sequent__TOP__6 [STATICU]
    1:2:3: COMMENT 0x55a8ac304d50 <e96612> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b4eb0 <e107942> {n50} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac159740 <e107940> {n50} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac159f20 <e107938> {n50} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac46ac00 <e136359> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0b25f0 <e136354> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac46ada0 <e136368> {n68} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0b88d0 <e136363> {n68} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x55a8abc16180 <e36002> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:3:2: VARREF 0x55a8ac2cf810 <e107941> {n50} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [LV] => VAR 0x55a8abc18e80 <e36032> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3: COMMENT 0x55a8ac3032c0 <e96620> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b4b20 <e107948> {n49} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac15a280 <e107946> {n49} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac15b750 <e107944> {n49} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac46af40 <e136377> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0b2960 <e136372> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac46b0e0 <e136386> {n67} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0b8550 <e136381> {n67} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x55a8ac2cf960 <e107947> {n49} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [LV] => VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3: COMMENT 0x55a8ac3033a0 <e96628> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0c04f0 <e96630> {p47} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac146130 <e89901> {p47} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: CCAST 0x55a8ac46b280 <e136395> {p39} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0be430 <e136390> {p39} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0c05b0 <e89898> {p47} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55a8ac0c2b40 <e89899> {p63} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3:2: VARREF 0x55a8ac2cfac0 <e98067> {p47} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [LV] => VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3: COMMENT 0x55a8ac303480 <e96636> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0bf7b0 <e107955> {p43} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac1774d0 <e107953> {p43} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac177850 <e107951> {p43} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac46b420 <e136404> {p39} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac042ba0 <e136399> {p39} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac46b5c0 <e136413> {p58} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0c1f40 <e136408> {p58} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3:2: VARREF 0x55a8ac2cfc20 <e107954> {p43} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [LV] => VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3: COMMENT 0x55a8ac303560 <e96644> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0c01a0 <e96646> {p46} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac145f80 <e89917> {p46} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: CCAST 0x55a8ac46b760 <e136422> {p39} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0bdd50 <e136417> {p39} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0c0260 <e89914> {p46} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55a8ac0c2840 <e89915> {p62} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3:2: VARREF 0x55a8ac2cfd80 <e98079> {p46} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [LV] => VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3: COMMENT 0x55a8ac303640 <e96652> {p38}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0bf460 <e107962> {p42} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac177bd0 <e107960> {p42} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac1781e0 <e107958> {p42} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac46b900 <e136431> {p39} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8abff4930 <e136426> {p39} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac46baa0 <e136440> {p57} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0c1c40 <e136435> {p57} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3:2: VARREF 0x55a8ac2cfee0 <e107961> {p42} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [LV] => VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3: COMMENT 0x55a8ac303720 <e96660> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a62c0 <e107970> {m64} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac169250 <e107968> {m64} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac1695b0 <e107966> {m64} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: OR 0x55a8ac0a2460 <e107965> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac46bc40 <e136449> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac0a2520 <e136444> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: CCAST 0x55a8ac46bde0 <e136458> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac0a2640 <e136453> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac46bf80 <e136467> {m88} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0ab0f0 <e136462> {m88} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2: VARREF 0x55a8ac2d0850 <e107969> {m64} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_execute [LV] => VAR 0x55a8abc16180 <e36002> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:3: COMMENT 0x55a8ac303800 <e96668> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a5ef0 <e107978> {m63} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac169910 <e107976> {m63} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac169c70 <e107974> {m63} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: OR 0x55a8ac0a29b0 <e107973> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac46c120 <e136476> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac0a2a70 <e136471> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: CCAST 0x55a8ac46c2c0 <e136485> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac0a2b90 <e136480> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac46c460 <e136494> {m87} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0aad70 <e136489> {m87} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2: VARREF 0x55a8ac2d09a0 <e107977> {m63} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [LV] => VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3: COMMENT 0x55a8ac3038e0 <e96676> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b6310 <e96678> {n56} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac1625e0 <e89413> {n56} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: CCAST 0x55a8ac46c600 <e136503> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0b4230 <e136498> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0b63d0 <e89410> {n56} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55a8ac0ba110 <e89411> {n75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x55a8abc17e00 <e36021> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:3:2: VARREF 0x55a8ac2d0b00 <e98139> {n56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [LV] => VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3: COMMENT 0x55a8ac3039c0 <e96684> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b5590 <e107985> {n52} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac160300 <e107983> {n52} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac160660 <e107981> {n52} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac46c7a0 <e136512> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0b3040 <e136507> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac46c940 <e136521> {n70} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0b8fb0 <e136516> {n70} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x55a8abc16900 <e36007> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:3:2: VARREF 0x55a8ac2d0c50 <e107984> {n52} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [LV] => VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3: COMMENT 0x55a8ac303aa0 <e96692> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b5fc0 <e96694> {n55} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac1621f0 <e89429> {n55} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: CCAST 0x55a8ac46cae0 <e136530> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac0b3ec0 <e136525> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac0b6080 <e89426> {n55} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:3: VARREF 0x55a8ac0b9da0 <e89427> {n74} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x55a8abc17c80 <e36020> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3:2: VARREF 0x55a8ac2d0db0 <e98151> {n55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [LV] => VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3: COMMENT 0x55a8ac303b80 <e96700> {n46}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0b5200 <e107992> {n51} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac158400 <e107990> {n51} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac1593e0 <e107988> {n51} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac46cc80 <e136539> {n47} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac0b2280 <e136534> {n47} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac46ce20 <e136548> {n69} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0b8c30 <e136543> {n69} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x55a8abc16780 <e36006> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:3:2: VARREF 0x55a8ac2d0f00 <e107991> {n51} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [LV] => VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3: COMMENT 0x55a8ac303c60 <e96708> {h34}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac072e20 <e108027> {h37} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1: COND 0x55a8ac072ee0 <e108025> {h37} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:1: AND 0x55a8ac072fa0 <e108001> {h36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55a8ac073060 <e107999> {h36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55a8ac073120 <e107995> {h36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55a8ac0731e0 <e107993> {h36} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: CCAST 0x55a8ac46cfc0 <e136557> {h36} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55a8ac073350 <e136552> {h36} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:1:1:2: EQ 0x55a8ac073470 <e107998> {h36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55a8ac46d160 <e136566> {h36} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55a8ac073530 <e136561> {h36} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:1:1:2:2: CCAST 0x55a8ac46d300 <e136575> {h36} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55a8ac073680 <e136570> {h36} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55a8ac46d4a0 <e136584> {h36} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac0737e0 <e136579> {h36} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x55a8ac073940 <e108002> {h37} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h2
    1:2:3:1:3: COND 0x55a8ac073ab0 <e108024> {h39} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:3:1: AND 0x55a8ac073b70 <e108005> {h38} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:1:1: CCAST 0x55a8ac46d640 <e136593> {h38} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:1:1: VARREF 0x55a8ac073c30 <e136588> {h38} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:1:2: CCAST 0x55a8ac46d7e0 <e136602> {h38} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55a8ac073d80 <e136597> {h38} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3:1:3:2: CONST 0x55a8ac073ee0 <e108006> {h39} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h4
    1:2:3:1:3:3: COND 0x55a8ac074050 <e108023> {h41} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:3:3:1: AND 0x55a8ac074110 <e108015> {h40} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1: AND 0x55a8ac0741d0 <e108013> {h40} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1:1: NEQ 0x55a8ac074290 <e108009> {h40} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1:1:1: CONST 0x55a8ac074350 <e108007> {h40} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:3:3:1:1:1:2: CCAST 0x55a8ac46d980 <e136611> {h40} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:1:2:1: VARREF 0x55a8ac0744c0 <e136606> {h40} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:3:3:1:1:2: EQ 0x55a8ac074610 <e108012> {h40} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1:2:1: CCAST 0x55a8ac46db20 <e136620> {h40} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:1:1: VARREF 0x55a8ac0746d0 <e136615> {h40} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3:1:3:3:1:1:2:2: CCAST 0x55a8ac46dcc0 <e136629> {h40} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:2:1: VARREF 0x55a8ac074820 <e136624> {h40} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:3:1:2: CCAST 0x55a8ac46de60 <e136638> {h40} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55a8ac074980 <e136633> {h40} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:1:3:3:2: CONST 0x55a8ac074ae0 <e108016> {h41} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h1
    1:2:3:1:3:3:3: COND 0x55a8ac074c50 <e108022> {h43} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:3:3:3:1: AND 0x55a8ac074d10 <e108019> {h42} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:3:1:1: CCAST 0x55a8ac46e000 <e136647> {h42} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:1:1: VARREF 0x55a8ac074dd0 <e136642> {h42} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:3:3:1:2: CCAST 0x55a8ac46e1a0 <e136656> {h42} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:2:1: VARREF 0x55a8ac074f20 <e136651> {h42} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3:1:3:3:3:2: CONST 0x55a8ac075080 <e108020> {h43} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h3
    1:2:3:1:3:3:3:3: CONST 0x55a8ac0751f0 <e108021> {h45} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h0
    1:2:3:2: VARREF 0x55a8ac075360 <e108026> {h37} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3: COMMENT 0x55a8ac303d40 <e96716> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a7180 <e108035> {m68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac151870 <e108033> {m68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac15c170 <e108031> {m68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: OR 0x55a8ac0a45e0 <e108030> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac46e340 <e136665> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac0a46a0 <e136660> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: CCAST 0x55a8ac46e4e0 <e136674> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac0a4800 <e136669> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac46e680 <e136683> {m92} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0abeb0 <e136678> {m92} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2: VARREF 0x55a8ac2d1320 <e108034> {m68} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_execute [LV] => VAR 0x55a8abc16900 <e36007> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:3: COMMENT 0x55a8ac328b30 <e96724> {h34}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac0754b0 <e108070> {h49} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1: COND 0x55a8ac075570 <e108068> {h49} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:1: AND 0x55a8ac075630 <e108044> {h48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55a8ac0756f0 <e108042> {h48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55a8ac0757b0 <e108038> {h48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55a8ac075870 <e108036> {h48} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: CCAST 0x55a8ac46e820 <e136692> {h48} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:1:2:1: VARREF 0x55a8ac0759e0 <e136687> {h48} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:1:2: EQ 0x55a8ac075b30 <e108041> {h48} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:2:1: CCAST 0x55a8ac46e9c0 <e136701> {h48} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1:1: VARREF 0x55a8ac075bf0 <e136696> {h48} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:1:2:2: CCAST 0x55a8ac46eb60 <e136710> {h48} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55a8ac075d40 <e136705> {h48} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55a8ac46ed00 <e136719> {h48} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac075ea0 <e136714> {h48} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: CONST 0x55a8ac076000 <e108045> {h49} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h2
    1:2:3:1:3: COND 0x55a8ac076170 <e108067> {h51} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:3:1: AND 0x55a8ac076230 <e108048> {h50} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:1:1: CCAST 0x55a8ac46eea0 <e136728> {h50} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:1:1: VARREF 0x55a8ac0762f0 <e136723> {h50} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:1:2: CCAST 0x55a8ac46f040 <e136737> {h50} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55a8ac076440 <e136732> {h50} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3:1:3:2: CONST 0x55a8ac0765a0 <e108049> {h51} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h4
    1:2:3:1:3:3: COND 0x55a8ac076710 <e108066> {h53} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:3:3:1: AND 0x55a8ac0767d0 <e108058> {h52} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1: AND 0x55a8ac076890 <e108056> {h52} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1:1: NEQ 0x55a8ac076950 <e108052> {h52} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1:1:1: CONST 0x55a8ac076a10 <e108050> {h52} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:3:3:1:1:1:2: CCAST 0x55a8ac46f1e0 <e136746> {h52} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:1:2:1: VARREF 0x55a8ac076b80 <e136741> {h52} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:3:3:1:1:2: EQ 0x55a8ac076cd0 <e108055> {h52} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:1:1:2:1: CCAST 0x55a8ac46f380 <e136755> {h52} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:1:1: VARREF 0x55a8ac076d90 <e136750> {h52} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:3:3:1:1:2:2: CCAST 0x55a8ac46f520 <e136764> {h52} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:3:3:1:1:2:2:1: VARREF 0x55a8ac076ee0 <e136759> {h52} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3:1:3:3:1:2: CCAST 0x55a8ac46f6c0 <e136773> {h52} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55a8ac077040 <e136768> {h52} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3:1:3:3:2: CONST 0x55a8ac0771a0 <e108059> {h53} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h1
    1:2:3:1:3:3:3: COND 0x55a8ac077310 <e108065> {h55} @dt=0x55a8ac33cba0@(G/wu32/3)
    1:2:3:1:3:3:3:1: AND 0x55a8ac0773d0 <e108062> {h54} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:3:3:3:1:1: CCAST 0x55a8ac46f860 <e136782> {h54} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:1:1: VARREF 0x55a8ac077490 <e136777> {h54} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3:1:3:3:3:1:2: CCAST 0x55a8ac46fa00 <e136791> {h54} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:3:1:2:1: VARREF 0x55a8ac0775e0 <e136786> {h54} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3:1:3:3:3:2: CONST 0x55a8ac077740 <e108063> {h55} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h3
    1:2:3:1:3:3:3:3: CONST 0x55a8ac0778b0 <e108064> {h57} @dt=0x55a8ac33cba0@(G/wu32/3)  3'h0
    1:2:3:2: VARREF 0x55a8ac077a20 <e108069> {h49} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3: COMMENT 0x55a8ac328c10 <e96732> {m60}  ALWAYS
    1:2:3: ASSIGNDLY 0x55a8ac0a6db0 <e108078> {m67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac13b290 <e108076> {m67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac150900 <e108074> {m67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: OR 0x55a8ac0a4030 <e108073> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac46fba0 <e136800> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac0a40f0 <e136795> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3:1:1:1:2: CCAST 0x55a8ac46fd40 <e136809> {m61} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac0a4250 <e136804> {m61} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CCAST 0x55a8ac46fee0 <e136818> {m91} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac0abb30 <e136813> {m91} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2: VARREF 0x55a8ac2d1480 <e108077> {m67} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_execute [LV] => VAR 0x55a8abc16780 <e36006> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2: CFUNC 0x55a8ac33ecb0 <e101849> {c502}  _multiclk__TOP__7 [STATICU]
    1:2:3: COMMENT 0x55a8ac305980 <e96772> {c502}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac3cdc40 <e119419> {c503} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: AND 0x55a8ac3cd690 <e128924> {c503} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac3cd400 <e119391> {c503} @dt=0x55a8ab701890@(G/w32)  32'hfffffffc
    1:2:3:1:2: VARREF 0x55a8ac3cd2e0 <e119392> {c503} @dt=0x55a8ab701890@(G/w32)  address [RV] <- VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3:2: VARREF 0x55a8abfd84d0 <e119414> {c503} @dt=0x55a8ab701890@(G/w32)  address [LV] => VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: ASSIGN 0x55a8ac3ce9a0 <e119495> {c574} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: OR 0x55a8ac3ce8e0 <e119489> {c574} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: AND 0x55a8ac3ce3f0 <e119485> {c574} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1:1: CONST 0x55a8ac3ce160 <e119467> {c574} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:1:2: VARREF 0x55a8ac3ce040 <e119468> {c574} @dt=0x55a8ab701890@(G/w32)  address [RV] <- VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3:1:2: AND 0x55a8ac36a950 <e128939> {c574} @dt=0x55a8abd58430@(G/wu32/30)
    1:2:3:1:2:1: CONST 0x55a8ac41c9c0 <e128947> {c574} @dt=0x55a8ab701890@(G/w32)  32'hfffffffc
    1:2:3:1:2:2: SHIFTL 0x55a8ac41c750 <e128938> {c574} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:1: COND 0x55a8ac0be990 <e128935> {c574} @dt=0x55a8abd58430@(G/wu32/30)
    1:2:3:1:2:2:1:1: CCAST 0x55a8ac470080 <e136827> {c504} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x55a8abfd8ad0 <e136822> {c504} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3:1:2:2:1:2: SHIFTR 0x55a8ac3cdd00 <e119438> {c574} @dt=0x55a8abd58430@(G/wu32/30)
    1:2:3:1:2:2:1:2:1: VARREF 0x55a8ac19ae20 <e119429> {c574} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:1:2:2: CONST 0x55a8abfea9b0 <e119430> {c574} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h2
    1:2:3:1:2:2:1:3: SHIFTR 0x55a8ac3cdea0 <e119454> {c506} @dt=0x55a8abd58430@(G/wu32/30)
    1:2:3:1:2:2:1:3:1: VARREF 0x55a8ac14c910 <e119445> {c506} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:1:2:2:1:3:2: CONST 0x55a8abfeb8d0 <e119446> {c506} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h2
    1:2:3:1:2:2:2: CONST 0x55a8ac3ce4b0 <e128936> {c574} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2: VARREF 0x55a8abfeade0 <e119490> {c574} @dt=0x55a8ab701890@(G/w32)  address [LV] => VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: COMMENT 0x55a8ac305a60 <e96780> {c502}  ALWAYS
    1:2:3: ASSIGN 0x55a8abfd9420 <e108685> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1: COND 0x55a8ac1656c0 <e108683> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:1: CCAST 0x55a8ac470220 <e136836> {c504} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8abfd9210 <e136831> {c504} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3:1:2: COND 0x55a8abfd94e0 <e108681> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:1: AND 0x55a8ac420120 <e129379> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:1:1: CONST 0x55a8ac41fe90 <e129371> {c509} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:1:2:1:2: CCAST 0x55a8ac4703c0 <e136845> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55a8abfd9670 <e136840> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2: COND 0x55a8abfd9ad0 <e108666> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:1: AND 0x55a8ac41fcf0 <e129357> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:1:1: CONST 0x55a8ac41fa60 <e129349> {c509} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:1:2:2:1:2: CCAST 0x55a8ac470560 <e136854> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:1:2:1: VARREF 0x55a8abfd9c60 <e136849> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:2: CONST 0x55a8abfda0e0 <e108110> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3: COND 0x55a8abfda290 <e108652> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:1: AND 0x55a8ac41f8c0 <e129335> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:1:1: CONST 0x55a8ac41f630 <e129327> {c509} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:1:2:2:3:1:2: CCAST 0x55a8ac470700 <e136863> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:3:1:2:1: VARREF 0x55a8abfda420 <e136858> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:2: COND 0x55a8abfda8a0 <e108250> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:1: AND 0x55a8ac41d740 <e129047> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:2:1:1: CONST 0x55a8ac41d4b0 <e129039> {c509} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:2:2:3:2:1:2: CCAST 0x55a8ac4708a0 <e136872> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:3:2:1:2:1: VARREF 0x55a8abfdaa30 <e136867> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:2:2: CONST 0x55a8abfdaeb0 <e108115> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:2:3: COND 0x55a8abfdb060 <e108236> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:1: AND 0x55a8ac41d310 <e129025> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:2:3:1:1: CONST 0x55a8ac41d080 <e129017> {c509} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:2:3:1:2: CCAST 0x55a8ac470a40 <e136881> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:3:2:3:1:2:1: VARREF 0x55a8abfdb1f0 <e136876> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:2:3:2: CONST 0x55a8abfdb670 <e108118> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:2:3:3: COND 0x55a8abfdb820 <e108222> {c566} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:3:1: AND 0x55a8ac36bbb0 <e108221> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:2:3:3:1:1: CONST 0x55a8ac36b960 <e108217> {c509} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:2:3:3:1:2: CCAST 0x55a8ac470be0 <e136891> {c509} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:3:2:3:3:1:2:1: VARREF 0x55a8abfdb9b0 <e136885> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:2:3:3:2: COND 0x55a8abfdbe30 <e108159> {c566} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:3:2:1: EQ 0x55a8abfdbef0 <e108124> {c566} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:2:3:3:2:1:1: CONST 0x55a8abfdbfb0 <e108121> {c566} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:1:2:2:3:2:3:3:2:1:2: AND 0x55a8ac36ac60 <e108137> {c565} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:2:2:3:2:3:3:2:1:2:1: CONST 0x55a8ac36aa10 <e108133> {c565} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:2:2:3:2:3:3:2:1:2:2: VARREF 0x55a8ac19af70 <e128962> {c565} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:2:3:3:2:2: CONST 0x55a8abfdc6b0 <e108138> {c566} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h3
    1:2:3:1:2:2:3:2:3:3:2:3: COND 0x55a8abfdc860 <e108158> {c567} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:3:2:3:1: EQ 0x55a8abfdc920 <e108142> {c567} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:2:3:3:2:3:1:1: CONST 0x55a8abfdc9e0 <e108139> {c567} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:1:2:2:3:2:3:3:2:3:1:2: AND 0x55a8ac36af70 <e108155> {c565} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:2:2:3:2:3:3:2:3:1:2:1: CONST 0x55a8ac36ad20 <e108151> {c565} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:2:2:3:2:3:3:2:3:1:2:2: VARREF 0x55a8ac19b0c0 <e128969> {c565} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:2:3:3:2:3:2: CONST 0x55a8abfdd0e0 <e108156> {c567} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hc
    1:2:3:1:2:2:3:2:3:3:2:3:3: CONST 0x55a8abfdd290 <e108157> {c568} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:2:3:3:3: COND 0x55a8abfdd440 <e108208> {c561} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:3:3:1: AND 0x55a8ac41cee0 <e129003> {c557} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:2:3:3:3:1:1: CONST 0x55a8ac41cc50 <e128995> {c557} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:2:3:3:3:1:2: VARREF 0x55a8ac19b210 <e128996> {c557} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:2:3:3:3:2: COND 0x55a8abfdda50 <e108177> {c561} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:3:3:2:1: AND 0x55a8ac36b280 <e108176> {c557} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:2:3:3:3:2:1:1: CONST 0x55a8ac36b030 <e108172> {c557} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:2:3:3:3:2:1:2: VARREF 0x55a8ac19b360 <e128976> {c557} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:2:3:3:3:2:2: CONST 0x55a8abfde060 <e108162> {c561} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h8
    1:2:3:1:2:2:3:2:3:3:3:2:3: CONST 0x55a8abfde210 <e108163> {c560} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h4
    1:2:3:1:2:2:3:2:3:3:3:3: COND 0x55a8abfde3c0 <e108194> {c559} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:2:3:3:3:3:1: AND 0x55a8ac36b590 <e108193> {c557} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:2:3:3:3:3:1:1: CONST 0x55a8ac36b340 <e108189> {c557} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:2:3:3:3:3:1:2: VARREF 0x55a8ac14a540 <e128983> {c557} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:2:3:3:3:3:2: CONST 0x55a8abfde9d0 <e108179> {c559} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h2
    1:2:3:1:2:2:3:2:3:3:3:3:3: CONST 0x55a8abfdeb80 <e108180> {c558} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h1
    1:2:3:1:2:2:3:3: COND 0x55a8abfded30 <e108638> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:1: AND 0x55a8ac41f490 <e129313> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:1:1: CONST 0x55a8ac41f200 <e129305> {c509} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:2:2:3:3:1:2: CCAST 0x55a8ac470d80 <e136900> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:3:3:1:2:1: VARREF 0x55a8abfdeec0 <e136895> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:2: COND 0x55a8abfdf340 <e108438> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:1: AND 0x55a8ac41e3d0 <e129169> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:2:1:1: CONST 0x55a8ac41e140 <e129161> {c509} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:3:2:1:2: CCAST 0x55a8ac470f20 <e136909> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:3:3:2:1:2:1: VARREF 0x55a8abfdf4d0 <e136904> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:2:2: COND 0x55a8abfdf950 <e108320> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:2:1: AND 0x55a8ac36ce10 <e108319> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:2:1:1: CONST 0x55a8ac36cbc0 <e108315> {c509} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:2:2:1:2: CCAST 0x55a8ac4710c0 <e136919> {c509} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:3:3:2:2:1:2:1: VARREF 0x55a8abfdfae0 <e136913> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:2:2:2: CONST 0x55a8abfdff60 <e108257> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:3:2:2:3: COND 0x55a8abfe0110 <e108306> {c553} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:2:3:1: AND 0x55a8ac41db70 <e129090> {c549} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:2:2:3:1:1: CONST 0x55a8ac41d8e0 <e129082> {c549} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:3:2:2:3:1:2: VARREF 0x55a8ac14a690 <e129083> {c549} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:2:3:2: COND 0x55a8abfe0720 <e108275> {c553} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:2:3:2:1: AND 0x55a8ac36c4e0 <e108274> {c549} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:2:3:2:1:1: CONST 0x55a8ac36c290 <e108270> {c549} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:2:2:3:2:1:2: VARREF 0x55a8ac14a7e0 <e129063> {c549} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:2:3:2:2: CONST 0x55a8abfe1360 <e108260> {c553} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h8
    1:2:3:1:2:2:3:3:2:2:3:2:3: CONST 0x55a8abfe14d0 <e108261> {c552} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hc
    1:2:3:1:2:2:3:3:2:2:3:3: COND 0x55a8abfe0b80 <e108292> {c551} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:2:3:3:1: AND 0x55a8ac36c7f0 <e108291> {c549} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:2:3:3:1:1: CONST 0x55a8ac36c5a0 <e108287> {c549} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:2:2:3:3:1:2: VARREF 0x55a8ac14a930 <e129070> {c549} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:2:3:3:2: CONST 0x55a8abfe1b10 <e108277> {c551} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'he
    1:2:3:1:2:2:3:3:2:2:3:3:3: CONST 0x55a8abfe1c80 <e108278> {c550} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:3:2:3: COND 0x55a8abfe1df0 <e108424> {c535} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:3:1: AND 0x55a8ac36e070 <e108423> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:3:1:1: CONST 0x55a8ac36de20 <e108419> {c509} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:2:3:1:2: CCAST 0x55a8ac471260 <e136929> {c509} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:3:3:2:3:1:2:1: VARREF 0x55a8abfe1f80 <e136923> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:2:3:2: COND 0x55a8abfe2380 <e108361> {c535} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:3:2:1: EQ 0x55a8abfe2440 <e108326> {c535} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:3:2:1:1: CONST 0x55a8abfe2500 <e108323> {c535} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:1:2:2:3:3:2:3:2:1:2: AND 0x55a8ac36d120 <e108339> {c534} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:2:2:3:3:2:3:2:1:2:1: CONST 0x55a8ac36ced0 <e108335> {c534} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:2:2:3:3:2:3:2:1:2:2: VARREF 0x55a8ac14aa80 <e129106> {c534} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:3:2:2: CONST 0x55a8abfe2b40 <e108340> {c535} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h3
    1:2:3:1:2:2:3:3:2:3:2:3: COND 0x55a8abfe2cb0 <e108360> {c536} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:3:2:3:1: EQ 0x55a8abfe2d70 <e108344> {c536} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:3:2:3:1:1: CONST 0x55a8abfe2e30 <e108341> {c536} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:1:2:2:3:3:2:3:2:3:1:2: AND 0x55a8ac36d430 <e108357> {c534} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:2:2:3:3:2:3:2:3:1:2:1: CONST 0x55a8ac36d1e0 <e108353> {c534} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:2:2:3:3:2:3:2:3:1:2:2: VARREF 0x55a8ac14abd0 <e129113> {c534} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:3:2:3:2: CONST 0x55a8abfe3470 <e108358> {c536} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hc
    1:2:3:1:2:2:3:3:2:3:2:3:3: CONST 0x55a8abfe35e0 <e108359> {c537} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:3:2:3:3: COND 0x55a8abfe3750 <e108410> {c523} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:3:3:1: AND 0x55a8ac41dfa0 <e129147> {c519} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:2:3:3:1:1: CONST 0x55a8ac41dd10 <e129139> {c519} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:3:2:3:3:1:2: VARREF 0x55a8ac14ad20 <e129140> {c519} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:3:3:2: COND 0x55a8abfe3ce0 <e108379> {c523} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:3:3:2:1: AND 0x55a8ac36d740 <e108378> {c519} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:3:3:2:1:1: CONST 0x55a8ac36d4f0 <e108374> {c519} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:2:3:3:2:1:2: VARREF 0x55a8ac14ae70 <e129120> {c519} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:3:3:2:2: CONST 0x55a8abfe4270 <e108364> {c523} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h8
    1:2:3:1:2:2:3:3:2:3:3:2:3: CONST 0x55a8abfe43e0 <e108365> {c522} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h4
    1:2:3:1:2:2:3:3:2:3:3:3: COND 0x55a8abfe4550 <e108396> {c521} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:2:3:3:3:1: AND 0x55a8ac36da50 <e108395> {c519} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:2:3:3:3:1:1: CONST 0x55a8ac36d800 <e108391> {c519} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:2:3:3:3:1:2: VARREF 0x55a8ac14afc0 <e129127> {c519} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:2:3:3:3:2: CONST 0x55a8abfe4ae0 <e108381> {c521} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h2
    1:2:3:1:2:2:3:3:2:3:3:3:3: CONST 0x55a8abfe4c50 <e108382> {c520} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h1
    1:2:3:1:2:2:3:3:3: COND 0x55a8abfe4dc0 <e108624> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:1: AND 0x55a8ac41f060 <e129291> {c509} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:3:1:1: CONST 0x55a8ac41edd0 <e129283> {c509} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:3:3:1:2: CCAST 0x55a8ac471400 <e136938> {c509} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:2:3:3:3:1:2:1: VARREF 0x55a8abfe4f50 <e136933> {c509} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:3:2: COND 0x55a8abfe5350 <e108506> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:2:1: AND 0x55a8ac36efc0 <e108505> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:2:1:1: CONST 0x55a8ac36ed70 <e108501> {c509} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:3:2:1:2: CCAST 0x55a8ac4715a0 <e136948> {c509} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:3:3:3:2:1:2:1: VARREF 0x55a8abfe54e0 <e136942> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:3:2:2: CONST 0x55a8abfe58e0 <e108443> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:3:3:2:3: COND 0x55a8abfe5a50 <e108492> {c545} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:2:3:1: AND 0x55a8ac41e800 <e129212> {c541} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:3:2:3:1:1: CONST 0x55a8ac41e570 <e129204> {c541} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:3:3:2:3:1:2: VARREF 0x55a8ac14b110 <e129205> {c541} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:2:3:2: COND 0x55a8abfe5fe0 <e108461> {c545} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:2:3:2:1: AND 0x55a8ac36e690 <e108460> {c541} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:2:3:2:1:1: CONST 0x55a8ac36e440 <e108456> {c541} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:3:2:3:2:1:2: VARREF 0x55a8ac14b260 <e129185> {c541} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:2:3:2:2: CONST 0x55a8abfe6570 <e108446> {c545} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:3:3:2:3:2:3: CONST 0x55a8abfe66e0 <e108447> {c544} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h7
    1:2:3:1:2:2:3:3:3:2:3:3: COND 0x55a8abfe6850 <e108478> {c543} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:2:3:3:1: AND 0x55a8ac36e9a0 <e108477> {c541} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:2:3:3:1:1: CONST 0x55a8ac36e750 <e108473> {c541} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:3:2:3:3:1:2: VARREF 0x55a8ac14b3b0 <e129192> {c541} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:2:3:3:2: CONST 0x55a8abfe6de0 <e108463> {c543} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h3
    1:2:3:1:2:2:3:3:3:2:3:3:3: CONST 0x55a8abfe6f50 <e108464> {c542} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h1
    1:2:3:1:2:2:3:3:3:3: COND 0x55a8abfe70c0 <e108610> {c528} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:3:1: AND 0x55a8ac370220 <e108609> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:3:1:1: CONST 0x55a8ac36ffd0 <e108605> {c509} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:3:3:1:2: CCAST 0x55a8ac471740 <e136958> {c509} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:3:3:3:3:1:2:1: VARREF 0x55a8abfe7250 <e136952> {c509} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3:1:2:2:3:3:3:3:2: COND 0x55a8abfe7650 <e108547> {c528} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:3:2:1: EQ 0x55a8abfe7710 <e108512> {c528} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:3:2:1:1: CONST 0x55a8abfe77d0 <e108509> {c528} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:1:2:2:3:3:3:3:2:1:2: AND 0x55a8ac36f2d0 <e108525> {c527} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:2:2:3:3:3:3:2:1:2:1: CONST 0x55a8ac36f080 <e108521> {c527} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:2:2:3:3:3:3:2:1:2:2: VARREF 0x55a8ac14b500 <e129228> {c527} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:3:2:2: CONST 0x55a8abfe7e10 <e108526> {c528} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h3
    1:2:3:1:2:2:3:3:3:3:2:3: COND 0x55a8abfe7f80 <e108546> {c529} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:3:2:3:1: EQ 0x55a8abfe8040 <e108530> {c529} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:3:2:3:1:1: CONST 0x55a8abfe8100 <e108527> {c529} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:1:2:2:3:3:3:3:2:3:1:2: AND 0x55a8ac36f5e0 <e108543> {c527} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:1:2:2:3:3:3:3:2:3:1:2:1: CONST 0x55a8ac36f390 <e108539> {c527} @dt=0x55a8ab701890@(G/w32)  32'h3
    1:2:3:1:2:2:3:3:3:3:2:3:1:2:2: VARREF 0x55a8ac14b650 <e129235> {c527} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:3:2:3:2: CONST 0x55a8abfe8740 <e108544> {c529} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hc
    1:2:3:1:2:2:3:3:3:3:2:3:3: CONST 0x55a8abfe88d0 <e108545> {c530} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:2:2:3:3:3:3:3: COND 0x55a8abfe8a80 <e108596> {c515} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:3:3:1: AND 0x55a8ac41ec30 <e129269> {c511} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:2:3:3:3:3:3:1:1: CONST 0x55a8ac41e9a0 <e129261> {c511} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:2:3:3:3:3:3:1:2: VARREF 0x55a8ac14b7a0 <e129262> {c511} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:3:3:2: COND 0x55a8abfe90c0 <e108565> {c515} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:3:3:2:1: AND 0x55a8ac36f8f0 <e108564> {c511} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:3:3:2:1:1: CONST 0x55a8ac36f6a0 <e108560> {c511} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:3:3:3:2:1:2: VARREF 0x55a8ac14b8f0 <e129242> {c511} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:3:3:2:2: CONST 0x55a8abfe9700 <e108550> {c515} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h8
    1:2:3:1:2:2:3:3:3:3:3:2:3: CONST 0x55a8abfe98b0 <e108551> {c514} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h4
    1:2:3:1:2:2:3:3:3:3:3:3: COND 0x55a8abfe9a60 <e108582> {c513} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:1:2:2:3:3:3:3:3:3:1: AND 0x55a8ac36fc00 <e108581> {c511} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:2:3:3:3:3:3:3:1:1: CONST 0x55a8ac36f9b0 <e108577> {c511} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:2:3:3:3:3:3:3:1:2: VARREF 0x55a8ac14ba40 <e129249> {c511} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:2:2:3:3:3:3:3:3:2: CONST 0x55a8abfea0a0 <e108567> {c513} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h2
    1:2:3:1:2:2:3:3:3:3:3:3:3: CONST 0x55a8abfea250 <e108568> {c512} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'h1
    1:2:3:1:2:3: CONST 0x55a8abfea400 <e108667> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:1:3: CONST 0x55a8abfeb320 <e108682> {c505} @dt=0x55a8ac33c8c0@(G/wu32/4)  4'hf
    1:2:3:2: VARREF 0x55a8abfea5b0 <e108684> {c572} @dt=0x55a8ac33c8c0@(G/wu32/4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2: CFUNC 0x55a8ac33f030 <e101851> {r11}  _combo__TOP__8 [STATICU]
    1:2:3: COMMENT 0x55a8ac327ef0 <e96832> {r11}  ALWAYS
    1:2:3: IF 0x55a8ac045bd0 <e96834> {r12}
    1:2:3:1: VARREF 0x55a8ac045ab0 <e108686> {r12} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: ASSIGN 0x55a8ac047140 <e74039> {r13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CONST 0x55a8ac047200 <e39489> {r13} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:2:2: VARREF 0x55a8ac047370 <e39490> {r13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [LV] => VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3:3: IF 0x55a8ac0499c0 <e74064> {r15}
    1:2:3:3:1: AND 0x55a8ac42c0f0 <e130637> {r15} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:1:1: CONST 0x55a8ac42be60 <e130629> {r15} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:3:1:2: CCAST 0x55a8ac4718e0 <e136967> {r15} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55a8ac049510 <e136962> {r15} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2: IF 0x55a8ac04f0e0 <e74119> {r15}
    1:2:3:3:2:1: AND 0x55a8ac42bcc0 <e130615> {r15} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55a8ac42ba30 <e130607> {r15} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:2:1:2: CCAST 0x55a8ac471a80 <e136976> {r15} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55a8ac04ec60 <e136971> {r15} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:2: ASSIGN 0x55a8ac04f9c0 <e74125> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:1: VARREF 0x55a8ac04fa80 <e39927> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:2:2: VARREF 0x55a8ac04fbd0 <e39928> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3: IF 0x55a8ac052c10 <e74155> {r15}
    1:2:3:3:2:3:1: AND 0x55a8ac42b890 <e130593> {r15} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:1:1: CONST 0x55a8ac42b600 <e130585> {r15} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:1:2: CCAST 0x55a8ac471c20 <e136985> {r15} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:3:1:2:1: VARREF 0x55a8ac052760 <e136980> {r15} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:2: ASSIGN 0x55a8ac0534c0 <e74161> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:2:1: VARREF 0x55a8ac053580 <e39927> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:2:2: VARREF 0x55a8ac0536d0 <e39928> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3: IF 0x55a8ac055730 <e74181> {r15}
    1:2:3:3:2:3:3:1: AND 0x55a8ac42b460 <e130571> {r15} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:1:1: CONST 0x55a8ac42b1d0 <e130563> {r15} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:1:2: CCAST 0x55a8ac471dc0 <e136994> {r15} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:3:3:1:2:1: VARREF 0x55a8ac0552a0 <e136989> {r15} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2: IF 0x55a8ac057ed0 <e74206> {r15}
    1:2:3:3:2:3:3:2:1: AND 0x55a8ac426170 <e130015> {r15} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:1:1: CONST 0x55a8ac425ee0 <e130007> {r15} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:1:2: CCAST 0x55a8ac471f60 <e137003> {r15} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:3:3:2:1:2:1: VARREF 0x55a8ac057a20 <e136998> {r15} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2:2: ASSIGN 0x55a8ac057ff0 <e74207> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1: COND 0x55a8ac0580b0 <e71827> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:1: AND 0x55a8ac373c50 <e108906> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:1:1: CONST 0x55a8ac373a00 <e108902> {r15} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:1:2: CCAST 0x55a8ac472100 <e137013> {r15} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:1:2:1: VARREF 0x55a8ac058240 <e137007> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2:2:1:2: VARREF 0x55a8ac0586d0 <e71824> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3: COND 0x55a8ac058820 <e71825> {r53} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:1: AND 0x55a8ac423c70 <e129759> {r52} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:1:1: CONST 0x55a8ac4239e0 <e129751> {r52} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:3:2:2:1:3:1:2: CCAST 0x55a8ac4722a0 <e137022> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:1:2:1: VARREF 0x55a8ac0589b0 <e137017> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2: COND 0x55a8ac058e60 <e71808> {r53} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:1: AND 0x55a8ac423840 <e129737> {r52} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:1:1: CONST 0x55a8ac4235b0 <e129729> {r52} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:2:2:1:3:2:1:2: CCAST 0x55a8ac472440 <e137031> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:1:2:1: VARREF 0x55a8ac058ff0 <e137026> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2: COND 0x55a8ac0594a0 <e71792> {r53} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:1: AND 0x55a8ac4221b0 <e129598> {r52} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:1:1: CONST 0x55a8ac421f60 <e129590> {r52} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:2:1:3:2:2:1:2: CCAST 0x55a8ac4725e0 <e137040> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:2:1:2:1: VARREF 0x55a8ac059630 <e137035> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2: COND 0x55a8ac059ae0 <e71730> {r53} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1: AND 0x55a8ac371aa0 <e108749> {r52} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1:1: CONST 0x55a8ac371850 <e108745> {r52} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1:2: CCAST 0x55a8ac472780 <e137050> {r52} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:1:2:1: VARREF 0x55a8ac059c70 <e137044> {r52} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:2: VARREF 0x55a8abff3fd0 <e71691> {r53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3: OR 0x55a8ac3d3910 <e120282> {r54} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:1: AND 0x55a8ac371480 <e129410> {r54} @dt=0x55a8ac331a00@(G/wu32/8)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:1:1: CONST 0x55a8ac420ee0 <e129482> {r54} @dt=0x55a8ab701890@(G/w32)  32'hff000000
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:1:2: VARREF 0x55a8ac043870 <e129472> {r54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2: AND 0x55a8ac371790 <e120279> {r54} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:1: CONST 0x55a8ac371540 <e108732> {r54} @dt=0x55a8ab701890@(G/w32)  32'hffffff
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:2: SHIFTR 0x55a8ac3d3380 <e120257> {r54} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:2:1: VARREF 0x55a8ac042480 <e120248> {r54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:2:3:2:2:2: CONST 0x55a8ac0425d0 <e120249> {r54} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h8
    1:2:3:3:2:3:3:2:2:1:3:2:2:3: COND 0x55a8abff41b0 <e71731> {r57} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1: AND 0x55a8ac3723d0 <e108794> {r52} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1:1: CONST 0x55a8ac372180 <e108790> {r52} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1:2: CCAST 0x55a8ac472920 <e137060> {r52} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:1:2:1: VARREF 0x55a8ac059f70 <e137054> {r52} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:2: VARREF 0x55a8ac05a370 <e71714> {r57} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3: OR 0x55a8ac3d42a0 <e120355> {r55} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:1: AND 0x55a8ac371db0 <e129505> {r55} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:1:1: CONST 0x55a8ac421d10 <e129577> {r55} @dt=0x55a8ab701890@(G/w32)  32'hffff0000
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:1:2: VARREF 0x55a8ac05a490 <e129567> {r55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2: AND 0x55a8ac3720c0 <e120352> {r55} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:1: CONST 0x55a8ac371e70 <e108777> {r55} @dt=0x55a8ab701890@(G/w32)  32'hffff
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:2: SHIFTR 0x55a8ac3d3d10 <e120330> {r55} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:2:1: VARREF 0x55a8ac05a890 <e120321> {r55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:2:3:3:2:2:2: CONST 0x55a8ac05a9b0 <e120322> {r55} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:3:2:3:3:2:2:1:3:2:3: COND 0x55a8abfee700 <e71793> {r57} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:1: AND 0x55a8ac423410 <e129715> {r52} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:1:1: CONST 0x55a8ac4231c0 <e129707> {r52} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:2:1:3:2:3:1:2: CCAST 0x55a8ac472ac0 <e137069> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:3:1:2:1: VARREF 0x55a8ac05ad60 <e137064> {r52} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:2: VARREF 0x55a8ac05b160 <e71776> {r57} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3: COND 0x55a8abff3eb0 <e71777> {r57} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1: AND 0x55a8ac373010 <e108854> {r52} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1:1: CONST 0x55a8ac372dc0 <e108850> {r52} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1:2: CCAST 0x55a8ac472c60 <e137079> {r52} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:1:2:1: VARREF 0x55a8ac05b350 <e137073> {r52} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:2: VARREF 0x55a8ac05b750 <e71760> {r57} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3: OR 0x55a8ac3d4e10 <e120445> {r56} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:1: AND 0x55a8ac3729f0 <e129622> {r56} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:1:1: CONST 0x55a8ac422f70 <e129694> {r56} @dt=0x55a8ab701890@(G/w32)  32'hffffff00
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:1:2: VARREF 0x55a8ac05b940 <e129684> {r56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2: AND 0x55a8ac372d00 <e120442> {r56} @dt=0x55a8ac331a00@(G/wu32/8)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:1: CONST 0x55a8ac372ab0 <e108837> {r56} @dt=0x55a8ab701890@(G/w32)  32'hff
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:2: SHIFTR 0x55a8ac3d4840 <e120420> {r56} @dt=0x55a8ac331a00@(G/wu32/8)
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:2:1: VARREF 0x55a8ac05be10 <e120411> {r56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:1:3:2:3:3:3:2:2:2: CONST 0x55a8ac05bf30 <e120412> {r56} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h18
    1:2:3:3:2:3:3:2:2:1:3:3: VARREF 0x55a8ac05c210 <e71809> {r57} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:2:2: VARREF 0x55a8ac05c330 <e39928> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3: IF 0x55a8ac05c920 <e74212> {r15}
    1:2:3:3:2:3:3:2:3:1: AND 0x55a8ac376110 <e109086> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:1:1: CONST 0x55a8ac375ec0 <e109082> {r15} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:1:2: CCAST 0x55a8ac472e00 <e137089> {r15} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:1:2:1: VARREF 0x55a8ac05c520 <e137083> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:2:3:2: ASSIGN 0x55a8ac05d110 <e74218> {r40} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:2:1: AND 0x55a8ac373f60 <e120484> {r40} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:2:1:1: CONST 0x55a8ac373d10 <e108919> {r40} @dt=0x55a8ab701890@(G/w32)  32'hffff
    1:2:3:3:2:3:3:2:3:2:1:2: VARREF 0x55a8ac05d360 <e129775> {r40} @dt=0x55a8ac3338d0@(G/wu32/16)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:2:2: VARREF 0x55a8ac05d760 <e39735> {r40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3:3: ASSIGN 0x55a8ac05d880 <e74219> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1: COND 0x55a8ac05d940 <e72074> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:1: AND 0x55a8ac425d40 <e129986> {r27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:1:1: CONST 0x55a8ac425ab0 <e129978> {r27} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:3:2:3:3:1:1:2: CCAST 0x55a8ac472fa0 <e137098> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:1:2:1: VARREF 0x55a8ac05dad0 <e137093> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2: COND 0x55a8ac05ded0 <e72071> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:1: AND 0x55a8ac424760 <e129844> {r27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:1:1: CONST 0x55a8ac4244d0 <e129836> {r27} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:2:3:3:1:2:1:2: CCAST 0x55a8ac473140 <e137107> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:2:1:2:1: VARREF 0x55a8ac05e060 <e137102> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:2: VARREF 0x55a8ac05e460 <e71907> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3: COND 0x55a8ac05e580 <e71908> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:1: AND 0x55a8ac424330 <e129822> {r27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:1:1: CONST 0x55a8ac4240a0 <e129814> {r27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:3:3:1:2:3:1:2: CCAST 0x55a8ac4732e0 <e137116> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:2:3:1:2:1: VARREF 0x55a8ac05e710 <e137111> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:2: VARREF 0x55a8ac05eb10 <e71891> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3: COND 0x55a8ac05ec30 <e71892> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1: AND 0x55a8ac374270 <e108944> {r27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1:1: CONST 0x55a8ac374020 <e108940> {r27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1:2: CCAST 0x55a8ac473480 <e137126> {r27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:1:2:1: VARREF 0x55a8ac05edc0 <e137120> {r27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:2: VARREF 0x55a8ac05f1c0 <e71875> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:3: SHIFTR 0x55a8ac05f2e0 <e129801> {r31} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:3:1: VARREF 0x55a8ac05f3a0 <e39622> {r31} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:2:3:3:3:2: CONST 0x55a8ac05f4c0 <e39632> {r31} @dt=0x55a8abad10a0@(G/sw32)  32'sh18
    1:2:3:3:2:3:3:2:3:3:1:3: COND 0x55a8ac05f630 <e72072> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:1: AND 0x55a8ac425910 <e129964> {r27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:1:1: CONST 0x55a8ac425680 <e129956> {r27} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:2:3:3:1:3:1:2: CCAST 0x55a8ac473620 <e137135> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:1:2:1: VARREF 0x55a8ac05f7c0 <e137130> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2: COND 0x55a8ac05fbc0 <e72055> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:1: AND 0x55a8ac424e20 <e129893> {r27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:1:1: CONST 0x55a8ac424b90 <e129885> {r27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:3:3:1:3:2:1:2: CCAST 0x55a8ac4737c0 <e137144> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:2:1:2:1: VARREF 0x55a8ac05fd50 <e137139> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:2: VARREF 0x55a8ac060150 <e71960> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3: COND 0x55a8ac060270 <e71961> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1: AND 0x55a8ac374ba0 <e108989> {r27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1:1: CONST 0x55a8ac374950 <e108985> {r27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1:2: CCAST 0x55a8ac473960 <e137154> {r27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:1:2:1: VARREF 0x55a8ac060400 <e137148> {r27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:2: VARREF 0x55a8ac060800 <e71944> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:3: SHIFTR 0x55a8ac060920 <e129872> {r30} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:3:1: VARREF 0x55a8ac0609e0 <e39607> {r30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:2:3:3:2: CONST 0x55a8ac060b00 <e39617> {r30} @dt=0x55a8abad10a0@(G/sw32)  32'sh10
    1:2:3:3:2:3:3:2:3:3:1:3:3: COND 0x55a8ac060c70 <e72056> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:1: AND 0x55a8ac4254e0 <e129942> {r27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:1:1: CONST 0x55a8ac425250 <e129934> {r27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:2:3:3:1:3:3:1:2: CCAST 0x55a8ac473b00 <e137163> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:3:1:2:1: VARREF 0x55a8ac060e00 <e137158> {r27} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2: COND 0x55a8ac061200 <e72039> {r32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1: AND 0x55a8ac3751c0 <e109019> {r27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1:1: CONST 0x55a8ac374f70 <e109015> {r27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1:2: CCAST 0x55a8ac473ca0 <e137173> {r27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:1:2:1: VARREF 0x55a8ac061390 <e137167> {r27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:2: VARREF 0x55a8ac061790 <e71990> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:3: SHIFTR 0x55a8ac0618b0 <e129921> {r29} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:3:1: VARREF 0x55a8ac061970 <e39592> {r29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:1:3:3:2:3:2: CONST 0x55a8ac061a90 <e39602> {r29} @dt=0x55a8abad10a0@(G/sw32)  32'sh8
    1:2:3:3:2:3:3:2:3:3:1:3:3:3: VARREF 0x55a8ac061c40 <e72040> {r28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:2:3:3:2: VARREF 0x55a8ac061d90 <e39637> {r32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3:3: ASSIGN 0x55a8ac061ef0 <e113859> {r34} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1: AND 0x55a8ac444d10 <e132992> {r34} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:2:3:3:1:1: CONST 0x55a8ac444dd0 <e109069> {r34} @dt=0x55a8ab701890@(G/w32)  32'hff
    1:2:3:3:2:3:3:2:3:3:1:2: VARREF 0x55a8ac444f40 <e129995> {r34} @dt=0x55a8ac331a00@(G/wu32/8)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:2:3:3:2: VARREF 0x55a8ac062600 <e39664> {r34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3: IF 0x55a8ac063d70 <e74235> {r15}
    1:2:3:3:2:3:3:3:1: AND 0x55a8ac42b030 <e130549> {r15} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:1:1: CONST 0x55a8ac42ada0 <e130541> {r15} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:1:2: CCAST 0x55a8ac473e40 <e137182> {r15} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:3:3:3:1:2:1: VARREF 0x55a8ac0638c0 <e137177> {r15} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:3:2: ASSIGN 0x55a8ac063e90 <e74236> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1: COND 0x55a8ac063f50 <e72364> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:1: AND 0x55a8ac378f00 <e109311> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:1:1: CONST 0x55a8ac378cb0 <e109307> {r15} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:1:2: CCAST 0x55a8ac473fe0 <e137192> {r15} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:1:2:1: VARREF 0x55a8ac0640e0 <e137186> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:3:2:1:2: VARREF 0x55a8ac064570 <e72361> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3: COND 0x55a8ac0646c0 <e72362> {r47} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:1: AND 0x55a8ac428130 <e130245> {r43} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:1:1: CONST 0x55a8ac427ea0 <e130237> {r43} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:2:1:3:1:2: CCAST 0x55a8ac474180 <e137201> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:1:2:1: VARREF 0x55a8ac064850 <e137196> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:2: VARREF 0x55a8ac064d00 <e72345> {r47} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3: COND 0x55a8ac064e50 <e72346> {r46} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:1: AND 0x55a8ac427d00 <e130223> {r43} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:1:1: CONST 0x55a8ac427a70 <e130215> {r43} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:3:2:1:3:3:1:2: CCAST 0x55a8ac474320 <e137210> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:1:2:1: VARREF 0x55a8ac064fe0 <e137205> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2: COND 0x55a8ac065490 <e72329> {r46} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:1: AND 0x55a8ac426aa0 <e130089> {r43} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:1:1: CONST 0x55a8ac426810 <e130081> {r43} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:2:1:3:3:2:1:2: CCAST 0x55a8ac4744c0 <e137219> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:2:1:2:1: VARREF 0x55a8ac065620 <e137214> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2: COND 0x55a8ac065ad0 <e72244> {r46} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1: AND 0x55a8ac376d50 <e109154> {r43} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1:1: CONST 0x55a8ac376b00 <e109150> {r43} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1:2: CCAST 0x55a8ac474660 <e137229> {r43} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:1:2:1: VARREF 0x55a8ac065c60 <e137223> {r43} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2: OR 0x55a8ac3d7380 <e120817> {r46} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1: AND 0x55a8ac376730 <e130053> {r46} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:1: CONST 0x55a8ac426580 <e130061> {r46} @dt=0x55a8ab701890@(G/w32)  32'hffffff00
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:2: SHIFTL 0x55a8ac426310 <e130052> {r46} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:2:1: VARREF 0x55a8ac0662a0 <e130049> {r46} @dt=0x55a8ac331ae0@(G/wu32/24)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:1:2:2: CONST 0x55a8ac3d6f50 <e130050> {r46} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:2: AND 0x55a8ac376a40 <e120814> {r46} @dt=0x55a8ac331a00@(G/wu32/8)
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:2:1: CONST 0x55a8ac3767f0 <e109137> {r46} @dt=0x55a8ab701890@(G/w32)  32'hff
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:2:2:2: VARREF 0x55a8ac066820 <e130069> {r46} @dt=0x55a8ac331a00@(G/wu32/8)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:2:3: VARREF 0x55a8ac066cd0 <e72229> {r48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:2:3: VARREF 0x55a8ac066e20 <e72245> {r48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3: COND 0x55a8ac066f70 <e72330> {r45} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:1: AND 0x55a8ac4278d0 <e130201> {r43} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:1:1: CONST 0x55a8ac427640 <e130193> {r43} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:2:1:3:3:3:1:2: CCAST 0x55a8ac474800 <e137238> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:3:1:2:1: VARREF 0x55a8ac067100 <e137233> {r43} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2: COND 0x55a8ac0675b0 <e72313> {r45} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1: AND 0x55a8ac377990 <e109214> {r43} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1:1: CONST 0x55a8ac377740 <e109210> {r43} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1:2: CCAST 0x55a8ac4749a0 <e137248> {r43} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:1:2:1: VARREF 0x55a8ac067740 <e137242> {r43} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2: OR 0x55a8ac3d7ef0 <e120907> {r45} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1: AND 0x55a8ac377370 <e130120> {r45} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:1: CONST 0x55a8ac426eb0 <e130128> {r45} @dt=0x55a8ab701890@(G/w32)  32'hffff0000
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:2: SHIFTL 0x55a8ac426c40 <e130119> {r45} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:2:1: VARREF 0x55a8ac067d80 <e130116> {r45} @dt=0x55a8ac3338d0@(G/wu32/16)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:1:2:2: CONST 0x55a8ac3d7ac0 <e130117> {r45} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:2: AND 0x55a8ac377680 <e120904> {r45} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:2:1: CONST 0x55a8ac377430 <e109197> {r45} @dt=0x55a8ab701890@(G/w32)  32'hffff
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:2:2:2: VARREF 0x55a8ac068300 <e130136> {r45} @dt=0x55a8ac3338d0@(G/wu32/16)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:2:3: VARREF 0x55a8ac0687b0 <e72275> {r48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3: COND 0x55a8ac068900 <e72314> {r44} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1: AND 0x55a8ac3782c0 <e109259> {r43} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1:1: CONST 0x55a8ac378070 <e109255> {r43} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1:2: CCAST 0x55a8ac474b40 <e137258> {r43} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:1:2:1: VARREF 0x55a8ac068a90 <e137252> {r43} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2: OR 0x55a8ac3d88c0 <e120980> {r44} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1: AND 0x55a8ac377ca0 <e130165> {r44} @dt=0x55a8ac331a00@(G/wu32/8)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:1: CONST 0x55a8ac4273b0 <e130173> {r44} @dt=0x55a8ab701890@(G/w32)  32'hff000000
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:2: SHIFTL 0x55a8ac427140 <e130164> {r44} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:2:1: VARREF 0x55a8ac0690d0 <e130161> {r44} @dt=0x55a8ac331a00@(G/wu32/8)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:1:2:2: CONST 0x55a8ac3d8490 <e130162> {r44} @dt=0x55a8ab701890@(G/w32)  32'h18
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:2: AND 0x55a8ac377fb0 <e120977> {r44} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:2:1: CONST 0x55a8ac377d60 <e109242> {r44} @dt=0x55a8ab701890@(G/w32)  32'hffffff
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:2:2:2: VARREF 0x55a8ac069650 <e130181> {r44} @dt=0x55a8ac331ae0@(G/wu32/24)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3:3:2:3:3:3:2:1:3:3:3:3:3: VARREF 0x55a8ac069b00 <e72298> {r48} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:2:2: VARREF 0x55a8ac069c50 <e39928> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3: IF 0x55a8ac06a4b0 <e74241> {r15}
    1:2:3:3:2:3:3:3:3:1: AND 0x55a8ac37c000 <e109549> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:1:1: CONST 0x55a8ac37bdb0 <e109545> {r15} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:1:2: CCAST 0x55a8ac474ce0 <e137268> {r15} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:1:2:1: VARREF 0x55a8ac06a000 <e137262> {r15} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3:3:2:3:3:3:3:2: ASSIGN 0x55a8ac06adb0 <e74247> {r37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:2:1: OR 0x55a8ac3d9350 <e121063> {r37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:2:1:1: AND 0x55a8ac379520 <e130269> {r37} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:3:3:2:1:1:1: CONST 0x55a8ac428540 <e130277> {r37} @dt=0x55a8ab701890@(G/w32)  32'hffff0000
    1:2:3:3:2:3:3:3:3:2:1:1:2: SHIFTL 0x55a8ac4282d0 <e130268> {r37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1: NEGATE 0x55a8ac3d8cc0 <e130265> {r37} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1: CCAST 0x55a8ac474e80 <e137277> {r37} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1: AND 0x55a8ac379210 <e137272> {r37} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:1: CONST 0x55a8ac378fc0 <e109325> {r37} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:2: SHIFTR 0x55a8ac3d8b20 <e121012> {r37} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:2:1: VARREF 0x55a8ac06b0c0 <e121003> {r37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:2:1:1:2:1:1:1:2:2: CONST 0x55a8ac06b210 <e121004> {r37} @dt=0x55a8ac336dd0@(G/swu32/5)  5'hf
    1:2:3:3:2:3:3:3:3:2:1:1:2:2: CONST 0x55a8ac3d8f20 <e130266> {r37} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:2:3:3:3:3:2:1:2: AND 0x55a8ac379830 <e121060> {r37} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:3:2:3:3:3:3:2:1:2:1: CONST 0x55a8ac3795e0 <e109353> {r37} @dt=0x55a8ab701890@(G/w32)  32'hffff
    1:2:3:3:2:3:3:3:3:2:1:2:2: VARREF 0x55a8ac06b7f0 <e130285> {r37} @dt=0x55a8ac3338d0@(G/wu32/16)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:2:2: VARREF 0x55a8ac06bca0 <e39705> {r37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3: ASSIGN 0x55a8ac06be00 <e74248> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1: COND 0x55a8ac06bec0 <e72611> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1: AND 0x55a8ac42a700 <e130496> {r17} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1:1: CONST 0x55a8ac42a470 <e130488> {r17} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:3:3:1:1:2: CCAST 0x55a8ac475020 <e137286> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:1:2:1: VARREF 0x55a8ac06c050 <e137281> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2: COND 0x55a8ac06c500 <e72608> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:1: AND 0x55a8ac429120 <e130354> {r17} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:1:1: CONST 0x55a8ac428e90 <e130346> {r17} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:3:3:3:1:2:1:2: CCAST 0x55a8ac4751c0 <e137295> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:2:1:2:1: VARREF 0x55a8ac06c690 <e137290> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:2: VARREF 0x55a8ac06cb40 <e72444> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3: COND 0x55a8ac06cc90 <e72445> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:1: AND 0x55a8ac428cf0 <e130332> {r17} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:1:1: CONST 0x55a8ac428a60 <e130324> {r17} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:3:3:1:2:3:1:2: CCAST 0x55a8ac475360 <e137304> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:2:3:1:2:1: VARREF 0x55a8ac06ce20 <e137299> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:2: VARREF 0x55a8ac06d2d0 <e72428> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3: COND 0x55a8ac06d420 <e72429> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1: AND 0x55a8ac379b40 <e109378> {r17} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1:1: CONST 0x55a8ac3798f0 <e109374> {r17} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1:2: CCAST 0x55a8ac475500 <e137314> {r17} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:1:2:1: VARREF 0x55a8ac06d5b0 <e137308> {r17} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:2: VARREF 0x55a8ac06da60 <e72412> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:3: SHIFTR 0x55a8ac06dbb0 <e130311> {r21} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:3:1: VARREF 0x55a8ac06dc70 <e39530> {r21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:2:3:3:3:2: CONST 0x55a8ac06ddc0 <e39540> {r21} @dt=0x55a8abad10a0@(G/sw32)  32'sh18
    1:2:3:3:2:3:3:3:3:3:1:3: COND 0x55a8ac06df70 <e72609> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:1: AND 0x55a8ac42a2d0 <e130474> {r17} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:1:1: CONST 0x55a8ac42a040 <e130466> {r17} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:3:3:3:3:1:3:1:2: CCAST 0x55a8ac4756a0 <e137323> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:1:2:1: VARREF 0x55a8ac06e100 <e137318> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2: COND 0x55a8ac06e5b0 <e72592> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:1: AND 0x55a8ac4297e0 <e130403> {r17} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:1:1: CONST 0x55a8ac429550 <e130395> {r17} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:3:3:1:3:2:1:2: CCAST 0x55a8ac475840 <e137332> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:2:1:2:1: VARREF 0x55a8ac06e740 <e137327> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:2: VARREF 0x55a8ac06ebf0 <e72497> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3: COND 0x55a8ac06ed40 <e72498> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1: AND 0x55a8ac37a470 <e109423> {r17} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1:1: CONST 0x55a8ac37a220 <e109419> {r17} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1:2: CCAST 0x55a8ac4759e0 <e137342> {r17} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:1:2:1: VARREF 0x55a8ac06eed0 <e137336> {r17} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:2: VARREF 0x55a8ac06f380 <e72481> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:3: SHIFTR 0x55a8ac06f4d0 <e130382> {r20} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:3:1: VARREF 0x55a8ac06f590 <e39515> {r20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:2:3:3:2: CONST 0x55a8ac06f6e0 <e39525> {r20} @dt=0x55a8abad10a0@(G/sw32)  32'sh10
    1:2:3:3:2:3:3:3:3:3:1:3:3: COND 0x55a8ac06f890 <e72593> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:1: AND 0x55a8ac429ea0 <e130452> {r17} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:1:1: CONST 0x55a8ac429c10 <e130444> {r17} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:3:3:3:3:3:1:3:3:1:2: CCAST 0x55a8ac475b80 <e137351> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:3:1:2:1: VARREF 0x55a8ac06fa20 <e137346> {r17} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2: COND 0x55a8ac06fed0 <e72576> {r22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1: AND 0x55a8ac37aa90 <e109453> {r17} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1:1: CONST 0x55a8ac37a840 <e109449> {r17} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1:2: CCAST 0x55a8ac475d20 <e137361> {r17} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:1:2:1: VARREF 0x55a8ac070060 <e137355> {r17} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:2: VARREF 0x55a8ac070510 <e72527> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:3: SHIFTR 0x55a8ac070660 <e130431> {r19} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:3:1: VARREF 0x55a8ac070720 <e39500> {r19} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:1:3:3:2:3:2: CONST 0x55a8ac070870 <e39510> {r19} @dt=0x55a8abad10a0@(G/sw32)  32'sh8
    1:2:3:3:2:3:3:3:3:3:1:3:3:3: VARREF 0x55a8ac070a20 <e72577> {r18} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:2:3:3:3:3:3:2: VARREF 0x55a8ac070b70 <e39545> {r22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3: ASSIGN 0x55a8ac070cd0 <e113948> {r24} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1: OR 0x55a8ac4450a0 <e132994> {r24} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1: AND 0x55a8ac445160 <e130513> {r24} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:3:3:3:1:1:1: CONST 0x55a8ac445220 <e130521> {r24} @dt=0x55a8ab701890@(G/w32)  32'hffffff00
    1:2:3:3:2:3:3:3:3:3:1:1:2: SHIFTL 0x55a8ac4453d0 <e130512> {r24} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1: NEGATE 0x55a8ac445490 <e130509> {r24} @dt=0x55a8ac331ae0@(G/wu32/24)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1: CCAST 0x55a8ac475ec0 <e137370> {r24} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1: AND 0x55a8ac445550 <e137365> {r24} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:1: CONST 0x55a8ac445610 <e109504> {r24} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:2: SHIFTR 0x55a8ac4457c0 <e121231> {r24} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:2:1: VARREF 0x55a8ac445880 <e121222> {r24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3:1:1:2:1:1:1:2:2: CONST 0x55a8ac4459e0 <e121223> {r24} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h7
    1:2:3:3:2:3:3:3:3:3:1:1:2:2: CONST 0x55a8ac445b90 <e130510> {r24} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:3:3:3:3:3:1:2: AND 0x55a8ac445d40 <e121279> {r24} @dt=0x55a8ac331a00@(G/wu32/8)
    1:2:3:3:2:3:3:3:3:3:1:2:1: CONST 0x55a8ac445e00 <e109532> {r24} @dt=0x55a8ab701890@(G/w32)  32'hff
    1:2:3:3:2:3:3:3:3:3:1:2:2: VARREF 0x55a8ac445fb0 <e130529> {r24} @dt=0x55a8ac331a00@(G/wu32/8)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2:3:3:3:3:3:2: VARREF 0x55a8ac071be0 <e39583> {r24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:3: ASSIGN 0x55a8ac071d40 <e74250> {r61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1: VARREF 0x55a8ac071e00 <e39927> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3:3:3:2: VARREF 0x55a8ac071f20 <e39928> {r61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3: ASSIGN 0x55a8ac072080 <e74251> {r64} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:1: VARREF 0x55a8ac072140 <e39930> {r64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3:3:2: VARREF 0x55a8ac0722a0 <e39931> {r64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [LV] => VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3: ASSIGNW 0x55a8abe5ef10 <e95644> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8abe5efd0 <e38559> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CCAST 0x55a8ac476060 <e137379> {i13} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8abe5f090 <e137374> {i13} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55a8abc1a980 <e36050> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3:1:2: VARREF 0x55a8abe5f1b0 <e38557> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3:1:3: VARREF 0x55a8abe5f310 <e38558> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55a8abc1b700 <e36059> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3:2: VARREF 0x55a8abe5f460 <e38560> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [LV] => VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3: COMMENT 0x55a8ac327fd0 <e96840> {q22}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac01f3e0 <e96842> {q29} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8ac01f4a0 <e70587> {q29} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: AND 0x55a8ac42cd80 <e130724> {q23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1:1: CONST 0x55a8ac42caf0 <e130716> {q23} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:1:2: CCAST 0x55a8ac476200 <e137388> {q23} @dt=0x55a8ac33cba0@(G/wu32/3) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac01f630 <e137383> {q23} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2: COND 0x55a8ac01fa30 <e70584> {q29} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:2:1: AND 0x55a8ac42c520 <e130666> {q23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:1:1: CONST 0x55a8ac42c290 <e130658> {q23} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:1:2: CCAST 0x55a8ac4763a0 <e137397> {q23} @dt=0x55a8ac33cba0@(G/wu32/3) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55a8ac01fbc0 <e137392> {q23} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2:2: CONST 0x55a8abfece20 <e70499> {q29} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:2:3: COND 0x55a8abfecf90 <e70500> {q29} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:2:3:1: AND 0x55a8ac37d260 <e109634> {q23} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:3:1:1: CONST 0x55a8ac37d010 <e109630> {q23} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:3:1:2: CCAST 0x55a8ac476540 <e137407> {q23} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:3:1:2:1: VARREF 0x55a8abfed120 <e137401> {q23} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:2:3:2: CONST 0x55a8abfed520 <e70483> {q29} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:2:3:3: VARREF 0x55a8abfed690 <e70484> {q28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3:1:3: COND 0x55a8abfed7b0 <e70585> {q27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1: AND 0x55a8ac42c950 <e130702> {q23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1:1: CONST 0x55a8ac42c6c0 <e130694> {q23} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:3:1:2: CCAST 0x55a8ac4766e0 <e137416> {q23} @dt=0x55a8ac33cba0@(G/wu32/3) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55a8abfed940 <e137411> {q23} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:2: COND 0x55a8abfedd70 <e70568> {q27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:2:1: AND 0x55a8ac37d880 <e109664> {q23} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:2:1:1: CONST 0x55a8ac37d630 <e109660> {q23} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:3:2:1:2: CCAST 0x55a8ac476880 <e137426> {q23} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:2:1:2:1: VARREF 0x55a8abfedf00 <e137420> {q23} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:2:2: VARREF 0x55a8abfee330 <e70529> {q27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3:1:3:2:3: VARREF 0x55a8abfee450 <e70530> {q26} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:3: COND 0x55a8abfee5a0 <e70569> {q25} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:3:1: AND 0x55a8ac37db90 <e109679> {q23} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x55a8ac37d940 <e109675> {q23} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:3:3:1:2: CCAST 0x55a8ac476a20 <e137436> {q23} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55a8abfee880 <e137430> {q23} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3:1:3:3:2: VARREF 0x55a8abfeec80 <e70552> {q25} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3:3: VARREF 0x55a8abfeedd0 <e70553> {q24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55a8abc17380 <e36014> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3:2: VARREF 0x55a8abfeef20 <e39412> {q29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: COMMENT 0x55a8ac3280b0 <e96848> {q22}  ALWAYS
    1:2:3: ASSIGN 0x55a8abfef070 <e96850> {q37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8abfef130 <e70725> {q37} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:1: AND 0x55a8ac42da10 <e130811> {q31} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1:1: CONST 0x55a8ac42d780 <e130803> {q31} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:1:2: CCAST 0x55a8ac476bc0 <e137445> {q31} @dt=0x55a8ac33cba0@(G/wu32/3) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8abfef2c0 <e137440> {q31} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2: COND 0x55a8abfef6f0 <e70722> {q37} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:2:1: AND 0x55a8ac42d1b0 <e130753> {q31} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:1:1: CONST 0x55a8ac42cf20 <e130745> {q31} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:2:1:2: CCAST 0x55a8ac476d60 <e137454> {q31} @dt=0x55a8ac33cba0@(G/wu32/3) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55a8abfef880 <e137449> {q31} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2:2: CONST 0x55a8abfefcb0 <e70637> {q37} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:2:3: COND 0x55a8abfefe20 <e70638> {q37} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:1:2:3:1: AND 0x55a8ac37e4c0 <e109724> {q31} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:2:3:1:1: CONST 0x55a8ac37e270 <e109720> {q31} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2:3:1:2: CCAST 0x55a8ac476f00 <e137464> {q31} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:3:1:2:1: VARREF 0x55a8abfeffb0 <e137458> {q31} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:2:3:2: CONST 0x55a8abff03e0 <e70621> {q37} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:1:2:3:3: VARREF 0x55a8abff0550 <e70622> {q36} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3:1:3: COND 0x55a8abff06a0 <e70723> {q35} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1: AND 0x55a8ac42d5e0 <e130789> {q31} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1:1: CONST 0x55a8ac42d350 <e130781> {q31} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:1:3:1:2: CCAST 0x55a8ac4770a0 <e137473> {q31} @dt=0x55a8ac33cba0@(G/wu32/3) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55a8abff0830 <e137468> {q31} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:2: COND 0x55a8abff0cd0 <e70706> {q35} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:2:1: AND 0x55a8ac37eae0 <e109754> {q31} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:2:1:1: CONST 0x55a8ac37e890 <e109750> {q31} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:3:2:1:2: CCAST 0x55a8ac477240 <e137483> {q31} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:2:1:2:1: VARREF 0x55a8abff0e60 <e137477> {q31} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:2:2: VARREF 0x55a8abff1290 <e70667> {q35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3:1:3:2:3: VARREF 0x55a8abff13b0 <e70668> {q34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3:3: COND 0x55a8abff1500 <e70707> {q33} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:3:1: AND 0x55a8ac37edf0 <e109769> {q31} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x55a8ac37eba0 <e109765> {q31} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:3:3:1:2: CCAST 0x55a8ac4773e0 <e137493> {q31} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55a8abff1690 <e137487> {q31} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3:1:3:3:2: VARREF 0x55a8abff1ac0 <e70690> {q33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3:1:3:3:3: VARREF 0x55a8abff1c10 <e70691> {q32} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55a8abc17500 <e36015> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3:2: VARREF 0x55a8abff1d60 <e39445> {q37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3: ASSIGN 0x55a8abff1e80 <e73662> {q40} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8abff1f40 <e70824> {q40} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: EQ 0x55a8abff2000 <e109798> {q40} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:1:1: CONST 0x55a8abff20c0 <e109796> {q40} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:1:1:2: CCAST 0x55a8ac477580 <e137502> {q39} @dt=0x55a8ac33c7e0@(G/wu32/2) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8abff2230 <e137497> {q39} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:2: VARREF 0x55a8abff2380 <e70821> {q40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3:1:3: COND 0x55a8abff24a0 <e70822> {q41} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1: EQ 0x55a8abff2560 <e109801> {q41} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:1:1: CONST 0x55a8abff2620 <e109799> {q41} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:1:3:1:2: CCAST 0x55a8ac477720 <e137511> {q39} @dt=0x55a8ac33c7e0@(G/wu32/2) sz32
    1:2:3:1:3:1:2:1: VARREF 0x55a8abff2790 <e137506> {q39} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:3:2: VARREF 0x55a8abff28e0 <e70805> {q41} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55a8abc18400 <e36025> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3:1:3:3: COND 0x55a8abff2a30 <e70806> {q42} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:3:1: EQ 0x55a8abff2af0 <e109804> {q42} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:1:3:3:1:1: CONST 0x55a8abff2bb0 <e109802> {q42} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:1:3:3:1:2: CCAST 0x55a8ac4778c0 <e137520> {q39} @dt=0x55a8ac33c7e0@(G/wu32/2) sz32
    1:2:3:1:3:3:1:2:1: VARREF 0x55a8abff2d20 <e137515> {q39} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3:1:3:3:2: ADD 0x55a8ac19f5d0 <e85816> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:3:2:1: CCAST 0x55a8ac477a60 <e137529> {c334} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:1:3:3:2:1:1: CONST 0x55a8ac19f690 <e137524> {c334} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:3:3:2:2: VARREF 0x55a8ac19f800 <e36757> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3:1:3:3:3: CONST 0x55a8abff2f90 <e70790> {q43} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:2: VARREF 0x55a8abff3100 <e39450> {q40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: COMMENT 0x55a8ac328190 <e96856> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55a8abff7d20 <e96858> {e30} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: CONST 0x55a8abff7de0 <e43063> {e30} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2: VARREF 0x55a8abff7f90 <e36912> {e30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: IF 0x55a8abffd280 <e73738> {e32}
    1:2:3:1: AND 0x55a8ac433200 <e131364> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac432f70 <e131356> {e32} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55a8ac477c00 <e137538> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55a8abffcdd0 <e137533> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2: IF 0x55a8ac0012f0 <e73778> {e32}
    1:2:3:2:1: AND 0x55a8ac4303f0 <e131073> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac430160 <e131065> {e32} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55a8ac477da0 <e137547> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55a8ac000e40 <e137542> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x55a8ac001ab0 <e73783> {e32}
    1:2:3:2:2:1: AND 0x55a8ac42e6a0 <e130884> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:1:1: CONST 0x55a8ac42e410 <e130876> {e32} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:2:2:1:2: CCAST 0x55a8ac477f40 <e137556> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:2:1:2:1: VARREF 0x55a8ac001630 <e137551> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x55a8ac004aa0 <e73813> {e32}
    1:2:3:2:2:2:1: AND 0x55a8ac42e270 <e130862> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:1:1: CONST 0x55a8ac42dfe0 <e130854> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:2:2:1:2: CCAST 0x55a8ac4780e0 <e137565> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:2:2:1:2:1: VARREF 0x55a8ac0045f0 <e137560> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2: IF 0x55a8ac007280 <e73838> {e32}
    1:2:3:2:2:2:2:1: AND 0x55a8ac42de40 <e130840> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:2:1:1: CONST 0x55a8ac42dbb0 <e130832> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:2:2:2:1:2: CCAST 0x55a8ac478280 <e137574> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:2:2:2:1:2:1: VARREF 0x55a8ac006dd0 <e137569> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2: ASSIGN 0x55a8ac0073a0 <e73839> {e68} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:2:2:1: COND 0x55a8ac007460 <e70889> {e68} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:2:2:1:1: AND 0x55a8ac37f720 <e109829> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1:1: CONST 0x55a8ac37f4d0 <e109825> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:1:2: CCAST 0x55a8ac478420 <e137584> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:2:2:2:2:1:1:2:1: VARREF 0x55a8ac0075f0 <e137578> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2: VARREF 0x55a8ac007a80 <e70886> {e68} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:2:2:2:2:1:3: VARREF 0x55a8ac007bd0 <e70887> {e67} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2: VARREF 0x55a8ac007d20 <e37278> {e68} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:2:2:3: ASSIGN 0x55a8ac008c60 <e73841> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:3:1: CONST 0x55a8ac008d20 <e43170> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2:2:2:3:2: VARREF 0x55a8ac008e90 <e37292> {e69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:2:3: ASSIGN 0x55a8ac008fb0 <e73842> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:3:1: CONST 0x55a8ac009070 <e43170> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2:2:3:2: VARREF 0x55a8ac0091e0 <e37292> {e69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:2:3: ASSIGN 0x55a8ac009300 <e73843> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1: COND 0x55a8ac0093c0 <e71165> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:1: AND 0x55a8ac42ffc0 <e131051> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:1:1: CONST 0x55a8ac42fd30 <e131043> {e32} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:2:3:1:1:2: CCAST 0x55a8ac4785c0 <e137593> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:1:2:1: VARREF 0x55a8ac009550 <e137588> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2: COND 0x55a8ac009950 <e71162> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:1: AND 0x55a8ac42ef00 <e130935> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:1:1: CONST 0x55a8ac42ec70 <e130927> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:3:1:2:1:2: CCAST 0x55a8ac478760 <e137602> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:2:1:2:1: VARREF 0x55a8ac009ae0 <e137597> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:2: CONST 0x55a8ac009f10 <e70985> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2:3:1:2:3: COND 0x55a8ac00a0c0 <e70986> {e64} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:3:1: AND 0x55a8ac42ead0 <e130913> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:3:1:1: CONST 0x55a8ac42e840 <e130905> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:3:1:2:3:1:2: CCAST 0x55a8ac478900 <e137611> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:2:3:1:2:1: VARREF 0x55a8ac00a250 <e137606> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:3:2: COND 0x55a8ac00a700 <e70969> {e64} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:3:2:1: AND 0x55a8ac380360 <e109891> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:1:2:3:2:1:1: CONST 0x55a8ac380110 <e109887> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:1:2: CCAST 0x55a8ac478aa0 <e137621> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:1:2:3:2:1:2:1: VARREF 0x55a8ac00a890 <e137615> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:2:3:2:2: COND 0x55a8ac00ad40 <e70953> {e64} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:3:2:2:1: LT 0x55a8ac00ae00 <e109877> {e64} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:1:2:3:2:2:1:1: VARREF 0x55a8ac00aec0 <e37201> {e64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:2:1:2: VARREF 0x55a8ac00b010 <e37202> {e64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:2:2: CONST 0x55a8ac00b160 <e40514> {e64} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:2:3: CONST 0x55a8ac00b310 <e40526> {e64} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2:3:1:2:3:2:3: COND 0x55a8ac00b4c0 <e70954> {e63} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:2:3:2:3:1: LTS 0x55a8ac00b580 <e109878> {e63} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:1:2:3:2:3:1:1: VARREF 0x55a8ac00b640 <e37167> {e63} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:3:1:2: VARREF 0x55a8ac00b790 <e37168> {e63} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:2:3:2:3:2: CONST 0x55a8ac00b8e0 <e40466> {e63} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:2:3:2:3:3: CONST 0x55a8ac00ba90 <e40478> {e63} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2:3:1:2:3:3: CONST 0x55a8ac00bc40 <e70970> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:2:3:1:3: COND 0x55a8ac00bdf0 <e71163> {e62} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:1: AND 0x55a8ac42fb90 <e131029> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:1:1: CONST 0x55a8ac42f900 <e131021> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:3:1:3:1:2: CCAST 0x55a8ac478c40 <e137630> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:3:1:2:1: VARREF 0x55a8ac00bf80 <e137625> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2: COND 0x55a8ac00c430 <e71146> {e62} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:1: AND 0x55a8ac42f330 <e130971> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:1:1: CONST 0x55a8ac42f0a0 <e130963> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:3:1:3:2:1:2: CCAST 0x55a8ac478de0 <e137639> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:3:2:1:2:1: VARREF 0x55a8ac00c5c0 <e137634> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:2: COND 0x55a8ac00ca70 <e71061> {e62} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:2:1: AND 0x55a8ac380c90 <e109936> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:1:3:2:2:1:1: CONST 0x55a8ac380a40 <e109932> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:3:2:2:1:2: CCAST 0x55a8ac478f80 <e137649> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:1:3:2:2:1:2:1: VARREF 0x55a8ac00cc00 <e137643> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:2:2: NOT 0x55a8ac00d0b0 <e71022> {e62} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:2:2:1: OR 0x55a8ac00d170 <e37162> {e62} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:2:2:1:1: VARREF 0x55a8ac00d230 <e37160> {e62} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:2:1:2: VARREF 0x55a8ac00d380 <e37161> {e62} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:3: XNOR 0x55a8ac00d4d0 <e71023> {e61} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:2:3:1: VARREF 0x55a8ac00d590 <e37154> {e61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:2:3:2: VARREF 0x55a8ac00d6e0 <e37155> {e61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:3: COND 0x55a8ac00d830 <e71062> {e60} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:3:1: AND 0x55a8ac380fa0 <e109951> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:1:3:2:3:1:1: CONST 0x55a8ac380d50 <e109947> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:3:2:3:1:2: CCAST 0x55a8ac479120 <e137659> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:1:3:2:3:1:2:1: VARREF 0x55a8ac00d9c0 <e137653> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:2:3:2: OR 0x55a8ac00de70 <e71045> {e60} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:3:2:1: VARREF 0x55a8ac00df30 <e37148> {e60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:2:2: VARREF 0x55a8ac00e080 <e37149> {e60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:3: AND 0x55a8ac00e1d0 <e71046> {e59} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:2:3:3:1: VARREF 0x55a8ac00e290 <e37142> {e59} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:2:3:3:2: VARREF 0x55a8ac00e3e0 <e37143> {e59} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3: COND 0x55a8ac00e530 <e71147> {e58} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:3:1: AND 0x55a8ac42f760 <e131007> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:3:1:1: CONST 0x55a8ac42f4d0 <e130999> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:3:1:3:3:1:2: CCAST 0x55a8ac4792c0 <e137668> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:3:3:1:2:1: VARREF 0x55a8ac00e6c0 <e137663> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:2: COND 0x55a8ac00eb70 <e71130> {e58} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:3:2:1: AND 0x55a8ac3815c0 <e109981> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:1:3:3:2:1:1: CONST 0x55a8ac381370 <e109977> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:3:3:2:1:2: CCAST 0x55a8ac479460 <e137678> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:1:3:3:2:1:2:1: VARREF 0x55a8ac00ed00 <e137672> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:2:2: SUB 0x55a8ac00f1b0 <e71091> {e58} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:3:2:2:1: VARREF 0x55a8ac00f270 <e37136> {e58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:2:2: VARREF 0x55a8ac00f3c0 <e37137> {e58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:3: SUB 0x55a8ac00f510 <e71092> {e57} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:2:3:1:3:3:2:3:1: VARREF 0x55a8ac00f5d0 <e37130> {e57} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:2:3:2: VARREF 0x55a8ac00f720 <e37131> {e57} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:3: COND 0x55a8ac00f870 <e71131> {e56} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:3:3:1: AND 0x55a8ac3818d0 <e109996> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:1:3:3:3:1:1: CONST 0x55a8ac381680 <e109992> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:1:3:3:3:1:2: CCAST 0x55a8ac479600 <e137688> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:1:3:3:3:1:2:1: VARREF 0x55a8ac00fa00 <e137682> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:3:1:3:3:3:2: ADD 0x55a8ac00feb0 <e71114> {e56} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:3:3:3:2:1: VARREF 0x55a8ac00ff70 <e37124> {e56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:2:2: VARREF 0x55a8ac0100c0 <e37125> {e56} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:3: ADD 0x55a8ac010210 <e71115> {e55} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:2:3:1:3:3:3:3:1: VARREF 0x55a8ac0102d0 <e37118> {e55} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:3:1:3:3:3:3:2: VARREF 0x55a8ac010420 <e37119> {e55} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:3:2: VARREF 0x55a8ac010570 <e37292> {e69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3: IF 0x55a8ac0134e0 <e73873> {e32}
    1:2:3:3:1: AND 0x55a8ac432dd0 <e131342> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:1:1: CONST 0x55a8ac432b40 <e131334> {e32} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55a8ac4797a0 <e137697> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55a8ac013030 <e137692> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x55a8ac016480 <e73903> {e32}
    1:2:3:3:2:1: AND 0x55a8ac431080 <e131139> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55a8ac430df0 <e131131> {e32} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:1:2: CCAST 0x55a8ac479940 <e137706> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55a8ac015fd0 <e137701> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x55a8ac019420 <e73933> {e32}
    1:2:3:3:2:2:1: AND 0x55a8ac430820 <e131095> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:1:1: CONST 0x55a8ac430590 <e131087> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:2:1:2: CCAST 0x55a8ac479ae0 <e137715> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:2:1:2:1: VARREF 0x55a8ac018f70 <e137710> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2: ASSIGN 0x55a8ac019510 <e73934> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:2:1: CONST 0x55a8ac0195d0 <e43170> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:3:2:2:2:2: VARREF 0x55a8ac019780 <e37292> {e69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3:2:3: ASSIGN 0x55a8ac03b010 <e73965> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:1: COND 0x55a8ac03b0d0 <e71345> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:1:1: AND 0x55a8ac430c50 <e131117> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:3:1:1:1: CONST 0x55a8ac4309c0 <e131109> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:2:3:1:1:2: CCAST 0x55a8ac479c80 <e137724> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:3:1:1:2:1: VARREF 0x55a8ac03b260 <e137719> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:3:1:2: CONST 0x55a8ac03b660 <e71342> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:3:2:3:1:3: VARREF 0x55a8ac03b7d0 <e71343> {e44} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:3:2: VARREF 0x55a8ac03b8f0 <e37292> {e69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3:3:3: ASSIGN 0x55a8ac03ba10 <e73966> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1: COND 0x55a8ac03bad0 <e71608> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:1: AND 0x55a8ac4329a0 <e131320> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:1:1: CONST 0x55a8ac432710 <e131312> {e32} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:3:1:1:2: CCAST 0x55a8ac479e20 <e137733> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:1:2:1: VARREF 0x55a8ac03bc60 <e137728> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2: COND 0x55a8ac03c060 <e71605> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:2:1: AND 0x55a8ac4318e0 <e131183> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:2:1:1: CONST 0x55a8ac431650 <e131175> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:3:1:2:1:2: CCAST 0x55a8ac479fc0 <e137742> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:1:2:1: VARREF 0x55a8ac03c1f0 <e137737> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:2: CONST 0x55a8ac03c5f0 <e71428> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:3:3:1:2:3: COND 0x55a8ac03c760 <e71429> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:2:3:1: AND 0x55a8ac4314b0 <e131161> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:2:3:1:1: CONST 0x55a8ac431220 <e131153> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:1:2:3:1:2: CCAST 0x55a8ac47a160 <e137751> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:3:1:2:1: VARREF 0x55a8ac03c8f0 <e137746> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:2:3:2: CONST 0x55a8ac03ccf0 <e71412> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:3:3:1:2:3:3: VARREF 0x55a8ac03ce60 <e71413> {e40} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3: COND 0x55a8ac03cf80 <e71606> {e38} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:1: AND 0x55a8ac432570 <e131298> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:1:1: CONST 0x55a8ac4322e0 <e131290> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:3:1:3:1:2: CCAST 0x55a8ac47a300 <e137760> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:1:2:1: VARREF 0x55a8ac03d110 <e137755> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2: COND 0x55a8ac03d510 <e71589> {e38} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:1: AND 0x55a8ac431d10 <e131240> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:1:1: CONST 0x55a8ac431a80 <e131232> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:1:3:2:1:2: CCAST 0x55a8ac47a4a0 <e137769> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:2:1:2:1: VARREF 0x55a8ac03d6a0 <e137764> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2: COND 0x55a8ac03daa0 <e71504> {e38} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:2:1: AND 0x55a8ac383d90 <e110176> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:2:1:1: CONST 0x55a8ac383b40 <e110172> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:2:1:2: CCAST 0x55a8ac47a640 <e137779> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:1:3:2:2:1:2:1: VARREF 0x55a8ac03dc30 <e137773> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:2:2: SHIFTR 0x55a8ac03e030 <e71465> {e38} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:2:2:1: VARREF 0x55a8ac03e0f0 <e36982> {e38} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:2:2: AND 0x55a8ac383770 <e110148> {e38} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:2:2:1: CONST 0x55a8ac383520 <e110144> {e38} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:2:2:2: VARREF 0x55a8ac03e2e0 <e131199> {e38} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3: SHIFTR 0x55a8ac03e6e0 <e71466> {e37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:2:3:1: VARREF 0x55a8ac03e7a0 <e36965> {e37} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:2:3:2: AND 0x55a8ac383a80 <e110163> {e37} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:2:2:3:2:1: CONST 0x55a8ac383830 <e110159> {e37} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:2:3:2:2: VARREF 0x55a8ac03e990 <e131206> {e37} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:2:3: COND 0x55a8ac03ed90 <e71505> {e69} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:3:1: AND 0x55a8ac3843b0 <e110206> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:1:3:2:3:1:1: CONST 0x55a8ac384160 <e110202> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:1:3:2:3:1:2: CCAST 0x55a8ac47a7e0 <e137789> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:1:3:2:3:1:2:1: VARREF 0x55a8ac03ef20 <e137783> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:2:3:2: CONST 0x55a8ac03f320 <e71488> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:3:3:1:3:2:3:3: SHIFTL 0x55a8ac03f490 <e71489> {e36} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:2:3:3:1: VARREF 0x55a8ac03f550 <e36948> {e36} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:2:3:3:2: AND 0x55a8ac3840a0 <e110193> {e36} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:2:3:3:2:1: CONST 0x55a8ac383e50 <e110189> {e36} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:1:3:2:3:3:2:2: VARREF 0x55a8ac03f740 <e131220> {e36} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3: COND 0x55a8ac03fb40 <e71590> {e35} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:1: AND 0x55a8ac432140 <e131276> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:1:1: CONST 0x55a8ac431eb0 <e131268> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:1:3:3:1:2: CCAST 0x55a8ac47a980 <e137798> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:3:3:1:2:1: VARREF 0x55a8ac03fcd0 <e137793> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2: COND 0x55a8ac0400d0 <e71573> {e35} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:2:1: AND 0x55a8ac384ce0 <e110251> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:2:1:1: CONST 0x55a8ac384a90 <e110247> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:2:1:2: CCAST 0x55a8ac47ab20 <e137808> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:1:3:3:2:1:2:1: VARREF 0x55a8ac040260 <e137802> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:2:2: SHIFTR 0x55a8ac040660 <e71534> {e35} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:2:2:1: VARREF 0x55a8ac040720 <e36942> {e35} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2: AND 0x55a8ac3849d0 <e110238> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:1: CONST 0x55a8ac384780 <e110234> {e21} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:2:2:2:2: SHIFTR 0x55a8ac3df4c0 <e122059> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:2:2:2:2:1: VARREF 0x55a8ac1a26c0 <e122050> {e21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:2:2:2:2:2: CONST 0x55a8ac1a2810 <e122051> {e21} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:2:3: CONST 0x55a8ac040960 <e71535> {e69} @dt=0x55a8ab701890@(G/w32)  32'h0
    1:2:3:3:3:1:3:3:3: COND 0x55a8ac040ad0 <e71574> {e34} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:3:1: AND 0x55a8ac385610 <e110296> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:1:3:3:3:1:1: CONST 0x55a8ac3853c0 <e110292> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:1:3:3:3:1:2: CCAST 0x55a8ac47acc0 <e137818> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:1:3:3:3:1:2:1: VARREF 0x55a8ac040c60 <e137812> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:3:1:3:3:3:2: SHIFTR 0x55a8ac041060 <e71557> {e34} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:3:2:1: VARREF 0x55a8ac041120 <e36936> {e34} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2: AND 0x55a8ac384ff0 <e110268> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:1: CONST 0x55a8ac384da0 <e110264> {e21} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:2:2:2: SHIFTR 0x55a8ac3df800 <e122092> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:2:2:2:1: VARREF 0x55a8ac1a2bc0 <e122083> {e21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:2:2:2:2: CONST 0x55a8ac1a2d10 <e122084> {e21} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h6
    1:2:3:3:3:1:3:3:3:3: SHIFTL 0x55a8ac041360 <e71558> {e33} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:3:3:3:3:1: VARREF 0x55a8ac041420 <e36930> {e33} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2: AND 0x55a8ac385300 <e110283> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:1: CONST 0x55a8ac3850b0 <e110279> {e21} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:1:3:3:3:3:2:2: SHIFTR 0x55a8ac3df9a0 <e122108> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:1:3:3:3:3:2:2:1: VARREF 0x55a8ac1a30c0 <e122099> {e21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:3:1:3:3:3:3:2:2:2: CONST 0x55a8ac1a3210 <e122100> {e21} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h6
    1:2:3:3:3:2: VARREF 0x55a8ac041660 <e37292> {e69} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: COMMENT 0x55a8ac328270 <e96864> {e29}  ALWAYS
    1:2:3: ASSIGN 0x55a8abff80b0 <e96866> {e31} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:1: CONST 0x55a8abff8170 <e43073> {e31} @dt=0x55a8ab7f3f80@(G/w64)  64'h0
    1:2:3:2: VARREF 0x55a8abff8320 <e36926> {e31} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: IF 0x55a8abffda70 <e73743> {e32}
    1:2:3:1: AND 0x55a8ac435700 <e131602> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac435470 <e131594> {e32} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55a8ac47ae60 <e137827> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55a8abffd5c0 <e137822> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2: IF 0x55a8abffeb10 <e73753> {e32}
    1:2:3:2:1: AND 0x55a8ac434120 <e131458> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac433e90 <e131450> {e32} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55a8ac47b000 <e137836> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55a8abffe660 <e137831> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2: IF 0x55a8ac002ab0 <e73793> {e32}
    1:2:3:2:2:1: AND 0x55a8ac433cf0 <e131436> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:1:1: CONST 0x55a8ac433a60 <e131428> {e32} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:2:2:1:2: CCAST 0x55a8ac47b1a0 <e137845> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:2:1:2:1: VARREF 0x55a8ac002600 <e137840> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2: IF 0x55a8ac004290 <e73808> {e32}
    1:2:3:2:2:2:1: AND 0x55a8ac4338c0 <e131414> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:1:1: CONST 0x55a8ac433630 <e131406> {e32} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:2:2:1:2: CCAST 0x55a8ac47b340 <e137854> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:2:2:1:2:1: VARREF 0x55a8ac003de0 <e137849> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2: IF 0x55a8ac006280 <e73828> {e32}
    1:2:3:2:2:2:2:1: AND 0x55a8ac386b80 <e110400> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:1: CONST 0x55a8ac386930 <e110396> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:2:2:2:1:2: NOT 0x55a8ac1a4380 <e110397> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1: SHIFTR 0x55a8ac3e01c0 <e122193> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:2:2:2:1:2:1:1: CCAST 0x55a8ac47b4e0 <e137863> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:2:2:2:1:2:1:1:1: VARREF 0x55a8ac005dd0 <e137858> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:1:2:1:2: CONST 0x55a8ac005f20 <e122184> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:2:2:2:2: ASSIGN 0x55a8ac007e70 <e85976> {e66} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:2:2:2:2:1: COND 0x55a8ac007f30 <e70912> {e66} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:2:2:2:2:1:1: AND 0x55a8ac386870 <e110387> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:2:2:2:2:1:1:1: CONST 0x55a8ac386620 <e110383> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:2:2:2:2:1:1:2: CCAST 0x55a8ac47b680 <e137873> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:2:2:2:2:1:1:2:1: VARREF 0x55a8ac0080c0 <e137867> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:2:2:2:2:2:1:2: SHIFTL 0x55a8ac3e0910 <e131394> {e66} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:2:2:2:2:1:2:1: CCAST 0x55a8ac3e0500 <e122231> {e66} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:2:2:2:2:1:2:1:1: CCAST 0x55a8ac47b820 <e137882> {e66} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:2:2:2:2:1:2:1:1:1: VARREF 0x55a8ac008630 <e137877> {e66} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:1:2:2: CONST 0x55a8ac3e0680 <e122232> {e66} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:2:2:2:2:2:1:3: CCAST 0x55a8ac3e0b70 <e122252> {e65} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:2:2:2:2:1:3:1: CCAST 0x55a8ac47b9c0 <e137891> {e65} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:2:2:2:2:1:3:1:1: VARREF 0x55a8ac0089f0 <e137886> {e65} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2:2:2:2: VARREF 0x55a8ac008b40 <e37270> {e66} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3: IF 0x55a8ac010d40 <e73848> {e32}
    1:2:3:3:1: AND 0x55a8ac4352d0 <e131580> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:1:1: CONST 0x55a8ac435040 <e131572> {e32} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55a8ac47bb60 <e137900> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55a8ac010910 <e137895> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2: IF 0x55a8ac014490 <e73883> {e32}
    1:2:3:3:2:1: AND 0x55a8ac434ea0 <e131558> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:1:1: CONST 0x55a8ac434c10 <e131550> {e32} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:2:1:2: CCAST 0x55a8ac47bd00 <e137909> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:1:2:1: VARREF 0x55a8ac013fe0 <e137904> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2: IF 0x55a8ac017430 <e73913> {e32}
    1:2:3:3:2:2:1: AND 0x55a8ac388710 <e110534> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:2:1:1: CONST 0x55a8ac3884c0 <e110530> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:2:1:2: NOT 0x55a8ac1a4440 <e110531> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1: SHIFTR 0x55a8ac3e0f70 <e122302> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:2:1:2:1:1: CCAST 0x55a8ac47bea0 <e137918> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:2:1:2:1:1:1: VARREF 0x55a8ac016fb0 <e137913> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:1:2:1:2: CONST 0x55a8ac0170d0 <e122293> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:2:2: IF 0x55a8ac01a7e0 <e85986> {e32}
    1:2:3:3:2:2:2:1: AND 0x55a8ac434a70 <e131536> {e32} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:2:1:1: CONST 0x55a8ac4347e0 <e131528> {e32} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:2:2:2:1:2: CCAST 0x55a8ac47c040 <e137927> {e32} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:2:2:2:1:2:1: VARREF 0x55a8ac01a330 <e137922> {e32} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:2: IF 0x55a8abff5410 <e73954> {e32}
    1:2:3:3:2:2:2:2:1: AND 0x55a8ac3877c0 <e110463> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:2:2:2:1:1: CONST 0x55a8ac387570 <e110459> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:2:2:2:1:2: CCAST 0x55a8ac47c1e0 <e137937> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:2:2:2:1:2:1: VARREF 0x55a8ac01b340 <e137931> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:2:2: ASSIGN 0x55a8abfee7c0 <e73960> {e52} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:2:1: SHIFTL 0x55a8ac3e1860 <e131488> {e52} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:2:1:1: CCAST 0x55a8ac3e1450 <e122357> {e52} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:2:2:1:1:1: CCAST 0x55a8ac47c380 <e137946> {e52} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:2:2:1:1:1:1: DIV 0x55a8abff5dd0 <e137941> {e52} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:2:2:2:1:1:1:1:1: VARREF 0x55a8abff5e90 <e37075> {e52} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:1:1:1:2: VARREF 0x55a8abff5950 <e37076> {e52} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:2: CONST 0x55a8ac3e15d0 <e122358> {e52} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:3:2:2:2:2:2:2: VARREF 0x55a8abff3250 <e37093> {e52} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:2: ASSIGN 0x55a8abff33b0 <e113965> {e53} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:2:1: ADD 0x55a8ac446110 <e132996> {e53} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:2:1:1: VARREF 0x55a8ac4461d0 <e37095> {e53} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:2:1:2: CCAST 0x55a8ac446330 <e122378> {e53} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:2:2:1:2:1: CCAST 0x55a8ac47c520 <e137955> {e53} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:2:2:1:2:1:1: MODDIV 0x55a8ac4463f0 <e137950> {e53} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:2:2:2:1:2:1:1:1: VARREF 0x55a8ac4464b0 <e37108> {e53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:1:2:1:1:2: VARREF 0x55a8ac4465d0 <e37109> {e53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:2:2: VARREF 0x55a8ac0392f0 <e37115> {e53} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3: ASSIGN 0x55a8ac039410 <e73962> {e48} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:3:1: SHIFTL 0x55a8ac3e1f90 <e131509> {e48} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:3:1:1: CCAST 0x55a8ac3e1b80 <e122398> {e48} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:2:3:1:1:1: CCAST 0x55a8ac47c6c0 <e137965> {e48} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:2:3:1:1:1:1: DIVS 0x55a8ac039590 <e137959> {e48} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:3:2:2:2:2:3:1:1:1:1:1: VARREF 0x55a8ac039650 <e37032> {e48} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:1:1:1:2: VARREF 0x55a8ac039770 <e37033> {e48} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:2: CONST 0x55a8ac3e1d00 <e122399> {e48} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:3:2:2:2:2:3:2: VARREF 0x55a8ac039a00 <e37050> {e48} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3: ASSIGN 0x55a8ac039b20 <e113982> {e49} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:3:1: ADD 0x55a8ac4467b0 <e132998> {e49} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:2:3:1:1: VARREF 0x55a8ac446870 <e37052> {e49} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:2:3:1:2: CCAST 0x55a8ac4469d0 <e122419> {e49} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:2:3:1:2:1: CCAST 0x55a8ac47c860 <e137975> {e49} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:2:3:1:2:1:1: MODDIVS 0x55a8ac446a90 <e137969> {e49} @dt=0x55a8abad10a0@(G/sw32)
    1:2:3:3:2:2:2:2:3:1:2:1:1:1: VARREF 0x55a8ac446b50 <e37065> {e49} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:1:2:1:1:2: VARREF 0x55a8ac446ca0 <e37066> {e49} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:2:3:2: VARREF 0x55a8ac03a180 <e37072> {e49} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:3:2:2:2:3: ASSIGN 0x55a8ac03a2a0 <e73964> {e46} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1: COND 0x55a8ac03a360 <e71223> {e46} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1:1: AND 0x55a8ac3880f0 <e110508> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:2:2:2:3:1:1:1: CONST 0x55a8ac387ea0 <e110504> {e32} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:1:2: CCAST 0x55a8ac47ca00 <e137985> {e32} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:1:2:1: VARREF 0x55a8ac03a4f0 <e137979> {e32} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3:3:2:2:2:3:1:2: MUL 0x55a8ac03a8f0 <e71220> {e46} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1:2:1: CCAST 0x55a8ac3e2450 <e122445> {e24} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:2:1:1: CCAST 0x55a8ac47cba0 <e137994> {e24} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:2:1:1:1: VARREF 0x55a8ac1a3bb0 <e137989> {e24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:2:2: CCAST 0x55a8ac3e2510 <e122454> {e25} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:2:2:1: CCAST 0x55a8ac47cd40 <e138003> {e25} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:2:2:1:1: VARREF 0x55a8ac1a4230 <e137998> {e25} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3: MULS 0x55a8ac03abf0 <e71221> {e45} @dt=0x55a8ababab50@(G/sw64)
    1:2:3:3:2:2:2:3:1:3:1: OR 0x55a8ac3e2de0 <e122512> {e22} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1:3:1:1: SHIFTL 0x55a8ac3e2c40 <e122508> {e22} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1:3:1:1:1: CCAST 0x55a8ac3e2830 <e122500> {e22} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:1:1:1:1: CCAST 0x55a8ac47d080 <e138021> {e22} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1: NEGATE 0x55a8ac3e2770 <e138016> {e22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1: CCAST 0x55a8ac47cee0 <e138012> {e22} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1: AND 0x55a8ac387ad0 <e138007> {e22} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:1: CONST 0x55a8ac387880 <e110476> {e22} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:2: SHIFTR 0x55a8ac3e25d0 <e122469> {e22} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:2:1: VARREF 0x55a8ac1dcc60 <e122460> {e22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:1:1:1:1:1:1:1:2:2: CONST 0x55a8ac1dcd80 <e122461> {e22} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h1f
    1:2:3:3:2:2:2:3:1:3:1:1:2: CONST 0x55a8ac3e29b0 <e122501> {e22} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:3:2:2:2:3:1:3:1:2: CCAST 0x55a8ac3e28f0 <e122509> {e22} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:1:2:1: CCAST 0x55a8ac47d220 <e138030> {e22} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:1:2:1:1: VARREF 0x55a8ac1dd1d0 <e138025> {e22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:2: OR 0x55a8ac3e36b0 <e122570> {e23} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1:3:2:1: SHIFTL 0x55a8ac3e3510 <e122566> {e23} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:3:2:2:2:3:1:3:2:1:1: CCAST 0x55a8ac3e3100 <e122558> {e23} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:2:1:1:1: CCAST 0x55a8ac47d560 <e138048> {e23} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1: NEGATE 0x55a8ac3e3040 <e138043> {e23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1: CCAST 0x55a8ac47d3c0 <e138039> {e23} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1: AND 0x55a8ac387de0 <e138034> {e23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:1: CONST 0x55a8ac387b90 <e110491> {e23} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:2: SHIFTR 0x55a8ac3e2ea0 <e122527> {e23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:2:1: VARREF 0x55a8ac1dde20 <e122518> {e23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:1:3:2:1:1:1:1:1:1:2:2: CONST 0x55a8ac1ddf40 <e122519> {e23} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h1f
    1:2:3:3:2:2:2:3:1:3:2:1:2: CONST 0x55a8ac3e3280 <e122559> {e23} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:3:2:2:2:3:1:3:2:2: CCAST 0x55a8ac3e31c0 <e122567> {e23} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:3:2:2:2:3:1:3:2:2:1: CCAST 0x55a8ac47d700 <e138057> {e23} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:3:2:2:2:3:1:3:2:2:1:1: VARREF 0x55a8ac1de390 <e138052> {e23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:3:2:2:2:3:2: VARREF 0x55a8ac03aef0 <e37029> {e46} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: ASSIGN 0x55a8abffe350 <e73967> {e71} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: CCAST 0x55a8ac3e3910 <e122588> {e71} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:1:1: SHIFTR 0x55a8ac3e3770 <e122585> {e71} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:1:1:1: VARREF 0x55a8ac041850 <e122576> {e71} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:1:1:2: CONST 0x55a8ac041970 <e122577> {e71} @dt=0x55a8ac36a620@(G/swu32/6)  6'h20
    1:2:3:2: VARREF 0x55a8ac041c50 <e37306> {e71} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [LV] => VAR 0x55a8abc17c80 <e36020> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3: ASSIGN 0x55a8ac041d70 <e73968> {e72} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: CCAST 0x55a8ac3e3b70 <e122607> {e72} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:1:1: VARREF 0x55a8ac041f00 <e131610> {e72} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3:2: VARREF 0x55a8ac042300 <e37320> {e72} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [LV] => VAR 0x55a8abc17e00 <e36021> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2: CFUNC 0x55a8ac33f3e0 <e101853> {l19}  _multiclk__TOP__9 [STATICU]
    1:2:3: ASSIGNW 0x55a8abd8b6b0 <e95657> {l19} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: ARRAYSEL 0x55a8abd8b770 <e38676> {l19} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: VARREF 0x55a8abd8b830 <e27072> {l19} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: AND 0x55a8ac389350 <e110590> {c60} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:1: CONST 0x55a8ac389100 <e110586> {c60} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:2:2: SHIFTR 0x55a8ac3e3c30 <e122623> {c60} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:2:1: VARREF 0x55a8ac1c4090 <e122614> {c60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x55a8ac1c41e0 <e122615> {c60} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:2: VARREF 0x55a8abd8ba70 <e38677> {l19} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [LV] => VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: ASSIGNW 0x55a8abd8bb90 <e95660> {l20} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: ARRAYSEL 0x55a8abd8bc50 <e38680> {l20} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: VARREF 0x55a8abd8bd10 <e27096> {l20} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3:1:2: AND 0x55a8ac389660 <e110605> {c63} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:1: CONST 0x55a8ac389410 <e110601> {c63} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:2:2: SHIFTR 0x55a8ac3e3dd0 <e122639> {c63} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:2:1: VARREF 0x55a8ac14eca0 <e122630> {c63} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2: CONST 0x55a8ac14edf0 <e122631> {c63} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55a8abd8bf50 <e38681> {l20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [LV] => VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: CFUNC 0x55a8ac33f7f0 <e101855> {f23}  _sequent__TOP__10 [STATICU]
    1:2:3: COMMENT 0x55a8ac2f5c00 <e96921> {f23}  ALWAYS
    1:2:3: ASSIGN 0x55a8abd9ca20 <e110609> {f24} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1: AND 0x55a8ac389970 <e110622> {f24} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1:1: CONST 0x55a8ac389720 <e110618> {f24} @dt=0x55a8ab701890@(G/w32)  32'h3f
    1:2:3:1:2: SHIFTR 0x55a8ac3e3f70 <e122655> {f24} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1:2:1: VARREF 0x55a8abd9cbb0 <e122646> {f24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x55a8abd9ccd0 <e122647> {f24} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h1a
    1:2:3:2: VARREF 0x55a8abd9cfb0 <e110608> {f24} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [LV] => VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3: ASSIGN 0x55a8abd9d0d0 <e110626> {f25} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1: AND 0x55a8ac389c80 <e110639> {f25} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1: CONST 0x55a8ac389a30 <e110635> {f25} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:2: SHIFTR 0x55a8ac3e4110 <e122671> {f25} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:1: VARREF 0x55a8abd9d260 <e122662> {f25} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2: CONST 0x55a8abd9d380 <e122663> {f25} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55a8abd9d660 <e110625> {f25} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [LV] => VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3: ASSIGN 0x55a8abd9d780 <e110643> {f26} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1: AND 0x55a8ac389f90 <e110656> {f26} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:1:1: CONST 0x55a8ac389d40 <e110652> {f26} @dt=0x55a8ab701890@(G/w32)  32'h3f
    1:2:3:1:2: VARREF 0x55a8abd9d910 <e131617> {f26} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: VARREF 0x55a8abd9dd10 <e110642> {f26} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [LV] => VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3: IF 0x55a8abf225f0 <e62895> {f27}
    1:2:3:1: AND 0x55a8ac43aef0 <e132175> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac43ac60 <e132167> {f27} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:1:2: CCAST 0x55a8ac47d8a0 <e138066> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:1:2:1: VARREF 0x55a8abf21a70 <e138061> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2: IF 0x55a8abf219a0 <e62858> {f27}
    1:2:3:2:1: AND 0x55a8ac437450 <e131797> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac4371c0 <e131789> {f27} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:2:1:2: CCAST 0x55a8ac47da40 <e138075> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:1:2:1: VARREF 0x55a8abf20e20 <e138070> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:2: ASSIGN 0x55a8abf1e4d0 <e110663> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8abf1e590 <e110661> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8abf1e700 <e110662> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8abf1e820 <e110666> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8abf1e8e0 <e110664> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8abf1ea50 <e110665> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8abf1eb70 <e110669> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8abf1ec30 <e110667> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8abf1eda0 <e110668> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8abf1eec0 <e110672> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:2:1: CONST 0x55a8abf1ef80 <e110670> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:2:2: VARREF 0x55a8abf1f0f0 <e110671> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8abf1f210 <e110675> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:2:1: CONST 0x55a8abf1f2d0 <e110673> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:2:2: VARREF 0x55a8abf1f440 <e110674> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8abf1f560 <e110678> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8abf1f620 <e110676> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8abf1f790 <e110677> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8abf1f8b0 <e110681> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8abf1f970 <e110679> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8abf1fae0 <e110680> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8abf1fc00 <e110684> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8abfd2c40 <e110682> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8abf1fde0 <e110683> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8abf1ff40 <e110687> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:2:1: CONST 0x55a8abf20000 <e110685> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:2:2: VARREF 0x55a8abf20170 <e110686> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8abf202c0 <e110690> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8abf20380 <e110688> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8abf20530 <e110689> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8abf206a0 <e110693> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8abf20760 <e110691> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8abf20910 <e110692> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:2: ASSIGN 0x55a8abf20a60 <e110696> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CONST 0x55a8abf20b20 <e110694> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2:2: VARREF 0x55a8abf20cd0 <e110695> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3: IF 0x55a8abf1e400 <e62825> {f27}
    1:2:3:2:3:1: AND 0x55a8ac437020 <e131775> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1:1: CONST 0x55a8ac436d90 <e131767> {f27} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:2:3:1:2: CCAST 0x55a8ac47dbe0 <e138084> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:1:2:1: VARREF 0x55a8abf1d980 <e138079> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2: IF 0x55a8abf1d8b0 <e62792> {f27}
    1:2:3:2:3:2:1: AND 0x55a8ac435f60 <e131666> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:2:1:1: CONST 0x55a8ac435cd0 <e131658> {f27} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:3:2:1:2: CCAST 0x55a8ac47dd80 <e138093> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:2:1:2:1: VARREF 0x55a8abf1ce30 <e138088> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8abf1a6c0 <e110703> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8abf1a780 <e110701> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8abf1a8f0 <e110702> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8abf1aa10 <e110706> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8abf1aad0 <e110704> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8abf1ac40 <e110705> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8abf1ad60 <e110709> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8abf1ae20 <e110707> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8abf1af90 <e110708> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8abf1b0b0 <e110712> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:2:1: CONST 0x55a8abf1b170 <e110710> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8abf1b2e0 <e110711> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8abf1b400 <e110715> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:2:1: CONST 0x55a8abf1b4c0 <e110713> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8abf1b630 <e110714> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8abf1b750 <e110718> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8abf1b810 <e110716> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8abf1b980 <e110717> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8abf1baa0 <e110721> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8abf1bb60 <e110719> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8abf1bcd0 <e110720> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8abf1bdf0 <e110724> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8abfd2db0 <e110722> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8abf1bfd0 <e110723> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8abf1c0f0 <e110727> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:2:2:1: CONST 0x55a8abf1c1b0 <e110725> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8abf1c320 <e110726> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8abf1c440 <e110730> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8abf1c500 <e110728> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8abf1c670 <e110729> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8abf1c790 <e110733> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8abf1c850 <e110731> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8abf1c9c0 <e110732> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:2: ASSIGN 0x55a8abf1cae0 <e110736> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:2:1: CONST 0x55a8abf1cba0 <e110734> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:2:2: VARREF 0x55a8abf1cd10 <e110735> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3: IF 0x55a8abf1a5f0 <e62759> {f27}
    1:2:3:2:3:2:3:1: AND 0x55a8ac435b30 <e131644> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:2:3:1:1: CONST 0x55a8ac4358a0 <e131636> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:3:2:3:1:2: CCAST 0x55a8ac47df20 <e138102> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:2:3:1:2:1: VARREF 0x55a8abf19b70 <e138097> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2: IF 0x55a8abf17330 <e62726> {f27}
    1:2:3:2:3:2:3:2:1: AND 0x55a8ac38a2a0 <e110825> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:2:3:2:1:1: CONST 0x55a8ac38a050 <e110821> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:2:3:2:1:2: CCAST 0x55a8ac47e0c0 <e138112> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:2:3:2:1:2:1: VARREF 0x55a8abf168b0 <e138106> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8abf14140 <e110743> {f335} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8abf14200 <e110741> {f335} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8abf14370 <e110742> {f335} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8abf14490 <e110746> {f336} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8abf14550 <e110744> {f336} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8abf146c0 <e110745> {f336} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8abf147e0 <e110749> {f337} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8abf148a0 <e110747> {f337} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8abf14a10 <e110748> {f337} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8abf14b30 <e110752> {f338} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8abf14bf0 <e110750> {f338} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8abf14d60 <e110751> {f338} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8abf14e80 <e110755> {f339} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8abf14f40 <e110753> {f339} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8abf150b0 <e110754> {f339} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8abf151d0 <e110758> {f340} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8abf15290 <e110756> {f340} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8abf15400 <e110757> {f340} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8abf15520 <e110761> {f341} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8abf155e0 <e110759> {f341} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8abf15750 <e110760> {f341} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8abf15870 <e110764> {f342} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8abfd3020 <e110762> {f341} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8abf15a50 <e110763> {f342} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8abf15b70 <e110767> {f343} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8abf15c30 <e110765> {f343} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h21
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8abf15da0 <e110766> {f343} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8abf15ec0 <e110770> {f344} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8abf15f80 <e110768> {f344} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8abf160f0 <e110769> {f344} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8abf16210 <e110773> {f345} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8abf162d0 <e110771> {f345} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8abf16440 <e110772> {f345} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:2:2: ASSIGN 0x55a8abf16560 <e110776> {f346} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:2:1: CONST 0x55a8abf16620 <e110774> {f346} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:2:2: VARREF 0x55a8abf16790 <e110775> {f346} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8abf119d0 <e110779> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8abf11a90 <e110777> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8abf11c00 <e110778> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8abf11d20 <e110782> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8abf11de0 <e110780> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8abf11f50 <e110781> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8abf12070 <e110785> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8abf12130 <e110783> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8abf122a0 <e110784> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8abf123c0 <e110788> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8abf12480 <e110786> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8abf125f0 <e110787> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8abf12710 <e110791> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8abf127d0 <e110789> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8abf12940 <e110790> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8abf12a60 <e110794> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8abf12b20 <e110792> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8abf12c90 <e110793> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8abf12db0 <e110797> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8abf12e70 <e110795> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8abf12fe0 <e110796> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8abf13100 <e110800> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8abfd33b0 <e110798> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8abf132e0 <e110799> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8abf13400 <e110803> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8abf134c0 <e110801> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8abf13630 <e110802> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8abf13750 <e110806> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8abf13810 <e110804> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8abf13980 <e110805> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8abf13aa0 <e110809> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8abf13b60 <e110807> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8abf13cd0 <e110808> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:2:3: ASSIGN 0x55a8abf13df0 <e110812> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:2:3:1: CONST 0x55a8abf13eb0 <e110810> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:2:3:2: VARREF 0x55a8abf14020 <e110811> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8abf17400 <e110828> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8abf174c0 <e110826> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8abf17630 <e110827> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8abf17750 <e110831> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8abf17810 <e110829> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8abf17980 <e110830> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8abf17aa0 <e110834> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8abf17b60 <e110832> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8abf17cd0 <e110833> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8abf17df0 <e110837> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8abf17eb0 <e110835> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8abf18020 <e110836> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8abf18140 <e110840> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8abf18200 <e110838> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8abf18370 <e110839> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8abf18490 <e110843> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8abf18550 <e110841> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8abf186c0 <e110842> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8abf187e0 <e110846> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8abf188a0 <e110844> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8abf18a10 <e110845> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8abf18b30 <e110849> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8abfd3ab0 <e110847> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8abf18d10 <e110848> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8abf18e30 <e110852> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8abf18ef0 <e110850> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8abf19060 <e110851> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8abf19180 <e110855> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8abf19240 <e110853> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8abf193b0 <e110854> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8abf194d0 <e110858> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8abf19590 <e110856> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8abf19700 <e110857> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:2:3:3: ASSIGN 0x55a8abf19820 <e110861> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:2:3:3:1: CONST 0x55a8abf198e0 <e110859> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:2:3:3:2: VARREF 0x55a8abf19a50 <e110860> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3: IF 0x55a8abf11900 <e62693> {f27}
    1:2:3:2:3:3:1: AND 0x55a8ac436bf0 <e131753> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:3:1:1: CONST 0x55a8ac436960 <e131745> {f27} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:3:3:1:2: CCAST 0x55a8ac47e260 <e138121> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:3:1:2:1: VARREF 0x55a8abf10e80 <e138116> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2: IF 0x55a8abf10db0 <e62660> {f27}
    1:2:3:2:3:3:2:1: AND 0x55a8ac436390 <e131695> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:3:2:1:1: CONST 0x55a8ac436100 <e131687> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:3:3:2:1:2: CCAST 0x55a8ac47e400 <e138130> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:3:2:1:2:1: VARREF 0x55a8abf10330 <e138125> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8abf0dbc0 <e110894> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8abf0dc80 <e110892> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8abf0ddf0 <e110893> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8abf0df10 <e110897> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8abf0dfd0 <e110895> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8abf0e140 <e110896> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8abf0e260 <e110900> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8abf0e320 <e110898> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8abf0e490 <e110899> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8abf0e5b0 <e110903> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8abf0e670 <e110901> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8abf0e7e0 <e110902> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8abf0e900 <e110906> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8abf0e9c0 <e110904> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8abf0eb30 <e110905> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8abf0ec50 <e110909> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8abf0ed10 <e110907> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8abf0ee80 <e110908> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8abf0efa0 <e110912> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8abf0f060 <e110910> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8abf0f1d0 <e110911> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8abf0f2f0 <e110915> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8abfd4140 <e110913> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8abf0f4d0 <e110914> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8abf0f5f0 <e110918> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8abf0f6b0 <e110916> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8abf0f820 <e110917> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8abf0f940 <e110921> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8abf0fa00 <e110919> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8abf0fb70 <e110920> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8abf0fc90 <e110924> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8abf0fd50 <e110922> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8abf0fec0 <e110923> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:2:2: ASSIGN 0x55a8abf0ffe0 <e110927> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:2:1: CONST 0x55a8abf100a0 <e110925> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:2:2: VARREF 0x55a8abf10210 <e110926> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:2:3: IF 0x55a8abf0daf0 <e62627> {f27}
    1:2:3:2:3:3:2:3:1: AND 0x55a8ac38abd0 <e111008> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:3:2:3:1:1: CONST 0x55a8ac38a980 <e111004> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:3:2:3:1:2: CCAST 0x55a8ac47e5a0 <e138140> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:3:2:3:1:2:1: VARREF 0x55a8abf0d070 <e138134> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8abf0a900 <e110932> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8abf0a9c0 <e110930> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8abf0ab30 <e110931> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8abf0ac50 <e110935> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8abf0ad10 <e110933> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8abf0ae80 <e110934> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8abf0afa0 <e110938> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8abf0b060 <e110936> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8abf0b1d0 <e110937> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8abf0b2f0 <e110941> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8abf0b3b0 <e110939> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8abf0b520 <e110940> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8abf0b640 <e110944> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8abf0b700 <e110942> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8abf0b870 <e110943> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8abf0b990 <e110947> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8abf0ba50 <e110945> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8abf0bbc0 <e110946> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8abf0bce0 <e110950> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8abf0bda0 <e110948> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8abf0bf10 <e110949> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8abf0c030 <e110953> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8abfd42b0 <e110951> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8abf0c210 <e110952> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8abf0c330 <e110956> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8abf0c3f0 <e110954> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8abf0c560 <e110955> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8abf0c680 <e110959> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8abf0c740 <e110957> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8abf0c8b0 <e110958> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8abf0c9d0 <e110962> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8abf0ca90 <e110960> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8abf0cc00 <e110961> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:2:3:2: ASSIGN 0x55a8abf0cd20 <e110965> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:2:1: CONST 0x55a8abf0cde0 <e110963> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:2:2: VARREF 0x55a8abf0cf50 <e110964> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8abf08830 <e110968> {f319} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8abf088f0 <e110966> {f319} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8abf08a60 <e110967> {f319} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8abf08b80 <e110971> {f320} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8abf08c40 <e110969> {f320} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8abf08db0 <e110970> {f320} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8abf08ed0 <e110974> {f321} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8abf08f90 <e110972> {f321} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8abf09100 <e110973> {f321} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8abf09220 <e110977> {f322} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8abf092e0 <e110975> {f322} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8abf09450 <e110976> {f322} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8abf09570 <e110980> {f323} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8abf09630 <e110978> {f323} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8abf097a0 <e110979> {f323} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8abf098c0 <e110983> {f324} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8abf09980 <e110981> {f324} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8abf09af0 <e110982> {f324} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8abf09c10 <e110986> {f325} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8abf09cd0 <e110984> {f325} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8abf09e40 <e110985> {f325} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8abf09f60 <e110989> {f326} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8abfd4420 <e110987> {f325} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8abf0a140 <e110988> {f326} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8abf0a260 <e110992> {f327} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8abf0a320 <e110990> {f327} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h21
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8abf0a490 <e110991> {f327} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:2:3:3: ASSIGN 0x55a8abf0a5b0 <e110995> {f328} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:2:3:3:1: CONST 0x55a8abf0a670 <e110993> {f328} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:2:3:3:2: VARREF 0x55a8abf0a7e0 <e110994> {f328} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3: IF 0x55a8abf08760 <e62594> {f27}
    1:2:3:2:3:3:3:1: AND 0x55a8ac4367c0 <e131731> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:3:3:1:1: CONST 0x55a8ac436530 <e131723> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:3:3:3:1:2: CCAST 0x55a8ac47e740 <e138149> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:2:3:3:3:1:2:1: VARREF 0x55a8abf07ce0 <e138144> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:2: IF 0x55a8abf07c10 <e62561> {f27}
    1:2:3:2:3:3:3:2:1: AND 0x55a8ac38b1f0 <e111104> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:3:3:2:1:1: CONST 0x55a8ac38afa0 <e111100> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:3:3:2:1:2: CCAST 0x55a8ac47e8e0 <e138159> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:3:3:2:1:2:1: VARREF 0x55a8abf07190 <e138153> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8abf050c0 <e111028> {f306} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8abf05180 <e111026> {f306} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8abf052f0 <e111027> {f306} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8abf05410 <e111031> {f307} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8abf054d0 <e111029> {f307} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8abf05640 <e111030> {f307} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8abf05760 <e111034> {f308} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8abf05820 <e111032> {f308} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8abf05990 <e111033> {f308} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8abf05ab0 <e111037> {f309} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8abf05b70 <e111035> {f309} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8abf05ce0 <e111036> {f309} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8abf05e00 <e111040> {f310} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8abf05ec0 <e111038> {f310} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8abf06030 <e111039> {f310} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8abf06150 <e111043> {f311} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8abf06210 <e111041> {f311} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8abf06380 <e111042> {f311} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8abf064a0 <e111046> {f312} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8abf06560 <e111044> {f312} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8abf066d0 <e111045> {f312} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8abf067f0 <e111049> {f313} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8abfd4860 <e111047> {f312} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8abf069d0 <e111048> {f313} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8abf06af0 <e111052> {f314} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8abf06bb0 <e111050> {f314} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h21
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8abf06d20 <e111051> {f314} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:2:2: ASSIGN 0x55a8abf06e40 <e111055> {f315} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:2:1: CONST 0x55a8abf06f00 <e111053> {f315} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:2:2: VARREF 0x55a8abf07070 <e111054> {f315} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8abf02950 <e111058> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8abf02a10 <e111056> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8abf02b80 <e111057> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8abf02ca0 <e111061> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8abf02d60 <e111059> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8abf02ed0 <e111060> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8abf02ff0 <e111064> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8abf030b0 <e111062> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8abf03220 <e111063> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8abf03340 <e111067> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8abf03400 <e111065> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8abf03570 <e111066> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8abf03690 <e111070> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8abf03750 <e111068> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8abf038c0 <e111069> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8abf039e0 <e111073> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8abf03aa0 <e111071> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8abf03c10 <e111072> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8abf03d30 <e111076> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8abf03df0 <e111074> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8abf03f60 <e111075> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8abf04080 <e111079> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8abfd49d0 <e111077> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8abf04260 <e111078> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8abf04380 <e111082> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8abf04440 <e111080> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8abf045b0 <e111081> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8abf046d0 <e111085> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8abf04790 <e111083> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8abf04900 <e111084> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8abf04a20 <e111088> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8abf04ae0 <e111086> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8abf04c50 <e111087> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:2:3:3:3:2:3: ASSIGN 0x55a8abf04d70 <e111091> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:2:3:1: CONST 0x55a8abf04e30 <e111089> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:2:3:2: VARREF 0x55a8abf04fa0 <e111090> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:3:3:3:3: IF 0x55a8abf02880 <e62528> {f27}
    1:2:3:2:3:3:3:3:1: AND 0x55a8ac38b500 <e111179> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:2:3:3:3:3:1:1: CONST 0x55a8ac38b2b0 <e111175> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:3:3:3:3:1:2: CCAST 0x55a8ac47ea80 <e138169> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:3:3:3:3:1:2:1: VARREF 0x55a8abf01e00 <e138163> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8abeffd30 <e111109> {f293} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8abeffdf0 <e111107> {f293} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8abefff60 <e111108> {f293} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8abf00080 <e111112> {f294} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8abf00140 <e111110> {f294} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8abf002b0 <e111111> {f294} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8abf003d0 <e111115> {f295} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8abf00490 <e111113> {f295} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8abf00600 <e111114> {f295} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8abf00720 <e111118> {f296} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8abf007e0 <e111116> {f296} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8abf00950 <e111117> {f296} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8abf00a70 <e111121> {f297} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8abf00b30 <e111119> {f297} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8abf00ca0 <e111120> {f297} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8abf00dc0 <e111124> {f298} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8abf00e80 <e111122> {f298} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8abf00ff0 <e111123> {f298} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8abf01110 <e111127> {f299} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8abf011d0 <e111125> {f299} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8abf01340 <e111126> {f299} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8abf01460 <e111130> {f300} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8abfd4b90 <e111128> {f299} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8abf01640 <e111129> {f300} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8abf01760 <e111133> {f301} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8abf01820 <e111131> {f301} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h21
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8abf01990 <e111132> {f301} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:3:2: ASSIGN 0x55a8abf01ab0 <e111136> {f302} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:2:1: CONST 0x55a8abf01b70 <e111134> {f302} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:2:2: VARREF 0x55a8abf01ce0 <e111135> {f302} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8abefdc60 <e111139> {f281} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8abefdd20 <e111137> {f281} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8abefde90 <e111138> {f281} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8abefdfb0 <e111142> {f282} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8abefe070 <e111140> {f282} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8abefe1e0 <e111141> {f282} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8abefe300 <e111145> {f283} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8abefe3c0 <e111143> {f283} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8abefe530 <e111144> {f283} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8abefe650 <e111148> {f284} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8abefe710 <e111146> {f284} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8abefe880 <e111147> {f284} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8abefe9a0 <e111151> {f285} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8abefea60 <e111149> {f285} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8abefebd0 <e111150> {f285} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8abefecf0 <e111154> {f286} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8abefedb0 <e111152> {f286} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8abefef20 <e111153> {f286} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8abeff040 <e111157> {f287} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8abeff100 <e111155> {f287} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8abeff270 <e111156> {f287} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8abeff390 <e111160> {f288} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8abfd4d00 <e111158> {f287} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8abeff570 <e111159> {f288} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8abeff690 <e111163> {f289} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8abeff750 <e111161> {f289} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h20
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8abeff8c0 <e111162> {f289} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:2:3:3:3:3:3: ASSIGN 0x55a8abeff9e0 <e111166> {f290} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:3:3:3:3:3:1: CONST 0x55a8abeffaa0 <e111164> {f290} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:3:3:3:3:3:2: VARREF 0x55a8abeffc10 <e111165> {f290} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3: IF 0x55a8abefdb90 <e62495> {f27}
    1:2:3:3:1: AND 0x55a8ac43aac0 <e132153> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:1:1: CONST 0x55a8ac43a830 <e132145> {f27} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:1:2: CCAST 0x55a8ac47ec20 <e138178> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:1:2:1: VARREF 0x55a8abefd110 <e138173> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:2: ASSIGN 0x55a8abefa9a0 <e111236> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8abefaa60 <e111234> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8abefabd0 <e111235> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8abefacf0 <e111239> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8abefadb0 <e111237> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8abefaf20 <e111238> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8abefb040 <e111242> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8abefb100 <e111240> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8abefb270 <e111241> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8abefb390 <e111245> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:2:1: CONST 0x55a8abefb450 <e111243> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:2:2: VARREF 0x55a8abefb5c0 <e111244> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8abefb6e0 <e111248> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:2:1: CONST 0x55a8abefb7a0 <e111246> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:2:2: VARREF 0x55a8abefb910 <e111247> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8abefba30 <e111251> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8abefbaf0 <e111249> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8abefbc60 <e111250> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8abefbd80 <e111254> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8abefbe40 <e111252> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8abefbfb0 <e111253> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8abefc0d0 <e111257> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8abfd5140 <e111255> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8abefc2b0 <e111256> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8abefc3d0 <e111260> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:2:1: CONST 0x55a8abefc490 <e111258> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:3:2:2: VARREF 0x55a8abefc600 <e111259> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8abefc720 <e111263> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8abefc7e0 <e111261> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8abefc950 <e111262> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8abefca70 <e111266> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8abefcb30 <e111264> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8abefcca0 <e111265> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8abefcdc0 <e111269> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8abefce80 <e111267> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8abefcff0 <e111268> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3: IF 0x55a8abefa8d0 <e62462> {f27}
    1:2:3:3:3:1: AND 0x55a8ac43a690 <e132131> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:1: CONST 0x55a8ac43a400 <e132123> {f27} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:3:1:2: CCAST 0x55a8ac47edc0 <e138187> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:1:2:1: VARREF 0x55a8abef9e50 <e138182> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2: IF 0x55a8abef9d80 <e62429> {f27}
    1:2:3:3:3:2:1: AND 0x55a8ac4380e0 <e131891> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:2:1:1: CONST 0x55a8ac437e50 <e131883> {f27} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:3:2:1:2: CCAST 0x55a8ac47ef60 <e138196> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:2:1:2:1: VARREF 0x55a8abef9300 <e138191> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2: IF 0x55a8abef9230 <e62396> {f27}
    1:2:3:3:3:2:2:1: AND 0x55a8ac437880 <e131833> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:2:2:1:1: CONST 0x55a8ac4375f0 <e131825> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:2:2:1:2: CCAST 0x55a8ac47f100 <e138205> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:2:2:1:2:1: VARREF 0x55a8abef87b0 <e138200> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2: IF 0x55a8abef86e0 <e62363> {f27}
    1:2:3:3:3:2:2:2:1: AND 0x55a8ac38c570 <e111362> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:2:2:2:1:1: CONST 0x55a8ac38c2e0 <e111358> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:2:2:2:1:2: CCAST 0x55a8ac47f2a0 <e138215> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:2:2:2:1:2:1: VARREF 0x55a8abef7c60 <e138209> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8abef54f0 <e111280> {f265} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8abef55b0 <e111278> {f265} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8abef5720 <e111279> {f265} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8abef5840 <e111283> {f266} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8abef5900 <e111281> {f266} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8abef5a70 <e111282> {f266} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8abef5b90 <e111286> {f267} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8abef5c50 <e111284> {f267} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8abef5dc0 <e111285> {f267} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8abef5ee0 <e111289> {f268} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8abef5fa0 <e111287> {f268} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8abef6110 <e111288> {f268} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8abef6230 <e111292> {f269} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8abef62f0 <e111290> {f269} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8abef6460 <e111291> {f269} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8abef6580 <e111295> {f270} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8abef6640 <e111293> {f270} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8abef67b0 <e111294> {f270} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8abef68d0 <e111298> {f271} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8abef6990 <e111296> {f271} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8abef6b00 <e111297> {f271} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8abef6c20 <e111301> {f272} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8abfd52b0 <e111299> {f271} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8abef6e00 <e111300> {f272} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8abef6f20 <e111304> {f273} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8abef6fe0 <e111302> {f273} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8abef7150 <e111303> {f273} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8abef7270 <e111307> {f274} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8abef7330 <e111305> {f274} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8abef74a0 <e111306> {f274} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8abef75c0 <e111310> {f275} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8abef7680 <e111308> {f275} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8abef77f0 <e111309> {f275} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:2:2: ASSIGN 0x55a8abef7910 <e111313> {f276} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:2:1: CONST 0x55a8abef79d0 <e111311> {f276} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:2:2: VARREF 0x55a8abef7b40 <e111312> {f276} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8abef2d80 <e111316> {f251} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8abef2e40 <e111314> {f251} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8abef2fb0 <e111315> {f251} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8abef30d0 <e111319> {f252} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8abef3190 <e111317> {f252} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8abef3300 <e111318> {f252} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8abef3420 <e111322> {f253} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8abef34e0 <e111320> {f253} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8abef3650 <e111321> {f253} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8abef3770 <e111325> {f254} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8abef3830 <e111323> {f254} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8abef39a0 <e111324> {f254} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8abef3ac0 <e111328> {f255} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8abef3b80 <e111326> {f255} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8abef3cf0 <e111327> {f255} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8abef3e10 <e111331> {f256} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8abef3ed0 <e111329> {f256} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8abef4040 <e111330> {f256} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8abef4160 <e111334> {f257} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8abef4220 <e111332> {f257} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8abef4390 <e111333> {f257} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8abef44b0 <e111337> {f258} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8abfd5420 <e111335> {f257} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8abef4690 <e111336> {f258} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8abef47b0 <e111340> {f259} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8abef4870 <e111338> {f259} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h26
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8abef49e0 <e111339> {f259} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8abef4b00 <e111343> {f260} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8abef4bc0 <e111341> {f260} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8abef4d30 <e111342> {f260} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8abef4e50 <e111346> {f261} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8abef4f10 <e111344> {f261} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8abef5080 <e111345> {f261} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:2:3: ASSIGN 0x55a8abef51a0 <e111349> {f262} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:2:3:1: CONST 0x55a8abef5260 <e111347> {f262} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:2:3:2: VARREF 0x55a8abef53d0 <e111348> {f262} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:3: IF 0x55a8abef2cb0 <e62330> {f27}
    1:2:3:3:3:2:2:3:1: AND 0x55a8ac38c8c0 <e111449> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:2:2:3:1:1: CONST 0x55a8ac38c630 <e111445> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:2:2:3:1:2: CCAST 0x55a8ac47f440 <e138225> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:2:2:3:1:2:1: VARREF 0x55a8abef2230 <e138219> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8abeefac0 <e111367> {f237} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8abeefb80 <e111365> {f237} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8abeefcf0 <e111366> {f237} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8abeefe10 <e111370> {f238} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8abeefed0 <e111368> {f238} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8abef0040 <e111369> {f238} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8abef0160 <e111373> {f239} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8abef0220 <e111371> {f239} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8abef0390 <e111372> {f239} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8abef04b0 <e111376> {f240} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8abef0570 <e111374> {f240} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8abef06e0 <e111375> {f240} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8abef0800 <e111379> {f241} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8abef08c0 <e111377> {f241} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8abef0a30 <e111378> {f241} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8abef0b50 <e111382> {f242} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8abef0c10 <e111380> {f242} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8abef0d80 <e111381> {f242} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8abef0ea0 <e111385> {f243} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8abef0f60 <e111383> {f243} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8abef10d0 <e111384> {f243} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8abef11f0 <e111388> {f244} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8abfd5590 <e111386> {f243} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8abef13d0 <e111387> {f244} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8abef14f0 <e111391> {f245} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8abef15b0 <e111389> {f245} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h25
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8abef1720 <e111390> {f245} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8abef1840 <e111394> {f246} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8abef1900 <e111392> {f246} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8abef1a70 <e111393> {f246} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8abef1b90 <e111397> {f247} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8abef1c50 <e111395> {f247} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8abef1dc0 <e111396> {f247} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:3:2: ASSIGN 0x55a8abef1ee0 <e111400> {f248} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:2:1: CONST 0x55a8abef1fa0 <e111398> {f248} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:2:2: VARREF 0x55a8abef2110 <e111399> {f248} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8abeed350 <e111403> {f223} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8abeed410 <e111401> {f223} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8abeed580 <e111402> {f223} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8abeed6a0 <e111406> {f224} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8abeed760 <e111404> {f224} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8abeed8d0 <e111405> {f224} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8abeed9f0 <e111409> {f225} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8abeedab0 <e111407> {f225} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8abeedc20 <e111408> {f225} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8abeedd40 <e111412> {f226} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8abeede00 <e111410> {f226} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8abeedf70 <e111411> {f226} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8abeee090 <e111415> {f227} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8abeee150 <e111413> {f227} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8abeee2c0 <e111414> {f227} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8abeee3e0 <e111418> {f228} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8abeee4a0 <e111416> {f228} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8abeee610 <e111417> {f228} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8abeee730 <e111421> {f229} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8abeee7f0 <e111419> {f229} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8abeee960 <e111420> {f229} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8abeeea80 <e111424> {f230} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8abfd5700 <e111422> {f229} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8abeeec60 <e111423> {f230} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8abeeed80 <e111427> {f231} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8abeeee40 <e111425> {f231} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h24
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8abeeefb0 <e111426> {f231} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8abeef0d0 <e111430> {f232} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8abeef190 <e111428> {f232} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8abeef300 <e111429> {f232} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8abeef420 <e111433> {f233} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8abeef4e0 <e111431> {f233} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8abeef650 <e111432> {f233} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:2:3:3: ASSIGN 0x55a8abeef770 <e111436> {f234} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:2:3:3:1: CONST 0x55a8abeef830 <e111434> {f234} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2:3:3:2: VARREF 0x55a8abeef9a0 <e111435> {f234} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3: IF 0x55a8abeed280 <e62297> {f27}
    1:2:3:3:3:2:3:1: AND 0x55a8ac437cb0 <e131869> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:2:3:1:1: CONST 0x55a8ac437a20 <e131861> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:2:3:1:2: CCAST 0x55a8ac47f5e0 <e138234> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:2:3:1:2:1: VARREF 0x55a8abeec800 <e138229> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:2: IF 0x55a8abeec730 <e62264> {f27}
    1:2:3:3:3:2:3:2:1: AND 0x55a8ac38cf60 <e111551> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:2:3:2:1:1: CONST 0x55a8ac38ccd0 <e111547> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:2:3:2:1:2: CCAST 0x55a8ac47f780 <e138244> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:2:3:2:1:2:1: VARREF 0x55a8abeebcb0 <e138238> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8abee9540 <e111469> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8abee9600 <e111467> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8abee9770 <e111468> {f352} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8abee9890 <e111472> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8abee9950 <e111470> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8abee9ac0 <e111471> {f353} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8abee9be0 <e111475> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8abee9ca0 <e111473> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8abee9e10 <e111474> {f354} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8abee9f30 <e111478> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8abee9ff0 <e111476> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8abeea160 <e111477> {f355} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8abeea280 <e111481> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8abeea340 <e111479> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8abeea4b0 <e111480> {f356} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8abeea5d0 <e111484> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8abeea690 <e111482> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8abeea800 <e111483> {f357} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8abeea920 <e111487> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8abeea9e0 <e111485> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8abeeab50 <e111486> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8abeeac70 <e111490> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8abfd5870 <e111488> {f358} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8abeeae50 <e111489> {f359} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8abeeaf70 <e111493> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8abeeb030 <e111491> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8abeeb1a0 <e111492> {f360} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8abeeb2c0 <e111496> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8abeeb380 <e111494> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8abeeb4f0 <e111495> {f361} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8abeeb610 <e111499> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8abeeb6d0 <e111497> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8abeeb840 <e111498> {f362} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:2:2: ASSIGN 0x55a8abeeb960 <e111502> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:2:1: CONST 0x55a8abeeba20 <e111500> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:2:2: VARREF 0x55a8abeebb90 <e111501> {f363} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8abee6dd0 <e111505> {f194} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8abee6e90 <e111503> {f194} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8abee7000 <e111504> {f194} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8abee7120 <e111508> {f195} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8abee71e0 <e111506> {f195} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8abee7350 <e111507> {f195} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8abee7470 <e111511> {f196} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8abee7530 <e111509> {f196} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8abee76a0 <e111510> {f196} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8abee77c0 <e111514> {f197} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8abee7880 <e111512> {f197} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8abee79f0 <e111513> {f197} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8abee7b10 <e111517> {f198} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8abee7bd0 <e111515> {f198} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8abee7d40 <e111516> {f198} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8abee7e60 <e111520> {f199} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8abee7f20 <e111518> {f199} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8abee8090 <e111519> {f199} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8abee81b0 <e111523> {f200} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8abee8270 <e111521> {f200} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8abee83e0 <e111522> {f200} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8abee8500 <e111526> {f201} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8abfd59e0 <e111524> {f200} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8abee86e0 <e111525> {f201} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8abee8800 <e111529> {f202} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8abee88c0 <e111527> {f202} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8abee8a30 <e111528> {f202} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8abee8b50 <e111532> {f203} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8abee8c10 <e111530> {f203} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8abee8d80 <e111531> {f203} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8abee8ea0 <e111535> {f204} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8abee8f60 <e111533> {f204} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8abee90d0 <e111534> {f204} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:2:3: ASSIGN 0x55a8abee91f0 <e111538> {f205} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:2:3:1: CONST 0x55a8abee92b0 <e111536> {f205} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:2:3:2: VARREF 0x55a8abee9420 <e111537> {f205} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:3: IF 0x55a8abee6d00 <e62231> {f27}
    1:2:3:3:3:2:3:3:1: AND 0x55a8ac38d2b0 <e111638> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:2:3:3:1:1: CONST 0x55a8ac38d020 <e111634> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:2:3:3:1:2: CCAST 0x55a8ac47f920 <e138254> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:2:3:3:1:2:1: VARREF 0x55a8abee6280 <e138248> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8abee3b10 <e111556> {f179} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8abee3bd0 <e111554> {f179} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8abee3d40 <e111555> {f179} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8abee3e60 <e111559> {f180} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8abee3f20 <e111557> {f180} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8abee4090 <e111558> {f180} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8abee41b0 <e111562> {f181} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8abee4270 <e111560> {f181} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8abee43e0 <e111561> {f181} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8abee4500 <e111565> {f182} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8abee45c0 <e111563> {f182} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8abee4730 <e111564> {f182} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8abee4850 <e111568> {f183} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8abee4910 <e111566> {f183} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8abee4a80 <e111567> {f183} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8abee4ba0 <e111571> {f184} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8abee4c60 <e111569> {f184} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8abee4dd0 <e111570> {f184} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8abee4ef0 <e111574> {f185} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8abee4fb0 <e111572> {f185} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8abee5120 <e111573> {f185} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8abee5240 <e111577> {f186} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8abfd5b50 <e111575> {f185} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8abee5420 <e111576> {f186} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8abee5540 <e111580> {f187} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8abee5600 <e111578> {f187} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h21
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8abee5770 <e111579> {f187} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8abee5890 <e111583> {f188} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8abee5950 <e111581> {f188} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8abee5ac0 <e111582> {f188} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8abee5be0 <e111586> {f189} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8abee5ca0 <e111584> {f189} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8abee5e10 <e111585> {f189} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:3:2: ASSIGN 0x55a8abee5f30 <e111589> {f190} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:2:1: CONST 0x55a8abee5ff0 <e111587> {f190} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:2:2: VARREF 0x55a8abee6160 <e111588> {f190} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8abee13a0 <e111592> {f164} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8abee1460 <e111590> {f164} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8abee15d0 <e111591> {f164} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8abee16f0 <e111595> {f165} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8abee17b0 <e111593> {f165} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8abee1920 <e111594> {f165} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8abee1a40 <e111598> {f166} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8abee1b00 <e111596> {f166} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8abee1c70 <e111597> {f166} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8abee1d90 <e111601> {f167} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8abee1e50 <e111599> {f167} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8abee1fc0 <e111600> {f167} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8abee20e0 <e111604> {f168} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8abee21a0 <e111602> {f168} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8abee2310 <e111603> {f168} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8abee2430 <e111607> {f169} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8abee24f0 <e111605> {f169} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8abee2660 <e111606> {f169} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8abee2780 <e111610> {f170} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8abee2840 <e111608> {f170} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8abee29b0 <e111609> {f170} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8abee2ad0 <e111613> {f171} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8abfd5cc0 <e111611> {f170} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8abee2cb0 <e111612> {f171} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8abee2dd0 <e111616> {f172} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8abee2e90 <e111614> {f172} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h20
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8abee3000 <e111615> {f172} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8abee3120 <e111619> {f173} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8abee31e0 <e111617> {f173} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8abee3350 <e111618> {f173} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8abee3470 <e111622> {f174} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8abee3530 <e111620> {f174} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8abee36a0 <e111621> {f174} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:2:3:3:3: ASSIGN 0x55a8abee37c0 <e111625> {f175} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:3:3:3:1: CONST 0x55a8abee3880 <e111623> {f175} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:3:3:3:2: VARREF 0x55a8abee39f0 <e111624> {f175} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3: IF 0x55a8abee12d0 <e62198> {f27}
    1:2:3:3:3:3:1: AND 0x55a8ac43a260 <e132109> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:1:1: CONST 0x55a8ac439fd0 <e132101> {f27} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:3:3:1:2: CCAST 0x55a8ac47fac0 <e138263> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:1:2:1: VARREF 0x55a8abee0850 <e138258> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2: IF 0x55a8abee0780 <e62165> {f27}
    1:2:3:3:3:3:2:1: AND 0x55a8ac438510 <e131927> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:2:1:1: CONST 0x55a8ac438280 <e131919> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:3:2:1:2: CCAST 0x55a8ac47fc60 <e138272> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:2:1:2:1: VARREF 0x55a8abedfd00 <e138267> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2: IF 0x55a8abedfc30 <e62132> {f27}
    1:2:3:3:3:3:2:2:1: AND 0x55a8ac38dca0 <e111755> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:2:2:1:1: CONST 0x55a8ac38da10 <e111751> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:3:2:2:1:2: CCAST 0x55a8ac47fe00 <e138282> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:3:2:2:1:2:1: VARREF 0x55a8abedf1b0 <e138276> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8abedca40 <e111673> {f149} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8abedcb00 <e111671> {f149} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8abedcc70 <e111672> {f149} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8abedcd90 <e111676> {f150} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8abedce50 <e111674> {f150} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8abedcfc0 <e111675> {f150} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8abedd0e0 <e111679> {f151} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8abedd1a0 <e111677> {f151} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8abedd310 <e111678> {f151} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8abedd430 <e111682> {f152} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8abedd4f0 <e111680> {f152} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8abedd660 <e111681> {f152} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8abedd780 <e111685> {f153} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8abedd840 <e111683> {f153} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8abedd9b0 <e111684> {f153} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8abeddad0 <e111688> {f154} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8abeddb90 <e111686> {f154} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8abeddd00 <e111687> {f154} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8abedde20 <e111691> {f155} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8abeddee0 <e111689> {f155} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8abede050 <e111690> {f155} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8abede170 <e111694> {f156} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8abfd6010 <e111692> {f155} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8abede350 <e111693> {f156} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8abede470 <e111697> {f157} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8abede530 <e111695> {f157} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8abede6a0 <e111696> {f157} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8abede7c0 <e111700> {f158} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8abede880 <e111698> {f158} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8abede9f0 <e111699> {f158} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8abedeb10 <e111703> {f159} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8abedebd0 <e111701> {f159} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8abeded40 <e111702> {f159} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:2:2: ASSIGN 0x55a8abedee60 <e111706> {f160} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:2:1: CONST 0x55a8abedef20 <e111704> {f160} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:2:2: VARREF 0x55a8abedf090 <e111705> {f160} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8abeda2d0 <e111709> {f135} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8abeda390 <e111707> {f135} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8abeda500 <e111708> {f135} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8abeda620 <e111712> {f136} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8abeda6e0 <e111710> {f136} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8abeda850 <e111711> {f136} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8abeda970 <e111715> {f137} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8abedaa30 <e111713> {f137} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8abedaba0 <e111714> {f137} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8abedacc0 <e111718> {f138} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8abedad80 <e111716> {f138} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8abedaef0 <e111717> {f138} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8abedb010 <e111721> {f139} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8abedb0d0 <e111719> {f139} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8abedb240 <e111720> {f139} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8abedb360 <e111724> {f140} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8abedb420 <e111722> {f140} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8abedb590 <e111723> {f140} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8abedb6b0 <e111727> {f141} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8abedb770 <e111725> {f141} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8abedb8e0 <e111726> {f141} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8abedba00 <e111730> {f142} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8abfd6180 <e111728> {f141} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8abedbbe0 <e111729> {f142} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8abedbd00 <e111733> {f143} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8abedbdc0 <e111731> {f143} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8abedbf30 <e111732> {f143} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8abedc050 <e111736> {f144} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8abedc110 <e111734> {f144} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8abedc280 <e111735> {f144} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8abedc3a0 <e111739> {f145} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8abedc460 <e111737> {f145} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8abedc5d0 <e111738> {f145} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:2:3: ASSIGN 0x55a8abedc6f0 <e111742> {f146} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:2:3:1: CONST 0x55a8abedc7b0 <e111740> {f146} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:2:3:2: VARREF 0x55a8abedc920 <e111741> {f146} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:3: IF 0x55a8abeda200 <e62099> {f27}
    1:2:3:3:3:3:2:3:1: AND 0x55a8ac38dff0 <e111842> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:2:3:1:1: CONST 0x55a8ac38dd60 <e111838> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:3:2:3:1:2: CCAST 0x55a8ac47ffa0 <e138292> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:3:2:3:1:2:1: VARREF 0x55a8abed9780 <e138286> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8abed7010 <e111760> {f119} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8abed70d0 <e111758> {f119} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8abed7240 <e111759> {f119} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8abed7360 <e111763> {f120} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8abed7420 <e111761> {f120} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8abed7590 <e111762> {f120} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8abed76b0 <e111766> {f121} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8abed7770 <e111764> {f121} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8abed78e0 <e111765> {f121} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8abed7a00 <e111769> {f122} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8abed7ac0 <e111767> {f122} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8abed7c30 <e111768> {f122} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8abed7d50 <e111772> {f123} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8abed7e10 <e111770> {f123} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8abed7f80 <e111771> {f123} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8abed80a0 <e111775> {f124} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8abed8160 <e111773> {f124} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8abed82d0 <e111774> {f124} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8abed83f0 <e111778> {f125} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8abed84b0 <e111776> {f125} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8abed8620 <e111777> {f125} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8abed8740 <e111781> {f126} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8abfd62f0 <e111779> {f125} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8abed8920 <e111780> {f126} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8abed8a40 <e111784> {f127} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8abed8b00 <e111782> {f127} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8abed8c70 <e111783> {f127} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8abed8d90 <e111787> {f128} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8abed8e50 <e111785> {f128} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8abed8fc0 <e111786> {f128} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8abed90e0 <e111790> {f129} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8abed91a0 <e111788> {f129} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8abed9310 <e111789> {f129} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:3:2: ASSIGN 0x55a8abed9430 <e111793> {f130} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:2:1: CONST 0x55a8abed94f0 <e111791> {f130} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:2:2: VARREF 0x55a8abed9660 <e111792> {f130} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8abed48a0 <e111796> {f104} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8abed4960 <e111794> {f104} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8abed4ad0 <e111795> {f104} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8abed4bf0 <e111799> {f105} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8abed4cb0 <e111797> {f105} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8abed4e20 <e111798> {f105} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8abed4f40 <e111802> {f106} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8abed5000 <e111800> {f106} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8abed5170 <e111801> {f106} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8abed5290 <e111805> {f107} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8abed5350 <e111803> {f107} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8abed54c0 <e111804> {f107} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8abed55e0 <e111808> {f108} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8abed56a0 <e111806> {f108} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8abed5810 <e111807> {f108} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8abed5930 <e111811> {f109} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8abed59f0 <e111809> {f109} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8abed5b60 <e111810> {f109} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8abed5c80 <e111814> {f110} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8abed5d40 <e111812> {f110} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8abed5eb0 <e111813> {f110} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8abed5fd0 <e111817> {f111} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8abfd6460 <e111815> {f110} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8abed61b0 <e111816> {f111} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8abed62d0 <e111820> {f112} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8abed6390 <e111818> {f112} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8abed6500 <e111819> {f112} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8abed6620 <e111823> {f113} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8abed66e0 <e111821> {f113} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8abed6850 <e111822> {f113} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8abed6970 <e111826> {f114} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8abed6a30 <e111824> {f114} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8abed6ba0 <e111825> {f114} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:2:3:3: ASSIGN 0x55a8abed6cc0 <e111829> {f115} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:3:3:1: CONST 0x55a8abed6d80 <e111827> {f115} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:2:3:3:2: VARREF 0x55a8abed6ef0 <e111828> {f115} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3: IF 0x55a8abed47d0 <e62066> {f27}
    1:2:3:3:3:3:3:1: AND 0x55a8ac439e30 <e132087> {f27} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:1:1: CONST 0x55a8ac439ba0 <e132079> {f27} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:3:3:1:2: CCAST 0x55a8ac480140 <e138301> {f27} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:1:2:1: VARREF 0x55a8abed3d50 <e138296> {f27} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:2: IF 0x55a8abed3c80 <e62033> {f27}
    1:2:3:3:3:3:3:2:1: AND 0x55a8ac38e690 <e111944> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:3:2:1:1: CONST 0x55a8ac38e400 <e111940> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:3:3:2:1:2: CCAST 0x55a8ac4802e0 <e138311> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:3:3:2:1:2:1: VARREF 0x55a8abed3200 <e138305> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8abed0a90 <e111862> {f90} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8abed0b50 <e111860> {f90} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8abed0cc0 <e111861> {f90} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8abed0de0 <e111865> {f91} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8abed0ea0 <e111863> {f91} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8abed1010 <e111864> {f91} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8abed1130 <e111868> {f92} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8abed11f0 <e111866> {f92} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8abed1360 <e111867> {f92} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8abed1480 <e111871> {f93} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8abed1540 <e111869> {f93} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8abed16b0 <e111870> {f93} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8abed17d0 <e111874> {f94} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8abed1890 <e111872> {f94} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8abed1a00 <e111873> {f94} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8abed1b20 <e111877> {f95} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8abed1be0 <e111875> {f95} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8abed1d50 <e111876> {f95} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8abed1e70 <e111880> {f96} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8abed1f30 <e111878> {f96} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8abed20a0 <e111879> {f96} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8abed21c0 <e111883> {f97} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8abfd65d0 <e111881> {f96} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8abed23a0 <e111882> {f97} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8abed24c0 <e111886> {f98} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8abed2580 <e111884> {f98} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8abed26f0 <e111885> {f98} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8abed2810 <e111889> {f99} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8abed28d0 <e111887> {f99} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8abed2a40 <e111888> {f99} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8abed2b60 <e111892> {f100} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8abed2c20 <e111890> {f100} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8abed2d90 <e111891> {f100} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:2:2: ASSIGN 0x55a8abed2eb0 <e111895> {f101} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:2:1: CONST 0x55a8abed2f70 <e111893> {f101} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2:2: VARREF 0x55a8abed30e0 <e111894> {f101} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8abece320 <e111898> {f76} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8abece3e0 <e111896> {f76} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8abece550 <e111897> {f76} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8abece670 <e111901> {f77} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8abece730 <e111899> {f77} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8abece8a0 <e111900> {f77} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8abece9c0 <e111904> {f78} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8abecea80 <e111902> {f78} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8abecebf0 <e111903> {f78} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8abeced10 <e111907> {f79} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8abecedd0 <e111905> {f79} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8abecef40 <e111906> {f79} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8abecf060 <e111910> {f80} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8abecf120 <e111908> {f80} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8abecf290 <e111909> {f80} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8abecf3b0 <e111913> {f81} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8abecf470 <e111911> {f81} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8abecf5e0 <e111912> {f81} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8abecf700 <e111916> {f82} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8abecf7c0 <e111914> {f82} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8abecf930 <e111915> {f82} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8abecfa50 <e111919> {f83} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8abfd6740 <e111917> {f82} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8abecfc30 <e111918> {f83} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8abecfd50 <e111922> {f84} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8abecfe10 <e111920> {f84} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8abecff80 <e111921> {f84} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8abed00a0 <e111925> {f85} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8abed0160 <e111923> {f85} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8abed02d0 <e111924> {f85} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8abed03f0 <e111928> {f86} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8abed04b0 <e111926> {f86} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8abed0620 <e111927> {f86} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:2:3: ASSIGN 0x55a8abed0740 <e111931> {f87} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:3:1: CONST 0x55a8abed0800 <e111929> {f87} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:3:2: VARREF 0x55a8abed0970 <e111930> {f87} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:3: IF 0x55a8abece250 <e62000> {f27}
    1:2:3:3:3:3:3:3:1: AND 0x55a8ac390110 <e112204> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:1:1: CONST 0x55a8ac38fe80 <e112200> {f27} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:1:2: CCAST 0x55a8ac480480 <e138321> {f27} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:3:3:3:1:2:1: VARREF 0x55a8abecd7d0 <e138315> {f27} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8abecaa70 <e111955> {f60} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: OR 0x55a8abecab30 <e111953> {f60} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1: EQ 0x55a8abecabf0 <e111949> {f60} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1:1: CONST 0x55a8abecacb0 <e111947> {f60} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h11
    1:2:3:3:3:3:3:3:2:1:1:2: CCAST 0x55a8ac480620 <e138330> {f60} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:3:3:3:3:3:2:1:1:2:1: VARREF 0x55a8abecae20 <e138325> {f60} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3:3:3:3:3:3:2:1:2: EQ 0x55a8abecaf40 <e111952> {f60} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:2:1: CONST 0x55a8abecb000 <e111950> {f60} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:2:2: CCAST 0x55a8ac4807c0 <e138339> {f60} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:3:3:3:3:3:2:1:2:2:1: VARREF 0x55a8abecb170 <e138334> {f60} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8abecb290 <e111954> {f60} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8abecb3b0 <e111958> {f61} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8abecb470 <e111956> {f61} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8abecb5e0 <e111957> {f61} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8abecb700 <e111961> {f62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8abecb7c0 <e111959> {f62} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8abecb930 <e111960> {f62} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8abecba50 <e111964> {f63} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8abecbb10 <e111962> {f63} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8abecbc80 <e111963> {f63} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8abecbda0 <e111967> {f64} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8abecbe60 <e111965> {f64} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h2
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8abecbfd0 <e111966> {f64} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8abecc0f0 <e111970> {f65} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8abecc1b0 <e111968> {f65} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8abecc320 <e111969> {f65} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8abecc440 <e111973> {f66} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8abecc500 <e111971> {f66} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8abecc670 <e111972> {f66} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8abecc790 <e111976> {f67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8abfd68b0 <e111974> {f66} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8abecc970 <e111975> {f67} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8abecca90 <e111979> {f68} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8abeccb50 <e111977> {f68} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8abecccc0 <e111978> {f68} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8abeccde0 <e111982> {f69} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8abeccea0 <e111980> {f69} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8abecd010 <e111981> {f69} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8abecd130 <e111985> {f70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8abecd1f0 <e111983> {f70} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8abecd360 <e111984> {f70} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:3:2: ASSIGN 0x55a8abecd480 <e111988> {f71} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1: CONST 0x55a8abecd540 <e111986> {f71} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:2:2: VARREF 0x55a8abecd6b0 <e111987> {f71} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8abec05f0 <e111991> {f29} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8abec06b0 <e111989> {f29} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8abec0820 <e111990> {f29} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8abec0940 <e111994> {f30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8abec0a00 <e111992> {f30} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8abec0b70 <e111993> {f30} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8abec0c90 <e111997> {f31} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8abec0d50 <e111995> {f31} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8abec0ec0 <e111996> {f31} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8abec0fe0 <e112000> {f32} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8abec10a0 <e111998> {f32} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8abec1210 <e111999> {f32} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8abec1330 <e112003> {f33} @dt=0x55a8ac33c7e0@(G/wu32/2)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8abec13f0 <e112001> {f33} @dt=0x55a8ac33c7e0@(G/wu32/2)  2'h1
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8abec1560 <e112002> {f33} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8abec1680 <e112006> {f34} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8abec1740 <e112004> {f34} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8abec18b0 <e112005> {f34} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8abec19d0 <e112027> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55a8abec1a90 <e112025> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x55a8abec1b50 <e112021> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x55a8abec1c10 <e112017> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: OR 0x55a8abec1cd0 <e112013> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: EQ 0x55a8abec1d90 <e112009> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:1: CONST 0x55a8abec1e50 <e112007> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2: CCAST 0x55a8ac480960 <e138348> {f35} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2:1: VARREF 0x55a8abec1fc0 <e138343> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: EQ 0x55a8abec20e0 <e112012> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:1: CONST 0x55a8abec21a0 <e112010> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2: CCAST 0x55a8ac480b00 <e138357> {f35} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2:1: VARREF 0x55a8abec2310 <e138352> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x55a8abec2430 <e112016> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x55a8abec24f0 <e112014> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: CCAST 0x55a8ac480ca0 <e138366> {f35} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:2:2:1: VARREF 0x55a8abec2660 <e138361> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x55a8abec2780 <e112020> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x55a8abec2840 <e112018> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:1:2:2: CCAST 0x55a8ac480e40 <e138375> {f35} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:2:1: VARREF 0x55a8abec29b0 <e138370> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55a8abec2ad0 <e112024> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55a8abec2b90 <e112022> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h11
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55a8ac480fe0 <e138384> {f35} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55a8abec2d00 <e138379> {f35} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8abec2e20 <e112026> {f35} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8abec9de0 <e112030> {f55} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8abec9ea0 <e112028> {f55} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8abeca010 <e112029> {f55} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8abec2f40 <e112051> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55a8abec3000 <e112049> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: OR 0x55a8abec30c0 <e112045> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: OR 0x55a8abec3180 <e112041> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1: OR 0x55a8abec3240 <e112037> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1: EQ 0x55a8abec3300 <e112033> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:1: CONST 0x55a8abec33c0 <e112031> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h18
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2: CCAST 0x55a8ac481180 <e138393> {f36} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:1:2:1: VARREF 0x55a8abec3530 <e138388> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:1:2: EQ 0x55a8abec3650 <e112036> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:1: CONST 0x55a8abec3710 <e112034> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h19
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2: CCAST 0x55a8ac481320 <e138402> {f36} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:1:2:2:1: VARREF 0x55a8abec3880 <e138397> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:1:2: EQ 0x55a8abec39a0 <e112040> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1:2:1: CONST 0x55a8abec3a60 <e112038> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h1a
    1:2:3:3:3:3:3:3:3:1:1:1:2:2: CCAST 0x55a8ac4814c0 <e138411> {f36} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:1:2:2:1: VARREF 0x55a8abec3bd0 <e138406> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:1:2: EQ 0x55a8abec3cf0 <e112044> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:2:1: CONST 0x55a8abec3db0 <e112042> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h1b
    1:2:3:3:3:3:3:3:3:1:1:2:2: CCAST 0x55a8ac481660 <e138420> {f36} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:2:1: VARREF 0x55a8abec3f20 <e138415> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55a8abec4040 <e112048> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55a8abec4100 <e112046> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h13
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55a8ac481800 <e138429> {f36} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55a8abec4270 <e138424> {f36} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8abec4390 <e112050> {f36} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8abec4c80 <e112173> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1: COND 0x55a8abfcd8b0 <e112171> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:1: AND 0x55a8ac439a00 <e132065> {f37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x55a8ac439770 <e132057> {f37} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:3:3:3:3:3:3:1:1:2: CCAST 0x55a8ac4819a0 <e138438> {f37} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:1: VARREF 0x55a8abec4880 <e138433> {f37} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: CCAST 0x55a8ac481b40 <e138447> {f51} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:1: VARREF 0x55a8abec4d40 <e138442> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3: COND 0x55a8abfcd7f0 <e112157> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:1: AND 0x55a8ac4395d0 <e132043> {f37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:1:1: CONST 0x55a8ac439340 <e132035> {f37} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:3:3:3:3:3:3:1:3:1:2: CCAST 0x55a8ac481ce0 <e138456> {f37} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:1:2:1: VARREF 0x55a8abec5350 <e138451> {f37} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2: COND 0x55a8abfcd730 <e112142> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:1: AND 0x55a8ac4391a0 <e132021> {f37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:1:1: CONST 0x55a8ac438f10 <e132013> {f37} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:3:3:3:3:3:3:1:3:2:1:2: CCAST 0x55a8ac481e80 <e138465> {f37} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:1:2:1: VARREF 0x55a8abec5b20 <e138460> {f37} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:2: CCAST 0x55a8ac482020 <e138474> {f51} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:2:1: VARREF 0x55a8abec5fe0 <e138469> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3: COND 0x55a8abfcd670 <e112128> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:1: AND 0x55a8ac438d70 <e131999> {f37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:1: CONST 0x55a8ac438ae0 <e131991> {f37} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:2: CCAST 0x55a8ac4821c0 <e138483> {f37} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:1:2:1: VARREF 0x55a8abec65f0 <e138478> {f37} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:2: CCAST 0x55a8ac482360 <e138492> {f51} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:2:1: VARREF 0x55a8abec6ab0 <e138487> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3: COND 0x55a8abfcd5b0 <e112114> {f42} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1: AND 0x55a8ac438940 <e131977> {f37} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:1: CONST 0x55a8ac4386b0 <e131969> {f37} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:2: CCAST 0x55a8ac482500 <e138501> {f37} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:1:2:1: VARREF 0x55a8abec70c0 <e138496> {f37} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2: COND 0x55a8abfcd430 <e112082> {f42} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1: AND 0x55a8ac38e9e0 <e112081> {f37} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:1: CONST 0x55a8ac38e750 <e112077> {f37} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:2: CCAST 0x55a8ac4826a0 <e138511> {f37} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:1:2:1: VARREF 0x55a8abec7890 <e138505> {f37} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:2: CONST 0x55a8abec7d50 <e112067> {f42} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3e
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:2:3: CONST 0x55a8abec80a0 <e112068> {f48} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3: COND 0x55a8abfcd4f0 <e112100> {f39} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1: AND 0x55a8ac38ed30 <e112099> {f37} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:1: CONST 0x55a8ac38eaa0 <e112095> {f37} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:2: CCAST 0x55a8ac482840 <e138521> {f37} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:1:2:1: VARREF 0x55a8abec8700 <e138515> {f37} @dt=0x55a8ac33c3d0@(G/nwu32/1)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:2: CONST 0x55a8abec8bc0 <e112085> {f39} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3f
    1:2:3:3:3:3:3:3:3:1:3:2:3:3:3:3: CONST 0x55a8abec8f10 <e112086> {f45} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h3e
    1:2:3:3:3:3:3:3:3:1:3:3: CCAST 0x55a8ac4829e0 <e138530> {f51} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:3:3:1: VARREF 0x55a8abec9260 <e138525> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8abec4e60 <e112172> {f51} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8abec94a0 <e112182> {f54} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55a8abec9560 <e112180> {f54} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x55a8abec9620 <e112176> {f54} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x55a8abec96e0 <e112174> {f54} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h8
    1:2:3:3:3:3:3:3:3:1:1:2: CCAST 0x55a8ac482b80 <e138539> {f54} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:1: VARREF 0x55a8abec9850 <e138534> {f54} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55a8abec9970 <e112179> {f54} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55a8abec9a30 <e112177> {f54} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h9
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55a8ac482d20 <e138548> {f54} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55a8abec9ba0 <e138543> {f54} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8abec9cc0 <e112181> {f54} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8abeca130 <e112191> {f56} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: OR 0x55a8abeca1f0 <e112189> {f56} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1: EQ 0x55a8abeca2b0 <e112185> {f56} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:1:1: CONST 0x55a8abeca370 <e112183> {f56} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h10
    1:2:3:3:3:3:3:3:3:1:1:2: CCAST 0x55a8ac482ec0 <e138557> {f56} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:1:2:1: VARREF 0x55a8abeca4e0 <e138552> {f56} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:1:2: EQ 0x55a8abeca600 <e112188> {f56} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1:2:1: CONST 0x55a8abeca6c0 <e112186> {f56} @dt=0x55a8ac336eb0@(G/wu32/6)  6'h12
    1:2:3:3:3:3:3:3:3:1:2:2: CCAST 0x55a8ac483060 <e138566> {f56} @dt=0x55a8ac336eb0@(G/wu32/6) sz32
    1:2:3:3:3:3:3:3:3:1:2:2:1: VARREF 0x55a8abeca830 <e138561> {f56} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8abeca950 <e112190> {f56} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2: CFUNC 0x55a8ac33fc00 <e101857> {c260}  _multiclk__TOP__11 [STATICU]
    1:2:3: ASSIGNW 0x55a8abd6b8c0 <e95671> {c260} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8abd6b980 <e36153> {c260} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: AND 0x55a8ac197180 <e112306> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55a8ac15d570 <e112304> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55a8ac15d9d0 <e112273> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55a8ac1c8670 <e112270> {h67} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x55a8ac3914f0 <e112286> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x55a8ac391260 <e112282> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SHIFTR 0x55a8ac3e7d30 <e123298> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:2:1: VARREF 0x55a8ac1c88b0 <e123289> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x55a8ac1c89d0 <e123290> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: EQ 0x55a8ac1c8cb0 <e112290> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x55a8ac391840 <e112303> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x55a8ac3915b0 <e112299> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SHIFTR 0x55a8ac3e7ed0 <e123314> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x55a8ac1c8e40 <e123305> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x55a8ac1c8f60 <e123306> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2:2: CCAST 0x55a8ac483200 <e138575> {h67} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55a8ac1c9240 <e138570> {h67} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55a8ac4833a0 <e138584> {h67} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac1c9360 <e138579> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x55a8abd6bb60 <e36151> {c260} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x55a8abd6bc80 <e36152> {c260} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3:2: VARREF 0x55a8abd6bda0 <e36154> {c260} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 [LV] => VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: ASSIGNW 0x55a8abd6bec0 <e95674> {c261} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8abd6bf80 <e36159> {c261} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: AND 0x55a8ac1cc570 <e112343> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55a8ac1cc630 <e112341> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: NEQ 0x55a8ac1cc6f0 <e112310> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1:1: CONST 0x55a8ac1cc7b0 <e112307> {h68} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:1:1:1:1:2: AND 0x55a8ac391b90 <e112323> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: CONST 0x55a8ac391900 <e112319> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2:2: SHIFTR 0x55a8ac3e8070 <e123330> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:2:1: VARREF 0x55a8ac1cc9f0 <e123321> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2:2: CONST 0x55a8ac1ccb10 <e123322> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2: EQ 0x55a8ac1ccdf0 <e112327> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:2:1: AND 0x55a8ac391ee0 <e112340> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:1: CONST 0x55a8ac391c50 <e112336> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:1:2:1:2: SHIFTR 0x55a8ac3e8210 <e123346> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:2:1:2:1: VARREF 0x55a8ac1ccf80 <e123337> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:2:1:2:2: CONST 0x55a8ac1cd0a0 <e123338> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:1:1:1:2:2: CCAST 0x55a8ac483540 <e138593> {h68} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:2:1: VARREF 0x55a8ac1cd380 <e138588> {h68} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:1:2: CCAST 0x55a8ac4836e0 <e138602> {h68} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac1cd4a0 <e138597> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3:1:2: VARREF 0x55a8abd6c160 <e36157> {c261} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: VARREF 0x55a8abd6c280 <e36158> {c261} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3:2: VARREF 0x55a8abd6c3a0 <e36160> {c261} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 [LV] => VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3: COMMENT 0x55a8ac2f8f80 <e96959> {g9}  ALWAYS
    1:2:3: IF 0x55a8ac02dbc0 <e96961> {g10}
    1:2:3:1: AND 0x55a8ac43d4a0 <e132373> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac43d210 <e132365> {g10} @dt=0x55a8ab701890@(G/w32)  32'h80000000
    1:2:3:1:2: VARREF 0x55a8ac1b2d10 <e132366> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2: ASSIGN 0x55a8ac030410 <e112347> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: CONST 0x55a8ac0304d0 <e112345> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:2:2: VARREF 0x55a8ac030680 <e112346> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3: IF 0x55a8ac031e70 <e73488> {g10}
    1:2:3:3:1: AND 0x55a8ac43d070 <e132351> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:1:1: CONST 0x55a8ac43cde0 <e132343> {g10} @dt=0x55a8ab701890@(G/w32)  32'h40000000
    1:2:3:3:1:2: VARREF 0x55a8ac1b3250 <e132344> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:2: ASSIGN 0x55a8ac0346a0 <e112351> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:2:1: CONST 0x55a8ac034760 <e112349> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:2:2: VARREF 0x55a8ac034910 <e112350> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3: IF 0x55a8ac036100 <e73529> {g10}
    1:2:3:3:3:1: AND 0x55a8ac43cc40 <e132329> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:1:1: CONST 0x55a8ac43c9b0 <e132321> {g10} @dt=0x55a8ab701890@(G/w32)  32'h20000000
    1:2:3:3:3:1:2: VARREF 0x55a8ac1b37d0 <e132322> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:2: ASSIGN 0x55a8ac038150 <e112355> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:2:1: CONST 0x55a8ac038210 <e112353> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:2:2: VARREF 0x55a8ac0383c0 <e112354> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3: IF 0x55a8ac026bf0 <e73560> {g10}
    1:2:3:3:3:3:1: AND 0x55a8ac43c810 <e132307> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:1:1: CONST 0x55a8ac43c580 <e132299> {g10} @dt=0x55a8ab701890@(G/w32)  32'h10000000
    1:2:3:3:3:3:1:2: VARREF 0x55a8ac1b3d50 <e132300> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2: ASSIGN 0x55a8ac025ff0 <e112407> {g29} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:1: COND 0x55a8ac021900 <e112405> {g29} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:1: AND 0x55a8ac43bb80 <e132241> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:2:1:1:1: CONST 0x55a8ac43b8f0 <e132233> {g10} @dt=0x55a8ab701890@(G/w32)  32'h8000000
    1:2:3:3:3:3:2:1:1:2: VARREF 0x55a8ac1b42d0 <e132234> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:2: COND 0x55a8ac01ccf0 <e112374> {g29} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:1: AND 0x55a8ac43b320 <e132197> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:2:1:2:1:1: CONST 0x55a8ac43b090 <e132189> {g10} @dt=0x55a8ab701890@(G/w32)  32'h4000000
    1:2:3:3:3:3:2:1:2:1:2: VARREF 0x55a8ac1b4850 <e132190> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:2:2: LTS 0x55a8ac023770 <e112359> {g29} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:2:1: CONST 0x55a8ac0211c0 <e41304> {g29} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:3:3:3:2:1:2:2:2: VARREF 0x55a8ac027c40 <e41305> {g29} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:2:3: GTES 0x55a8ac027d60 <e112360> {g26} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:2:1:2:3:1: CONST 0x55a8ac025840 <e41294> {g26} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:3:3:3:2:1:2:3:2: VARREF 0x55a8ac0232c0 <e41295> {g26} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:3: COND 0x55a8ac027e20 <e112391> {g23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:1: AND 0x55a8ac43b750 <e132219> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:2:1:3:1:1: CONST 0x55a8ac43b4c0 <e132211> {g10} @dt=0x55a8ab701890@(G/w32)  32'h4000000
    1:2:3:3:3:3:2:1:3:1:2: VARREF 0x55a8ac1b4dd0 <e132212> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:2:1:3:2: NEQ 0x55a8ac0256f0 <e112376> {g23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:2:1: VARREF 0x55a8ac021000 <e38260> {g23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:3:2:2: VARREF 0x55a8ac022fc0 <e38261> {g23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:3:3:3:2:1:3:3: EQ 0x55a8ac0230e0 <e112377> {g20} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:2:1:3:3:1: VARREF 0x55a8ac020bc0 <e38254> {g20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:2:1:3:3:2: VARREF 0x55a8ac020ce0 <e38255> {g20} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3:3:3:3:2:2: VARREF 0x55a8ac027640 <e112406> {g29} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3: IF 0x55a8ac01dbf0 <e73606> {g10}
    1:2:3:3:3:3:3:1: AND 0x55a8ac43c3e0 <e132285> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:1:1: CONST 0x55a8ac43c150 <e132277> {g10} @dt=0x55a8ab701890@(G/w32)  32'h8000000
    1:2:3:3:3:3:3:1:2: VARREF 0x55a8ac1b5350 <e132278> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:2: ASSIGN 0x55a8ac01b640 <e112411> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:2:1: CONST 0x55a8ac01b700 <e112409> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:2:2: VARREF 0x55a8ac029020 <e112410> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3: IF 0x55a8ac0285b0 <e73617> {g10}
    1:2:3:3:3:3:3:3:1: AND 0x55a8ac43bfb0 <e132263> {g10} @dt=0x55a8ab701890@(G/w32)
    1:2:3:3:3:3:3:3:1:1: CONST 0x55a8ac43bd20 <e132255> {g10} @dt=0x55a8ab701890@(G/w32)  32'h4000000
    1:2:3:3:3:3:3:3:1:2: VARREF 0x55a8ac1b58d0 <e132256> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2: IF 0x55a8abfd7bc0 <e73642> {g12}
    1:2:3:3:3:3:3:3:2:1: OR 0x55a8abfd7380 <e112447> {g12} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1: EQ 0x55a8abfd7440 <e112416> {g12} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:1:1: CONST 0x55a8abfd7500 <e112413> {g12} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h1
    1:2:3:3:3:3:3:3:2:1:1:2: AND 0x55a8ac392c20 <e112429> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:1:2:1: CONST 0x55a8ac392990 <e112425> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:1:1:2:2: SHIFTR 0x55a8ac3e9250 <e123506> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:1:2:2:1: VARREF 0x55a8ac196c70 <e123497> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:1:1:2:2:2: CONST 0x55a8ac196d90 <e123498> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:1:2: EQ 0x55a8abfd7800 <e112433> {g12} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:1:2:1: CONST 0x55a8abfd78c0 <e112430> {g12} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h11
    1:2:3:3:3:3:3:3:2:1:2:2: AND 0x55a8ac392f70 <e112446> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:2:2:1: CONST 0x55a8ac392ce0 <e112442> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:1:2:2:2: SHIFTR 0x55a8ac3e93f0 <e123522> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:1:2:2:2:1: VARREF 0x55a8ac14f2e0 <e123513> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:1:2:2:2:2: CONST 0x55a8ac14f430 <e123514> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:2: ASSIGN 0x55a8ac021dc0 <e112450> {g13} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:2:1: LTES 0x55a8ac021e80 <e112448> {g13} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:2:2:1:1: CONST 0x55a8ac021f40 <e41253> {g13} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:3:3:3:3:3:2:2:1:2: VARREF 0x55a8ac0220d0 <e41254> {g13} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:3:3:2:2:2: VARREF 0x55a8ac022220 <e112449> {g13} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3:2:3: IF 0x55a8ac01ba90 <e73648> {g15}
    1:2:3:3:3:3:3:3:2:3:1: OR 0x55a8ac0224f0 <e112485> {g15} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:1: EQ 0x55a8ac0225b0 <e112454> {g15} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:1:1: CONST 0x55a8ac022670 <e112451> {g15} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:3:3:3:3:3:2:3:1:1:2: AND 0x55a8ac3932c0 <e112467> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:1:2:1: CONST 0x55a8ac393030 <e112463> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:3:1:1:2:2: SHIFTR 0x55a8ac3e9590 <e123538> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:1: VARREF 0x55a8ac14f860 <e123529> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:3:1:1:2:2:2: CONST 0x55a8ac14f9b0 <e123530> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:2: EQ 0x55a8ac022970 <e112471> {g15} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:1:2:1: CONST 0x55a8ac022a30 <e112468> {g15} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:1:2:2: AND 0x55a8ac393610 <e112484> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:2:2:1: CONST 0x55a8ac393380 <e112480> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:3:3:3:3:3:2:3:1:2:2:2: SHIFTR 0x55a8ac3e9730 <e123554> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:1: VARREF 0x55a8ac165be0 <e123545> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:3:3:3:3:3:2:3:1:2:2:2:2: CONST 0x55a8ac165d30 <e123546> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:3:3:3:3:3:2:3:2: ASSIGN 0x55a8ac01c650 <e112488> {g16} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:2:3:2:1: GTS 0x55a8ac01c710 <e112486> {g16} @dt=0x55a8ac33c3d0@(G/nwu32/1)
    1:2:3:3:3:3:3:3:2:3:2:1:1: CONST 0x55a8ac01c7d0 <e41284> {g16} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    1:2:3:3:3:3:3:3:2:3:2:1:2: VARREF 0x55a8ac01c980 <e41285> {g16} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3:3:3:3:3:3:2:3:2:2: VARREF 0x55a8ac01ec40 <e112487> {g16} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:3:3:3:3:3:3: ASSIGN 0x55a8ac01ed90 <e112491> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:3:3:3:3:3:3:1: CONST 0x55a8ac01ee50 <e112489> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h0
    1:2:3:3:3:3:3:3:3:2: VARREF 0x55a8ac01efc0 <e112490> {g32} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3: ASSIGNW 0x55a8abd6d0c0 <e112574> {c274} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8abd6d180 <e112572> {c274} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55a8ac483880 <e138611> {c274} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8abd6d240 <e138606> {c274} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:2: CCAST 0x55a8ac483a20 <e138620> {c274} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8abd6d360 <e138615> {c274} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3:2: VARREF 0x55a8abd6d480 <e112573> {c274} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [LV] => VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3: ASSIGNW 0x55a8abd95050 <e95680> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1: COND 0x55a8abd95110 <e38559> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:1: CCAST 0x55a8ac483bc0 <e138629> {i13} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8abd951d0 <e138624> {i13} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55a8abc19300 <e36035> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3:1:2: COND 0x55a8ac1d6050 <e86664> {c421} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:2:1: CCAST 0x55a8ac483d60 <e138638> {c421} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55a8ac1d6110 <e138633> {c421} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3:1:2:2: VARREF 0x55a8ac1d6230 <e36353> {c421} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3:1:2:3: VARREF 0x55a8ac1d6350 <e36354> {c421} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3:1:3: COND 0x55a8ac1da090 <e86710> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:1: CCAST 0x55a8ac483f00 <e138647> {i13} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:3:1:1: VARREF 0x55a8ac1da150 <e138642> {i13} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:1:3:2: ADD 0x55a8ac1da270 <e86681> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:2:1: SHIFTL 0x55a8ac1da330 <e132394> {c276} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:2:1:1: VARREF 0x55a8ac1da3f0 <e36211> {c276} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:1:3:2:1:2: CONST 0x55a8ac1da510 <e36221> {c276} @dt=0x55a8abad10a0@(G/sw32)  32'sh2
    1:2:3:1:3:2:2: VARREF 0x55a8ac1da680 <e36757> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:1:3:3: ADD 0x55a8ac1da7a0 <e85355> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:1:3:3:1: CCAST 0x55a8ac4840a0 <e138656> {c214} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:1:3:3:1:1: CONST 0x55a8ac1da860 <e138651> {c214} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:1:3:3:2: VARREF 0x55a8ac1da9d0 <e53253> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3:2: VARREF 0x55a8abd95530 <e38560> {i13} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [LV] => VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2: CFUNC 0x55a8ac340010 <e101859> {h34}  _multiclk__TOP__12 [STATICU]
    1:2:3: COMMENT 0x55a8ac2f9cc0 <e97008> {h34}  ALWAYS
    1:2:3: ASSIGN 0x55a8ac077b70 <e112616> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: AND 0x55a8ac077c30 <e112614> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: OR 0x55a8ac077cf0 <e112612> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: EQ 0x55a8ac077db0 <e112581> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: AND 0x55a8ac394d40 <e112594> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:1:1: CONST 0x55a8ac394ab0 <e112590> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:1:1:2: SHIFTR 0x55a8ac3e98d0 <e123570> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:1:1:2:1: VARREF 0x55a8ac1657d0 <e123561> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:1:1:2:2: CONST 0x55a8ac164ac0 <e123562> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:1:1:1:2: CCAST 0x55a8ac484240 <e138665> {h62} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac077fc0 <e138660> {h62} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:1:2: EQ 0x55a8ac078110 <e112598> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1: AND 0x55a8ac395090 <e112611> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:2:1:1: CONST 0x55a8ac394e00 <e112607> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2: SHIFTR 0x55a8ac3e9a70 <e123586> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: VARREF 0x55a8ac197b50 <e123577> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2: CONST 0x55a8ac197ca0 <e123578> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:1:1:2:2: CCAST 0x55a8ac4843e0 <e138674> {h62} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:2:2:1: VARREF 0x55a8ac078320 <e138669> {h62} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3:1:2: CCAST 0x55a8ac484580 <e138683> {h62} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac078470 <e138678> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3:2: VARREF 0x55a8ac0785d0 <e112615> {h62} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: ASSIGN 0x55a8ac079ef0 <e112697> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: OR 0x55a8ac079fb0 <e112695> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: AND 0x55a8ac07a070 <e112655> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: AND 0x55a8ac07a130 <e112619> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac484720 <e138692> {h70} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac07a1f0 <e138687> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:1:1:2: CCAST 0x55a8ac4848c0 <e138701> {h70} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac07a340 <e138696> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3:1:1:2: OR 0x55a8ac07a4a0 <e112654> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1: EQ 0x55a8ac07a560 <e112623> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1:1: CCAST 0x55a8ac484a60 <e138710> {h70} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:2:1:1:1: VARREF 0x55a8ac07a620 <e138705> {h70} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:1:1:2:1:2: AND 0x55a8ac3953e0 <e112636> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:2:1:2:1: CONST 0x55a8ac395150 <e112632> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:2:1:2:2: SHIFTR 0x55a8ac3e9c10 <e123602> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:2:1:2:2:1: VARREF 0x55a8ac1676f0 <e123593> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:1:2:2:2: CONST 0x55a8ac15e1b0 <e123594> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:1:1:2:2: EQ 0x55a8ac07a8d0 <e112640> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:2:1: CCAST 0x55a8ac484c00 <e138719> {h70} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:1:2:2:1:1: VARREF 0x55a8ac07a990 <e138714> {h70} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3:1:1:2:2:2: AND 0x55a8ac395730 <e112653> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:2:2:2:1: CONST 0x55a8ac3954a0 <e112649> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:1:2:2:2:2: SHIFTR 0x55a8ac3e9db0 <e123618> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:1:2:2:2:2:1: VARREF 0x55a8ac1664f0 <e123609> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:1:2:2:2:2:2: CONST 0x55a8ac166640 <e123610> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:1:2: AND 0x55a8ac07ac40 <e112694> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: AND 0x55a8ac07ad00 <e112658> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1:1: CCAST 0x55a8ac484da0 <e138728> {h70} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1:1: VARREF 0x55a8ac07adc0 <e138723> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3:1:2:1:2: CCAST 0x55a8ac484f40 <e138737> {h70} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:2:1: VARREF 0x55a8ac07af10 <e138732> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3:1:2:2: OR 0x55a8ac07b030 <e112693> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: EQ 0x55a8ac07b0f0 <e112662> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1:1: CCAST 0x55a8ac4850e0 <e138746> {h70} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:2:2:1:1:1: VARREF 0x55a8ac07b1b0 <e138741> {h70} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2:2:1:2: AND 0x55a8ac395a80 <e112675> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:2:1:2:1: CONST 0x55a8ac3957f0 <e112671> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:2:2:1:2:2: SHIFTR 0x55a8ac3e9f50 <e123634> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:2:1:2:2:1: VARREF 0x55a8ac165050 <e123625> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:1:2:2:2: CONST 0x55a8ac13fca0 <e123626> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:1:2:2:2: EQ 0x55a8ac07b3f0 <e112679> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:2:1: CCAST 0x55a8ac485280 <e138755> {h70} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:1:2:2:2:1:1: VARREF 0x55a8ac07b4b0 <e138750> {h70} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:1:2:2:2:2: AND 0x55a8ac395dd0 <e112692> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:2:2:2:1: CONST 0x55a8ac395b40 <e112688> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:1:2:2:2:2:2: SHIFTR 0x55a8ac3ea0f0 <e123650> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:1:2:2:2:2:2:1: VARREF 0x55a8ac166a70 <e123641> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:1:2:2:2:2:2:2: CONST 0x55a8ac166bc0 <e123642> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:2: VARREF 0x55a8ac07b6f0 <e112696> {h70} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: ASSIGN 0x55a8ac07b810 <e112704> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: OR 0x55a8ac07b8d0 <e112702> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: OR 0x55a8ac07b990 <e112700> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac485420 <e138764> {h73} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac07ba50 <e138759> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: CCAST 0x55a8ac4855c0 <e138773> {h73} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac07bb70 <e138768> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: CCAST 0x55a8ac485760 <e138782> {h73} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac07bc90 <e138777> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x55a8ac07bdb0 <e112703> {h73} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [LV] => VAR 0x55a8abc1bb80 <e36062> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3: ASSIGN 0x55a8ac07bed0 <e112711> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: OR 0x55a8ac07bf90 <e112709> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: OR 0x55a8ac07c050 <e112707> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac485900 <e138791> {h74} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac07c110 <e138786> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:1:2: CCAST 0x55a8ac485aa0 <e138800> {h74} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac07c230 <e138795> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:1:2: CCAST 0x55a8ac485c40 <e138809> {h74} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac07c350 <e138804> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3:2: VARREF 0x55a8ac07c470 <e112710> {h74} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [LV] => VAR 0x55a8abc1bd00 <e36063> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3: ASSIGN 0x55a8ac07c590 <e112716> {h75} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: OR 0x55a8ac07c650 <e112714> {h75} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: CCAST 0x55a8ac485de0 <e138818> {h75} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1: VARREF 0x55a8ac07c710 <e138813> {h75} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3:1:2: CCAST 0x55a8ac485f80 <e138827> {h75} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac07c830 <e138822> {h75} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3:2: VARREF 0x55a8ac07c950 <e112715> {h75} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [LV] => VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2: CFUNC 0x55a8ac2f49d0 <e101861> {c5}  _eval [STATIC]
    1:2:3: IF 0x55a8ac2f6660 <e95837> {l30}
    1:2:3:1: AND 0x55a8ac2fbd90 <e112720> {l30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac2f8af0 <e112718> {l30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac486120 <e138836> {l30} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac302240 <e138831> {l30} @dt=0x55a8ac2fa890@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ac2f4bd0 <e95698> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: CCAST 0x55a8ac4862c0 <e138845> {l30} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac2f8bb0 <e138840> {l30} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ab6dcbd0 <e95806> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:2: CCALL 0x55a8ac1def00 <e95799> {l36} _sequent__TOP__1 => CFUNC 0x55a8ac2fc330 <e101837> {l36}  _sequent__TOP__1 [STATICU]
    1:2:3:2: ASSIGN 0x55a8ac3ea940 <e123681> {l36} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1: OR 0x55a8ac3ea880 <e123675> {l36} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac43d8d0 <e132413> {l36} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3:2:1:2: VARREF 0x55a8ac3ea310 <e132414> {l36} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55a8ac342650 <e123676> {l36} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55a8ac2f52d0 <e96373> {k11}
    1:2:3:1: OR 0x55a8ac2f5210 <e112732> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: AND 0x55a8ac2fa1d0 <e112727> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac486460 <e138854> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac308d10 <e138849> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ac2f4bd0 <e95698> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2: NOT 0x55a8ac302760 <e112726> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x55a8ac486600 <e138863> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x55a8ac303ec0 <e138858> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ab6dcbd0 <e95806> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x55a8ac2f5150 <e112731> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55a8ac4867a0 <e138872> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55a8ac2f4e50 <e138867> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55a8ac2f5090 <e112730> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55a8ac486940 <e138881> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55a8ac2f4f70 <e138876> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55a8ac304030 <e96334> {c8} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55a8ac2f71c0 <e96316> {n57} _sequent__TOP__2 => CFUNC 0x55a8ac2f6f50 <e101839> {n57}  _sequent__TOP__2 [STATICU]
    1:2:3:2: ASSIGN 0x55a8ac3eb030 <e123715> {n57} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1: OR 0x55a8ac3eaf70 <e123709> {n57} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac43db60 <e132429> {n57} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:1:2: VARREF 0x55a8ac3eaa00 <e132430> {n57} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55a8ac343010 <e123710> {n57} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55a8ac2b0980 <e96463> {c578}
    1:2:3:1: OR 0x55a8ac2b08c0 <e112743> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: XOR 0x55a8ac2b0440 <e112738> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac486ae0 <e138890> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac2fcdd0 <e138885> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:2: CCAST 0x55a8ac486c80 <e138899> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac2fcef0 <e138894> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x55a8ac310d40 <e96416> {c7} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:2: AND 0x55a8ac2b0800 <e112742> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55a8ac486e20 <e138908> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55a8ac2b0500 <e138903> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55a8ac2b0740 <e112741> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55a8ac486fc0 <e138917> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55a8ac2b0620 <e138912> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55a8ac304030 <e96334> {c8} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55a8ac2f7540 <e96409> {c578} _sequent__TOP__3 => CFUNC 0x55a8ac2f72d0 <e101841> {c578}  _sequent__TOP__3 [STATICU]
    1:2:3:2: ASSIGN 0x55a8ac3eb720 <e123749> {c578} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1: OR 0x55a8ac3eb660 <e123743> {c578} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac43ddf0 <e132445> {c578} @dt=0x55a8ab701890@(G/w32)  32'h8
    1:2:3:2:1:2: VARREF 0x55a8ac3eb0f0 <e132446> {c578} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55a8ac3439b0 <e123744> {c578} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55a8ac3031c0 <e96605> {l30}
    1:2:3:1: AND 0x55a8ac304c90 <e112750> {l30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: NOT 0x55a8ac304a60 <e112748> {l30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac487160 <e138926> {l30} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac304940 <e138921> {l30} @dt=0x55a8ac2fa890@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ac2f4bd0 <e95698> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: CCAST 0x55a8ac487300 <e138935> {l30} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1: VARREF 0x55a8ac304b20 <e138930> {l30} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ab6dcbd0 <e95806> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:2: CCALL 0x55a8ac33e820 <e96591> {l36} _sequent__TOP__5 => CFUNC 0x55a8ac33e6a0 <e101845> {l36}  _sequent__TOP__5 [STATICU]
    1:2:3:2: ASSIGN 0x55a8ac3ebe10 <e123783> {l36} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1: OR 0x55a8ac3ebd50 <e123777> {l36} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac43e080 <e132461> {l36} @dt=0x55a8ab701890@(G/w32)  32'h10
    1:2:3:2:1:2: VARREF 0x55a8ac3eb7e0 <e132462> {l36} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55a8ac344350 <e123778> {l36} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55a8ac329580 <e96766> {k11}
    1:2:3:1: OR 0x55a8ac3294c0 <e112762> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: AND 0x55a8ac329040 <e112757> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac4874a0 <e138944> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac328cf0 <e138939> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ac2f4bd0 <e95698> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2: NOT 0x55a8ac328f80 <e112756> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x55a8ac487640 <e138953> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x55a8ac328e10 <e138948> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ab6dcbd0 <e95806> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x55a8ac329400 <e112761> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55a8ac4877e0 <e138962> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55a8ac329100 <e138957> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55a8ac329340 <e112760> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55a8ac487980 <e138971> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55a8ac329220 <e138966> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55a8ac304030 <e96334> {c8} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55a8ac33eba0 <e96737> {n50} _sequent__TOP__6 => CFUNC 0x55a8ac33e930 <e101847> {n50}  _sequent__TOP__6 [STATICU]
    1:2:3:2: ASSIGN 0x55a8ac3ec500 <e123817> {n50} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1: OR 0x55a8ac3ec440 <e123811> {n50} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac43e310 <e132477> {n50} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:2:1:2: VARREF 0x55a8ac3ebed0 <e132478> {n50} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55a8ac344cf0 <e123812> {n50} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55a8ac327e20 <e96826> {c578}
    1:2:3:1: OR 0x55a8ac327d60 <e112778> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: OR 0x55a8ac306250 <e112773> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: XOR 0x55a8ac305d80 <e112768> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac487b20 <e138980> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac305b40 <e138975> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:1:2: CCAST 0x55a8ac487cc0 <e138989> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac305c60 <e138984> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x55a8ac310d40 <e96416> {c7} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:1:2: AND 0x55a8ac306190 <e112772> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x55a8ac487e60 <e138998> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x55a8ac305e40 <e138993> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ac2f4bd0 <e95698> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2:2: NOT 0x55a8ac3060d0 <e112771> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:2:1: CCAST 0x55a8ac488000 <e139007> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:2:1:1: VARREF 0x55a8ac305f60 <e139002> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ab6dcbd0 <e95806> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x55a8ac327ca0 <e112777> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55a8ac4881a0 <e139016> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55a8ac306310 <e139011> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55a8ac327be0 <e112776> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55a8ac488340 <e139025> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55a8ac306430 <e139020> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55a8ac304030 <e96334> {c8} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55a8ac33ef20 <e96785> {c502} _multiclk__TOP__7 => CFUNC 0x55a8ac33ecb0 <e101849> {c502}  _multiclk__TOP__7 [STATICU]
    1:2:3: CCALL 0x55a8ac33f2a0 <e96870> {r11} _combo__TOP__8 => CFUNC 0x55a8ac33f030 <e101851> {r11}  _combo__TOP__8 [STATICU]
    1:2:3: ASSIGN 0x55a8ac3ecbf0 <e123851> {r11} @dt=0x55a8ac342490@(G/w32)
    1:2:3:1: OR 0x55a8ac3ecb30 <e123845> {r11} @dt=0x55a8ac342490@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac43e5a0 <e132493> {r11} @dt=0x55a8ab701890@(G/w32)  32'h40
    1:2:3:1:2: VARREF 0x55a8ac3ec5c0 <e132494> {r11} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: VARREF 0x55a8ac345690 <e123846> {r11} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55a8ac2f5b30 <e96915> {l30}
    1:2:3:1: OR 0x55a8ac2f5a70 <e112794> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: OR 0x55a8ac2f55f0 <e112789> {l30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: XOR 0x55a8ac328590 <e112784> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac4884e0 <e139034> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac328350 <e139029> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:1:2: CCAST 0x55a8ac488680 <e139043> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac328470 <e139038> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x55a8ac310d40 <e96416> {c7} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:1:2: AND 0x55a8ac2f5530 <e112788> {l30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1: NOT 0x55a8ac328770 <e112786> {l30} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1:1: CCAST 0x55a8ac488820 <e139052> {l30} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1:1: VARREF 0x55a8ac328650 <e139047> {l30} @dt=0x55a8ac2fa890@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ac2f4bd0 <e95698> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2:2: CCAST 0x55a8ac4889c0 <e139061> {l30} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:2:1: VARREF 0x55a8ac328830 <e139056> {l30} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ab6dcbd0 <e95806> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x55a8ac2f59b0 <e112793> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55a8ac488b60 <e139070> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55a8ac2f56b0 <e139065> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55a8ac2f58f0 <e112792> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55a8ac488d00 <e139079> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55a8ac2f57d0 <e139074> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55a8ac304030 <e96334> {c8} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55a8ac33f6e0 <e96874> {l19} _multiclk__TOP__9 => CFUNC 0x55a8ac33f3e0 <e101853> {l19}  _multiclk__TOP__9 [STATICU]
    1:2:3:2: ASSIGN 0x55a8ac3ed2e0 <e123885> {l19} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1: OR 0x55a8ac3ed220 <e123879> {l19} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac43e830 <e132509> {l19} @dt=0x55a8ab701890@(G/w32)  32'h80
    1:2:3:2:1:2: VARREF 0x55a8ac3eccb0 <e132510> {l19} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55a8ac346030 <e123880> {l19} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55a8ac2f8eb0 <e96952> {c578}
    1:2:3:1: OR 0x55a8ac2f8df0 <e112805> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: XOR 0x55a8ac2f5f20 <e112800> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: CCAST 0x55a8ac488ea0 <e139088> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1: VARREF 0x55a8ac2f5ce0 <e139083> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:2: CCAST 0x55a8ac489040 <e139097> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1: VARREF 0x55a8ac2f5e00 <e139092> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x55a8ac310d40 <e96416> {c7} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:2: AND 0x55a8ac2f62e0 <e112804> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55a8ac4891e0 <e139106> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55a8ac2f5fe0 <e139101> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55a8ac2f6220 <e112803> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55a8ac489380 <e139115> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55a8ac2f6100 <e139110> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55a8ac304030 <e96334> {c8} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55a8ac33faf0 <e96926> {f23} _sequent__TOP__10 => CFUNC 0x55a8ac33f7f0 <e101855> {f23}  _sequent__TOP__10 [STATICU]
    1:2:3:2: ASSIGN 0x55a8ac3ed9d0 <e123919> {f23} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1: OR 0x55a8ac3ed910 <e123913> {f23} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac43eac0 <e132525> {f23} @dt=0x55a8ab701890@(G/w32)  32'h100
    1:2:3:2:1:2: VARREF 0x55a8ac3ed3a0 <e132526> {f23} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55a8ac3469d0 <e123914> {f23} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55a8ac2f9bf0 <e97002> {c578}
    1:2:3:1: OR 0x55a8ac2f9b30 <e112820> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: OR 0x55a8ac2f96b0 <e112815> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: XOR 0x55a8ac2f92a0 <e112811> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac489520 <e139124> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac2f9060 <e139119> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:1:2: CCAST 0x55a8ac4896c0 <e139133> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac2f9180 <e139128> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x55a8ac310d40 <e96416> {c7} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:1:2: XOR 0x55a8ac2f95f0 <e112814> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x55a8ac489860 <e139142> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x55a8ac2f9360 <e139137> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ac2f4bd0 <e95698> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2:2: CCAST 0x55a8ac489a00 <e139151> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:2:1: VARREF 0x55a8ac2f9480 <e139146> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ab6dcbd0 <e95806> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x55a8ac2f9a70 <e112819> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55a8ac489ba0 <e139160> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55a8ac2f9770 <e139155> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55a8ac2f99b0 <e112818> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55a8ac489d40 <e139169> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55a8ac2f9890 <e139164> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55a8ac304030 <e96334> {c8} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55a8ac33ff00 <e96964> {c260} _multiclk__TOP__11 => CFUNC 0x55a8ac33fc00 <e101857> {c260}  _multiclk__TOP__11 [STATICU]
    1:2:3:2: ASSIGN 0x55a8ac3ee0c0 <e123953> {c260} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1: OR 0x55a8ac3ee000 <e123947> {c260} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac43ed50 <e132541> {c260} @dt=0x55a8ab701890@(G/w32)  32'h200
    1:2:3:2:1:2: VARREF 0x55a8ac3eda90 <e132542> {c260} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55a8ac347370 <e123948> {c260} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3: IF 0x55a8ac310510 <e97054> {c578}
    1:2:3:1: OR 0x55a8ac310450 <e112836> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1: OR 0x55a8ac30ffd0 <e112831> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1: XOR 0x55a8ac30fb00 <e112826> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:1:1: CCAST 0x55a8ac489ee0 <e139178> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:1:1: VARREF 0x55a8ac2f9da0 <e139173> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:1:1:2: CCAST 0x55a8ac48a080 <e139187> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:1:2:1: VARREF 0x55a8ac30f9e0 <e139182> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__clk [RV] <- VAR 0x55a8ac310d40 <e96416> {c7} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:3:1:1:2: AND 0x55a8ac30ff10 <e112830> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:1: CCAST 0x55a8ac48a220 <e139196> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:1:1: VARREF 0x55a8ac30fbc0 <e139191> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ac2f4bd0 <e95698> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:1:2:2: NOT 0x55a8ac30fe50 <e112829> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:1:2:2:1: CCAST 0x55a8ac48a3c0 <e139205> {k11} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:1:2:2:1:1: VARREF 0x55a8ac30fce0 <e139200> {k11} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ab6dcbd0 <e95806> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:1:2: AND 0x55a8ac310390 <e112835> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:1: CCAST 0x55a8ac48a560 <e139214> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:1:1: VARREF 0x55a8ac310090 <e139209> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2:2: NOT 0x55a8ac3102d0 <e112834> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1:2:2:1: CCAST 0x55a8ac48a700 <e139223> {c578} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:1:2:2:1:1: VARREF 0x55a8ac3101b0 <e139218> {c578} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__reset [RV] <- VAR 0x55a8ac304030 <e96334> {c8} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3:2: CCALL 0x55a8ac340310 <e97013> {h34} _multiclk__TOP__12 => CFUNC 0x55a8ac340010 <e101859> {h34}  _multiclk__TOP__12 [STATICU]
    1:2:3:2: ASSIGN 0x55a8ac3ee7b0 <e123987> {h34} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1: OR 0x55a8ac3ee6f0 <e123981> {h34} @dt=0x55a8ac342490@(G/w32)
    1:2:3:2:1:1: CONST 0x55a8ac43efe0 <e132557> {h34} @dt=0x55a8ab701890@(G/w32)  32'h400
    1:2:3:2:1:2: VARREF 0x55a8ac3ee180 <e132558> {h34} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2:2: VARREF 0x55a8ac347d10 <e123982> {h34} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:4: ASSIGN 0x55a8ac302180 <e112842> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:4:1: VARREF 0x55a8ac2b15a0 <e112840> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ac2f4bd0 <e95698> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:4:2: VARREF 0x55a8ac2b1480 <e112841> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8ab6dcbd0 <e95806> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:4: ASSIGN 0x55a8ac2affe0 <e112845> {c8} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:4:1: VARREF 0x55a8ac2afec0 <e112843> {c8} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:4:2: VARREF 0x55a8ac2afda0 <e112844> {c8} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__reset [LV] => VAR 0x55a8ac304030 <e96334> {c8} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:4: ASSIGN 0x55a8ac2fcd10 <e112848> {c7} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:4:1: VARREF 0x55a8ac2fcbf0 <e112846> {c7} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:4:2: VARREF 0x55a8ac2fcad0 <e112847> {c7} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__clk [LV] => VAR 0x55a8ac310d40 <e96416> {c7} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2:4: ASSIGN 0x55a8ac302a00 <e112851> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:4:1: VARREF 0x55a8ac305610 <e112849> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:4:2: VARREF 0x55a8ab6dc4b0 <e112850> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8ac2f4bd0 <e95698> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: CFUNC 0x55a8ac311600 <e101863> {c5}  _eval_initial [SLOW] [STATIC]
    1:2:3: ASSIGN 0x55a8ac311900 <e112854> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: VARREF 0x55a8ab6ddfc0 <e112852> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ac2f4bd0 <e95698> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3:2: VARREF 0x55a8ac3117e0 <e112853> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8ab6dcbd0 <e95806> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP____VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3: ASSIGN 0x55a8ac305230 <e112857> {c8} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: VARREF 0x55a8ac2afb60 <e112855> {c8} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:2: VARREF 0x55a8ac2afc80 <e112856> {c8} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__reset [LV] => VAR 0x55a8ac304030 <e96334> {c8} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__reset MODULETEMP
    1:2:3: ASSIGN 0x55a8ac2fca10 <e112860> {c7} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:1: VARREF 0x55a8ac311080 <e112858> {c7} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:2: VARREF 0x55a8ac3111a0 <e112859> {c7} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vclklast__TOP__clk [LV] => VAR 0x55a8ac310d40 <e96416> {c7} @dt=0x55a8ab6dff80@(G/w1)  __Vclklast__TOP__clk MODULETEMP
    1:2: CFUNC 0x55a8ac2f7f40 <e101865> {c5}  final [SLOW]
    1:2:2: CSTMT 0x55a8ac13a4f0 <e95745> {c5}
    1:2:2:1: TEXT 0x55a8ac2ffdd0 <e95746> {c5} "MIPS_Bus_TB__Syms* __restrict vlSymsp = this->__VlSymsp;..."
    1:2:2: CSTMT 0x55a8ac310c00 <e95749> {c5}
    1:2:2:1: TEXT 0x55a8ac2b1a20 <e95748> {c5} "MIPS_Bus_TB* __restrict vlTOPp VL_ATTR_UNUSED = vlSymsp->TOPp;..."
    1:2: CFUNC 0x55a8ac2f7ac0 <e101867> {c5}  _eval_settle [SLOW] [STATIC]
    1:2:3: CCALL 0x55a8ac2f78c0 <e96571> {l23} _settle__TOP__4 => CFUNC 0x55a8ac2f7650 <e101843> {l23}  _settle__TOP__4 [SLOW] [STATICU]
    1:2:3: ASSIGN 0x55a8ac3eeea0 <e124021> {l23} @dt=0x55a8ac342490@(G/w32)
    1:2:3:1: OR 0x55a8ac3eede0 <e124015> {l23} @dt=0x55a8ac342490@(G/w32)
    1:2:3:1:1: CONST 0x55a8ac43f270 <e132573> {l23} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:1:2: VARREF 0x55a8ac3ee870 <e132574> {l23} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [RV] <- VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2:3:2: VARREF 0x55a8ac3486b0 <e124016> {l23} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CFUNC 0x55a8ac339b70 <e101869> {c5}  _change_request [STATICU]
    1:2:3: CHANGEDET 0x55a8ac3020c0 <e98835> {c5}
    1:2:3: CHANGEDET 0x55a8ac2f8630 <e98851> {c23}
    1:2:3:1: VARREF 0x55a8ac163b40 <e112864> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3:2: VARREF 0x55a8abd5d410 <e112865> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8ac3109b0 <e98838> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:4: ASSIGN 0x55a8abd5d770 <e112868> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:4:1: VARREF 0x55a8ac333b60 <e112866> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:4:2: VARREF 0x55a8abd5d530 <e112867> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8ac3109b0 <e98838> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2: CFUNC 0x55a8ac2d3e20 <e101871> {c5}  traceFullThis__1 [SLOW] [STATICU]
    1:2:3: TRACEINC 0x55a8ac0d49f0 <e98931> {c88} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0d47c0 <e79669> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_execute
    1:2:3:2: VARREF 0x55a8ac0d48d0 <e112869> {c88} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3: TRACEINC 0x55a8ac0cde90 <e99657> {c53} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0cdc60 <e79419> {c53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_branch_decode
    1:2:3:2: ADD 0x55a8ac1d7c40 <e86689> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: SHIFTL 0x55a8ac1d7d00 <e132590> {c276} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1:1: VARREF 0x55a8ac1d7dc0 <e36211> {c276} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:1:2: CONST 0x55a8ac1d7ee0 <e36221> {c276} @dt=0x55a8abad10a0@(G/sw32)  32'sh2
    1:2:3:2:2: VARREF 0x55a8ac1d8050 <e36757> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x55a8ac0c9870 <e99741> {c30} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0c9640 <e79249> {c30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_mux_1_out
    1:2:3:2: COND 0x55a8ac1daaf0 <e86714> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CCAST 0x55a8ac48a8a0 <e139232> {i13} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55a8ac1dabb0 <e139227> {i13} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:2:2: ADD 0x55a8ac1dacd0 <e86681> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:1: SHIFTL 0x55a8ac1dad90 <e132610> {c276} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:1:1: VARREF 0x55a8ac1dae50 <e36211> {c276} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:2:1:2: CONST 0x55a8ac1daf70 <e36221> {c276} @dt=0x55a8abad10a0@(G/sw32)  32'sh2
    1:2:3:2:2:2: VARREF 0x55a8ac1db0e0 <e36757> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3: ADD 0x55a8ac1db200 <e85355> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1: CCAST 0x55a8ac48aa40 <e139241> {c214} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:3:1:1: CONST 0x55a8ac1db2c0 <e139236> {c214} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:3:2: VARREF 0x55a8ac1db430 <e53253> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x55a8ac0d1430 <e99852> {c74} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d1200 <e79549> {c74} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus shifter_output_decode
    1:2:3:2: SHIFTL 0x55a8ac14d9d0 <e132630> {c276} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: VARREF 0x55a8ac14da90 <e36211> {c276} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:2: CONST 0x55a8ac14dbe0 <e36221> {c276} @dt=0x55a8abad10a0@(G/sw32)  32'sh2
    1:2:3: TRACEINC 0x55a8ac0d2900 <e99909> {c79} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d26d0 <e79599> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus sign_imm_decode
    1:2:3:2: VARREF 0x55a8ac0d27e0 <e79596> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3: TRACEINC 0x55a8ac0d2090 <e99911> {c77} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d1e60 <e79579> {c77} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_decode
    1:2:3:2: COND 0x55a8ac1d0fb0 <e86585> {c262} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CCAST 0x55a8ac48abe0 <e139250> {c262} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55a8ac1d1070 <e139245> {c262} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:2: VARREF 0x55a8ac1d1190 <e85183> {c262} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55a8abc3e920 <e38674> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3:2:3: VARREF 0x55a8ac1d12b0 <e36164> {c262} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x55a8ac0d24b0 <e100022> {c78} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d2280 <e79589> {c78} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_B_decode
    1:2:3:2: COND 0x55a8ac1d20f0 <e86618> {c263} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CCAST 0x55a8ac48ad80 <e139259> {c263} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55a8ac1d21b0 <e139254> {c263} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:2: VARREF 0x55a8ac1d22d0 <e85196> {c263} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55a8abc3e7a0 <e38673> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:3:2:3: VARREF 0x55a8ac1d23f0 <e36170> {c263} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x55a8ac0e7870 <e100024> {c164} @dt=0x55a8ab763860@(G/w3) -> TRACEDECL 0x55a8ac0e7610 <e80309> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus forward_A_execute
    1:2:3:2: VARREF 0x55a8ac0e7720 <e112873> {c164} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3: TRACEINC 0x55a8ac0e7d20 <e100081> {c165} @dt=0x55a8ab763860@(G/w3) -> TRACEDECL 0x55a8ac0e7ac0 <e80319> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus forward_B_execute
    1:2:3:2: VARREF 0x55a8ac0e7bd0 <e112874> {c165} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d8720 <e100083> {c103} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d84c0 <e79799> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_ALU_execute
    1:2:3:2: VARREF 0x55a8ac0d85d0 <e79796> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d8bd0 <e100140> {c104} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d8970 <e79809> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_B_ALU_execute
    1:2:3:2: VARREF 0x55a8ac0d8a80 <e79806> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d9530 <e100142> {c106} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d92d0 <e79829> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_output_execute
    1:2:3:2: VARREF 0x55a8ac0d93e0 <e79826> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d99c0 <e100144> {c107} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d9790 <e79839> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_HI_output_execute
    1:2:3:2: VARREF 0x55a8ac0d98a0 <e79836> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x55a8abc17c80 <e36020> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d9e90 <e100146> {c108} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d9c60 <e79849> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_LO_output_execute
    1:2:3:2: VARREF 0x55a8ac0d9d70 <e79846> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x55a8abc17e00 <e36021> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:3: TRACEINC 0x55a8ac0e4450 <e100148> {c151} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e4220 <e80199> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus result_writeback
    1:2:3:2: VARREF 0x55a8ac0e4330 <e80196> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0e5bf0 <e100150> {c156} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e59c0 <e80249> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus read_data_writeback_filtered
    1:2:3:2: VARREF 0x55a8ac0e5ad0 <e80246> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3: TRACEINC 0x55a8ac115080 <e100152> {q21} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac114e10 <e81789> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux src_mux_input_0
    1:2:3:2: VARREF 0x55a8ac114f20 <e81786> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3: TRACEINC 0x55a8ac117200 <e100154> {e14} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac116fd0 <e81859> {e14} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus alu shift_amount
    1:2:3:2: AND 0x55a8ac396120 <e112889> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55a8ac395e90 <e112885> {e21} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55a8ac3eef60 <e124040> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55a8ac1a3640 <e124031> {e21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2: CONST 0x55a8ac1a3790 <e124032> {e21} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h6
    1:2:3: TRACEINC 0x55a8ac1176e0 <e100156> {e15} @dt=0x55a8ab7f3f80@(G/w64) -> TRACEDECL 0x55a8ac1174b0 <e81869> {e15} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu sign_extened_input_1
    1:2:3:2: OR 0x55a8ac3ef8d0 <e124099> {e22} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:1: SHIFTL 0x55a8ac3ef730 <e124095> {e22} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:1:1: CCAST 0x55a8ac3ef360 <e124087> {e22} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:1:1:1: CCAST 0x55a8ac48b0c0 <e139277> {e22} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:1:1:1:1: NEGATE 0x55a8ac3ef2a0 <e139272> {e22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1:1:1:1:1: CCAST 0x55a8ac48af20 <e139268> {e22} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:1:1:1:1:1:1: AND 0x55a8ac396470 <e139263> {e22} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:1: CONST 0x55a8ac3961e0 <e112900> {e22} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:1:1:2: SHIFTR 0x55a8ac3ef100 <e124056> {e22} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:2:1: VARREF 0x55a8ac1dd540 <e124047> {e22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:1:1:1:1:1:1:2:2: CONST 0x55a8ac1dd660 <e124048> {e22} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x55a8ac3ef4e0 <e124088> {e22} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x55a8ac3ef420 <e124096> {e22} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:2:1: CCAST 0x55a8ac48b260 <e139286> {e22} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:2:1:1: VARREF 0x55a8ac1ddab0 <e139281> {e22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55a8ac117bf0 <e100158> {e16} @dt=0x55a8ab7f3f80@(G/w64) -> TRACEDECL 0x55a8ac117990 <e81879> {e16} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu sign_extened_input_2
    1:2:3:2: OR 0x55a8ac3f0160 <e124157> {e23} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:1: SHIFTL 0x55a8ac3effc0 <e124153> {e23} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:1:1: CCAST 0x55a8ac3efbf0 <e124145> {e23} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:1:1:1: CCAST 0x55a8ac48b5a0 <e139304> {e23} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:1:1:1:1: NEGATE 0x55a8ac3efb30 <e139299> {e23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1:1:1:1:1: CCAST 0x55a8ac48b400 <e139295> {e23} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:1:1:1:1:1:1: AND 0x55a8ac3967c0 <e139290> {e23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:1: CONST 0x55a8ac396530 <e112915> {e23} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:1:1:2: SHIFTR 0x55a8ac3ef990 <e124114> {e23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:2:1: VARREF 0x55a8ac1de700 <e124105> {e23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:1:1:1:1:1:1:2:2: CONST 0x55a8ac1de820 <e124106> {e23} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x55a8ac3efd70 <e124146> {e23} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x55a8ac3efcb0 <e124154> {e23} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:2:1: CCAST 0x55a8ac48b740 <e139313> {e23} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:2:1:1: VARREF 0x55a8ac1dec70 <e139308> {e23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55a8ac1180b0 <e100160> {e17} @dt=0x55a8ab7f3f80@(G/w64) -> TRACEDECL 0x55a8ac117e50 <e81889> {e17} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu extended_input_1
    1:2:3:2: CCAST 0x55a8ac3f0220 <e124166> {e24} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:1: CCAST 0x55a8ac48b8e0 <e139322> {e24} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:1:1: VARREF 0x55a8ac1a4020 <e139317> {e24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55a8ac118540 <e100162> {e18} @dt=0x55a8ab7f3f80@(G/w64) -> TRACEDECL 0x55a8ac118310 <e81899> {e18} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu extended_input_2
    1:2:3:2: CCAST 0x55a8ac3f02e0 <e124175> {e25} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:1: CCAST 0x55a8ac48ba80 <e139331> {e25} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:1:1: VARREF 0x55a8ac1a45c0 <e139326> {e25} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55a8ac118a10 <e100164> {e19} @dt=0x55a8ab7f3f80@(G/w64) -> TRACEDECL 0x55a8ac1187e0 <e81909> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu ALU_HI_LO_output
    1:2:3:2: VARREF 0x55a8ac1188f0 <e81906> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: TRACEINC 0x55a8ac125980 <e100166> {r10} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac125710 <e82319> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_filter temp_filtered
    1:2:3:2: VARREF 0x55a8ac125820 <e82316> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3: TRACEINC 0x55a8ac0d1850 <e100168> {c75} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d1620 <e79559> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file_output_A_decode
    1:2:3:2: VARREF 0x55a8ac0d1730 <e79556> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x55a8ac0d1c70 <e100225> {c76} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d1a40 <e79569> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file_output_B_decode
    1:2:3:2: VARREF 0x55a8ac0d1b50 <e79566> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3: TRACEINC 0x55a8ac0ca4d0 <e100227> {c35} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0ca2a0 <e79279> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_write_decode
    1:2:3:2: VARREF 0x55a8ac0ca3b0 <e112920> {c35} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3: TRACEINC 0x55a8ac0ca8f0 <e100284> {c36} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0ca6c0 <e79289> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_to_register_decode
    1:2:3:2: VARREF 0x55a8ac0ca7d0 <e112921> {c36} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3: TRACEINC 0x55a8ac0cad10 <e100286> {c37} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0caae0 <e79299> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_write_decode
    1:2:3:2: VARREF 0x55a8ac0cabf0 <e112922> {c37} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3: TRACEINC 0x55a8ac0cb130 <e100288> {c38} @dt=0x55a8ab70d3b0@(G/w2) -> TRACEDECL 0x55a8ac0caf00 <e79309> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus ALU_src_B_decode
    1:2:3:2: VARREF 0x55a8ac0cb010 <e112923> {c38} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3: TRACEINC 0x55a8ac0cb550 <e100290> {c39} @dt=0x55a8ab70d3b0@(G/w2) -> TRACEDECL 0x55a8ac0cb320 <e79319> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus register_destination_decode
    1:2:3:2: VARREF 0x55a8ac0cb430 <e112924> {c39} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3: TRACEINC 0x55a8ac0cb970 <e100292> {c40} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cb740 <e79329> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus branch_decode
    1:2:3:2: VARREF 0x55a8ac0cb850 <e112925> {c40} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3: TRACEINC 0x55a8ac0cc1b0 <e100294> {c42} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0cbf80 <e79349> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus ALU_function_decode
    1:2:3:2: VARREF 0x55a8ac0cc090 <e112926> {c42} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3: TRACEINC 0x55a8ac0cc5d0 <e100296> {c43} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cc3a0 <e79359> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_decode
    1:2:3:2: VARREF 0x55a8ac0cc4b0 <e112927> {c43} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3: TRACEINC 0x55a8ac0cc9f0 <e100298> {c44} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cc7c0 <e79369> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus using_HI_LO_decode
    1:2:3:2: VARREF 0x55a8ac0cc8d0 <e112928> {c44} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3: TRACEINC 0x55a8ac0cce10 <e100300> {c45} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0ccbe0 <e79379> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus j_instruction_decode
    1:2:3:2: VARREF 0x55a8ac0cccf0 <e112929> {c45} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3: TRACEINC 0x55a8ac0cd230 <e100302> {c46} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cd000 <e79389> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HI_register_write_decode
    1:2:3:2: VARREF 0x55a8ac0cd110 <e112930> {c46} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3: TRACEINC 0x55a8ac0cd650 <e100304> {c47} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cd420 <e79399> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus LO_register_write_decode
    1:2:3:2: VARREF 0x55a8ac0cd530 <e112931> {c47} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3: TRACEINC 0x55a8ac0fbcd0 <e100306> {f19} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0fba70 <e80979> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus control_unit op
    1:2:3:2: VARREF 0x55a8ac0fbbb0 <e112932> {f19} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3: TRACEINC 0x55a8ac0fc160 <e100308> {f20} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0fbf30 <e80989> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus control_unit rt
    1:2:3:2: VARREF 0x55a8ac0fc040 <e112933> {f20} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3: TRACEINC 0x55a8ac0fc630 <e100310> {f21} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0fc400 <e80999> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus control_unit funct
    1:2:3:2: VARREF 0x55a8ac0fc510 <e112934> {f21} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3: TRACEINC 0x55a8ac0c8c10 <e100312> {c27} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0c89e0 <e79219> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_prime
    1:2:3:2: VARREF 0x55a8ac0c8af0 <e79216> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:3: TRACEINC 0x55a8ac0ca0b0 <e100369> {c34} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c9e80 <e79269> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_src_decode
    1:2:3:2: VARREF 0x55a8ac0c9f90 <e112935> {c34} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3: TRACEINC 0x55a8ac0cbd90 <e100371> {c41} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cbb60 <e79339> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus equal_decode
    1:2:3:2: VARREF 0x55a8ac0cbc70 <e112936> {c41} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3: TRACEINC 0x55a8ac0d2db0 <e100373> {c80} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d2b80 <e79609> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus comparator_1
    1:2:3:2: VARREF 0x55a8ac0d2c90 <e79606> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: TRACEINC 0x55a8ac0d3260 <e100375> {c81} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d3030 <e79619> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus comparator_2
    1:2:3:2: VARREF 0x55a8ac0d3140 <e79616> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3: TRACEINC 0x55a8ac0e60a0 <e100377> {c159} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e5e70 <e80259> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus stall_fetch
    1:2:3:2: VARREF 0x55a8ac0e5f80 <e112937> {c159} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x55a8abc1bb80 <e36062> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3: TRACEINC 0x55a8ac0e6580 <e100434> {c160} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e6350 <e80269> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus stall_decode
    1:2:3:2: VARREF 0x55a8ac0e6460 <e112938> {c160} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55a8abc1bd00 <e36063> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3: TRACEINC 0x55a8ac0e7380 <e100436> {c163} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e7150 <e80299> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus flush_execute_register
    1:2:3:2: VARREF 0x55a8ac0e7260 <e112939> {c163} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3: TRACEINC 0x55a8ac137bf0 <e100438> {h31} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac137990 <e82899> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit lwstall
    1:2:3:2: VARREF 0x55a8ac137ad0 <e112940> {h31} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: TRACEINC 0x55a8ac1380d0 <e100440> {h32} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac137ea0 <e82909> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit branchstall
    1:2:3:2: VARREF 0x55a8ac137fb0 <e112941> {h32} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: TRACEINC 0x55a8ac0ee690 <e100442> {l13} @dt=0x55a8ab91f640@(w32)u[31:0] -> TRACEDECL 0x55a8ac0ee430 <e80539> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus register_file registers
    1:2:3:2: VARREF 0x55a8ac0ee570 <e80536> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3: TRACEINC 0x55a8ac0c9030 <e100472> {c28} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0c8e00 <e79229> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_fetch
    1:2:3:2: VARREF 0x55a8ac0c8f10 <e79226> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x55a8ac0c9450 <e100502> {c29} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0c9220 <e79239> {c29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_plus_four_fetch
    1:2:3:2: ADD 0x55a8ac1909e0 <e85383> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CCAST 0x55a8ac48bc20 <e139340> {c214} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:1:1: CONST 0x55a8ac190aa0 <e139335> {c214} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x55a8ac190c10 <e53253> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x55a8ac0c9c90 <e100504> {c31} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c9a60 <e79259> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_fetch
    1:2:3:2: VARREF 0x55a8ac0c9b70 <e112942> {c31} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3: TRACEINC 0x55a8ac0cda70 <e100506> {c48} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cd840 <e79409> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_decode
    1:2:3:2: VARREF 0x55a8ac0cd950 <e112943> {c48} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3: TRACEINC 0x55a8ac0ce6d0 <e100508> {c55} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0ce4a0 <e79439> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_plus_four_decode
    1:2:3:2: VARREF 0x55a8ac0ce5b0 <e79436> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x55a8ac0d3be0 <e100510> {c85} @dt=0x55a8ab70d3b0@(G/w2) -> TRACEDECL 0x55a8ac0d39b0 <e79639> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus register_destination_execute
    1:2:3:2: VARREF 0x55a8ac0d3ac0 <e112944> {c85} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d4ee0 <e100512> {c89} @dt=0x55a8ab70d3b0@(G/w2) -> TRACEDECL 0x55a8ac0d4c80 <e79679> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus ALU_src_B_execute
    1:2:3:2: VARREF 0x55a8ac0d4d90 <e112945> {c89} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d5390 <e100514> {c90} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0d5130 <e79689> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus ALU_function_execute
    1:2:3:2: VARREF 0x55a8ac0d5240 <e112946> {c90} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d6200 <e100516> {c93} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d5fa0 <e79719> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_write_execute
    1:2:3:2: VARREF 0x55a8ac0d60e0 <e112947> {c93} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d6620 <e100518> {c94} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d63f0 <e79729> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_execute
    1:2:3:2: VARREF 0x55a8ac0d6500 <e112948> {c94} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d6af0 <e100520> {c95} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d6890 <e79739> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus j_instruction_execute
    1:2:3:2: VARREF 0x55a8ac0d69d0 <e112949> {c95} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x55a8abc16d80 <e36010> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d6fe0 <e100522> {c96} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d6d80 <e79749> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus using_HI_LO_execute
    1:2:3:2: VARREF 0x55a8ac0d6e90 <e112950> {c96} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d74c0 <e100524> {c97} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d7290 <e79759> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_execute
    1:2:3:2: VARREF 0x55a8ac0d73a0 <e112951> {c97} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x55a8abc17080 <e36012> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d7970 <e100526> {c98} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0d7740 <e79769> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus op_execute
    1:2:3:2: VARREF 0x55a8ac0d7850 <e112952> {c98} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_execute [RV] <- VAR 0x55a8abc17200 <e36013> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d7df0 <e100528> {c101} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d7bc0 <e79779> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_execute
    1:2:3:2: VARREF 0x55a8ac0d7cd0 <e79776> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55a8abc17380 <e36014> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d82a0 <e100530> {c102} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d8070 <e79789> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_B_execute
    1:2:3:2: VARREF 0x55a8ac0d8180 <e79786> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55a8abc17500 <e36015> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3: TRACEINC 0x55a8ac0da370 <e100532> {c109} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0da140 <e79859> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rs_execute
    1:2:3:2: VARREF 0x55a8ac0da250 <e112953> {c109} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3: TRACEINC 0x55a8ac0da7f0 <e100534> {c110} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0da5c0 <e79869> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rt_execute
    1:2:3:2: VARREF 0x55a8ac0da6d0 <e112954> {c110} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3: TRACEINC 0x55a8ac0dac70 <e100536> {c111} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0daa40 <e79879> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rd_execute
    1:2:3:2: VARREF 0x55a8ac0dab50 <e112955> {c111} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55a8abc18280 <e36024> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3: TRACEINC 0x55a8ac0db0f0 <e100538> {c112} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0daec0 <e79889> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus sign_imm_execute
    1:2:3:2: VARREF 0x55a8ac0dafd0 <e79886> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55a8abc18400 <e36025> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3: TRACEINC 0x55a8ac0db5d0 <e100540> {c113} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0db360 <e79899> {c113} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_plus_eight_execute
    1:2:3:2: ADD 0x55a8ac19f9a0 <e85820> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CCAST 0x55a8ac48bdc0 <e139349> {c334} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:1:1: CONST 0x55a8ac19fa60 <e139344> {c334} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x55a8ac19fbd0 <e36757> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: TRACEINC 0x55a8ac0dbab0 <e100542> {c114} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0db840 <e79909> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_plus_four_execute
    1:2:3:2: VARREF 0x55a8ac0db950 <e79906> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: TRACEINC 0x55a8ac0dbfd0 <e100544> {c115} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0dbda0 <e79919> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus j_program_counter_execute
    1:2:3:2: VARREF 0x55a8ac0dbeb0 <e79916> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x55a8abc18880 <e36028> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:3: TRACEINC 0x55a8ac0dc460 <e100546> {c118} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0dc200 <e79929> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_write_memory
    1:2:3:2: VARREF 0x55a8ac0dc340 <e112956> {c118} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55a8ac0dc8f0 <e100548> {c119} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0dc6c0 <e79939> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_memory
    1:2:3:2: VARREF 0x55a8ac0dc7d0 <e112957> {c119} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3: TRACEINC 0x55a8ac0de0d0 <e100550> {c124} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0ddea0 <e79989> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_memory
    1:2:3:2: VARREF 0x55a8ac0ddfb0 <e112958> {c124} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55a8abc19300 <e36035> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3: TRACEINC 0x55a8ac0de5b0 <e100552> {c125} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0de350 <e79999> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus j_instruction_memory
    1:2:3:2: VARREF 0x55a8ac0de460 <e112959> {c125} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3: TRACEINC 0x55a8ac0dea90 <e100554> {c126} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0de860 <e80009> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_memory
    1:2:3:2: VARREF 0x55a8ac0de970 <e112960> {c126} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x55a8abc19600 <e36037> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:3: TRACEINC 0x55a8ac0def40 <e100556> {c127} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0ded10 <e80019> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus op_memory
    1:2:3:2: VARREF 0x55a8ac0dee20 <e112961> {c127} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3: TRACEINC 0x55a8ac0df840 <e100558> {c131} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0df5e0 <e80039> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_output_memory
    1:2:3:2: VARREF 0x55a8ac0df6f0 <e80036> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x55a8ac0e0650 <e100560> {c134} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e03f0 <e80069> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus write_data_memory
    1:2:3:2: VARREF 0x55a8ac0e0500 <e80066> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x55a8abc19f00 <e36043> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3: TRACEINC 0x55a8ac0e0af0 <e100562> {c135} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e08c0 <e80079> {c135} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_output_memory_resolved
    1:2:3:2: COND 0x55a8ac1d6470 <e86668> {c421} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CCAST 0x55a8ac48bf60 <e139358> {c421} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55a8ac1d6530 <e139353> {c421} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3:2:2: VARREF 0x55a8ac1d6650 <e36353> {c421} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3:2:3: VARREF 0x55a8ac1d6770 <e36354> {c421} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x55a8ac0e1000 <e100564> {c136} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e0da0 <e80089> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus j_program_counter_memory
    1:2:3:2: VARREF 0x55a8ac0e0ee0 <e80086> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3: TRACEINC 0x55a8ac0e14e0 <e100566> {c137} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e12b0 <e80099> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_ALU_memory
    1:2:3:2: VARREF 0x55a8ac0e13c0 <e80096> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [RV] <- VAR 0x55a8abc1a380 <e36046> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:3: TRACEINC 0x55a8ac0e1940 <e100568> {c140} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e1710 <e80109> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_write_writeback
    1:2:3:2: VARREF 0x55a8ac0e1820 <e112963> {c140} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0e27e0 <e100570> {c143} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e25b0 <e80139> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_to_register_writeback
    1:2:3:2: VARREF 0x55a8ac0e26c0 <e112964> {c143} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55a8abc1a980 <e36050> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0e2cc0 <e100572> {c144} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e2a90 <e80149> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_writeback
    1:2:3:2: VARREF 0x55a8ac0e2ba0 <e112965> {c144} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x55a8abc1ab00 <e36051> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0e31a0 <e100574> {c145} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0e2f70 <e80159> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus op_writeback
    1:2:3:2: VARREF 0x55a8ac0e3080 <e112966> {c145} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0e3620 <e100576> {c146} @dt=0x55a8ab705070@(G/w4) -> TRACEDECL 0x55a8ac0e33c0 <e80169> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus byteenable_writeback
    1:2:3:2: VARREF 0x55a8ac0e34d0 <e112967> {c146} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0e3ad0 <e100578> {c147} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e3870 <e80179> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_ALU_writeback
    1:2:3:2: VARREF 0x55a8ac0e3980 <e80176> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0e3f70 <e100580> {c150} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0e3d40 <e80189> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_writeback
    1:2:3:2: VARREF 0x55a8ac0e3e50 <e112968> {c150} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0e52e0 <e100582> {c154} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e5080 <e80229> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_output_writeback
    1:2:3:2: VARREF 0x55a8ac0e5190 <e80226> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55a8abc1b700 <e36059> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0d3700 <e100584> {c82} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d34d0 <e79629> {c82} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus j_program_counter_decode
    1:2:3:2: OR 0x55a8ac3f1000 <e124256> {c378} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: AND 0x55a8ac396e60 <e132646> {c378} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:2:1:1: CONST 0x55a8ac4408d0 <e132718> {c378} @dt=0x55a8ab701890@(G/w32)  32'hf0000000
    1:2:3:2:1:2: VARREF 0x55a8ac1d44a0 <e132708> {c378} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:2: AND 0x55a8ac396b10 <e132761> {c70} @dt=0x55a8abd5af30@(G/wu32/28)
    1:2:3:2:2:1: CONST 0x55a8ac440d50 <e132749> {c378} @dt=0x55a8ab701890@(G/w32)  32'hffffffc
    1:2:3:2:2:2: SHIFTL 0x55a8ac440b20 <e132740> {c378} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:1: VARREF 0x55a8ac1d4a30 <e132737> {c70} @dt=0x55a8abd5ae50@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2: CONST 0x55a8ac3f06e0 <e132738> {c378} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3: TRACEINC 0x55a8ac0e6a30 <e100641> {c161} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e6800 <e80279> {c161} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus forward_A_decode
    1:2:3:2: AND 0x55a8ac1ca4d0 <e113037> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: AND 0x55a8ac1ca590 <e113035> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x55a8ac1ca650 <e113004> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x55a8ac1ca710 <e113001> {h67} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x55a8ac3971b0 <e113017> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x55a8ac396f20 <e113013> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x55a8ac3f10c0 <e124271> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x55a8ac1ca950 <e124262> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x55a8ac1caa70 <e124263> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:2:1:2: EQ 0x55a8ac1cad50 <e113021> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x55a8ac397500 <e113034> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x55a8ac397270 <e113030> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x55a8ac3f1260 <e124287> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x55a8ac1caee0 <e124278> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55a8ac1cb000 <e124279> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:2:1:2:2: CCAST 0x55a8ac48c100 <e139367> {h67} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55a8ac1cb2e0 <e139362> {h67} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2:2: CCAST 0x55a8ac48c2a0 <e139376> {h67} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:2:1: VARREF 0x55a8ac1cb400 <e139371> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55a8ac0e6ee0 <e100643> {c162} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e6cb0 <e80289> {c162} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus forward_B_decode
    1:2:3:2: AND 0x55a8ac1ce610 <e113074> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: AND 0x55a8ac1ce6d0 <e113072> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x55a8ac1ce790 <e113041> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x55a8ac1ce850 <e113038> {h68} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x55a8ac397850 <e113054> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x55a8ac3975c0 <e113050> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x55a8ac3f1400 <e124303> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x55a8ac1cea90 <e124294> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x55a8ac1cebb0 <e124295> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:2:1:2: EQ 0x55a8ac1cee90 <e113058> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x55a8ac397ba0 <e113071> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x55a8ac397910 <e113067> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x55a8ac3f15a0 <e124319> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x55a8ac1cf020 <e124310> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55a8ac1cf140 <e124311> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:2:1:2:2: CCAST 0x55a8ac48c440 <e139385> {h68} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55a8ac1cf420 <e139380> {h68} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2:2: CCAST 0x55a8ac48c5e0 <e139394> {h68} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:2:1: VARREF 0x55a8ac1cf540 <e139389> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55a8ac0c83d0 <e100645> {c23} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c81a0 <e79199> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus internal_clk
    1:2:3:2: VARREF 0x55a8ac0c82b0 <e113075> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x55a8ac0c87f0 <e100675> {c24} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c85c0 <e79209> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus STALL
    1:2:3:2: VARREF 0x55a8ac0c86d0 <e113076> {c24} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:3: TRACEINC 0x55a8ac0ce2b0 <e100677> {c54} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0ce080 <e79429> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus instruction_decode
    1:2:3:2: VARREF 0x55a8ac0ce190 <e79426> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55a8ac0ceaf0 <e100679> {c57} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0ce8c0 <e79449> {c57} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus op
    1:2:3:2: AND 0x55a8ac397ef0 <e113091> {c58} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:1: CONST 0x55a8ac397c60 <e113087> {c58} @dt=0x55a8ab701890@(G/w32)  32'h3f
    1:2:3:2:2: SHIFTR 0x55a8ac3f1740 <e124335> {c58} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:2:1: VARREF 0x55a8ac1c3590 <e124326> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55a8ac1c36e0 <e124327> {c58} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h1a
    1:2:3: TRACEINC 0x55a8ac0cef10 <e100681> {c59} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0cece0 <e79459> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus read_address_1
    1:2:3:2: AND 0x55a8ac398240 <e113106> {c60} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55a8ac397fb0 <e113102> {c60} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55a8ac3f18e0 <e124351> {c60} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55a8ac1c4610 <e124342> {c60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55a8ac1c4760 <e124343> {c60} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3: TRACEINC 0x55a8ac0cf750 <e100683> {c62} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0cf520 <e79479> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus read_address_2
    1:2:3:2: AND 0x55a8ac398590 <e113121> {c63} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55a8ac398300 <e113117> {c63} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55a8ac3f1a80 <e124367> {c63} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55a8ac13fe80 <e124358> {c63} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55a8ac13ffd0 <e124359> {c63} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3: TRACEINC 0x55a8ac0cff90 <e100685> {c65} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0cfd60 <e79499> {c65} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rd_decode
    1:2:3:2: AND 0x55a8ac3988e0 <e113136> {c66} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55a8ac398650 <e113132> {c66} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55a8ac3f1c20 <e124383> {c66} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55a8ac198a90 <e124374> {c66} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55a8ac198be0 <e124375> {c66} @dt=0x55a8ac336dd0@(G/swu32/5)  5'hb
    1:2:3: TRACEINC 0x55a8ac0d03b0 <e100687> {c67} @dt=0x55a8ab71f930@(G/w16) -> TRACEDECL 0x55a8ac0d0180 <e79509> {c67} @dt=0x55a8ab71f930@(G/w16)  mips_cpu_bus immediate
    1:2:3:2: AND 0x55a8ac398c30 <e113151> {c68} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:2:1: CONST 0x55a8ac3989a0 <e113147> {c68} @dt=0x55a8ab701890@(G/w32)  32'hffff
    1:2:3:2:2: VARREF 0x55a8ac199e70 <e132768> {c68} @dt=0x55a8ac3338d0@(G/wu32/16)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55a8ac0d07d0 <e100689> {c69} @dt=0x55a8ab7217e0@(G/w26) -> TRACEDECL 0x55a8ac0d05a0 <e79519> {c69} @dt=0x55a8ab7217e0@(G/w26)  mips_cpu_bus j_offset
    1:2:3:2: AND 0x55a8ac398f80 <e113166> {c70} @dt=0x55a8abd5ae50@(G/wu32/26)
    1:2:3:2:1: CONST 0x55a8ac398cf0 <e113162> {c70} @dt=0x55a8ab701890@(G/w32)  32'h3ffffff
    1:2:3:2:2: VARREF 0x55a8ac19a970 <e132775> {c70} @dt=0x55a8abd5ae50@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55a8ac0e5790 <e100691> {c155} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e5530 <e80239> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus read_data_writeback
    1:2:3:2: VARREF 0x55a8ac0e5640 <e80236> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0e9460 <e100693> {c500} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e9230 <e80369> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus data_read_write
    1:2:3:2: VARREF 0x55a8ac0e9340 <e113167> {c500} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3: TRACEINC 0x55a8ac0ef490 <e100695> {l28} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0ef220 <e80569> {l28} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_file modified_write_clk
    1:2:3:2: AND 0x55a8ac3992d0 <e113182> {l29} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: CONST 0x55a8ac399040 <e113178> {l29} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:2: NOT 0x55a8ac18ead0 <e113179> {l29} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CCAST 0x55a8ac48c780 <e139403> {l29} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:2:1:1: VARREF 0x55a8ac18eb90 <e139398> {l29} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x55a8ac0d0bf0 <e100697> {c72} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d09c0 <e79529> {c72} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file_output_LO_decode
    1:2:3:2: VARREF 0x55a8ac14cdb0 <e85191> {c72} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55a8abc3e920 <e38674> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3: TRACEINC 0x55a8ac0d1010 <e100727> {c73} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d0de0 <e79539> {c73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file_output_HI_decode
    1:2:3:2: VARREF 0x55a8ac14d1d0 <e85204> {c73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55a8abc3e7a0 <e38673> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:3: TRACEINC 0x55a8ac0d40c0 <e100729> {c86} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d3e90 <e79649> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_to_register_execute
    1:2:3:2: VARREF 0x55a8ac0d3fa0 <e113183> {c86} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d45a0 <e100759> {c87} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d4340 <e79659> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_write_execute
    1:2:3:2: VARREF 0x55a8ac0d4450 <e113184> {c87} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x55a8abc16180 <e36002> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d5830 <e100761> {c91} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d5600 <e79699> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HI_register_write_execute
    1:2:3:2: VARREF 0x55a8ac0d5710 <e113185> {c91} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x55a8abc16780 <e36006> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:3: TRACEINC 0x55a8ac0d5d40 <e100763> {c92} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d5ae0 <e79709> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus LO_register_write_execute
    1:2:3:2: VARREF 0x55a8ac0d5c20 <e113186> {c92} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x55a8abc16900 <e36007> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:3: TRACEINC 0x55a8ac0dcdd0 <e100765> {c120} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0dcba0 <e79949> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_to_register_memory
    1:2:3:2: VARREF 0x55a8ac0dccb0 <e113187> {c120} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3: TRACEINC 0x55a8ac0dd2f0 <e100767> {c121} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0dd090 <e79959> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_write_memory
    1:2:3:2: VARREF 0x55a8ac0dd1a0 <e113188> {c121} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55a8abc18e80 <e36032> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3: TRACEINC 0x55a8ac0dd750 <e100769> {c122} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0dd520 <e79969> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HI_register_write_memory
    1:2:3:2: VARREF 0x55a8ac0dd630 <e113189> {c122} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3: TRACEINC 0x55a8ac0ddc60 <e100771> {c123} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0dda00 <e79979> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus LO_register_write_memory
    1:2:3:2: VARREF 0x55a8ac0ddb40 <e113190> {c123} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3: TRACEINC 0x55a8ac0dfcf0 <e100773> {c132} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0dfa90 <e80049> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_HI_output_memory
    1:2:3:2: VARREF 0x55a8ac0dfba0 <e80046> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3: TRACEINC 0x55a8ac0e01a0 <e100775> {c133} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0dff40 <e80059> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_LO_output_memory
    1:2:3:2: VARREF 0x55a8ac0e0050 <e80056> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3: TRACEINC 0x55a8ac0e1e20 <e100777> {c141} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e1bf0 <e80119> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HI_register_write_writeback
    1:2:3:2: VARREF 0x55a8ac0e1d00 <e113191> {c141} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0e2300 <e100779> {c142} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e20d0 <e80129> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus LO_register_write_writeback
    1:2:3:2: VARREF 0x55a8ac0e21e0 <e113192> {c142} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0e48f0 <e100781> {c152} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e46c0 <e80209> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_HI_output_writeback
    1:2:3:2: VARREF 0x55a8ac0e47d0 <e80206> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0e4e00 <e100783> {c153} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e4ba0 <e80219> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_LO_output_writeback
    1:2:3:2: VARREF 0x55a8ac0e4ce0 <e80216> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3: TRACEINC 0x55a8ac0435a0 <e100785> {c7} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0b0b50 <e78980> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk
    1:2:3:2: VARREF 0x55a8ac0440a0 <e113193> {c7} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x55a8ac07e930 <e100790> {c8} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac09b560 <e78989> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset
    1:2:3:2: VARREF 0x55a8ac07e810 <e113194> {c8} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x55a8ac09ba40 <e100792> {c9} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac07cef0 <e78999> {c9} @dt=0x55a8ab6dff80@(G/w1)  active
    1:2:3:2: VARREF 0x55a8ac09b920 <e113195> {c9} @dt=0x55a8ac2fa890@(G/wu32/1)  active [RV] <- VAR 0x55a8abae79c0 <e40618> {c9} @dt=0x55a8ab6dff80@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac07d260 <e100794> {c10} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac07ec30 <e79009> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0
    1:2:3:2: VARREF 0x55a8ac07ed40 <e79006> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [RV] <- VAR 0x55a8abae7d60 <e40624> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac07d680 <e100796> {c13} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac07d450 <e79019> {c13} @dt=0x55a8ab701890@(G/w32)  address
    1:2:3:2: VARREF 0x55a8ac07d560 <e79016> {c13} @dt=0x55a8ab701890@(G/w32)  address [RV] <- VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac0c3db0 <e100798> {c14} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c3b80 <e79029> {c14} @dt=0x55a8ab6dff80@(G/w1)  write
    1:2:3:2: VARREF 0x55a8ac0c3c90 <e113196> {c14} @dt=0x55a8ac2fa890@(G/wu32/1)  write [RV] <- VAR 0x55a8abae84a0 <e40636> {c14} @dt=0x55a8ab6dff80@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac0c41d0 <e100800> {c15} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c3fa0 <e79039> {c15} @dt=0x55a8ab6dff80@(G/w1)  read
    1:2:3:2: VARREF 0x55a8ac0c40b0 <e113197> {c15} @dt=0x55a8ac2fa890@(G/wu32/1)  read [RV] <- VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac0c45f0 <e100802> {c16} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c43c0 <e79049> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest
    1:2:3:2: VARREF 0x55a8ac0c44d0 <e113198> {c16} @dt=0x55a8ac2fa890@(G/wu32/1)  waitrequest [RV] <- VAR 0x55a8abae8be0 <e40648> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac0c4a10 <e100804> {c17} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0c47e0 <e79059> {c17} @dt=0x55a8ab701890@(G/w32)  writedata
    1:2:3:2: VARREF 0x55a8ac0c48f0 <e79056> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [RV] <- VAR 0x55a8abae8f80 <e40654> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac0c4e30 <e100806> {c19} @dt=0x55a8ab705070@(G/w4) -> TRACEDECL 0x55a8ac0c4c00 <e79069> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable
    1:2:3:2: VARREF 0x55a8ac0c4d10 <e113199> {c19} @dt=0x55a8ac33c8c0@(G/wu32/4)  byteenable [RV] <- VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac0c5250 <e100808> {c20} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0c5020 <e79079> {c20} @dt=0x55a8ab701890@(G/w32)  readdata
    1:2:3:2: VARREF 0x55a8ac0c5130 <e79076> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [RV] <- VAR 0x55a8abae96c0 <e40666> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac0d9080 <e100810> {c105} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d8e20 <e79819> {c105} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus write_data_execute
    1:2:3:2: VARREF 0x55a8ac0d8f30 <e79816> {c105} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_execute [RV] <- VAR 0x55a8abc17980 <e36018> {c105} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:3: TRACEINC 0x55a8ac0df390 <e100811> {c128} @dt=0x55a8ab705070@(G/w4) -> TRACEDECL 0x55a8ac0df130 <e80029> {c128} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus byteenable_memory
    1:2:3:2: VARREF 0x55a8ac0df240 <e113200> {c128} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_memory [RV] <- VAR 0x55a8abc19900 <e36039> {c128} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:3: TRACEINC 0x55a8ac0e9da0 <e100812> {l4} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e9b70 <e80389> {l4} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_file pipelined
    1:2:3:2: CONST 0x55a8ac1c7f40 <e113201> {c186} @dt=0x55a8ac2fa890@(G/wu32/1)  1'h1
    1:2:3: TRACEINC 0x55a8ac0f19d0 <e100813> {d3} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0f17a0 <e80649> {d3} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus plus_four_adder b
    1:2:3:2: CONST 0x55a8ac1c80b0 <e86507> {c214} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3: TRACEINC 0x55a8ac0f23a0 <e100814> {i3} @dt=0x55a8abad10a0@(G/sw32) -> TRACEDECL 0x55a8ac0f2130 <e80669> {i3} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus program_counter_multiplexer BUS_WIDTH
    1:2:3:2: CONST 0x55a8ac176f90 <e90155> {i3} @dt=0x55a8abad10a0@(G/sw32)  32'sh20
    1:2:3: TRACEINC 0x55a8ac10e340 <e100815> {j3} @dt=0x55a8abad10a0@(G/sw32) -> TRACEDECL 0x55a8ac10e110 <e81569> {j3} @dt=0x55a8abad10a0@(G/sw32)  mips_cpu_bus write_register_execute_mux BUS_WIDTH
    1:2:3:2: CONST 0x55a8ac176510 <e90175> {j3} @dt=0x55a8abad10a0@(G/sw32)  32'sh5
    1:2:3: TRACEINC 0x55a8ac10f700 <e100816> {j9} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac10f4d0 <e81609> {j9} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_execute_mux input_2
    1:2:3:2: CONST 0x55a8ac1c8390 <e113202> {c343} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h1f
    1:2:3: TRACEINC 0x55a8ac10fc00 <e100817> {j10} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac10f9d0 <e81619> {j10} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_execute_mux input_3
    1:2:3:2: CONST 0x55a8ac1c8500 <e113203> {c344} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2: CFUNC 0x55a8ac2d5a80 <e101873> {c5}  traceChgThis__2 [STATICU]
    1:2:3: TRACEINC 0x55a8ac2d3c30 <e98931> {c88} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0d47c0 <e79669> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_execute
    1:2:3:2: VARREF 0x55a8ac2d3d00 <e113204> {c88} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_execute [RV] <- VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2: CFUNC 0x55a8ac2d5f60 <e101875> {c5}  traceChgThis__3 [STATICU]
    1:2:3: TRACEINC 0x55a8ac2d26f0 <e98906> {c53} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0cdc60 <e79419> {c53} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_branch_decode
    1:2:3:2: ADD 0x55a8ac2d27c0 <e86689> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: SHIFTL 0x55a8ac2d2880 <e132794> {c276} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1:1: VARREF 0x55a8ac2d2940 <e36211> {c276} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:1:2: CONST 0x55a8ac2d2a90 <e36221> {c276} @dt=0x55a8abad10a0@(G/sw32)  32'sh2
    1:2:3:2:2: VARREF 0x55a8ac2d2c00 <e36757> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2: CFUNC 0x55a8ac2d73e0 <e101877> {c5}  traceChgThis__4 [STATICU]
    1:2:3: TRACEINC 0x55a8ac2d6220 <e98889> {c30} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0c9640 <e79249> {c30} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_mux_1_out
    1:2:3:2: COND 0x55a8ac2d62f0 <e86714> {i13} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CCAST 0x55a8ac48c920 <e139412> {i13} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55a8ac2d63b0 <e139407> {i13} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3:2:2: ADD 0x55a8ac2d64d0 <e86681> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:1: SHIFTL 0x55a8ac2d6590 <e132814> {c276} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:1:1: VARREF 0x55a8ac2d6650 <e36211> {c276} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:2:1:2: CONST 0x55a8ac2d6770 <e36221> {c276} @dt=0x55a8abad10a0@(G/sw32)  32'sh2
    1:2:3:2:2:2: VARREF 0x55a8ac2d68e0 <e36757> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:3: ADD 0x55a8ac2d6a00 <e85355> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:3:1: CCAST 0x55a8ac48cac0 <e139421> {c214} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:3:1:1: CONST 0x55a8ac2d4190 <e139416> {c214} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:3:2: VARREF 0x55a8ac2d4300 <e53253> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2: CFUNC 0x55a8ac30bdc0 <e101879> {c5}  traceChgThis__5 [STATICU]
    1:2:3: TRACEINC 0x55a8ac2d76a0 <e98919> {c74} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d1200 <e79549> {c74} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus shifter_output_decode
    1:2:3:2: SHIFTL 0x55a8ac2d7770 <e132834> {c276} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: VARREF 0x55a8ac32ffb0 <e36211> {c276} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3:2:2: CONST 0x55a8ac2d7860 <e36221> {c276} @dt=0x55a8abad10a0@(G/sw32)  32'sh2
    1:2:3: TRACEINC 0x55a8ac30c080 <e99910> {c79} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d26d0 <e79599> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus sign_imm_decode
    1:2:3:2: VARREF 0x55a8ac30c150 <e79596> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [RV] <- VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2: CFUNC 0x55a8ac329eb0 <e101881> {c5}  traceChgThis__6 [STATICU]
    1:2:3: TRACEINC 0x55a8ac30c2a0 <e98922> {c77} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d1e60 <e79579> {c77} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_decode
    1:2:3:2: COND 0x55a8ac30c370 <e86585> {c262} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CCAST 0x55a8ac48cc60 <e139430> {c262} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55a8ac30c430 <e139425> {c262} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:2: VARREF 0x55a8ac30c580 <e85183> {c262} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55a8abc3e920 <e38674> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3:2:3: VARREF 0x55a8ac30c6a0 <e36164> {c262} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x55a8ac32a170 <e100023> {c78} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d2280 <e79589> {c78} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_B_decode
    1:2:3:2: COND 0x55a8ac32a240 <e86618> {c263} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CCAST 0x55a8ac48ce00 <e139439> {c263} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55a8ac32a300 <e139434> {c263} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3:2:2: VARREF 0x55a8ac32a450 <e85196> {c263} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55a8abc3e7a0 <e38673> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:3:2:3: VARREF 0x55a8ac32a570 <e36170> {c263} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: CFUNC 0x55a8ac32b920 <e101883> {c5}  traceChgThis__7 [STATICU]
    1:2:3: TRACEINC 0x55a8ac32a690 <e98995> {c164} @dt=0x55a8ab763860@(G/w3) -> TRACEDECL 0x55a8ac0e7610 <e80309> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus forward_A_execute
    1:2:3:2: VARREF 0x55a8ac32a760 <e113208> {c164} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_A_execute [RV] <- VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3: TRACEINC 0x55a8ac32bbe0 <e100082> {c165} @dt=0x55a8ab763860@(G/w3) -> TRACEDECL 0x55a8ac0e7ac0 <e80319> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus forward_B_execute
    1:2:3:2: VARREF 0x55a8ac32bcb0 <e113209> {c165} @dt=0x55a8ac33cba0@(G/wu32/3)  mips_cpu_bus__DOT__forward_B_execute [RV] <- VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2: CFUNC 0x55a8ac2d8c10 <e101885> {c5}  traceChgThis__8 [STATICU]
    1:2:3: TRACEINC 0x55a8ac32be00 <e98944> {c103} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d84c0 <e79799> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_ALU_execute
    1:2:3:2: VARREF 0x55a8ac32bed0 <e79796> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55a8ac2d8ed0 <e100141> {c104} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d8970 <e79809> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_B_ALU_execute
    1:2:3:2: VARREF 0x55a8ac2d8fa0 <e79806> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55a8ac2d90f0 <e100143> {c106} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d92d0 <e79829> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_output_execute
    1:2:3:2: VARREF 0x55a8ac2d91c0 <e79826> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [RV] <- VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: TRACEINC 0x55a8ac2d9310 <e100145> {c107} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d9790 <e79839> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_HI_output_execute
    1:2:3:2: VARREF 0x55a8ac2d93e0 <e79836> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [RV] <- VAR 0x55a8abc17c80 <e36020> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3: TRACEINC 0x55a8ac2d9500 <e100147> {c108} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d9c60 <e79849> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_LO_output_execute
    1:2:3:2: VARREF 0x55a8ac2d95d0 <e79846> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [RV] <- VAR 0x55a8abc17e00 <e36021> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:3: TRACEINC 0x55a8ac2d96f0 <e100149> {c151} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e4220 <e80199> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus result_writeback
    1:2:3:2: VARREF 0x55a8ac2d97c0 <e80196> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [RV] <- VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3: TRACEINC 0x55a8ac2d9910 <e100151> {c156} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e59c0 <e80249> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus read_data_writeback_filtered
    1:2:3:2: VARREF 0x55a8ac2d99e0 <e80246> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [RV] <- VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3: TRACEINC 0x55a8ac2d9c10 <e100153> {q21} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac114e10 <e81789> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus alu_input_mux src_mux_input_0
    1:2:3:2: VARREF 0x55a8ac2d9ce0 <e81786> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [RV] <- VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3: TRACEINC 0x55a8ac2d9e00 <e100155> {e14} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac116fd0 <e81859> {e14} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus alu shift_amount
    1:2:3:2: AND 0x55a8ac399620 <e113224> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55a8ac399390 <e113220> {e21} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55a8ac3f2100 <e124431> {e21} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55a8ac2d9fa0 <e124422> {e21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:2:2: CONST 0x55a8ac2da0f0 <e124423> {e21} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h6
    1:2:3: TRACEINC 0x55a8ac2da3d0 <e100157> {e15} @dt=0x55a8ab7f3f80@(G/w64) -> TRACEDECL 0x55a8ac1174b0 <e81869> {e15} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu sign_extened_input_1
    1:2:3:2: OR 0x55a8ac3f2ab0 <e124490> {e22} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:1: SHIFTL 0x55a8ac3f2910 <e124486> {e22} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:1:1: CCAST 0x55a8ac3f2500 <e124478> {e22} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:1:1:1: CCAST 0x55a8ac48d140 <e139457> {e22} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:1:1:1:1: NEGATE 0x55a8ac3f2440 <e139452> {e22} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1:1:1:1:1: CCAST 0x55a8ac48cfa0 <e139448> {e22} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:1:1:1:1:1:1: AND 0x55a8ac399970 <e139443> {e22} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:1: CONST 0x55a8ac3996e0 <e113235> {e22} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:1:1:2: SHIFTR 0x55a8ac3f22a0 <e124447> {e22} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:2:1: VARREF 0x55a8ac2da6f0 <e124438> {e22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3:2:1:1:1:1:1:1:2:2: CONST 0x55a8ac2da840 <e124439> {e22} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x55a8ac3f2680 <e124479> {e22} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x55a8ac3f25c0 <e124487> {e22} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:2:1: CCAST 0x55a8ac48d2e0 <e139466> {e22} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:2:1:1: VARREF 0x55a8ac2dac90 <e139461> {e22} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55a8ac2dade0 <e100159> {e16} @dt=0x55a8ab7f3f80@(G/w64) -> TRACEDECL 0x55a8ac117990 <e81879> {e16} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu sign_extened_input_2
    1:2:3:2: OR 0x55a8ac3f3380 <e124548> {e23} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:1: SHIFTL 0x55a8ac3f31e0 <e124544> {e23} @dt=0x55a8ab7f3f80@(G/w64)
    1:2:3:2:1:1: CCAST 0x55a8ac3f2dd0 <e124536> {e23} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:1:1:1: CCAST 0x55a8ac48d620 <e139484> {e23} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:1:1:1:1: NEGATE 0x55a8ac3f2d10 <e139479> {e23} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1:1:1:1:1: CCAST 0x55a8ac48d480 <e139475> {e23} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:1:1:1:1:1:1: AND 0x55a8ac399cc0 <e139470> {e23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:1: CONST 0x55a8ac399a30 <e113250> {e23} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:1:1:1:1:1:1:2: SHIFTR 0x55a8ac3f2b70 <e124505> {e23} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1:1:1:1:1:2:1: VARREF 0x55a8ac2db100 <e124496> {e23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3:2:1:1:1:1:1:1:2:2: CONST 0x55a8ac2db250 <e124497> {e23} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h1f
    1:2:3:2:1:2: CONST 0x55a8ac3f2f50 <e124537> {e23} @dt=0x55a8ab701890@(G/w32)  32'h20
    1:2:3:2:2: CCAST 0x55a8ac3f2e90 <e124545> {e23} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:2:1: CCAST 0x55a8ac48d7c0 <e139493> {e23} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:2:1:1: VARREF 0x55a8ac2db6a0 <e139488> {e23} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55a8ac2db7f0 <e100161> {e17} @dt=0x55a8ab7f3f80@(G/w64) -> TRACEDECL 0x55a8ac117e50 <e81889> {e17} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu extended_input_1
    1:2:3:2: CCAST 0x55a8ac3f3440 <e124557> {e24} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:1: CCAST 0x55a8ac48d960 <e139502> {e24} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:1:1: VARREF 0x55a8ac2db980 <e139497> {e24} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [RV] <- VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: TRACEINC 0x55a8ac2dbad0 <e100163> {e18} @dt=0x55a8ab7f3f80@(G/w64) -> TRACEDECL 0x55a8ac118310 <e81899> {e18} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu extended_input_2
    1:2:3:2: CCAST 0x55a8ac3f3500 <e124566> {e25} @dt=0x55a8ab7f3f80@(G/w64) sz64
    1:2:3:2:1: CCAST 0x55a8ac48db00 <e139511> {e25} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:1:1: VARREF 0x55a8ac2dbc60 <e139506> {e25} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [RV] <- VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: TRACEINC 0x55a8ac2dbdb0 <e100165> {e19} @dt=0x55a8ab7f3f80@(G/w64) -> TRACEDECL 0x55a8ac1187e0 <e81909> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus alu ALU_HI_LO_output
    1:2:3:2: VARREF 0x55a8ac2dbe80 <e81906> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [RV] <- VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: TRACEINC 0x55a8ac2dbfe0 <e100167> {r10} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac125710 <e82319> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus memory_filter temp_filtered
    1:2:3:2: VARREF 0x55a8ac2dc0b0 <e82316> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [RV] <- VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2: CFUNC 0x55a8ac2dd4b0 <e101887> {c5}  traceChgThis__9 [STATICU]
    1:2:3: TRACEINC 0x55a8ac2dc210 <e98920> {c75} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d1620 <e79559> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file_output_A_decode
    1:2:3:2: VARREF 0x55a8ac2dc2e0 <e79556> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [RV] <- VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: TRACEINC 0x55a8ac2dd770 <e100226> {c76} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d1a40 <e79569> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file_output_B_decode
    1:2:3:2: VARREF 0x55a8ac2dd840 <e79566> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [RV] <- VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2: CFUNC 0x55a8ac2dec70 <e101889> {c5}  traceChgThis__10 [STATICU]
    1:2:3: TRACEINC 0x55a8ac2dd9a0 <e98892> {c35} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0ca2a0 <e79279> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_write_decode
    1:2:3:2: VARREF 0x55a8ac2dda70 <e113255> {c35} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_decode [RV] <- VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3: TRACEINC 0x55a8ac2dee50 <e100285> {c36} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0ca6c0 <e79289> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_to_register_decode
    1:2:3:2: VARREF 0x55a8ac2def20 <e113256> {c36} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_decode [RV] <- VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3: TRACEINC 0x55a8ac2df080 <e100287> {c37} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0caae0 <e79299> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_write_decode
    1:2:3:2: VARREF 0x55a8ac2df150 <e113257> {c37} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_decode [RV] <- VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3: TRACEINC 0x55a8ac2df270 <e100289> {c38} @dt=0x55a8ab70d3b0@(G/w2) -> TRACEDECL 0x55a8ac0caf00 <e79309> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus ALU_src_B_decode
    1:2:3:2: VARREF 0x55a8ac2df340 <e113258> {c38} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_decode [RV] <- VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3: TRACEINC 0x55a8ac2df490 <e100291> {c39} @dt=0x55a8ab70d3b0@(G/w2) -> TRACEDECL 0x55a8ac0cb320 <e79319> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus register_destination_decode
    1:2:3:2: VARREF 0x55a8ac2df560 <e113259> {c39} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_decode [RV] <- VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3: TRACEINC 0x55a8ac2df6c0 <e100293> {c40} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cb740 <e79329> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus branch_decode
    1:2:3:2: VARREF 0x55a8ac2df790 <e113260> {c40} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__branch_decode [RV] <- VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3: TRACEINC 0x55a8ac2df8e0 <e100295> {c42} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0cbf80 <e79349> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus ALU_function_decode
    1:2:3:2: VARREF 0x55a8ac2df9b0 <e113261> {c42} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_decode [RV] <- VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3: TRACEINC 0x55a8ac2dfb00 <e100297> {c43} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cc3a0 <e79359> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_decode
    1:2:3:2: VARREF 0x55a8ac2dfbd0 <e113262> {c43} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [RV] <- VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3: TRACEINC 0x55a8ac2dfcf0 <e100299> {c44} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cc7c0 <e79369> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus using_HI_LO_decode
    1:2:3:2: VARREF 0x55a8ac2dfdc0 <e113263> {c44} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_decode [RV] <- VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3: TRACEINC 0x55a8ac2dff10 <e100301> {c45} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0ccbe0 <e79379> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus j_instruction_decode
    1:2:3:2: VARREF 0x55a8ac2dffe0 <e113264> {c45} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_decode [RV] <- VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3: TRACEINC 0x55a8ac2e0130 <e100303> {c46} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cd000 <e79389> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HI_register_write_decode
    1:2:3:2: VARREF 0x55a8ac2e0200 <e113265> {c46} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_decode [RV] <- VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3: TRACEINC 0x55a8ac2e0360 <e100305> {c47} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cd420 <e79399> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus LO_register_write_decode
    1:2:3:2: VARREF 0x55a8ac2e0430 <e113266> {c47} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_decode [RV] <- VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3: TRACEINC 0x55a8ac2e0590 <e100307> {f19} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0fba70 <e80979> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus control_unit op
    1:2:3:2: VARREF 0x55a8ac2e0660 <e113267> {f19} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__op [RV] <- VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3: TRACEINC 0x55a8ac2e07c0 <e100309> {f20} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0fbf30 <e80989> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus control_unit rt
    1:2:3:2: VARREF 0x55a8ac2e0890 <e113268> {f20} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__control_unit__DOT__rt [RV] <- VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3: TRACEINC 0x55a8ac2e09f0 <e100311> {f21} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0fc400 <e80999> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus control_unit funct
    1:2:3:2: VARREF 0x55a8ac2e0ac0 <e113269> {f21} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__control_unit__DOT__funct [RV] <- VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2: CFUNC 0x55a8ac2e1ef0 <e101891> {c5}  traceChgThis__11 [STATICU]
    1:2:3: TRACEINC 0x55a8ac2e0c20 <e98886> {c27} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0c89e0 <e79219> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_prime
    1:2:3:2: VARREF 0x55a8ac2e0cf0 <e79216> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [RV] <- VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:3: TRACEINC 0x55a8ac2e21e0 <e100370> {c34} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c9e80 <e79269> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_src_decode
    1:2:3:2: VARREF 0x55a8ac2e22b0 <e113270> {c34} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_src_decode [RV] <- VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3: TRACEINC 0x55a8ac2e2410 <e100372> {c41} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cbb60 <e79339> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus equal_decode
    1:2:3:2: VARREF 0x55a8ac2e24e0 <e113271> {c41} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__equal_decode [RV] <- VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3: TRACEINC 0x55a8ac2e2600 <e100374> {c80} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d2b80 <e79609> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus comparator_1
    1:2:3:2: VARREF 0x55a8ac2e26d0 <e79606> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 [RV] <- VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: TRACEINC 0x55a8ac2e2820 <e100376> {c81} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d3030 <e79619> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus comparator_2
    1:2:3:2: VARREF 0x55a8ac2e28f0 <e79616> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 [RV] <- VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2: CFUNC 0x55a8ac2e3d00 <e101893> {c5}  traceChgThis__12 [STATICU]
    1:2:3: TRACEINC 0x55a8ac2e2a40 <e98990> {c159} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e5e70 <e80259> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus stall_fetch
    1:2:3:2: VARREF 0x55a8ac2e2b10 <e113272> {c159} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__stall_fetch [RV] <- VAR 0x55a8abc1bb80 <e36062> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3: TRACEINC 0x55a8ac2e3ff0 <e100435> {c160} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e6350 <e80269> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus stall_decode
    1:2:3:2: VARREF 0x55a8ac2e40c0 <e113273> {c160} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__stall_decode [RV] <- VAR 0x55a8abc1bd00 <e36063> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3: TRACEINC 0x55a8ac2e41e0 <e100437> {c163} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e7150 <e80299> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus flush_execute_register
    1:2:3:2: VARREF 0x55a8ac2e42b0 <e113274> {c163} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__flush_execute_register [RV] <- VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3: TRACEINC 0x55a8ac2e4410 <e100439> {h31} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac137990 <e82899> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit lwstall
    1:2:3:2: VARREF 0x55a8ac2e44e0 <e113275> {h31} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [RV] <- VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: TRACEINC 0x55a8ac2e4640 <e100441> {h32} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac137ea0 <e82909> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus hazard_unit branchstall
    1:2:3:2: VARREF 0x55a8ac2e4710 <e113276> {h32} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [RV] <- VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2: CFUNC 0x55a8ac2e5310 <e101895> {c5}  traceChgThis__13 [STATICU]
    1:2:3: TRACEINC 0x55a8ac2e4870 <e99018> {l13} @dt=0x55a8ab91f640@(w32)u[31:0] -> TRACEDECL 0x55a8ac0ee430 <e80539> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus register_file registers
    1:2:3:2: VARREF 0x55a8ac2e4940 <e80536> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [RV] <- VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2: CFUNC 0x55a8ac2e6070 <e101897> {c5}  traceChgThis__14 [STATICU]
    1:2:3: TRACEINC 0x55a8ac2e5600 <e98887> {c28} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0c8e00 <e79229> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_fetch
    1:2:3:2: VARREF 0x55a8ac2e56d0 <e79226> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x55a8ac2e6360 <e100503> {c29} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0c9220 <e79239> {c29} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_plus_four_fetch
    1:2:3:2: ADD 0x55a8ac2e6430 <e85383> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CCAST 0x55a8ac48dca0 <e139520> {c214} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:1:1: CONST 0x55a8ac2e64f0 <e139515> {c214} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x55a8ac2e6660 <e53253> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [RV] <- VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3: TRACEINC 0x55a8ac2e67c0 <e100505> {c31} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c9a60 <e79259> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_fetch
    1:2:3:2: VARREF 0x55a8ac2e6890 <e113277> {c31} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_fetch [RV] <- VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3: TRACEINC 0x55a8ac2e69b0 <e100507> {c48} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0cd840 <e79409> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_decode
    1:2:3:2: VARREF 0x55a8ac2e6a80 <e113278> {c48} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_decode [RV] <- VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3: TRACEINC 0x55a8ac2e6bd0 <e100509> {c55} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0ce4a0 <e79439> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_plus_four_decode
    1:2:3:2: VARREF 0x55a8ac2e6ca0 <e79436> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3: TRACEINC 0x55a8ac2e6e00 <e100511> {c85} @dt=0x55a8ab70d3b0@(G/w2) -> TRACEDECL 0x55a8ac0d39b0 <e79639> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus register_destination_execute
    1:2:3:2: VARREF 0x55a8ac2e6ed0 <e113279> {c85} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__register_destination_execute [RV] <- VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e7030 <e100513> {c89} @dt=0x55a8ab70d3b0@(G/w2) -> TRACEDECL 0x55a8ac0d4c80 <e79679> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus ALU_src_B_execute
    1:2:3:2: VARREF 0x55a8ac2e7100 <e113280> {c89} @dt=0x55a8ac33c7e0@(G/wu32/2)  mips_cpu_bus__DOT__ALU_src_B_execute [RV] <- VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e7250 <e100515> {c90} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0d5130 <e79689> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus ALU_function_execute
    1:2:3:2: VARREF 0x55a8ac2e7320 <e113281> {c90} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__ALU_function_execute [RV] <- VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e7470 <e100517> {c93} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d5fa0 <e79719> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_write_execute
    1:2:3:2: VARREF 0x55a8ac2e7540 <e113282> {c93} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_execute [RV] <- VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e76a0 <e100519> {c94} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d63f0 <e79729> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_execute
    1:2:3:2: VARREF 0x55a8ac2e7770 <e113283> {c94} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [RV] <- VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e7890 <e100521> {c95} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d6890 <e79739> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus j_instruction_execute
    1:2:3:2: VARREF 0x55a8ac2e7960 <e113284> {c95} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_execute [RV] <- VAR 0x55a8abc16d80 <e36010> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e7ac0 <e100523> {c96} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d6d80 <e79749> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus using_HI_LO_execute
    1:2:3:2: VARREF 0x55a8ac2e7b90 <e113285> {c96} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__using_HI_LO_execute [RV] <- VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e7ce0 <e100525> {c97} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d7290 <e79759> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_execute
    1:2:3:2: VARREF 0x55a8ac2e7db0 <e113286> {c97} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_execute [RV] <- VAR 0x55a8abc17080 <e36012> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e7f00 <e100527> {c98} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0d7740 <e79769> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus op_execute
    1:2:3:2: VARREF 0x55a8ac2e7fd0 <e113287> {c98} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_execute [RV] <- VAR 0x55a8abc17200 <e36013> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e8120 <e100529> {c101} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d7bc0 <e79779> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_execute
    1:2:3:2: VARREF 0x55a8ac2e81f0 <e79776> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute [RV] <- VAR 0x55a8abc17380 <e36014> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e8340 <e100531> {c102} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d8070 <e79789> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_B_execute
    1:2:3:2: VARREF 0x55a8ac2e8410 <e79786> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute [RV] <- VAR 0x55a8abc17500 <e36015> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e8560 <e100533> {c109} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0da140 <e79859> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rs_execute
    1:2:3:2: VARREF 0x55a8ac2e8630 <e113288> {c109} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rs_execute [RV] <- VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e8780 <e100535> {c110} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0da5c0 <e79869> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rt_execute
    1:2:3:2: VARREF 0x55a8ac2e8850 <e113289> {c110} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rt_execute [RV] <- VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e89a0 <e100537> {c111} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0daa40 <e79879> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rd_execute
    1:2:3:2: VARREF 0x55a8ac2e8a70 <e113290> {c111} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__Rd_execute [RV] <- VAR 0x55a8abc18280 <e36024> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e8bc0 <e100539> {c112} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0daec0 <e79889> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus sign_imm_execute
    1:2:3:2: VARREF 0x55a8ac2e8c90 <e79886> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [RV] <- VAR 0x55a8abc18400 <e36025> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e8de0 <e100541> {c113} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0db360 <e79899> {c113} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_plus_eight_execute
    1:2:3:2: ADD 0x55a8ac2e8eb0 <e85820> {d7} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CCAST 0x55a8ac48de40 <e139529> {c334} @dt=0x55a8ab701890@(G/w32) sz32
    1:2:3:2:1:1: CONST 0x55a8ac2e8f70 <e139524> {c334} @dt=0x55a8ab701890@(G/w32)  32'h4
    1:2:3:2:2: VARREF 0x55a8ac2e90e0 <e36757> {d7} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e9240 <e100543> {c114} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0db840 <e79909> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus program_counter_plus_four_execute
    1:2:3:2: VARREF 0x55a8ac2e9310 <e79906> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [RV] <- VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e9470 <e100545> {c115} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0dbda0 <e79919> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus j_program_counter_execute
    1:2:3:2: VARREF 0x55a8ac2e9540 <e79916> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [RV] <- VAR 0x55a8abc18880 <e36028> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:3: TRACEINC 0x55a8ac2e96a0 <e100547> {c118} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0dc200 <e79929> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_write_memory
    1:2:3:2: VARREF 0x55a8ac2e9770 <e113291> {c118} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55a8ac2e98d0 <e100549> {c119} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0dc6c0 <e79939> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_memory
    1:2:3:2: VARREF 0x55a8ac2e99a0 <e113292> {c119} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3: TRACEINC 0x55a8ac2e9b00 <e100551> {c124} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0ddea0 <e79989> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus program_counter_multiplexer_jump_memory
    1:2:3:2: VARREF 0x55a8ac2e9bd0 <e113293> {c124} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [RV] <- VAR 0x55a8abc19300 <e36035> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3: TRACEINC 0x55a8ac2e9cf0 <e100553> {c125} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0de350 <e79999> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus j_instruction_memory
    1:2:3:2: VARREF 0x55a8ac2e9dc0 <e113294> {c125} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3: TRACEINC 0x55a8ac2e9f10 <e100555> {c126} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0de860 <e80009> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_memory
    1:2:3:2: VARREF 0x55a8ac2e9fe0 <e113295> {c126} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_memory [RV] <- VAR 0x55a8abc19600 <e36037> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:3: TRACEINC 0x55a8ac2ea130 <e100557> {c127} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0ded10 <e80019> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus op_memory
    1:2:3:2: VARREF 0x55a8ac2ea200 <e113296> {c127} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_memory [RV] <- VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3: TRACEINC 0x55a8ac2ea350 <e100559> {c131} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0df5e0 <e80039> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_output_memory
    1:2:3:2: VARREF 0x55a8ac2ea420 <e80036> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x55a8ac2ea570 <e100561> {c134} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e03f0 <e80069> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus write_data_memory
    1:2:3:2: VARREF 0x55a8ac2ea640 <e80066> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory [RV] <- VAR 0x55a8abc19f00 <e36043> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3: TRACEINC 0x55a8ac2ea790 <e100563> {c135} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e08c0 <e80079> {c135} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_output_memory_resolved
    1:2:3:2: COND 0x55a8ac2ea860 <e86668> {c421} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: CCAST 0x55a8ac48dfe0 <e139538> {c421} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:1:1: VARREF 0x55a8ac2ea920 <e139533> {c421} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__j_instruction_memory [RV] <- VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3:2:2: VARREF 0x55a8ac2eaa70 <e36353> {c421} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3:2:3: VARREF 0x55a8ac2eabd0 <e36354> {c421} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [RV] <- VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: TRACEINC 0x55a8ac2ead20 <e100565> {c136} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e0da0 <e80089> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus j_program_counter_memory
    1:2:3:2: VARREF 0x55a8ac2eadf0 <e80086> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [RV] <- VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3: TRACEINC 0x55a8ac2eaf50 <e100567> {c137} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e12b0 <e80099> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_ALU_memory
    1:2:3:2: VARREF 0x55a8ac2eb020 <e80096> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [RV] <- VAR 0x55a8abc1a380 <e36046> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:3: TRACEINC 0x55a8ac2eb170 <e100569> {c140} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e1710 <e80109> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_write_writeback
    1:2:3:2: VARREF 0x55a8ac2eb240 <e113298> {c140} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_writeback [RV] <- VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3: TRACEINC 0x55a8ac2eb3a0 <e100571> {c143} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e25b0 <e80139> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_to_register_writeback
    1:2:3:2: VARREF 0x55a8ac2eb470 <e113299> {c143} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_writeback [RV] <- VAR 0x55a8abc1a980 <e36050> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3: TRACEINC 0x55a8ac2eb5d0 <e100573> {c144} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e2a90 <e80149> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HALT_writeback
    1:2:3:2: VARREF 0x55a8ac2eb6a0 <e113300> {c144} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HALT_writeback [RV] <- VAR 0x55a8abc1ab00 <e36051> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3: TRACEINC 0x55a8ac2eb7f0 <e100575> {c145} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0e2f70 <e80159> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus op_writeback
    1:2:3:2: VARREF 0x55a8ac2eb8c0 <e113301> {c145} @dt=0x55a8ac336eb0@(G/wu32/6)  mips_cpu_bus__DOT__op_writeback [RV] <- VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3: TRACEINC 0x55a8ac2eba10 <e100577> {c146} @dt=0x55a8ab705070@(G/w4) -> TRACEDECL 0x55a8ac0e33c0 <e80169> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus byteenable_writeback
    1:2:3:2: VARREF 0x55a8ac2ebae0 <e113302> {c146} @dt=0x55a8ac33c8c0@(G/wu32/4)  mips_cpu_bus__DOT__byteenable_writeback [RV] <- VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3: TRACEINC 0x55a8ac2ebc30 <e100579> {c147} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e3870 <e80179> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus src_A_ALU_writeback
    1:2:3:2: VARREF 0x55a8ac2ebd00 <e80176> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [RV] <- VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3: TRACEINC 0x55a8ac2ebe50 <e100581> {c150} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0e3d40 <e80189> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus write_register_writeback
    1:2:3:2: VARREF 0x55a8ac2ebf20 <e113303> {c150} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_writeback [RV] <- VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3: TRACEINC 0x55a8ac2ec080 <e100583> {c154} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e5080 <e80229> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_output_writeback
    1:2:3:2: VARREF 0x55a8ac2ec150 <e80226> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [RV] <- VAR 0x55a8abc1b700 <e36059> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2: CFUNC 0x55a8ac2ee850 <e101899> {c5}  traceChgThis__15 [STATICU]
    1:2:3: TRACEINC 0x55a8ac32d090 <e98927> {c82} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d34d0 <e79629> {c82} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus j_program_counter_decode
    1:2:3:2: OR 0x55a8ac3f4220 <e124647> {c378} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:1: AND 0x55a8ac39a360 <e132850> {c378} @dt=0x55a8ac33c8c0@(G/wu32/4)
    1:2:3:2:1:1: CONST 0x55a8ac4423b0 <e132922> {c378} @dt=0x55a8ab701890@(G/w32)  32'hf0000000
    1:2:3:2:1:2: VARREF 0x55a8ac2ecc40 <e132912> {c378} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [RV] <- VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3:2:2: AND 0x55a8ac39a010 <e132965> {c70} @dt=0x55a8abd5af30@(G/wu32/28)
    1:2:3:2:2:1: CONST 0x55a8ac442830 <e132953> {c378} @dt=0x55a8ab701890@(G/w32)  32'hffffffc
    1:2:3:2:2:2: SHIFTL 0x55a8ac442600 <e132944> {c378} @dt=0x55a8ab701890@(G/w32)
    1:2:3:2:2:2:1: VARREF 0x55a8ac2ed210 <e132941> {c70} @dt=0x55a8abd5ae50@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2:2: CONST 0x55a8ac3f3900 <e132942> {c378} @dt=0x55a8ab701890@(G/w32)  32'h2
    1:2:3: TRACEINC 0x55a8ac2eeb40 <e100642> {c161} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e6800 <e80279> {c161} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus forward_A_decode
    1:2:3:2: AND 0x55a8ac2eec10 <e113372> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: AND 0x55a8ac2eecd0 <e113370> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x55a8ac2eed90 <e113339> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x55a8ac2eee50 <e113336> {h67} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x55a8ac39a6b0 <e113352> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x55a8ac39a420 <e113348> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x55a8ac3f42e0 <e124662> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x55a8ac2ef090 <e124653> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x55a8ac2ef1b0 <e124654> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:2:1:2: EQ 0x55a8ac2ef490 <e113356> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x55a8ac39aa00 <e113369> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x55a8ac39a770 <e113365> {c61} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x55a8ac3f4480 <e124678> {c61} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x55a8ac2ef620 <e124669> {c61} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55a8ac2ef770 <e124670> {c61} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3:2:1:2:2: CCAST 0x55a8ac48e180 <e139547> {h67} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55a8ac2efa50 <e139542> {h67} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2:2: CCAST 0x55a8ac48e320 <e139556> {h67} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:2:1: VARREF 0x55a8ac2efbb0 <e139551> {h67} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: TRACEINC 0x55a8ac2efd10 <e100644> {c162} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e6cb0 <e80289> {c162} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus forward_B_decode
    1:2:3:2: AND 0x55a8ac2efde0 <e113409> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: AND 0x55a8ac2efea0 <e113407> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1: NEQ 0x55a8ac2eff60 <e113376> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:1:1: CONST 0x55a8ac2f0020 <e113373> {h68} @dt=0x55a8ac3392c0@(G/wu32/5)  5'h0
    1:2:3:2:1:1:2: AND 0x55a8ac39ad50 <e113389> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:1:2:1: CONST 0x55a8ac39aac0 <e113385> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:1:1:2:2: SHIFTR 0x55a8ac3f4620 <e124694> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:1:2:2:1: VARREF 0x55a8ac2f0260 <e124685> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:1:2:2:2: CONST 0x55a8ac2f03b0 <e124686> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:2:1:2: EQ 0x55a8ac2f0690 <e113393> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1:2:1: AND 0x55a8ac39b0a0 <e113406> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:2:1:1: CONST 0x55a8ac39ae10 <e113402> {c64} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:1:2:1:2: SHIFTR 0x55a8ac3f47c0 <e124710> {c64} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1:2:1:2:1: VARREF 0x55a8ac2f0820 <e124701> {c64} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:1:2:1:2:2: CONST 0x55a8ac2f0970 <e124702> {c64} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3:2:1:2:2: CCAST 0x55a8ac48e4c0 <e139565> {h68} @dt=0x55a8ac3392c0@(G/wu32/5) sz32
    1:2:3:2:1:2:2:1: VARREF 0x55a8ac2f0c50 <e139560> {h68} @dt=0x55a8ac3392c0@(G/wu32/5)  mips_cpu_bus__DOT__write_register_memory [RV] <- VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3:2:2: CCAST 0x55a8ac48e660 <e139574> {h68} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:2:1: VARREF 0x55a8ac2f0db0 <e139569> {h68} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__register_write_memory [RV] <- VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2: CFUNC 0x55a8ac2f1a40 <e101901> {c5}  traceChgThis__16 [STATICU]
    1:2:3: TRACEINC 0x55a8ac2f0f10 <e98884> {c23} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c81a0 <e79199> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus internal_clk
    1:2:3:2: VARREF 0x55a8ac2f0fe0 <e113410> {c23} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3: TRACEINC 0x55a8ac2f1d50 <e100676> {c24} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c85c0 <e79209> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus STALL
    1:2:3:2: VARREF 0x55a8ac2f1e20 <e113411> {c24} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__STALL [RV] <- VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:3: TRACEINC 0x55a8ac2f1f40 <e100678> {c54} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0ce080 <e79429> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus instruction_decode
    1:2:3:2: VARREF 0x55a8ac2f2010 <e79426> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55a8ac2f2160 <e100680> {c57} @dt=0x55a8ab70f9b0@(G/w6) -> TRACEDECL 0x55a8ac0ce8c0 <e79449> {c57} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus op
    1:2:3:2: AND 0x55a8ac39b3f0 <e113426> {c58} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:1: CONST 0x55a8ac39b160 <e113422> {c58} @dt=0x55a8ab701890@(G/w32)  32'h3f
    1:2:3:2:2: SHIFTR 0x55a8ac3f4960 <e124726> {c58} @dt=0x55a8ac336eb0@(G/wu32/6)
    1:2:3:2:2:1: VARREF 0x55a8ac2f2300 <e124717> {c58} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55a8ac350fc0 <e124718> {c58} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h1a
    1:2:3: TRACEINC 0x55a8ac3512a0 <e100682> {c59} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0cece0 <e79459> {c59} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus read_address_1
    1:2:3:2: AND 0x55a8ac39b740 <e113441> {c60} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55a8ac39b4b0 <e113437> {c60} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55a8ac3f4b00 <e124742> {c60} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55a8ac351440 <e124733> {c60} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55a8ac351560 <e124734> {c60} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h15
    1:2:3: TRACEINC 0x55a8ac351840 <e100684> {c62} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0cf520 <e79479> {c62} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus read_address_2
    1:2:3:2: AND 0x55a8ac39ba90 <e113456> {c63} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55a8ac39b800 <e113452> {c63} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55a8ac3f4ca0 <e124758> {c63} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55a8ac3519e0 <e124749> {c63} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55a8ac351b00 <e124750> {c63} @dt=0x55a8ac336dd0@(G/swu32/5)  5'h10
    1:2:3: TRACEINC 0x55a8ac351de0 <e100686> {c65} @dt=0x55a8ab717400@(G/w5) -> TRACEDECL 0x55a8ac0cfd60 <e79499> {c65} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus Rd_decode
    1:2:3:2: AND 0x55a8ac39bde0 <e113471> {c66} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:1: CONST 0x55a8ac39bb50 <e113467> {c66} @dt=0x55a8ab701890@(G/w32)  32'h1f
    1:2:3:2:2: SHIFTR 0x55a8ac3f4e40 <e124774> {c66} @dt=0x55a8ac3392c0@(G/wu32/5)
    1:2:3:2:2:1: VARREF 0x55a8ac351f80 <e124765> {c66} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3:2:2:2: CONST 0x55a8ac3520a0 <e124766> {c66} @dt=0x55a8ac336dd0@(G/swu32/5)  5'hb
    1:2:3: TRACEINC 0x55a8ac352380 <e100688> {c67} @dt=0x55a8ab71f930@(G/w16) -> TRACEDECL 0x55a8ac0d0180 <e79509> {c67} @dt=0x55a8ab71f930@(G/w16)  mips_cpu_bus immediate
    1:2:3:2: AND 0x55a8ac39c130 <e113486> {c68} @dt=0x55a8ac3338d0@(G/wu32/16)
    1:2:3:2:1: CONST 0x55a8ac39bea0 <e113482> {c68} @dt=0x55a8ab701890@(G/w32)  32'hffff
    1:2:3:2:2: VARREF 0x55a8ac352520 <e132972> {c68} @dt=0x55a8ac3338d0@(G/wu32/16)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55a8ac352920 <e100690> {c69} @dt=0x55a8ab7217e0@(G/w26) -> TRACEDECL 0x55a8ac0d05a0 <e79519> {c69} @dt=0x55a8ab7217e0@(G/w26)  mips_cpu_bus j_offset
    1:2:3:2: AND 0x55a8ac39c480 <e113501> {c70} @dt=0x55a8abd5ae50@(G/wu32/26)
    1:2:3:2:1: CONST 0x55a8ac39c1f0 <e113497> {c70} @dt=0x55a8ab701890@(G/w32)  32'h3ffffff
    1:2:3:2:2: VARREF 0x55a8ac352ac0 <e132979> {c70} @dt=0x55a8abd5ae50@(G/wu32/26)  mips_cpu_bus__DOT__instruction_decode [RV] <- VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: TRACEINC 0x55a8ac352ec0 <e100692> {c155} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e5530 <e80239> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus read_data_writeback
    1:2:3:2: VARREF 0x55a8ac352f90 <e80236> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [RV] <- VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3: TRACEINC 0x55a8ac3530b0 <e100694> {c500} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e9230 <e80369> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus data_read_write
    1:2:3:2: VARREF 0x55a8ac353180 <e113502> {c500} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__data_read_write [RV] <- VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3: TRACEINC 0x55a8ac3532a0 <e100696> {l28} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0ef220 <e80569> {l28} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus register_file modified_write_clk
    1:2:3:2: AND 0x55a8ac39c7d0 <e113517> {l29} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:1: CONST 0x55a8ac39c540 <e113513> {l29} @dt=0x55a8ab701890@(G/w32)  32'h1
    1:2:3:2:2: NOT 0x55a8ac353370 <e113514> {l29} @dt=0x55a8ac2fa890@(G/wu32/1)
    1:2:3:2:2:1: CCAST 0x55a8ac48e800 <e139583#> {l29} @dt=0x55a8ac2fa890@(G/wu32/1) sz32
    1:2:3:2:2:1:1: VARREF 0x55a8ac353430 <e139578> {l29} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__internal_clk [RV] <- VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2: CFUNC 0x55a8ac353f80 <e101903> {c5}  traceChgThis__17 [STATICU]
    1:2:3: TRACEINC 0x55a8ac353550 <e98917> {c72} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d09c0 <e79529> {c72} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file_output_LO_decode
    1:2:3:2: VARREF 0x55a8ac353620 <e85191> {c72} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [RV] <- VAR 0x55a8abc3e920 <e38674> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3: TRACEINC 0x55a8ac354210 <e100728> {c73} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0d0de0 <e79539> {c73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus register_file_output_HI_decode
    1:2:3:2: VARREF 0x55a8ac3542e0 <e85204> {c73} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [RV] <- VAR 0x55a8abc3e7a0 <e38673> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2: CFUNC 0x55a8ac354e30 <e101905> {c5}  traceChgThis__18 [STATICU]
    1:2:3: TRACEINC 0x55a8ac354400 <e98929> {c86} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d3e90 <e79649> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_to_register_execute
    1:2:3:2: VARREF 0x55a8ac3544d0 <e113518> {c86} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_execute [RV] <- VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3: TRACEINC 0x55a8ac3550c0 <e100760> {c87} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d4340 <e79659> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_write_execute
    1:2:3:2: VARREF 0x55a8ac355190 <e113519> {c87} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_execute [RV] <- VAR 0x55a8abc16180 <e36002> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:3: TRACEINC 0x55a8ac3552b0 <e100762> {c91} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d5600 <e79699> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HI_register_write_execute
    1:2:3:2: VARREF 0x55a8ac355380 <e113520> {c91} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_execute [RV] <- VAR 0x55a8abc16780 <e36006> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:3: TRACEINC 0x55a8ac3554a0 <e100764> {c92} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0d5ae0 <e79709> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus LO_register_write_execute
    1:2:3:2: VARREF 0x55a8ac355570 <e113521> {c92} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_execute [RV] <- VAR 0x55a8abc16900 <e36007> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:3: TRACEINC 0x55a8ac355690 <e100766> {c120} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0dcba0 <e79949> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_to_register_memory
    1:2:3:2: VARREF 0x55a8ac355760 <e113522> {c120} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_to_register_memory [RV] <- VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3: TRACEINC 0x55a8ac355880 <e100768> {c121} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0dd090 <e79959> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus memory_write_memory
    1:2:3:2: VARREF 0x55a8ac355950 <e113523> {c121} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__memory_write_memory [RV] <- VAR 0x55a8abc18e80 <e36032> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3: TRACEINC 0x55a8ac355a70 <e100770> {c122} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0dd520 <e79969> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HI_register_write_memory
    1:2:3:2: VARREF 0x55a8ac355b40 <e113524> {c122} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_memory [RV] <- VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3: TRACEINC 0x55a8ac355c60 <e100772> {c123} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0dda00 <e79979> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus LO_register_write_memory
    1:2:3:2: VARREF 0x55a8ac355d30 <e113525> {c123} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_memory [RV] <- VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3: TRACEINC 0x55a8ac355e50 <e100774> {c132} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0dfa90 <e80049> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_HI_output_memory
    1:2:3:2: VARREF 0x55a8ac355f20 <e80046> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [RV] <- VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3: TRACEINC 0x55a8ac356040 <e100776> {c133} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0dff40 <e80059> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_LO_output_memory
    1:2:3:2: VARREF 0x55a8ac356110 <e80056> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [RV] <- VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3: TRACEINC 0x55a8ac356230 <e100778> {c141} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e1bf0 <e80119> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus HI_register_write_writeback
    1:2:3:2: VARREF 0x55a8ac356300 <e113526> {c141} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__HI_register_write_writeback [RV] <- VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3: TRACEINC 0x55a8ac356420 <e100780> {c142} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0e20d0 <e80129> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus LO_register_write_writeback
    1:2:3:2: VARREF 0x55a8ac3564f0 <e113527> {c142} @dt=0x55a8ac2fa890@(G/wu32/1)  mips_cpu_bus__DOT__LO_register_write_writeback [RV] <- VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3: TRACEINC 0x55a8ac356610 <e100782> {c152} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e46c0 <e80209> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_HI_output_writeback
    1:2:3:2: VARREF 0x55a8ac3566e0 <e80206> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [RV] <- VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3: TRACEINC 0x55a8ac356800 <e100784> {c153} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0e4ba0 <e80219> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus ALU_LO_output_writeback
    1:2:3:2: VARREF 0x55a8ac3568d0 <e80216> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [RV] <- VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2: CFUNC 0x55a8ac356be0 <e101907> {c5}  traceChgThis__19 [STATICU]
    1:2:3: TRACEINC 0x55a8ac3569f0 <e98862> {c7} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0b0b50 <e78980> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk
    1:2:3:2: VARREF 0x55a8ac356ac0 <e113528> {c7} @dt=0x55a8ac2fa890@(G/wu32/1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x55a8ac356e70 <e100791> {c8} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac09b560 <e78989> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset
    1:2:3:2: VARREF 0x55a8ac356f40 <e113529> {c8} @dt=0x55a8ac2fa890@(G/wu32/1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3: TRACEINC 0x55a8ac357060 <e100793> {c9} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac07cef0 <e78999> {c9} @dt=0x55a8ab6dff80@(G/w1)  active
    1:2:3:2: VARREF 0x55a8ac357130 <e113530> {c9} @dt=0x55a8ac2fa890@(G/wu32/1)  active [RV] <- VAR 0x55a8abae79c0 <e40618> {c9} @dt=0x55a8ab6dff80@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac357250 <e100795> {c10} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac07ec30 <e79009> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0
    1:2:3:2: VARREF 0x55a8ac357320 <e79006> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [RV] <- VAR 0x55a8abae7d60 <e40624> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac357440 <e100797> {c13} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac07d450 <e79019> {c13} @dt=0x55a8ab701890@(G/w32)  address
    1:2:3:2: VARREF 0x55a8ac357510 <e79016> {c13} @dt=0x55a8ab701890@(G/w32)  address [RV] <- VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac357630 <e100799> {c14} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c3b80 <e79029> {c14} @dt=0x55a8ab6dff80@(G/w1)  write
    1:2:3:2: VARREF 0x55a8ac357700 <e113531> {c14} @dt=0x55a8ac2fa890@(G/wu32/1)  write [RV] <- VAR 0x55a8abae84a0 <e40636> {c14} @dt=0x55a8ab6dff80@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac357820 <e100801> {c15} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c3fa0 <e79039> {c15} @dt=0x55a8ab6dff80@(G/w1)  read
    1:2:3:2: VARREF 0x55a8ac3578f0 <e113532> {c15} @dt=0x55a8ac2fa890@(G/wu32/1)  read [RV] <- VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac357a10 <e100803> {c16} @dt=0x55a8ab6dff80@(G/w1) -> TRACEDECL 0x55a8ac0c43c0 <e79049> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest
    1:2:3:2: VARREF 0x55a8ac357ae0 <e113533> {c16} @dt=0x55a8ac2fa890@(G/wu32/1)  waitrequest [RV] <- VAR 0x55a8abae8be0 <e40648> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac357c00 <e100805> {c17} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0c47e0 <e79059> {c17} @dt=0x55a8ab701890@(G/w32)  writedata
    1:2:3:2: VARREF 0x55a8ac357cd0 <e79056> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [RV] <- VAR 0x55a8abae8f80 <e40654> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac357df0 <e100807> {c19} @dt=0x55a8ab705070@(G/w4) -> TRACEDECL 0x55a8ac0c4c00 <e79069> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable
    1:2:3:2: VARREF 0x55a8ac357ec0 <e113534> {c19} @dt=0x55a8ac33c8c0@(G/wu32/4)  byteenable [RV] <- VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:3: TRACEINC 0x55a8ac357fe0 <e100809> {c20} @dt=0x55a8ab701890@(G/w32) -> TRACEDECL 0x55a8ac0c5020 <e79079> {c20} @dt=0x55a8ab701890@(G/w32)  readdata
    1:2:3:2: VARREF 0x55a8ac3580b0 <e79076> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [RV] <- VAR 0x55a8abae96c0 <e40666> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2: CFUNC 0x55a8ac48ea80 <e139585#> {c5}  _eval_debug_assertions
    1:2:3: IF 0x55a8ac48f1e0 <e139599#> {c7}
    1:2:3:1: AND 0x55a8ac48ef70 <e139600#> {c7} @dt=0x55a8ab6dff80@(G/w1)
    1:2:3:1:1: VARREF 0x55a8ac48ec00 <e139594#> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [RV] <- VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac48ed20 <e139595#> {c7} @dt=0x55a8ac48ee90@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x55a8ac48f030 <e139597#> {c7}
    1:2:3:2:1: TEXT 0x55a8ac48f0f0 <e139598#> {c7} "Verilated::overWidthError("clk");"
    1:2:3: IF 0x55a8ac48f890 <e139617#> {c8}
    1:2:3:1: AND 0x55a8ac48f620 <e139616#> {c8} @dt=0x55a8ab6dff80@(G/w1)
    1:2:3:1:1: VARREF 0x55a8ac48f2b0 <e139610#> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [RV] <- VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3:1:2: CONST 0x55a8ac48f3d0 <e139611#> {c8} @dt=0x55a8ac48ee90@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x55a8ac48f6e0 <e139613#> {c8}
    1:2:3:2:1: TEXT 0x55a8ac48f7a0 <e139614#> {c8} "Verilated::overWidthError("reset");"
    1:2:3: IF 0x55a8ac48ff70 <e139634#> {c16}
    1:2:3:1: AND 0x55a8ac48fcd0 <e139633#> {c16} @dt=0x55a8ab6dff80@(G/w1)
    1:2:3:1:1: VARREF 0x55a8ac48f960 <e139627#> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [RV] <- VAR 0x55a8abae8be0 <e40648> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:3:1:2: CONST 0x55a8ac48fa80 <e139628#> {c16} @dt=0x55a8ac48ee90@(G/w8)  8'hfe
    1:2:3:2: CSTMT 0x55a8ac48fdc0 <e139630#> {c16}
    1:2:3:2:1: TEXT 0x55a8ac48fe80 <e139631#> {c16} "Verilated::overWidthError("waitrequest");"
    1:2: CFUNC 0x55a8ac490040 <e139636#> {c5}  _ctor_var_reset [SLOW]
    1:2:3: CRESET 0x55a8ac4902e0 <e139639#> {c7}
    1:2:3:1: VARREF 0x55a8ac4901c0 <e139638#> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [LV] => VAR 0x55a8abae7280 <e40607> {c7} @dt=0x55a8ab6dff80@(G/w1)  clk [PI] INPUT [CLK] [P] PORT
    1:2:3: CRESET 0x55a8ac4904c0 <e139643#> {c8}
    1:2:3:1: VARREF 0x55a8ac4903a0 <e139641#> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [LV] => VAR 0x55a8abae7620 <e40612> {c8} @dt=0x55a8ab6dff80@(G/w1)  reset [PI] INPUT [CLK] [P] PORT
    1:2:3: CRESET 0x55a8ac4906a0 <e139647#> {c9}
    1:2:3:1: VARREF 0x55a8ac490580 <e139645#> {c9} @dt=0x55a8ab6dff80@(G/w1)  active [LV] => VAR 0x55a8abae79c0 <e40618> {c9} @dt=0x55a8ab6dff80@(G/w1)  active [PO] OUTPUT [P] PORT
    1:2:3: CRESET 0x55a8ac490880 <e139651#> {c10}
    1:2:3:1: VARREF 0x55a8ac490760 <e139649#> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [LV] => VAR 0x55a8abae7d60 <e40624> {c10} @dt=0x55a8ab701890@(G/w32)  register_v0 [PO] OUTPUT [P] PORT
    1:2:3: CRESET 0x55a8ac490b40 <e139655#> {c13}
    1:2:3:1: VARREF 0x55a8ac490940 <e139653#> {c13} @dt=0x55a8ab701890@(G/w32)  address [LV] => VAR 0x55a8abae8100 <e40630> {c13} @dt=0x55a8ab701890@(G/w32)  address [PO] OUTPUT [P] PORT
    1:2:3: CRESET 0x55a8ac490d20 <e139659#> {c14}
    1:2:3:1: VARREF 0x55a8ac490c00 <e139657#> {c14} @dt=0x55a8ab6dff80@(G/w1)  write [LV] => VAR 0x55a8abae84a0 <e40636> {c14} @dt=0x55a8ab6dff80@(G/w1)  write [PO] OUTPUT [P] PORT
    1:2:3: CRESET 0x55a8ac490f00 <e139663#> {c15}
    1:2:3:1: VARREF 0x55a8ac490de0 <e139661#> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [LV] => VAR 0x55a8abae8840 <e40642> {c15} @dt=0x55a8ab6dff80@(G/w1)  read [PO] OUTPUT [P] PORT
    1:2:3: CRESET 0x55a8ac4910e0 <e139667#> {c16}
    1:2:3:1: VARREF 0x55a8ac490fc0 <e139665#> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [LV] => VAR 0x55a8abae8be0 <e40648> {c16} @dt=0x55a8ab6dff80@(G/w1)  waitrequest [PI] INPUT [P] PORT
    1:2:3: CRESET 0x55a8ac4912c0 <e139671#> {c17}
    1:2:3:1: VARREF 0x55a8ac4911a0 <e139669#> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [LV] => VAR 0x55a8abae8f80 <e40654> {c17} @dt=0x55a8ab701890@(G/w32)  writedata [PO] OUTPUT [P] PORT
    1:2:3: CRESET 0x55a8ac4914a0 <e139675#> {c19}
    1:2:3:1: VARREF 0x55a8ac491380 <e139673#> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [LV] => VAR 0x55a8abae9320 <e40660> {c19} @dt=0x55a8ab705070@(G/w4)  byteenable [PO] OUTPUT [P] PORT
    1:2:3: CRESET 0x55a8ac491680 <e139679#> {c20}
    1:2:3:1: VARREF 0x55a8ac491560 <e139677#> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [LV] => VAR 0x55a8abae96c0 <e40666> {c20} @dt=0x55a8ab701890@(G/w32)  readdata [PI] INPUT [P] PORT
    1:2:3: CRESET 0x55a8ac491860 <e139683#> {c23}
    1:2:3:1: VARREF 0x55a8ac491740 <e139681#> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8abc0e700 <e35855> {c23} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__internal_clk [CLK] VAR
    1:2:3: CRESET 0x55a8ac491a70 <e139687#> {c24}
    1:2:3:1: VARREF 0x55a8ac491920 <e139685#> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL [LV] => VAR 0x55a8abc0e880 <e35856> {c24} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__STALL VAR
    1:2:3: CRESET 0x55a8ac491c50 <e139691#> {c27}
    1:2:3:1: VARREF 0x55a8ac491b30 <e139689#> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime [LV] => VAR 0x55a8abc0ea00 <e35857> {c27} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_prime VAR
    1:2:3: CRESET 0x55a8ac491e30 <e139695#> {c28}
    1:2:3:1: VARREF 0x55a8ac491d10 <e139693#> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch [LV] => VAR 0x55a8abc0eb80 <e35858> {c28} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_fetch VAR
    1:2:3: CRESET 0x55a8ac492040 <e139699#> {c31}
    1:2:3:1: VARREF 0x55a8ac491ef0 <e139697#> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch [LV] => VAR 0x55a8abc0f000 <e35861> {c31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_fetch VAR
    1:2:3: CRESET 0x55a8ac492220 <e139703#> {c34}
    1:2:3:1: VARREF 0x55a8ac492100 <e139701#> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode [LV] => VAR 0x55a8abc0f180 <e35862> {c34} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_src_decode VAR
    1:2:3: CRESET 0x55a8ac492440 <e139707#> {c35}
    1:2:3:1: VARREF 0x55a8ac4922e0 <e139705#> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode [LV] => VAR 0x55a8abc0f300 <e35863> {c35} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_decode VAR
    1:2:3: CRESET 0x55a8ac492660 <e139711#> {c36}
    1:2:3:1: VARREF 0x55a8ac492500 <e139709#> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode [LV] => VAR 0x55a8abc0f480 <e35864> {c36} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_decode VAR
    1:2:3: CRESET 0x55a8ac492870 <e139715#> {c37}
    1:2:3:1: VARREF 0x55a8ac492720 <e139713#> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode [LV] => VAR 0x55a8abc0f600 <e35865> {c37} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_decode VAR
    1:2:3: CRESET 0x55a8ac492a80 <e139719#> {c38}
    1:2:3:1: VARREF 0x55a8ac492930 <e139717#> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode [LV] => VAR 0x55a8abc0f780 <e32629> {c38} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_decode VAR
    1:2:3: CRESET 0x55a8ac492ca0 <e139723#> {c39}
    1:2:3:1: VARREF 0x55a8ac492b40 <e139721#> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode [LV] => VAR 0x55a8abc0f900 <e35866> {c39} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_decode VAR
    1:2:3: CRESET 0x55a8ac492eb0 <e139727#> {c40}
    1:2:3:1: VARREF 0x55a8ac492d60 <e139725#> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode [LV] => VAR 0x55a8abc0fa80 <e35867> {c40} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__branch_decode VAR
    1:2:3: CRESET 0x55a8ac4930c0 <e139731#> {c41}
    1:2:3:1: VARREF 0x55a8ac492f70 <e139729#> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode [LV] => VAR 0x55a8abc0fc00 <e35868> {c41} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__equal_decode VAR
    1:2:3: CRESET 0x55a8ac4932d0 <e139735#> {c42}
    1:2:3:1: VARREF 0x55a8ac493180 <e139733#> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode [LV] => VAR 0x55a8abc0fd80 <e32651> {c42} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_decode VAR
    1:2:3: CRESET 0x55a8ac4934b0 <e139739#> {c43}
    1:2:3:1: VARREF 0x55a8ac493390 <e139737#> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode [LV] => VAR 0x55a8abc0ff00 <e35869> {c43} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_decode VAR
    1:2:3: CRESET 0x55a8ac4936c0 <e139743#> {c44}
    1:2:3:1: VARREF 0x55a8ac493570 <e139741#> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode [LV] => VAR 0x55a8abc10080 <e35870> {c44} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_decode VAR
    1:2:3: CRESET 0x55a8ac4938d0 <e139747#> {c45}
    1:2:3:1: VARREF 0x55a8ac493780 <e139745#> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode [LV] => VAR 0x55a8abc10200 <e35871> {c45} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_decode VAR
    1:2:3: CRESET 0x55a8ac493af0 <e139751#> {c46}
    1:2:3:1: VARREF 0x55a8ac493990 <e139749#> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode [LV] => VAR 0x55a8abc10380 <e35872> {c46} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_decode VAR
    1:2:3: CRESET 0x55a8ac493d10 <e139755#> {c47}
    1:2:3:1: VARREF 0x55a8ac493bb0 <e139753#> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode [LV] => VAR 0x55a8abc10500 <e35873> {c47} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_decode VAR
    1:2:3: CRESET 0x55a8ac493f20 <e139759#> {c48}
    1:2:3:1: VARREF 0x55a8ac493dd0 <e139757#> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode [LV] => VAR 0x55a8abc10680 <e35874> {c48} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_decode VAR
    1:2:3: CRESET 0x55a8ac494130 <e139763#> {c54}
    1:2:3:1: VARREF 0x55a8ac493fe0 <e139761#> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode [LV] => VAR 0x55a8abc10980 <e35876> {c54} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__instruction_decode VAR
    1:2:3: CRESET 0x55a8ac494350 <e139767#> {c55}
    1:2:3:1: VARREF 0x55a8ac4941f0 <e139765#> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode [LV] => VAR 0x55a8abc10b00 <e35877> {c55} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_decode VAR
    1:2:3: CRESET 0x55a8ac494570 <e139771#> {c75}
    1:2:3:1: VARREF 0x55a8ac494410 <e139769#> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode [LV] => VAR 0x55a8abc15280 <e35992> {c75} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_A_decode VAR
    1:2:3: CRESET 0x55a8ac494790 <e139775#> {c76}
    1:2:3:1: VARREF 0x55a8ac494630 <e139773#> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode [LV] => VAR 0x55a8abc15400 <e35993> {c76} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file_output_B_decode VAR
    1:2:3: CRESET 0x55a8ac4949a0 <e139779#> {c79}
    1:2:3:1: VARREF 0x55a8ac494850 <e139777#> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode [LV] => VAR 0x55a8abc15880 <e35996> {c79} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_decode VAR
    1:2:3: CRESET 0x55a8ac494bb0 <e139783#> {c80}
    1:2:3:1: VARREF 0x55a8ac494a60 <e139781#> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 [LV] => VAR 0x55a8abc15a00 <e35997> {c80} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_1 VAR
    1:2:3: CRESET 0x55a8ac494dc0 <e139787#> {c81}
    1:2:3:1: VARREF 0x55a8ac494c70 <e139785#> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 [LV] => VAR 0x55a8abc15b80 <e35998> {c81} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__comparator_2 VAR
    1:2:3: CRESET 0x55a8ac494fe0 <e139791#> {c85}
    1:2:3:1: VARREF 0x55a8ac494e80 <e139789#> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute [LV] => VAR 0x55a8abc15e80 <e36000> {c85} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__register_destination_execute VAR
    1:2:3: CRESET 0x55a8ac495200 <e139795#> {c86}
    1:2:3:1: VARREF 0x55a8ac4950a0 <e139793#> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute [LV] => VAR 0x55a8abc16000 <e36001> {c86} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_execute VAR
    1:2:3: CRESET 0x55a8ac495410 <e139799#> {c87}
    1:2:3:1: VARREF 0x55a8ac4952c0 <e139797#> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute [LV] => VAR 0x55a8abc16180 <e36002> {c87} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_execute VAR
    1:2:3: CRESET 0x55a8ac495630 <e139803#> {c88}
    1:2:3:1: VARREF 0x55a8ac4954d0 <e139801#> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute [LV] => VAR 0x55a8abc16300 <e36003> {c88} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_execute VAR
    1:2:3: CRESET 0x55a8ac495840 <e139807#> {c89}
    1:2:3:1: VARREF 0x55a8ac4956f0 <e139805#> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute [LV] => VAR 0x55a8abc16480 <e36004> {c89} @dt=0x55a8ab70d3b0@(G/w2)  mips_cpu_bus__DOT__ALU_src_B_execute VAR
    1:2:3: CRESET 0x55a8ac495a50 <e139811#> {c90}
    1:2:3:1: VARREF 0x55a8ac495900 <e139809#> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute [LV] => VAR 0x55a8abc16600 <e36005> {c90} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__ALU_function_execute VAR
    1:2:3: CRESET 0x55a8ac495c70 <e139815#> {c91}
    1:2:3:1: VARREF 0x55a8ac495b10 <e139813#> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute [LV] => VAR 0x55a8abc16780 <e36006> {c91} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_execute VAR
    1:2:3: CRESET 0x55a8ac495e90 <e139819#> {c92}
    1:2:3:1: VARREF 0x55a8ac495d30 <e139817#> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute [LV] => VAR 0x55a8abc16900 <e36007> {c92} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_execute VAR
    1:2:3: CRESET 0x55a8ac4960b0 <e139823#> {c93}
    1:2:3:1: VARREF 0x55a8ac495f50 <e139821#> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute [LV] => VAR 0x55a8abc16a80 <e36008> {c93} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_execute VAR
    1:2:3: CRESET 0x55a8ac496290 <e139827#> {c94}
    1:2:3:1: VARREF 0x55a8ac496170 <e139825#> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute [LV] => VAR 0x55a8abc16c00 <e36009> {c94} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_execute VAR
    1:2:3: CRESET 0x55a8ac4964b0 <e139831#> {c95}
    1:2:3:1: VARREF 0x55a8ac496350 <e139829#> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute [LV] => VAR 0x55a8abc16d80 <e36010> {c95} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_execute VAR
    1:2:3: CRESET 0x55a8ac4966c0 <e139835#> {c96}
    1:2:3:1: VARREF 0x55a8ac496570 <e139833#> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute [LV] => VAR 0x55a8abc16f00 <e36011> {c96} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__using_HI_LO_execute VAR
    1:2:3: CRESET 0x55a8ac4968d0 <e139839#> {c97}
    1:2:3:1: VARREF 0x55a8ac496780 <e139837#> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute [LV] => VAR 0x55a8abc17080 <e36012> {c97} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_execute VAR
    1:2:3: CRESET 0x55a8ac496ae0 <e139843#> {c98}
    1:2:3:1: VARREF 0x55a8ac496990 <e139841#> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute [LV] => VAR 0x55a8abc17200 <e36013> {c98} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_execute VAR
    1:2:3: CRESET 0x55a8ac496cf0 <e139847#> {c101}
    1:2:3:1: VARREF 0x55a8ac496ba0 <e139845#> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute [LV] => VAR 0x55a8abc17380 <e36014> {c101} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_execute VAR
    1:2:3: CRESET 0x55a8ac496f00 <e139851#> {c102}
    1:2:3:1: VARREF 0x55a8ac496db0 <e139849#> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute [LV] => VAR 0x55a8abc17500 <e36015> {c102} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_execute VAR
    1:2:3: CRESET 0x55a8ac497110 <e139855#> {c103}
    1:2:3:1: VARREF 0x55a8ac496fc0 <e139853#> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute [LV] => VAR 0x55a8abc17680 <e36016> {c103} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_execute VAR
    1:2:3: CRESET 0x55a8ac497320 <e139859#> {c104}
    1:2:3:1: VARREF 0x55a8ac4971d0 <e139857#> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute [LV] => VAR 0x55a8abc17800 <e36017> {c104} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_B_ALU_execute VAR
    1:2:3: CRESET 0x55a8ac497530 <e139863#> {c105}
    1:2:3:1: VARREF 0x55a8ac4973e0 <e139861#> {c105} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_execute [LV] => VAR 0x55a8abc17980 <e36018> {c105} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_execute VAR
    1:2:3: CRESET 0x55a8ac497740 <e139867#> {c106}
    1:2:3:1: VARREF 0x55a8ac4975f0 <e139865#> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute [LV] => VAR 0x55a8abc17b00 <e36019> {c106} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_execute VAR
    1:2:3: CRESET 0x55a8ac497960 <e139871#> {c107}
    1:2:3:1: VARREF 0x55a8ac497800 <e139869#> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute [LV] => VAR 0x55a8abc17c80 <e36020> {c107} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_execute VAR
    1:2:3: CRESET 0x55a8ac497b80 <e139875#> {c108}
    1:2:3:1: VARREF 0x55a8ac497a20 <e139873#> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute [LV] => VAR 0x55a8abc17e00 <e36021> {c108} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_execute VAR
    1:2:3: CRESET 0x55a8ac497d90 <e139879#> {c109}
    1:2:3:1: VARREF 0x55a8ac497c40 <e139877#> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute [LV] => VAR 0x55a8abc17f80 <e36022> {c109} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rs_execute VAR
    1:2:3: CRESET 0x55a8ac497fa0 <e139883#> {c110}
    1:2:3:1: VARREF 0x55a8ac497e50 <e139881#> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute [LV] => VAR 0x55a8abc18100 <e36023> {c110} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rt_execute VAR
    1:2:3: CRESET 0x55a8ac4981b0 <e139887#> {c111}
    1:2:3:1: VARREF 0x55a8ac498060 <e139885#> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute [LV] => VAR 0x55a8abc18280 <e36024> {c111} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__Rd_execute VAR
    1:2:3: CRESET 0x55a8ac4983c0 <e139891#> {c112}
    1:2:3:1: VARREF 0x55a8ac498270 <e139889#> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute [LV] => VAR 0x55a8abc18400 <e36025> {c112} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__sign_imm_execute VAR
    1:2:3: CRESET 0x55a8ac4985e0 <e139895#> {c114}
    1:2:3:1: VARREF 0x55a8ac498480 <e139893#> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute [LV] => VAR 0x55a8abc18700 <e36027> {c114} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__program_counter_plus_four_execute VAR
    1:2:3: CRESET 0x55a8ac498800 <e139899#> {c115}
    1:2:3:1: VARREF 0x55a8ac4986a0 <e139897#> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute [LV] => VAR 0x55a8abc18880 <e36028> {c115} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_execute VAR
    1:2:3: CRESET 0x55a8ac498a20 <e139903#> {c118}
    1:2:3:1: VARREF 0x55a8ac4988c0 <e139901#> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory [LV] => VAR 0x55a8abc18a00 <e36029> {c118} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_memory VAR
    1:2:3: CRESET 0x55a8ac498c40 <e139907#> {c119}
    1:2:3:1: VARREF 0x55a8ac498ae0 <e139905#> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory [LV] => VAR 0x55a8abc18b80 <e36030> {c119} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_memory VAR
    1:2:3: CRESET 0x55a8ac498e60 <e139911#> {c120}
    1:2:3:1: VARREF 0x55a8ac498d00 <e139909#> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory [LV] => VAR 0x55a8abc18d00 <e36031> {c120} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_memory VAR
    1:2:3: CRESET 0x55a8ac499070 <e139915#> {c121}
    1:2:3:1: VARREF 0x55a8ac498f20 <e139913#> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory [LV] => VAR 0x55a8abc18e80 <e36032> {c121} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_write_memory VAR
    1:2:3: CRESET 0x55a8ac499290 <e139919#> {c122}
    1:2:3:1: VARREF 0x55a8ac499130 <e139917#> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory [LV] => VAR 0x55a8abc19000 <e36033> {c122} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_memory VAR
    1:2:3: CRESET 0x55a8ac4994b0 <e139923#> {c123}
    1:2:3:1: VARREF 0x55a8ac499350 <e139921#> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory [LV] => VAR 0x55a8abc19180 <e36034> {c123} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_memory VAR
    1:2:3: CRESET 0x55a8ac499690 <e139927#> {c124}
    1:2:3:1: VARREF 0x55a8ac499570 <e139925#> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory [LV] => VAR 0x55a8abc19300 <e36035> {c124} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__program_counter_multiplexer_jump_memory VAR
    1:2:3: CRESET 0x55a8ac4998a0 <e139931#> {c125}
    1:2:3:1: VARREF 0x55a8ac499750 <e139929#> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory [LV] => VAR 0x55a8abc19480 <e36036> {c125} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__j_instruction_memory VAR
    1:2:3: CRESET 0x55a8ac499ab0 <e139935#> {c126}
    1:2:3:1: VARREF 0x55a8ac499960 <e139933#> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory [LV] => VAR 0x55a8abc19600 <e36037> {c126} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_memory VAR
    1:2:3: CRESET 0x55a8ac499cc0 <e139939#> {c127}
    1:2:3:1: VARREF 0x55a8ac499b70 <e139937#> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory [LV] => VAR 0x55a8abc19780 <e36038> {c127} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_memory VAR
    1:2:3: CRESET 0x55a8ac499ed0 <e139943#> {c128}
    1:2:3:1: VARREF 0x55a8ac499d80 <e139941#> {c128} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_memory [LV] => VAR 0x55a8abc19900 <e36039> {c128} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_memory VAR
    1:2:3: CRESET 0x55a8ac49a0e0 <e139947#> {c131}
    1:2:3:1: VARREF 0x55a8ac499f90 <e139945#> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory [LV] => VAR 0x55a8abc19a80 <e36040> {c131} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_memory VAR
    1:2:3: CRESET 0x55a8ac49a2f0 <e139951#> {c132}
    1:2:3:1: VARREF 0x55a8ac49a1a0 <e139949#> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory [LV] => VAR 0x55a8abc19c00 <e36041> {c132} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_memory VAR
    1:2:3: CRESET 0x55a8ac49a500 <e139955#> {c133}
    1:2:3:1: VARREF 0x55a8ac49a3b0 <e139953#> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory [LV] => VAR 0x55a8abc19d80 <e36042> {c133} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_memory VAR
    1:2:3: CRESET 0x55a8ac49a710 <e139959#> {c134}
    1:2:3:1: VARREF 0x55a8ac49a5c0 <e139957#> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory [LV] => VAR 0x55a8abc19f00 <e36043> {c134} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__write_data_memory VAR
    1:2:3: CRESET 0x55a8ac49a930 <e139963#> {c136}
    1:2:3:1: VARREF 0x55a8ac49a7d0 <e139961#> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory [LV] => VAR 0x55a8abc1a200 <e36045> {c136} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__j_program_counter_memory VAR
    1:2:3: CRESET 0x55a8ac49ab40 <e139967#> {c137}
    1:2:3:1: VARREF 0x55a8ac49a9f0 <e139965#> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory [LV] => VAR 0x55a8abc1a380 <e36046> {c137} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_memory VAR
    1:2:3: CRESET 0x55a8ac49ad60 <e139971#> {c140}
    1:2:3:1: VARREF 0x55a8ac49ac00 <e139969#> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback [LV] => VAR 0x55a8abc1a500 <e36047> {c140} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__register_write_writeback VAR
    1:2:3: CRESET 0x55a8ac49af80 <e139975#> {c141}
    1:2:3:1: VARREF 0x55a8ac49ae20 <e139973#> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback [LV] => VAR 0x55a8abc1a680 <e36048> {c141} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HI_register_write_writeback VAR
    1:2:3: CRESET 0x55a8ac49b1a0 <e139979#> {c142}
    1:2:3:1: VARREF 0x55a8ac49b040 <e139977#> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback [LV] => VAR 0x55a8abc1a800 <e36049> {c142} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__LO_register_write_writeback VAR
    1:2:3: CRESET 0x55a8ac49b3c0 <e139983#> {c143}
    1:2:3:1: VARREF 0x55a8ac49b260 <e139981#> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback [LV] => VAR 0x55a8abc1a980 <e36050> {c143} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__memory_to_register_writeback VAR
    1:2:3: CRESET 0x55a8ac49b5d0 <e139987#> {c144}
    1:2:3:1: VARREF 0x55a8ac49b480 <e139985#> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback [LV] => VAR 0x55a8abc1ab00 <e36051> {c144} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__HALT_writeback VAR
    1:2:3: CRESET 0x55a8ac49b7e0 <e139991#> {c145}
    1:2:3:1: VARREF 0x55a8ac49b690 <e139989#> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback [LV] => VAR 0x55a8abc1ac80 <e36052> {c145} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__op_writeback VAR
    1:2:3: CRESET 0x55a8ac49b9f0 <e139995#> {c146}
    1:2:3:1: VARREF 0x55a8ac49b8a0 <e139993#> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback [LV] => VAR 0x55a8abc1ae00 <e36053> {c146} @dt=0x55a8ab705070@(G/w4)  mips_cpu_bus__DOT__byteenable_writeback VAR
    1:2:3: CRESET 0x55a8ac49bc00 <e139999#> {c147}
    1:2:3:1: VARREF 0x55a8ac49bab0 <e139997#> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback [LV] => VAR 0x55a8abc1af80 <e36054> {c147} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__src_A_ALU_writeback VAR
    1:2:3: CRESET 0x55a8ac49be20 <e140003#> {c150}
    1:2:3:1: VARREF 0x55a8ac49bcc0 <e140001#> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback [LV] => VAR 0x55a8abc1b100 <e36055> {c150} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__write_register_writeback VAR
    1:2:3: CRESET 0x55a8ac49c030 <e140007#> {c151}
    1:2:3:1: VARREF 0x55a8ac49bee0 <e140005#> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback [LV] => VAR 0x55a8abc1b280 <e36056> {c151} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__result_writeback VAR
    1:2:3: CRESET 0x55a8ac49c250 <e140011#> {c152}
    1:2:3:1: VARREF 0x55a8ac49c0f0 <e140009#> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback [LV] => VAR 0x55a8abc1b400 <e36057> {c152} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_HI_output_writeback VAR
    1:2:3: CRESET 0x55a8ac49c470 <e140015#> {c153}
    1:2:3:1: VARREF 0x55a8ac49c310 <e140013#> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback [LV] => VAR 0x55a8abc1b580 <e36058> {c153} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_LO_output_writeback VAR
    1:2:3: CRESET 0x55a8ac49c680 <e140019#> {c154}
    1:2:3:1: VARREF 0x55a8ac49c530 <e140017#> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback [LV] => VAR 0x55a8abc1b700 <e36059> {c154} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__ALU_output_writeback VAR
    1:2:3: CRESET 0x55a8ac49c890 <e140023#> {c155}
    1:2:3:1: VARREF 0x55a8ac49c740 <e140021#> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback [LV] => VAR 0x55a8abc1b880 <e36060> {c155} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback VAR
    1:2:3: CRESET 0x55a8ac49cab0 <e140027#> {c156}
    1:2:3:1: VARREF 0x55a8ac49c950 <e140025#> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered [LV] => VAR 0x55a8abc1ba00 <e36061> {c156} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__read_data_writeback_filtered VAR
    1:2:3: CRESET 0x55a8ac49ccc0 <e140031#> {c159}
    1:2:3:1: VARREF 0x55a8ac49cb70 <e140029#> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch [LV] => VAR 0x55a8abc1bb80 <e36062> {c159} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_fetch VAR
    1:2:3: CRESET 0x55a8ac49ced0 <e140035#> {c160}
    1:2:3:1: VARREF 0x55a8ac49cd80 <e140033#> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode [LV] => VAR 0x55a8abc1bd00 <e36063> {c160} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__stall_decode VAR
    1:2:3: CRESET 0x55a8ac49d0f0 <e140039#> {c163}
    1:2:3:1: VARREF 0x55a8ac49cf90 <e140037#> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register [LV] => VAR 0x55a8abc1c180 <e36066> {c163} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__flush_execute_register VAR
    1:2:3: CRESET 0x55a8ac49d300 <e140043#> {c164}
    1:2:3:1: VARREF 0x55a8ac49d1b0 <e140041#> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute [LV] => VAR 0x55a8abc1c300 <e33629> {c164} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_A_execute VAR
    1:2:3: CRESET 0x55a8ac49d510 <e140047#> {c165}
    1:2:3:1: VARREF 0x55a8ac49d3c0 <e140045#> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute [LV] => VAR 0x55a8abc1c480 <e36067> {c165} @dt=0x55a8ab763860@(G/w3)  mips_cpu_bus__DOT__forward_B_execute VAR
    1:2:3: CRESET 0x55a8ac49d720 <e140051#> {c500}
    1:2:3:1: VARREF 0x55a8ac49d5d0 <e140049#> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write [LV] => VAR 0x55a8abc21c50 <e36423> {c500} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__data_read_write VAR
    1:2:3: CRESET 0x55a8ac49d940 <e140055#> {l13}
    1:2:3:1: VARREF 0x55a8ac49d7e0 <e140053#> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers [LV] => VAR 0x55a8abc3e620 <e27039> {l13} @dt=0x55a8ab91f640@(w32)u[31:0]  mips_cpu_bus__DOT__register_file__DOT__registers VAR
    1:2:3: CRESET 0x55a8ac49db60 <e140059#> {l14}
    1:2:3:1: VARREF 0x55a8ac49da00 <e140057#> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg [LV] => VAR 0x55a8abc3e7a0 <e38673> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__HI_reg VAR
    1:2:3: CRESET 0x55a8ac49dd80 <e140063#> {l14}
    1:2:3:1: VARREF 0x55a8ac49dc20 <e140061#> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg [LV] => VAR 0x55a8abc3e920 <e38674> {l14} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__register_file__DOT__LO_reg VAR
    1:2:3: CRESET 0x55a8ac49dfa0 <e140067#> {f19}
    1:2:3:1: VARREF 0x55a8ac49de40 <e140065#> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op [LV] => VAR 0x55a8abc52df0 <e37335> {f19} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__op VAR
    1:2:3: CRESET 0x55a8ac49e1c0 <e140071#> {f20}
    1:2:3:1: VARREF 0x55a8ac49e060 <e140069#> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt [LV] => VAR 0x55a8abc52f90 <e37336> {f20} @dt=0x55a8ab717400@(G/w5)  mips_cpu_bus__DOT__control_unit__DOT__rt VAR
    1:2:3: CRESET 0x55a8ac49e3e0 <e140075#> {f21}
    1:2:3:1: VARREF 0x55a8ac49e280 <e140073#> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct [LV] => VAR 0x55a8abc53130 <e37337> {f21} @dt=0x55a8ab70f9b0@(G/w6)  mips_cpu_bus__DOT__control_unit__DOT__funct VAR
    1:2:3: CRESET 0x55a8ac49e600 <e140079#> {q21}
    1:2:3:1: VARREF 0x55a8ac49e4a0 <e140077#> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 [LV] => VAR 0x55a8abcbdc10 <e39380> {q21} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__alu_input_mux__DOT__src_mux_input_0 VAR
    1:2:3: CRESET 0x55a8ac49e820 <e140083#> {e19}
    1:2:3:1: VARREF 0x55a8ac49e6c0 <e140081#> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output [LV] => VAR 0x55a8abcc6190 <e36771> {e19} @dt=0x55a8ab7f3f80@(G/w64)  mips_cpu_bus__DOT__alu__DOT__ALU_HI_LO_output VAR
    1:2:3: CRESET 0x55a8ac49ea40 <e140087#> {r10}
    1:2:3:1: VARREF 0x55a8ac49e8e0 <e140085#> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered [LV] => VAR 0x55a8abceebd0 <e39478> {r10} @dt=0x55a8ab701890@(G/w32)  mips_cpu_bus__DOT__memory_filter__DOT__temp_filtered VAR
    1:2:3: CRESET 0x55a8ac49ec60 <e140091#> {h31}
    1:2:3:1: VARREF 0x55a8ac49eb00 <e140089#> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall [LV] => VAR 0x55a8abd17f90 <e38324> {h31} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__lwstall VAR
    1:2:3: CRESET 0x55a8ac49ee80 <e140095#> {h32}
    1:2:3:1: VARREF 0x55a8ac49ed20 <e140093#> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall [LV] => VAR 0x55a8abd18140 <e38325> {h32} @dt=0x55a8ab6dff80@(G/w1)  mips_cpu_bus__DOT__hazard_unit__DOT__branchstall VAR
    1:2:3: CRESET 0x55a8ac49f0a0 <e140099#> {c23}
    1:2:3:1: VARREF 0x55a8ac49ef40 <e140097#> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8ac2f4bd0 <e95698> {c23} @dt=0x55a8ab6dff80@(G/w1)  __VinpClk__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3: CRESET 0x55a8ac49f2c0 <e140103#> {c23}
    1:2:3:1: VARREF 0x55a8ac49f160 <e140101#> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk [LV] => VAR 0x55a8ac3109b0 <e98838> {c23} @dt=0x55a8ab6dff80@(G/w1)  __Vchglast__TOP__mips_cpu_bus__DOT__internal_clk MODULETEMP
    1:2:3: CRESET 0x55a8ac49f4a0 <e140107#> {c5}
    1:2:3:1: VARREF 0x55a8ac49f380 <e140105#> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity [LV] => VAR 0x55a8ac342310 <e99261> {c5} @dt=0x55a8ac342490@(G/w32)  __Vm_traceActivity MODULETEMP
    1:2: CUSE 0x55a8ac49f560 <e140109#> {c5}  VerilatedVcd [INT_FWD]
    3: TYPETABLE 0x55a8ab6c05f0 <e2> {a0}
		detailed  ->  BASICDTYPE 0x55a8ac15b470 <e92263> {l13} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
		detailed  ->  BASICDTYPE 0x55a8ab6dff80 <e32517> {c7} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
		detailed  ->  BASICDTYPE 0x55a8ab70d3b0 <e32628> {c38} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
		detailed  ->  BASICDTYPE 0x55a8ab763860 <e33628> {c164} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
		detailed  ->  BASICDTYPE 0x55a8ab705070 <e32559> {c19} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
		detailed  ->  BASICDTYPE 0x55a8ac13b780 <e92235> {l13} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
		detailed  ->  BASICDTYPE 0x55a8ab717400 <e32755> {c59} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
		detailed  ->  BASICDTYPE 0x55a8ab70f9b0 <e32650> {c42} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
		detailed  ->  BASICDTYPE 0x55a8ac48ee90 <e139591#> {c7} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
		detailed  ->  BASICDTYPE 0x55a8ab71f930 <e33030> {c67} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
		detailed  ->  BASICDTYPE 0x55a8ab7217e0 <e33085> {c69} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
		detailed  ->  BASICDTYPE 0x55a8ac2fa890 <e102173> {c88} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ac33c3d0 <e102455> {l31} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ac33c7e0 <e102510> {m65} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ac33cba0 <e103833> {h37} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ac33c8c0 <e102550> {p50} @dt=this@(G/wu32/4)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ac3392c0 <e102461> {l31} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ac336dd0 <e102473> {l23} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ac336eb0 <e102487> {m69} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ac36a620 <e107929> {e71} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ac331a00 <e103949> {r54} @dt=this@(G/wu32/8)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ac3338d0 <e103054> {c275} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ac331ae0 <e103954> {r54} @dt=this@(G/wu32/24)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8abd5ae50 <e102712> {c70} @dt=this@(G/wu32/26)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8abd5af30 <e102717> {c378} @dt=this@(G/wu32/28)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8abd58430 <e103177> {c574} @dt=this@(G/wu32/30)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ac342490 <e99259> {c5} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ab701890 <e32526> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8abad10a0 <e36112> {c214} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
		detailed  ->  BASICDTYPE 0x55a8ab7f3f80 <e31429> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
		detailed  ->  BASICDTYPE 0x55a8ababab50 <e31978> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: UNPACKARRAYDTYPE 0x55a8ab91f640 <e27047> {l13} @dt=this@(w32)u[31:0] refdt=0x55a8ab701890(G/w32) [31:0]
    3:1:2: RANGE 0x55a8ab91f040 <e12116> {l13}
    3:1:2:2: CONST 0x55a8abad9e90 <e38662> {l13} @dt=0x55a8abad10a0@(G/sw32)  32'sh1f
    3:1:2:3: CONST 0x55a8abada0e0 <e38672> {l13} @dt=0x55a8abad10a0@(G/sw32)  32'sh0
    3:1: BASICDTYPE 0x55a8ab7f3f80 <e31429> {e15} @dt=this@(G/w64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55a8ababab50 <e31978> {e45} @dt=this@(G/sw64)  logic [GENERIC] kwd=logic range=[63:0]
    3:1: BASICDTYPE 0x55a8ab6dff80 <e32517> {c7} @dt=this@(G/w1)  logic [GENERIC] kwd=logic
    3:1: BASICDTYPE 0x55a8ab701890 <e32526> {c10} @dt=this@(G/w32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ab705070 <e32559> {c19} @dt=this@(G/w4)  logic [GENERIC] kwd=logic range=[3:0]
    3:1: BASICDTYPE 0x55a8ab70d3b0 <e32628> {c38} @dt=this@(G/w2)  logic [GENERIC] kwd=logic range=[1:0]
    3:1: BASICDTYPE 0x55a8ab70f9b0 <e32650> {c42} @dt=this@(G/w6)  logic [GENERIC] kwd=logic range=[5:0]
    3:1: BASICDTYPE 0x55a8ab717400 <e32755> {c59} @dt=this@(G/w5)  logic [GENERIC] kwd=logic range=[4:0]
    3:1: BASICDTYPE 0x55a8ab71f930 <e33030> {c67} @dt=this@(G/w16)  logic [GENERIC] kwd=logic range=[15:0]
    3:1: BASICDTYPE 0x55a8ab7217e0 <e33085> {c69} @dt=this@(G/w26)  logic [GENERIC] kwd=logic range=[25:0]
    3:1: BASICDTYPE 0x55a8ab763860 <e33628> {c164} @dt=this@(G/w3)  logic [GENERIC] kwd=logic range=[2:0]
    3:1: BASICDTYPE 0x55a8abad10a0 <e36112> {c214} @dt=this@(G/sw32)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ac13b780 <e92235> {l13} @dt=this@(G/w5)  bit [GENERIC] kwd=bit range=[4:0]
    3:1: BASICDTYPE 0x55a8ac15b470 <e92263> {l13} @dt=this@(G/w1)  bit [GENERIC] kwd=bit
    3:1: BASICDTYPE 0x55a8ac342490 <e99259> {c5} @dt=this@(G/w32)  bit [GENERIC] kwd=bit range=[31:0]
    3:1: BASICDTYPE 0x55a8ac2fa890 <e102173> {c88} @dt=this@(G/wu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ac33c3d0 <e102455> {l31} @dt=this@(G/nwu32/1)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ac3392c0 <e102461> {l31} @dt=this@(G/wu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ac336dd0 <e102473> {l23} @dt=this@(G/swu32/5)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ac336eb0 <e102487> {m69} @dt=this@(G/wu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ac33c7e0 <e102510> {m65} @dt=this@(G/wu32/2)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ac33c8c0 <e102550> {p50} @dt=this@(G/wu32/4)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8abd5ae50 <e102712> {c70} @dt=this@(G/wu32/26)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8abd5af30 <e102717> {c378} @dt=this@(G/wu32/28)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ac3338d0 <e103054> {c275} @dt=this@(G/wu32/16)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8abd58430 <e103177> {c574} @dt=this@(G/wu32/30)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ac33cba0 <e103833> {h37} @dt=this@(G/wu32/3)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ac331a00 <e103949> {r54} @dt=this@(G/wu32/8)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ac331ae0 <e103954> {r54} @dt=this@(G/wu32/24)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ac36a620 <e107929> {e71} @dt=this@(G/swu32/6)  logic [GENERIC] kwd=logic range=[31:0]
    3:1: BASICDTYPE 0x55a8ac48ee90 <e139591#> {c7} @dt=this@(G/w8)  logic [GENERIC] kwd=logic range=[7:0]
