





<!DOCTYPE html>
<html lang="en">

  <head>
    <meta name="viewport" content="width=device-width, initial-scale=1">
    <meta charset="utf-8">
    <meta name="generator" content="ng2web v1.5.1 (ngdb v1.2.0)">
    <link rel="stylesheet" type="text/css" href="x86-style.css">
    <title>iAPx86 » CPU » Instruction set</title>
    <meta name="description" content="iAPx86">
    <link rel="prev" href="x86-168485.html">
    <link rel="next" href="x86-170145.html">
    
  </head>

  <body>

    <header>
      <nav class="box">
        <ul>
          

<li><a href="../index.html">Guides</a></li>


          

<li><a href="x86-about.html">About</a></li>


          

<li><a href="x86-168485.html">Previous</a></li>


          

<li><a href="index.html">Up</a></li>


          

<li><a href="x86-170145.html">Next</a></li>


        </ul>
      </nav>
    </header>

    <div id="body">

      
        <nav class="menu box">
          <ul>
              <li>CPU</li>
              <li>
                <ul>
                  <li><a href="index.html">Instruction set</a></li>
                  <li><a href="x86-175915.html">Registers</a></li>
                  <li><a href="x86-190707.html">Protection, privilege</a></li>
                  <li><a href="x86-224627.html">Exceptions</a></li>
                  <li><a href="x86-225699.html">Addressing modes</a></li>
                  <li><a href="x86-229455.html">Opcodes</a></li>
                  
                </ul>
              </li>
              <li>FPU</li>
              <li>
                <ul>
                  <li><a href="x86-245307.html">Instruction set</a></li>
                  <li><a href="x86-307843.html">Registers, data types</a></li>
                  
                </ul>
              </li>
              <li>MMX</li>
              <li>
                <ul>
                  <li><a href="x86-318646.html">Instruction set</a></li>
                  
                </ul>
              </li>
          </ul>
        </nav>
      

      <div id="entry" class="box">
        
  
  
    <pre class="entry"><span class="line"><span class="ngb">XCHG            Exchange Registers                   Flags: Not altered</span></span><br><span class="line"></span><br><span class="line"><span class="ngb">XCHG</span> destination,source</span><br><span class="line"></span><br><span class="line">        <span class="ngb">Logic</span>   destination ←→ source</span><br><span class="line"></span><br><span class="line">    XCHG switches the contents of two operands.</span><br><span class="line"></span><br><span class="line">    If a memory operand is involved, BUS LOCK is asserted for the</span><br><span class="line">    duration of the exchange, regardless of the presence or absence of</span><br><span class="line">    the LOCK prefix or the value of the IOPL.</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Opcode      Format</span></span><br><span class="line">    86 /r       XCHG r/m8,r8</span><br><span class="line">    86 /r       XCHG r8,r/m8</span><br><span class="line">    87 /r       XCHG r/m16,r16</span><br><span class="line">    87 /r       XCHG r16,r/m16</span><br><span class="line">    87 /r       XCHG r/m32,r32</span><br><span class="line">    87 /r       XCHG r32,r/m32</span><br><span class="line">    90 + rw     XCHG AX,r16</span><br><span class="line">    90 + rw     XCHG r16,AX</span><br><span class="line">    90 + rd     XCHG EAX,r32</span><br><span class="line">    90 + rd     XCHG r32,EAX</span><br><span class="line"></span><br><span class="line"></span><br><span class="line">    <span class="ngb">Length and timing</span></span><br><span class="line">    Operands    Bytes   8088    186     286     386     486     Pentium</span><br><span class="line">    reg, reg     2       4       4       3       3       3       3   NP</span><br><span class="line">    reg, mem   2+d(0-2)  25+EA  17       5       5       5       3   NP</span><br><span class="line">    mem, reg   2+d(0-2)  25+EA  17       5       5       5       3   NP</span><br><span class="line">    acc, reg     1       3       3       3       3       3       2   NP</span><br><span class="line">    reg, acc     1       3       3       3       3       3       2   NP</span><br><span class="line"></span><br><span class="line">    (acc = AX or EAX only)</span><br></pre>
  
  
  
    <nav class="seeAlso">
      <ul>
        <li>See Also:</li>
        
          <li>
            
              <a href="x86-84253.html">LOCK</a>
            
          </li>
        
          <li>
            
              <a href="x86-92014.html">MOV</a>
            
          </li>
        
          <li>
            
              <a href="x86-111661.html">PUSH</a>
            
          </li>
        
          <li>
            
              <a href="x86-130554.html">ROL</a>
            
          </li>
        
          <li>
            
              <a href="x86-132399.html">ROR</a>
            
          </li>
        
          <li>
            
              <a href="x86-36087.html">CMPXCHG</a>
            
          </li>
        
          <li>
            
              <a href="x86-17865.html">BSWAP</a>
            
          </li>
        
      </ul>
    </nav>
  


      </div>

    </div>

    
      <footer>
        <nav class="box">
          <dl>
            <dt>Generated</dt><dd>2025-12-13 13:35:14</dd>
            <dt>Generator</dt><dd><a href="https://ng2web.davep.dev">ng2web v1.5.1 (ngdb v1.2.0)</a></dd>
          </dl>
        </nav>
      </footer>
    

  </body>

</html>

