{"position": "Technical Lead", "company": "Intel Corporation", "profiles": ["Summary I'm a highly driven engineer who loves to problem solve technical issues in both individual and team environments. Summary I'm a highly driven engineer who loves to problem solve technical issues in both individual and team environments. I'm a highly driven engineer who loves to problem solve technical issues in both individual and team environments. I'm a highly driven engineer who loves to problem solve technical issues in both individual and team environments. Experience Senior Validation Engineer / Technical Lead Intel Corporation May 2014  \u2013 Present (1 year 4 months) Chandler, AZ \u2022 Joined the Internet of Things Group (IOTG) at Intel at a Sr. Validation Engineer in their Platform and Software Validation group. Products target a broad range of applications including the wearable devices, and adding tracking and control to automotive, industrial, retail, and healthcare systems. \n\u2022 Responsible for Pre-Si test development / execution and debug on FPGA platforms including System Verilog, C++ and various script languages (Perl / Python). \n\u2022 Responsible for Post-Si test planning, development, execution and debug on RTOS software platforms including in C++ and various script languages (Perl / Python). Technical Lead Intel Corporation March 2013  \u2013 Present (2 years 6 months) Chandler, AZ Formally recognized by Intel Corporation as a technical leader in Pre/Post-Si Validation. Pre-Silicon Validation Engineer Intel Corporation October 2007  \u2013 Present (7 years 11 months) Chandler, Az \u2022\tResponsible for pre-silicon concurrency testing. Activities include development of synthetic test agents in VHDL and System Verilog, test / configuration software development and debug (perl/ASM/C/C++), root cause of test failures.  \n\u2022\tPrinciple debug resource for bring up of system level emulation on five silicon on chip (SoC) projects: Canmore (CE31xx), Sodaville (CE41xx), Groveland (CE42xx), Berryville (CE53XX), Cat Mountain (Puma 6) developing CE Media Processors for use in Digital Set Top Boxes, Home Gateways, and Home Entertainment , and the Cherryview SoC (Product ID TBD) project targeting Tablet products. Main tasks involve resolution of all reset gating issues (specifically those related to RTL, firmware and synthesis bugs), and working through all issues related to the memory subsystem\u2019s functionality. Additional tasks involved root causing issues related to communication with non-reset essential units throughout the design hierarchy.  \n\u2022\tProviding mentoring and training on pre-silicon debug methodologies (including SoC micro-architecture and bus interface mechanics) for our less experienced engineering staff members. System Validation Architect Intel Corporation April 2006  \u2013  October 2007  (1 year 7 months) Chandler, AZ \u2022 Employed as the primary debug resource for the Desktop Chipset Validation Architecture team. The debug activities of the Validation Engineer role became more focused on following issues into Verilog RTL code and on providing an end to end debug service without involvement of logic designers. \n\u2022 PCI Express debug expert role from previous position continued with additional responsibilities oriented towards identifying micro-Architectural enhancements to increase future debug throughput and developing test targeted at specific micro-Architectural features in the PCI Express sub units. System Validation Engineer Intel Corporation April 2000  \u2013  April 2006  (6 years 1 month) Chandler, AZ \u2022 Worked as a system level debugger for Intel\u2019s desktop and mobile chipset products including Almador (i830), Solano (i815), Brookdale (i845), Kyrene (an Intel-internal, bootable test chip for PCI Express), GrantsdaleG (i915), Alviso (i915m) and Alderwood (i925), Lakeport (i945), Glenwood (i955), Broadwater (i965), BearlakeX (X38/X48).  \n\u2022 Responsible for root causing test issues at all levels of the system including chipset, BIOS, test/application software, CPU, DIMM, graphics card and system board design.  \n\u2022 Worked directly with 3rd party vendors and customers to root cause issues  \n\u2022 Worked with x86 FSB, PCI Express (gen1/gen2), AGP, PCI, AC\u20199x, LPC, System Memory (SDR, DDR, DDR2, DDR3) protocols both from a logical and analog perspective.  \n\u2022 Worked with BIOS code to modify / correct errant routines and setup procedures.  \n\u2022 Served as one of the primary PCI Express debug experts for Intel Corporation desktop product development beginning with the Kyrene test chip (which demo\u2019d the 1st working PCI Express enabled x86 chipset+3rd party PCI Express graphics card at Intel IDF in 2003) and continuing through the PCIE Gen 2 validation cycle on the X38/X48 chipset.  \no Leadership roles included mentoring individual engineers, leading small engineering teams to conduct specific validation test efforts, and leading multi-person debug efforts for complex debug activities. \no Utilized logic analyzers, o-scopes and protocol analyzer tools to gain visibility into system traffic flow and perform analog characterization in order to root cause issues. \no Developed focus test applications using x86 ASM, C and ITP scripting language to model specific traffic scenarios in order to hit bug scenarios and/or accelerate MTTF for issues under debug. Product Engineer Intel Corporation January 1997  \u2013  May 2000  (3 years 5 months) Chandler, AZ \u2022Product manager for two clean room based automated storage retrieval systems, the Box Stocker and Reticle Stocker. Manage projects orientated towards continuous improvement of the Stocker ASRS. Apply supplier management and negotiation skills to obtain buy-off from virtual factory sites and manage supplier participation/support. Review designs of continuous improvement projects, test plan development for CIP projects and statistical analysis of both test and metric data. Provided emergency support of factory tool issues including tool downtime and WIP damage events. Provided onsite customer support for testing of tool upgrades. \n\u2022Managing / driving the development and qualification of the Turbo Stocker, a new 200mm ASRS system based on 300mm supplier technology. Turbo Stocker responsibilities include design review / management, alpha and beta test case development / implementation, safety certification management and installation support. \n\u2022300mm activities include working with internal process tool selection teams and external process tool suppliers to validate automation requirements and pursue closure of gaps in same. Proactively support resolution of automation issues for tool move-ins for copper and non-copper areas for the Intel 300mm development site.  \n\u2022All of the above documented activities require knowledge of Industry Safety and Functional standards including: ANSI 15.06, SEMI E33, SEMI S2, SEMI E84, SEMI E15.1, SEMI S8, SEMI E10, Federal Standard 209E Senior Validation Engineer / Technical Lead Intel Corporation May 2014  \u2013 Present (1 year 4 months) Chandler, AZ \u2022 Joined the Internet of Things Group (IOTG) at Intel at a Sr. Validation Engineer in their Platform and Software Validation group. Products target a broad range of applications including the wearable devices, and adding tracking and control to automotive, industrial, retail, and healthcare systems. \n\u2022 Responsible for Pre-Si test development / execution and debug on FPGA platforms including System Verilog, C++ and various script languages (Perl / Python). \n\u2022 Responsible for Post-Si test planning, development, execution and debug on RTOS software platforms including in C++ and various script languages (Perl / Python). Senior Validation Engineer / Technical Lead Intel Corporation May 2014  \u2013 Present (1 year 4 months) Chandler, AZ \u2022 Joined the Internet of Things Group (IOTG) at Intel at a Sr. Validation Engineer in their Platform and Software Validation group. Products target a broad range of applications including the wearable devices, and adding tracking and control to automotive, industrial, retail, and healthcare systems. \n\u2022 Responsible for Pre-Si test development / execution and debug on FPGA platforms including System Verilog, C++ and various script languages (Perl / Python). \n\u2022 Responsible for Post-Si test planning, development, execution and debug on RTOS software platforms including in C++ and various script languages (Perl / Python). Technical Lead Intel Corporation March 2013  \u2013 Present (2 years 6 months) Chandler, AZ Formally recognized by Intel Corporation as a technical leader in Pre/Post-Si Validation. Technical Lead Intel Corporation March 2013  \u2013 Present (2 years 6 months) Chandler, AZ Formally recognized by Intel Corporation as a technical leader in Pre/Post-Si Validation. Pre-Silicon Validation Engineer Intel Corporation October 2007  \u2013 Present (7 years 11 months) Chandler, Az \u2022\tResponsible for pre-silicon concurrency testing. Activities include development of synthetic test agents in VHDL and System Verilog, test / configuration software development and debug (perl/ASM/C/C++), root cause of test failures.  \n\u2022\tPrinciple debug resource for bring up of system level emulation on five silicon on chip (SoC) projects: Canmore (CE31xx), Sodaville (CE41xx), Groveland (CE42xx), Berryville (CE53XX), Cat Mountain (Puma 6) developing CE Media Processors for use in Digital Set Top Boxes, Home Gateways, and Home Entertainment , and the Cherryview SoC (Product ID TBD) project targeting Tablet products. Main tasks involve resolution of all reset gating issues (specifically those related to RTL, firmware and synthesis bugs), and working through all issues related to the memory subsystem\u2019s functionality. Additional tasks involved root causing issues related to communication with non-reset essential units throughout the design hierarchy.  \n\u2022\tProviding mentoring and training on pre-silicon debug methodologies (including SoC micro-architecture and bus interface mechanics) for our less experienced engineering staff members. Pre-Silicon Validation Engineer Intel Corporation October 2007  \u2013 Present (7 years 11 months) Chandler, Az \u2022\tResponsible for pre-silicon concurrency testing. Activities include development of synthetic test agents in VHDL and System Verilog, test / configuration software development and debug (perl/ASM/C/C++), root cause of test failures.  \n\u2022\tPrinciple debug resource for bring up of system level emulation on five silicon on chip (SoC) projects: Canmore (CE31xx), Sodaville (CE41xx), Groveland (CE42xx), Berryville (CE53XX), Cat Mountain (Puma 6) developing CE Media Processors for use in Digital Set Top Boxes, Home Gateways, and Home Entertainment , and the Cherryview SoC (Product ID TBD) project targeting Tablet products. Main tasks involve resolution of all reset gating issues (specifically those related to RTL, firmware and synthesis bugs), and working through all issues related to the memory subsystem\u2019s functionality. Additional tasks involved root causing issues related to communication with non-reset essential units throughout the design hierarchy.  \n\u2022\tProviding mentoring and training on pre-silicon debug methodologies (including SoC micro-architecture and bus interface mechanics) for our less experienced engineering staff members. System Validation Architect Intel Corporation April 2006  \u2013  October 2007  (1 year 7 months) Chandler, AZ \u2022 Employed as the primary debug resource for the Desktop Chipset Validation Architecture team. The debug activities of the Validation Engineer role became more focused on following issues into Verilog RTL code and on providing an end to end debug service without involvement of logic designers. \n\u2022 PCI Express debug expert role from previous position continued with additional responsibilities oriented towards identifying micro-Architectural enhancements to increase future debug throughput and developing test targeted at specific micro-Architectural features in the PCI Express sub units. System Validation Architect Intel Corporation April 2006  \u2013  October 2007  (1 year 7 months) Chandler, AZ \u2022 Employed as the primary debug resource for the Desktop Chipset Validation Architecture team. The debug activities of the Validation Engineer role became more focused on following issues into Verilog RTL code and on providing an end to end debug service without involvement of logic designers. \n\u2022 PCI Express debug expert role from previous position continued with additional responsibilities oriented towards identifying micro-Architectural enhancements to increase future debug throughput and developing test targeted at specific micro-Architectural features in the PCI Express sub units. System Validation Engineer Intel Corporation April 2000  \u2013  April 2006  (6 years 1 month) Chandler, AZ \u2022 Worked as a system level debugger for Intel\u2019s desktop and mobile chipset products including Almador (i830), Solano (i815), Brookdale (i845), Kyrene (an Intel-internal, bootable test chip for PCI Express), GrantsdaleG (i915), Alviso (i915m) and Alderwood (i925), Lakeport (i945), Glenwood (i955), Broadwater (i965), BearlakeX (X38/X48).  \n\u2022 Responsible for root causing test issues at all levels of the system including chipset, BIOS, test/application software, CPU, DIMM, graphics card and system board design.  \n\u2022 Worked directly with 3rd party vendors and customers to root cause issues  \n\u2022 Worked with x86 FSB, PCI Express (gen1/gen2), AGP, PCI, AC\u20199x, LPC, System Memory (SDR, DDR, DDR2, DDR3) protocols both from a logical and analog perspective.  \n\u2022 Worked with BIOS code to modify / correct errant routines and setup procedures.  \n\u2022 Served as one of the primary PCI Express debug experts for Intel Corporation desktop product development beginning with the Kyrene test chip (which demo\u2019d the 1st working PCI Express enabled x86 chipset+3rd party PCI Express graphics card at Intel IDF in 2003) and continuing through the PCIE Gen 2 validation cycle on the X38/X48 chipset.  \no Leadership roles included mentoring individual engineers, leading small engineering teams to conduct specific validation test efforts, and leading multi-person debug efforts for complex debug activities. \no Utilized logic analyzers, o-scopes and protocol analyzer tools to gain visibility into system traffic flow and perform analog characterization in order to root cause issues. \no Developed focus test applications using x86 ASM, C and ITP scripting language to model specific traffic scenarios in order to hit bug scenarios and/or accelerate MTTF for issues under debug. System Validation Engineer Intel Corporation April 2000  \u2013  April 2006  (6 years 1 month) Chandler, AZ \u2022 Worked as a system level debugger for Intel\u2019s desktop and mobile chipset products including Almador (i830), Solano (i815), Brookdale (i845), Kyrene (an Intel-internal, bootable test chip for PCI Express), GrantsdaleG (i915), Alviso (i915m) and Alderwood (i925), Lakeport (i945), Glenwood (i955), Broadwater (i965), BearlakeX (X38/X48).  \n\u2022 Responsible for root causing test issues at all levels of the system including chipset, BIOS, test/application software, CPU, DIMM, graphics card and system board design.  \n\u2022 Worked directly with 3rd party vendors and customers to root cause issues  \n\u2022 Worked with x86 FSB, PCI Express (gen1/gen2), AGP, PCI, AC\u20199x, LPC, System Memory (SDR, DDR, DDR2, DDR3) protocols both from a logical and analog perspective.  \n\u2022 Worked with BIOS code to modify / correct errant routines and setup procedures.  \n\u2022 Served as one of the primary PCI Express debug experts for Intel Corporation desktop product development beginning with the Kyrene test chip (which demo\u2019d the 1st working PCI Express enabled x86 chipset+3rd party PCI Express graphics card at Intel IDF in 2003) and continuing through the PCIE Gen 2 validation cycle on the X38/X48 chipset.  \no Leadership roles included mentoring individual engineers, leading small engineering teams to conduct specific validation test efforts, and leading multi-person debug efforts for complex debug activities. \no Utilized logic analyzers, o-scopes and protocol analyzer tools to gain visibility into system traffic flow and perform analog characterization in order to root cause issues. \no Developed focus test applications using x86 ASM, C and ITP scripting language to model specific traffic scenarios in order to hit bug scenarios and/or accelerate MTTF for issues under debug. Product Engineer Intel Corporation January 1997  \u2013  May 2000  (3 years 5 months) Chandler, AZ \u2022Product manager for two clean room based automated storage retrieval systems, the Box Stocker and Reticle Stocker. Manage projects orientated towards continuous improvement of the Stocker ASRS. Apply supplier management and negotiation skills to obtain buy-off from virtual factory sites and manage supplier participation/support. Review designs of continuous improvement projects, test plan development for CIP projects and statistical analysis of both test and metric data. Provided emergency support of factory tool issues including tool downtime and WIP damage events. Provided onsite customer support for testing of tool upgrades. \n\u2022Managing / driving the development and qualification of the Turbo Stocker, a new 200mm ASRS system based on 300mm supplier technology. Turbo Stocker responsibilities include design review / management, alpha and beta test case development / implementation, safety certification management and installation support. \n\u2022300mm activities include working with internal process tool selection teams and external process tool suppliers to validate automation requirements and pursue closure of gaps in same. Proactively support resolution of automation issues for tool move-ins for copper and non-copper areas for the Intel 300mm development site.  \n\u2022All of the above documented activities require knowledge of Industry Safety and Functional standards including: ANSI 15.06, SEMI E33, SEMI S2, SEMI E84, SEMI E15.1, SEMI S8, SEMI E10, Federal Standard 209E Product Engineer Intel Corporation January 1997  \u2013  May 2000  (3 years 5 months) Chandler, AZ \u2022Product manager for two clean room based automated storage retrieval systems, the Box Stocker and Reticle Stocker. Manage projects orientated towards continuous improvement of the Stocker ASRS. Apply supplier management and negotiation skills to obtain buy-off from virtual factory sites and manage supplier participation/support. Review designs of continuous improvement projects, test plan development for CIP projects and statistical analysis of both test and metric data. Provided emergency support of factory tool issues including tool downtime and WIP damage events. Provided onsite customer support for testing of tool upgrades. \n\u2022Managing / driving the development and qualification of the Turbo Stocker, a new 200mm ASRS system based on 300mm supplier technology. Turbo Stocker responsibilities include design review / management, alpha and beta test case development / implementation, safety certification management and installation support. \n\u2022300mm activities include working with internal process tool selection teams and external process tool suppliers to validate automation requirements and pursue closure of gaps in same. Proactively support resolution of automation issues for tool move-ins for copper and non-copper areas for the Intel 300mm development site.  \n\u2022All of the above documented activities require knowledge of Industry Safety and Functional standards including: ANSI 15.06, SEMI E33, SEMI S2, SEMI E84, SEMI E15.1, SEMI S8, SEMI E10, Federal Standard 209E Skills Debugging SoC Computer Architecture Microprocessors Functional Verification Intel Verilog Semiconductors VLSI ASIC ModelSim Embedded Systems Hardware Architecture C Firmware Processors FPGA VHDL SystemVerilog See 4+ \u00a0 \u00a0 See less Skills  Debugging SoC Computer Architecture Microprocessors Functional Verification Intel Verilog Semiconductors VLSI ASIC ModelSim Embedded Systems Hardware Architecture C Firmware Processors FPGA VHDL SystemVerilog See 4+ \u00a0 \u00a0 See less Debugging SoC Computer Architecture Microprocessors Functional Verification Intel Verilog Semiconductors VLSI ASIC ModelSim Embedded Systems Hardware Architecture C Firmware Processors FPGA VHDL SystemVerilog See 4+ \u00a0 \u00a0 See less Debugging SoC Computer Architecture Microprocessors Functional Verification Intel Verilog Semiconductors VLSI ASIC ModelSim Embedded Systems Hardware Architecture C Firmware Processors FPGA VHDL SystemVerilog See 4+ \u00a0 \u00a0 See less Education University of Maryland College Park Master of Science (M.S.),  Electronic Packaging and Failure Analysis 1995  \u2013 1997 Conducted a research study at the University of Maryland's Center for Advanced Life Cycle Engineering (CALCE) on the the effects of long term storage on plastic encapsulated microelectronics: \n \nExamined the effects of long term storage on Plastic Encapsulated Microelectronics. Analysis tools included the Environmental Scanning Electron Microscope, the Scanning Acoustic Microscope and computer simulation. Performed highly accelerated stress testing to determine remaining life of components and assemblies. Quantified part degradation upon exposure intermittent operation or long-term storage environments. Performed additional research into various phenomenological temperature/ humidity failure models to find the most appropriate fit for general application to plastic encapsulated microelectronics. Conducted sample tests using the Scanning LASER Acoustic Microscope (SLAM) and Infra-Red microscope. University of Maryland College Park Bachelor of Science (B.S.),  Mechanical Engineering , 3.8 1989  \u2013 1994 Graduated with honors in Mechanical Engineering, transitioned to the field of electronics reliability for graduate study out of interest in the subject matter. Activities and Societies:\u00a0 ASME University of Maryland College Park Master of Science (M.S.),  Electronic Packaging and Failure Analysis 1995  \u2013 1997 Conducted a research study at the University of Maryland's Center for Advanced Life Cycle Engineering (CALCE) on the the effects of long term storage on plastic encapsulated microelectronics: \n \nExamined the effects of long term storage on Plastic Encapsulated Microelectronics. Analysis tools included the Environmental Scanning Electron Microscope, the Scanning Acoustic Microscope and computer simulation. Performed highly accelerated stress testing to determine remaining life of components and assemblies. Quantified part degradation upon exposure intermittent operation or long-term storage environments. Performed additional research into various phenomenological temperature/ humidity failure models to find the most appropriate fit for general application to plastic encapsulated microelectronics. Conducted sample tests using the Scanning LASER Acoustic Microscope (SLAM) and Infra-Red microscope. University of Maryland College Park Master of Science (M.S.),  Electronic Packaging and Failure Analysis 1995  \u2013 1997 Conducted a research study at the University of Maryland's Center for Advanced Life Cycle Engineering (CALCE) on the the effects of long term storage on plastic encapsulated microelectronics: \n \nExamined the effects of long term storage on Plastic Encapsulated Microelectronics. Analysis tools included the Environmental Scanning Electron Microscope, the Scanning Acoustic Microscope and computer simulation. Performed highly accelerated stress testing to determine remaining life of components and assemblies. Quantified part degradation upon exposure intermittent operation or long-term storage environments. Performed additional research into various phenomenological temperature/ humidity failure models to find the most appropriate fit for general application to plastic encapsulated microelectronics. Conducted sample tests using the Scanning LASER Acoustic Microscope (SLAM) and Infra-Red microscope. University of Maryland College Park Master of Science (M.S.),  Electronic Packaging and Failure Analysis 1995  \u2013 1997 Conducted a research study at the University of Maryland's Center for Advanced Life Cycle Engineering (CALCE) on the the effects of long term storage on plastic encapsulated microelectronics: \n \nExamined the effects of long term storage on Plastic Encapsulated Microelectronics. Analysis tools included the Environmental Scanning Electron Microscope, the Scanning Acoustic Microscope and computer simulation. Performed highly accelerated stress testing to determine remaining life of components and assemblies. Quantified part degradation upon exposure intermittent operation or long-term storage environments. Performed additional research into various phenomenological temperature/ humidity failure models to find the most appropriate fit for general application to plastic encapsulated microelectronics. Conducted sample tests using the Scanning LASER Acoustic Microscope (SLAM) and Infra-Red microscope. University of Maryland College Park Bachelor of Science (B.S.),  Mechanical Engineering , 3.8 1989  \u2013 1994 Graduated with honors in Mechanical Engineering, transitioned to the field of electronics reliability for graduate study out of interest in the subject matter. Activities and Societies:\u00a0 ASME University of Maryland College Park Bachelor of Science (B.S.),  Mechanical Engineering , 3.8 1989  \u2013 1994 Graduated with honors in Mechanical Engineering, transitioned to the field of electronics reliability for graduate study out of interest in the subject matter. Activities and Societies:\u00a0 ASME University of Maryland College Park Bachelor of Science (B.S.),  Mechanical Engineering , 3.8 1989  \u2013 1994 Graduated with honors in Mechanical Engineering, transitioned to the field of electronics reliability for graduate study out of interest in the subject matter. Activities and Societies:\u00a0 ASME ", "Skills Testing Test Cases Linux Automation Test Planning Software Quality... Software Engineering TCP/IP Quality Assurance Test Automation Regression Testing Quality Center System Testing Test Management Python Skills  Testing Test Cases Linux Automation Test Planning Software Quality... Software Engineering TCP/IP Quality Assurance Test Automation Regression Testing Quality Center System Testing Test Management Python Testing Test Cases Linux Automation Test Planning Software Quality... Software Engineering TCP/IP Quality Assurance Test Automation Regression Testing Quality Center System Testing Test Management Python Testing Test Cases Linux Automation Test Planning Software Quality... Software Engineering TCP/IP Quality Assurance Test Automation Regression Testing Quality Center System Testing Test Management Python ", "Skills Software Design Software Development C Visual Studio Object Oriented Design Perl Debugging Software Project... Embedded Systems Software Engineering C++ Device Drivers Agile Methodologies Linux Unix Python C# Subversion Firmware Embedded Software XML ClearCase Shell Scripting Distributed Systems Multithreading See 10+ \u00a0 \u00a0 See less Skills  Software Design Software Development C Visual Studio Object Oriented Design Perl Debugging Software Project... Embedded Systems Software Engineering C++ Device Drivers Agile Methodologies Linux Unix Python C# Subversion Firmware Embedded Software XML ClearCase Shell Scripting Distributed Systems Multithreading See 10+ \u00a0 \u00a0 See less Software Design Software Development C Visual Studio Object Oriented Design Perl Debugging Software Project... Embedded Systems Software Engineering C++ Device Drivers Agile Methodologies Linux Unix Python C# Subversion Firmware Embedded Software XML ClearCase Shell Scripting Distributed Systems Multithreading See 10+ \u00a0 \u00a0 See less Software Design Software Development C Visual Studio Object Oriented Design Perl Debugging Software Project... Embedded Systems Software Engineering C++ Device Drivers Agile Methodologies Linux Unix Python C# Subversion Firmware Embedded Software XML ClearCase Shell Scripting Distributed Systems Multithreading See 10+ \u00a0 \u00a0 See less ", "Skills Software Engineering Software Development C Embedded Software SoC Embedded Systems Digital Signal... Programming C++ Debugging Software Design Skills  Software Engineering Software Development C Embedded Software SoC Embedded Systems Digital Signal... Programming C++ Debugging Software Design Software Engineering Software Development C Embedded Software SoC Embedded Systems Digital Signal... Programming C++ Debugging Software Design Software Engineering Software Development C Embedded Software SoC Embedded Systems Digital Signal... Programming C++ Debugging Software Design ", "Skills Embedded Systems Android Embedded Software ClearCase RTOS C OpenMax C++ Mobile Applications BREW Lauterbach Trace32 ARM Linux OSE P2K Cross-functional Team... Customer Support Product Development Video Codec Technical Leadership Agile Methodologies Git Bugzilla Mantis Lint Coverity Sprint Planning Scrum Multimedia Eclipse Embedded Linux Device Drivers Mobile Platforms Software Development See 20+ \u00a0 \u00a0 See less Skills  Embedded Systems Android Embedded Software ClearCase RTOS C OpenMax C++ Mobile Applications BREW Lauterbach Trace32 ARM Linux OSE P2K Cross-functional Team... Customer Support Product Development Video Codec Technical Leadership Agile Methodologies Git Bugzilla Mantis Lint Coverity Sprint Planning Scrum Multimedia Eclipse Embedded Linux Device Drivers Mobile Platforms Software Development See 20+ \u00a0 \u00a0 See less Embedded Systems Android Embedded Software ClearCase RTOS C OpenMax C++ Mobile Applications BREW Lauterbach Trace32 ARM Linux OSE P2K Cross-functional Team... Customer Support Product Development Video Codec Technical Leadership Agile Methodologies Git Bugzilla Mantis Lint Coverity Sprint Planning Scrum Multimedia Eclipse Embedded Linux Device Drivers Mobile Platforms Software Development See 20+ \u00a0 \u00a0 See less Embedded Systems Android Embedded Software ClearCase RTOS C OpenMax C++ Mobile Applications BREW Lauterbach Trace32 ARM Linux OSE P2K Cross-functional Team... Customer Support Product Development Video Codec Technical Leadership Agile Methodologies Git Bugzilla Mantis Lint Coverity Sprint Planning Scrum Multimedia Eclipse Embedded Linux Device Drivers Mobile Platforms Software Development See 20+ \u00a0 \u00a0 See less ", "Skills Hardware C++ Architecture Logic Design Linux VLSI Verilog SystemVerilog RTL design Processors Programming Microprocessors Embedded Systems Linux Kernel Hardware Design x86 Assembly Device Drivers C Object Oriented Design Computer Architecture Digital Design Microarchitecture VHDL Assembly ASIC X86 Hardware Architecture See 12+ \u00a0 \u00a0 See less Skills  Hardware C++ Architecture Logic Design Linux VLSI Verilog SystemVerilog RTL design Processors Programming Microprocessors Embedded Systems Linux Kernel Hardware Design x86 Assembly Device Drivers C Object Oriented Design Computer Architecture Digital Design Microarchitecture VHDL Assembly ASIC X86 Hardware Architecture See 12+ \u00a0 \u00a0 See less Hardware C++ Architecture Logic Design Linux VLSI Verilog SystemVerilog RTL design Processors Programming Microprocessors Embedded Systems Linux Kernel Hardware Design x86 Assembly Device Drivers C Object Oriented Design Computer Architecture Digital Design Microarchitecture VHDL Assembly ASIC X86 Hardware Architecture See 12+ \u00a0 \u00a0 See less Hardware C++ Architecture Logic Design Linux VLSI Verilog SystemVerilog RTL design Processors Programming Microprocessors Embedded Systems Linux Kernel Hardware Design x86 Assembly Device Drivers C Object Oriented Design Computer Architecture Digital Design Microarchitecture VHDL Assembly ASIC X86 Hardware Architecture See 12+ \u00a0 \u00a0 See less ", "Experience HPC Cluster Management Software Technical Lead Intel Corporation June 2015  \u2013 Present (3 months) Data Center Group, Enterprise & HPC SW Group \n \nTechnical lead to drive development of a fabric management solution for the next generation HPC Omni-Path Architecture product. Senior Handset Architect & Manager Intel Corporation February 2011  \u2013  June 2015  (4 years 5 months) Responsible for driving \u201cShift Left\u201d within MCG for the Mobile Atom\u00ae products. Lead a team, which was responsible for pre-silicon software development for Linux/Android. Worked across multiple teams: Atom SOC, Silicon Validation, Platform architecture, SSG, Firmware, and SW driver feature teams to ensure that we could develop & deploy viable pre-\u2011silicon SW development platforms and meet the SW tape in gate & power on milestones. Worked to drive definition of future enhancements to pre-\u2011silicon capabilities. Sr. Engineer & Engineering Manager, Architectural Analysis & Optimization Marvell Semiconductor November 2006  \u2013  February 2011  (4 years 4 months) Leading teams in USA and Shanghai China which are responsible for architectural analysis & optimzations for next generation application processors (Marvell Armada family of processors). This includes pre & post silicon performance analysis, power analysis & power modelling for SOC & platform level, software porting & optimizations, Multicore SW development & optimizations, and working directly with key OEMs to set requirements for future generations. Work directly with silicon design teams (core & SOC) on analysis of new features & designs in pre-silicon stage (RTL simulation, FPGA, etc). Work directly with SW BSP teams on optimizing SW around the platform capabilities (FPGA & initial silicon bring up). Sr. Staff Engineer & Manager Intel May 2000  \u2013  November 2006  (6 years 7 months) Part of the Cellular Handheld Group @ Intel. Lead teams in USA and Shanghai China which were responsible for architectural analysis & optimzations for next generation Intel XScale application processors. This included pre & post silicon performance analysis, power analysis & power modelling for SOC & platform level, software porting & optimizations for OS (Linux, Windows, RTOS), low level drivers, & middleware, and working directly with key OEMs to resolve current platform issues and to set requirements for future generations. HPC Cluster Management Software Technical Lead Intel Corporation June 2015  \u2013 Present (3 months) Data Center Group, Enterprise & HPC SW Group \n \nTechnical lead to drive development of a fabric management solution for the next generation HPC Omni-Path Architecture product. HPC Cluster Management Software Technical Lead Intel Corporation June 2015  \u2013 Present (3 months) Data Center Group, Enterprise & HPC SW Group \n \nTechnical lead to drive development of a fabric management solution for the next generation HPC Omni-Path Architecture product. Senior Handset Architect & Manager Intel Corporation February 2011  \u2013  June 2015  (4 years 5 months) Responsible for driving \u201cShift Left\u201d within MCG for the Mobile Atom\u00ae products. Lead a team, which was responsible for pre-silicon software development for Linux/Android. Worked across multiple teams: Atom SOC, Silicon Validation, Platform architecture, SSG, Firmware, and SW driver feature teams to ensure that we could develop & deploy viable pre-\u2011silicon SW development platforms and meet the SW tape in gate & power on milestones. Worked to drive definition of future enhancements to pre-\u2011silicon capabilities. Senior Handset Architect & Manager Intel Corporation February 2011  \u2013  June 2015  (4 years 5 months) Responsible for driving \u201cShift Left\u201d within MCG for the Mobile Atom\u00ae products. Lead a team, which was responsible for pre-silicon software development for Linux/Android. Worked across multiple teams: Atom SOC, Silicon Validation, Platform architecture, SSG, Firmware, and SW driver feature teams to ensure that we could develop & deploy viable pre-\u2011silicon SW development platforms and meet the SW tape in gate & power on milestones. Worked to drive definition of future enhancements to pre-\u2011silicon capabilities. Sr. Engineer & Engineering Manager, Architectural Analysis & Optimization Marvell Semiconductor November 2006  \u2013  February 2011  (4 years 4 months) Leading teams in USA and Shanghai China which are responsible for architectural analysis & optimzations for next generation application processors (Marvell Armada family of processors). This includes pre & post silicon performance analysis, power analysis & power modelling for SOC & platform level, software porting & optimizations, Multicore SW development & optimizations, and working directly with key OEMs to set requirements for future generations. Work directly with silicon design teams (core & SOC) on analysis of new features & designs in pre-silicon stage (RTL simulation, FPGA, etc). Work directly with SW BSP teams on optimizing SW around the platform capabilities (FPGA & initial silicon bring up). Sr. Engineer & Engineering Manager, Architectural Analysis & Optimization Marvell Semiconductor November 2006  \u2013  February 2011  (4 years 4 months) Leading teams in USA and Shanghai China which are responsible for architectural analysis & optimzations for next generation application processors (Marvell Armada family of processors). This includes pre & post silicon performance analysis, power analysis & power modelling for SOC & platform level, software porting & optimizations, Multicore SW development & optimizations, and working directly with key OEMs to set requirements for future generations. Work directly with silicon design teams (core & SOC) on analysis of new features & designs in pre-silicon stage (RTL simulation, FPGA, etc). Work directly with SW BSP teams on optimizing SW around the platform capabilities (FPGA & initial silicon bring up). Sr. Staff Engineer & Manager Intel May 2000  \u2013  November 2006  (6 years 7 months) Part of the Cellular Handheld Group @ Intel. Lead teams in USA and Shanghai China which were responsible for architectural analysis & optimzations for next generation Intel XScale application processors. This included pre & post silicon performance analysis, power analysis & power modelling for SOC & platform level, software porting & optimizations for OS (Linux, Windows, RTOS), low level drivers, & middleware, and working directly with key OEMs to resolve current platform issues and to set requirements for future generations. Sr. Staff Engineer & Manager Intel May 2000  \u2013  November 2006  (6 years 7 months) Part of the Cellular Handheld Group @ Intel. Lead teams in USA and Shanghai China which were responsible for architectural analysis & optimzations for next generation Intel XScale application processors. This included pre & post silicon performance analysis, power analysis & power modelling for SOC & platform level, software porting & optimizations for OS (Linux, Windows, RTOS), low level drivers, & middleware, and working directly with key OEMs to resolve current platform issues and to set requirements for future generations. Skills Skills     Education Stanford University PHD Stanford University MS Dartmouth College BA Stanford University PHD Stanford University PHD Stanford University PHD Stanford University MS Stanford University MS Stanford University MS Dartmouth College BA Dartmouth College BA Dartmouth College BA ", "Languages English Italian Native or bilingual proficiency French Professional working proficiency English Italian Native or bilingual proficiency French Professional working proficiency English Italian Native or bilingual proficiency French Professional working proficiency Native or bilingual proficiency Professional working proficiency Skills Video Processing SoC ASIC H.264 Multimedia Signal Processing Digital Signal... Video Computer Architecture ARM Skills  Video Processing SoC ASIC H.264 Multimedia Signal Processing Digital Signal... Video Computer Architecture ARM Video Processing SoC ASIC H.264 Multimedia Signal Processing Digital Signal... Video Computer Architecture ARM Video Processing SoC ASIC H.264 Multimedia Signal Processing Digital Signal... Video Computer Architecture ARM ", "Skills H.264 MPEG-4 Embedded Systems Digital Signal... Video Processing MPEG2 SoC ASIC Algorithms Processors Video Codec IC Firmware Digital Video Device Drivers Skills  H.264 MPEG-4 Embedded Systems Digital Signal... Video Processing MPEG2 SoC ASIC Algorithms Processors Video Codec IC Firmware Digital Video Device Drivers H.264 MPEG-4 Embedded Systems Digital Signal... Video Processing MPEG2 SoC ASIC Algorithms Processors Video Codec IC Firmware Digital Video Device Drivers H.264 MPEG-4 Embedded Systems Digital Signal... Video Processing MPEG2 SoC ASIC Algorithms Processors Video Codec IC Firmware Digital Video Device Drivers Honors & Awards ", "Skills C/C++ STL Visual C# Unix Shell Scripting Perl Script PHP Powershell JavaScript Batch Files Linux FreeBSD NetBSD Mac OS X Windows Windows Server OS/2 Embedded Systems Microsoft SQL Server SQLCE MySQL SQLite PostgreSQL Microsoft IIS Apache Bind Qmail Postfix Proftpd SSH TCP/IP protocols Routing XML HTML Firewalls CSS AJAX Drupal Java Tomcat Ubuntu Software Documentation CppUnit Process Automation System Administration Web Development Open Source Software IRC RCS VSS SVN Backups See 35+ \u00a0 \u00a0 See less Skills  C/C++ STL Visual C# Unix Shell Scripting Perl Script PHP Powershell JavaScript Batch Files Linux FreeBSD NetBSD Mac OS X Windows Windows Server OS/2 Embedded Systems Microsoft SQL Server SQLCE MySQL SQLite PostgreSQL Microsoft IIS Apache Bind Qmail Postfix Proftpd SSH TCP/IP protocols Routing XML HTML Firewalls CSS AJAX Drupal Java Tomcat Ubuntu Software Documentation CppUnit Process Automation System Administration Web Development Open Source Software IRC RCS VSS SVN Backups See 35+ \u00a0 \u00a0 See less C/C++ STL Visual C# Unix Shell Scripting Perl Script PHP Powershell JavaScript Batch Files Linux FreeBSD NetBSD Mac OS X Windows Windows Server OS/2 Embedded Systems Microsoft SQL Server SQLCE MySQL SQLite PostgreSQL Microsoft IIS Apache Bind Qmail Postfix Proftpd SSH TCP/IP protocols Routing XML HTML Firewalls CSS AJAX Drupal Java Tomcat Ubuntu Software Documentation CppUnit Process Automation System Administration Web Development Open Source Software IRC RCS VSS SVN Backups See 35+ \u00a0 \u00a0 See less C/C++ STL Visual C# Unix Shell Scripting Perl Script PHP Powershell JavaScript Batch Files Linux FreeBSD NetBSD Mac OS X Windows Windows Server OS/2 Embedded Systems Microsoft SQL Server SQLCE MySQL SQLite PostgreSQL Microsoft IIS Apache Bind Qmail Postfix Proftpd SSH TCP/IP protocols Routing XML HTML Firewalls CSS AJAX Drupal Java Tomcat Ubuntu Software Documentation CppUnit Process Automation System Administration Web Development Open Source Software IRC RCS VSS SVN Backups See 35+ \u00a0 \u00a0 See less Honors & Awards ", "Skills Firmware Embedded Systems Device Drivers C++ Embedded Software Digital Signal... RTOS Embedded Linux Product Management Perl SoC Debugging Verilog Set Top Box C Algorithms ASIC Digital TV ARM See 4+ \u00a0 \u00a0 See less Skills  Firmware Embedded Systems Device Drivers C++ Embedded Software Digital Signal... RTOS Embedded Linux Product Management Perl SoC Debugging Verilog Set Top Box C Algorithms ASIC Digital TV ARM See 4+ \u00a0 \u00a0 See less Firmware Embedded Systems Device Drivers C++ Embedded Software Digital Signal... RTOS Embedded Linux Product Management Perl SoC Debugging Verilog Set Top Box C Algorithms ASIC Digital TV ARM See 4+ \u00a0 \u00a0 See less Firmware Embedded Systems Device Drivers C++ Embedded Software Digital Signal... RTOS Embedded Linux Product Management Perl SoC Debugging Verilog Set Top Box C Algorithms ASIC Digital TV ARM See 4+ \u00a0 \u00a0 See less ", "Skills ASIC RTL design SoC SystemVerilog Verilog VLSI Processors Static Timing Analysis Functional Verification Skills  ASIC RTL design SoC SystemVerilog Verilog VLSI Processors Static Timing Analysis Functional Verification ASIC RTL design SoC SystemVerilog Verilog VLSI Processors Static Timing Analysis Functional Verification ASIC RTL design SoC SystemVerilog Verilog VLSI Processors Static Timing Analysis Functional Verification ", "Experience Associate Software Architect Intel Corporation April 2015  \u2013 Present (5 months) Sri Lanka Senior Technical Lead Intel Corporation April 2014  \u2013 Present (1 year 5 months) Technical Lead Intel Corporation April 2011  \u2013  April 2014  (3 years 1 month) Associate Technical Lead Intel Corporation June 2010  \u2013  April 2011  (11 months) Consultant Virtusa June 2006  \u2013  June 2010  (4 years 1 month) Associate Software Architect Intel Corporation April 2015  \u2013 Present (5 months) Sri Lanka Associate Software Architect Intel Corporation April 2015  \u2013 Present (5 months) Sri Lanka Senior Technical Lead Intel Corporation April 2014  \u2013 Present (1 year 5 months) Senior Technical Lead Intel Corporation April 2014  \u2013 Present (1 year 5 months) Technical Lead Intel Corporation April 2011  \u2013  April 2014  (3 years 1 month) Technical Lead Intel Corporation April 2011  \u2013  April 2014  (3 years 1 month) Associate Technical Lead Intel Corporation June 2010  \u2013  April 2011  (11 months) Associate Technical Lead Intel Corporation June 2010  \u2013  April 2011  (11 months) Consultant Virtusa June 2006  \u2013  June 2010  (4 years 1 month) Consultant Virtusa June 2006  \u2013  June 2010  (4 years 1 month) Skills Java Enterprise Edition Web Services Ant Hibernate SOA Spring Tomcat Struts Maven JBoss Application Server EJB JUnit JSP Agile Methodologies Servlets SOAP UML Weblogic Design Patterns Eclipse Spring Framework See 6+ \u00a0 \u00a0 See less Skills  Java Enterprise Edition Web Services Ant Hibernate SOA Spring Tomcat Struts Maven JBoss Application Server EJB JUnit JSP Agile Methodologies Servlets SOAP UML Weblogic Design Patterns Eclipse Spring Framework See 6+ \u00a0 \u00a0 See less Java Enterprise Edition Web Services Ant Hibernate SOA Spring Tomcat Struts Maven JBoss Application Server EJB JUnit JSP Agile Methodologies Servlets SOAP UML Weblogic Design Patterns Eclipse Spring Framework See 6+ \u00a0 \u00a0 See less Java Enterprise Edition Web Services Ant Hibernate SOA Spring Tomcat Struts Maven JBoss Application Server EJB JUnit JSP Agile Methodologies Servlets SOAP UML Weblogic Design Patterns Eclipse Spring Framework See 6+ \u00a0 \u00a0 See less Education University of Colombo Msc,  Computer Science 2007  \u2013 2009 University of Colombo Bsc,  Computer Science 2003  \u2013 2006 University of Colombo Msc,  Computer Science 2007  \u2013 2009 University of Colombo Msc,  Computer Science 2007  \u2013 2009 University of Colombo Msc,  Computer Science 2007  \u2013 2009 University of Colombo Bsc,  Computer Science 2003  \u2013 2006 University of Colombo Bsc,  Computer Science 2003  \u2013 2006 University of Colombo Bsc,  Computer Science 2003  \u2013 2006 ", "Skills Verilog Semiconductors ASIC VLSI SoC RTL design IC Static Timing Analysis Functional Verification SystemVerilog Processors CMOS Mixed Signal Debugging TCL EDA Embedded Systems RTL Design See 3+ \u00a0 \u00a0 See less Skills  Verilog Semiconductors ASIC VLSI SoC RTL design IC Static Timing Analysis Functional Verification SystemVerilog Processors CMOS Mixed Signal Debugging TCL EDA Embedded Systems RTL Design See 3+ \u00a0 \u00a0 See less Verilog Semiconductors ASIC VLSI SoC RTL design IC Static Timing Analysis Functional Verification SystemVerilog Processors CMOS Mixed Signal Debugging TCL EDA Embedded Systems RTL Design See 3+ \u00a0 \u00a0 See less Verilog Semiconductors ASIC VLSI SoC RTL design IC Static Timing Analysis Functional Verification SystemVerilog Processors CMOS Mixed Signal Debugging TCL EDA Embedded Systems RTL Design See 3+ \u00a0 \u00a0 See less ", "Summary 20+ years experience in definition, development, integration and maintenance of embedded real-time multi-tasking software in areas of telecommunication and data communication using Object Oriented approach. Specialties:- Software team leading and projects management \n- System architecture definition \n- Software-hardware integration, boards bring-up, hardware problems diagnostics; managing mixed hardware-software projects \n- Intel x86 architecture \n- Home netwroking and connected entertainment systems \n- Embedded Linux on PowerPC, MIPS, and ARM platforms \n- TCP/IP, IPSec, SSL, network security \n- Open-source software, maintainer of numerous platforms in popular U-Boot boot monitor Summary 20+ years experience in definition, development, integration and maintenance of embedded real-time multi-tasking software in areas of telecommunication and data communication using Object Oriented approach. Specialties:- Software team leading and projects management \n- System architecture definition \n- Software-hardware integration, boards bring-up, hardware problems diagnostics; managing mixed hardware-software projects \n- Intel x86 architecture \n- Home netwroking and connected entertainment systems \n- Embedded Linux on PowerPC, MIPS, and ARM platforms \n- TCP/IP, IPSec, SSL, network security \n- Open-source software, maintainer of numerous platforms in popular U-Boot boot monitor 20+ years experience in definition, development, integration and maintenance of embedded real-time multi-tasking software in areas of telecommunication and data communication using Object Oriented approach. Specialties:- Software team leading and projects management \n- System architecture definition \n- Software-hardware integration, boards bring-up, hardware problems diagnostics; managing mixed hardware-software projects \n- Intel x86 architecture \n- Home netwroking and connected entertainment systems \n- Embedded Linux on PowerPC, MIPS, and ARM platforms \n- TCP/IP, IPSec, SSL, network security \n- Open-source software, maintainer of numerous platforms in popular U-Boot boot monitor 20+ years experience in definition, development, integration and maintenance of embedded real-time multi-tasking software in areas of telecommunication and data communication using Object Oriented approach. Specialties:- Software team leading and projects management \n- System architecture definition \n- Software-hardware integration, boards bring-up, hardware problems diagnostics; managing mixed hardware-software projects \n- Intel x86 architecture \n- Home netwroking and connected entertainment systems \n- Embedded Linux on PowerPC, MIPS, and ARM platforms \n- TCP/IP, IPSec, SSL, network security \n- Open-source software, maintainer of numerous platforms in popular U-Boot boot monitor Experience Technical Lead Intel Corporation May 2010  \u2013 Present (5 years 4 months) Leading firmware development for different components of next generation Intel silicon. Co-founder and Engineering Manager Inango May 2009  \u2013  May 2010  (1 year 1 month) Manager, Software Entropic Communications May 2007  \u2013  April 2009  (2 years) Managing software development for next generation chip for home entertainment market. Project Leader Arabella Software September 2002  \u2013  April 2007  (4 years 8 months) Arabella Software was acquired by Entropic communications. \n \nConsulting services in embedded Linux and cross-development tools. \n \nManaging and participating in numerous projects featuring design and development of embedded Linux BSPs and cross-development tools for PowerPC, MIPS, and ARM-based customers\u2019 systems, including development of custom device drivers and special infrastructure for optimal System-On-Chip support, USB, network security, hardware accelerators. Senior System Architect Firebit 2000  \u2013  2002  (2 years) R&D and architecture definitions of a network processor based multi-service multi-gigabit platform for IP applications acceleration. Software Team Leader, Software Architect Telrad Networks 1993  \u2013  2000  (7 years) Technical Lead Intel Corporation May 2010  \u2013 Present (5 years 4 months) Leading firmware development for different components of next generation Intel silicon. Technical Lead Intel Corporation May 2010  \u2013 Present (5 years 4 months) Leading firmware development for different components of next generation Intel silicon. Co-founder and Engineering Manager Inango May 2009  \u2013  May 2010  (1 year 1 month) Co-founder and Engineering Manager Inango May 2009  \u2013  May 2010  (1 year 1 month) Manager, Software Entropic Communications May 2007  \u2013  April 2009  (2 years) Managing software development for next generation chip for home entertainment market. Manager, Software Entropic Communications May 2007  \u2013  April 2009  (2 years) Managing software development for next generation chip for home entertainment market. Project Leader Arabella Software September 2002  \u2013  April 2007  (4 years 8 months) Arabella Software was acquired by Entropic communications. \n \nConsulting services in embedded Linux and cross-development tools. \n \nManaging and participating in numerous projects featuring design and development of embedded Linux BSPs and cross-development tools for PowerPC, MIPS, and ARM-based customers\u2019 systems, including development of custom device drivers and special infrastructure for optimal System-On-Chip support, USB, network security, hardware accelerators. Project Leader Arabella Software September 2002  \u2013  April 2007  (4 years 8 months) Arabella Software was acquired by Entropic communications. \n \nConsulting services in embedded Linux and cross-development tools. \n \nManaging and participating in numerous projects featuring design and development of embedded Linux BSPs and cross-development tools for PowerPC, MIPS, and ARM-based customers\u2019 systems, including development of custom device drivers and special infrastructure for optimal System-On-Chip support, USB, network security, hardware accelerators. Senior System Architect Firebit 2000  \u2013  2002  (2 years) R&D and architecture definitions of a network processor based multi-service multi-gigabit platform for IP applications acceleration. Senior System Architect Firebit 2000  \u2013  2002  (2 years) R&D and architecture definitions of a network processor based multi-service multi-gigabit platform for IP applications acceleration. Software Team Leader, Software Architect Telrad Networks 1993  \u2013  2000  (7 years) Software Team Leader, Software Architect Telrad Networks 1993  \u2013  2000  (7 years) Skills MIPS System Architecture Network Security SSL Open Source Software TCP/IP Embedded Systems Embedded Linux Firmware ARM USB Linux SoC Device Drivers Embedded Software Debugging Software Design Software Development See 3+ \u00a0 \u00a0 See less Skills  MIPS System Architecture Network Security SSL Open Source Software TCP/IP Embedded Systems Embedded Linux Firmware ARM USB Linux SoC Device Drivers Embedded Software Debugging Software Design Software Development See 3+ \u00a0 \u00a0 See less MIPS System Architecture Network Security SSL Open Source Software TCP/IP Embedded Systems Embedded Linux Firmware ARM USB Linux SoC Device Drivers Embedded Software Debugging Software Design Software Development See 3+ \u00a0 \u00a0 See less MIPS System Architecture Network Security SSL Open Source Software TCP/IP Embedded Systems Embedded Linux Firmware ARM USB Linux SoC Device Drivers Embedded Software Debugging Software Design Software Development See 3+ \u00a0 \u00a0 See less Education \u041f\u0435\u043d\u0437\u0435\u043d\u0441\u043a\u0438\u0439 \u0413\u043e\u0441\u0443\u0434\u0430\u0440\u0441\u0442\u0432\u0435\u043d\u043d\u044b\u0439 \u0423\u043d\u0438\u0432\u0435\u0440\u0441\u0438\u0442\u0435\u0442 (\u041f\u0413\u0423) M.Sc.,  Applied Mathematics ,  Computer Science 1984  \u2013 1991 \u041f\u0435\u043d\u0437\u0435\u043d\u0441\u043a\u0438\u0439 \u0413\u043e\u0441\u0443\u0434\u0430\u0440\u0441\u0442\u0432\u0435\u043d\u043d\u044b\u0439 \u0423\u043d\u0438\u0432\u0435\u0440\u0441\u0438\u0442\u0435\u0442 (\u041f\u0413\u0423) M.Sc.,  Applied Mathematics ,  Computer Science 1984  \u2013 1991 \u041f\u0435\u043d\u0437\u0435\u043d\u0441\u043a\u0438\u0439 \u0413\u043e\u0441\u0443\u0434\u0430\u0440\u0441\u0442\u0432\u0435\u043d\u043d\u044b\u0439 \u0423\u043d\u0438\u0432\u0435\u0440\u0441\u0438\u0442\u0435\u0442 (\u041f\u0413\u0423) M.Sc.,  Applied Mathematics ,  Computer Science 1984  \u2013 1991 \u041f\u0435\u043d\u0437\u0435\u043d\u0441\u043a\u0438\u0439 \u0413\u043e\u0441\u0443\u0434\u0430\u0440\u0441\u0442\u0432\u0435\u043d\u043d\u044b\u0439 \u0423\u043d\u0438\u0432\u0435\u0440\u0441\u0438\u0442\u0435\u0442 (\u041f\u0413\u0423) M.Sc.,  Applied Mathematics ,  Computer Science 1984  \u2013 1991 ", "Experience Technical Lead Intel Corporation April 2013  \u2013 Present (2 years 5 months) Portland, Oregon Area Design Engineer Intel Corporation August 2004  \u2013 Present (11 years 1 month) Microprocessor Circuit Design \nDynamic and Static Timing Analysis/Convergence \nDigital Circuit Design (Static/Domino) \nDatapath and Register File Design \nSSA/SRAM Circuit/Verilog Modeling and Verification \nVerilog RTL Design/Test/Debug \nFunctional Equivalence Verification \nFormal Proof Verification \nNoise/Reliability/Yield \nPost-Silicon Speedpath Debug/Bringup \nuArch Design \nLayout/DRC/LVS for Intel 65nm/45nm/32nm Processes \nDesign Methodology/Tool Development \nPERL Internship ITT Corporation June 2001  \u2013  August 2001  (3 months) Antenna/RF Analysis and Testing \nManufacturing: SINCGAR Military Radio Technical Lead Intel Corporation April 2013  \u2013 Present (2 years 5 months) Portland, Oregon Area Technical Lead Intel Corporation April 2013  \u2013 Present (2 years 5 months) Portland, Oregon Area Design Engineer Intel Corporation August 2004  \u2013 Present (11 years 1 month) Microprocessor Circuit Design \nDynamic and Static Timing Analysis/Convergence \nDigital Circuit Design (Static/Domino) \nDatapath and Register File Design \nSSA/SRAM Circuit/Verilog Modeling and Verification \nVerilog RTL Design/Test/Debug \nFunctional Equivalence Verification \nFormal Proof Verification \nNoise/Reliability/Yield \nPost-Silicon Speedpath Debug/Bringup \nuArch Design \nLayout/DRC/LVS for Intel 65nm/45nm/32nm Processes \nDesign Methodology/Tool Development \nPERL Design Engineer Intel Corporation August 2004  \u2013 Present (11 years 1 month) Microprocessor Circuit Design \nDynamic and Static Timing Analysis/Convergence \nDigital Circuit Design (Static/Domino) \nDatapath and Register File Design \nSSA/SRAM Circuit/Verilog Modeling and Verification \nVerilog RTL Design/Test/Debug \nFunctional Equivalence Verification \nFormal Proof Verification \nNoise/Reliability/Yield \nPost-Silicon Speedpath Debug/Bringup \nuArch Design \nLayout/DRC/LVS for Intel 65nm/45nm/32nm Processes \nDesign Methodology/Tool Development \nPERL Internship ITT Corporation June 2001  \u2013  August 2001  (3 months) Antenna/RF Analysis and Testing \nManufacturing: SINCGAR Military Radio Internship ITT Corporation June 2001  \u2013  August 2001  (3 months) Antenna/RF Analysis and Testing \nManufacturing: SINCGAR Military Radio Skills Circuit Design Computer Architecture Debugging Digital Circuit Design Microprocessors Perl SRAM SoC Static Timing Analysis Testing VLSI Verilog Skills  Circuit Design Computer Architecture Debugging Digital Circuit Design Microprocessors Perl SRAM SoC Static Timing Analysis Testing VLSI Verilog Circuit Design Computer Architecture Debugging Digital Circuit Design Microprocessors Perl SRAM SoC Static Timing Analysis Testing VLSI Verilog Circuit Design Computer Architecture Debugging Digital Circuit Design Microprocessors Perl SRAM SoC Static Timing Analysis Testing VLSI Verilog Education Purdue University MSEE,  Solid State Physics 2002  \u2013 2004 Carrier Transport/Device Phsyics \nNanoscale Transport/Device Physics \nNEGF/Quantum/Ballistic Transport \nSemiconductor Process Scaling \n \nResearch Assistant (3 semesters) \nAdvisors: Mark Lundstrom, Kaushik Roy, Supriyo Datta \n-------------------------------------------------- \nMolecular Devices/Transport \nNanoelectronics \nThesis Topic: Nanoscale SRAM using Molecular Resonant-Tunneling Diode \nSRAM Design/Layout \n \nTeaching Assistant (1 semester):  \n----------------------------------------------- \nCircuit Design/Lab Activities and Societies:\u00a0 IEEE ,  SRC ,  IEDM Columbia University in the City of New York BS,  Electrical Engineering 1998  \u2013 2002 SRAM Circuit Design and Layout \nComputer Hardware Design Purdue University MSEE,  Solid State Physics 2002  \u2013 2004 Carrier Transport/Device Phsyics \nNanoscale Transport/Device Physics \nNEGF/Quantum/Ballistic Transport \nSemiconductor Process Scaling \n \nResearch Assistant (3 semesters) \nAdvisors: Mark Lundstrom, Kaushik Roy, Supriyo Datta \n-------------------------------------------------- \nMolecular Devices/Transport \nNanoelectronics \nThesis Topic: Nanoscale SRAM using Molecular Resonant-Tunneling Diode \nSRAM Design/Layout \n \nTeaching Assistant (1 semester):  \n----------------------------------------------- \nCircuit Design/Lab Activities and Societies:\u00a0 IEEE ,  SRC ,  IEDM Purdue University MSEE,  Solid State Physics 2002  \u2013 2004 Carrier Transport/Device Phsyics \nNanoscale Transport/Device Physics \nNEGF/Quantum/Ballistic Transport \nSemiconductor Process Scaling \n \nResearch Assistant (3 semesters) \nAdvisors: Mark Lundstrom, Kaushik Roy, Supriyo Datta \n-------------------------------------------------- \nMolecular Devices/Transport \nNanoelectronics \nThesis Topic: Nanoscale SRAM using Molecular Resonant-Tunneling Diode \nSRAM Design/Layout \n \nTeaching Assistant (1 semester):  \n----------------------------------------------- \nCircuit Design/Lab Activities and Societies:\u00a0 IEEE ,  SRC ,  IEDM Purdue University MSEE,  Solid State Physics 2002  \u2013 2004 Carrier Transport/Device Phsyics \nNanoscale Transport/Device Physics \nNEGF/Quantum/Ballistic Transport \nSemiconductor Process Scaling \n \nResearch Assistant (3 semesters) \nAdvisors: Mark Lundstrom, Kaushik Roy, Supriyo Datta \n-------------------------------------------------- \nMolecular Devices/Transport \nNanoelectronics \nThesis Topic: Nanoscale SRAM using Molecular Resonant-Tunneling Diode \nSRAM Design/Layout \n \nTeaching Assistant (1 semester):  \n----------------------------------------------- \nCircuit Design/Lab Activities and Societies:\u00a0 IEEE ,  SRC ,  IEDM Columbia University in the City of New York BS,  Electrical Engineering 1998  \u2013 2002 SRAM Circuit Design and Layout \nComputer Hardware Design Columbia University in the City of New York BS,  Electrical Engineering 1998  \u2013 2002 SRAM Circuit Design and Layout \nComputer Hardware Design Columbia University in the City of New York BS,  Electrical Engineering 1998  \u2013 2002 SRAM Circuit Design and Layout \nComputer Hardware Design ", "Experience Backend Team Manager & Technical Lead Intel Corporation January 2015  \u2013 Present (8 months) Backend design manager & technical leader with extensive RTL to GDS flows knowledge. Part of methodology definition, execution, and training work groups for Intel's SoC and client projects. Backend Technical Lead Intel Corporation January 2011  \u2013  January 2015  (4 years 1 month) Yakum, Israel Backend design technical leader with extensive RTL to GDS flows knowledge. Part of methodology definition, execution, and training work groups for Intel's SoC and client projects. Backend Engineer Intel Corporation October 2008  \u2013  January 2011  (2 years 4 months) Yakum, Israel Backend Engineer Student Intel Corporation April 2007  \u2013  October 2008  (1 year 7 months) Yakum, Israel Backend Team Manager & Technical Lead Intel Corporation January 2015  \u2013 Present (8 months) Backend design manager & technical leader with extensive RTL to GDS flows knowledge. Part of methodology definition, execution, and training work groups for Intel's SoC and client projects. Backend Team Manager & Technical Lead Intel Corporation January 2015  \u2013 Present (8 months) Backend design manager & technical leader with extensive RTL to GDS flows knowledge. Part of methodology definition, execution, and training work groups for Intel's SoC and client projects. Backend Technical Lead Intel Corporation January 2011  \u2013  January 2015  (4 years 1 month) Yakum, Israel Backend design technical leader with extensive RTL to GDS flows knowledge. Part of methodology definition, execution, and training work groups for Intel's SoC and client projects. Backend Technical Lead Intel Corporation January 2011  \u2013  January 2015  (4 years 1 month) Yakum, Israel Backend design technical leader with extensive RTL to GDS flows knowledge. Part of methodology definition, execution, and training work groups for Intel's SoC and client projects. Backend Engineer Intel Corporation October 2008  \u2013  January 2011  (2 years 4 months) Yakum, Israel Backend Engineer Intel Corporation October 2008  \u2013  January 2011  (2 years 4 months) Yakum, Israel Backend Engineer Student Intel Corporation April 2007  \u2013  October 2008  (1 year 7 months) Yakum, Israel Backend Engineer Student Intel Corporation April 2007  \u2013  October 2008  (1 year 7 months) Yakum, Israel Languages Portuguese Hebrew English Portuguese Hebrew English Portuguese Hebrew English Skills Logic Synthesis Hardware Architecture ASIC TCL SoC VLSI Microprocessors EDA Processors Semiconductors SystemVerilog Signal Integrity Linux Static Timing Analysis Computer Architecture Synopsys tools ICC Unix Shell Scripting Awk Sed Perl Circuit Design Primetime Timing Closure RTL coding Low-power Design Physical Design Integrated Circuit... DRC LVS CMOS Floorplanning See 17+ \u00a0 \u00a0 See less Skills  Logic Synthesis Hardware Architecture ASIC TCL SoC VLSI Microprocessors EDA Processors Semiconductors SystemVerilog Signal Integrity Linux Static Timing Analysis Computer Architecture Synopsys tools ICC Unix Shell Scripting Awk Sed Perl Circuit Design Primetime Timing Closure RTL coding Low-power Design Physical Design Integrated Circuit... DRC LVS CMOS Floorplanning See 17+ \u00a0 \u00a0 See less Logic Synthesis Hardware Architecture ASIC TCL SoC VLSI Microprocessors EDA Processors Semiconductors SystemVerilog Signal Integrity Linux Static Timing Analysis Computer Architecture Synopsys tools ICC Unix Shell Scripting Awk Sed Perl Circuit Design Primetime Timing Closure RTL coding Low-power Design Physical Design Integrated Circuit... DRC LVS CMOS Floorplanning See 17+ \u00a0 \u00a0 See less Logic Synthesis Hardware Architecture ASIC TCL SoC VLSI Microprocessors EDA Processors Semiconductors SystemVerilog Signal Integrity Linux Static Timing Analysis Computer Architecture Synopsys tools ICC Unix Shell Scripting Awk Sed Perl Circuit Design Primetime Timing Closure RTL coding Low-power Design Physical Design Integrated Circuit... DRC LVS CMOS Floorplanning See 17+ \u00a0 \u00a0 See less Education Tel Aviv University BSc in Electric and Electronic Engineering , 83 2004  \u2013 2008 Tel Aviv University BSc in Electric and Electronic Engineering , 83 2004  \u2013 2008 Tel Aviv University BSc in Electric and Electronic Engineering , 83 2004  \u2013 2008 Tel Aviv University BSc in Electric and Electronic Engineering , 83 2004  \u2013 2008 ", "Skills Microprocessors Low-power Design ASIC SoC Logic Synthesis Physical Design RTL Design Hardware Architecture Circuit Design Debugging Verilog Semiconductors Perl IC Skills  Microprocessors Low-power Design ASIC SoC Logic Synthesis Physical Design RTL Design Hardware Architecture Circuit Design Debugging Verilog Semiconductors Perl IC Microprocessors Low-power Design ASIC SoC Logic Synthesis Physical Design RTL Design Hardware Architecture Circuit Design Debugging Verilog Semiconductors Perl IC Microprocessors Low-power Design ASIC SoC Logic Synthesis Physical Design RTL Design Hardware Architecture Circuit Design Debugging Verilog Semiconductors Perl IC Honors & Awards ", "Summary Currently working as a technical architect involved in identifying and implementing networking protocols for wireless backhaul and other markets on Axxia communication processors, which is now part of Intel Data Center Solutions Group.  \n \nMy current roles & responsibilities include: \n \n1. Work as a technical lead & architect in Axxia Multicore SW solutions for communication processors \n2. Work as the technical interface with customers and support the entire software product life cycle from requirements till field deployment \n3. Work closely with program management, marketing, customer support teams during the lifecycle of the product. \n4. Support marketing teams in setting up demos and other techincal details in their exploratory activities to get design wins with customers. \n5. Mentoring new team members & conducting technical trainings. \n6. Lead the Intellectual Property/Patent related activities in the team \n7. Assist management with the recruitment process \n \n \nIn the past, I have worked in the areas of Wireless LAN (802.11 and in the foramtive years of 802.16) and in Video, Image and SIgnal processing domains (particularly in HDTV systems, Digital Still Camera, Multifunction Printers). \n \nMy education includes a Master's from IIT Chennai (where I did a thesis on Vector Quantization of Images) and another one from University of Southern California (where I worked on Architechtures and Algorithms for Computer Networks, Queueing theory etc). I have two papers in refreed international journals and 2 papers in international conferences. \n \nSpecialties: Implementation of data networking standards in multicore communication processors, mapping of protocols to efficient implementation in communication processors, creation of intellectual property, mentoring of team members. Summary Currently working as a technical architect involved in identifying and implementing networking protocols for wireless backhaul and other markets on Axxia communication processors, which is now part of Intel Data Center Solutions Group.  \n \nMy current roles & responsibilities include: \n \n1. Work as a technical lead & architect in Axxia Multicore SW solutions for communication processors \n2. Work as the technical interface with customers and support the entire software product life cycle from requirements till field deployment \n3. Work closely with program management, marketing, customer support teams during the lifecycle of the product. \n4. Support marketing teams in setting up demos and other techincal details in their exploratory activities to get design wins with customers. \n5. Mentoring new team members & conducting technical trainings. \n6. Lead the Intellectual Property/Patent related activities in the team \n7. Assist management with the recruitment process \n \n \nIn the past, I have worked in the areas of Wireless LAN (802.11 and in the foramtive years of 802.16) and in Video, Image and SIgnal processing domains (particularly in HDTV systems, Digital Still Camera, Multifunction Printers). \n \nMy education includes a Master's from IIT Chennai (where I did a thesis on Vector Quantization of Images) and another one from University of Southern California (where I worked on Architechtures and Algorithms for Computer Networks, Queueing theory etc). I have two papers in refreed international journals and 2 papers in international conferences. \n \nSpecialties: Implementation of data networking standards in multicore communication processors, mapping of protocols to efficient implementation in communication processors, creation of intellectual property, mentoring of team members. Currently working as a technical architect involved in identifying and implementing networking protocols for wireless backhaul and other markets on Axxia communication processors, which is now part of Intel Data Center Solutions Group.  \n \nMy current roles & responsibilities include: \n \n1. Work as a technical lead & architect in Axxia Multicore SW solutions for communication processors \n2. Work as the technical interface with customers and support the entire software product life cycle from requirements till field deployment \n3. Work closely with program management, marketing, customer support teams during the lifecycle of the product. \n4. Support marketing teams in setting up demos and other techincal details in their exploratory activities to get design wins with customers. \n5. Mentoring new team members & conducting technical trainings. \n6. Lead the Intellectual Property/Patent related activities in the team \n7. Assist management with the recruitment process \n \n \nIn the past, I have worked in the areas of Wireless LAN (802.11 and in the foramtive years of 802.16) and in Video, Image and SIgnal processing domains (particularly in HDTV systems, Digital Still Camera, Multifunction Printers). \n \nMy education includes a Master's from IIT Chennai (where I did a thesis on Vector Quantization of Images) and another one from University of Southern California (where I worked on Architechtures and Algorithms for Computer Networks, Queueing theory etc). I have two papers in refreed international journals and 2 papers in international conferences. \n \nSpecialties: Implementation of data networking standards in multicore communication processors, mapping of protocols to efficient implementation in communication processors, creation of intellectual property, mentoring of team members. Currently working as a technical architect involved in identifying and implementing networking protocols for wireless backhaul and other markets on Axxia communication processors, which is now part of Intel Data Center Solutions Group.  \n \nMy current roles & responsibilities include: \n \n1. Work as a technical lead & architect in Axxia Multicore SW solutions for communication processors \n2. Work as the technical interface with customers and support the entire software product life cycle from requirements till field deployment \n3. Work closely with program management, marketing, customer support teams during the lifecycle of the product. \n4. Support marketing teams in setting up demos and other techincal details in their exploratory activities to get design wins with customers. \n5. Mentoring new team members & conducting technical trainings. \n6. Lead the Intellectual Property/Patent related activities in the team \n7. Assist management with the recruitment process \n \n \nIn the past, I have worked in the areas of Wireless LAN (802.11 and in the foramtive years of 802.16) and in Video, Image and SIgnal processing domains (particularly in HDTV systems, Digital Still Camera, Multifunction Printers). \n \nMy education includes a Master's from IIT Chennai (where I did a thesis on Vector Quantization of Images) and another one from University of Southern California (where I worked on Architechtures and Algorithms for Computer Networks, Queueing theory etc). I have two papers in refreed international journals and 2 papers in international conferences. \n \nSpecialties: Implementation of data networking standards in multicore communication processors, mapping of protocols to efficient implementation in communication processors, creation of intellectual property, mentoring of team members. Experience Senior Technical Lead Intel Corporation November 2014  \u2013 Present (10 months) Bangalore My present role is as a technical architect, team lead and mentor involved in networking solutions based on Axxia communication & APPxx network processors. The present role involves: \n \n1. Working with customers to map protocols & customer requirements to effeicient implementation on communication processors. \n \n2. Collaborating with internal teams like HW team and systems architects to engineer the most efficient software solutions to customers. \n \n3. Maintain a keen eye on upcoming trends/standards in networking industry and create intellectual property. Senior TEchnical Lead Intel Corporation 2014  \u2013  2015  (1 year) Principal Engineer LSI Corporation July 2010  \u2013  November 2014  (4 years 5 months) Bangalore In my role as a technical architect, team lead and mentor, I was involved in LSI networking solutions based on LSI communication & network processors. \n \nI was involved in two key actvities here:  \n(1) Program lead for RAN solutions involving LSI current generation network processors, for a leading wireless infrastructure OEM with a significant market share in all generations of wireless/cellular. I have been in this role for the past two years. In this capacity, I have been deeply involved in the integration of LSI software in six different variants of the product.During the course of the last two years, I have facilitated more than 100+ LSI software releases for the six product development tracks. \n \n2. Technical lead for RAN solutions with the same OEM for their next generation product. This is based on LSI's next-gen multi-core communication processors. In this role, over the past 18 months, I have been involved in feature development, requirement analysis discussions with customer, LSI software architecture definition and development.  \n \nApart from these primary responsibilities, I spend a significant time mentoring new team members, harvesting intellectual property/patents as part of the design & development. I have co-authored and filed in USPTO 6 patent applications. Staff Engineer LSI Corporation 2004  \u2013  June 2010  (6 years) Bangalore 1. Worked as the techical lead and technical customer interface for a ONT/ONU solution based on Carrier Ethernet and Ethernet OAM. This was for a leading OEM developing business/residential space using GPONs. I was involved in pre-design win activity, customer-site technical trainings, software development, release planning & management, handling of integration & field support, working closely with other LSI teams etc. \n \n2. Worked as the techical lead and technical customer interface for a Wireless Backhaul solution based on Carrier Ethernet. This was for a leading OEM developing cellular & wireless equipment. I was involved in pre-design win activity, customer-site technical trainings, software development, release planning & management, handling of integration & field support, working closely with other LSI teams etc. \n \n3. Worked as an individual contributor in a Business Gateway solution for a leading OEM (in 2006) in networking. \nI developed features & run validation tests on several features in Ethernet, IPv4, L2TP and IPSEC. \n \n4. Worked as teh technical lead for DSP firmware and DSP firmware integration in Agere printing & imaging SoCs. Worked on several aspects like DSP algorithm porting & optimization, integration with ARM framework etc. Specialist TATA ELXSI LTD November 2002  \u2013  December 2004  (2 years 2 months) Bangalore Worked on the development of ARM and DSP based firmware for TI DSPs: \n \n1. Pre- and Post-silicon validation of ARM software framework and device drivers & imaging subsystem for TI Digital Still Camera chips (DM270, DM320, DM642) \n \n2. Video decoder on DSP on DM270 \n \n3. Release to Market demos & customer support for DM310 \n \nAlso, worked on MAC based SIMD architecture Altivec to optimze video processing algorithms Sr Software Engineer Agere Systems WCND February 2001  \u2013  November 2002  (1 year 10 months) Worked as the designer of Wirless LAN based software for Agere's products like Access Point, Wireless Outdoor Router. \n \n1. Worked as the technical co-ordinator for Wireless Outdoor Router software; Concept to impementation of a Wireless Outdoor Routing Protocol, which was a precursor to IEEE 802.16 Software Engineer Sasken April 1997  \u2013  August 1998  (1 year 5 months) Bangalore Worked as part of the DSP & Multimedia teams; Worked in two projects: \n1. Data compression algorithm to optimize program memory storage and on-the-fly decompression on boot-up of Nortel's GSM radio system \n2. MPEG-2 Video Decoder for HDTV based on Sharp Data Driven Media Processor Senior Technical Lead Intel Corporation November 2014  \u2013 Present (10 months) Bangalore My present role is as a technical architect, team lead and mentor involved in networking solutions based on Axxia communication & APPxx network processors. The present role involves: \n \n1. Working with customers to map protocols & customer requirements to effeicient implementation on communication processors. \n \n2. Collaborating with internal teams like HW team and systems architects to engineer the most efficient software solutions to customers. \n \n3. Maintain a keen eye on upcoming trends/standards in networking industry and create intellectual property. Senior Technical Lead Intel Corporation November 2014  \u2013 Present (10 months) Bangalore My present role is as a technical architect, team lead and mentor involved in networking solutions based on Axxia communication & APPxx network processors. The present role involves: \n \n1. Working with customers to map protocols & customer requirements to effeicient implementation on communication processors. \n \n2. Collaborating with internal teams like HW team and systems architects to engineer the most efficient software solutions to customers. \n \n3. Maintain a keen eye on upcoming trends/standards in networking industry and create intellectual property. Senior TEchnical Lead Intel Corporation 2014  \u2013  2015  (1 year) Senior TEchnical Lead Intel Corporation 2014  \u2013  2015  (1 year) Principal Engineer LSI Corporation July 2010  \u2013  November 2014  (4 years 5 months) Bangalore In my role as a technical architect, team lead and mentor, I was involved in LSI networking solutions based on LSI communication & network processors. \n \nI was involved in two key actvities here:  \n(1) Program lead for RAN solutions involving LSI current generation network processors, for a leading wireless infrastructure OEM with a significant market share in all generations of wireless/cellular. I have been in this role for the past two years. In this capacity, I have been deeply involved in the integration of LSI software in six different variants of the product.During the course of the last two years, I have facilitated more than 100+ LSI software releases for the six product development tracks. \n \n2. Technical lead for RAN solutions with the same OEM for their next generation product. This is based on LSI's next-gen multi-core communication processors. In this role, over the past 18 months, I have been involved in feature development, requirement analysis discussions with customer, LSI software architecture definition and development.  \n \nApart from these primary responsibilities, I spend a significant time mentoring new team members, harvesting intellectual property/patents as part of the design & development. I have co-authored and filed in USPTO 6 patent applications. Principal Engineer LSI Corporation July 2010  \u2013  November 2014  (4 years 5 months) Bangalore In my role as a technical architect, team lead and mentor, I was involved in LSI networking solutions based on LSI communication & network processors. \n \nI was involved in two key actvities here:  \n(1) Program lead for RAN solutions involving LSI current generation network processors, for a leading wireless infrastructure OEM with a significant market share in all generations of wireless/cellular. I have been in this role for the past two years. In this capacity, I have been deeply involved in the integration of LSI software in six different variants of the product.During the course of the last two years, I have facilitated more than 100+ LSI software releases for the six product development tracks. \n \n2. Technical lead for RAN solutions with the same OEM for their next generation product. This is based on LSI's next-gen multi-core communication processors. In this role, over the past 18 months, I have been involved in feature development, requirement analysis discussions with customer, LSI software architecture definition and development.  \n \nApart from these primary responsibilities, I spend a significant time mentoring new team members, harvesting intellectual property/patents as part of the design & development. I have co-authored and filed in USPTO 6 patent applications. Staff Engineer LSI Corporation 2004  \u2013  June 2010  (6 years) Bangalore 1. Worked as the techical lead and technical customer interface for a ONT/ONU solution based on Carrier Ethernet and Ethernet OAM. This was for a leading OEM developing business/residential space using GPONs. I was involved in pre-design win activity, customer-site technical trainings, software development, release planning & management, handling of integration & field support, working closely with other LSI teams etc. \n \n2. Worked as the techical lead and technical customer interface for a Wireless Backhaul solution based on Carrier Ethernet. This was for a leading OEM developing cellular & wireless equipment. I was involved in pre-design win activity, customer-site technical trainings, software development, release planning & management, handling of integration & field support, working closely with other LSI teams etc. \n \n3. Worked as an individual contributor in a Business Gateway solution for a leading OEM (in 2006) in networking. \nI developed features & run validation tests on several features in Ethernet, IPv4, L2TP and IPSEC. \n \n4. Worked as teh technical lead for DSP firmware and DSP firmware integration in Agere printing & imaging SoCs. Worked on several aspects like DSP algorithm porting & optimization, integration with ARM framework etc. Staff Engineer LSI Corporation 2004  \u2013  June 2010  (6 years) Bangalore 1. Worked as the techical lead and technical customer interface for a ONT/ONU solution based on Carrier Ethernet and Ethernet OAM. This was for a leading OEM developing business/residential space using GPONs. I was involved in pre-design win activity, customer-site technical trainings, software development, release planning & management, handling of integration & field support, working closely with other LSI teams etc. \n \n2. Worked as the techical lead and technical customer interface for a Wireless Backhaul solution based on Carrier Ethernet. This was for a leading OEM developing cellular & wireless equipment. I was involved in pre-design win activity, customer-site technical trainings, software development, release planning & management, handling of integration & field support, working closely with other LSI teams etc. \n \n3. Worked as an individual contributor in a Business Gateway solution for a leading OEM (in 2006) in networking. \nI developed features & run validation tests on several features in Ethernet, IPv4, L2TP and IPSEC. \n \n4. Worked as teh technical lead for DSP firmware and DSP firmware integration in Agere printing & imaging SoCs. Worked on several aspects like DSP algorithm porting & optimization, integration with ARM framework etc. Specialist TATA ELXSI LTD November 2002  \u2013  December 2004  (2 years 2 months) Bangalore Worked on the development of ARM and DSP based firmware for TI DSPs: \n \n1. Pre- and Post-silicon validation of ARM software framework and device drivers & imaging subsystem for TI Digital Still Camera chips (DM270, DM320, DM642) \n \n2. Video decoder on DSP on DM270 \n \n3. Release to Market demos & customer support for DM310 \n \nAlso, worked on MAC based SIMD architecture Altivec to optimze video processing algorithms Specialist TATA ELXSI LTD November 2002  \u2013  December 2004  (2 years 2 months) Bangalore Worked on the development of ARM and DSP based firmware for TI DSPs: \n \n1. Pre- and Post-silicon validation of ARM software framework and device drivers & imaging subsystem for TI Digital Still Camera chips (DM270, DM320, DM642) \n \n2. Video decoder on DSP on DM270 \n \n3. Release to Market demos & customer support for DM310 \n \nAlso, worked on MAC based SIMD architecture Altivec to optimze video processing algorithms Sr Software Engineer Agere Systems WCND February 2001  \u2013  November 2002  (1 year 10 months) Worked as the designer of Wirless LAN based software for Agere's products like Access Point, Wireless Outdoor Router. \n \n1. Worked as the technical co-ordinator for Wireless Outdoor Router software; Concept to impementation of a Wireless Outdoor Routing Protocol, which was a precursor to IEEE 802.16 Sr Software Engineer Agere Systems WCND February 2001  \u2013  November 2002  (1 year 10 months) Worked as the designer of Wirless LAN based software for Agere's products like Access Point, Wireless Outdoor Router. \n \n1. Worked as the technical co-ordinator for Wireless Outdoor Router software; Concept to impementation of a Wireless Outdoor Routing Protocol, which was a precursor to IEEE 802.16 Software Engineer Sasken April 1997  \u2013  August 1998  (1 year 5 months) Bangalore Worked as part of the DSP & Multimedia teams; Worked in two projects: \n1. Data compression algorithm to optimize program memory storage and on-the-fly decompression on boot-up of Nortel's GSM radio system \n2. MPEG-2 Video Decoder for HDTV based on Sharp Data Driven Media Processor Software Engineer Sasken April 1997  \u2013  August 1998  (1 year 5 months) Bangalore Worked as part of the DSP & Multimedia teams; Worked in two projects: \n1. Data compression algorithm to optimize program memory storage and on-the-fly decompression on boot-up of Nortel's GSM radio system \n2. MPEG-2 Video Decoder for HDTV based on Sharp Data Driven Media Processor Languages English Native or bilingual proficiency Japanese Elementary proficiency English Native or bilingual proficiency Japanese Elementary proficiency English Native or bilingual proficiency Japanese Elementary proficiency Native or bilingual proficiency Elementary proficiency Skills Digital Signal... SoC Embedded Systems Wireless Device Drivers Firmware Image Processing ARM Processors Ethernet Network Processors Intellectual Property Customer Handling Skills Embedded Software RTOS Debugging See 1+ \u00a0 \u00a0 See less Skills  Digital Signal... SoC Embedded Systems Wireless Device Drivers Firmware Image Processing ARM Processors Ethernet Network Processors Intellectual Property Customer Handling Skills Embedded Software RTOS Debugging See 1+ \u00a0 \u00a0 See less Digital Signal... SoC Embedded Systems Wireless Device Drivers Firmware Image Processing ARM Processors Ethernet Network Processors Intellectual Property Customer Handling Skills Embedded Software RTOS Debugging See 1+ \u00a0 \u00a0 See less Digital Signal... SoC Embedded Systems Wireless Device Drivers Firmware Image Processing ARM Processors Ethernet Network Processors Intellectual Property Customer Handling Skills Embedded Software RTOS Debugging See 1+ \u00a0 \u00a0 See less Education University of Southern California M.S,  Electrical Engineering 1998  \u2013 2000 Indian Institute of Technology, Chennai Masters,  Electrical Engineering 1994  \u2013 1996 Govt. Engg College, TCR Bachelor of Technology (B.Tech.),  Electrical , Electronics and Communications Engineering 1989  \u2013 1993 St Thomas College, Thrissur St Thomas College, Thrissur University of Southern California M.S,  Electrical Engineering 1998  \u2013 2000 University of Southern California M.S,  Electrical Engineering 1998  \u2013 2000 University of Southern California M.S,  Electrical Engineering 1998  \u2013 2000 Indian Institute of Technology, Chennai Masters,  Electrical Engineering 1994  \u2013 1996 Indian Institute of Technology, Chennai Masters,  Electrical Engineering 1994  \u2013 1996 Indian Institute of Technology, Chennai Masters,  Electrical Engineering 1994  \u2013 1996 Govt. Engg College, TCR Bachelor of Technology (B.Tech.),  Electrical , Electronics and Communications Engineering 1989  \u2013 1993 Govt. Engg College, TCR Bachelor of Technology (B.Tech.),  Electrical , Electronics and Communications Engineering 1989  \u2013 1993 Govt. Engg College, TCR Bachelor of Technology (B.Tech.),  Electrical , Electronics and Communications Engineering 1989  \u2013 1993 St Thomas College, Thrissur St Thomas College, Thrissur St Thomas College, Thrissur St Thomas College, Thrissur St Thomas College, Thrissur St Thomas College, Thrissur Honors & Awards Green Spark Award LSI Corporation November 2011 This is the highest award in LSI Corporation. This was awarded for technical leadership in one of the key projects for LSI's leading customer. NCD Sparky Award for Customer Success LSI Corporation January 2011 This is a quarterly award institued in NCD business of LSI Corpration. This was awarded for customer sucess and excellent execution of one of the crucial customer engagements that year. WCND Outstanding Achievement Award Agere Systems July 2002 This award for the implementation of Wireless Outdoor Protocol from concept to implemnetation for Agere's 802.11 suite of products Japanese Language Proficiency Test Level 4 Japanese Langauage Institute October 2009 Cleared the JLPT level 4 examination with 83%  Journal Publication : \"An efficient search algorithm for fast encoding of images\" Electronics Letters November 1996 As part of my Master's thesis, one of my research ideas was published in the international journal \"Electronics Letters\" Journal Publication: \"An Efficient Low Bit Rate Algorithm for Image Coding based on VQ and Entropy Coding\" Applied Signal Processing 1999 As part of my Master's thesis work under the guidance of Prof. C. Eswaran, I co-authored this research paper with Prof. C. Eswaran. International Conference Paper: \"N.Santosh and C.Eswaran, A two- stage image coding scheme based on VQ with an efficient lossless coding of codeword addresses, Fourth International Conference on Control, Automation Robotics, and Vision (ICARCV'96), Singap ICARCV 96, Singapore December 1996 This was based on my thesis work in IIT Chennai under the guidance of Prof. C. Eswaran. International Conference: \"N.Santosh and C.Eswaran, A fast search algorithm for image coding using VQ, International Conference on Robotics, Vision and Parallel Processing (ROVPIA'96), Malaysia, November 1996. ROVPIA 96, Malaysia November 1996 This work was done as part of my thesis work in IIT Chennai, under the guidance of Prof. C. Eswaran Green Spark Award LSI Corporation November 2011 This is the highest award in LSI Corporation. This was awarded for technical leadership in one of the key projects for LSI's leading customer. Green Spark Award LSI Corporation November 2011 This is the highest award in LSI Corporation. This was awarded for technical leadership in one of the key projects for LSI's leading customer. Green Spark Award LSI Corporation November 2011 This is the highest award in LSI Corporation. This was awarded for technical leadership in one of the key projects for LSI's leading customer. NCD Sparky Award for Customer Success LSI Corporation January 2011 This is a quarterly award institued in NCD business of LSI Corpration. This was awarded for customer sucess and excellent execution of one of the crucial customer engagements that year. NCD Sparky Award for Customer Success LSI Corporation January 2011 This is a quarterly award institued in NCD business of LSI Corpration. This was awarded for customer sucess and excellent execution of one of the crucial customer engagements that year. NCD Sparky Award for Customer Success LSI Corporation January 2011 This is a quarterly award institued in NCD business of LSI Corpration. This was awarded for customer sucess and excellent execution of one of the crucial customer engagements that year. WCND Outstanding Achievement Award Agere Systems July 2002 This award for the implementation of Wireless Outdoor Protocol from concept to implemnetation for Agere's 802.11 suite of products WCND Outstanding Achievement Award Agere Systems July 2002 This award for the implementation of Wireless Outdoor Protocol from concept to implemnetation for Agere's 802.11 suite of products WCND Outstanding Achievement Award Agere Systems July 2002 This award for the implementation of Wireless Outdoor Protocol from concept to implemnetation for Agere's 802.11 suite of products Japanese Language Proficiency Test Level 4 Japanese Langauage Institute October 2009 Cleared the JLPT level 4 examination with 83%  Japanese Language Proficiency Test Level 4 Japanese Langauage Institute October 2009 Cleared the JLPT level 4 examination with 83%  Japanese Language Proficiency Test Level 4 Japanese Langauage Institute October 2009 Cleared the JLPT level 4 examination with 83%  Journal Publication : \"An efficient search algorithm for fast encoding of images\" Electronics Letters November 1996 As part of my Master's thesis, one of my research ideas was published in the international journal \"Electronics Letters\" Journal Publication : \"An efficient search algorithm for fast encoding of images\" Electronics Letters November 1996 As part of my Master's thesis, one of my research ideas was published in the international journal \"Electronics Letters\" Journal Publication : \"An efficient search algorithm for fast encoding of images\" Electronics Letters November 1996 As part of my Master's thesis, one of my research ideas was published in the international journal \"Electronics Letters\" Journal Publication: \"An Efficient Low Bit Rate Algorithm for Image Coding based on VQ and Entropy Coding\" Applied Signal Processing 1999 As part of my Master's thesis work under the guidance of Prof. C. Eswaran, I co-authored this research paper with Prof. C. Eswaran. Journal Publication: \"An Efficient Low Bit Rate Algorithm for Image Coding based on VQ and Entropy Coding\" Applied Signal Processing 1999 As part of my Master's thesis work under the guidance of Prof. C. Eswaran, I co-authored this research paper with Prof. C. Eswaran. Journal Publication: \"An Efficient Low Bit Rate Algorithm for Image Coding based on VQ and Entropy Coding\" Applied Signal Processing 1999 As part of my Master's thesis work under the guidance of Prof. C. Eswaran, I co-authored this research paper with Prof. C. Eswaran. International Conference Paper: \"N.Santosh and C.Eswaran, A two- stage image coding scheme based on VQ with an efficient lossless coding of codeword addresses, Fourth International Conference on Control, Automation Robotics, and Vision (ICARCV'96), Singap ICARCV 96, Singapore December 1996 This was based on my thesis work in IIT Chennai under the guidance of Prof. C. Eswaran. International Conference Paper: \"N.Santosh and C.Eswaran, A two- stage image coding scheme based on VQ with an efficient lossless coding of codeword addresses, Fourth International Conference on Control, Automation Robotics, and Vision (ICARCV'96), Singap ICARCV 96, Singapore December 1996 This was based on my thesis work in IIT Chennai under the guidance of Prof. C. Eswaran. International Conference Paper: \"N.Santosh and C.Eswaran, A two- stage image coding scheme based on VQ with an efficient lossless coding of codeword addresses, Fourth International Conference on Control, Automation Robotics, and Vision (ICARCV'96), Singap ICARCV 96, Singapore December 1996 This was based on my thesis work in IIT Chennai under the guidance of Prof. C. Eswaran. International Conference: \"N.Santosh and C.Eswaran, A fast search algorithm for image coding using VQ, International Conference on Robotics, Vision and Parallel Processing (ROVPIA'96), Malaysia, November 1996. ROVPIA 96, Malaysia November 1996 This work was done as part of my thesis work in IIT Chennai, under the guidance of Prof. C. Eswaran International Conference: \"N.Santosh and C.Eswaran, A fast search algorithm for image coding using VQ, International Conference on Robotics, Vision and Parallel Processing (ROVPIA'96), Malaysia, November 1996. ROVPIA 96, Malaysia November 1996 This work was done as part of my thesis work in IIT Chennai, under the guidance of Prof. C. Eswaran International Conference: \"N.Santosh and C.Eswaran, A fast search algorithm for image coding using VQ, International Conference on Robotics, Vision and Parallel Processing (ROVPIA'96), Malaysia, November 1996. ROVPIA 96, Malaysia November 1996 This work was done as part of my thesis work in IIT Chennai, under the guidance of Prof. C. Eswaran "]}