Simulator report for MyCPU
Mon Jul 09 12:26:48 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM
  6. |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM
  7. Coverage Summary
  8. Complete 1/0-Value Coverage
  9. Missing 1-Value Coverage
 10. Missing 0-Value Coverage
 11. Simulator INI Usage
 12. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 12.5 us      ;
; Simulation Netlist Size     ; 2129 nodes   ;
; Simulation Coverage         ;      78.38 % ;
; Total Number of Transitions ; 109767       ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone III  ;
; Device                      ; EP3C55F484C8 ;
+-----------------------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                                        ;
+--------------------------------------------------------------------------------------------+----------------------------------------------+---------------+
; Option                                                                                     ; Setting                                      ; Default Value ;
+--------------------------------------------------------------------------------------------+----------------------------------------------+---------------+
; Simulation mode                                                                            ; Timing                                       ; Timing        ;
; Start time                                                                                 ; 0 ns                                         ; 0 ns          ;
; Simulation results format                                                                  ; VWF                                          ;               ;
; Vector input source                                                                        ; C:/Users/Hanliutong/Desktop/cpu/CPU_test.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                                           ; On            ;
; Check outputs                                                                              ; Off                                          ; Off           ;
; Report simulation coverage                                                                 ; On                                           ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                                           ; On            ;
; Display missing 1-value coverage report                                                    ; On                                           ; On            ;
; Display missing 0-value coverage report                                                    ; On                                           ; On            ;
; Detect setup and hold time violations                                                      ; Off                                          ; Off           ;
; Detect glitches                                                                            ; Off                                          ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                                          ; Off           ;
; Generate Signal Activity File                                                              ; Off                                          ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                                          ; Off           ;
; Group bus channels in simulation results                                                   ; Off                                          ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                                           ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE                                   ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                                          ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                                          ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                                         ; Auto          ;
; Interconnect Delay Model Type                                                              ; Transport                                    ; Transport     ;
; Cell Delay Model Type                                                                      ; Transport                                    ; Transport     ;
+--------------------------------------------------------------------------------------------+----------------------------------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 64-Bit to view the waveform report data.


+------------------------------------------------------------------------------------------------------------------+
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+------------------------------------------------------------------------------------------------------------------+
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ALTSYNCRAM ;
+------------------------------------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      78.38 % ;
; Total nodes checked                                 ; 2129         ;
; Total output ports checked                          ; 2188         ;
; Total output ports with complete 1/0-value coverage ; 1715         ;
; Total output ports with no 1/0-value coverage       ; 443          ;
; Total output ports with no 1-value coverage         ; 472          ;
; Total output ports with no 0-value coverage         ; 444          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                     ; Output Port Name                                                                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |MyCPU|Timer:inst12|CPU_Cycle:inst2|DST                                                                                                       ; |MyCPU|Timer:inst12|CPU_Cycle:inst2|DST                                                                                                       ; q                ;
; |MyCPU|Timer:inst12|CPU_Cycle:inst2|SRC                                                                                                       ; |MyCPU|Timer:inst12|CPU_Cycle:inst2|SRC                                                                                                       ; q                ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~30                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~30                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~30                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~31                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~32                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~32                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~32                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~33                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~34                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~34                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~34                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~35                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~36                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~36                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~36                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~37                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~38                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~38                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~38                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~39                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~40                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~40                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~40                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~41                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~42                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~42                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~42                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~43                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~44                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~44                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~44                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~45                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~46                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~46                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~46                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~47                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~48                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~48                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~48                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~49                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~50                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~50                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~50                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~51                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~52                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~52                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~52                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~53                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~54                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~54                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~54                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~55                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~56                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~56                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~56                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~57                                                                                                      ; cout             ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~58                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~58                                                                                                      ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[0]~0                                         ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[0]~0                                         ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[1]~2                                         ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[1]~2                                         ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[2]~4                                         ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[2]~4                                         ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[2]~4                                         ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[2]~5                                         ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[3]~6                                         ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[3]~6                                         ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[3]~6                                         ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[3]~7                                         ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[4]~8                                         ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[4]~8                                         ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[4]~8                                         ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[4]~9                                         ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[5]~10                                        ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[5]~10                                        ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[5]~10                                        ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[5]~11                                        ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~0                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~0                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~4                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~4                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~4                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~5                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~6                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~6                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~6                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~7                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~8                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~8                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~8                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~9                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~10                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~10                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~10                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~11                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~12                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~12                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~12                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~13                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~14                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~14                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~14                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~15                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~16                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~16                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~18                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~18                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~20                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~20                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~22                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~22                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~24                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~24                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[6]~12                                        ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[6]~12                                        ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~0                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~0                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~4                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~4                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~6                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~6                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~8                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~8                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~8                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~9                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~10                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~10                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~14                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~14                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~14                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~15                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~16                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~16                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~18                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~18                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~18                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~19                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~20                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~20                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~20                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~21                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~22                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~22                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~4                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~4                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~4                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~5                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~6                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~6                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~6                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~7                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~8                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~8                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~8                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~9                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~10                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~10                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~10                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~11                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~12                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~12                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~12                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~13                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~14                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~14                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~14                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~15                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~16                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~16                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~16                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~17                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~18                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~18                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~18                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~19                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~20                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~20                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~20                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~21                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~22                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~22                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~22                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~23                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~24                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~24                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~24                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~25                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~26                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~26                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~26                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~27                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~28                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~28                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~28                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~29                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~30                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~30                                                   ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a7                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a7                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a7                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a7                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a6                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a6                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a6                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a6                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a5                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a5                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a5                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a5                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a4                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a4                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a4                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a4                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a3                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a3                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a3                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a3                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a2                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a2                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a2                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a2                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a1                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a1                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a1                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a1                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a0                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a0                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a0                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a0                            ; portadataout0    ;
; |MyCPU|IBUS[15]~output                                                                                                                        ; |MyCPU|IBUS[15]~output                                                                                                                        ; o                ;
; |MyCPU|IBUS[14]~output                                                                                                                        ; |MyCPU|IBUS[14]~output                                                                                                                        ; o                ;
; |MyCPU|IBUS[13]~output                                                                                                                        ; |MyCPU|IBUS[13]~output                                                                                                                        ; o                ;
; |MyCPU|IBUS[12]~output                                                                                                                        ; |MyCPU|IBUS[12]~output                                                                                                                        ; o                ;
; |MyCPU|IBUS[11]~output                                                                                                                        ; |MyCPU|IBUS[11]~output                                                                                                                        ; o                ;
; |MyCPU|IBUS[10]~output                                                                                                                        ; |MyCPU|IBUS[10]~output                                                                                                                        ; o                ;
; |MyCPU|IBUS[9]~output                                                                                                                         ; |MyCPU|IBUS[9]~output                                                                                                                         ; o                ;
; |MyCPU|IBUS[8]~output                                                                                                                         ; |MyCPU|IBUS[8]~output                                                                                                                         ; o                ;
; |MyCPU|IBUS[7]~output                                                                                                                         ; |MyCPU|IBUS[7]~output                                                                                                                         ; o                ;
; |MyCPU|IBUS[6]~output                                                                                                                         ; |MyCPU|IBUS[6]~output                                                                                                                         ; o                ;
; |MyCPU|IBUS[5]~output                                                                                                                         ; |MyCPU|IBUS[5]~output                                                                                                                         ; o                ;
; |MyCPU|IBUS[4]~output                                                                                                                         ; |MyCPU|IBUS[4]~output                                                                                                                         ; o                ;
; |MyCPU|IBUS[3]~output                                                                                                                         ; |MyCPU|IBUS[3]~output                                                                                                                         ; o                ;
; |MyCPU|IBUS[2]~output                                                                                                                         ; |MyCPU|IBUS[2]~output                                                                                                                         ; o                ;
; |MyCPU|IBUS[1]~output                                                                                                                         ; |MyCPU|IBUS[1]~output                                                                                                                         ; o                ;
; |MyCPU|IBUS[0]~output                                                                                                                         ; |MyCPU|IBUS[0]~output                                                                                                                         ; o                ;
; |MyCPU|DBUS[15]~output                                                                                                                        ; |MyCPU|DBUS[15]~output                                                                                                                        ; o                ;
; |MyCPU|DBUS[14]~output                                                                                                                        ; |MyCPU|DBUS[14]~output                                                                                                                        ; o                ;
; |MyCPU|DBUS[13]~output                                                                                                                        ; |MyCPU|DBUS[13]~output                                                                                                                        ; o                ;
; |MyCPU|DBUS[12]~output                                                                                                                        ; |MyCPU|DBUS[12]~output                                                                                                                        ; o                ;
; |MyCPU|DBUS[11]~output                                                                                                                        ; |MyCPU|DBUS[11]~output                                                                                                                        ; o                ;
; |MyCPU|DBUS[10]~output                                                                                                                        ; |MyCPU|DBUS[10]~output                                                                                                                        ; o                ;
; |MyCPU|DBUS[9]~output                                                                                                                         ; |MyCPU|DBUS[9]~output                                                                                                                         ; o                ;
; |MyCPU|DBUS[8]~output                                                                                                                         ; |MyCPU|DBUS[8]~output                                                                                                                         ; o                ;
; |MyCPU|DBUS[7]~output                                                                                                                         ; |MyCPU|DBUS[7]~output                                                                                                                         ; o                ;
; |MyCPU|DBUS[6]~output                                                                                                                         ; |MyCPU|DBUS[6]~output                                                                                                                         ; o                ;
; |MyCPU|DBUS[5]~output                                                                                                                         ; |MyCPU|DBUS[5]~output                                                                                                                         ; o                ;
; |MyCPU|DBUS[4]~output                                                                                                                         ; |MyCPU|DBUS[4]~output                                                                                                                         ; o                ;
; |MyCPU|DBUS[3]~output                                                                                                                         ; |MyCPU|DBUS[3]~output                                                                                                                         ; o                ;
; |MyCPU|DBUS[2]~output                                                                                                                         ; |MyCPU|DBUS[2]~output                                                                                                                         ; o                ;
; |MyCPU|DBUS[1]~output                                                                                                                         ; |MyCPU|DBUS[1]~output                                                                                                                         ; o                ;
; |MyCPU|DBUS[0]~output                                                                                                                         ; |MyCPU|DBUS[0]~output                                                                                                                         ; o                ;
; |MyCPU|ABUS[12]~output                                                                                                                        ; |MyCPU|ABUS[12]~output                                                                                                                        ; o                ;
; |MyCPU|ABUS[7]~output                                                                                                                         ; |MyCPU|ABUS[7]~output                                                                                                                         ; o                ;
; |MyCPU|ABUS[5]~output                                                                                                                         ; |MyCPU|ABUS[5]~output                                                                                                                         ; o                ;
; |MyCPU|ABUS[4]~output                                                                                                                         ; |MyCPU|ABUS[4]~output                                                                                                                         ; o                ;
; |MyCPU|ABUS[3]~output                                                                                                                         ; |MyCPU|ABUS[3]~output                                                                                                                         ; o                ;
; |MyCPU|ABUS[2]~output                                                                                                                         ; |MyCPU|ABUS[2]~output                                                                                                                         ; o                ;
; |MyCPU|ABUS[1]~output                                                                                                                         ; |MyCPU|ABUS[1]~output                                                                                                                         ; o                ;
; |MyCPU|Timer:inst12|CPU_Cycle:inst2|FI                                                                                                        ; |MyCPU|Timer:inst12|CPU_Cycle:inst2|FI                                                                                                        ; q                ;
; |MyCPU|Timer:inst12|CPU_Cycle:inst2|EXC                                                                                                       ; |MyCPU|Timer:inst12|CPU_Cycle:inst2|EXC                                                                                                       ; q                ;
; |MyCPU|IR:inst11|insta                                                                                                                        ; |MyCPU|IR:inst11|insta                                                                                                                        ; q                ;
; |MyCPU|IR:inst11|inst1                                                                                                                        ; |MyCPU|IR:inst11|inst1                                                                                                                        ; q                ;
; |MyCPU|IR:inst11|inst2                                                                                                                        ; |MyCPU|IR:inst11|inst2                                                                                                                        ; q                ;
; |MyCPU|IR:inst11|inst3                                                                                                                        ; |MyCPU|IR:inst11|inst3                                                                                                                        ; q                ;
; |MyCPU|IR:inst11|inst4                                                                                                                        ; |MyCPU|IR:inst11|inst4                                                                                                                        ; q                ;
; |MyCPU|IR:inst11|inst                                                                                                                         ; |MyCPU|IR:inst11|inst                                                                                                                         ; q                ;
; |MyCPU|CU:inst96|Equal11~0                                                                                                                    ; |MyCPU|CU:inst96|Equal11~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Equal11~1                                                                                                                    ; |MyCPU|CU:inst96|Equal11~1                                                                                                                    ; combout          ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[0]                                                                                                     ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[0]                                                                                                     ; q                ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[1]                                                                                                     ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[1]                                                                                                     ; q                ;
; |MyCPU|CU:inst96|WideNor0~2                                                                                                                   ; |MyCPU|CU:inst96|WideNor0~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor6~0                                                                                                                   ; |MyCPU|CU:inst96|WideNor6~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor11~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor11~0                                                                                                                  ; combout          ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[4]                                                                                                     ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[4]                                                                                                     ; q                ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[2]                                                                                                     ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[2]                                                                                                     ; q                ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[3]                                                                                                     ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[3]                                                                                                     ; q                ;
; |MyCPU|CU:inst96|WideNor11~1                                                                                                                  ; |MyCPU|CU:inst96|WideNor11~1                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor11~2                                                                                                                  ; |MyCPU|CU:inst96|WideNor11~2                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor34                                                                                                                    ; |MyCPU|CU:inst96|WideNor34                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor4~0                                                                                                                   ; |MyCPU|CU:inst96|WideNor4~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|Equal13~0                                                                                                                    ; |MyCPU|CU:inst96|Equal13~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor4~1                                                                                                                   ; |MyCPU|CU:inst96|WideNor4~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor4~2                                                                                                                   ; |MyCPU|CU:inst96|WideNor4~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor9~0                                                                                                                   ; |MyCPU|CU:inst96|WideNor9~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|Equal13~1                                                                                                                    ; |MyCPU|CU:inst96|Equal13~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor1~2                                                                                                                   ; |MyCPU|CU:inst96|WideNor1~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor12~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor12~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor63~2                                                                                                                  ; |MyCPU|CU:inst96|WideNor63~2                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|Equal13~2                                                                                                                    ; |MyCPU|CU:inst96|Equal13~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor69~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor69~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor69~1                                                                                                                  ; |MyCPU|CU:inst96|WideNor69~1                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor75~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor75~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor75~1                                                                                                                  ; |MyCPU|CU:inst96|WideNor75~1                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor75~2                                                                                                                  ; |MyCPU|CU:inst96|WideNor75~2                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideOr6~2                                                                                                                    ; |MyCPU|CU:inst96|WideOr6~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Equal4~2                                                                                                                     ; |MyCPU|CU:inst96|Equal4~2                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|WideNor69~2                                                                                                                  ; |MyCPU|CU:inst96|WideNor69~2                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor6~1                                                                                                                   ; |MyCPU|CU:inst96|WideNor6~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|Equal12~0                                                                                                                    ; |MyCPU|CU:inst96|Equal12~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Equal12~1                                                                                                                    ; |MyCPU|CU:inst96|Equal12~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor64                                                                                                                    ; |MyCPU|CU:inst96|WideNor64                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor6~2                                                                                                                   ; |MyCPU|CU:inst96|WideNor6~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor6~3                                                                                                                   ; |MyCPU|CU:inst96|WideNor6~3                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor6~4                                                                                                                   ; |MyCPU|CU:inst96|WideNor6~4                                                                                                                   ; combout          ;
; |MyCPU|R_addr:inst17|Beat~0                                                                                                                   ; |MyCPU|R_addr:inst17|Beat~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor9~1                                                                                                                   ; |MyCPU|CU:inst96|WideNor9~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|Equal0~0                                                                                                                     ; |MyCPU|CU:inst96|Equal0~0                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|WideNor2~0                                                                                                                   ; |MyCPU|CU:inst96|WideNor2~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor6                                                                                                                     ; |MyCPU|CU:inst96|WideNor6                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|WideNor28~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor28~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor31                                                                                                                    ; |MyCPU|CU:inst96|WideNor31                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr0~0                                                                                                                    ; |MyCPU|CU:inst96|WideOr0~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr4                                                                                                                      ; |MyCPU|CU:inst96|WideOr4                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|cnt[0]                                                                                                                       ; |MyCPU|CU:inst96|cnt[0]                                                                                                                       ; q                ;
; |MyCPU|CU:inst96|Tplus1~2                                                                                                                     ; |MyCPU|CU:inst96|Tplus1~2                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Equal11~2                                                                                                                    ; |MyCPU|CU:inst96|Equal11~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Op_MOV1~0                                                                                                                    ; |MyCPU|CU:inst96|Op_MOV1~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Equal2~0                                                                                                                     ; |MyCPU|CU:inst96|Equal2~0                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Op_MOV1                                                                                                                      ; |MyCPU|CU:inst96|Op_MOV1                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|ADDC~0                                                                                                                       ; |MyCPU|CU:inst96|ADDC~0                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|ALU_BUS~0                                                                                                                    ; |MyCPU|CU:inst96|ALU_BUS~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|always0~2                                                                                                                    ; |MyCPU|CU:inst96|always0~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|always0~3                                                                                                                    ; |MyCPU|CU:inst96|always0~3                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|always0~4                                                                                                                    ; |MyCPU|CU:inst96|always0~4                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|always0~5                                                                                                                    ; |MyCPU|CU:inst96|always0~5                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|DECAC~2                                                                                                                      ; |MyCPU|CU:inst96|DECAC~2                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|ALU_BUS~1                                                                                                                    ; |MyCPU|CU:inst96|ALU_BUS~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|ALU_BUS                                                                                                                      ; |MyCPU|CU:inst96|ALU_BUS                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|Tplus1~3                                                                                                                     ; |MyCPU|CU:inst96|Tplus1~3                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|IMUL~3                                                                                                                       ; |MyCPU|CU:inst96|IMUL~3                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|ADDC~1                                                                                                                       ; |MyCPU|CU:inst96|ADDC~1                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|ADDC~2                                                                                                                       ; |MyCPU|CU:inst96|ADDC~2                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|INCAC~1                                                                                                                      ; |MyCPU|CU:inst96|INCAC~1                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|INCAC~2                                                                                                                      ; |MyCPU|CU:inst96|INCAC~2                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|DECAC~3                                                                                                                      ; |MyCPU|CU:inst96|DECAC~3                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|DECAC                                                                                                                        ; |MyCPU|CU:inst96|DECAC                                                                                                                        ; combout          ;
; |MyCPU|CU:inst96|cnt[1]                                                                                                                       ; |MyCPU|CU:inst96|cnt[1]                                                                                                                       ; q                ;
; |MyCPU|CU:inst96|W_B~2                                                                                                                        ; |MyCPU|CU:inst96|W_B~2                                                                                                                        ; combout          ;
; |MyCPU|CU:inst96|W_B~3                                                                                                                        ; |MyCPU|CU:inst96|W_B~3                                                                                                                        ; combout          ;
; |MyCPU|CU:inst96|Equal2~1                                                                                                                     ; |MyCPU|CU:inst96|Equal2~1                                                                                                                     ; combout          ;
; |MyCPU|R_addr:inst17|D_E                                                                                                                      ; |MyCPU|R_addr:inst17|D_E                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|Equal3~0                                                                                                                     ; |MyCPU|CU:inst96|Equal3~0                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Op_MOV3~0                                                                                                                    ; |MyCPU|CU:inst96|Op_MOV3~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Op_MOV3                                                                                                                      ; |MyCPU|CU:inst96|Op_MOV3                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|IBUS_PC~4                                                                                                                    ; |MyCPU|CU:inst96|IBUS_PC~4                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|cnt[2]                                                                                                                       ; |MyCPU|CU:inst96|cnt[2]                                                                                                                       ; q                ;
; |MyCPU|CU:inst96|W_B~4                                                                                                                        ; |MyCPU|CU:inst96|W_B~4                                                                                                                        ; combout          ;
; |MyCPU|CU:inst96|W_B~5                                                                                                                        ; |MyCPU|CU:inst96|W_B~5                                                                                                                        ; combout          ;
; |MyCPU|CU:inst96|W_B~6                                                                                                                        ; |MyCPU|CU:inst96|W_B~6                                                                                                                        ; combout          ;
; |MyCPU|CU:inst96|W_B~7                                                                                                                        ; |MyCPU|CU:inst96|W_B~7                                                                                                                        ; combout          ;
; |MyCPU|CU:inst96|W_B~8                                                                                                                        ; |MyCPU|CU:inst96|W_B~8                                                                                                                        ; combout          ;
; |MyCPU|CU:inst96|W_B~9                                                                                                                        ; |MyCPU|CU:inst96|W_B~9                                                                                                                        ; combout          ;
; |MyCPU|CU:inst96|W_B~10                                                                                                                       ; |MyCPU|CU:inst96|W_B~10                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|W_B~11                                                                                                                       ; |MyCPU|CU:inst96|W_B~11                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|WideNor4~3                                                                                                                   ; |MyCPU|CU:inst96|WideNor4~3                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor4~4                                                                                                                   ; |MyCPU|CU:inst96|WideNor4~4                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr7~0                                                                                                                    ; |MyCPU|CU:inst96|WideOr7~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor72~1                                                                                                                  ; |MyCPU|CU:inst96|WideNor72~1                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|temp[12]~2                                                                                                                   ; |MyCPU|CU:inst96|temp[12]~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor3~2                                                                                                                   ; |MyCPU|CU:inst96|WideNor3~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor3~3                                                                                                                   ; |MyCPU|CU:inst96|WideNor3~3                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor18                                                                                                                    ; |MyCPU|CU:inst96|WideNor18                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor9~2                                                                                                                   ; |MyCPU|CU:inst96|WideNor9~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor9~3                                                                                                                   ; |MyCPU|CU:inst96|WideNor9~3                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr7~1                                                                                                                    ; |MyCPU|CU:inst96|WideOr7~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|W_B~12                                                                                                                       ; |MyCPU|CU:inst96|W_B~12                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|WideNor0~3                                                                                                                   ; |MyCPU|CU:inst96|WideNor0~3                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor0~4                                                                                                                   ; |MyCPU|CU:inst96|WideNor0~4                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr7~2                                                                                                                    ; |MyCPU|CU:inst96|WideOr7~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr7~3                                                                                                                    ; |MyCPU|CU:inst96|WideOr7~3                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr17~2                                                                                                                   ; |MyCPU|CU:inst96|WideOr17~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|W_B~13                                                                                                                       ; |MyCPU|CU:inst96|W_B~13                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|W_B~14                                                                                                                       ; |MyCPU|CU:inst96|W_B~14                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|MDR_DBUS~1                                                                                                                   ; |MyCPU|CU:inst96|MDR_DBUS~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|Tset0~2                                                                                                                      ; |MyCPU|CU:inst96|Tset0~2                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|MAR_ABUS~0                                                                                                                   ; |MyCPU|CU:inst96|MAR_ABUS~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|ALU_BUS~2                                                                                                                    ; |MyCPU|CU:inst96|ALU_BUS~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|MAR_ABUS~1                                                                                                                   ; |MyCPU|CU:inst96|MAR_ABUS~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|BUS_MDR~0                                                                                                                    ; |MyCPU|CU:inst96|BUS_MDR~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|I_DBUS~0                                                                                                                     ; |MyCPU|CU:inst96|I_DBUS~0                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|MDR_IBUS                                                                                                                     ; |MyCPU|CU:inst96|MDR_IBUS                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|I_DBUS~1                                                                                                                     ; |MyCPU|CU:inst96|I_DBUS~1                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|MRD~0                                                                                                                        ; |MyCPU|CU:inst96|MRD~0                                                                                                                        ; combout          ;
; |MyCPU|CU:inst96|MWR                                                                                                                          ; |MyCPU|CU:inst96|MWR                                                                                                                          ; combout          ;
; |MyCPU|CU:inst96|MAR_ABUS~2                                                                                                                   ; |MyCPU|CU:inst96|MAR_ABUS~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|MAR_ABUS~3                                                                                                                   ; |MyCPU|CU:inst96|MAR_ABUS~3                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|MAR_ABUS~4                                                                                                                   ; |MyCPU|CU:inst96|MAR_ABUS~4                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr7~4                                                                                                                    ; |MyCPU|CU:inst96|WideOr7~4                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|MAR_ABUS~5                                                                                                                   ; |MyCPU|CU:inst96|MAR_ABUS~5                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor2~1                                                                                                                   ; |MyCPU|CU:inst96|WideNor2~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|temp[15]~3                                                                                                                   ; |MyCPU|CU:inst96|temp[15]~3                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|MAR_IBUS~0                                                                                                                   ; |MyCPU|CU:inst96|MAR_IBUS~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr11~1                                                                                                                   ; |MyCPU|CU:inst96|WideOr11~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr11~2                                                                                                                   ; |MyCPU|CU:inst96|WideOr11~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr11                                                                                                                     ; |MyCPU|CU:inst96|WideOr11                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|SR_IBUS~0                                                                                                                    ; |MyCPU|CU:inst96|SR_IBUS~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|SR_IBUS~1                                                                                                                    ; |MyCPU|CU:inst96|SR_IBUS~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor27~2                                                                                                                  ; |MyCPU|CU:inst96|WideNor27~2                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideOr3~2                                                                                                                    ; |MyCPU|CU:inst96|WideOr3~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr8~0                                                                                                                    ; |MyCPU|CU:inst96|WideOr8~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr5~2                                                                                                                    ; |MyCPU|CU:inst96|WideOr5~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr5~3                                                                                                                    ; |MyCPU|CU:inst96|WideOr5~3                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr5~4                                                                                                                    ; |MyCPU|CU:inst96|WideOr5~4                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr5~6                                                                                                                    ; |MyCPU|CU:inst96|WideOr5~6                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr5                                                                                                                      ; |MyCPU|CU:inst96|WideOr5                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|Tset0~3                                                                                                                      ; |MyCPU|CU:inst96|Tset0~3                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|RE~1                                                                                                                         ; |MyCPU|CU:inst96|RE~1                                                                                                                         ; combout          ;
; |MyCPU|CU:inst96|RE~2                                                                                                                         ; |MyCPU|CU:inst96|RE~2                                                                                                                         ; combout          ;
; |MyCPU|CU:inst96|RE~3                                                                                                                         ; |MyCPU|CU:inst96|RE~3                                                                                                                         ; combout          ;
; |MyCPU|CU:inst96|RE~4                                                                                                                         ; |MyCPU|CU:inst96|RE~4                                                                                                                         ; combout          ;
; |MyCPU|CU:inst96|Tplus1~4                                                                                                                     ; |MyCPU|CU:inst96|Tplus1~4                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|RE~5                                                                                                                         ; |MyCPU|CU:inst96|RE~5                                                                                                                         ; combout          ;
; |MyCPU|CU:inst96|R_IBUS                                                                                                                       ; |MyCPU|CU:inst96|R_IBUS                                                                                                                       ; combout          ;
; |MyCPU|IR:inst11|inst6                                                                                                                        ; |MyCPU|IR:inst11|inst6                                                                                                                        ; q                ;
; |MyCPU|IR:inst11|inst14                                                                                                                       ; |MyCPU|IR:inst11|inst14                                                                                                                       ; q                ;
; |MyCPU|IR:inst11|inst13                                                                                                                       ; |MyCPU|IR:inst11|inst13                                                                                                                       ; q                ;
; |MyCPU|IR:inst11|inst12                                                                                                                       ; |MyCPU|IR:inst11|inst12                                                                                                                       ; q                ;
; |MyCPU|R_addr:inst17|Decoder1~0                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~0                                                                                                               ; combout          ;
; |MyCPU|IR:inst11|inst8                                                                                                                        ; |MyCPU|IR:inst11|inst8                                                                                                                        ; q                ;
; |MyCPU|IR:inst11|inst7                                                                                                                        ; |MyCPU|IR:inst11|inst7                                                                                                                        ; q                ;
; |MyCPU|R_addr:inst17|always0~0                                                                                                                ; |MyCPU|R_addr:inst17|always0~0                                                                                                                ; combout          ;
; |MyCPU|IR:inst11|inst11                                                                                                                       ; |MyCPU|IR:inst11|inst11                                                                                                                       ; q                ;
; |MyCPU|IR:inst11|inst10                                                                                                                       ; |MyCPU|IR:inst11|inst10                                                                                                                       ; q                ;
; |MyCPU|IR:inst11|inst9                                                                                                                        ; |MyCPU|IR:inst11|inst9                                                                                                                        ; q                ;
; |MyCPU|R_addr:inst17|Decoder0~0                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~0                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|always0~1                                                                                                                ; |MyCPU|R_addr:inst17|always0~1                                                                                                                ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~1                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~1                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~1                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~1                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|R[14]~1                                                                                                                  ; |MyCPU|R_addr:inst17|R[14]~1                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~2                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~2                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|R[13]~2                                                                                                                  ; |MyCPU|R_addr:inst17|R[13]~2                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~3                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~3                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~3                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~3                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~5                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~5                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|R[10]~5                                                                                                                  ; |MyCPU|R_addr:inst17|R[10]~5                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~7                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~7                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Beat                                                                                                                     ; |MyCPU|R_addr:inst17|Beat                                                                                                                     ; combout          ;
; |MyCPU|R_addr:inst17|R[8]~7                                                                                                                   ; |MyCPU|R_addr:inst17|R[8]~7                                                                                                                   ; combout          ;
; |MyCPU|R_addr:inst17|R[8]~8                                                                                                                   ; |MyCPU|R_addr:inst17|R[8]~8                                                                                                                   ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~7                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~7                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|R[8]~9                                                                                                                   ; |MyCPU|R_addr:inst17|R[8]~9                                                                                                                   ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~9                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~9                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|R[6]~11                                                                                                                  ; |MyCPU|R_addr:inst17|R[6]~11                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|R[4]~13                                                                                                                  ; |MyCPU|R_addr:inst17|R[4]~13                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|R[4]~14                                                                                                                  ; |MyCPU|R_addr:inst17|R[4]~14                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|R[4]~15                                                                                                                  ; |MyCPU|R_addr:inst17|R[4]~15                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|R[4]~16                                                                                                                  ; |MyCPU|R_addr:inst17|R[4]~16                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|R[2]~19                                                                                                                  ; |MyCPU|R_addr:inst17|R[2]~19                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|R[2]~20                                                                                                                  ; |MyCPU|R_addr:inst17|R[2]~20                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|R[2]~21                                                                                                                  ; |MyCPU|R_addr:inst17|R[2]~21                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~12                                                                                                              ; |MyCPU|R_addr:inst17|Decoder0~12                                                                                                              ; combout          ;
; |MyCPU|R_addr:inst17|R[1]~22                                                                                                                  ; |MyCPU|R_addr:inst17|R[1]~22                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|R[0]~23                                                                                                                  ; |MyCPU|R_addr:inst17|R[0]~23                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|R[0]~24                                                                                                                  ; |MyCPU|R_addr:inst17|R[0]~24                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~13                                                                                                              ; |MyCPU|R_addr:inst17|Decoder0~13                                                                                                              ; combout          ;
; |MyCPU|R_addr:inst17|R[0]~25                                                                                                                  ; |MyCPU|R_addr:inst17|R[0]~25                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor10~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor10~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideOr9~0                                                                                                                    ; |MyCPU|CU:inst96|WideOr9~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr9~1                                                                                                                    ; |MyCPU|CU:inst96|WideOr9~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr9~2                                                                                                                    ; |MyCPU|CU:inst96|WideOr9~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|RBL_IBUS~0                                                                                                                   ; |MyCPU|CU:inst96|RBL_IBUS~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|RBL_IBUS~2                                                                                                                   ; |MyCPU|CU:inst96|RBL_IBUS~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|RBL_IBUS~3                                                                                                                   ; |MyCPU|CU:inst96|RBL_IBUS~3                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor62~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor62~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor23~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor23~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|Equal0~1                                                                                                                     ; |MyCPU|CU:inst96|Equal0~1                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|WideOr14~0                                                                                                                   ; |MyCPU|CU:inst96|WideOr14~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr14~1                                                                                                                   ; |MyCPU|CU:inst96|WideOr14~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr14                                                                                                                     ; |MyCPU|CU:inst96|WideOr14                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|PC_IBUS~0                                                                                                                    ; |MyCPU|CU:inst96|PC_IBUS~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|PC_IBUS~1                                                                                                                    ; |MyCPU|CU:inst96|PC_IBUS~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|PC_IBUS~2                                                                                                                    ; |MyCPU|CU:inst96|PC_IBUS~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|PC_IBUS~3                                                                                                                    ; |MyCPU|CU:inst96|PC_IBUS~3                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor6~5                                                                                                                   ; |MyCPU|CU:inst96|WideNor6~5                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|PCplus1~2                                                                                                                    ; |MyCPU|CU:inst96|PCplus1~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_PC~5                                                                                                                    ; |MyCPU|CU:inst96|IBUS_PC~5                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_PC~6                                                                                                                    ; |MyCPU|CU:inst96|IBUS_PC~6                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_PC~7                                                                                                                    ; |MyCPU|CU:inst96|IBUS_PC~7                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr7~5                                                                                                                    ; |MyCPU|CU:inst96|WideOr7~5                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr12~0                                                                                                                   ; |MyCPU|CU:inst96|WideOr12~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr12~1                                                                                                                   ; |MyCPU|CU:inst96|WideOr12~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor32~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor32~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideOr12~2                                                                                                                   ; |MyCPU|CU:inst96|WideOr12~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr12~3                                                                                                                   ; |MyCPU|CU:inst96|WideOr12~3                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr12~5                                                                                                                   ; |MyCPU|CU:inst96|WideOr12~5                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr12~6                                                                                                                   ; |MyCPU|CU:inst96|WideOr12~6                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr12~7                                                                                                                   ; |MyCPU|CU:inst96|WideOr12~7                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|PCplus1                                                                                                                      ; |MyCPU|CU:inst96|PCplus1                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|WideOr2~0                                                                                                                    ; |MyCPU|CU:inst96|WideOr2~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr17~3                                                                                                                   ; |MyCPU|CU:inst96|WideOr17~3                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr19~0                                                                                                                   ; |MyCPU|CU:inst96|WideOr19~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr19~1                                                                                                                   ; |MyCPU|CU:inst96|WideOr19~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr19~2                                                                                                                   ; |MyCPU|CU:inst96|WideOr19~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|Tplus1~5                                                                                                                     ; |MyCPU|CU:inst96|Tplus1~5                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tplus1~6                                                                                                                     ; |MyCPU|CU:inst96|Tplus1~6                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tplus1~7                                                                                                                     ; |MyCPU|CU:inst96|Tplus1~7                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tplus1~8                                                                                                                     ; |MyCPU|CU:inst96|Tplus1~8                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tplus1~9                                                                                                                     ; |MyCPU|CU:inst96|Tplus1~9                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tplus1~10                                                                                                                    ; |MyCPU|CU:inst96|Tplus1~10                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Tplus1~11                                                                                                                    ; |MyCPU|CU:inst96|Tplus1~11                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Tplus1~12                                                                                                                    ; |MyCPU|CU:inst96|Tplus1~12                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Tplus1~13                                                                                                                    ; |MyCPU|CU:inst96|Tplus1~13                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Tplus1~14                                                                                                                    ; |MyCPU|CU:inst96|Tplus1~14                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Tplus1~15                                                                                                                    ; |MyCPU|CU:inst96|Tplus1~15                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Tplus1~16                                                                                                                    ; |MyCPU|CU:inst96|Tplus1~16                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Tplus1~17                                                                                                                    ; |MyCPU|CU:inst96|Tplus1~17                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Tplus1~18                                                                                                                    ; |MyCPU|CU:inst96|Tplus1~18                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Tplus1                                                                                                                       ; |MyCPU|CU:inst96|Tplus1                                                                                                                       ; combout          ;
; |MyCPU|MAR:inst15|74244:inst12|26~1                                                                                                           ; |MyCPU|MAR:inst15|74244:inst12|26~1                                                                                                           ; combout          ;
; |MyCPU|MAR:inst15|74244:inst12|27~1                                                                                                           ; |MyCPU|MAR:inst15|74244:inst12|27~1                                                                                                           ; combout          ;
; |MyCPU|MAR:inst15|74244:inst12|31~1                                                                                                           ; |MyCPU|MAR:inst15|74244:inst12|31~1                                                                                                           ; combout          ;
; |MyCPU|MAR:inst15|74273:inst33|15                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|15                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74244:inst12|36~1                                                                                                           ; |MyCPU|MAR:inst15|74244:inst12|36~1                                                                                                           ; combout          ;
; |MyCPU|MAR:inst15|74244:inst12|11~1                                                                                                           ; |MyCPU|MAR:inst15|74244:inst12|11~1                                                                                                           ; combout          ;
; |MyCPU|MAR:inst15|74244:inst12|10~1                                                                                                           ; |MyCPU|MAR:inst15|74244:inst12|10~1                                                                                                           ; combout          ;
; |MyCPU|MAR:inst15|74244:inst12|6~1                                                                                                            ; |MyCPU|MAR:inst15|74244:inst12|6~1                                                                                                            ; combout          ;
; |MyCPU|MAR:inst15|74244:inst12|1~1                                                                                                            ; |MyCPU|MAR:inst15|74244:inst12|1~1                                                                                                            ; combout          ;
; |MyCPU|MAR:inst15|74273:inst2|12                                                                                                              ; |MyCPU|MAR:inst15|74273:inst2|12                                                                                                              ; q                ;
; |MyCPU|MAR:inst15|74244:inst11|26~1                                                                                                           ; |MyCPU|MAR:inst15|74244:inst11|26~1                                                                                                           ; combout          ;
; |MyCPU|MAR:inst15|74244:inst11|27~1                                                                                                           ; |MyCPU|MAR:inst15|74244:inst11|27~1                                                                                                           ; combout          ;
; |MyCPU|MAR:inst15|74273:inst2|14                                                                                                              ; |MyCPU|MAR:inst15|74273:inst2|14                                                                                                              ; q                ;
; |MyCPU|MAR:inst15|74244:inst11|31~1                                                                                                           ; |MyCPU|MAR:inst15|74244:inst11|31~1                                                                                                           ; combout          ;
; |MyCPU|MAR:inst15|74273:inst2|15                                                                                                              ; |MyCPU|MAR:inst15|74273:inst2|15                                                                                                              ; q                ;
; |MyCPU|MAR:inst15|74244:inst11|36~1                                                                                                           ; |MyCPU|MAR:inst15|74244:inst11|36~1                                                                                                           ; combout          ;
; |MyCPU|MAR:inst15|74273:inst2|16                                                                                                              ; |MyCPU|MAR:inst15|74273:inst2|16                                                                                                              ; q                ;
; |MyCPU|MAR:inst15|74244:inst11|11~1                                                                                                           ; |MyCPU|MAR:inst15|74244:inst11|11~1                                                                                                           ; combout          ;
; |MyCPU|MAR:inst15|74273:inst2|17                                                                                                              ; |MyCPU|MAR:inst15|74273:inst2|17                                                                                                              ; q                ;
; |MyCPU|MAR:inst15|74244:inst11|10~1                                                                                                           ; |MyCPU|MAR:inst15|74244:inst11|10~1                                                                                                           ; combout          ;
; |MyCPU|MAR:inst15|74273:inst2|18                                                                                                              ; |MyCPU|MAR:inst15|74273:inst2|18                                                                                                              ; q                ;
; |MyCPU|MAR:inst15|74244:inst11|6~1                                                                                                            ; |MyCPU|MAR:inst15|74244:inst11|6~1                                                                                                            ; combout          ;
; |MyCPU|MAR:inst15|74244:inst11|1~1                                                                                                            ; |MyCPU|MAR:inst15|74244:inst11|1~1                                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|always0~0                                                                                                    ; |MyCPU|Memory:inst24|M_ctrl:inst|always0~0                                                                                                    ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|A_plus[0]                                                                                                    ; |MyCPU|Memory:inst24|M_ctrl:inst|A_plus[0]                                                                                                    ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst|16                                                                                                             ; |MyCPU|IBUS_X:inst7|74273:inst|16                                                                                                             ; q                ;
; |MyCPU|IBUS_X:inst7|74273:inst|17                                                                                                             ; |MyCPU|IBUS_X:inst7|74273:inst|17                                                                                                             ; q                ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[9]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[9]                                                   ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst|14                                                                                                             ; |MyCPU|IBUS_X:inst7|74273:inst|14                                                                                                             ; q                ;
; |MyCPU|IBUS_X:inst7|74273:inst|15                                                                                                             ; |MyCPU|IBUS_X:inst7|74273:inst|15                                                                                                             ; q                ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|cs1a[1]~1                                                 ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|cs1a[1]~1                                                 ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[9]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[9]                                                   ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst1|14                                                                                                            ; |MyCPU|IBUS_X:inst6|74273:inst1|14                                                                                                            ; q                ;
; |MyCPU|ALU:inst|tr:inst14|WideOr0~0                                                                                                           ; |MyCPU|ALU:inst|tr:inst14|WideOr0~0                                                                                                           ; combout          ;
; |MyCPU|ALU:inst|tr:inst14|WideOr0~1                                                                                                           ; |MyCPU|ALU:inst|tr:inst14|WideOr0~1                                                                                                           ; combout          ;
; |MyCPU|ALU:inst|tr:inst14|WideOr1~0                                                                                                           ; |MyCPU|ALU:inst|tr:inst14|WideOr1~0                                                                                                           ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|47~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|47~0                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst1|15                                                                                                            ; |MyCPU|IBUS_X:inst6|74273:inst1|15                                                                                                            ; q                ;
; |MyCPU|CU:inst96|WideOr7                                                                                                                      ; |MyCPU|CU:inst96|WideOr7                                                                                                                      ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst1|15                                                                                                            ; |MyCPU|IBUS_X:inst7|74273:inst1|15                                                                                                            ; q                ;
; |MyCPU|ALU:inst|tr:inst14|WideOr3~2                                                                                                           ; |MyCPU|ALU:inst|tr:inst14|WideOr3~2                                                                                                           ; combout          ;
; |MyCPU|ALU:inst|tr:inst14|WideOr2~0                                                                                                           ; |MyCPU|ALU:inst|tr:inst14|WideOr2~0                                                                                                           ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|43~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|43~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|43~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|43~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|44~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|44~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|44~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|44~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|74~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|74~0                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst1|17                                                                                                            ; |MyCPU|IBUS_X:inst7|74273:inst1|17                                                                                                            ; q                ;
; |MyCPU|ALU:inst|74181:inst|45~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|45~0                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|78~1                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~1                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|51~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|51~0                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|78~2                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~2                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|78~3                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~3                                                                                                               ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst|14                                                                                                             ; |MyCPU|IBUS_X:inst6|74273:inst|14                                                                                                             ; q                ;
; |MyCPU|ALU:inst|74181:inst1|47~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|47~0                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst|13                                                                                                             ; |MyCPU|IBUS_X:inst7|74273:inst|13                                                                                                             ; q                ;
; |MyCPU|IBUS_X:inst6|74273:inst|12                                                                                                             ; |MyCPU|IBUS_X:inst6|74273:inst|12                                                                                                             ; q                ;
; |MyCPU|ALU:inst|74181:inst1|78~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|78~0                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst|17                                                                                                             ; |MyCPU|IBUS_X:inst6|74273:inst|17                                                                                                             ; q                ;
; |MyCPU|ALU:inst|74181:inst2|48~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|48~1                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst|16                                                                                                             ; |MyCPU|IBUS_X:inst6|74273:inst|16                                                                                                             ; q                ;
; |MyCPU|ALU:inst|74181:inst2|78~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|78~0                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst|19                                                                                                             ; |MyCPU|IBUS_X:inst6|74273:inst|19                                                                                                             ; q                ;
; |MyCPU|ALU:inst|tr:inst14|CN0~0                                                                                                               ; |MyCPU|ALU:inst|tr:inst14|CN0~0                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|78~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|78~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|tr:inst14|WideOr3~3                                                                                                           ; |MyCPU|ALU:inst|tr:inst14|WideOr3~3                                                                                                           ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|43                                                                                                                ; |MyCPU|ALU:inst|74181:inst2|43                                                                                                                ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst|18                                                                                                             ; |MyCPU|IBUS_X:inst6|74273:inst|18                                                                                                             ; q                ;
; |MyCPU|ALU:inst|74181:inst2|47~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|47~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|78~2                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|78~2                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|52~2                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|52~2                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|45~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|45~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|78~3                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|78~3                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|44                                                                                                                ; |MyCPU|ALU:inst|74181:inst2|44                                                                                                                ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|51                                                                                                                ; |MyCPU|ALU:inst|74181:inst2|51                                                                                                                ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|78~4                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|78~4                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|78~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|78~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|44                                                                                                                ; |MyCPU|ALU:inst|74181:inst1|44                                                                                                                ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|45                                                                                                                ; |MyCPU|ALU:inst|74181:inst1|45                                                                                                                ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|78~2                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|78~2                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|43                                                                                                                ; |MyCPU|ALU:inst|74181:inst1|43                                                                                                                ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|51                                                                                                                ; |MyCPU|ALU:inst|74181:inst1|51                                                                                                                ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|78~3                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|78~3                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst1|18                                                                                                            ; |MyCPU|IBUS_X:inst6|74273:inst1|18                                                                                                            ; q                ;
; |MyCPU|ALU:inst|74181:inst|46~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|46~0                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|46~1                                                                                                               ; |MyCPU|ALU:inst|74181:inst|46~1                                                                                                               ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst1|18                                                                                                            ; |MyCPU|IBUS_X:inst7|74273:inst1|18                                                                                                            ; q                ;
; |MyCPU|ALU:inst|74181:inst|47~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|47~0                                                                                                               ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst1|19                                                                                                            ; |MyCPU|IBUS_X:inst6|74273:inst1|19                                                                                                            ; q                ;
; |MyCPU|ALU:inst|74181:inst|78~6                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~6                                                                                                               ; combout          ;
; |MyCPU|CU:inst96|W_B~15                                                                                                                       ; |MyCPU|CU:inst96|W_B~15                                                                                                                       ; combout          ;
; |MyCPU|ALU:inst|74181:inst|43~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|43~0                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|43~1                                                                                                               ; |MyCPU|ALU:inst|74181:inst|43~1                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|43~2                                                                                                               ; |MyCPU|ALU:inst|74181:inst|43~2                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|44~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|44~0                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|78~7                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~7                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|46~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|46~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|74~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|74~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|tr:inst14|WideOr4~0                                                                                                           ; |MyCPU|ALU:inst|tr:inst14|WideOr4~0                                                                                                           ; combout          ;
; |MyCPU|ALU:inst|inst19                                                                                                                        ; |MyCPU|ALU:inst|inst19                                                                                                                        ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|74~2                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|74~2                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst1|13                                                                                                            ; |MyCPU|IBUS_X:inst7|74273:inst1|13                                                                                                            ; q                ;
; |MyCPU|IBUS_X:inst6|74273:inst1|13                                                                                                            ; |MyCPU|IBUS_X:inst6|74273:inst1|13                                                                                                            ; q                ;
; |MyCPU|ALU:inst|74181:inst3|74~3                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|74~3                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|74~4                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|74~4                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|45~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|45~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|45~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|45~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|74~5                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|74~5                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|51~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|51~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|77~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|77~0                                                                                                              ; combout          ;
; |MyCPU|CU:inst96|IMUL~4                                                                                                                       ; |MyCPU|CU:inst96|IMUL~4                                                                                                                       ; combout          ;
; |MyCPU|ALU:inst|74244b:inst5|11~0                                                                                                             ; |MyCPU|ALU:inst|74244b:inst5|11~0                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74244b:inst5|10~0                                                                                                             ; |MyCPU|ALU:inst|74244b:inst5|10~0                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74244b:inst5|10~1                                                                                                             ; |MyCPU|ALU:inst|74244b:inst5|10~1                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|79                                                                                                                ; |MyCPU|ALU:inst|74181:inst3|79                                                                                                                ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|81~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|81~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74244b:inst5|6~0                                                                                                              ; |MyCPU|ALU:inst|74244b:inst5|6~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74244b:inst5|1~0                                                                                                              ; |MyCPU|ALU:inst|74244b:inst5|1~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74244b:inst5|1~1                                                                                                              ; |MyCPU|ALU:inst|74244b:inst5|1~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74244b:inst5|1~2                                                                                                              ; |MyCPU|ALU:inst|74244b:inst5|1~2                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst|75~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|75~0                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|45~1                                                                                                               ; |MyCPU|ALU:inst|74181:inst|45~1                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|74~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|74~0                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|77~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|77~0                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74244b:inst5|26~0                                                                                                             ; |MyCPU|ALU:inst|74244b:inst5|26~0                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74181:inst|82~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|82~0                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74244b:inst5|27~0                                                                                                             ; |MyCPU|ALU:inst|74244b:inst5|27~0                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74181:inst|78~10                                                                                                              ; |MyCPU|ALU:inst|74181:inst|78~10                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst|81~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|81~0                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74244b:inst5|31~0                                                                                                             ; |MyCPU|ALU:inst|74244b:inst5|31~0                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74181:inst|80~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|80~0                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74244b:inst5|36~0                                                                                                             ; |MyCPU|ALU:inst|74244b:inst5|36~0                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|74~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|74~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|75~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|75~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|74~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|74~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|77~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|77~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74244b:inst6|11~0                                                                                                             ; |MyCPU|ALU:inst|74244b:inst6|11~0                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74244b:inst6|10~0                                                                                                             ; |MyCPU|ALU:inst|74244b:inst6|10~0                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74244b:inst6|10~1                                                                                                             ; |MyCPU|ALU:inst|74244b:inst6|10~1                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|81                                                                                                                ; |MyCPU|ALU:inst|74181:inst1|81                                                                                                                ; combout          ;
; |MyCPU|ALU:inst|74244b:inst6|6~0                                                                                                              ; |MyCPU|ALU:inst|74244b:inst6|6~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74244b:inst6|1~0                                                                                                              ; |MyCPU|ALU:inst|74244b:inst6|1~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74244b:inst6|1~1                                                                                                              ; |MyCPU|ALU:inst|74244b:inst6|1~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|75~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|75~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|45                                                                                                                ; |MyCPU|ALU:inst|74181:inst2|45                                                                                                                ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|74~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|74~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|77~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|77~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74244b:inst6|26~0                                                                                                             ; |MyCPU|ALU:inst|74244b:inst6|26~0                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|82                                                                                                                ; |MyCPU|ALU:inst|74181:inst2|82                                                                                                                ; combout          ;
; |MyCPU|ALU:inst|74244b:inst6|27~0                                                                                                             ; |MyCPU|ALU:inst|74244b:inst6|27~0                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74244b:inst6|31~0                                                                                                             ; |MyCPU|ALU:inst|74244b:inst6|31~0                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74244b:inst6|31~1                                                                                                             ; |MyCPU|ALU:inst|74244b:inst6|31~1                                                                                                             ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|64                                                                                                                ; |MyCPU|ALU:inst|74181:inst2|64                                                                                                                ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|80~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|80~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74244b:inst6|36~0                                                                                                             ; |MyCPU|ALU:inst|74244b:inst6|36~0                                                                                                             ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[15]                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout[15]                                                                                                                  ; q                ;
; |MyCPU|MY_REG:inst2|Rout[14]                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout[14]                                                                                                                  ; q                ;
; |MyCPU|MY_REG:inst2|Rout[13]                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout[13]                                                                                                                  ; q                ;
; |MyCPU|MY_REG:inst2|Rout[12]                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout[12]                                                                                                                  ; q                ;
; |MyCPU|MY_REG:inst2|Rout[11]                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout[11]                                                                                                                  ; q                ;
; |MyCPU|MY_REG:inst2|Rout[10]                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout[10]                                                                                                                  ; q                ;
; |MyCPU|MY_REG:inst2|Rout[9]                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout[9]                                                                                                                   ; q                ;
; |MyCPU|MY_REG:inst2|Rout[8]                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout[8]                                                                                                                   ; q                ;
; |MyCPU|MY_REG:inst2|Rout[7]                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout[7]                                                                                                                   ; q                ;
; |MyCPU|MY_REG:inst2|Rout[6]                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout[6]                                                                                                                   ; q                ;
; |MyCPU|MY_REG:inst2|Rout[5]                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout[5]                                                                                                                   ; q                ;
; |MyCPU|MY_REG:inst2|Rout[4]                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout[4]                                                                                                                   ; q                ;
; |MyCPU|MY_REG:inst2|Rout[3]                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout[3]                                                                                                                   ; q                ;
; |MyCPU|MY_REG:inst2|Rout[2]                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout[2]                                                                                                                   ; q                ;
; |MyCPU|MY_REG:inst2|Rout[1]                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout[1]                                                                                                                   ; q                ;
; |MyCPU|MY_REG:inst2|Rout[0]                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout[0]                                                                                                                   ; q                ;
; |MyCPU|CU:inst96|WideOr1~0                                                                                                                    ; |MyCPU|CU:inst96|WideOr1~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr2                                                                                                                      ; |MyCPU|CU:inst96|WideOr2                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|WideOr3                                                                                                                      ; |MyCPU|CU:inst96|WideOr3                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|WideOr6~3                                                                                                                    ; |MyCPU|CU:inst96|WideOr6~3                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr6~4                                                                                                                    ; |MyCPU|CU:inst96|WideOr6~4                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor19                                                                                                                    ; |MyCPU|CU:inst96|WideNor19                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr8                                                                                                                      ; |MyCPU|CU:inst96|WideOr8                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|WideOr10                                                                                                                     ; |MyCPU|CU:inst96|WideOr10                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|WideOr12                                                                                                                     ; |MyCPU|CU:inst96|WideOr12                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|WideOr15~0                                                                                                                   ; |MyCPU|CU:inst96|WideOr15~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr14~2                                                                                                                   ; |MyCPU|CU:inst96|WideOr14~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr15                                                                                                                     ; |MyCPU|CU:inst96|WideOr15                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|WideOr20~0                                                                                                                   ; |MyCPU|CU:inst96|WideOr20~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr20~1                                                                                                                   ; |MyCPU|CU:inst96|WideOr20~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr20~2                                                                                                                   ; |MyCPU|CU:inst96|WideOr20~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr20                                                                                                                     ; |MyCPU|CU:inst96|WideOr20                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Set_EXC~0                                                                                                                    ; |MyCPU|CU:inst96|Set_EXC~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Set_EXC~1                                                                                                                    ; |MyCPU|CU:inst96|Set_EXC~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Set_EXC~2                                                                                                                    ; |MyCPU|CU:inst96|Set_EXC~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Set_EXC~3                                                                                                                    ; |MyCPU|CU:inst96|Set_EXC~3                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Tset0~4                                                                                                                      ; |MyCPU|CU:inst96|Tset0~4                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|Set_SRC~0                                                                                                                    ; |MyCPU|CU:inst96|Set_SRC~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Set_EXC~4                                                                                                                    ; |MyCPU|CU:inst96|Set_EXC~4                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Set_EXC~5                                                                                                                    ; |MyCPU|CU:inst96|Set_EXC~5                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Set_EXC~6                                                                                                                    ; |MyCPU|CU:inst96|Set_EXC~6                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Set_EXC                                                                                                                      ; |MyCPU|CU:inst96|Set_EXC                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|PCplus1~3                                                                                                                    ; |MyCPU|CU:inst96|PCplus1~3                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Set_SRC~1                                                                                                                    ; |MyCPU|CU:inst96|Set_SRC~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Set_SRC~2                                                                                                                    ; |MyCPU|CU:inst96|Set_SRC~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Set_SRC~3                                                                                                                    ; |MyCPU|CU:inst96|Set_SRC~3                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Set_SRC                                                                                                                      ; |MyCPU|CU:inst96|Set_SRC                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|Set_DST~0                                                                                                                    ; |MyCPU|CU:inst96|Set_DST~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Set_DST                                                                                                                      ; |MyCPU|CU:inst96|Set_DST                                                                                                                      ; combout          ;
; |MyCPU|Timer:inst12|CPU_Cycle:inst2|FI~0                                                                                                      ; |MyCPU|Timer:inst12|CPU_Cycle:inst2|FI~0                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|Set_FI~2                                                                                                                     ; |MyCPU|CU:inst96|Set_FI~2                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Set_FI~3                                                                                                                     ; |MyCPU|CU:inst96|Set_FI~3                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Set_FI~4                                                                                                                     ; |MyCPU|CU:inst96|Set_FI~4                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tset0~5                                                                                                                      ; |MyCPU|CU:inst96|Tset0~5                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|Set_FI~5                                                                                                                     ; |MyCPU|CU:inst96|Set_FI~5                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Set_FI~6                                                                                                                     ; |MyCPU|CU:inst96|Set_FI~6                                                                                                                     ; combout          ;
; |MyCPU|Timer:inst12|CPU_Cycle:inst2|FI~1                                                                                                      ; |MyCPU|Timer:inst12|CPU_Cycle:inst2|FI~1                                                                                                      ; combout          ;
; |MyCPU|Timer:inst12|CPU_Cycle:inst2|DST~0                                                                                                     ; |MyCPU|Timer:inst12|CPU_Cycle:inst2|DST~0                                                                                                     ; combout          ;
; |MyCPU|Timer:inst12|CPU_Cycle:inst2|SRC~0                                                                                                     ; |MyCPU|Timer:inst12|CPU_Cycle:inst2|SRC~0                                                                                                     ; combout          ;
; |MyCPU|Timer:inst12|CPU_Cycle:inst2|SRC~1                                                                                                     ; |MyCPU|Timer:inst12|CPU_Cycle:inst2|SRC~1                                                                                                     ; combout          ;
; |MyCPU|Timer:inst12|CPU_Cycle:inst2|EXC~0                                                                                                     ; |MyCPU|Timer:inst12|CPU_Cycle:inst2|EXC~0                                                                                                     ; combout          ;
; |MyCPU|Timer:inst12|inst5                                                                                                                     ; |MyCPU|Timer:inst12|inst5                                                                                                                     ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst33|12                                                                                                         ; |MyCPU|MDR_MUX:inst14|74273:inst33|12                                                                                                         ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|74~1                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|74~1                                                                                                          ; combout          ;
; |MyCPU|RBL:inst9|74273:inst1|12                                                                                                               ; |MyCPU|RBL:inst9|74273:inst1|12                                                                                                               ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|74~2                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|74~2                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|74~3                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|74~3                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|74~4                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|74~4                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|74~5                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|74~5                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|74~6                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|74~6                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|74~7                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|74~7                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|74~8                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|74~8                                                                                                          ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst33|13                                                                                                         ; |MyCPU|MDR_MUX:inst14|74273:inst33|13                                                                                                         ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|73~1                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|73~1                                                                                                          ; combout          ;
; |MyCPU|RBL:inst9|74273:inst1|13                                                                                                               ; |MyCPU|RBL:inst9|74273:inst1|13                                                                                                               ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|73~2                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|73~2                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|73~3                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|73~3                                                                                                          ; combout          ;
; |MyCPU|RBL:inst16|74273:inst1|13                                                                                                              ; |MyCPU|RBL:inst16|74273:inst1|13                                                                                                              ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|73~4                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|73~4                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|73~5                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|73~5                                                                                                          ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst33|14                                                                                                         ; |MyCPU|MDR_MUX:inst14|74273:inst33|14                                                                                                         ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|72~1                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|72~1                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|72~2                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|72~2                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|72~3                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|72~3                                                                                                          ; combout          ;
; |MyCPU|RBL:inst16|74273:inst1|14                                                                                                              ; |MyCPU|RBL:inst16|74273:inst1|14                                                                                                              ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|72~4                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|72~4                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|72~5                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|72~5                                                                                                          ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst33|15                                                                                                         ; |MyCPU|MDR_MUX:inst14|74273:inst33|15                                                                                                         ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|71~1                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|71~1                                                                                                          ; combout          ;
; |MyCPU|RBL:inst16|74273:inst1|15                                                                                                              ; |MyCPU|RBL:inst16|74273:inst1|15                                                                                                              ; q                ;
; |MyCPU|RBL:inst16|74244:inst3|36~0                                                                                                            ; |MyCPU|RBL:inst16|74244:inst3|36~0                                                                                                            ; combout          ;
; |MyCPU|RBL:inst9|74273:inst1|15                                                                                                               ; |MyCPU|RBL:inst9|74273:inst1|15                                                                                                               ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|71~2                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|71~2                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|71~3                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|71~3                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|71~4                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|71~4                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|71~5                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|71~5                                                                                                          ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst33|16                                                                                                         ; |MyCPU|MDR_MUX:inst14|74273:inst33|16                                                                                                         ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|70~1                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|70~1                                                                                                          ; combout          ;
; |MyCPU|RBL:inst9|74273:inst1|16                                                                                                               ; |MyCPU|RBL:inst9|74273:inst1|16                                                                                                               ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|70~2                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|70~2                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|70~3                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|70~3                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|70~4                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|70~4                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|70~5                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|70~5                                                                                                          ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst33|17                                                                                                         ; |MyCPU|MDR_MUX:inst14|74273:inst33|17                                                                                                         ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|69~1                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|69~1                                                                                                          ; combout          ;
; |MyCPU|RBL:inst16|74273:inst1|17                                                                                                              ; |MyCPU|RBL:inst16|74273:inst1|17                                                                                                              ; q                ;
; |MyCPU|RBL:inst16|74244:inst3|10~0                                                                                                            ; |MyCPU|RBL:inst16|74244:inst3|10~0                                                                                                            ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|69~2                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|69~2                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|69~3                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|69~3                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|69~4                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|69~4                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|69~5                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|69~5                                                                                                          ; combout          ;
; |MyCPU|CU:inst96|IBUS_IR~0                                                                                                                    ; |MyCPU|CU:inst96|IBUS_IR~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_IR                                                                                                                      ; |MyCPU|CU:inst96|IBUS_IR                                                                                                                      ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|74~9                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|74~9                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|73~6                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|73~6                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|72~6                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|72~6                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|70~6                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|70~6                                                                                                          ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst33|18                                                                                                         ; |MyCPU|MDR_MUX:inst14|74273:inst33|18                                                                                                         ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|68~1                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|68~1                                                                                                          ; combout          ;
; |MyCPU|RBL:inst9|74273:inst1|18                                                                                                               ; |MyCPU|RBL:inst9|74273:inst1|18                                                                                                               ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|68~2                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|68~2                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|68~3                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|68~3                                                                                                          ; combout          ;
; |MyCPU|RBL:inst16|74273:inst1|18                                                                                                              ; |MyCPU|RBL:inst16|74273:inst1|18                                                                                                              ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|68~4                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|68~4                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|68~5                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|68~5                                                                                                          ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst33|19                                                                                                         ; |MyCPU|MDR_MUX:inst14|74273:inst33|19                                                                                                         ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|67~1                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|67~1                                                                                                          ; combout          ;
; |MyCPU|RBL:inst16|74273:inst1|19                                                                                                              ; |MyCPU|RBL:inst16|74273:inst1|19                                                                                                              ; q                ;
; |MyCPU|RBL:inst16|74244:inst3|1~0                                                                                                             ; |MyCPU|RBL:inst16|74244:inst3|1~0                                                                                                             ; combout          ;
; |MyCPU|RBL:inst9|74273:inst1|19                                                                                                               ; |MyCPU|RBL:inst9|74273:inst1|19                                                                                                               ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst1|67~2                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|67~2                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|67~3                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|67~3                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|67~4                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|67~4                                                                                                          ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst2|12                                                                                                          ; |MyCPU|MDR_MUX:inst14|74273:inst2|12                                                                                                          ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|74~1                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|74~1                                                                                                           ; combout          ;
; |MyCPU|RBL:inst9|74273:inst|12                                                                                                                ; |MyCPU|RBL:inst9|74273:inst|12                                                                                                                ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|74~2                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|74~2                                                                                                           ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|110                                                                                                   ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|110                                                                                                   ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|74~3                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|74~3                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|74~4                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|74~4                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|74~5                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|74~5                                                                                                           ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst2|13                                                                                                          ; |MyCPU|MDR_MUX:inst14|74273:inst2|13                                                                                                          ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|73~1                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|73~1                                                                                                           ; combout          ;
; |MyCPU|RBL:inst9|74273:inst|13                                                                                                                ; |MyCPU|RBL:inst9|74273:inst|13                                                                                                                ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|73~2                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|73~2                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|73~3                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|73~3                                                                                                           ; combout          ;
; |MyCPU|RBL:inst16|74273:inst|13                                                                                                               ; |MyCPU|RBL:inst16|74273:inst|13                                                                                                               ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|73~4                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|73~4                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|73~5                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|73~5                                                                                                           ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst2|14                                                                                                          ; |MyCPU|MDR_MUX:inst14|74273:inst2|14                                                                                                          ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|72~1                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|72~1                                                                                                           ; combout          ;
; |MyCPU|RBL:inst9|74273:inst|14                                                                                                                ; |MyCPU|RBL:inst9|74273:inst|14                                                                                                                ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|72~2                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|72~2                                                                                                           ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|87                                                                                                    ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|87                                                                                                    ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|72~3                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|72~3                                                                                                           ; combout          ;
; |MyCPU|RBL:inst16|74273:inst|14                                                                                                               ; |MyCPU|RBL:inst16|74273:inst|14                                                                                                               ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|72~4                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|72~4                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|72~5                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|72~5                                                                                                           ; combout          ;
; |MyCPU|RBL:inst16|74273:inst|15                                                                                                               ; |MyCPU|RBL:inst16|74273:inst|15                                                                                                               ; q                ;
; |MyCPU|RBL:inst16|74244:inst2|36~0                                                                                                            ; |MyCPU|RBL:inst16|74244:inst2|36~0                                                                                                            ; combout          ;
; |MyCPU|RBL:inst9|74273:inst|15                                                                                                                ; |MyCPU|RBL:inst9|74273:inst|15                                                                                                                ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|71~1                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|71~1                                                                                                           ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|9                                                                                                     ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|9                                                                                                     ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|71~2                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|71~2                                                                                                           ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst2|15                                                                                                          ; |MyCPU|MDR_MUX:inst14|74273:inst2|15                                                                                                          ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|71~3                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|71~3                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|71~4                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|71~4                                                                                                           ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst2|16                                                                                                          ; |MyCPU|MDR_MUX:inst14|74273:inst2|16                                                                                                          ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|70~1                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|70~1                                                                                                           ; combout          ;
; |MyCPU|RBL:inst9|74273:inst|16                                                                                                                ; |MyCPU|RBL:inst9|74273:inst|16                                                                                                                ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|70~2                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|70~2                                                                                                           ; combout          ;
; |MyCPU|PC:inst13|74161:inst|f74161:sub|110                                                                                                    ; |MyCPU|PC:inst13|74161:inst|f74161:sub|110                                                                                                    ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|70~3                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|70~3                                                                                                           ; combout          ;
; |MyCPU|RBL:inst16|74273:inst|16                                                                                                               ; |MyCPU|RBL:inst16|74273:inst|16                                                                                                               ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|70~4                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|70~4                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|70~5                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|70~5                                                                                                           ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst2|17                                                                                                          ; |MyCPU|MDR_MUX:inst14|74273:inst2|17                                                                                                          ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|69~1                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|69~1                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|69~2                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|69~2                                                                                                           ; combout          ;
; |MyCPU|RBL:inst9|74273:inst|17                                                                                                                ; |MyCPU|RBL:inst9|74273:inst|17                                                                                                                ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|69~3                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|69~3                                                                                                           ; combout          ;
; |MyCPU|PC:inst13|74161:inst|f74161:sub|99                                                                                                     ; |MyCPU|PC:inst13|74161:inst|f74161:sub|99                                                                                                     ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|69~4                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|69~4                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|69~5                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|69~5                                                                                                           ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst2|18                                                                                                          ; |MyCPU|MDR_MUX:inst14|74273:inst2|18                                                                                                          ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|68~1                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|68~1                                                                                                           ; combout          ;
; |MyCPU|RBL:inst16|74273:inst|18                                                                                                               ; |MyCPU|RBL:inst16|74273:inst|18                                                                                                               ; q                ;
; |MyCPU|RBL:inst16|74244:inst2|6~0                                                                                                             ; |MyCPU|RBL:inst16|74244:inst2|6~0                                                                                                             ; combout          ;
; |MyCPU|RBL:inst9|74273:inst|18                                                                                                                ; |MyCPU|RBL:inst9|74273:inst|18                                                                                                                ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|68~2                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|68~2                                                                                                           ; combout          ;
; |MyCPU|PC:inst13|74161:inst|f74161:sub|87                                                                                                     ; |MyCPU|PC:inst13|74161:inst|f74161:sub|87                                                                                                     ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|68~3                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|68~3                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|68~4                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|68~4                                                                                                           ; combout          ;
; |MyCPU|MDR_MUX:inst14|74273:inst2|19                                                                                                          ; |MyCPU|MDR_MUX:inst14|74273:inst2|19                                                                                                          ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|67~1                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|67~1                                                                                                           ; combout          ;
; |MyCPU|RBL:inst16|74273:inst|19                                                                                                               ; |MyCPU|RBL:inst16|74273:inst|19                                                                                                               ; q                ;
; |MyCPU|RBL:inst16|74244:inst2|1~0                                                                                                             ; |MyCPU|RBL:inst16|74244:inst2|1~0                                                                                                             ; combout          ;
; |MyCPU|RBL:inst9|74273:inst|19                                                                                                                ; |MyCPU|RBL:inst9|74273:inst|19                                                                                                                ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|67~2                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|67~2                                                                                                           ; combout          ;
; |MyCPU|PC:inst13|74161:inst|f74161:sub|9                                                                                                      ; |MyCPU|PC:inst13|74161:inst|f74161:sub|9                                                                                                      ; q                ;
; |MyCPU|X_IBUS:inst4|74373:inst|67~3                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|67~3                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|67~4                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|67~4                                                                                                           ; combout          ;
; |MyCPU|CU:inst96|Tset0~6                                                                                                                      ; |MyCPU|CU:inst96|Tset0~6                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|Tset0~7                                                                                                                      ; |MyCPU|CU:inst96|Tset0~7                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|Tset0~8                                                                                                                      ; |MyCPU|CU:inst96|Tset0~8                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|Tset0~9                                                                                                                      ; |MyCPU|CU:inst96|Tset0~9                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|Tset0~10                                                                                                                     ; |MyCPU|CU:inst96|Tset0~10                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tset0~11                                                                                                                     ; |MyCPU|CU:inst96|Tset0~11                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tset0~12                                                                                                                     ; |MyCPU|CU:inst96|Tset0~12                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tset0~13                                                                                                                     ; |MyCPU|CU:inst96|Tset0~13                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tset0~14                                                                                                                     ; |MyCPU|CU:inst96|Tset0~14                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tset0~15                                                                                                                     ; |MyCPU|CU:inst96|Tset0~15                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tset0~16                                                                                                                     ; |MyCPU|CU:inst96|Tset0~16                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tset0~17                                                                                                                     ; |MyCPU|CU:inst96|Tset0~17                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tset0~18                                                                                                                     ; |MyCPU|CU:inst96|Tset0~18                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tset0~19                                                                                                                     ; |MyCPU|CU:inst96|Tset0~19                                                                                                                     ; combout          ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~0                                                                                                      ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~0                                                                                                      ; combout          ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~1                                                                                                      ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~1                                                                                                      ; combout          ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[7]~2                                                                                                   ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[7]~2                                                                                                   ; combout          ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~5                                                                                                      ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~5                                                                                                      ; combout          ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~6                                                                                                      ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~6                                                                                                      ; combout          ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~7                                                                                                      ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~7                                                                                                      ; combout          ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~8                                                                                                      ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~8                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|always1~0                                                                                                                    ; |MyCPU|CU:inst96|always1~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|cnt~0                                                                                                                        ; |MyCPU|CU:inst96|cnt~0                                                                                                                        ; combout          ;
; |MyCPU|CU:inst96|cnt~1                                                                                                                        ; |MyCPU|CU:inst96|cnt~1                                                                                                                        ; combout          ;
; |MyCPU|CU:inst96|IBUS_RA~2                                                                                                                    ; |MyCPU|CU:inst96|IBUS_RA~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_RA~3                                                                                                                    ; |MyCPU|CU:inst96|IBUS_RA~3                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_RA~4                                                                                                                    ; |MyCPU|CU:inst96|IBUS_RA~4                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_RA~5                                                                                                                    ; |MyCPU|CU:inst96|IBUS_RA~5                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_RA~6                                                                                                                    ; |MyCPU|CU:inst96|IBUS_RA~6                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_RA~7                                                                                                                    ; |MyCPU|CU:inst96|IBUS_RA~7                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_RA                                                                                                                      ; |MyCPU|CU:inst96|IBUS_RA                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|R_IBUS~0                                                                                                                     ; |MyCPU|CU:inst96|R_IBUS~0                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|IBUS_RB~0                                                                                                                    ; |MyCPU|CU:inst96|IBUS_RB~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_RB~1                                                                                                                    ; |MyCPU|CU:inst96|IBUS_RB~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_RB~2                                                                                                                    ; |MyCPU|CU:inst96|IBUS_RB~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_RB~3                                                                                                                    ; |MyCPU|CU:inst96|IBUS_RB~3                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_RB                                                                                                                      ; |MyCPU|CU:inst96|IBUS_RB                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|BUS_MDR~1                                                                                                                    ; |MyCPU|CU:inst96|BUS_MDR~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|BUS_MDR~2                                                                                                                    ; |MyCPU|CU:inst96|BUS_MDR~2                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|BUS_MDR                                                                                                                      ; |MyCPU|CU:inst96|BUS_MDR                                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[7]~0           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[7]~0           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[7]~1           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[7]~1           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[7]~0           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[7]~0           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[7]~1           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[7]~1           ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|74~3                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|74~3                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|74~4                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|74~4                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[6]~2           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[6]~2           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[6]~3           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[6]~3           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[6]~2           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[6]~2           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[6]~3           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[6]~3           ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|73~1                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|73~1                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|73~2                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|73~2                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[5]~4           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[5]~4           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[5]~5           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[5]~5           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[5]~4           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[5]~4           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[5]~5           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[5]~5           ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|72~1                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|72~1                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|72~2                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|72~2                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[4]~6           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[4]~6           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[4]~7           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[4]~7           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[4]~6           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[4]~6           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[4]~7           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[4]~7           ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|71~1                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|71~1                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|71~2                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|71~2                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[3]~8           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[3]~8           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[3]~9           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[3]~9           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[3]~8           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[3]~8           ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[3]~9           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[3]~9           ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|70~1                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|70~1                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|70~2                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|70~2                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[2]~10          ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[2]~10          ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[2]~11          ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[2]~11          ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[2]~10          ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[2]~10          ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[2]~11          ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[2]~11          ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|69~1                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|69~1                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|69~2                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|69~2                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[1]~12          ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[1]~12          ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[1]~13          ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[1]~13          ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[1]~12          ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[1]~12          ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[1]~13          ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[1]~13          ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|68~1                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|68~1                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|68~2                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|68~2                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[0]~14          ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[0]~14          ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[0]~15          ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|mux_tlb:mux2|result_node[0]~15          ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[0]~14          ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[0]~14          ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[0]~15          ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|mux_tlb:mux2|result_node[0]~15          ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|67~1                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|67~1                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|67~2                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|67~2                                                                                            ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|74~1                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|74~1                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|74~2                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|74~2                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|73~1                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|73~1                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|73~2                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|73~2                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|72~1                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|72~1                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|72~2                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|72~2                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|71~1                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|71~1                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|71~2                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|71~2                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|70~1                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|70~1                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|70~2                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|70~2                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|69~1                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|69~1                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|69~2                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|69~2                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|68~1                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|68~1                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|68~2                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|68~2                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|67~1                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|67~1                                                                                             ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|67~2                                                                                             ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst|67~2                                                                                             ; combout          ;
; |MyCPU|CU:inst96|M_clk                                                                                                                        ; |MyCPU|CU:inst96|M_clk                                                                                                                        ; combout          ;
; |MyCPU|CU:inst96|IBUS_MAR~0                                                                                                                   ; |MyCPU|CU:inst96|IBUS_MAR~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|IBUS_MAR~1                                                                                                                   ; |MyCPU|CU:inst96|IBUS_MAR~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|IBUS_MAR~2                                                                                                                   ; |MyCPU|CU:inst96|IBUS_MAR~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|IBUS_MAR~3                                                                                                                   ; |MyCPU|CU:inst96|IBUS_MAR~3                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|IBUS_MAR~4                                                                                                                   ; |MyCPU|CU:inst96|IBUS_MAR~4                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|IBUS_MAR~5                                                                                                                   ; |MyCPU|CU:inst96|IBUS_MAR~5                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|IBUS_MAR                                                                                                                     ; |MyCPU|CU:inst96|IBUS_MAR                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|IBUS_SR~0                                                                                                                    ; |MyCPU|CU:inst96|IBUS_SR~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_SR~1                                                                                                                    ; |MyCPU|CU:inst96|IBUS_SR~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_SR                                                                                                                      ; |MyCPU|CU:inst96|IBUS_SR                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|RE                                                                                                                           ; |MyCPU|CU:inst96|RE                                                                                                                           ; combout          ;
; |MyCPU|CU:inst96|WE~2                                                                                                                         ; |MyCPU|CU:inst96|WE~2                                                                                                                         ; combout          ;
; |MyCPU|CU:inst96|WE                                                                                                                           ; |MyCPU|CU:inst96|WE                                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|67~5                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|67~5                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|67~5                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|67~5                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|68~5                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|68~5                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|69~6                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|69~6                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|73~6                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|73~6                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|74~6                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|74~6                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst1|68~6                                                                                                          ; |MyCPU|X_IBUS:inst4|74373:inst1|68~6                                                                                                          ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|70~6                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|70~6                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|71~5                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|71~5                                                                                                           ; combout          ;
; |MyCPU|X_IBUS:inst4|74373:inst|72~6                                                                                                           ; |MyCPU|X_IBUS:inst4|74373:inst|72~6                                                                                                           ; combout          ;
; |MyCPU|CU:inst96|IBUS_RBL~0                                                                                                                   ; |MyCPU|CU:inst96|IBUS_RBL~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|IBUS_RBL~1                                                                                                                   ; |MyCPU|CU:inst96|IBUS_RBL~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|IBUS_RBL~2                                                                                                                   ; |MyCPU|CU:inst96|IBUS_RBL~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|IBUS_RBL                                                                                                                     ; |MyCPU|CU:inst96|IBUS_RBL                                                                                                                     ; combout          ;
; |MyCPU|R_addr:inst17|Beat~1                                                                                                                   ; |MyCPU|R_addr:inst17|Beat~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|IBUS_PC~8                                                                                                                    ; |MyCPU|CU:inst96|IBUS_PC~8                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_PC                                                                                                                      ; |MyCPU|CU:inst96|IBUS_PC                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|cnt~2                                                                                                                        ; |MyCPU|CU:inst96|cnt~2                                                                                                                        ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|cs1a[3]~3                                                 ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|cs1a[3]~3                                                 ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[8]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[8]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|cs2a[3]~0                                                 ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|cs2a[3]~0                                                 ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[7]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[7]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|cs2a[2]~1                                                 ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|cs2a[2]~1                                                 ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[7]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[7]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[6]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[6]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[8]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[8]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[5]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[5]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|cs2a[1]~2                                                 ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|cs2a[1]~2                                                 ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[7]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[7]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[6]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[6]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[5]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[5]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[0]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[0]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[2]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[2]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[1]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[1]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[3]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[3]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[0]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[0]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[2]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[2]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[6]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[6]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[8]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[8]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[5]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[5]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[3]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[3]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[2]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[2]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[4]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[4]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[1]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[1]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[3]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le5a[3]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[4]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[4]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[1]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[1]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[0]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le4a[0]                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Equal10~0                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal10~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal10~1                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal10~1                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal5~0                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal5~0                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal5~1                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal5~1                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal5~2                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal5~2                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal6~0                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal6~0                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal6~1                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal6~1                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~3                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[13]~3                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~5                                                                                                                    ; |MyCPU|MY_REG:inst2|Rout~5                                                                                                                    ; combout          ;
; |MyCPU|MY_REG:inst2|Equal5~3                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal5~3                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal1~0                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal1~0                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal4~0                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal4~0                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal2~0                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal2~0                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~6                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[13]~6                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Equal1~1                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal1~1                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal1~2                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal1~2                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal9~0                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal9~0                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr9~1                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr9~1                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal11~0                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal11~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal11~1                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal11~1                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~7                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[13]~7                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~8                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[13]~8                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~9                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[13]~9                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~10                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~10                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~11                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~11                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr2~0                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr2~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal4~1                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal4~1                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr2~1                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr2~1                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr2~2                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr2~2                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal16~0                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal16~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[15]~34                                                                                                             ; |MyCPU|MY_REG:inst2|Reg_AX[15]~34                                                                                                             ; combout          ;
; |MyCPU|MY_REG:inst2|Equal15~0                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal15~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr7~0                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr7~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|WideNor2                                                                                                                  ; |MyCPU|MY_REG:inst2|WideNor2                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~12                                                                                                               ; |MyCPU|MY_REG:inst2|Rout[13]~12                                                                                                               ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~13                                                                                                               ; |MyCPU|MY_REG:inst2|Rout[13]~13                                                                                                               ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~15                                                                                                               ; |MyCPU|MY_REG:inst2|Rout[13]~15                                                                                                               ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~16                                                                                                               ; |MyCPU|MY_REG:inst2|Rout[13]~16                                                                                                               ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~17                                                                                                               ; |MyCPU|MY_REG:inst2|Rout[13]~17                                                                                                               ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~19                                                                                                               ; |MyCPU|MY_REG:inst2|Rout[13]~19                                                                                                               ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~20                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~20                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~21                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~21                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~22                                                                                                               ; |MyCPU|MY_REG:inst2|Rout[13]~22                                                                                                               ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~23                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~23                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_AX[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Rout~24                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~24                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~25                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~25                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BX[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Rout~26                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~26                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[6]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[6]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[6]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[6]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~28                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~28                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~29                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~29                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~30                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~30                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~31                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~31                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_AX[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Rout~32                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~32                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[5]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[5]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_AX[5]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX[5]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~34                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~34                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~35                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~35                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~36                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~36                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SP[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Rout~37                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~37                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~38                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~38                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~39                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~39                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~40                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~40                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[12]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SP[12]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Rout~41                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~41                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[12]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BX[12]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Rout~42                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~42                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[4]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[4]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[4]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[4]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_AX[4]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX[4]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~44                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~44                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~45                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~45                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~46                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~46                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~47                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~47                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[12]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_AX[12]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Rout~48                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~48                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[3]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[3]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_AX[3]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX[3]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~50                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~50                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~51                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~51                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~52                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~52                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SP[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Rout~53                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~53                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~54                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~54                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~55                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~55                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_AX[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Rout~56                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~56                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SP[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Rout~57                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~57                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BX[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Rout~58                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~58                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~60                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~60                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~61                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~61                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~62                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~62                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~63                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~63                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~64                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~64                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[1]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[1]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~65                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~65                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[1]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX[1]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~66                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~66                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~67                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~67                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[9]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SP[9]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~69                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~69                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[9]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[9]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~70                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~70                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~71                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~71                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[9]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX[9]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~72                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~72                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SP[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~73                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~73                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~74                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~74                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~76                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~76                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~77                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~77                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~78                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~78                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~79                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~79                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~80                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~80                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr9~2                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr9~2                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[7]~81                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~81                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[7]~82                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~82                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[7]~83                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~83                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[7]~85                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~85                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[7]~86                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~86                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[7]~87                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~87                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[7]~88                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~88                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[7]~89                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~89                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[7]~90                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~90                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SP[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~91                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~91                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~92                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~92                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~93                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~93                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Equal2~1                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal2~1                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[7]~94                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~94                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[7]~95                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~95                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~101                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~101                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[6]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SP[6]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~102                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~102                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~103                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~103                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~104                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~104                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~105                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~105                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~106                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~106                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~107                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~107                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~108                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~108                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~109                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~109                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[5]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SP[5]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~110                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~110                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~111                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~111                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~112                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~112                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~117                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~117                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[4]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SP[4]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~118                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~118                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~119                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~119                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~120                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~120                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~121                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~121                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~122                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~122                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~123                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~123                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~124                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~124                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~125                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~125                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[3]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SP[3]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~126                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~126                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~127                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~127                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~128                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~128                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~133                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~133                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SP[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~134                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~134                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~135                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~135                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~136                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~136                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~137                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~137                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~138                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~138                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~139                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~139                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~140                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~140                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~141                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~141                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[1]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SP[1]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~142                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~142                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~143                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~143                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~144                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~144                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~146                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~146                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~147                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~147                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~148                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~148                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~149                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~149                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SP[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~150                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~150                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~151                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~151                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~152                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~152                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~157                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~157                                                                                                                  ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst1|26~0                                                                                                        ; |MyCPU|MDR_MUX:inst14|74244:inst1|26~0                                                                                                        ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|89~0                                                                                                  ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|89~0                                                                                                  ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|89~1                                                                                                  ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|89~1                                                                                                  ; combout          ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|109~0                                                                                                 ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|109~0                                                                                                 ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst1|27~0                                                                                                        ; |MyCPU|MDR_MUX:inst14|74244:inst1|27~0                                                                                                        ; combout          ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|102~0                                                                                                 ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|102~0                                                                                                 ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst1|31~0                                                                                                        ; |MyCPU|MDR_MUX:inst14|74244:inst1|31~0                                                                                                        ; combout          ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|92~0                                                                                                  ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|92~0                                                                                                  ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst1|36~0                                                                                                        ; |MyCPU|MDR_MUX:inst14|74244:inst1|36~0                                                                                                        ; combout          ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|75~0                                                                                                  ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|75~0                                                                                                  ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst1|11~0                                                                                                        ; |MyCPU|MDR_MUX:inst14|74244:inst1|11~0                                                                                                        ; combout          ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|109~0                                                                                                 ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|109~0                                                                                                 ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst1|10~0                                                                                                        ; |MyCPU|MDR_MUX:inst14|74244:inst1|10~0                                                                                                        ; combout          ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|102~0                                                                                                 ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|102~0                                                                                                 ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst1|6~0                                                                                                         ; |MyCPU|MDR_MUX:inst14|74244:inst1|6~0                                                                                                         ; combout          ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|92~0                                                                                                  ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|92~0                                                                                                  ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst1|1~0                                                                                                         ; |MyCPU|MDR_MUX:inst14|74244:inst1|1~0                                                                                                         ; combout          ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|75~0                                                                                                  ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|75~0                                                                                                  ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst|26~0                                                                                                         ; |MyCPU|MDR_MUX:inst14|74244:inst|26~0                                                                                                         ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|107                                                                                                   ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|107                                                                                                   ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|109~0                                                                                                 ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|109~0                                                                                                 ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst|27~0                                                                                                         ; |MyCPU|MDR_MUX:inst14|74244:inst|27~0                                                                                                         ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|102~0                                                                                                 ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|102~0                                                                                                 ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst|31~0                                                                                                         ; |MyCPU|MDR_MUX:inst14|74244:inst|31~0                                                                                                         ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|92~0                                                                                                  ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|92~0                                                                                                  ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|75~0                                                                                                  ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|75~0                                                                                                  ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst|36~0                                                                                                         ; |MyCPU|MDR_MUX:inst14|74244:inst|36~0                                                                                                         ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst|11~0                                                                                                         ; |MyCPU|MDR_MUX:inst14|74244:inst|11~0                                                                                                         ; combout          ;
; |MyCPU|PC:inst13|74161:inst|f74161:sub|107                                                                                                    ; |MyCPU|PC:inst13|74161:inst|f74161:sub|107                                                                                                    ; combout          ;
; |MyCPU|PC:inst13|74161:inst|f74161:sub|109~0                                                                                                  ; |MyCPU|PC:inst13|74161:inst|f74161:sub|109~0                                                                                                  ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst|10~0                                                                                                         ; |MyCPU|MDR_MUX:inst14|74244:inst|10~0                                                                                                         ; combout          ;
; |MyCPU|PC:inst13|74161:inst|f74161:sub|97                                                                                                     ; |MyCPU|PC:inst13|74161:inst|f74161:sub|97                                                                                                     ; combout          ;
; |MyCPU|PC:inst13|74161:inst|f74161:sub|102~0                                                                                                  ; |MyCPU|PC:inst13|74161:inst|f74161:sub|102~0                                                                                                  ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst|6~0                                                                                                          ; |MyCPU|MDR_MUX:inst14|74244:inst|6~0                                                                                                          ; combout          ;
; |MyCPU|PC:inst13|74161:inst|f74161:sub|92~0                                                                                                   ; |MyCPU|PC:inst13|74161:inst|f74161:sub|92~0                                                                                                   ; combout          ;
; |MyCPU|MDR_MUX:inst14|74244:inst|1~0                                                                                                          ; |MyCPU|MDR_MUX:inst14|74244:inst|1~0                                                                                                          ; combout          ;
; |MyCPU|PC:inst13|74161:inst|f74161:sub|75~0                                                                                                   ; |MyCPU|PC:inst13|74161:inst|f74161:sub|75~0                                                                                                   ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode236w[2]~0     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode236w[2]~0     ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~0 ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~0 ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[7]~0                                                                                                    ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[7]~0                                                                                                    ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode223w[2]~0     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode223w[2]~0     ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode223w[2]~1     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode223w[2]~1     ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~2 ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~2 ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[15]~1                                                                                                   ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[15]~1                                                                                                   ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode223w[2]~0     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode223w[2]~0     ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode223w[2]~1     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode223w[2]~1     ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~2 ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~2 ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[6]~2                                                                                                    ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[6]~2                                                                                                    ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[14]~3                                                                                                   ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[14]~3                                                                                                   ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[5]~4                                                                                                    ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[5]~4                                                                                                    ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[13]~5                                                                                                   ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[13]~5                                                                                                   ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[4]~6                                                                                                    ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[4]~6                                                                                                    ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[12]~7                                                                                                   ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[12]~7                                                                                                   ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[3]~8                                                                                                    ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[3]~8                                                                                                    ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[11]~9                                                                                                   ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[11]~9                                                                                                   ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[2]~10                                                                                                   ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[2]~10                                                                                                   ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[10]~11                                                                                                  ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[10]~11                                                                                                  ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[1]~12                                                                                                   ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[1]~12                                                                                                   ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[9]~13                                                                                                   ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[9]~13                                                                                                   ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[0]~14                                                                                                   ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[0]~14                                                                                                   ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[8]~15                                                                                                   ; |MyCPU|Memory:inst24|M_ctrl:inst|Dout[8]~15                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[15]~16                                                                                                             ; |MyCPU|MY_REG:inst2|Reg_BX[15]~16                                                                                                             ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~17                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~17                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[1]~18                                                                                                              ; |MyCPU|MY_REG:inst2|Reg_BX[1]~18                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr2~3                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr2~3                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr2~4                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr2~4                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr2~5                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr2~5                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[1]~19                                                                                                              ; |MyCPU|MY_REG:inst2|Reg_BX[1]~19                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[12]~28                                                                                                             ; |MyCPU|MY_REG:inst2|Reg_CX[12]~28                                                                                                             ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[1]~29                                                                                                              ; |MyCPU|MY_REG:inst2|Reg_CX[1]~29                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr1~0                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr1~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[1]~30                                                                                                              ; |MyCPU|MY_REG:inst2|Reg_CX[1]~30                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX[8]~30                                                                                                              ; |MyCPU|MY_REG:inst2|Reg_DX[8]~30                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr4~0                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr4~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr4~1                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr4~1                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX[3]~31                                                                                                              ; |MyCPU|MY_REG:inst2|Reg_DX[3]~31                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX[3]~32                                                                                                              ; |MyCPU|MY_REG:inst2|Reg_DX[3]~32                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[4]~35                                                                                                              ; |MyCPU|MY_REG:inst2|Reg_AX[4]~35                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr3                                                                                                                   ; |MyCPU|MY_REG:inst2|WideOr3                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[4]~36                                                                                                              ; |MyCPU|MY_REG:inst2|Reg_AX[4]~36                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[12]~31                                                                                                             ; |MyCPU|MY_REG:inst2|Reg_CX[12]~31                                                                                                             ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[12]~32                                                                                                             ; |MyCPU|MY_REG:inst2|Reg_CX[12]~32                                                                                                             ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[12]~33                                                                                                             ; |MyCPU|MY_REG:inst2|Reg_CX[12]~33                                                                                                             ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX[8]~33                                                                                                              ; |MyCPU|MY_REG:inst2|Reg_DX[8]~33                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX[8]~34                                                                                                              ; |MyCPU|MY_REG:inst2|Reg_DX[8]~34                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[15]~20                                                                                                             ; |MyCPU|MY_REG:inst2|Reg_BX[15]~20                                                                                                             ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~21                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~21                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[15]~22                                                                                                             ; |MyCPU|MY_REG:inst2|Reg_BX[15]~22                                                                                                             ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[15]~23                                                                                                             ; |MyCPU|MY_REG:inst2|Reg_BX[15]~23                                                                                                             ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[15]~37                                                                                                             ; |MyCPU|MY_REG:inst2|Reg_AX[15]~37                                                                                                             ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~24                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~24                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~25                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~25                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~26                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~26                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~27                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~27                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~28                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~28                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~34                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~34                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~35                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~35                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~38                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~38                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~35                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~35                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~36                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~36                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~29                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~29                                                                                                                 ; combout          ;
; |MyCPU|Memory:inst24|inst14                                                                                                                   ; |MyCPU|Memory:inst24|inst14                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor68                                                                                                                    ; |MyCPU|CU:inst96|WideNor68                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|temp[40]~4                                                                                                                   ; |MyCPU|CU:inst96|temp[40]~4                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|Equal4~3                                                                                                                     ; |MyCPU|CU:inst96|Equal4~3                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|IMUL~5                                                                                                                       ; |MyCPU|CU:inst96|IMUL~5                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|DECAC~4                                                                                                                      ; |MyCPU|CU:inst96|DECAC~4                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|always0~6                                                                                                                    ; |MyCPU|CU:inst96|always0~6                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|W_B~16                                                                                                                       ; |MyCPU|CU:inst96|W_B~16                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|WideNor5                                                                                                                     ; |MyCPU|CU:inst96|WideNor5                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|WideNor8~2                                                                                                                   ; |MyCPU|CU:inst96|WideNor8~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor1                                                                                                                     ; |MyCPU|CU:inst96|WideNor1                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|WideNor7~2                                                                                                                   ; |MyCPU|CU:inst96|WideNor7~2                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor27~3                                                                                                                  ; |MyCPU|CU:inst96|WideNor27~3                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor3~4                                                                                                                   ; |MyCPU|CU:inst96|WideNor3~4                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideNor63                                                                                                                    ; |MyCPU|CU:inst96|WideNor63                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor0                                                                                                                     ; |MyCPU|CU:inst96|WideNor0                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|PCplus1~4                                                                                                                    ; |MyCPU|CU:inst96|PCplus1~4                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IBUS_PC~10                                                                                                                   ; |MyCPU|CU:inst96|IBUS_PC~10                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|Tplus1~19                                                                                                                    ; |MyCPU|CU:inst96|Tplus1~19                                                                                                                    ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~60                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~60                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~61                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~61                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~62                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~62                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~63                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~63                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~64                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~64                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~65                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~65                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~66                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~66                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~67                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~67                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~68                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~68                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~69                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~69                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~70                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~70                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~71                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~71                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~72                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~72                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~73                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~73                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~74                                                                                                      ; |MyCPU|Memory:inst24|M_ctrl:inst|Add0~74                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|WideOr6                                                                                                                      ; |MyCPU|CU:inst96|WideOr6                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|WideOr17                                                                                                                     ; |MyCPU|CU:inst96|WideOr17                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|IBUS_RA~9                                                                                                                    ; |MyCPU|CU:inst96|IBUS_RA~9                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|Set_FI~7                                                                                                                     ; |MyCPU|CU:inst96|Set_FI~7                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Tset0~20                                                                                                                     ; |MyCPU|CU:inst96|Tset0~20                                                                                                                     ; combout          ;
; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|74~5                                                                                            ; |MyCPU|Memory:inst24|X_IBUS:inst5|74373:inst1|74~5                                                                                            ; combout          ;
; |MyCPU|CU:inst96|WE~4                                                                                                                         ; |MyCPU|CU:inst96|WE~4                                                                                                                         ; combout          ;
; |MyCPU|MY_REG:inst2|Equal13~5                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal13~5                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~158                                                                                                              ; |MyCPU|MY_REG:inst2|Rout[13]~158                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~36                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~36                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~37                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~37                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX[3]~38                                                                                                              ; |MyCPU|MY_REG:inst2|Reg_DX[3]~38                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~39                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~39                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[4]~40                                                                                                              ; |MyCPU|MY_REG:inst2|Reg_AX[4]~40                                                                                                              ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~37                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~37                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~39                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~39                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~41                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~41                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~40                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~40                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~38                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~38                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~39                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~39                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~41                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~41                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~42                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~42                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~43                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~43                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~40                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~40                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~42                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~42                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~44                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~44                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~41                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~41                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~43                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~43                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~45                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~45                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~44                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~44                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~42                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~42                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~30                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~30                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~43                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~43                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~31                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~31                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~45                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~45                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~46                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~46                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~47                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~47                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~48                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~48                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~46                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~46                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~44                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~44                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~32                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~32                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~45                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~45                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~33                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~33                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~47                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~47                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~49                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~49                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~50                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~50                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~34                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~34                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~46                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~46                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~48                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~48                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~51                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~51                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~47                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~47                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~49                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~49                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~35                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~35                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~52                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~52                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~50                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~50                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~48                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~48                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~36                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~36                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX~49                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX~49                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX~37                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX~37                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DX~51                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX~51                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~53                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~53                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX~54                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX~54                                                                                                                 ; combout          ;
; |MyCPU|Memory:inst24|inst10                                                                                                                   ; |MyCPU|Memory:inst24|inst10                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|Op_MOV4                                                                                                                      ; |MyCPU|CU:inst96|Op_MOV4                                                                                                                      ; combout          ;
; |MyCPU|FI~output                                                                                                                              ; |MyCPU|FI~output                                                                                                                              ; o                ;
; |MyCPU|FI                                                                                                                                     ; |MyCPU|FI                                                                                                                                     ; padout           ;
; |MyCPU|DST~output                                                                                                                             ; |MyCPU|DST~output                                                                                                                             ; o                ;
; |MyCPU|DST                                                                                                                                    ; |MyCPU|DST                                                                                                                                    ; padout           ;
; |MyCPU|SRC~output                                                                                                                             ; |MyCPU|SRC~output                                                                                                                             ; o                ;
; |MyCPU|SRC                                                                                                                                    ; |MyCPU|SRC                                                                                                                                    ; padout           ;
; |MyCPU|EXC~output                                                                                                                             ; |MyCPU|EXC~output                                                                                                                             ; o                ;
; |MyCPU|EXC                                                                                                                                    ; |MyCPU|EXC                                                                                                                                    ; padout           ;
; |MyCPU|CLK~output                                                                                                                             ; |MyCPU|CLK~output                                                                                                                             ; o                ;
; |MyCPU|CLK                                                                                                                                    ; |MyCPU|CLK                                                                                                                                    ; padout           ;
; |MyCPU|OpCode[5]~output                                                                                                                       ; |MyCPU|OpCode[5]~output                                                                                                                       ; o                ;
; |MyCPU|OpCode[5]                                                                                                                              ; |MyCPU|OpCode[5]                                                                                                                              ; padout           ;
; |MyCPU|OpCode[4]~output                                                                                                                       ; |MyCPU|OpCode[4]~output                                                                                                                       ; o                ;
; |MyCPU|OpCode[4]                                                                                                                              ; |MyCPU|OpCode[4]                                                                                                                              ; padout           ;
; |MyCPU|OpCode[3]~output                                                                                                                       ; |MyCPU|OpCode[3]~output                                                                                                                       ; o                ;
; |MyCPU|OpCode[3]                                                                                                                              ; |MyCPU|OpCode[3]                                                                                                                              ; padout           ;
; |MyCPU|OpCode[2]~output                                                                                                                       ; |MyCPU|OpCode[2]~output                                                                                                                       ; o                ;
; |MyCPU|OpCode[2]                                                                                                                              ; |MyCPU|OpCode[2]                                                                                                                              ; padout           ;
; |MyCPU|OpCode[1]~output                                                                                                                       ; |MyCPU|OpCode[1]~output                                                                                                                       ; o                ;
; |MyCPU|OpCode[1]                                                                                                                              ; |MyCPU|OpCode[1]                                                                                                                              ; padout           ;
; |MyCPU|OpCode[0]~output                                                                                                                       ; |MyCPU|OpCode[0]~output                                                                                                                       ; o                ;
; |MyCPU|OpCode[0]                                                                                                                              ; |MyCPU|OpCode[0]                                                                                                                              ; padout           ;
; |MyCPU|IBUS_IR~output                                                                                                                         ; |MyCPU|IBUS_IR~output                                                                                                                         ; o                ;
; |MyCPU|IBUS_IR                                                                                                                                ; |MyCPU|IBUS_IR                                                                                                                                ; padout           ;
; |MyCPU|IBUS[15]                                                                                                                               ; |MyCPU|IBUS[15]                                                                                                                               ; padout           ;
; |MyCPU|IBUS[14]                                                                                                                               ; |MyCPU|IBUS[14]                                                                                                                               ; padout           ;
; |MyCPU|IBUS[13]                                                                                                                               ; |MyCPU|IBUS[13]                                                                                                                               ; padout           ;
; |MyCPU|IBUS[12]                                                                                                                               ; |MyCPU|IBUS[12]                                                                                                                               ; padout           ;
; |MyCPU|IBUS[11]                                                                                                                               ; |MyCPU|IBUS[11]                                                                                                                               ; padout           ;
; |MyCPU|IBUS[10]                                                                                                                               ; |MyCPU|IBUS[10]                                                                                                                               ; padout           ;
; |MyCPU|IBUS[9]                                                                                                                                ; |MyCPU|IBUS[9]                                                                                                                                ; padout           ;
; |MyCPU|IBUS[8]                                                                                                                                ; |MyCPU|IBUS[8]                                                                                                                                ; padout           ;
; |MyCPU|IBUS[7]                                                                                                                                ; |MyCPU|IBUS[7]                                                                                                                                ; padout           ;
; |MyCPU|IBUS[6]                                                                                                                                ; |MyCPU|IBUS[6]                                                                                                                                ; padout           ;
; |MyCPU|IBUS[5]                                                                                                                                ; |MyCPU|IBUS[5]                                                                                                                                ; padout           ;
; |MyCPU|IBUS[4]                                                                                                                                ; |MyCPU|IBUS[4]                                                                                                                                ; padout           ;
; |MyCPU|IBUS[3]                                                                                                                                ; |MyCPU|IBUS[3]                                                                                                                                ; padout           ;
; |MyCPU|IBUS[2]                                                                                                                                ; |MyCPU|IBUS[2]                                                                                                                                ; padout           ;
; |MyCPU|IBUS[1]                                                                                                                                ; |MyCPU|IBUS[1]                                                                                                                                ; padout           ;
; |MyCPU|IBUS[0]                                                                                                                                ; |MyCPU|IBUS[0]                                                                                                                                ; padout           ;
; |MyCPU|ALU_IBUS~output                                                                                                                        ; |MyCPU|ALU_IBUS~output                                                                                                                        ; o                ;
; |MyCPU|ALU_IBUS                                                                                                                               ; |MyCPU|ALU_IBUS                                                                                                                               ; padout           ;
; |MyCPU|ADDC~output                                                                                                                            ; |MyCPU|ADDC~output                                                                                                                            ; o                ;
; |MyCPU|ADDC                                                                                                                                   ; |MyCPU|ADDC                                                                                                                                   ; padout           ;
; |MyCPU|INCAC~output                                                                                                                           ; |MyCPU|INCAC~output                                                                                                                           ; o                ;
; |MyCPU|INCAC                                                                                                                                  ; |MyCPU|INCAC                                                                                                                                  ; padout           ;
; |MyCPU|DECAC~output                                                                                                                           ; |MyCPU|DECAC~output                                                                                                                           ; o                ;
; |MyCPU|DECAC                                                                                                                                  ; |MyCPU|DECAC                                                                                                                                  ; padout           ;
; |MyCPU|W_B~output                                                                                                                             ; |MyCPU|W_B~output                                                                                                                             ; o                ;
; |MyCPU|W_B                                                                                                                                    ; |MyCPU|W_B                                                                                                                                    ; padout           ;
; |MyCPU|IBUS_RA~output                                                                                                                         ; |MyCPU|IBUS_RA~output                                                                                                                         ; o                ;
; |MyCPU|IBUS_RA                                                                                                                                ; |MyCPU|IBUS_RA                                                                                                                                ; padout           ;
; |MyCPU|IBUS_RB~output                                                                                                                         ; |MyCPU|IBUS_RB~output                                                                                                                         ; o                ;
; |MyCPU|IBUS_RB                                                                                                                                ; |MyCPU|IBUS_RB                                                                                                                                ; padout           ;
; |MyCPU|MDR_DBUS~output                                                                                                                        ; |MyCPU|MDR_DBUS~output                                                                                                                        ; o                ;
; |MyCPU|MDR_DBUS                                                                                                                               ; |MyCPU|MDR_DBUS                                                                                                                               ; padout           ;
; |MyCPU|MDR_IBUS~output                                                                                                                        ; |MyCPU|MDR_IBUS~output                                                                                                                        ; o                ;
; |MyCPU|MDR_IBUS                                                                                                                               ; |MyCPU|MDR_IBUS                                                                                                                               ; padout           ;
; |MyCPU|BUS_MDR~output                                                                                                                         ; |MyCPU|BUS_MDR~output                                                                                                                         ; o                ;
; |MyCPU|BUS_MDR                                                                                                                                ; |MyCPU|BUS_MDR                                                                                                                                ; padout           ;
; |MyCPU|I_DBUS~output                                                                                                                          ; |MyCPU|I_DBUS~output                                                                                                                          ; o                ;
; |MyCPU|I_DBUS                                                                                                                                 ; |MyCPU|I_DBUS                                                                                                                                 ; padout           ;
; |MyCPU|DBUS[15]                                                                                                                               ; |MyCPU|DBUS[15]                                                                                                                               ; padout           ;
; |MyCPU|DBUS[14]                                                                                                                               ; |MyCPU|DBUS[14]                                                                                                                               ; padout           ;
; |MyCPU|DBUS[13]                                                                                                                               ; |MyCPU|DBUS[13]                                                                                                                               ; padout           ;
; |MyCPU|DBUS[12]                                                                                                                               ; |MyCPU|DBUS[12]                                                                                                                               ; padout           ;
; |MyCPU|DBUS[11]                                                                                                                               ; |MyCPU|DBUS[11]                                                                                                                               ; padout           ;
; |MyCPU|DBUS[10]                                                                                                                               ; |MyCPU|DBUS[10]                                                                                                                               ; padout           ;
; |MyCPU|DBUS[9]                                                                                                                                ; |MyCPU|DBUS[9]                                                                                                                                ; padout           ;
; |MyCPU|DBUS[8]                                                                                                                                ; |MyCPU|DBUS[8]                                                                                                                                ; padout           ;
; |MyCPU|DBUS[7]                                                                                                                                ; |MyCPU|DBUS[7]                                                                                                                                ; padout           ;
; |MyCPU|DBUS[6]                                                                                                                                ; |MyCPU|DBUS[6]                                                                                                                                ; padout           ;
; |MyCPU|DBUS[5]                                                                                                                                ; |MyCPU|DBUS[5]                                                                                                                                ; padout           ;
; |MyCPU|DBUS[4]                                                                                                                                ; |MyCPU|DBUS[4]                                                                                                                                ; padout           ;
; |MyCPU|DBUS[3]                                                                                                                                ; |MyCPU|DBUS[3]                                                                                                                                ; padout           ;
; |MyCPU|DBUS[2]                                                                                                                                ; |MyCPU|DBUS[2]                                                                                                                                ; padout           ;
; |MyCPU|DBUS[1]                                                                                                                                ; |MyCPU|DBUS[1]                                                                                                                                ; padout           ;
; |MyCPU|DBUS[0]                                                                                                                                ; |MyCPU|DBUS[0]                                                                                                                                ; padout           ;
; |MyCPU|MRD~output                                                                                                                             ; |MyCPU|MRD~output                                                                                                                             ; o                ;
; |MyCPU|MRD                                                                                                                                    ; |MyCPU|MRD                                                                                                                                    ; padout           ;
; |MyCPU|MWR~output                                                                                                                             ; |MyCPU|MWR~output                                                                                                                             ; o                ;
; |MyCPU|MWR                                                                                                                                    ; |MyCPU|MWR                                                                                                                                    ; padout           ;
; |MyCPU|M_clk~output                                                                                                                           ; |MyCPU|M_clk~output                                                                                                                           ; o                ;
; |MyCPU|M_clk                                                                                                                                  ; |MyCPU|M_clk                                                                                                                                  ; padout           ;
; |MyCPU|ABUS[12]                                                                                                                               ; |MyCPU|ABUS[12]                                                                                                                               ; padout           ;
; |MyCPU|ABUS[7]                                                                                                                                ; |MyCPU|ABUS[7]                                                                                                                                ; padout           ;
; |MyCPU|ABUS[5]                                                                                                                                ; |MyCPU|ABUS[5]                                                                                                                                ; padout           ;
; |MyCPU|ABUS[4]                                                                                                                                ; |MyCPU|ABUS[4]                                                                                                                                ; padout           ;
; |MyCPU|ABUS[3]                                                                                                                                ; |MyCPU|ABUS[3]                                                                                                                                ; padout           ;
; |MyCPU|ABUS[2]                                                                                                                                ; |MyCPU|ABUS[2]                                                                                                                                ; padout           ;
; |MyCPU|ABUS[1]                                                                                                                                ; |MyCPU|ABUS[1]                                                                                                                                ; padout           ;
; |MyCPU|MAR_ABUS~output                                                                                                                        ; |MyCPU|MAR_ABUS~output                                                                                                                        ; o                ;
; |MyCPU|MAR_ABUS                                                                                                                               ; |MyCPU|MAR_ABUS                                                                                                                               ; padout           ;
; |MyCPU|MAR_IBUS~output                                                                                                                        ; |MyCPU|MAR_IBUS~output                                                                                                                        ; o                ;
; |MyCPU|MAR_IBUS                                                                                                                               ; |MyCPU|MAR_IBUS                                                                                                                               ; padout           ;
; |MyCPU|IBUS_MAR~output                                                                                                                        ; |MyCPU|IBUS_MAR~output                                                                                                                        ; o                ;
; |MyCPU|IBUS_MAR                                                                                                                               ; |MyCPU|IBUS_MAR                                                                                                                               ; padout           ;
; |MyCPU|IBUS_SR~output                                                                                                                         ; |MyCPU|IBUS_SR~output                                                                                                                         ; o                ;
; |MyCPU|IBUS_SR                                                                                                                                ; |MyCPU|IBUS_SR                                                                                                                                ; padout           ;
; |MyCPU|SR_IBUS~output                                                                                                                         ; |MyCPU|SR_IBUS~output                                                                                                                         ; o                ;
; |MyCPU|SR_IBUS                                                                                                                                ; |MyCPU|SR_IBUS                                                                                                                                ; padout           ;
; |MyCPU|R_IBUS~output                                                                                                                          ; |MyCPU|R_IBUS~output                                                                                                                          ; o                ;
; |MyCPU|R_IBUS                                                                                                                                 ; |MyCPU|R_IBUS                                                                                                                                 ; padout           ;
; |MyCPU|RE~output                                                                                                                              ; |MyCPU|RE~output                                                                                                                              ; o                ;
; |MyCPU|RE                                                                                                                                     ; |MyCPU|RE                                                                                                                                     ; padout           ;
; |MyCPU|WE~output                                                                                                                              ; |MyCPU|WE~output                                                                                                                              ; o                ;
; |MyCPU|WE                                                                                                                                     ; |MyCPU|WE                                                                                                                                     ; padout           ;
; |MyCPU|R[14]~output                                                                                                                           ; |MyCPU|R[14]~output                                                                                                                           ; o                ;
; |MyCPU|R[14]                                                                                                                                  ; |MyCPU|R[14]                                                                                                                                  ; padout           ;
; |MyCPU|R[13]~output                                                                                                                           ; |MyCPU|R[13]~output                                                                                                                           ; o                ;
; |MyCPU|R[13]                                                                                                                                  ; |MyCPU|R[13]                                                                                                                                  ; padout           ;
; |MyCPU|R[10]~output                                                                                                                           ; |MyCPU|R[10]~output                                                                                                                           ; o                ;
; |MyCPU|R[10]                                                                                                                                  ; |MyCPU|R[10]                                                                                                                                  ; padout           ;
; |MyCPU|R[8]~output                                                                                                                            ; |MyCPU|R[8]~output                                                                                                                            ; o                ;
; |MyCPU|R[8]                                                                                                                                   ; |MyCPU|R[8]                                                                                                                                   ; padout           ;
; |MyCPU|R[6]~output                                                                                                                            ; |MyCPU|R[6]~output                                                                                                                            ; o                ;
; |MyCPU|R[6]                                                                                                                                   ; |MyCPU|R[6]                                                                                                                                   ; padout           ;
; |MyCPU|R[4]~output                                                                                                                            ; |MyCPU|R[4]~output                                                                                                                            ; o                ;
; |MyCPU|R[4]                                                                                                                                   ; |MyCPU|R[4]                                                                                                                                   ; padout           ;
; |MyCPU|R[2]~output                                                                                                                            ; |MyCPU|R[2]~output                                                                                                                            ; o                ;
; |MyCPU|R[2]                                                                                                                                   ; |MyCPU|R[2]                                                                                                                                   ; padout           ;
; |MyCPU|R[1]~output                                                                                                                            ; |MyCPU|R[1]~output                                                                                                                            ; o                ;
; |MyCPU|R[1]                                                                                                                                   ; |MyCPU|R[1]                                                                                                                                   ; padout           ;
; |MyCPU|R[0]~output                                                                                                                            ; |MyCPU|R[0]~output                                                                                                                            ; o                ;
; |MyCPU|R[0]                                                                                                                                   ; |MyCPU|R[0]                                                                                                                                   ; padout           ;
; |MyCPU|T[4]~output                                                                                                                            ; |MyCPU|T[4]~output                                                                                                                            ; o                ;
; |MyCPU|T[4]                                                                                                                                   ; |MyCPU|T[4]                                                                                                                                   ; padout           ;
; |MyCPU|T[3]~output                                                                                                                            ; |MyCPU|T[3]~output                                                                                                                            ; o                ;
; |MyCPU|T[3]                                                                                                                                   ; |MyCPU|T[3]                                                                                                                                   ; padout           ;
; |MyCPU|T[2]~output                                                                                                                            ; |MyCPU|T[2]~output                                                                                                                            ; o                ;
; |MyCPU|T[2]                                                                                                                                   ; |MyCPU|T[2]                                                                                                                                   ; padout           ;
; |MyCPU|T[1]~output                                                                                                                            ; |MyCPU|T[1]~output                                                                                                                            ; o                ;
; |MyCPU|T[1]                                                                                                                                   ; |MyCPU|T[1]                                                                                                                                   ; padout           ;
; |MyCPU|T[0]~output                                                                                                                            ; |MyCPU|T[0]~output                                                                                                                            ; o                ;
; |MyCPU|T[0]                                                                                                                                   ; |MyCPU|T[0]                                                                                                                                   ; padout           ;
; |MyCPU|IBUS_RBL~output                                                                                                                        ; |MyCPU|IBUS_RBL~output                                                                                                                        ; o                ;
; |MyCPU|IBUS_RBL                                                                                                                               ; |MyCPU|IBUS_RBL                                                                                                                               ; padout           ;
; |MyCPU|RBL_IBUS~output                                                                                                                        ; |MyCPU|RBL_IBUS~output                                                                                                                        ; o                ;
; |MyCPU|RBL_IBUS                                                                                                                               ; |MyCPU|RBL_IBUS                                                                                                                               ; padout           ;
; |MyCPU|PC_IBUS~output                                                                                                                         ; |MyCPU|PC_IBUS~output                                                                                                                         ; o                ;
; |MyCPU|PC_IBUS                                                                                                                                ; |MyCPU|PC_IBUS                                                                                                                                ; padout           ;
; |MyCPU|PCplus1~output                                                                                                                         ; |MyCPU|PCplus1~output                                                                                                                         ; o                ;
; |MyCPU|PCplus1                                                                                                                                ; |MyCPU|PCplus1                                                                                                                                ; padout           ;
; |MyCPU|IBUS_PC~output                                                                                                                         ; |MyCPU|IBUS_PC~output                                                                                                                         ; o                ;
; |MyCPU|IBUS_PC                                                                                                                                ; |MyCPU|IBUS_PC                                                                                                                                ; padout           ;
; |MyCPU|setTp1~output                                                                                                                          ; |MyCPU|setTp1~output                                                                                                                          ; o                ;
; |MyCPU|setTp1                                                                                                                                 ; |MyCPU|setTp1                                                                                                                                 ; padout           ;
; |MyCPU|A_plus[15]~output                                                                                                                      ; |MyCPU|A_plus[15]~output                                                                                                                      ; o                ;
; |MyCPU|A_plus[15]                                                                                                                             ; |MyCPU|A_plus[15]                                                                                                                             ; padout           ;
; |MyCPU|A_plus[14]~output                                                                                                                      ; |MyCPU|A_plus[14]~output                                                                                                                      ; o                ;
; |MyCPU|A_plus[14]                                                                                                                             ; |MyCPU|A_plus[14]                                                                                                                             ; padout           ;
; |MyCPU|A_plus[13]~output                                                                                                                      ; |MyCPU|A_plus[13]~output                                                                                                                      ; o                ;
; |MyCPU|A_plus[13]                                                                                                                             ; |MyCPU|A_plus[13]                                                                                                                             ; padout           ;
; |MyCPU|A_plus[12]~output                                                                                                                      ; |MyCPU|A_plus[12]~output                                                                                                                      ; o                ;
; |MyCPU|A_plus[12]                                                                                                                             ; |MyCPU|A_plus[12]                                                                                                                             ; padout           ;
; |MyCPU|A_plus[11]~output                                                                                                                      ; |MyCPU|A_plus[11]~output                                                                                                                      ; o                ;
; |MyCPU|A_plus[11]                                                                                                                             ; |MyCPU|A_plus[11]                                                                                                                             ; padout           ;
; |MyCPU|A_plus[10]~output                                                                                                                      ; |MyCPU|A_plus[10]~output                                                                                                                      ; o                ;
; |MyCPU|A_plus[10]                                                                                                                             ; |MyCPU|A_plus[10]                                                                                                                             ; padout           ;
; |MyCPU|A_plus[9]~output                                                                                                                       ; |MyCPU|A_plus[9]~output                                                                                                                       ; o                ;
; |MyCPU|A_plus[9]                                                                                                                              ; |MyCPU|A_plus[9]                                                                                                                              ; padout           ;
; |MyCPU|A_plus[8]~output                                                                                                                       ; |MyCPU|A_plus[8]~output                                                                                                                       ; o                ;
; |MyCPU|A_plus[8]                                                                                                                              ; |MyCPU|A_plus[8]                                                                                                                              ; padout           ;
; |MyCPU|A_plus[7]~output                                                                                                                       ; |MyCPU|A_plus[7]~output                                                                                                                       ; o                ;
; |MyCPU|A_plus[7]                                                                                                                              ; |MyCPU|A_plus[7]                                                                                                                              ; padout           ;
; |MyCPU|A_plus[6]~output                                                                                                                       ; |MyCPU|A_plus[6]~output                                                                                                                       ; o                ;
; |MyCPU|A_plus[6]                                                                                                                              ; |MyCPU|A_plus[6]                                                                                                                              ; padout           ;
; |MyCPU|A_plus[5]~output                                                                                                                       ; |MyCPU|A_plus[5]~output                                                                                                                       ; o                ;
; |MyCPU|A_plus[5]                                                                                                                              ; |MyCPU|A_plus[5]                                                                                                                              ; padout           ;
; |MyCPU|A_plus[4]~output                                                                                                                       ; |MyCPU|A_plus[4]~output                                                                                                                       ; o                ;
; |MyCPU|A_plus[4]                                                                                                                              ; |MyCPU|A_plus[4]                                                                                                                              ; padout           ;
; |MyCPU|A_plus[3]~output                                                                                                                       ; |MyCPU|A_plus[3]~output                                                                                                                       ; o                ;
; |MyCPU|A_plus[3]                                                                                                                              ; |MyCPU|A_plus[3]                                                                                                                              ; padout           ;
; |MyCPU|A_plus[2]~output                                                                                                                       ; |MyCPU|A_plus[2]~output                                                                                                                       ; o                ;
; |MyCPU|A_plus[2]                                                                                                                              ; |MyCPU|A_plus[2]                                                                                                                              ; padout           ;
; |MyCPU|A_plus[1]~output                                                                                                                       ; |MyCPU|A_plus[1]~output                                                                                                                       ; o                ;
; |MyCPU|A_plus[1]                                                                                                                              ; |MyCPU|A_plus[1]                                                                                                                              ; padout           ;
; |MyCPU|A_plus[0]~output                                                                                                                       ; |MyCPU|A_plus[0]~output                                                                                                                       ; o                ;
; |MyCPU|A_plus[0]                                                                                                                              ; |MyCPU|A_plus[0]                                                                                                                              ; padout           ;
; |MyCPU|cnt[2]~output                                                                                                                          ; |MyCPU|cnt[2]~output                                                                                                                          ; o                ;
; |MyCPU|cnt[2]                                                                                                                                 ; |MyCPU|cnt[2]                                                                                                                                 ; padout           ;
; |MyCPU|cnt[1]~output                                                                                                                          ; |MyCPU|cnt[1]~output                                                                                                                          ; o                ;
; |MyCPU|cnt[1]                                                                                                                                 ; |MyCPU|cnt[1]                                                                                                                                 ; padout           ;
; |MyCPU|cnt[0]~output                                                                                                                          ; |MyCPU|cnt[0]~output                                                                                                                          ; o                ;
; |MyCPU|cnt[0]                                                                                                                                 ; |MyCPU|cnt[0]                                                                                                                                 ; padout           ;
; |MyCPU|jieguo[15]~output                                                                                                                      ; |MyCPU|jieguo[15]~output                                                                                                                      ; o                ;
; |MyCPU|jieguo[15]                                                                                                                             ; |MyCPU|jieguo[15]                                                                                                                             ; padout           ;
; |MyCPU|jieguo[14]~output                                                                                                                      ; |MyCPU|jieguo[14]~output                                                                                                                      ; o                ;
; |MyCPU|jieguo[14]                                                                                                                             ; |MyCPU|jieguo[14]                                                                                                                             ; padout           ;
; |MyCPU|jieguo[13]~output                                                                                                                      ; |MyCPU|jieguo[13]~output                                                                                                                      ; o                ;
; |MyCPU|jieguo[13]                                                                                                                             ; |MyCPU|jieguo[13]                                                                                                                             ; padout           ;
; |MyCPU|jieguo[12]~output                                                                                                                      ; |MyCPU|jieguo[12]~output                                                                                                                      ; o                ;
; |MyCPU|jieguo[12]                                                                                                                             ; |MyCPU|jieguo[12]                                                                                                                             ; padout           ;
; |MyCPU|jieguo[11]~output                                                                                                                      ; |MyCPU|jieguo[11]~output                                                                                                                      ; o                ;
; |MyCPU|jieguo[11]                                                                                                                             ; |MyCPU|jieguo[11]                                                                                                                             ; padout           ;
; |MyCPU|jieguo[10]~output                                                                                                                      ; |MyCPU|jieguo[10]~output                                                                                                                      ; o                ;
; |MyCPU|jieguo[10]                                                                                                                             ; |MyCPU|jieguo[10]                                                                                                                             ; padout           ;
; |MyCPU|jieguo[9]~output                                                                                                                       ; |MyCPU|jieguo[9]~output                                                                                                                       ; o                ;
; |MyCPU|jieguo[9]                                                                                                                              ; |MyCPU|jieguo[9]                                                                                                                              ; padout           ;
; |MyCPU|jieguo[8]~output                                                                                                                       ; |MyCPU|jieguo[8]~output                                                                                                                       ; o                ;
; |MyCPU|jieguo[8]                                                                                                                              ; |MyCPU|jieguo[8]                                                                                                                              ; padout           ;
; |MyCPU|jieguo[7]~output                                                                                                                       ; |MyCPU|jieguo[7]~output                                                                                                                       ; o                ;
; |MyCPU|jieguo[7]                                                                                                                              ; |MyCPU|jieguo[7]                                                                                                                              ; padout           ;
; |MyCPU|jieguo[6]~output                                                                                                                       ; |MyCPU|jieguo[6]~output                                                                                                                       ; o                ;
; |MyCPU|jieguo[6]                                                                                                                              ; |MyCPU|jieguo[6]                                                                                                                              ; padout           ;
; |MyCPU|jieguo[5]~output                                                                                                                       ; |MyCPU|jieguo[5]~output                                                                                                                       ; o                ;
; |MyCPU|jieguo[5]                                                                                                                              ; |MyCPU|jieguo[5]                                                                                                                              ; padout           ;
; |MyCPU|jieguo[4]~output                                                                                                                       ; |MyCPU|jieguo[4]~output                                                                                                                       ; o                ;
; |MyCPU|jieguo[4]                                                                                                                              ; |MyCPU|jieguo[4]                                                                                                                              ; padout           ;
; |MyCPU|jieguo[3]~output                                                                                                                       ; |MyCPU|jieguo[3]~output                                                                                                                       ; o                ;
; |MyCPU|jieguo[3]                                                                                                                              ; |MyCPU|jieguo[3]                                                                                                                              ; padout           ;
; |MyCPU|jieguo[2]~output                                                                                                                       ; |MyCPU|jieguo[2]~output                                                                                                                       ; o                ;
; |MyCPU|jieguo[2]                                                                                                                              ; |MyCPU|jieguo[2]                                                                                                                              ; padout           ;
; |MyCPU|jieguo[1]~output                                                                                                                       ; |MyCPU|jieguo[1]~output                                                                                                                       ; o                ;
; |MyCPU|jieguo[1]                                                                                                                              ; |MyCPU|jieguo[1]                                                                                                                              ; padout           ;
; |MyCPU|jieguo[0]~output                                                                                                                       ; |MyCPU|jieguo[0]~output                                                                                                                       ; o                ;
; |MyCPU|jieguo[0]                                                                                                                              ; |MyCPU|jieguo[0]                                                                                                                              ; padout           ;
; |MyCPU|R_DATA[15]~output                                                                                                                      ; |MyCPU|R_DATA[15]~output                                                                                                                      ; o                ;
; |MyCPU|R_DATA[15]                                                                                                                             ; |MyCPU|R_DATA[15]                                                                                                                             ; padout           ;
; |MyCPU|R_DATA[14]~output                                                                                                                      ; |MyCPU|R_DATA[14]~output                                                                                                                      ; o                ;
; |MyCPU|R_DATA[14]                                                                                                                             ; |MyCPU|R_DATA[14]                                                                                                                             ; padout           ;
; |MyCPU|R_DATA[13]~output                                                                                                                      ; |MyCPU|R_DATA[13]~output                                                                                                                      ; o                ;
; |MyCPU|R_DATA[13]                                                                                                                             ; |MyCPU|R_DATA[13]                                                                                                                             ; padout           ;
; |MyCPU|R_DATA[12]~output                                                                                                                      ; |MyCPU|R_DATA[12]~output                                                                                                                      ; o                ;
; |MyCPU|R_DATA[12]                                                                                                                             ; |MyCPU|R_DATA[12]                                                                                                                             ; padout           ;
; |MyCPU|R_DATA[11]~output                                                                                                                      ; |MyCPU|R_DATA[11]~output                                                                                                                      ; o                ;
; |MyCPU|R_DATA[11]                                                                                                                             ; |MyCPU|R_DATA[11]                                                                                                                             ; padout           ;
; |MyCPU|R_DATA[10]~output                                                                                                                      ; |MyCPU|R_DATA[10]~output                                                                                                                      ; o                ;
; |MyCPU|R_DATA[10]                                                                                                                             ; |MyCPU|R_DATA[10]                                                                                                                             ; padout           ;
; |MyCPU|R_DATA[9]~output                                                                                                                       ; |MyCPU|R_DATA[9]~output                                                                                                                       ; o                ;
; |MyCPU|R_DATA[9]                                                                                                                              ; |MyCPU|R_DATA[9]                                                                                                                              ; padout           ;
; |MyCPU|R_DATA[8]~output                                                                                                                       ; |MyCPU|R_DATA[8]~output                                                                                                                       ; o                ;
; |MyCPU|R_DATA[8]                                                                                                                              ; |MyCPU|R_DATA[8]                                                                                                                              ; padout           ;
; |MyCPU|R_DATA[7]~output                                                                                                                       ; |MyCPU|R_DATA[7]~output                                                                                                                       ; o                ;
; |MyCPU|R_DATA[7]                                                                                                                              ; |MyCPU|R_DATA[7]                                                                                                                              ; padout           ;
; |MyCPU|R_DATA[6]~output                                                                                                                       ; |MyCPU|R_DATA[6]~output                                                                                                                       ; o                ;
; |MyCPU|R_DATA[6]                                                                                                                              ; |MyCPU|R_DATA[6]                                                                                                                              ; padout           ;
; |MyCPU|R_DATA[5]~output                                                                                                                       ; |MyCPU|R_DATA[5]~output                                                                                                                       ; o                ;
; |MyCPU|R_DATA[5]                                                                                                                              ; |MyCPU|R_DATA[5]                                                                                                                              ; padout           ;
; |MyCPU|R_DATA[4]~output                                                                                                                       ; |MyCPU|R_DATA[4]~output                                                                                                                       ; o                ;
; |MyCPU|R_DATA[4]                                                                                                                              ; |MyCPU|R_DATA[4]                                                                                                                              ; padout           ;
; |MyCPU|R_DATA[3]~output                                                                                                                       ; |MyCPU|R_DATA[3]~output                                                                                                                       ; o                ;
; |MyCPU|R_DATA[3]                                                                                                                              ; |MyCPU|R_DATA[3]                                                                                                                              ; padout           ;
; |MyCPU|R_DATA[2]~output                                                                                                                       ; |MyCPU|R_DATA[2]~output                                                                                                                       ; o                ;
; |MyCPU|R_DATA[2]                                                                                                                              ; |MyCPU|R_DATA[2]                                                                                                                              ; padout           ;
; |MyCPU|R_DATA[1]~output                                                                                                                       ; |MyCPU|R_DATA[1]~output                                                                                                                       ; o                ;
; |MyCPU|R_DATA[1]                                                                                                                              ; |MyCPU|R_DATA[1]                                                                                                                              ; padout           ;
; |MyCPU|R_DATA[0]~output                                                                                                                       ; |MyCPU|R_DATA[0]~output                                                                                                                       ; o                ;
; |MyCPU|R_DATA[0]                                                                                                                              ; |MyCPU|R_DATA[0]                                                                                                                              ; padout           ;
; |MyCPU|ra[14]~output                                                                                                                          ; |MyCPU|ra[14]~output                                                                                                                          ; o                ;
; |MyCPU|ra[14]                                                                                                                                 ; |MyCPU|ra[14]                                                                                                                                 ; padout           ;
; |MyCPU|ra[13]~output                                                                                                                          ; |MyCPU|ra[13]~output                                                                                                                          ; o                ;
; |MyCPU|ra[13]                                                                                                                                 ; |MyCPU|ra[13]                                                                                                                                 ; padout           ;
; |MyCPU|ra[12]~output                                                                                                                          ; |MyCPU|ra[12]~output                                                                                                                          ; o                ;
; |MyCPU|ra[12]                                                                                                                                 ; |MyCPU|ra[12]                                                                                                                                 ; padout           ;
; |MyCPU|ra[9]~output                                                                                                                           ; |MyCPU|ra[9]~output                                                                                                                           ; o                ;
; |MyCPU|ra[9]                                                                                                                                  ; |MyCPU|ra[9]                                                                                                                                  ; padout           ;
; |MyCPU|ra[8]~output                                                                                                                           ; |MyCPU|ra[8]~output                                                                                                                           ; o                ;
; |MyCPU|ra[8]                                                                                                                                  ; |MyCPU|ra[8]                                                                                                                                  ; padout           ;
; |MyCPU|ra[7]~output                                                                                                                           ; |MyCPU|ra[7]~output                                                                                                                           ; o                ;
; |MyCPU|ra[7]                                                                                                                                  ; |MyCPU|ra[7]                                                                                                                                  ; padout           ;
; |MyCPU|ra[5]~output                                                                                                                           ; |MyCPU|ra[5]~output                                                                                                                           ; o                ;
; |MyCPU|ra[5]                                                                                                                                  ; |MyCPU|ra[5]                                                                                                                                  ; padout           ;
; |MyCPU|ra[3]~output                                                                                                                           ; |MyCPU|ra[3]~output                                                                                                                           ; o                ;
; |MyCPU|ra[3]                                                                                                                                  ; |MyCPU|ra[3]                                                                                                                                  ; padout           ;
; |MyCPU|ra[2]~output                                                                                                                           ; |MyCPU|ra[2]~output                                                                                                                           ; o                ;
; |MyCPU|ra[2]                                                                                                                                  ; |MyCPU|ra[2]                                                                                                                                  ; padout           ;
; |MyCPU|ra[1]~output                                                                                                                           ; |MyCPU|ra[1]~output                                                                                                                           ; o                ;
; |MyCPU|ra[1]                                                                                                                                  ; |MyCPU|ra[1]                                                                                                                                  ; padout           ;
; |MyCPU|ra[0]~output                                                                                                                           ; |MyCPU|ra[0]~output                                                                                                                           ; o                ;
; |MyCPU|ra[0]                                                                                                                                  ; |MyCPU|ra[0]                                                                                                                                  ; padout           ;
; |MyCPU|rb[14]~output                                                                                                                          ; |MyCPU|rb[14]~output                                                                                                                          ; o                ;
; |MyCPU|rb[14]                                                                                                                                 ; |MyCPU|rb[14]                                                                                                                                 ; padout           ;
; |MyCPU|rb[12]~output                                                                                                                          ; |MyCPU|rb[12]~output                                                                                                                          ; o                ;
; |MyCPU|rb[12]                                                                                                                                 ; |MyCPU|rb[12]                                                                                                                                 ; padout           ;
; |MyCPU|rb[10]~output                                                                                                                          ; |MyCPU|rb[10]~output                                                                                                                          ; o                ;
; |MyCPU|rb[10]                                                                                                                                 ; |MyCPU|rb[10]                                                                                                                                 ; padout           ;
; |MyCPU|rb[9]~output                                                                                                                           ; |MyCPU|rb[9]~output                                                                                                                           ; o                ;
; |MyCPU|rb[9]                                                                                                                                  ; |MyCPU|rb[9]                                                                                                                                  ; padout           ;
; |MyCPU|rb[6]~output                                                                                                                           ; |MyCPU|rb[6]~output                                                                                                                           ; o                ;
; |MyCPU|rb[6]                                                                                                                                  ; |MyCPU|rb[6]                                                                                                                                  ; padout           ;
; |MyCPU|rb[5]~output                                                                                                                           ; |MyCPU|rb[5]~output                                                                                                                           ; o                ;
; |MyCPU|rb[5]                                                                                                                                  ; |MyCPU|rb[5]                                                                                                                                  ; padout           ;
; |MyCPU|rb[4]~output                                                                                                                           ; |MyCPU|rb[4]~output                                                                                                                           ; o                ;
; |MyCPU|rb[4]                                                                                                                                  ; |MyCPU|rb[4]                                                                                                                                  ; padout           ;
; |MyCPU|rb[3]~output                                                                                                                           ; |MyCPU|rb[3]~output                                                                                                                           ; o                ;
; |MyCPU|rb[3]                                                                                                                                  ; |MyCPU|rb[3]                                                                                                                                  ; padout           ;
; |MyCPU|rb[2]~output                                                                                                                           ; |MyCPU|rb[2]~output                                                                                                                           ; o                ;
; |MyCPU|rb[2]                                                                                                                                  ; |MyCPU|rb[2]                                                                                                                                  ; padout           ;
; |MyCPU|temp[47]~output                                                                                                                        ; |MyCPU|temp[47]~output                                                                                                                        ; o                ;
; |MyCPU|temp[47]                                                                                                                               ; |MyCPU|temp[47]                                                                                                                               ; padout           ;
; |MyCPU|temp[41]~output                                                                                                                        ; |MyCPU|temp[41]~output                                                                                                                        ; o                ;
; |MyCPU|temp[41]                                                                                                                               ; |MyCPU|temp[41]                                                                                                                               ; padout           ;
; |MyCPU|temp[40]~output                                                                                                                        ; |MyCPU|temp[40]~output                                                                                                                        ; o                ;
; |MyCPU|temp[40]                                                                                                                               ; |MyCPU|temp[40]                                                                                                                               ; padout           ;
; |MyCPU|temp[39]~output                                                                                                                        ; |MyCPU|temp[39]~output                                                                                                                        ; o                ;
; |MyCPU|temp[39]                                                                                                                               ; |MyCPU|temp[39]                                                                                                                               ; padout           ;
; |MyCPU|temp[38]~output                                                                                                                        ; |MyCPU|temp[38]~output                                                                                                                        ; o                ;
; |MyCPU|temp[38]                                                                                                                               ; |MyCPU|temp[38]                                                                                                                               ; padout           ;
; |MyCPU|temp[37]~output                                                                                                                        ; |MyCPU|temp[37]~output                                                                                                                        ; o                ;
; |MyCPU|temp[37]                                                                                                                               ; |MyCPU|temp[37]                                                                                                                               ; padout           ;
; |MyCPU|temp[36]~output                                                                                                                        ; |MyCPU|temp[36]~output                                                                                                                        ; o                ;
; |MyCPU|temp[36]                                                                                                                               ; |MyCPU|temp[36]                                                                                                                               ; padout           ;
; |MyCPU|temp[35]~output                                                                                                                        ; |MyCPU|temp[35]~output                                                                                                                        ; o                ;
; |MyCPU|temp[35]                                                                                                                               ; |MyCPU|temp[35]                                                                                                                               ; padout           ;
; |MyCPU|temp[34]~output                                                                                                                        ; |MyCPU|temp[34]~output                                                                                                                        ; o                ;
; |MyCPU|temp[34]                                                                                                                               ; |MyCPU|temp[34]                                                                                                                               ; padout           ;
; |MyCPU|temp[33]~output                                                                                                                        ; |MyCPU|temp[33]~output                                                                                                                        ; o                ;
; |MyCPU|temp[33]                                                                                                                               ; |MyCPU|temp[33]                                                                                                                               ; padout           ;
; |MyCPU|temp[32]~output                                                                                                                        ; |MyCPU|temp[32]~output                                                                                                                        ; o                ;
; |MyCPU|temp[32]                                                                                                                               ; |MyCPU|temp[32]                                                                                                                               ; padout           ;
; |MyCPU|temp[31]~output                                                                                                                        ; |MyCPU|temp[31]~output                                                                                                                        ; o                ;
; |MyCPU|temp[31]                                                                                                                               ; |MyCPU|temp[31]                                                                                                                               ; padout           ;
; |MyCPU|temp[30]~output                                                                                                                        ; |MyCPU|temp[30]~output                                                                                                                        ; o                ;
; |MyCPU|temp[30]                                                                                                                               ; |MyCPU|temp[30]                                                                                                                               ; padout           ;
; |MyCPU|temp[29]~output                                                                                                                        ; |MyCPU|temp[29]~output                                                                                                                        ; o                ;
; |MyCPU|temp[29]                                                                                                                               ; |MyCPU|temp[29]                                                                                                                               ; padout           ;
; |MyCPU|temp[22]~output                                                                                                                        ; |MyCPU|temp[22]~output                                                                                                                        ; o                ;
; |MyCPU|temp[22]                                                                                                                               ; |MyCPU|temp[22]                                                                                                                               ; padout           ;
; |MyCPU|temp[21]~output                                                                                                                        ; |MyCPU|temp[21]~output                                                                                                                        ; o                ;
; |MyCPU|temp[21]                                                                                                                               ; |MyCPU|temp[21]                                                                                                                               ; padout           ;
; |MyCPU|temp[19]~output                                                                                                                        ; |MyCPU|temp[19]~output                                                                                                                        ; o                ;
; |MyCPU|temp[19]                                                                                                                               ; |MyCPU|temp[19]                                                                                                                               ; padout           ;
; |MyCPU|temp[18]~output                                                                                                                        ; |MyCPU|temp[18]~output                                                                                                                        ; o                ;
; |MyCPU|temp[18]                                                                                                                               ; |MyCPU|temp[18]                                                                                                                               ; padout           ;
; |MyCPU|temp[17]~output                                                                                                                        ; |MyCPU|temp[17]~output                                                                                                                        ; o                ;
; |MyCPU|temp[17]                                                                                                                               ; |MyCPU|temp[17]                                                                                                                               ; padout           ;
; |MyCPU|temp[16]~output                                                                                                                        ; |MyCPU|temp[16]~output                                                                                                                        ; o                ;
; |MyCPU|temp[16]                                                                                                                               ; |MyCPU|temp[16]                                                                                                                               ; padout           ;
; |MyCPU|temp[15]~output                                                                                                                        ; |MyCPU|temp[15]~output                                                                                                                        ; o                ;
; |MyCPU|temp[15]                                                                                                                               ; |MyCPU|temp[15]                                                                                                                               ; padout           ;
; |MyCPU|temp[14]~output                                                                                                                        ; |MyCPU|temp[14]~output                                                                                                                        ; o                ;
; |MyCPU|temp[14]                                                                                                                               ; |MyCPU|temp[14]                                                                                                                               ; padout           ;
; |MyCPU|temp[13]~output                                                                                                                        ; |MyCPU|temp[13]~output                                                                                                                        ; o                ;
; |MyCPU|temp[13]                                                                                                                               ; |MyCPU|temp[13]                                                                                                                               ; padout           ;
; |MyCPU|temp[12]~output                                                                                                                        ; |MyCPU|temp[12]~output                                                                                                                        ; o                ;
; |MyCPU|temp[12]                                                                                                                               ; |MyCPU|temp[12]                                                                                                                               ; padout           ;
; |MyCPU|temp[11]~output                                                                                                                        ; |MyCPU|temp[11]~output                                                                                                                        ; o                ;
; |MyCPU|temp[11]                                                                                                                               ; |MyCPU|temp[11]                                                                                                                               ; padout           ;
; |MyCPU|temp[10]~output                                                                                                                        ; |MyCPU|temp[10]~output                                                                                                                        ; o                ;
; |MyCPU|temp[10]                                                                                                                               ; |MyCPU|temp[10]                                                                                                                               ; padout           ;
; |MyCPU|temp[9]~output                                                                                                                         ; |MyCPU|temp[9]~output                                                                                                                         ; o                ;
; |MyCPU|temp[9]                                                                                                                                ; |MyCPU|temp[9]                                                                                                                                ; padout           ;
; |MyCPU|temp[8]~output                                                                                                                         ; |MyCPU|temp[8]~output                                                                                                                         ; o                ;
; |MyCPU|temp[8]                                                                                                                                ; |MyCPU|temp[8]                                                                                                                                ; padout           ;
; |MyCPU|temp[6]~output                                                                                                                         ; |MyCPU|temp[6]~output                                                                                                                         ; o                ;
; |MyCPU|temp[6]                                                                                                                                ; |MyCPU|temp[6]                                                                                                                                ; padout           ;
; |MyCPU|temp[5]~output                                                                                                                         ; |MyCPU|temp[5]~output                                                                                                                         ; o                ;
; |MyCPU|temp[5]                                                                                                                                ; |MyCPU|temp[5]                                                                                                                                ; padout           ;
; |MyCPU|temp[4]~output                                                                                                                         ; |MyCPU|temp[4]~output                                                                                                                         ; o                ;
; |MyCPU|temp[4]                                                                                                                                ; |MyCPU|temp[4]                                                                                                                                ; padout           ;
; |MyCPU|temp[3]~output                                                                                                                         ; |MyCPU|temp[3]~output                                                                                                                         ; o                ;
; |MyCPU|temp[3]                                                                                                                                ; |MyCPU|temp[3]                                                                                                                                ; padout           ;
; |MyCPU|temp[2]~output                                                                                                                         ; |MyCPU|temp[2]~output                                                                                                                         ; o                ;
; |MyCPU|temp[2]                                                                                                                                ; |MyCPU|temp[2]                                                                                                                                ; padout           ;
; |MyCPU|temp[0]~output                                                                                                                         ; |MyCPU|temp[0]~output                                                                                                                         ; o                ;
; |MyCPU|temp[0]                                                                                                                                ; |MyCPU|temp[0]                                                                                                                                ; padout           ;
; |MyCPU|Start~input                                                                                                                            ; |MyCPU|Start~input                                                                                                                            ; o                ;
; |MyCPU|Start                                                                                                                                  ; |MyCPU|Start                                                                                                                                  ; padout           ;
; |MyCPU|Crystal~input                                                                                                                          ; |MyCPU|Crystal~input                                                                                                                          ; o                ;
; |MyCPU|Crystal                                                                                                                                ; |MyCPU|Crystal                                                                                                                                ; padout           ;
; |MyCPU|CU:inst96|M_clk~clkctrl                                                                                                                ; |MyCPU|CU:inst96|M_clk~clkctrl                                                                                                                ; outclk           ;
; |MyCPU|CU:inst96|WE~clkctrl                                                                                                                   ; |MyCPU|CU:inst96|WE~clkctrl                                                                                                                   ; outclk           ;
; |MyCPU|Memory:inst24|inst14~clkctrl                                                                                                           ; |MyCPU|Memory:inst24|inst14~clkctrl                                                                                                           ; outclk           ;
; |MyCPU|Memory:inst24|inst10~clkctrl                                                                                                           ; |MyCPU|Memory:inst24|inst10~clkctrl                                                                                                           ; outclk           ;
; |MyCPU|CU:inst96|BUS_MDR~clkctrl                                                                                                              ; |MyCPU|CU:inst96|BUS_MDR~clkctrl                                                                                                              ; outclk           ;
; |MyCPU|CU:inst96|IBUS_SR~clkctrl                                                                                                              ; |MyCPU|CU:inst96|IBUS_SR~clkctrl                                                                                                              ; outclk           ;
; |MyCPU|CU:inst96|IBUS_RA~clkctrl                                                                                                              ; |MyCPU|CU:inst96|IBUS_RA~clkctrl                                                                                                              ; outclk           ;
; |MyCPU|CU:inst96|IBUS_RBL~clkctrl                                                                                                             ; |MyCPU|CU:inst96|IBUS_RBL~clkctrl                                                                                                             ; outclk           ;
; |MyCPU|CU:inst96|IBUS_PC~clkctrl                                                                                                              ; |MyCPU|CU:inst96|IBUS_PC~clkctrl                                                                                                              ; outclk           ;
; |MyCPU|CU:inst96|IBUS_RB~clkctrl                                                                                                              ; |MyCPU|CU:inst96|IBUS_RB~clkctrl                                                                                                              ; outclk           ;
; |MyCPU|CU:inst96|RE~clkctrl                                                                                                                   ; |MyCPU|CU:inst96|RE~clkctrl                                                                                                                   ; outclk           ;
; |MyCPU|Start~inputclkctrl                                                                                                                     ; |MyCPU|Start~inputclkctrl                                                                                                                     ; outclk           ;
; |MyCPU|CU:inst96|IBUS_MAR~clkctrl                                                                                                             ; |MyCPU|CU:inst96|IBUS_MAR~clkctrl                                                                                                             ; outclk           ;
; |MyCPU|CU:inst96|IBUS_IR~clkctrl                                                                                                              ; |MyCPU|CU:inst96|IBUS_IR~clkctrl                                                                                                              ; outclk           ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|address_reg_a[1]~feeder                 ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|address_reg_a[1]~feeder                 ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|address_reg_a[0]~feeder                 ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|address_reg_a[0]~feeder                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BP[13]~feeder                                                                                                         ; |MyCPU|MY_REG:inst2|Reg_BP[13]~feeder                                                                                                         ; combout          ;
; |MyCPU|RBL:inst16|74273:inst1|15~feeder                                                                                                       ; |MyCPU|RBL:inst16|74273:inst1|15~feeder                                                                                                       ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst1|15~feeder                                                                                                     ; |MyCPU|IBUS_X:inst6|74273:inst1|15~feeder                                                                                                     ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BP[11]~feeder                                                                                                         ; |MyCPU|MY_REG:inst2|Reg_BP[11]~feeder                                                                                                         ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst1|16~feeder                                                                                                     ; |MyCPU|IBUS_X:inst6|74273:inst1|16~feeder                                                                                                     ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BP[10]~feeder                                                                                                         ; |MyCPU|MY_REG:inst2|Reg_BP[10]~feeder                                                                                                         ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[10]~feeder                                                                                                         ; |MyCPU|MY_REG:inst2|Reg_SP[10]~feeder                                                                                                         ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[0]~feeder                                                                                                          ; |MyCPU|MY_REG:inst2|Reg_DI[0]~feeder                                                                                                          ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[2]~feeder                                                                                                          ; |MyCPU|MY_REG:inst2|Reg_DI[2]~feeder                                                                                                          ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SI[2]~feeder                                                                                                          ; |MyCPU|MY_REG:inst2|Reg_SI[2]~feeder                                                                                                          ; combout          ;
; |MyCPU|IR:inst11|inst7~feeder                                                                                                                 ; |MyCPU|IR:inst11|inst7~feeder                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SI[7]~feeder                                                                                                          ; |MyCPU|MY_REG:inst2|Reg_SI[7]~feeder                                                                                                          ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[7]~feeder                                                                                                          ; |MyCPU|MY_REG:inst2|Reg_DI[7]~feeder                                                                                                          ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[3]~feeder                                                                                                          ; |MyCPU|MY_REG:inst2|Reg_DI[3]~feeder                                                                                                          ; combout          ;
; |MyCPU|MAR:inst15|74273:inst2|15~feeder                                                                                                       ; |MyCPU|MAR:inst15|74273:inst2|15~feeder                                                                                                       ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[4]~feeder                                                                                                          ; |MyCPU|MY_REG:inst2|Reg_DI[4]~feeder                                                                                                          ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst|15~feeder                                                                                                      ; |MyCPU|IBUS_X:inst6|74273:inst|15~feeder                                                                                                      ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[5]~feeder                                                                                                          ; |MyCPU|MY_REG:inst2|Reg_DI[5]~feeder                                                                                                          ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                     ; Output Port Name                                                                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[0]~0                                         ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[0]~1                                         ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[1]~2                                         ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[1]~3                                         ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~0                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~1                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~2                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~2                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~2                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~3                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~16                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~17                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~18                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~19                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~20                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~21                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~22                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~23                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~24                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~25                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~26                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~26                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~0                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~1                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~2                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~2                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~2                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~3                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~4                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~5                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~6                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~7                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~10                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~11                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~12                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~12                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~12                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~13                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~16                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~17                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~0                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~0                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~0                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~1                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~2                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~2                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~2                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~3                                                    ; cout             ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a15                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a15                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a23                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a23                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a31                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a31                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a15                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a15                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a23                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a23                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a31                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a31                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a22                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a22                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a14                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a14                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a30                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a30                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a22                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a22                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a14                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a14                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a30                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a30                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a13                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a13                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a21                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a21                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a29                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a29                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a13                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a13                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a21                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a21                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a29                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a29                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a20                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a20                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a12                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a12                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a28                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a28                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a20                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a20                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a12                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a12                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a28                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a28                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a11                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a11                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a19                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a19                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a27                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a27                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a11                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a11                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a19                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a19                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a27                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a27                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a18                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a18                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a10                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a10                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a26                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a26                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a18                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a18                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a10                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a10                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a26                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a26                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a9                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a9                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a17                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a17                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a25                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a25                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a9                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a9                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a17                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a17                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a25                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a25                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a16                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a16                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a8                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a8                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a24                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a24                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a16                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a16                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a8                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a8                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a24                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a24                           ; portadataout0    ;
; |MyCPU|ABUS[15]~output                                                                                                                        ; |MyCPU|ABUS[15]~output                                                                                                                        ; o                ;
; |MyCPU|ABUS[14]~output                                                                                                                        ; |MyCPU|ABUS[14]~output                                                                                                                        ; o                ;
; |MyCPU|ABUS[13]~output                                                                                                                        ; |MyCPU|ABUS[13]~output                                                                                                                        ; o                ;
; |MyCPU|ABUS[11]~output                                                                                                                        ; |MyCPU|ABUS[11]~output                                                                                                                        ; o                ;
; |MyCPU|ABUS[10]~output                                                                                                                        ; |MyCPU|ABUS[10]~output                                                                                                                        ; o                ;
; |MyCPU|ABUS[9]~output                                                                                                                         ; |MyCPU|ABUS[9]~output                                                                                                                         ; o                ;
; |MyCPU|ABUS[8]~output                                                                                                                         ; |MyCPU|ABUS[8]~output                                                                                                                         ; o                ;
; |MyCPU|ABUS[6]~output                                                                                                                         ; |MyCPU|ABUS[6]~output                                                                                                                         ; o                ;
; |MyCPU|ABUS[0]~output                                                                                                                         ; |MyCPU|ABUS[0]~output                                                                                                                         ; o                ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[6]                                                                                                     ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[6]                                                                                                     ; q                ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[7]                                                                                                     ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[7]                                                                                                     ; q                ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[5]                                                                                                     ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[5]                                                                                                     ; q                ;
; |MyCPU|CU:inst96|Equal14~0                                                                                                                    ; |MyCPU|CU:inst96|Equal14~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor76                                                                                                                    ; |MyCPU|CU:inst96|WideNor76                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor78                                                                                                                    ; |MyCPU|CU:inst96|WideNor78                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor35~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor35~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor50~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor50~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor54                                                                                                                    ; |MyCPU|CU:inst96|WideNor54                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor35~1                                                                                                                  ; |MyCPU|CU:inst96|WideNor35~1                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor39                                                                                                                    ; |MyCPU|CU:inst96|WideNor39                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor40~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor40~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor44                                                                                                                    ; |MyCPU|CU:inst96|WideNor44                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor45~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor45~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor49                                                                                                                    ; |MyCPU|CU:inst96|WideNor49                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IMUL~2                                                                                                                       ; |MyCPU|CU:inst96|IMUL~2                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|WideOr4~0                                                                                                                    ; |MyCPU|CU:inst96|WideOr4~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|INCAC~0                                                                                                                      ; |MyCPU|CU:inst96|INCAC~0                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|SUBC                                                                                                                         ; |MyCPU|CU:inst96|SUBC                                                                                                                         ; combout          ;
; |MyCPU|CU:inst96|INCAC~3                                                                                                                      ; |MyCPU|CU:inst96|INCAC~3                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|WideNor72~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor72~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor75                                                                                                                    ; |MyCPU|CU:inst96|WideNor75                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|MDR_DBUS~0                                                                                                                   ; |MyCPU|CU:inst96|MDR_DBUS~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr11~0                                                                                                                   ; |MyCPU|CU:inst96|WideOr11~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr3~0                                                                                                                    ; |MyCPU|CU:inst96|WideOr3~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr3~1                                                                                                                    ; |MyCPU|CU:inst96|WideOr3~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor76~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor76~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideOr5~5                                                                                                                    ; |MyCPU|CU:inst96|WideOr5~5                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|RE~0                                                                                                                         ; |MyCPU|CU:inst96|RE~0                                                                                                                         ; combout          ;
; |MyCPU|IR:inst11|inst5                                                                                                                        ; |MyCPU|IR:inst11|inst5                                                                                                                        ; q                ;
; |MyCPU|R_addr:inst17|R[15]~0                                                                                                                  ; |MyCPU|R_addr:inst17|R[15]~0                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~2                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~2                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|R[12]~3                                                                                                                  ; |MyCPU|R_addr:inst17|R[12]~3                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~4                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~4                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~4                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~4                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|R[11]~4                                                                                                                  ; |MyCPU|R_addr:inst17|R[11]~4                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~5                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~5                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~6                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~6                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~6                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~6                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|R[9]~6                                                                                                                   ; |MyCPU|R_addr:inst17|R[9]~6                                                                                                                   ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~8                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~8                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~8                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~8                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|R[7]~10                                                                                                                  ; |MyCPU|R_addr:inst17|R[7]~10                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~9                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~9                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~10                                                                                                              ; |MyCPU|R_addr:inst17|Decoder1~10                                                                                                              ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~10                                                                                                              ; |MyCPU|R_addr:inst17|Decoder0~10                                                                                                              ; combout          ;
; |MyCPU|R_addr:inst17|R[5]~12                                                                                                                  ; |MyCPU|R_addr:inst17|R[5]~12                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~11                                                                                                              ; |MyCPU|R_addr:inst17|Decoder1~11                                                                                                              ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~11                                                                                                              ; |MyCPU|R_addr:inst17|Decoder0~11                                                                                                              ; combout          ;
; |MyCPU|R_addr:inst17|R[3]~17                                                                                                                  ; |MyCPU|R_addr:inst17|R[3]~17                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|R[2]~18                                                                                                                  ; |MyCPU|R_addr:inst17|R[2]~18                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~12                                                                                                              ; |MyCPU|R_addr:inst17|Decoder1~12                                                                                                              ; combout          ;
; |MyCPU|CU:inst96|WideNor71                                                                                                                    ; |MyCPU|CU:inst96|WideNor71                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|RBL_IBUS~1                                                                                                                   ; |MyCPU|CU:inst96|RBL_IBUS~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr12~4                                                                                                                   ; |MyCPU|CU:inst96|WideOr12~4                                                                                                                   ; combout          ;
; |MyCPU|MAR:inst15|74273:inst33|12                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|12                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst33|13                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|13                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst33|14                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|14                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst33|16                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|16                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst33|17                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|17                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst33|18                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|18                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst33|19                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|19                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst2|13                                                                                                              ; |MyCPU|MAR:inst15|74273:inst2|13                                                                                                              ; q                ;
; |MyCPU|MAR:inst15|74273:inst2|19                                                                                                              ; |MyCPU|MAR:inst15|74273:inst2|19                                                                                                              ; q                ;
; |MyCPU|CU:inst96|cnt[3]                                                                                                                       ; |MyCPU|CU:inst96|cnt[3]                                                                                                                       ; q                ;
; |MyCPU|IBUS_X:inst7|74273:inst|18                                                                                                             ; |MyCPU|IBUS_X:inst7|74273:inst|18                                                                                                             ; q                ;
; |MyCPU|CU:inst96|ORC                                                                                                                          ; |MyCPU|CU:inst96|ORC                                                                                                                          ; combout          ;
; |MyCPU|CU:inst96|XORC                                                                                                                         ; |MyCPU|CU:inst96|XORC                                                                                                                         ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst1|14                                                                                                            ; |MyCPU|IBUS_X:inst7|74273:inst1|14                                                                                                            ; q                ;
; |MyCPU|IBUS_X:inst7|74273:inst1|16                                                                                                            ; |MyCPU|IBUS_X:inst7|74273:inst1|16                                                                                                            ; q                ;
; |MyCPU|IBUS_X:inst6|74273:inst1|16                                                                                                            ; |MyCPU|IBUS_X:inst6|74273:inst1|16                                                                                                            ; q                ;
; |MyCPU|ALU:inst|74181:inst|78~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~0                                                                                                               ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst1|17                                                                                                            ; |MyCPU|IBUS_X:inst6|74273:inst1|17                                                                                                            ; q                ;
; |MyCPU|CU:inst96|ANDC                                                                                                                         ; |MyCPU|CU:inst96|ANDC                                                                                                                         ; combout          ;
; |MyCPU|ALU:inst|74181:inst|78~4                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~4                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|78~5                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~5                                                                                                               ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst|13                                                                                                             ; |MyCPU|IBUS_X:inst6|74273:inst|13                                                                                                             ; q                ;
; |MyCPU|ALU:inst|74181:inst1|48~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|48~0                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst|12                                                                                                             ; |MyCPU|IBUS_X:inst7|74273:inst|12                                                                                                             ; q                ;
; |MyCPU|ALU:inst|74181:inst1|52~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|52~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[7]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[7]                                                   ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|52~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|52~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|48~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|48~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|52~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|52~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|52~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|52~1                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst|19                                                                                                             ; |MyCPU|IBUS_X:inst7|74273:inst|19                                                                                                             ; q                ;
; |MyCPU|ALU:inst|74181:inst2|46~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|46~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|46~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|46~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|47~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|47~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|52~3                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|52~3                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst|15                                                                                                             ; |MyCPU|IBUS_X:inst6|74273:inst|15                                                                                                             ; q                ;
; |MyCPU|ALU:inst|74181:inst1|46~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|46~0                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst1|19                                                                                                            ; |MyCPU|IBUS_X:inst7|74273:inst1|19                                                                                                            ; q                ;
; |MyCPU|ALU:inst|74181:inst|46~2                                                                                                               ; |MyCPU|ALU:inst|74181:inst|46~2                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|78~8                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~8                                                                                                               ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst1|12                                                                                                            ; |MyCPU|IBUS_X:inst6|74273:inst1|12                                                                                                            ; q                ;
; |MyCPU|IBUS_X:inst7|74273:inst1|12                                                                                                            ; |MyCPU|IBUS_X:inst7|74273:inst1|12                                                                                                            ; q                ;
; |MyCPU|ALU:inst|74181:inst3|52~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|52~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|46~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|46~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst|78~9                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~9                                                                                                               ; combout          ;
; |MyCPU|Timer:inst12|inst                                                                                                                      ; |MyCPU|Timer:inst12|inst                                                                                                                      ; q                ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|110                                                                                                   ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|110                                                                                                   ; q                ;
; |MyCPU|RBL:inst16|74273:inst1|12                                                                                                              ; |MyCPU|RBL:inst16|74273:inst1|12                                                                                                              ; q                ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|99                                                                                                    ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|99                                                                                                    ; q                ;
; |MyCPU|RBL:inst9|74273:inst1|14                                                                                                               ; |MyCPU|RBL:inst9|74273:inst1|14                                                                                                               ; q                ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|87                                                                                                    ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|87                                                                                                    ; q                ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|9                                                                                                     ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|9                                                                                                     ; q                ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|110                                                                                                   ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|110                                                                                                   ; q                ;
; |MyCPU|RBL:inst16|74273:inst1|16                                                                                                              ; |MyCPU|RBL:inst16|74273:inst1|16                                                                                                              ; q                ;
; |MyCPU|RBL:inst9|74273:inst1|17                                                                                                               ; |MyCPU|RBL:inst9|74273:inst1|17                                                                                                               ; q                ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|99                                                                                                    ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|99                                                                                                    ; q                ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|87                                                                                                    ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|87                                                                                                    ; q                ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|9                                                                                                     ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|9                                                                                                     ; q                ;
; |MyCPU|RBL:inst16|74273:inst|12                                                                                                               ; |MyCPU|RBL:inst16|74273:inst|12                                                                                                               ; q                ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|99                                                                                                    ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|99                                                                                                    ; q                ;
; |MyCPU|RBL:inst16|74273:inst|17                                                                                                               ; |MyCPU|RBL:inst16|74273:inst|17                                                                                                               ; q                ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~3                                                                                                      ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~3                                                                                                      ; combout          ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~4                                                                                                      ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~4                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|out_address_reg_a[0]                    ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|out_address_reg_a[0]                    ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|out_address_reg_a[1]                    ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|out_address_reg_a[1]                    ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[0]                    ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[0]                    ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[1]                    ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[1]                    ; q                ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[6]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[6]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[5]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[5]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[8]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[8]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[7]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[7]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[4]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[4]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[3]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[3]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[2]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[2]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[1]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[1]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[0]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[0]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[3]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[3]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[2]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[2]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[4]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[4]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[6]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[6]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[5]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[5]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[4]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[4]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[1]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[1]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[0]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[0]                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Equal7~0                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal7~0                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal12~0                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal12~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal8~0                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal8~0                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~4                                                                                                                    ; |MyCPU|MY_REG:inst2|Rout~4                                                                                                                    ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DI[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Equal3~0                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal3~0                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal9~1                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal9~1                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal5~4                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal5~4                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr9~0                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr9~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal10~2                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal10~2                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal12~1                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal12~1                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal12~2                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal12~2                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SI[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SI[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BP[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Equal14~0                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal14~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal9~2                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal9~2                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal13~4                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal13~4                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~14                                                                                                               ; |MyCPU|MY_REG:inst2|Rout[13]~14                                                                                                               ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_CX[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DX[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Rout[13]~18                                                                                                               ; |MyCPU|MY_REG:inst2|Rout[13]~18                                                                                                               ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SP[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BX[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DX[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_CX[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SP[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SP[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[6]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[6]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~27                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~27                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[6]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX[6]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DI[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SI[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BP[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[5]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[5]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[5]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[5]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~33                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~33                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DI[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SI[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BP[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_CX[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DX[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BX[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_AX[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_AX[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[12]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DX[12]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[12]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_CX[12]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[4]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[4]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~43                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~43                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[12]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DI[12]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[12]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SI[12]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[12]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BP[12]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[3]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[3]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[3]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[3]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~49                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~49                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DI[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SI[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BP[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_CX[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DX[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BX[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DX[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_CX[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~59                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~59                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_AX[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DI[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SI[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BP[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_AX[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_AX[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[1]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[1]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[1]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[1]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[9]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[9]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[9]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[9]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[9]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[9]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~68                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~68                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[9]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[9]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[9]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[9]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~75                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~75                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout[7]~84                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~84                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout[7]~96                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~96                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~97                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~97                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~98                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~98                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~99                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~99                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BP[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~100                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~100                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[6]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[6]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[6]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[6]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[6]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[6]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[5]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[5]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[5]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[5]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~113                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~113                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~114                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~114                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~115                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~115                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BP[5]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[5]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~116                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~116                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[4]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[4]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[4]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[4]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[4]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[4]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[3]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[3]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[3]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[3]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~129                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~129                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~130                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~130                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~131                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~131                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BP[3]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[3]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~132                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~132                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[1]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[1]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[1]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[1]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~145                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~145                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BP[1]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[1]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~153                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~153                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~154                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~154                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~155                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~155                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BP[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~156                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~156                                                                                                                  ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|104~0                                                                                                 ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|104~0                                                                                                 ; combout          ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|104~0                                                                                                 ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|104~0                                                                                                 ; combout          ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|106~0                                                                                                 ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|106~0                                                                                                 ; combout          ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|107                                                                                                   ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|107                                                                                                   ; combout          ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|90                                                                                                    ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|90                                                                                                    ; combout          ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|78                                                                                                    ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|78                                                                                                    ; combout          ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|97                                                                                                    ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|97                                                                                                    ; combout          ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|90                                                                                                    ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|90                                                                                                    ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|97                                                                                                    ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|97                                                                                                    ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|address_reg_a[0]                        ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|address_reg_a[0]                        ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode244w[2]~0     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode244w[2]~0     ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~1 ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~1 ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|address_reg_a[1]                        ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|address_reg_a[1]                        ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode252w[2]~0     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode252w[2]~0     ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode236w[2]~0     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode236w[2]~0     ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~0 ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~0 ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|address_reg_a[0]                        ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|address_reg_a[0]                        ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode244w[2]~0     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode244w[2]~0     ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~1 ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~1 ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|address_reg_a[1]                        ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|address_reg_a[1]                        ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode252w[2]~0     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode252w[2]~0     ; combout          ;
; |MyCPU|CU:inst96|Equal1~0                                                                                                                     ; |MyCPU|CU:inst96|Equal1~0                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Equal1                                                                                                                       ; |MyCPU|CU:inst96|Equal1                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|WideNor55~2                                                                                                                  ; |MyCPU|CU:inst96|WideNor55~2                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor74                                                                                                                    ; |MyCPU|CU:inst96|WideNor74                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr5~7                                                                                                                    ; |MyCPU|CU:inst96|WideOr5~7                                                                                                                    ; combout          ;
; |MyCPU|ALU:inst|tr:inst14|WideOr3~4                                                                                                           ; |MyCPU|ALU:inst|tr:inst14|WideOr3~4                                                                                                           ; combout          ;
; |MyCPU|Timer:inst12|inst~0                                                                                                                    ; |MyCPU|Timer:inst12|inst~0                                                                                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|~QUARTUS_CREATED_GND~I                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|~QUARTUS_CREATED_GND~I                                    ; combout          ;
; |MyCPU|INT~output                                                                                                                             ; |MyCPU|INT~output                                                                                                                             ; o                ;
; |MyCPU|INT                                                                                                                                    ; |MyCPU|INT                                                                                                                                    ; padout           ;
; |MyCPU|SUBC~output                                                                                                                            ; |MyCPU|SUBC~output                                                                                                                            ; o                ;
; |MyCPU|SUBC                                                                                                                                   ; |MyCPU|SUBC                                                                                                                                   ; padout           ;
; |MyCPU|ABUS[15]                                                                                                                               ; |MyCPU|ABUS[15]                                                                                                                               ; padout           ;
; |MyCPU|ABUS[14]                                                                                                                               ; |MyCPU|ABUS[14]                                                                                                                               ; padout           ;
; |MyCPU|ABUS[13]                                                                                                                               ; |MyCPU|ABUS[13]                                                                                                                               ; padout           ;
; |MyCPU|ABUS[11]                                                                                                                               ; |MyCPU|ABUS[11]                                                                                                                               ; padout           ;
; |MyCPU|ABUS[10]                                                                                                                               ; |MyCPU|ABUS[10]                                                                                                                               ; padout           ;
; |MyCPU|ABUS[9]                                                                                                                                ; |MyCPU|ABUS[9]                                                                                                                                ; padout           ;
; |MyCPU|ABUS[8]                                                                                                                                ; |MyCPU|ABUS[8]                                                                                                                                ; padout           ;
; |MyCPU|ABUS[6]                                                                                                                                ; |MyCPU|ABUS[6]                                                                                                                                ; padout           ;
; |MyCPU|ABUS[0]                                                                                                                                ; |MyCPU|ABUS[0]                                                                                                                                ; padout           ;
; |MyCPU|R[15]~output                                                                                                                           ; |MyCPU|R[15]~output                                                                                                                           ; o                ;
; |MyCPU|R[15]                                                                                                                                  ; |MyCPU|R[15]                                                                                                                                  ; padout           ;
; |MyCPU|R[12]~output                                                                                                                           ; |MyCPU|R[12]~output                                                                                                                           ; o                ;
; |MyCPU|R[12]                                                                                                                                  ; |MyCPU|R[12]                                                                                                                                  ; padout           ;
; |MyCPU|R[11]~output                                                                                                                           ; |MyCPU|R[11]~output                                                                                                                           ; o                ;
; |MyCPU|R[11]                                                                                                                                  ; |MyCPU|R[11]                                                                                                                                  ; padout           ;
; |MyCPU|R[9]~output                                                                                                                            ; |MyCPU|R[9]~output                                                                                                                            ; o                ;
; |MyCPU|R[9]                                                                                                                                   ; |MyCPU|R[9]                                                                                                                                   ; padout           ;
; |MyCPU|R[7]~output                                                                                                                            ; |MyCPU|R[7]~output                                                                                                                            ; o                ;
; |MyCPU|R[7]                                                                                                                                   ; |MyCPU|R[7]                                                                                                                                   ; padout           ;
; |MyCPU|R[5]~output                                                                                                                            ; |MyCPU|R[5]~output                                                                                                                            ; o                ;
; |MyCPU|R[5]                                                                                                                                   ; |MyCPU|R[5]                                                                                                                                   ; padout           ;
; |MyCPU|R[3]~output                                                                                                                            ; |MyCPU|R[3]~output                                                                                                                            ; o                ;
; |MyCPU|R[3]                                                                                                                                   ; |MyCPU|R[3]                                                                                                                                   ; padout           ;
; |MyCPU|T[7]~output                                                                                                                            ; |MyCPU|T[7]~output                                                                                                                            ; o                ;
; |MyCPU|T[7]                                                                                                                                   ; |MyCPU|T[7]                                                                                                                                   ; padout           ;
; |MyCPU|T[6]~output                                                                                                                            ; |MyCPU|T[6]~output                                                                                                                            ; o                ;
; |MyCPU|T[6]                                                                                                                                   ; |MyCPU|T[6]                                                                                                                                   ; padout           ;
; |MyCPU|T[5]~output                                                                                                                            ; |MyCPU|T[5]~output                                                                                                                            ; o                ;
; |MyCPU|T[5]                                                                                                                                   ; |MyCPU|T[5]                                                                                                                                   ; padout           ;
; |MyCPU|zero_PC~output                                                                                                                         ; |MyCPU|zero_PC~output                                                                                                                         ; o                ;
; |MyCPU|zero_PC                                                                                                                                ; |MyCPU|zero_PC                                                                                                                                ; padout           ;
; |MyCPU|cnt[3]~output                                                                                                                          ; |MyCPU|cnt[3]~output                                                                                                                          ; o                ;
; |MyCPU|cnt[3]                                                                                                                                 ; |MyCPU|cnt[3]                                                                                                                                 ; padout           ;
; |MyCPU|ra[15]~output                                                                                                                          ; |MyCPU|ra[15]~output                                                                                                                          ; o                ;
; |MyCPU|ra[15]                                                                                                                                 ; |MyCPU|ra[15]                                                                                                                                 ; padout           ;
; |MyCPU|ra[11]~output                                                                                                                          ; |MyCPU|ra[11]~output                                                                                                                          ; o                ;
; |MyCPU|ra[11]                                                                                                                                 ; |MyCPU|ra[11]                                                                                                                                 ; padout           ;
; |MyCPU|ra[10]~output                                                                                                                          ; |MyCPU|ra[10]~output                                                                                                                          ; o                ;
; |MyCPU|ra[10]                                                                                                                                 ; |MyCPU|ra[10]                                                                                                                                 ; padout           ;
; |MyCPU|ra[6]~output                                                                                                                           ; |MyCPU|ra[6]~output                                                                                                                           ; o                ;
; |MyCPU|ra[6]                                                                                                                                  ; |MyCPU|ra[6]                                                                                                                                  ; padout           ;
; |MyCPU|ra[4]~output                                                                                                                           ; |MyCPU|ra[4]~output                                                                                                                           ; o                ;
; |MyCPU|ra[4]                                                                                                                                  ; |MyCPU|ra[4]                                                                                                                                  ; padout           ;
; |MyCPU|rb[15]~output                                                                                                                          ; |MyCPU|rb[15]~output                                                                                                                          ; o                ;
; |MyCPU|rb[15]                                                                                                                                 ; |MyCPU|rb[15]                                                                                                                                 ; padout           ;
; |MyCPU|rb[13]~output                                                                                                                          ; |MyCPU|rb[13]~output                                                                                                                          ; o                ;
; |MyCPU|rb[13]                                                                                                                                 ; |MyCPU|rb[13]                                                                                                                                 ; padout           ;
; |MyCPU|rb[11]~output                                                                                                                          ; |MyCPU|rb[11]~output                                                                                                                          ; o                ;
; |MyCPU|rb[11]                                                                                                                                 ; |MyCPU|rb[11]                                                                                                                                 ; padout           ;
; |MyCPU|rb[8]~output                                                                                                                           ; |MyCPU|rb[8]~output                                                                                                                           ; o                ;
; |MyCPU|rb[8]                                                                                                                                  ; |MyCPU|rb[8]                                                                                                                                  ; padout           ;
; |MyCPU|rb[7]~output                                                                                                                           ; |MyCPU|rb[7]~output                                                                                                                           ; o                ;
; |MyCPU|rb[7]                                                                                                                                  ; |MyCPU|rb[7]                                                                                                                                  ; padout           ;
; |MyCPU|rb[1]~output                                                                                                                           ; |MyCPU|rb[1]~output                                                                                                                           ; o                ;
; |MyCPU|rb[1]                                                                                                                                  ; |MyCPU|rb[1]                                                                                                                                  ; padout           ;
; |MyCPU|rb[0]~output                                                                                                                           ; |MyCPU|rb[0]~output                                                                                                                           ; o                ;
; |MyCPU|rb[0]                                                                                                                                  ; |MyCPU|rb[0]                                                                                                                                  ; padout           ;
; |MyCPU|temp[46]~output                                                                                                                        ; |MyCPU|temp[46]~output                                                                                                                        ; o                ;
; |MyCPU|temp[46]                                                                                                                               ; |MyCPU|temp[46]                                                                                                                               ; padout           ;
; |MyCPU|temp[45]~output                                                                                                                        ; |MyCPU|temp[45]~output                                                                                                                        ; o                ;
; |MyCPU|temp[45]                                                                                                                               ; |MyCPU|temp[45]                                                                                                                               ; padout           ;
; |MyCPU|temp[44]~output                                                                                                                        ; |MyCPU|temp[44]~output                                                                                                                        ; o                ;
; |MyCPU|temp[44]                                                                                                                               ; |MyCPU|temp[44]                                                                                                                               ; padout           ;
; |MyCPU|temp[43]~output                                                                                                                        ; |MyCPU|temp[43]~output                                                                                                                        ; o                ;
; |MyCPU|temp[43]                                                                                                                               ; |MyCPU|temp[43]                                                                                                                               ; padout           ;
; |MyCPU|temp[42]~output                                                                                                                        ; |MyCPU|temp[42]~output                                                                                                                        ; o                ;
; |MyCPU|temp[42]                                                                                                                               ; |MyCPU|temp[42]                                                                                                                               ; padout           ;
; |MyCPU|temp[28]~output                                                                                                                        ; |MyCPU|temp[28]~output                                                                                                                        ; o                ;
; |MyCPU|temp[28]                                                                                                                               ; |MyCPU|temp[28]                                                                                                                               ; padout           ;
; |MyCPU|temp[27]~output                                                                                                                        ; |MyCPU|temp[27]~output                                                                                                                        ; o                ;
; |MyCPU|temp[27]                                                                                                                               ; |MyCPU|temp[27]                                                                                                                               ; padout           ;
; |MyCPU|temp[26]~output                                                                                                                        ; |MyCPU|temp[26]~output                                                                                                                        ; o                ;
; |MyCPU|temp[26]                                                                                                                               ; |MyCPU|temp[26]                                                                                                                               ; padout           ;
; |MyCPU|temp[25]~output                                                                                                                        ; |MyCPU|temp[25]~output                                                                                                                        ; o                ;
; |MyCPU|temp[25]                                                                                                                               ; |MyCPU|temp[25]                                                                                                                               ; padout           ;
; |MyCPU|temp[24]~output                                                                                                                        ; |MyCPU|temp[24]~output                                                                                                                        ; o                ;
; |MyCPU|temp[24]                                                                                                                               ; |MyCPU|temp[24]                                                                                                                               ; padout           ;
; |MyCPU|temp[23]~output                                                                                                                        ; |MyCPU|temp[23]~output                                                                                                                        ; o                ;
; |MyCPU|temp[23]                                                                                                                               ; |MyCPU|temp[23]                                                                                                                               ; padout           ;
; |MyCPU|temp[20]~output                                                                                                                        ; |MyCPU|temp[20]~output                                                                                                                        ; o                ;
; |MyCPU|temp[20]                                                                                                                               ; |MyCPU|temp[20]                                                                                                                               ; padout           ;
; |MyCPU|temp[7]~output                                                                                                                         ; |MyCPU|temp[7]~output                                                                                                                         ; o                ;
; |MyCPU|temp[7]                                                                                                                                ; |MyCPU|temp[7]                                                                                                                                ; padout           ;
; |MyCPU|temp[1]~output                                                                                                                         ; |MyCPU|temp[1]~output                                                                                                                         ; o                ;
; |MyCPU|temp[1]                                                                                                                                ; |MyCPU|temp[1]                                                                                                                                ; padout           ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[0]~feeder             ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[0]~feeder             ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[1]~feeder             ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[1]~feeder             ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                                                                                                                                         ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; Node Name                                                                                                                                     ; Output Port Name                                                                                                                              ; Output Port Type ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[0]~0                                         ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[0]~1                                         ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[1]~2                                         ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|add20_result[1]~3                                         ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~0                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~1                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~2                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~2                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~2                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~3                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~16                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~17                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~18                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~19                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~20                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~21                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~22                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~23                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~24                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~25                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~26                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_1~26                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~0                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~1                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~2                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~2                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~2                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~3                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~4                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~5                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~6                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~7                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~10                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~11                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~12                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~12                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~12                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~13                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~16                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_2~17                                                   ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~0                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~0                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~0                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~1                                                    ; cout             ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~2                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~2                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~2                                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|op_5~3                                                    ; cout             ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a15                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a15                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a23                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a23                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a31                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a31                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a15                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a15                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a23                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a23                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a31                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a31                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a22                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a22                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a14                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a14                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a30                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a30                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a22                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a22                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a14                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a14                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a30                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a30                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a13                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a13                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a21                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a21                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a29                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a29                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a13                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a13                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a21                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a21                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a29                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a29                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a20                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a20                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a12                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a12                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a28                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a28                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a20                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a20                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a12                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a12                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a28                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a28                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a11                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a11                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a19                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a19                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a27                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a27                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a11                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a11                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a19                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a19                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a27                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a27                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a18                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a18                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a10                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a10                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a26                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a26                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a18                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a18                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a10                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a10                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a26                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a26                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a9                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a9                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a17                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a17                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a25                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a25                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a9                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a9                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a17                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a17                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a25                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a25                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a16                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a16                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a8                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a8                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a24                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|ram_block1a24                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a16                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a16                           ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a8                            ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a8                            ; portadataout0    ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a24                           ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|ram_block1a24                           ; portadataout0    ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[6]                                                                                                     ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[6]                                                                                                     ; q                ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[7]                                                                                                     ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[7]                                                                                                     ; q                ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[5]                                                                                                     ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T[5]                                                                                                     ; q                ;
; |MyCPU|CU:inst96|Equal14~0                                                                                                                    ; |MyCPU|CU:inst96|Equal14~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor76                                                                                                                    ; |MyCPU|CU:inst96|WideNor76                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor78                                                                                                                    ; |MyCPU|CU:inst96|WideNor78                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor35~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor35~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor50~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor50~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor54                                                                                                                    ; |MyCPU|CU:inst96|WideNor54                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor35~1                                                                                                                  ; |MyCPU|CU:inst96|WideNor35~1                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor39                                                                                                                    ; |MyCPU|CU:inst96|WideNor39                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor40~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor40~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor44                                                                                                                    ; |MyCPU|CU:inst96|WideNor44                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor45~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor45~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor49                                                                                                                    ; |MyCPU|CU:inst96|WideNor49                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|IMUL~2                                                                                                                       ; |MyCPU|CU:inst96|IMUL~2                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|WideOr4~0                                                                                                                    ; |MyCPU|CU:inst96|WideOr4~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|INCAC~0                                                                                                                      ; |MyCPU|CU:inst96|INCAC~0                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|SUBC                                                                                                                         ; |MyCPU|CU:inst96|SUBC                                                                                                                         ; combout          ;
; |MyCPU|CU:inst96|INCAC~3                                                                                                                      ; |MyCPU|CU:inst96|INCAC~3                                                                                                                      ; combout          ;
; |MyCPU|CU:inst96|WideNor72~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor72~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor75                                                                                                                    ; |MyCPU|CU:inst96|WideNor75                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|MDR_DBUS~0                                                                                                                   ; |MyCPU|CU:inst96|MDR_DBUS~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr11~0                                                                                                                   ; |MyCPU|CU:inst96|WideOr11~0                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr3~0                                                                                                                    ; |MyCPU|CU:inst96|WideOr3~0                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr3~1                                                                                                                    ; |MyCPU|CU:inst96|WideOr3~1                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideNor76~0                                                                                                                  ; |MyCPU|CU:inst96|WideNor76~0                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideOr5~5                                                                                                                    ; |MyCPU|CU:inst96|WideOr5~5                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|RE~0                                                                                                                         ; |MyCPU|CU:inst96|RE~0                                                                                                                         ; combout          ;
; |MyCPU|IR:inst11|inst5                                                                                                                        ; |MyCPU|IR:inst11|inst5                                                                                                                        ; q                ;
; |MyCPU|R_addr:inst17|Decoder0~2                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~2                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|R[12]~3                                                                                                                  ; |MyCPU|R_addr:inst17|R[12]~3                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~4                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~4                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~4                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~4                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|R[11]~4                                                                                                                  ; |MyCPU|R_addr:inst17|R[11]~4                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~5                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~5                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~6                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~6                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~6                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~6                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|R[9]~6                                                                                                                   ; |MyCPU|R_addr:inst17|R[9]~6                                                                                                                   ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~8                                                                                                               ; |MyCPU|R_addr:inst17|Decoder1~8                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~8                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~8                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|R[7]~10                                                                                                                  ; |MyCPU|R_addr:inst17|R[7]~10                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~9                                                                                                               ; |MyCPU|R_addr:inst17|Decoder0~9                                                                                                               ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~10                                                                                                              ; |MyCPU|R_addr:inst17|Decoder1~10                                                                                                              ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~10                                                                                                              ; |MyCPU|R_addr:inst17|Decoder0~10                                                                                                              ; combout          ;
; |MyCPU|R_addr:inst17|R[5]~12                                                                                                                  ; |MyCPU|R_addr:inst17|R[5]~12                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~11                                                                                                              ; |MyCPU|R_addr:inst17|Decoder1~11                                                                                                              ; combout          ;
; |MyCPU|R_addr:inst17|Decoder0~11                                                                                                              ; |MyCPU|R_addr:inst17|Decoder0~11                                                                                                              ; combout          ;
; |MyCPU|R_addr:inst17|R[3]~17                                                                                                                  ; |MyCPU|R_addr:inst17|R[3]~17                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|R[2]~18                                                                                                                  ; |MyCPU|R_addr:inst17|R[2]~18                                                                                                                  ; combout          ;
; |MyCPU|R_addr:inst17|Decoder1~12                                                                                                              ; |MyCPU|R_addr:inst17|Decoder1~12                                                                                                              ; combout          ;
; |MyCPU|CU:inst96|WideNor71                                                                                                                    ; |MyCPU|CU:inst96|WideNor71                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|RBL_IBUS~1                                                                                                                   ; |MyCPU|CU:inst96|RBL_IBUS~1                                                                                                                   ; combout          ;
; |MyCPU|CU:inst96|WideOr12~4                                                                                                                   ; |MyCPU|CU:inst96|WideOr12~4                                                                                                                   ; combout          ;
; |MyCPU|MAR:inst15|74273:inst33|12                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|12                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst33|13                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|13                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst33|14                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|14                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst33|16                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|16                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst33|17                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|17                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst33|18                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|18                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst33|19                                                                                                             ; |MyCPU|MAR:inst15|74273:inst33|19                                                                                                             ; q                ;
; |MyCPU|MAR:inst15|74273:inst2|13                                                                                                              ; |MyCPU|MAR:inst15|74273:inst2|13                                                                                                              ; q                ;
; |MyCPU|MAR:inst15|74273:inst2|19                                                                                                              ; |MyCPU|MAR:inst15|74273:inst2|19                                                                                                              ; q                ;
; |MyCPU|CU:inst96|cnt[3]                                                                                                                       ; |MyCPU|CU:inst96|cnt[3]                                                                                                                       ; q                ;
; |MyCPU|IBUS_X:inst7|74273:inst|18                                                                                                             ; |MyCPU|IBUS_X:inst7|74273:inst|18                                                                                                             ; q                ;
; |MyCPU|CU:inst96|ORC                                                                                                                          ; |MyCPU|CU:inst96|ORC                                                                                                                          ; combout          ;
; |MyCPU|CU:inst96|XORC                                                                                                                         ; |MyCPU|CU:inst96|XORC                                                                                                                         ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst1|14                                                                                                            ; |MyCPU|IBUS_X:inst7|74273:inst1|14                                                                                                            ; q                ;
; |MyCPU|IBUS_X:inst7|74273:inst1|16                                                                                                            ; |MyCPU|IBUS_X:inst7|74273:inst1|16                                                                                                            ; q                ;
; |MyCPU|IBUS_X:inst6|74273:inst1|16                                                                                                            ; |MyCPU|IBUS_X:inst6|74273:inst1|16                                                                                                            ; q                ;
; |MyCPU|ALU:inst|74181:inst|78~0                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~0                                                                                                               ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst1|17                                                                                                            ; |MyCPU|IBUS_X:inst6|74273:inst1|17                                                                                                            ; q                ;
; |MyCPU|CU:inst96|ANDC                                                                                                                         ; |MyCPU|CU:inst96|ANDC                                                                                                                         ; combout          ;
; |MyCPU|ALU:inst|74181:inst|78~4                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~4                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|78~5                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~5                                                                                                               ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst|13                                                                                                             ; |MyCPU|IBUS_X:inst6|74273:inst|13                                                                                                             ; q                ;
; |MyCPU|ALU:inst|74181:inst1|48~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|48~0                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst|12                                                                                                             ; |MyCPU|IBUS_X:inst7|74273:inst|12                                                                                                             ; q                ;
; |MyCPU|ALU:inst|74181:inst1|52~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|52~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[7]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[7]                                                   ; combout          ;
; |MyCPU|ALU:inst|74181:inst1|52~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|52~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|48~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|48~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|52~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|52~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|52~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|52~1                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst|19                                                                                                             ; |MyCPU|IBUS_X:inst7|74273:inst|19                                                                                                             ; q                ;
; |MyCPU|ALU:inst|74181:inst2|46~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|46~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|46~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|46~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|47~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|47~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst2|52~3                                                                                                              ; |MyCPU|ALU:inst|74181:inst2|52~3                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst|15                                                                                                             ; |MyCPU|IBUS_X:inst6|74273:inst|15                                                                                                             ; q                ;
; |MyCPU|ALU:inst|74181:inst1|46~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst1|46~0                                                                                                              ; combout          ;
; |MyCPU|IBUS_X:inst7|74273:inst1|19                                                                                                            ; |MyCPU|IBUS_X:inst7|74273:inst1|19                                                                                                            ; q                ;
; |MyCPU|ALU:inst|74181:inst|46~2                                                                                                               ; |MyCPU|ALU:inst|74181:inst|46~2                                                                                                               ; combout          ;
; |MyCPU|ALU:inst|74181:inst|78~8                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~8                                                                                                               ; combout          ;
; |MyCPU|IBUS_X:inst6|74273:inst1|12                                                                                                            ; |MyCPU|IBUS_X:inst6|74273:inst1|12                                                                                                            ; q                ;
; |MyCPU|IBUS_X:inst7|74273:inst1|12                                                                                                            ; |MyCPU|IBUS_X:inst7|74273:inst1|12                                                                                                            ; q                ;
; |MyCPU|ALU:inst|74181:inst3|52~0                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|52~0                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst3|46~1                                                                                                              ; |MyCPU|ALU:inst|74181:inst3|46~1                                                                                                              ; combout          ;
; |MyCPU|ALU:inst|74181:inst|78~9                                                                                                               ; |MyCPU|ALU:inst|74181:inst|78~9                                                                                                               ; combout          ;
; |MyCPU|Timer:inst12|inst                                                                                                                      ; |MyCPU|Timer:inst12|inst                                                                                                                      ; q                ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|110                                                                                                   ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|110                                                                                                   ; q                ;
; |MyCPU|RBL:inst16|74273:inst1|12                                                                                                              ; |MyCPU|RBL:inst16|74273:inst1|12                                                                                                              ; q                ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|99                                                                                                    ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|99                                                                                                    ; q                ;
; |MyCPU|RBL:inst9|74273:inst1|14                                                                                                               ; |MyCPU|RBL:inst9|74273:inst1|14                                                                                                               ; q                ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|87                                                                                                    ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|87                                                                                                    ; q                ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|9                                                                                                     ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|9                                                                                                     ; q                ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|110                                                                                                   ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|110                                                                                                   ; q                ;
; |MyCPU|RBL:inst16|74273:inst1|16                                                                                                              ; |MyCPU|RBL:inst16|74273:inst1|16                                                                                                              ; q                ;
; |MyCPU|RBL:inst9|74273:inst1|17                                                                                                               ; |MyCPU|RBL:inst9|74273:inst1|17                                                                                                               ; q                ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|99                                                                                                    ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|99                                                                                                    ; q                ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|87                                                                                                    ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|87                                                                                                    ; q                ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|9                                                                                                     ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|9                                                                                                     ; q                ;
; |MyCPU|RBL:inst16|74273:inst|12                                                                                                               ; |MyCPU|RBL:inst16|74273:inst|12                                                                                                               ; q                ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|99                                                                                                    ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|99                                                                                                    ; q                ;
; |MyCPU|RBL:inst16|74273:inst|17                                                                                                               ; |MyCPU|RBL:inst16|74273:inst|17                                                                                                               ; q                ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~3                                                                                                      ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~3                                                                                                      ; combout          ;
; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~4                                                                                                      ; |MyCPU|Timer:inst12|beat_Cycle:inst3|T~4                                                                                                      ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|out_address_reg_a[0]                    ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|out_address_reg_a[0]                    ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|out_address_reg_a[1]                    ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|out_address_reg_a[1]                    ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[0]                    ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[0]                    ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[1]                    ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[1]                    ; q                ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[6]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[6]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[5]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[5]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[8]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[8]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[7]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[7]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[4]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[4]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[3]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[3]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[2]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[2]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[1]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[1]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[0]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le7a[0]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[3]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[3]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[2]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[2]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[4]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le6a[4]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[6]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[6]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[5]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[5]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[4]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[4]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[1]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[1]                                                   ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[0]                                                   ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|le3a[0]                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BX[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Equal7~0                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal7~0                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal12~0                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal12~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~2                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[13]~2                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DI[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Equal3~0                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal3~0                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal9~1                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal9~1                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal5~4                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal5~4                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|WideOr9~0                                                                                                                 ; |MyCPU|MY_REG:inst2|WideOr9~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal10~2                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal10~2                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal12~1                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal12~1                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal12~2                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal12~2                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SI[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SI[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BP[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Equal14~0                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal14~0                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Equal9~2                                                                                                                  ; |MyCPU|MY_REG:inst2|Equal9~2                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Equal13~4                                                                                                                 ; |MyCPU|MY_REG:inst2|Equal13~4                                                                                                                 ; combout          ;
; |MyCPU|MY_REG:inst2|Rout[13]~14                                                                                                               ; |MyCPU|MY_REG:inst2|Rout[13]~14                                                                                                               ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_CX[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DX[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Rout[13]~18                                                                                                               ; |MyCPU|MY_REG:inst2|Rout[13]~18                                                                                                               ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_SP[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SP[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[15]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BX[15]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DX[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_CX[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SP[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SP[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[6]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[6]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_AX[6]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX[6]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DI[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SI[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[14]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BP[14]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[5]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[5]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[5]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[5]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DI[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SI[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BP[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_CX[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DX[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BX[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_AX[13]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_AX[13]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[12]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DX[12]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[12]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_CX[12]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[4]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[4]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[12]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DI[12]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[12]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SI[12]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[12]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BP[12]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[3]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[3]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[3]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[3]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DI[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SI[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BP[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_CX[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DX[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[11]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BX[11]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DX[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_CX[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_AX[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_AX[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_DI[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_SI[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_BP[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_AX[10]                                                                                                                ; |MyCPU|MY_REG:inst2|Reg_AX[10]                                                                                                                ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[1]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[1]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[1]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[1]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[9]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[9]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[9]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[9]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[9]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[9]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~68                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~68                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_CX[9]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[9]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[9]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[9]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_CX[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_CX[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BX[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BX[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DX[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DX[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[8]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[8]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout[7]~84                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~84                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout[7]~96                                                                                                                ; |MyCPU|MY_REG:inst2|Rout[7]~96                                                                                                                ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~97                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~97                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~98                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~98                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~99                                                                                                                   ; |MyCPU|MY_REG:inst2|Rout~99                                                                                                                   ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BP[7]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[7]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~100                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~100                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[6]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[6]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[6]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[6]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[6]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[6]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[5]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[5]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[5]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[5]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~113                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~113                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~114                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~114                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~115                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~115                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BP[5]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[5]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~116                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~116                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[4]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[4]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[4]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[4]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[4]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[4]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[3]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[3]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[3]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[3]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~129                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~129                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~130                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~130                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~131                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~131                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BP[3]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[3]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~132                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~132                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_DI[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_BP[2]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[2]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[1]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[1]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[1]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[1]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~145                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~145                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BP[1]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[1]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_DI[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_DI[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Reg_SI[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_SI[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~153                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~153                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~154                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~154                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Rout~155                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~155                                                                                                                  ; combout          ;
; |MyCPU|MY_REG:inst2|Reg_BP[0]                                                                                                                 ; |MyCPU|MY_REG:inst2|Reg_BP[0]                                                                                                                 ; q                ;
; |MyCPU|MY_REG:inst2|Rout~156                                                                                                                  ; |MyCPU|MY_REG:inst2|Rout~156                                                                                                                  ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|104~0                                                                                                 ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|104~0                                                                                                 ; combout          ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|104~0                                                                                                 ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|104~0                                                                                                 ; combout          ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|106~0                                                                                                 ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|106~0                                                                                                 ; combout          ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|107                                                                                                   ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|107                                                                                                   ; combout          ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|90                                                                                                    ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|90                                                                                                    ; combout          ;
; |MyCPU|PC:inst13|74161:inst3|f74161:sub|78                                                                                                    ; |MyCPU|PC:inst13|74161:inst3|f74161:sub|78                                                                                                    ; combout          ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|97                                                                                                    ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|97                                                                                                    ; combout          ;
; |MyCPU|PC:inst13|74161:inst2|f74161:sub|90                                                                                                    ; |MyCPU|PC:inst13|74161:inst2|f74161:sub|90                                                                                                    ; combout          ;
; |MyCPU|PC:inst13|74161:inst1|f74161:sub|97                                                                                                    ; |MyCPU|PC:inst13|74161:inst1|f74161:sub|97                                                                                                    ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|address_reg_a[0]                        ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|address_reg_a[0]                        ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode244w[2]~0     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode244w[2]~0     ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~1 ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~1 ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|address_reg_a[1]                        ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|address_reg_a[1]                        ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode252w[2]~0     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst2|altram:sram|altsyncram:ram_block|altsyncram_1c91:auto_generated|decode_dra:decode3|w_anode252w[2]~0     ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode236w[2]~0     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode236w[2]~0     ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~0 ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~0 ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|address_reg_a[0]                        ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|address_reg_a[0]                        ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode244w[2]~0     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode244w[2]~0     ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~1 ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_67a:rden_decode|w_anode275w[2]~1 ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|address_reg_a[1]                        ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|address_reg_a[1]                        ; q                ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode252w[2]~0     ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|decode_dra:decode3|w_anode252w[2]~0     ; combout          ;
; |MyCPU|CU:inst96|Equal1~0                                                                                                                     ; |MyCPU|CU:inst96|Equal1~0                                                                                                                     ; combout          ;
; |MyCPU|CU:inst96|Equal1                                                                                                                       ; |MyCPU|CU:inst96|Equal1                                                                                                                       ; combout          ;
; |MyCPU|CU:inst96|WideNor55~2                                                                                                                  ; |MyCPU|CU:inst96|WideNor55~2                                                                                                                  ; combout          ;
; |MyCPU|CU:inst96|WideNor74                                                                                                                    ; |MyCPU|CU:inst96|WideNor74                                                                                                                    ; combout          ;
; |MyCPU|CU:inst96|WideOr5~7                                                                                                                    ; |MyCPU|CU:inst96|WideOr5~7                                                                                                                    ; combout          ;
; |MyCPU|ALU:inst|tr:inst14|WideOr3~4                                                                                                           ; |MyCPU|ALU:inst|tr:inst14|WideOr3~4                                                                                                           ; combout          ;
; |MyCPU|Timer:inst12|inst~0                                                                                                                    ; |MyCPU|Timer:inst12|inst~0                                                                                                                    ; combout          ;
; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|~QUARTUS_CREATED_GND~I                                    ; |MyCPU|ALU:inst|lpm_mult0:inst4|lpm_mult:lpm_mult_component|mult_brq:auto_generated|~QUARTUS_CREATED_GND~I                                    ; combout          ;
; |MyCPU|INT~output                                                                                                                             ; |MyCPU|INT~output                                                                                                                             ; o                ;
; |MyCPU|INT                                                                                                                                    ; |MyCPU|INT                                                                                                                                    ; padout           ;
; |MyCPU|SUBC~output                                                                                                                            ; |MyCPU|SUBC~output                                                                                                                            ; o                ;
; |MyCPU|SUBC                                                                                                                                   ; |MyCPU|SUBC                                                                                                                                   ; padout           ;
; |MyCPU|R[12]~output                                                                                                                           ; |MyCPU|R[12]~output                                                                                                                           ; o                ;
; |MyCPU|R[12]                                                                                                                                  ; |MyCPU|R[12]                                                                                                                                  ; padout           ;
; |MyCPU|R[11]~output                                                                                                                           ; |MyCPU|R[11]~output                                                                                                                           ; o                ;
; |MyCPU|R[11]                                                                                                                                  ; |MyCPU|R[11]                                                                                                                                  ; padout           ;
; |MyCPU|R[9]~output                                                                                                                            ; |MyCPU|R[9]~output                                                                                                                            ; o                ;
; |MyCPU|R[9]                                                                                                                                   ; |MyCPU|R[9]                                                                                                                                   ; padout           ;
; |MyCPU|R[7]~output                                                                                                                            ; |MyCPU|R[7]~output                                                                                                                            ; o                ;
; |MyCPU|R[7]                                                                                                                                   ; |MyCPU|R[7]                                                                                                                                   ; padout           ;
; |MyCPU|R[5]~output                                                                                                                            ; |MyCPU|R[5]~output                                                                                                                            ; o                ;
; |MyCPU|R[5]                                                                                                                                   ; |MyCPU|R[5]                                                                                                                                   ; padout           ;
; |MyCPU|R[3]~output                                                                                                                            ; |MyCPU|R[3]~output                                                                                                                            ; o                ;
; |MyCPU|R[3]                                                                                                                                   ; |MyCPU|R[3]                                                                                                                                   ; padout           ;
; |MyCPU|T[7]~output                                                                                                                            ; |MyCPU|T[7]~output                                                                                                                            ; o                ;
; |MyCPU|T[7]                                                                                                                                   ; |MyCPU|T[7]                                                                                                                                   ; padout           ;
; |MyCPU|T[6]~output                                                                                                                            ; |MyCPU|T[6]~output                                                                                                                            ; o                ;
; |MyCPU|T[6]                                                                                                                                   ; |MyCPU|T[6]                                                                                                                                   ; padout           ;
; |MyCPU|T[5]~output                                                                                                                            ; |MyCPU|T[5]~output                                                                                                                            ; o                ;
; |MyCPU|T[5]                                                                                                                                   ; |MyCPU|T[5]                                                                                                                                   ; padout           ;
; |MyCPU|zero_PC~output                                                                                                                         ; |MyCPU|zero_PC~output                                                                                                                         ; o                ;
; |MyCPU|zero_PC                                                                                                                                ; |MyCPU|zero_PC                                                                                                                                ; padout           ;
; |MyCPU|cnt[3]~output                                                                                                                          ; |MyCPU|cnt[3]~output                                                                                                                          ; o                ;
; |MyCPU|cnt[3]                                                                                                                                 ; |MyCPU|cnt[3]                                                                                                                                 ; padout           ;
; |MyCPU|ra[15]~output                                                                                                                          ; |MyCPU|ra[15]~output                                                                                                                          ; o                ;
; |MyCPU|ra[15]                                                                                                                                 ; |MyCPU|ra[15]                                                                                                                                 ; padout           ;
; |MyCPU|ra[11]~output                                                                                                                          ; |MyCPU|ra[11]~output                                                                                                                          ; o                ;
; |MyCPU|ra[11]                                                                                                                                 ; |MyCPU|ra[11]                                                                                                                                 ; padout           ;
; |MyCPU|ra[10]~output                                                                                                                          ; |MyCPU|ra[10]~output                                                                                                                          ; o                ;
; |MyCPU|ra[10]                                                                                                                                 ; |MyCPU|ra[10]                                                                                                                                 ; padout           ;
; |MyCPU|ra[6]~output                                                                                                                           ; |MyCPU|ra[6]~output                                                                                                                           ; o                ;
; |MyCPU|ra[6]                                                                                                                                  ; |MyCPU|ra[6]                                                                                                                                  ; padout           ;
; |MyCPU|ra[4]~output                                                                                                                           ; |MyCPU|ra[4]~output                                                                                                                           ; o                ;
; |MyCPU|ra[4]                                                                                                                                  ; |MyCPU|ra[4]                                                                                                                                  ; padout           ;
; |MyCPU|rb[15]~output                                                                                                                          ; |MyCPU|rb[15]~output                                                                                                                          ; o                ;
; |MyCPU|rb[15]                                                                                                                                 ; |MyCPU|rb[15]                                                                                                                                 ; padout           ;
; |MyCPU|rb[13]~output                                                                                                                          ; |MyCPU|rb[13]~output                                                                                                                          ; o                ;
; |MyCPU|rb[13]                                                                                                                                 ; |MyCPU|rb[13]                                                                                                                                 ; padout           ;
; |MyCPU|rb[11]~output                                                                                                                          ; |MyCPU|rb[11]~output                                                                                                                          ; o                ;
; |MyCPU|rb[11]                                                                                                                                 ; |MyCPU|rb[11]                                                                                                                                 ; padout           ;
; |MyCPU|rb[8]~output                                                                                                                           ; |MyCPU|rb[8]~output                                                                                                                           ; o                ;
; |MyCPU|rb[8]                                                                                                                                  ; |MyCPU|rb[8]                                                                                                                                  ; padout           ;
; |MyCPU|rb[7]~output                                                                                                                           ; |MyCPU|rb[7]~output                                                                                                                           ; o                ;
; |MyCPU|rb[7]                                                                                                                                  ; |MyCPU|rb[7]                                                                                                                                  ; padout           ;
; |MyCPU|rb[1]~output                                                                                                                           ; |MyCPU|rb[1]~output                                                                                                                           ; o                ;
; |MyCPU|rb[1]                                                                                                                                  ; |MyCPU|rb[1]                                                                                                                                  ; padout           ;
; |MyCPU|rb[0]~output                                                                                                                           ; |MyCPU|rb[0]~output                                                                                                                           ; o                ;
; |MyCPU|rb[0]                                                                                                                                  ; |MyCPU|rb[0]                                                                                                                                  ; padout           ;
; |MyCPU|temp[46]~output                                                                                                                        ; |MyCPU|temp[46]~output                                                                                                                        ; o                ;
; |MyCPU|temp[46]                                                                                                                               ; |MyCPU|temp[46]                                                                                                                               ; padout           ;
; |MyCPU|temp[45]~output                                                                                                                        ; |MyCPU|temp[45]~output                                                                                                                        ; o                ;
; |MyCPU|temp[45]                                                                                                                               ; |MyCPU|temp[45]                                                                                                                               ; padout           ;
; |MyCPU|temp[44]~output                                                                                                                        ; |MyCPU|temp[44]~output                                                                                                                        ; o                ;
; |MyCPU|temp[44]                                                                                                                               ; |MyCPU|temp[44]                                                                                                                               ; padout           ;
; |MyCPU|temp[43]~output                                                                                                                        ; |MyCPU|temp[43]~output                                                                                                                        ; o                ;
; |MyCPU|temp[43]                                                                                                                               ; |MyCPU|temp[43]                                                                                                                               ; padout           ;
; |MyCPU|temp[42]~output                                                                                                                        ; |MyCPU|temp[42]~output                                                                                                                        ; o                ;
; |MyCPU|temp[42]                                                                                                                               ; |MyCPU|temp[42]                                                                                                                               ; padout           ;
; |MyCPU|temp[28]~output                                                                                                                        ; |MyCPU|temp[28]~output                                                                                                                        ; o                ;
; |MyCPU|temp[28]                                                                                                                               ; |MyCPU|temp[28]                                                                                                                               ; padout           ;
; |MyCPU|temp[27]~output                                                                                                                        ; |MyCPU|temp[27]~output                                                                                                                        ; o                ;
; |MyCPU|temp[27]                                                                                                                               ; |MyCPU|temp[27]                                                                                                                               ; padout           ;
; |MyCPU|temp[26]~output                                                                                                                        ; |MyCPU|temp[26]~output                                                                                                                        ; o                ;
; |MyCPU|temp[26]                                                                                                                               ; |MyCPU|temp[26]                                                                                                                               ; padout           ;
; |MyCPU|temp[25]~output                                                                                                                        ; |MyCPU|temp[25]~output                                                                                                                        ; o                ;
; |MyCPU|temp[25]                                                                                                                               ; |MyCPU|temp[25]                                                                                                                               ; padout           ;
; |MyCPU|temp[24]~output                                                                                                                        ; |MyCPU|temp[24]~output                                                                                                                        ; o                ;
; |MyCPU|temp[24]                                                                                                                               ; |MyCPU|temp[24]                                                                                                                               ; padout           ;
; |MyCPU|temp[23]~output                                                                                                                        ; |MyCPU|temp[23]~output                                                                                                                        ; o                ;
; |MyCPU|temp[23]                                                                                                                               ; |MyCPU|temp[23]                                                                                                                               ; padout           ;
; |MyCPU|temp[20]~output                                                                                                                        ; |MyCPU|temp[20]~output                                                                                                                        ; o                ;
; |MyCPU|temp[20]                                                                                                                               ; |MyCPU|temp[20]                                                                                                                               ; padout           ;
; |MyCPU|temp[7]~output                                                                                                                         ; |MyCPU|temp[7]~output                                                                                                                         ; o                ;
; |MyCPU|temp[7]                                                                                                                                ; |MyCPU|temp[7]                                                                                                                                ; padout           ;
; |MyCPU|temp[1]~output                                                                                                                         ; |MyCPU|temp[1]~output                                                                                                                         ; o                ;
; |MyCPU|temp[1]                                                                                                                                ; |MyCPU|temp[1]                                                                                                                                ; padout           ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[0]~feeder             ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[0]~feeder             ; combout          ;
; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[1]~feeder             ; |MyCPU|Memory:inst24|lpm_ram_dq:inst1|altram:sram|altsyncram:ram_block|altsyncram_2c91:auto_generated|out_address_reg_a[1]~feeder             ; combout          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Simulator
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Jul 09 12:26:46 2018
Info: Command: quartus_sim --simulation_results_format=VWF MyCPU -c MyCPU
Info (324025): Using vector source file "C:/Users/Hanliutong/Desktop/cpu/CPU_test.vwf"
Info (328054): Inverted registers were found during simulation
    Info (328055): Register: |MyCPU|Timer:inst12|CPU_Cycle:inst2|FI
    Info (328055): Register: |MyCPU|Timer:inst12|beat_Cycle:inst3|T[0]
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      78.38 %
Info (328052): Number of transitions in simulation is 109767
Info (324045): Vector file MyCPU.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 64-Bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4559 megabytes
    Info: Processing ended: Mon Jul 09 12:26:48 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


