Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2014.3 (lin64) Build 1034051 Fri Oct  3 16:32:59 MDT 2014
| Date         : Wed Apr  8 18:54:56 2015
| Host         : paasei running 64-bit Scientific Linux release 6.5 (Carbon)
| Command      : report_timing -delay_type min -max_paths 10 -sort_by group -input_pins -file postplace_timing_min.rpt
| Design       : sv_chip3_hierarchy_no_mem
| Device       : xcku035-ffva1156
| Speed File   : -3  PREVIEW 1.10 09-18-2014
-----------------------------------------------------------------------------------------------------------------------

Timing Report

Slack:                    inf
  Source:                 FSM_sequential_reg_prog_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_reg_prog_nextstate_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y2          FDRE                         0.000     0.000 r  FSM_sequential_reg_prog_state_reg[1]/C
    SLICE_X46Y2          FDRE (Prop_FDRE_C_Q)         0.052     0.052 f  FSM_sequential_reg_prog_state_reg[1]/Q
                         net (fo=17, unplaced)        0.069     0.121    reg_prog_state[1]
    SLICE_X46Y2                                                       f  FSM_sequential_reg_prog_nextstate_reg[0]_i_1/I4
    SLICE_X46Y2          LUT5 (Prop_LUT5_I4_O)        0.015     0.136 r  FSM_sequential_reg_prog_nextstate_reg[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    n_0_FSM_sequential_reg_prog_nextstate_reg[0]_i_1
    SLICE_X46Y2          LDCE                                         r  FSM_sequential_reg_prog_nextstate_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_reg_prog_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_reg_prog_nextstate_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE                         0.000     0.000 r  FSM_sequential_reg_prog_state_reg[3]/C
    SLICE_X47Y2          FDRE (Prop_FDRE_C_Q)         0.052     0.052 f  FSM_sequential_reg_prog_state_reg[3]/Q
                         net (fo=18, unplaced)        0.069     0.121    reg_prog_state[3]
    SLICE_X46Y2                                                       f  FSM_sequential_reg_prog_nextstate_reg[1]_i_1/I5
    SLICE_X46Y2          LUT6 (Prop_LUT6_I5_O)        0.015     0.136 r  FSM_sequential_reg_prog_nextstate_reg[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    n_0_FSM_sequential_reg_prog_nextstate_reg[1]_i_1
    SLICE_X45Y2          LDCE                                         r  FSM_sequential_reg_prog_nextstate_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_reg_prog_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_reg_prog_nextstate_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y2          FDRE                         0.000     0.000 r  FSM_sequential_reg_prog_state_reg[1]/C
    SLICE_X46Y2          FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  FSM_sequential_reg_prog_state_reg[1]/Q
                         net (fo=17, unplaced)        0.069     0.121    reg_prog_state[1]
    SLICE_X48Y2                                                       r  FSM_sequential_reg_prog_nextstate_reg[2]_i_1/I5
    SLICE_X48Y2          LUT6 (Prop_LUT6_I5_O)        0.015     0.136 r  FSM_sequential_reg_prog_nextstate_reg[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    n_0_FSM_sequential_reg_prog_nextstate_reg[2]_i_1
    SLICE_X48Y2          LDCE                                         r  FSM_sequential_reg_prog_nextstate_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_reg_prog_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_reg_prog_nextstate_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y2          FDRE                         0.000     0.000 r  FSM_sequential_reg_prog_state_reg[3]/C
    SLICE_X47Y2          FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  FSM_sequential_reg_prog_state_reg[3]/Q
                         net (fo=18, unplaced)        0.069     0.121    reg_prog_state[3]
    SLICE_X48Y2                                                       r  FSM_sequential_reg_prog_nextstate_reg[3]_i_1/I5
    SLICE_X48Y2          LUT6 (Prop_LUT6_I5_O)        0.015     0.136 r  FSM_sequential_reg_prog_nextstate_reg[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    n_0_FSM_sequential_reg_prog_nextstate_reg[3]_i_1
    SLICE_X48Y2          LDCE                                         r  FSM_sequential_reg_prog_nextstate_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_reg_prog_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_reg_prog_nextstate_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y2          FDRE                         0.000     0.000 r  FSM_sequential_reg_prog_state_reg[0]/C
    SLICE_X46Y2          FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  FSM_sequential_reg_prog_state_reg[0]/Q
                         net (fo=19, unplaced)        0.069     0.121    reg_prog_state[0]
    SLICE_X47Y2                                                       r  FSM_sequential_reg_prog_nextstate_reg[4]_i_1/I5
    SLICE_X47Y2          LUT6 (Prop_LUT6_I5_O)        0.015     0.136 r  FSM_sequential_reg_prog_nextstate_reg[4]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    n_0_FSM_sequential_reg_prog_nextstate_reg[4]_i_1
    SLICE_X46Y2          LDCE                                         r  FSM_sequential_reg_prog_nextstate_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 horiz_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            horiz_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           2  (FDRE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE                         0.000     0.000 r  horiz_reg[0]/C
    SLICE_X47Y31         FDRE (Prop_FDRE_C_Q)         0.052     0.052 f  horiz_reg[0]/Q
                         net (fo=11, unplaced)        0.069     0.121    horiz_reg__0[0]
    SLICE_X47Y31                                                      f  horiz[0]_i_1/I0
    SLICE_X47Y31         LUT1 (Prop_LUT1_I0_O)        0.015     0.136 r  horiz[0]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    p_0_in__0[0]
    SLICE_X47Y31         FDRE                                         r  horiz_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 horiz_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            horiz_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE                         0.000     0.000 r  horiz_reg[1]/C
    SLICE_X47Y32         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  horiz_reg[1]/Q
                         net (fo=10, unplaced)        0.069     0.121    horiz_reg__0[1]
    SLICE_X47Y32                                                      r  horiz[1]_i_1/I1
    SLICE_X47Y32         LUT2 (Prop_LUT2_I1_O)        0.015     0.136 r  horiz[1]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    p_0_in__0[1]
    SLICE_X47Y32         FDRE                                         r  horiz_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 horiz_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            horiz_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE                         0.000     0.000 r  horiz_reg[2]/C
    SLICE_X47Y31         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  horiz_reg[2]/Q
                         net (fo=8, unplaced)         0.069     0.121    horiz_reg__0[2]
    SLICE_X47Y31                                                      r  horiz[2]_i_1/I2
    SLICE_X47Y31         LUT3 (Prop_LUT3_I2_O)        0.015     0.136 r  horiz[2]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    p_0_in__0[2]
    SLICE_X47Y31         FDRE                                         r  horiz_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 horiz_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            horiz_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y30         FDRE                         0.000     0.000 r  horiz_reg[3]/C
    SLICE_X47Y30         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  horiz_reg[3]/Q
                         net (fo=7, unplaced)         0.069     0.121    horiz_reg__0[3]
    SLICE_X47Y30                                                      r  horiz[3]_i_1/I3
    SLICE_X47Y30         LUT4 (Prop_LUT4_I3_O)        0.015     0.136 r  horiz[3]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    p_0_in__0[3]
    SLICE_X47Y30         FDRE                                         r  horiz_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 horiz_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            horiz_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.136ns  (logic 0.067ns (49.111%)  route 0.069ns (50.889%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE                         0.000     0.000 r  horiz_reg[5]/C
    SLICE_X47Y31         FDRE (Prop_FDRE_C_Q)         0.052     0.052 r  horiz_reg[5]/Q
                         net (fo=5, unplaced)         0.069     0.121    horiz_reg__0[5]
    SLICE_X47Y31                                                      r  horiz[5]_i_1/I5
    SLICE_X47Y31         LUT6 (Prop_LUT6_I5_O)        0.015     0.136 r  horiz[5]_i_1/O
                         net (fo=1, unplaced)         0.000     0.136    p_0_in__0[5]
    SLICE_X47Y31         FDRE                                         r  horiz_reg[5]/D
  -------------------------------------------------------------------    -------------------




