
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs trace/h264ref_351B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000003 cycles: 3499507 heartbeat IPC: 2.85755 cumulative IPC: 2.85755 (Simulation time: 0 hr 0 min 47 sec) 

Warmup complete CPU 0 instructions: 10000003 cycles: 3499507 (Simulation time: 0 hr 0 min 47 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 12254086 heartbeat IPC: 1.14226 cumulative IPC: 1.14226 (Simulation time: 0 hr 1 min 27 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 18597774 heartbeat IPC: 1.57637 cumulative IPC: 1.32466 (Simulation time: 0 hr 2 min 23 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 24760981 heartbeat IPC: 1.62253 cumulative IPC: 1.411 (Simulation time: 0 hr 3 min 22 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 31438674 heartbeat IPC: 1.49752 cumulative IPC: 1.43168 (Simulation time: 0 hr 4 min 5 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 39240638 heartbeat IPC: 1.28173 cumulative IPC: 1.39895 (Simulation time: 0 hr 4 min 47 sec) 
Heartbeat CPU 0 instructions: 70000001 cycles: 45322740 heartbeat IPC: 1.64417 cumulative IPC: 1.43461 (Simulation time: 0 hr 5 min 46 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 51281141 heartbeat IPC: 1.6783 cumulative IPC: 1.465 (Simulation time: 0 hr 6 min 44 sec) 
Heartbeat CPU 0 instructions: 90000004 cycles: 58094029 heartbeat IPC: 1.46781 cumulative IPC: 1.46535 (Simulation time: 0 hr 7 min 22 sec) 
Heartbeat CPU 0 instructions: 100000001 cycles: 65547024 heartbeat IPC: 1.34174 cumulative IPC: 1.4505 (Simulation time: 0 hr 8 min 9 sec) 
Heartbeat CPU 0 instructions: 110000001 cycles: 71632030 heartbeat IPC: 1.64338 cumulative IPC: 1.46773 (Simulation time: 0 hr 9 min 7 sec) 
Finished CPU 0 instructions: 100000003 cycles: 68132524 cumulative IPC: 1.46773 (Simulation time: 0 hr 9 min 7 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.46773 instructions: 100000003 cycles: 68132524
cpu0_DTLB TOTAL     ACCESS:   22000770  HIT:   21964878  MISS:      35892
cpu0_DTLB LOAD      ACCESS:   18624127  HIT:   18591341  MISS:      32786
cpu0_DTLB RFO       ACCESS:    3376643  HIT:    3373537  MISS:       3106
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 12.2706 cycles
cpu0_ITLB TOTAL     ACCESS:    6592615  HIT:    6592155  MISS:        460
cpu0_ITLB LOAD      ACCESS:    6592615  HIT:    6592155  MISS:        460
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 25.863 cycles
cpu0_L1I TOTAL     ACCESS:    4925211  HIT:    4899797  MISS:      25414
cpu0_L1I LOAD      ACCESS:    4925211  HIT:    4899797  MISS:      25414
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 38.9914 cycles
cpu0_STLB TOTAL     ACCESS:      36352  HIT:      35220  MISS:       1132
cpu0_STLB LOAD      ACCESS:      33246  HIT:      32346  MISS:        900
cpu0_STLB RFO       ACCESS:       3106  HIT:       2874  MISS:        232
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 109.749 cycles
cpu0_L1D TOTAL     ACCESS:   23785003  HIT:   23470671  MISS:     314332
cpu0_L1D LOAD      ACCESS:   17649854  HIT:   17422969  MISS:     226885
cpu0_L1D RFO       ACCESS:    6134053  HIT:    6046848  MISS:      87205
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       1096  HIT:        854  MISS:        242
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 77.5579 cycles
cpu0_L2C TOTAL     ACCESS:     428251  HIT:     237292  MISS:     190959
cpu0_L2C LOAD      ACCESS:     252299  HIT:     142290  MISS:     110009
cpu0_L2C RFO       ACCESS:      87205  HIT:       6446  MISS:      80759
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      88505  HIT:      88346  MISS:        159
cpu0_L2C TRANSLATION ACCESS:        242  HIT:        210  MISS:         32
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 113.217 cycles
LLC TOTAL     ACCESS:     266236  HIT:     183818  MISS:      82418
LLC LOAD      ACCESS:     110009  HIT:      62267  MISS:      47742
LLC RFO       ACCESS:      80759  HIT:      50528  MISS:      30231
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:      75436  HIT:      71003  MISS:       4433
LLC TRANSLATION ACCESS:         32  HIT:         20  MISS:         12
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 213.698 cycles
OPTgen accesses: 3326
OPTgen hits: 2195
OPTgen hit rate: 65.9952



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      25753  ROW_BUFFER_MISS:      52185
 DBUS AVG_CONGESTED_CYCLE:    3.91317
 WQ ROW_BUFFER_HIT:       4790  ROW_BUFFER_MISS:      28877  FULL:          0


CPU 0 Branch Prediction Accuracy: 92.8368% MPKI: 5.81059 Average ROB Occupancy at Mispredict: 122.826
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00172
BRANCH_INDIRECT: 0.00314
BRANCH_CONDITIONAL: 5.80098
BRANCH_DIRECT_CALL: 0.00111
BRANCH_INDIRECT_CALL: 0.00157
BRANCH_RETURN: 0.00207

