Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: uart6_atlys.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart6_atlys.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart6_atlys"
Output Format                      : NGC
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : uart6_atlys
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\uart_tx6.vhd" into library work
Parsing entity <uart_tx6>.
Parsing architecture <low_level_definition> of entity <uart_tx6>.
Parsing VHDL file "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\uart_rx6.vhd" into library work
Parsing entity <uart_rx6>.
Parsing architecture <low_level_definition> of entity <uart_rx6>.
Parsing VHDL file "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\timer.vhd" into library work
Parsing entity <timer>.
Parsing architecture <behavioral> of entity <timer>.
Parsing VHDL file "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\testprg.vhd" into library work
Parsing package <jtag_loader_pkg>.
Parsing package body <jtag_loader_pkg>.
Parsing entity <testprg>.
Parsing architecture <low_level_definition> of entity <testprg>.
Parsing entity <jtag_loader_6>.
Parsing architecture <Behavioral> of entity <jtag_loader_6>.
Parsing VHDL file "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\Servo.vhd" into library work
Parsing entity <servo>.
Parsing architecture <behavioral> of entity <servo>.
Parsing VHDL file "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\kcpsm6.vhd" into library work
Parsing entity <kcpsm6>.
Parsing architecture <low_level_definition> of entity <kcpsm6>.
Parsing VHDL file "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\clkdivider.vhd" into library work
Parsing entity <clkdivider>.
Parsing architecture <Behavioral> of entity <clkdivider>.
Parsing VHDL file "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\uart6_atlys.vhd" into library work
Parsing entity <uart6_atlys>.
Parsing architecture <Behavioral> of entity <uart6_atlys>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <uart6_atlys> (architecture <Behavioral>) from library <work>.

Elaborating entity <kcpsm6> (architecture <low_level_definition>) with generics from library <work>.

Elaborating entity <testprg> (architecture <low_level_definition>) with generics from library <work>.

Elaborating entity <jtag_loader_6> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <uart_tx6> (architecture <low_level_definition>) from library <work>.

Elaborating entity <uart_rx6> (architecture <low_level_definition>) from library <work>.

Elaborating entity <clkdivider> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <clkdivider> (architecture <Behavioral>) with generics from library <work>.

Elaborating entity <timer> (architecture <behavioral>) from library <work>.

Elaborating entity <servo> (architecture <behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart6_atlys>.
    Related source file is "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\uart6_atlys.vhd".
    Found 1-bit register for signal <event_1hz>.
    Found 1-bit register for signal <interrupt>.
    Found 6-bit register for signal <baud_count>.
    Found 1-bit register for signal <en_16_x_baud>.
    Found 8-bit register for signal <in_port>.
    Found 1-bit register for signal <read_from_uart_rx>.
    Found 1-bit register for signal <led<6>>.
    Found 1-bit register for signal <led<5>>.
    Found 1-bit register for signal <led<4>>.
    Found 1-bit register for signal <led<3>>.
    Found 1-bit register for signal <led<2>>.
    Found 1-bit register for signal <led<1>>.
    Found 1-bit register for signal <led<0>>.
    Found 8-bit register for signal <pico_in_1>.
    Found 8-bit register for signal <pico_in_2>.
    Found 1-bit register for signal <uart_tx_reset>.
    Found 1-bit register for signal <uart_rx_reset>.
    Found 16-bit register for signal <ms_timer>.
    Found 1-bit register for signal <sec_out>.
    Found 27-bit register for signal <int_count>.
    Found 27-bit adder for signal <int_count[26]_GND_5_o_add_1_OUT> created at line 383.
    Found 6-bit adder for signal <baud_count[5]_GND_5_o_add_5_OUT> created at line 462.
    Found 16-bit adder for signal <ms_timer[15]_GND_5_o_add_28_OUT> created at line 608.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  87 D-type flip-flop(s).
Unit <uart6_atlys> synthesized.

Synthesizing Unit <kcpsm6>.
    Related source file is "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\kcpsm6.vhd".
        hwbuild = "01000001"
        interrupt_vector = "001111000000"
        scratch_pad_memory_size = 64
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <reset_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <run_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <internal_reset_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_sleep_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state1_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <t_state2_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <int_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <interrupt_enable_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <sync_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_lut>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <active_interrupt_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <interrupt_ack_flop>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <pc_move_is_valid_lut>.
    Set property "HBLKNM = KCPSM6_DECODE0" for instance <move_type_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode1_lut>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <pc_mode2_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <push_pop_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode0_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_mux_sel0_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_decode1_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <alu_mux_sel1_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <alu_decode2_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_type_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <flag_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <register_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <k_write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <spm_enable_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_lut>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <write_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STROBES" for instance <read_strobe_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <regbank_type_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <bank_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <sx_addr4_flop>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_xorcy>.
    Set property "HBLKNM = KCPSM6_CONTROL" for instance <arith_carry_flop>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <lower_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <upper_parity_lut>.
    Set property "HBLKNM = KCPSM6_DECODE2" for instance <parity_xorcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shift_carry_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <init_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_lut>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <use_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <lower_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <middle_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_lut>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <upper_zero_muxcy>.
    Set property "HBLKNM = KCPSM6_FLAGS" for instance <zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[0].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[0].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[0].lsb_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[1].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[1].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[2].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[2].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[2].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <address_loop[3].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC0" for instance <address_loop[3].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[4].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[4].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[4].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[5].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[5].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[6].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR0" for instance <address_loop[6].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[6].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[7].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC1" for instance <address_loop[7].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[8].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[8].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[8].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[9].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.high_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[9].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[10].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_VECTOR1" for instance <address_loop[10].output_data.pc_vector_mux_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[10].upper_pc.mid_pc.pc_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <address_loop[11].return_vector_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].pc_flop>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.low_int_vector.pc_lut>.
    Set property "HBLKNM = KCPSM6_PC2" for instance <address_loop[11].upper_pc.pc_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_carry_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_zero_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <shadow_zero_flag_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <shadow_bank_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_bit_flop>.
    Set property "HBLKNM = KCPSM6_STACK_RAM0" for instance <stack_ram_low>.
    Set property "HBLKNM = KCPSM6_STACK_RAM1" for instance <stack_ram_high>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[0].lsb_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[1].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[2].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK0" for instance <stack_loop[3].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.pointer_flop>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_pointer_lut>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_xorcy>.
    Set property "HBLKNM = KCPSM6_STACK1" for instance <stack_loop[4].upper_stack.stack_muxcy>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[0].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[0].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[0].lsb_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].high_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_DECODE1" for instance <data_path_loop[0].lsb_shift_rotate.shift_bit_lut>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[0].lsb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[0].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[0].small_spm.small_spm_ram.spm_ram>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[1].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[1].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[1].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[1].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[2].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[2].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[2].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[2].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[2].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[2].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD0" for instance <data_path_loop[3].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[3].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU0" for instance <data_path_loop[3].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM0" for instance <data_path_loop[3].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[4].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[4].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[4].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[4].mid_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[4].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[4].small_spm.small_spm_ram.spm_ram>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[5].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[5].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[5].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[5].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_PORT_ID" for instance <data_path_loop[6].output_data.sy_kk_mux_lut>.
    Set property "HBLKNM = KCPSM6_OUT_PORT" for instance <data_path_loop[6].second_operand.out_port_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[6].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].high_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[6].msb_shift_rotate.shift_rotate_lut>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[6].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[6].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_lut>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].arith_logical_flop>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_muxcy>.
    Set property "HBLKNM = KCPSM6_ADD1" for instance <data_path_loop[7].upper_arith_logical.arith_logical_xorcy>.
    Set property "HBLKNM = KCPSM6_SANDR" for instance <data_path_loop[7].low_hwbuild.shift_rotate_flop>.
    Set property "HBLKNM = KCPSM6_ALU1" for instance <data_path_loop[7].alu_mux_lut>.
    Set property "HBLKNM = KCPSM6_SPM1" for instance <data_path_loop[7].small_spm.spm_flop>.
    Set property "HBLKNM = KCPSM6_REG0" for instance <lower_reg_banks>.
    Set property "HBLKNM = KCPSM6_REG1" for instance <upper_reg_banks>.
    Summary:
	no macro.
Unit <kcpsm6> synthesized.

Synthesizing Unit <testprg>.
    Related source file is "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\testprg.vhd".
        C_FAMILY = "S6"
        C_RAM_SIZE_KWORDS = 1
        C_JTAG_LOADER_ENABLE = 1
    Summary:
	no macro.
Unit <testprg> synthesized.

Synthesizing Unit <jtag_loader_6>.
    Related source file is "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\testprg.vhd".
        C_JTAG_LOADER_ENABLE = 1
        C_FAMILY = "S6"
        C_NUM_PICOBLAZE = 1
        C_BRAM_MAX_ADDR_WIDTH = 10
        C_PICOBLAZE_INSTRUCTION_DATA_WIDTH = 18
        C_JTAG_CHAIN = 2
        C_ADDR_WIDTH_0 = 10
        C_ADDR_WIDTH_1 = 10
        C_ADDR_WIDTH_2 = 10
        C_ADDR_WIDTH_3 = 10
        C_ADDR_WIDTH_4 = 10
        C_ADDR_WIDTH_5 = 10
        C_ADDR_WIDTH_6 = 10
        C_ADDR_WIDTH_7 = 10
    Found 1-bit register for signal <bram_ce>.
    Found 1-bit register for signal <jtag_we_int>.
    Found 10-bit register for signal <jtag_addr_int>.
    Found 18-bit register for signal <jtag_din_int>.
    Found 8-bit register for signal <control_dout_int>.
    Found 1-bit register for signal <picoblaze_reset_int>.
    Found 1-bit register for signal <control_reg_ce>.
    Summary:
	inferred  40 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <jtag_loader_6> synthesized.

Synthesizing Unit <uart_tx6>.
    Related source file is "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\uart_tx6.vhd".
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[0].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[0].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[1].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[1].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[2].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[2].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[3].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[3].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[4].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[4].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[5].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[5].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[6].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[6].storage_flop>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[7].storage_srl>.
    Set property "HBLKNM = UART_TX6_5" for instance <data_width_loop[7].storage_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer3_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer3_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer2_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer2_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer01_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer1_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <pointer0_flop>.
    Set property "HBLKNM = UART_TX6_1" for instance <data_present_lut>.
    Set property "HBLKNM = UART_TX6_1" for instance <data_present_flop>.
    Set property "HBLKNM = UART_TX6_4" for instance <full_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <lsb_data_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <msb_data_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <serial_lut>.
    Set property "HBLKNM = UART_TX6_4" for instance <serial_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm0_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm0_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm1_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm1_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm2_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm2_flop>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm3_lut>.
    Set property "HBLKNM = UART_TX6_2" for instance <sm3_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div01_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <div0_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div1_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div23_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <div2_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <div3_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <next_lut>.
    Set property "HBLKNM = UART_TX6_3" for instance <next_flop>.
    Set property "HBLKNM = UART_TX6_3" for instance <read_flop>.
    Summary:
	no macro.
Unit <uart_tx6> synthesized.

Synthesizing Unit <uart_rx6>.
    Related source file is "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\uart_rx6.vhd".
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[0].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[1].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[2].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[3].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[4].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[5].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[6].storage_srl>.
    Set property "HBLKNM = UART_RX6_5" for instance <data_width_loop[7].storage_srl>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer3_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer3_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer2_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer2_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer01_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer1_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <pointer0_flop>.
    Set property "HBLKNM = UART_RX6_1" for instance <data_present_lut>.
    Set property "HBLKNM = UART_RX6_1" for instance <data_present_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <full_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <sample_dly_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <stop_bit_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <buffer_write_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <stop_bit_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data01_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data0_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data1_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data23_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data2_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data3_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data45_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data4_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data5_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data67_lut>.
    Set property "HBLKNM = UART_RX6_2" for instance <data6_flop>.
    Set property "HBLKNM = UART_RX6_2" for instance <data7_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <run_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <run_flop>.
    Set property "HBLKNM = UART_RX6_4" for instance <start_bit_lut>.
    Set property "HBLKNM = UART_RX6_4" for instance <start_bit_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div01_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <div0_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div1_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div23_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <div2_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <div3_flop>.
    Set property "HBLKNM = UART_RX6_3" for instance <sample_input_lut>.
    Set property "HBLKNM = UART_RX6_3" for instance <sample_input_flop>.
    Summary:
	no macro.
Unit <uart_rx6> synthesized.

Synthesizing Unit <clkdivider_1>.
    Related source file is "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\clkdivider.vhd".
        divideby = 100000
    Found 17-bit register for signal <cnt>.
    Found 17-bit adder for signal <cnt[16]_GND_38_o_add_1_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  17 D-type flip-flop(s).
Unit <clkdivider_1> synthesized.

Synthesizing Unit <clkdivider_2>.
    Related source file is "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\clkdivider.vhd".
        divideby = 100000000
    Found 27-bit register for signal <cnt>.
    Found 27-bit adder for signal <cnt[26]_GND_40_o_add_1_OUT> created at line 46.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
Unit <clkdivider_2> synthesized.

Synthesizing Unit <timer>.
    Related source file is "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\timer.vhd".
    Found 15-bit register for signal <count_20ms>.
    Found 7-bit register for signal <prescaler>.
    Found 15-bit adder for signal <count_20ms[14]_GND_42_o_add_2_OUT> created at line 38.
    Found 7-bit adder for signal <prescaler[6]_GND_42_o_add_7_OUT> created at line 42.
    Found 7-bit comparator greater for signal <prescaler[6]_PWR_97_o_LessThan_7_o> created at line 41
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   1 Comparator(s).
Unit <timer> synthesized.

Synthesizing Unit <servo>.
    Related source file is "C:\Unief antwerpen\computerarchitectuur\juist project latest versie\PROJECT\Servo.vhd".
    Found 11-bit register for signal <time_servo>.
    Found 1-bit register for signal <output>.
    Found 8-bit register for signal <data_in>.
    Found 11-bit adder for signal <n0020> created at line 42.
    Found 8-bit comparator greater for signal <PWR_99_o_pico_in[7]_LessThan_2_o> created at line 37
    Found 15-bit comparator greater for signal <outtimer_20ms[14]_GND_44_o_LessThan_9_o> created at line 50
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <servo> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 9
 11-bit adder                                          : 2
 15-bit adder                                          : 1
 16-bit adder                                          : 1
 17-bit adder                                          : 1
 27-bit adder                                          : 2
 6-bit adder                                           : 1
 7-bit adder                                           : 1
# Registers                                            : 37
 1-bit register                                        : 20
 10-bit register                                       : 1
 11-bit register                                       : 2
 15-bit register                                       : 1
 16-bit register                                       : 1
 17-bit register                                       : 1
 18-bit register                                       : 1
 27-bit register                                       : 2
 6-bit register                                        : 1
 7-bit register                                        : 1
 8-bit register                                        : 6
# Comparators                                          : 5
 15-bit comparator greater                             : 2
 7-bit comparator greater                              : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 13
 1-bit 2-to-1 multiplexer                              : 2
 18-bit 2-to-1 multiplexer                             : 2
 8-bit 2-to-1 multiplexer                              : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <clkdivider_1>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clkdivider_1> synthesized (advanced).

Synthesizing (advanced) Unit <clkdivider_2>.
The following registers are absorbed into counter <cnt>: 1 register on signal <cnt>.
Unit <clkdivider_2> synthesized (advanced).

Synthesizing (advanced) Unit <timer>.
The following registers are absorbed into counter <prescaler>: 1 register on signal <prescaler>.
The following registers are absorbed into counter <count_20ms>: 1 register on signal <count_20ms>.
Unit <timer> synthesized (advanced).

Synthesizing (advanced) Unit <uart6_atlys>.
The following registers are absorbed into counter <baud_count>: 1 register on signal <baud_count>.
The following registers are absorbed into counter <int_count>: 1 register on signal <int_count>.
The following registers are absorbed into counter <ms_timer[15]_dff_30>: 1 register on signal <ms_timer[15]_dff_30>.
Unit <uart6_atlys> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 11-bit adder                                          : 2
# Counters                                             : 7
 15-bit up counter                                     : 1
 16-bit up counter                                     : 1
 17-bit up counter                                     : 1
 27-bit up counter                                     : 2
 6-bit up counter                                      : 1
 7-bit up counter                                      : 1
# Registers                                            : 248
 Flip-Flops                                            : 248
# Comparators                                          : 5
 15-bit comparator greater                             : 2
 7-bit comparator greater                              : 1
 8-bit comparator greater                              : 2
# Multiplexers                                         : 30
 1-bit 2-to-1 multiplexer                              : 20
 18-bit 2-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <time_servo_0> has a constant value of 0 in block <servo>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <time_servo_1> has a constant value of 0 in block <servo>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <control_dout_int_1> in Unit <jtag_loader_6> is equivalent to the following 3 FFs/Latches, which will be removed : <control_dout_int_2> <control_dout_int_5> <control_dout_int_6> 

Optimizing unit <uart_rx6> ...

Optimizing unit <kcpsm6> ...

Optimizing unit <uart_tx6> ...

Optimizing unit <uart6_atlys> ...

Optimizing unit <jtag_loader_6> ...

Optimizing unit <servo> ...
INFO:Xst:2261 - The FF/Latch <baud_count_0> in Unit <uart6_atlys> is equivalent to the following 4 FFs/Latches, which will be removed : <int_count_0> <ms_clk/cnt_0> <sec_pulse/cnt_0> <timer_ms/prescaler_0> 
INFO:Xst:2261 - The FF/Latch <int_count_10> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_10> 
INFO:Xst:2261 - The FF/Latch <int_count_11> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_11> 
INFO:Xst:2261 - The FF/Latch <int_count_12> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_12> 
INFO:Xst:2261 - The FF/Latch <int_count_13> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_13> 
INFO:Xst:2261 - The FF/Latch <int_count_14> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_14> 
INFO:Xst:2261 - The FF/Latch <int_count_15> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_15> 
INFO:Xst:2261 - The FF/Latch <int_count_20> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_20> 
INFO:Xst:2261 - The FF/Latch <int_count_16> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_16> 
INFO:Xst:2261 - The FF/Latch <int_count_21> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_21> 
INFO:Xst:2261 - The FF/Latch <int_count_17> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_17> 
INFO:Xst:2261 - The FF/Latch <int_count_22> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_22> 
INFO:Xst:2261 - The FF/Latch <int_count_18> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_18> 
INFO:Xst:2261 - The FF/Latch <int_count_23> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_23> 
INFO:Xst:2261 - The FF/Latch <int_count_19> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_19> 
INFO:Xst:2261 - The FF/Latch <int_count_24> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_24> 
INFO:Xst:2261 - The FF/Latch <int_count_25> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_25> 
INFO:Xst:2261 - The FF/Latch <int_count_26> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_26> 
INFO:Xst:2261 - The FF/Latch <int_count_1> in Unit <uart6_atlys> is equivalent to the following 3 FFs/Latches, which will be removed : <ms_clk/cnt_1> <sec_pulse/cnt_1> <timer_ms/prescaler_1> 
INFO:Xst:2261 - The FF/Latch <int_count_2> in Unit <uart6_atlys> is equivalent to the following 2 FFs/Latches, which will be removed : <ms_clk/cnt_2> <sec_pulse/cnt_2> 
INFO:Xst:2261 - The FF/Latch <int_count_3> in Unit <uart6_atlys> is equivalent to the following 2 FFs/Latches, which will be removed : <ms_clk/cnt_3> <sec_pulse/cnt_3> 
INFO:Xst:2261 - The FF/Latch <int_count_4> in Unit <uart6_atlys> is equivalent to the following 2 FFs/Latches, which will be removed : <ms_clk/cnt_4> <sec_pulse/cnt_4> 
INFO:Xst:2261 - The FF/Latch <int_count_5> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_5> 
INFO:Xst:2261 - The FF/Latch <int_count_6> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_6> 
INFO:Xst:2261 - The FF/Latch <int_count_7> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_7> 
INFO:Xst:2261 - The FF/Latch <int_count_8> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_8> 
INFO:Xst:2261 - The FF/Latch <int_count_9> in Unit <uart6_atlys> is equivalent to the following FF/Latch, which will be removed : <sec_pulse/cnt_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart6_atlys, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 321
 Flip-Flops                                            : 321

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart6_atlys.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 559
#      GND                         : 1
#      INV                         : 10
#      LUT1                        : 71
#      LUT2                        : 17
#      LUT3                        : 13
#      LUT4                        : 38
#      LUT5                        : 32
#      LUT6                        : 97
#      LUT6_2                      : 69
#      MUXCY                       : 114
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 321
#      FD                          : 102
#      FDE                         : 106
#      FDR                         : 77
#      FDRE                        : 34
#      FDS                         : 2
# RAMS                             : 7
#      RAM32M                      : 4
#      RAM64M                      : 2
#      RAMB16BWER                  : 1
# Shift Registers                  : 16
#      SRL16E                      : 16
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 10
#      OBUF                        : 11
# Others                           : 1
#      BSCAN_SPARTAN6              : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             321  out of  54576     0%  
 Number of Slice LUTs:                  387  out of  27288     1%  
    Number used as Logic:               347  out of  27288     1%  
    Number used as Memory:               40  out of   6408     0%  
       Number used as RAM:               24
       Number used as SRL:               16

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    479
   Number with an unused Flip Flop:     158  out of    479    32%  
   Number with an unused LUT:            92  out of    479    19%  
   Number of fully used LUT-FF pairs:   229  out of    479    47%  
   Number of unique control sets:        23

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    218    10%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    116     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                2  out of     16    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
------------------------------------------------------+---------------------------------------------------------------------------+-------+
Clock Signal                                          | Clock buffer(FF name)                                                     | Load  |
------------------------------------------------------+---------------------------------------------------------------------------+-------+
clk                                                   | BUFGP                                                                     | 307   |
program_rom/jtag_clk                                  | NONE(program_rom/instantiate_loader.jtag_loader_6_inst/control_dout_int_7)| 7     |
program_rom/instantiate_loader.jtag_loader_6_inst/drck| BUFG                                                                      | 31    |
------------------------------------------------------+---------------------------------------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.424ns (Maximum Frequency: 118.705MHz)
   Minimum input arrival time before clock: 3.358ns
   Maximum output required time after clock: 3.634ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.424ns (frequency: 118.705MHz)
  Total number of paths / destination ports: 13565 / 688
-------------------------------------------------------------------------
Delay:               8.424ns (Levels of Logic = 5)
  Source:            program_rom/ram_1k_generate.s6.kcpsm6_rom (RAM)
  Destination:       tx/pointer0_flop (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: program_rom/ram_1k_generate.s6.kcpsm6_rom to tx/pointer0_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16BWER:CLKA->DOA12   16   1.850   1.004  program_rom/ram_1k_generate.s6.kcpsm6_rom (instruction<12>)
     LUT6_2:I4->O6        10   0.568   0.961  processor/data_path_loop[4].output_data.sy_kk_mux_lut (port_id<5>)
     LUT4:I2->O           12   0.203   0.909  _n0115_inv11 (_n0115_inv1)
     LUT6:I5->O           12   0.205   0.908  write_to_uart_tx1 (write_to_uart_tx)
     LUT6_2:I2->O5         1   0.568   0.579  tx/data_present_lut (tx/en_pointer)
     LUT6_2:I2->O6         1   0.568   0.000  tx/pointer01_lut (tx/pointer_value<1>)
     FDR:D                     0.102          tx/pointer1_flop
    ----------------------------------------
    Total                      8.424ns (4.064ns logic, 4.360ns route)
                                       (48.2% logic, 51.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'program_rom/jtag_clk'
  Clock period: 1.747ns (frequency: 572.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               1.747ns (Levels of Logic = 1)
  Source:            program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0 (FF)
  Destination:       program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0 (FF)
  Source Clock:      program_rom/jtag_clk rising
  Destination Clock: program_rom/jtag_clk rising

  Data Path: program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0 to program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.995  program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0 (program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0)
     LUT5:I0->O            1   0.203   0.000  program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0_rstpot (program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0_rstpot)
     FD:D                      0.102          program_rom/instantiate_loader.jtag_loader_6_inst/picoblaze_reset_int_0
    ----------------------------------------
    Total                      1.747ns (0.752ns logic, 0.995ns route)
                                       (43.0% logic, 57.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'program_rom/instantiate_loader.jtag_loader_6_inst/drck'
  Clock period: 3.385ns (frequency: 295.425MHz)
  Total number of paths / destination ports: 110 / 48
-------------------------------------------------------------------------
Delay:               3.385ns (Levels of Logic = 1)
  Source:            program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_0 (FF)
  Destination:       program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 (FF)
  Source Clock:      program_rom/instantiate_loader.jtag_loader_6_inst/drck rising
  Destination Clock: program_rom/instantiate_loader.jtag_loader_6_inst/drck rising

  Data Path: program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_0 to program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             22   0.447   1.362  program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_0 (program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_0)
     LUT4:I1->O           18   0.205   1.049  program_rom/instantiate_loader.jtag_loader_6_inst/_n0112_inv1 (program_rom/instantiate_loader.jtag_loader_6_inst/_n0112_inv)
     FDE:CE                    0.322          program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_0
    ----------------------------------------
    Total                      3.385ns (0.974ns logic, 2.411ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 12 / 12
-------------------------------------------------------------------------
Offset:              3.358ns (Levels of Logic = 3)
  Source:            reset_b (PAD)
  Destination:       processor/internal_reset_flop (FF)
  Destination Clock: clk rising

  Data Path: reset_b to processor/internal_reset_flop
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.684  reset_b_IBUF (reset_b_IBUF)
     LUT2:I0->O            1   0.203   0.579  kcpsm6_reset1 (kcpsm6_reset)
     LUT6_2:I4->O6         1   0.568   0.000  processor/reset_lut (processor/internal_reset_value)
     FD:D                      0.102          processor/internal_reset_flop
    ----------------------------------------
    Total                      3.358ns (2.095ns logic, 1.263ns route)
                                       (62.4% logic, 37.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'program_rom/jtag_clk'
  Total number of paths / destination ports: 7 / 7
-------------------------------------------------------------------------
Offset:              2.463ns (Levels of Logic = 1)
  Source:            program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:SEL (PAD)
  Destination:       program_rom/instantiate_loader.jtag_loader_6_inst/control_dout_int_7 (FF)
  Destination Clock: program_rom/jtag_clk rising

  Data Path: program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:SEL to program_rom/instantiate_loader.jtag_loader_6_inst/control_dout_int_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:SEL    21   0.000   1.114  program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst (program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_valid)
     LUT3:I2->O            5   0.205   0.714  program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_valid_control_reg_ce_AND_4_o_inv1 (program_rom/instantiate_loader.jtag_loader_6_inst/bram_ce_valid_control_reg_ce_AND_4_o_inv)
     FDR:R                     0.430          program_rom/instantiate_loader.jtag_loader_6_inst/control_dout_int_0
    ----------------------------------------
    Total                      2.463ns (0.635ns logic, 1.828ns route)
                                       (25.8% logic, 74.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'program_rom/instantiate_loader.jtag_loader_6_inst/drck'
  Total number of paths / destination ports: 86 / 50
-------------------------------------------------------------------------
Offset:              2.813ns (Levels of Logic = 2)
  Source:            program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:CAPTURE (PAD)
  Destination:       program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 (FF)
  Destination Clock: program_rom/instantiate_loader.jtag_loader_6_inst/drck rising

  Data Path: program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:CAPTURE to program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BSCAN_SPARTAN6:CAPTURE   12   0.000   1.137  program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst (program_rom/instantiate_loader.jtag_loader_6_inst/capture)
     LUT3:I0->O            8   0.205   1.167  program_rom/instantiate_loader.jtag_loader_6_inst/Mmux_din_load11 (program_rom/instantiate_loader.jtag_loader_6_inst/din_load)
     LUT6:I0->O            1   0.203   0.000  program_rom/instantiate_loader.jtag_loader_6_inst/mux191 (program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int[17]_bram_dout_int[17]_mux_3_OUT<10>)
     FDE:D                     0.102          program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_10
    ----------------------------------------
    Total                      2.813ns (0.510ns logic, 2.303ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 11 / 11
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 1)
  Source:            sec_out (FF)
  Destination:       led<7> (PAD)
  Source Clock:      clk rising

  Data Path: sec_out to led<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.447   0.616  sec_out (sec_out)
     OBUF:I->O                 2.571          led_7_OBUF (led<7>)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'program_rom/instantiate_loader.jtag_loader_6_inst/drck'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 (FF)
  Destination:       program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:TDO (PAD)
  Source Clock:      program_rom/instantiate_loader.jtag_loader_6_inst/drck rising

  Data Path: program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 to program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst:TDO
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              1   0.447   0.579  program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17 (program_rom/instantiate_loader.jtag_loader_6_inst/jtag_din_int_17)
    BSCAN_SPARTAN6:TDO         0.000          program_rom/instantiate_loader.jtag_loader_6_inst/jtag_loader_gen.BSCAN_SPARTAN6_gen.BSCAN_BLOCK_inst
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
clk                 |    8.424|         |         |         |
program_rom/jtag_clk|    2.552|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock program_rom/instantiate_loader.jtag_loader_6_inst/drck
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
program_rom/instantiate_loader.jtag_loader_6_inst/drck|    3.385|         |         |         |
program_rom/jtag_clk                                  |    3.079|         |         |         |
------------------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock program_rom/jtag_clk
------------------------------------------------------+---------+---------+---------+---------+
                                                      | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                          |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------------------------------+---------+---------+---------+---------+
program_rom/instantiate_loader.jtag_loader_6_inst/drck|    2.880|         |         |         |
program_rom/jtag_clk                                  |    1.747|         |         |         |
------------------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.00 secs
 
--> 

Total memory usage is 250484 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :   29 (   0 filtered)

