Timing Analyzer report for ElevadorBetaV3
Tue May 23 22:52:00 2023
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLK'
 13. Slow 1200mV 85C Model Hold: 'CLK'
 14. Slow 1200mV 85C Model Metastability Summary
 15. Slow 1200mV 0C Model Fmax Summary
 16. Slow 1200mV 0C Model Setup Summary
 17. Slow 1200mV 0C Model Hold Summary
 18. Slow 1200mV 0C Model Recovery Summary
 19. Slow 1200mV 0C Model Removal Summary
 20. Slow 1200mV 0C Model Minimum Pulse Width Summary
 21. Slow 1200mV 0C Model Setup: 'CLK'
 22. Slow 1200mV 0C Model Hold: 'CLK'
 23. Slow 1200mV 0C Model Metastability Summary
 24. Fast 1200mV 0C Model Setup Summary
 25. Fast 1200mV 0C Model Hold Summary
 26. Fast 1200mV 0C Model Recovery Summary
 27. Fast 1200mV 0C Model Removal Summary
 28. Fast 1200mV 0C Model Minimum Pulse Width Summary
 29. Fast 1200mV 0C Model Setup: 'CLK'
 30. Fast 1200mV 0C Model Hold: 'CLK'
 31. Fast 1200mV 0C Model Metastability Summary
 32. Multicorner Timing Analysis Summary
 33. Board Trace Model Assignments
 34. Input Transition Times
 35. Signal Integrity Metrics (Slow 1200mv 0c Model)
 36. Signal Integrity Metrics (Slow 1200mv 85c Model)
 37. Signal Integrity Metrics (Fast 1200mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Report TCCS
 41. Report RSKM
 42. Unconstrained Paths Summary
 43. Clock Status Summary
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. Unconstrained Input Ports
 47. Unconstrained Output Ports
 48. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; ElevadorBetaV3                                      ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE6E22C6                                         ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.4%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                          ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; CLK        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLK } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 177.43 MHz ; 177.43 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; CLK   ; -4.636 ; -95.826            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; CLK   ; 0.341 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; CLK   ; -3.000 ; -47.696                          ;
+-------+--------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                               ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.636 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.008      ; 5.639      ;
; -4.636 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.008      ; 5.639      ;
; -4.636 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.008      ; 5.639      ;
; -4.636 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.008      ; 5.639      ;
; -4.346 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; 0.036      ; 5.377      ;
; -4.288 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; 0.047      ; 5.330      ;
; -4.282 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; 0.047      ; 5.324      ;
; -4.233 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.036      ; 5.264      ;
; -4.132 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.058     ; 5.102      ;
; -4.128 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; 0.034      ; 5.157      ;
; -3.964 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; 0.036      ; 4.995      ;
; -3.859 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.034      ; 4.888      ;
; -3.836 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.021      ; 4.852      ;
; -3.836 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.021      ; 4.852      ;
; -3.836 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.021      ; 4.852      ;
; -3.836 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.021      ; 4.852      ;
; -3.714 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.956      ;
; -3.714 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.956      ;
; -3.714 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.956      ;
; -3.714 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.956      ;
; -3.711 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.953      ;
; -3.711 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.953      ;
; -3.711 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.953      ;
; -3.711 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.953      ;
; -3.669 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.239      ; 4.936      ;
; -3.669 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.239      ; 4.936      ;
; -3.667 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.244      ; 4.939      ;
; -3.666 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.239      ; 4.933      ;
; -3.666 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.239      ; 4.933      ;
; -3.664 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.244      ; 4.936      ;
; -3.558 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.800      ;
; -3.558 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.800      ;
; -3.558 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.800      ;
; -3.558 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.800      ;
; -3.555 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.459      ;
; -3.555 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.459      ;
; -3.555 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.459      ;
; -3.555 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.459      ;
; -3.552 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.456      ;
; -3.552 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.456      ;
; -3.552 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.456      ;
; -3.552 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.456      ;
; -3.513 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.239      ; 4.780      ;
; -3.513 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.239      ; 4.780      ;
; -3.511 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.244      ; 4.783      ;
; -3.411 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.653      ;
; -3.411 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.653      ;
; -3.411 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.653      ;
; -3.411 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.653      ;
; -3.399 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.303      ;
; -3.399 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.303      ;
; -3.399 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.303      ;
; -3.399 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.303      ;
; -3.366 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.239      ; 4.633      ;
; -3.366 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.239      ; 4.633      ;
; -3.364 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.244      ; 4.636      ;
; -3.332 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.574      ;
; -3.332 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.574      ;
; -3.332 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.574      ;
; -3.332 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.247      ; 4.574      ;
; -3.287 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.239      ; 4.554      ;
; -3.287 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.239      ; 4.554      ;
; -3.285 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.244      ; 4.557      ;
; -3.284 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.118     ; 4.161      ;
; -3.284 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.118     ; 4.161      ;
; -3.284 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.118     ; 4.161      ;
; -3.284 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.118     ; 4.161      ;
; -3.252 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.156      ;
; -3.252 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.156      ;
; -3.252 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.156      ;
; -3.252 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.156      ;
; -3.173 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.077      ;
; -3.173 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.077      ;
; -3.173 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.077      ;
; -3.173 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.091     ; 4.077      ;
; -3.101 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 4.342      ;
; -3.101 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 4.342      ;
; -3.101 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 4.342      ;
; -3.101 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.246      ; 4.342      ;
; -3.056 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.238      ; 4.322      ;
; -3.056 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.238      ; 4.322      ;
; -3.054 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.243      ; 4.325      ;
; -3.036 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.047      ; 4.078      ;
; -2.976 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.273      ; 4.244      ;
; -2.969 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.118     ; 3.846      ;
; -2.969 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.118     ; 3.846      ;
; -2.969 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.118     ; 3.846      ;
; -2.969 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.118     ; 3.846      ;
; -2.942 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.092     ; 3.845      ;
; -2.942 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.092     ; 3.845      ;
; -2.942 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.092     ; 3.845      ;
; -2.942 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.092     ; 3.845      ;
; -2.915 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.273      ; 4.183      ;
; -2.846 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.273      ; 4.114      ;
; -2.816 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.184     ; 3.660      ;
; -2.808 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.107     ; 3.696      ;
; -2.808 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.107     ; 3.696      ;
; -2.808 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.107     ; 3.696      ;
; -2.808 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.107     ; 3.696      ;
; -2.781 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; -0.092     ; 3.684      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                       ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.341 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.577      ;
; 0.341 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.577      ;
; 0.342 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.356 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.577      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.359 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.580      ;
; 0.368 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.602      ;
; 0.368 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.589      ;
; 0.369 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.590      ;
; 0.369 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.590      ;
; 0.371 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.592      ;
; 0.390 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.610      ;
; 0.402 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.623      ;
; 0.409 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.630      ;
; 0.422 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.643      ;
; 0.436 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.393      ; 1.016      ;
; 0.551 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.785      ;
; 0.554 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.789      ;
; 0.555 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.790      ;
; 0.558 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.793      ;
; 0.570 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.791      ;
; 0.572 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.792      ;
; 0.572 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.793      ;
; 0.572 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.793      ;
; 0.573 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.794      ;
; 0.574 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.794      ;
; 0.574 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.795      ;
; 0.576 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.797      ;
; 0.576 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.797      ;
; 0.577 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.798      ;
; 0.578 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 0.813      ;
; 0.582 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.064      ; 0.803      ;
; 0.592 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.828      ;
; 0.594 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 0.814      ;
; 0.623 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 0.859      ;
; 0.690 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.924      ;
; 0.708 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 0.942      ;
; 0.713 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.021     ; 0.879      ;
; 0.716 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.021     ; 0.882      ;
; 0.717 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.021     ; 0.883      ;
; 0.779 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.021     ; 0.945      ;
; 0.786 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.011      ;
; 0.796 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.393      ; 1.376      ;
; 0.812 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.393      ; 1.392      ;
; 0.819 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.393      ; 1.399      ;
; 0.825 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.059      ;
; 0.829 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.064      ;
; 0.843 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.078      ;
; 0.845 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.080      ;
; 0.846 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.066      ;
; 0.847 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.082      ;
; 0.848 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.083      ;
; 0.856 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.092      ;
; 0.861 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.081      ;
; 0.861 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.081      ;
; 0.863 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.083      ;
; 0.864 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.100      ;
; 0.869 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.104      ;
; 0.880 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.116      ;
; 0.913 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.138      ;
; 0.928 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.164      ;
; 0.939 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.174      ;
; 0.956 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.176      ;
; 0.957 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.078      ; 1.192      ;
; 0.964 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.198      ;
; 0.965 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.199      ;
; 0.973 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.063      ; 1.193      ;
; 0.974 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.210      ;
; 0.980 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.214      ;
; 0.981 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.215      ;
; 0.992 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.239      ;
; 1.017 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.104      ; 1.278      ;
; 1.017 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.253      ;
; 1.076 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.077      ; 1.310      ;
; 1.161 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.068      ; 1.386      ;
; 1.176 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.104      ; 1.437      ;
; 1.254 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.501      ;
; 1.256 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.079      ; 1.492      ;
; 1.283 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.104      ; 1.544      ;
; 1.302 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.423      ; 1.882      ;
; 1.323 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.090      ; 1.570      ;
; 1.332 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.051      ; 1.540      ;
; 1.342 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.051      ; 1.550      ;
; 1.352 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.051      ; 1.560      ;
; 1.358 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.425      ; 1.940      ;
; 1.401 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.104      ; 1.662      ;
; 1.458 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.378      ; 2.023      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 197.78 MHz ; 197.78 MHz      ; CLK        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -4.056 ; -83.260           ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.297 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -47.696                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -4.056 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.014      ; 5.065      ;
; -4.056 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.014      ; 5.065      ;
; -4.056 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.014      ; 5.065      ;
; -4.056 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.014      ; 5.065      ;
; -3.821 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; 0.042      ; 4.858      ;
; -3.751 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; 0.052      ; 4.798      ;
; -3.746 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; 0.052      ; 4.793      ;
; -3.694 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.042      ; 4.731      ;
; -3.620 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.054     ; 4.586      ;
; -3.591 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; 0.039      ; 4.625      ;
; -3.470 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; 0.042      ; 4.507      ;
; -3.347 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.039      ; 4.381      ;
; -3.346 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.027      ; 4.368      ;
; -3.346 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.027      ; 4.368      ;
; -3.346 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.027      ; 4.368      ;
; -3.346 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.027      ; 4.368      ;
; -3.204 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.207      ; 4.431      ;
; -3.204 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.207      ; 4.431      ;
; -3.204 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.211      ; 4.435      ;
; -3.201 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.420      ;
; -3.201 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.420      ;
; -3.201 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.420      ;
; -3.201 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.420      ;
; -3.197 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.207      ; 4.424      ;
; -3.197 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.207      ; 4.424      ;
; -3.197 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.211      ; 4.428      ;
; -3.195 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.414      ;
; -3.195 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.414      ;
; -3.195 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.414      ;
; -3.195 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.414      ;
; -3.095 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 4.007      ;
; -3.095 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 4.007      ;
; -3.095 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 4.007      ;
; -3.095 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 4.007      ;
; -3.088 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 4.000      ;
; -3.088 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 4.000      ;
; -3.088 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 4.000      ;
; -3.088 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 4.000      ;
; -3.066 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.285      ;
; -3.066 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.285      ;
; -3.066 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.285      ;
; -3.066 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.285      ;
; -3.049 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.207      ; 4.276      ;
; -3.049 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.207      ; 4.276      ;
; -3.049 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.211      ; 4.280      ;
; -2.940 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.852      ;
; -2.940 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.852      ;
; -2.940 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.852      ;
; -2.940 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.852      ;
; -2.929 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.148      ;
; -2.929 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.148      ;
; -2.929 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.148      ;
; -2.929 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.148      ;
; -2.923 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.207      ; 4.150      ;
; -2.923 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.207      ; 4.150      ;
; -2.923 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.211      ; 4.154      ;
; -2.883 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.102      ;
; -2.883 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.102      ;
; -2.883 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.102      ;
; -2.883 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 4.102      ;
; -2.871 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.207      ; 4.098      ;
; -2.871 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.207      ; 4.098      ;
; -2.871 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.211      ; 4.102      ;
; -2.848 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.735      ;
; -2.848 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.735      ;
; -2.848 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.735      ;
; -2.848 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.735      ;
; -2.814 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.726      ;
; -2.814 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.726      ;
; -2.814 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.726      ;
; -2.814 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.726      ;
; -2.762 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.674      ;
; -2.762 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.674      ;
; -2.762 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.674      ;
; -2.762 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.674      ;
; -2.642 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 3.861      ;
; -2.642 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 3.861      ;
; -2.642 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 3.861      ;
; -2.642 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.224      ; 3.861      ;
; -2.620 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.052      ; 3.667      ;
; -2.607 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.207      ; 3.834      ;
; -2.607 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.207      ; 3.834      ;
; -2.606 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.211      ; 3.837      ;
; -2.576 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.463      ;
; -2.576 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.463      ;
; -2.576 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.463      ;
; -2.576 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.108     ; 3.463      ;
; -2.545 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.249      ; 3.789      ;
; -2.507 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.419      ;
; -2.507 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.419      ;
; -2.507 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.419      ;
; -2.507 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.419      ;
; -2.492 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.249      ; 3.736      ;
; -2.446 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 3.343      ;
; -2.446 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 3.343      ;
; -2.446 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 3.343      ;
; -2.446 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.098     ; 3.343      ;
; -2.435 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.249      ; 3.679      ;
; -2.412 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.176     ; 3.256      ;
; -2.378 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; -0.083     ; 3.290      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.297 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.297 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.310 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.511      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.318 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.519      ;
; 0.327 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.540      ;
; 0.328 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.529      ;
; 0.328 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.529      ;
; 0.328 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.529      ;
; 0.330 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.531      ;
; 0.347 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.547      ;
; 0.365 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.566      ;
; 0.372 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.573      ;
; 0.377 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.578      ;
; 0.424 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.353      ; 0.946      ;
; 0.494 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.707      ;
; 0.498 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.711      ;
; 0.499 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.712      ;
; 0.502 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.715      ;
; 0.512 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.713      ;
; 0.513 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.714      ;
; 0.513 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.714      ;
; 0.514 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.714      ;
; 0.514 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.715      ;
; 0.514 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.715      ;
; 0.514 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.715      ;
; 0.514 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.715      ;
; 0.515 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.716      ;
; 0.516 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.716      ;
; 0.519 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.732      ;
; 0.520 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.057      ; 0.721      ;
; 0.532 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.732      ;
; 0.534 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.748      ;
; 0.555 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.769      ;
; 0.627 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.840      ;
; 0.648 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.861      ;
; 0.674 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.027     ; 0.816      ;
; 0.675 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.027     ; 0.817      ;
; 0.677 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.027     ; 0.819      ;
; 0.718 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.060      ; 0.922      ;
; 0.732 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.027     ; 0.874      ;
; 0.737 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.950      ;
; 0.742 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.955      ;
; 0.748 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.961      ;
; 0.752 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.353      ; 1.274      ;
; 0.752 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.965      ;
; 0.759 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.959      ;
; 0.759 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 0.972      ;
; 0.765 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.965      ;
; 0.765 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.965      ;
; 0.766 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.353      ; 1.288      ;
; 0.766 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.980      ;
; 0.769 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.353      ; 1.291      ;
; 0.772 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 0.972      ;
; 0.774 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.988      ;
; 0.779 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 0.993      ;
; 0.786 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.000      ;
; 0.795 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.009      ;
; 0.831 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.044      ;
; 0.838 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.052      ;
; 0.846 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.060      ; 1.050      ;
; 0.848 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.048      ;
; 0.848 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.061      ;
; 0.861 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.056      ; 1.061      ;
; 0.871 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.084      ;
; 0.876 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.089      ;
; 0.879 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.093      ;
; 0.884 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.097      ;
; 0.889 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.102      ;
; 0.899 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.123      ;
; 0.915 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.129      ;
; 0.922 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.095      ; 1.161      ;
; 0.972 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.069      ; 1.185      ;
; 1.069 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.060      ; 1.273      ;
; 1.074 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.095      ; 1.313      ;
; 1.131 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.355      ;
; 1.148 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.070      ; 1.362      ;
; 1.169 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.095      ; 1.408      ;
; 1.174 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.385      ; 1.703      ;
; 1.203 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.080      ; 1.427      ;
; 1.205 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.393      ;
; 1.207 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.395      ;
; 1.213 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 1.401      ;
; 1.242 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.386      ; 1.772      ;
; 1.271 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.095      ; 1.510      ;
; 1.314 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.095      ; 1.553      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; CLK   ; -1.973 ; -40.139           ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; CLK   ; 0.178 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; CLK   ; -3.000 ; -46.169                         ;
+-------+--------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLK'                                                                                                                                                                                                                                                                                                                                ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                           ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -1.973 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.962      ;
; -1.973 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.962      ;
; -1.973 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.962      ;
; -1.973 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.002      ; 2.962      ;
; -1.785 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 1.000        ; 0.016      ; 2.788      ;
; -1.776 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 1.000        ; 0.022      ; 2.785      ;
; -1.773 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 1.000        ; 0.022      ; 2.782      ;
; -1.721 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 1.000        ; 0.016      ; 2.724      ;
; -1.705 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.822      ;
; -1.705 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.822      ;
; -1.705 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.822      ;
; -1.705 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.822      ;
; -1.701 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.125      ; 2.835      ;
; -1.701 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.125      ; 2.835      ;
; -1.701 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.818      ;
; -1.701 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.818      ;
; -1.701 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.818      ;
; -1.701 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.818      ;
; -1.699 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.128      ; 2.836      ;
; -1.697 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.125      ; 2.831      ;
; -1.697 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.125      ; 2.831      ;
; -1.695 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.128      ; 2.832      ;
; -1.684 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; 0.016      ; 2.687      ;
; -1.678 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.035     ; 2.652      ;
; -1.618 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.548      ;
; -1.618 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.548      ;
; -1.618 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.548      ;
; -1.618 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.548      ;
; -1.615 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.732      ;
; -1.615 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.732      ;
; -1.615 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.732      ;
; -1.615 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.732      ;
; -1.614 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.544      ;
; -1.614 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.544      ;
; -1.614 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.544      ;
; -1.614 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.544      ;
; -1.611 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.125      ; 2.745      ;
; -1.611 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.125      ; 2.745      ;
; -1.609 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.128      ; 2.746      ;
; -1.598 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 1.000        ; 0.016      ; 2.601      ;
; -1.545 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.016      ; 2.548      ;
; -1.533 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.650      ;
; -1.533 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.650      ;
; -1.533 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.650      ;
; -1.533 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.650      ;
; -1.529 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.125      ; 2.663      ;
; -1.529 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.125      ; 2.663      ;
; -1.528 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.458      ;
; -1.528 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.458      ;
; -1.528 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.458      ;
; -1.528 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.458      ;
; -1.527 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.128      ; 2.664      ;
; -1.512 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 2.507      ;
; -1.512 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 2.507      ;
; -1.512 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 2.507      ;
; -1.512 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 1.000        ; 0.008      ; 2.507      ;
; -1.504 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.621      ;
; -1.504 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.621      ;
; -1.504 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.621      ;
; -1.504 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.130      ; 2.621      ;
; -1.500 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.125      ; 2.634      ;
; -1.500 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.125      ; 2.634      ;
; -1.498 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.128      ; 2.635      ;
; -1.446 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.376      ;
; -1.446 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.376      ;
; -1.446 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.376      ;
; -1.446 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                          ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.376      ;
; -1.427 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.349      ;
; -1.427 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.349      ;
; -1.427 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.349      ;
; -1.427 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.349      ;
; -1.417 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.347      ;
; -1.417 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.347      ;
; -1.417 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.347      ;
; -1.417 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.057     ; 2.347      ;
; -1.380 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; 0.129      ; 2.496      ;
; -1.380 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; 0.129      ; 2.496      ;
; -1.380 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; 0.129      ; 2.496      ;
; -1.380 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; 0.129      ; 2.496      ;
; -1.376 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 1.000        ; 0.124      ; 2.509      ;
; -1.376 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_we_reg               ; CLK          ; CLK         ; 1.000        ; 0.124      ; 2.509      ;
; -1.374 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 1.000        ; 0.127      ; 2.510      ;
; -1.301 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.144      ; 2.432      ;
; -1.293 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.222      ;
; -1.293 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.222      ;
; -1.293 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.222      ;
; -1.293 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 1.000        ; -0.058     ; 2.222      ;
; -1.262 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.144      ; 2.393      ;
; -1.253 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.175      ;
; -1.253 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.175      ;
; -1.253 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.175      ;
; -1.253 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.065     ; 2.175      ;
; -1.218 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.144      ; 2.349      ;
; -1.141 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                         ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 1.000        ; 0.144      ; 2.272      ;
; -1.138 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 1.000        ; -0.051     ; 2.074      ;
; -1.133 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 1.000        ; -0.102     ; 2.040      ;
; -1.123 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 2.051      ;
; -1.123 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 2.051      ;
; -1.123 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 2.051      ;
; -1.123 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 1.000        ; -0.059     ; 2.051      ;
+--------+-------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLK'                                                                                                                                                                                                                                                                                                                                        ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                   ; To Node                                                                                                                                     ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.178 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.307      ;
; 0.178 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.307      ;
; 0.179 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.307      ;
; 0.192 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.320      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.314      ;
; 0.197 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.197 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.318      ;
; 0.200 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.321      ;
; 0.205 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.325      ;
; 0.212 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst4|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.333      ;
; 0.215 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst3|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.336      ;
; 0.221 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst1|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.342      ;
; 0.256 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.586      ;
; 0.297 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.425      ;
; 0.297 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.425      ;
; 0.298 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.426      ;
; 0.298 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.426      ;
; 0.305 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.427      ;
; 0.306 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.427      ;
; 0.307 ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst1                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst|inst                                                                                                   ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst5|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.428      ;
; 0.307 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst                                                                                                  ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.428      ;
; 0.308 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.428      ;
; 0.311 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.439      ;
; 0.313 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst1                                                                                                 ; Entrada_PulsoUnico:inst1|mod_PU:inst2|inst                                                                                                  ; CLK          ; CLK         ; 0.000        ; 0.037      ; 0.434      ;
; 0.318 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.438      ;
; 0.321 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.450      ;
; 0.338 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.467      ;
; 0.364 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.492      ;
; 0.374 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.502      ;
; 0.384 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.480      ;
; 0.386 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.482      ;
; 0.387 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.483      ;
; 0.415 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.538      ;
; 0.416 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.746      ;
; 0.419 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~portb_address_reg0         ; CLK          ; CLK         ; 0.000        ; -0.008     ; 0.515      ;
; 0.425 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.755      ;
; 0.437 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_address_reg0         ; CLK          ; CLK         ; 0.000        ; 0.226      ; 0.767      ;
; 0.445 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.573      ;
; 0.446 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.574      ;
; 0.452 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.580      ;
; 0.455 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.585      ;
; 0.456 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.584      ;
; 0.458 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.586      ;
; 0.459 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.588      ;
; 0.461 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[2]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.589      ;
; 0.462 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.590      ;
; 0.465 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.585      ;
; 0.466 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.586      ;
; 0.468 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[2]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.588      ;
; 0.470 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.599      ;
; 0.485 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.608      ;
; 0.500 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.629      ;
; 0.509 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[1]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.637      ;
; 0.513 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.641      ;
; 0.513 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.641      ;
; 0.518 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[1]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.638      ;
; 0.521 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; CLK          ; CLK         ; 0.000        ; 0.051      ; 0.656      ;
; 0.524 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[0]                        ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:rd_ptr_count|counter_reg_bit[3]                        ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.652      ;
; 0.525 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.654      ;
; 0.526 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.654      ;
; 0.526 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.654      ;
; 0.531 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[0]                              ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|cntr_vnb:wr_ptr|counter_reg_bit[3]                              ; CLK          ; CLK         ; 0.000        ; 0.036      ; 0.651      ;
; 0.538 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.680      ;
; 0.547 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A4                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.676      ;
; 0.579 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; CLK          ; CLK         ; 0.000        ; 0.044      ; 0.707      ;
; 0.615 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.757      ;
; 0.615 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.T                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.039      ; 0.738      ;
; 0.664 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A1                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.045      ; 0.793      ;
; 0.676 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.818      ;
; 0.678 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.B                                                                                 ; CLK          ; CLK         ; 0.000        ; 0.051      ; 0.813      ;
; 0.697 ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A3                                                                                ; Elevador_MovimentoV2:inst|Sensor_MovimentoV2:inst1|fstate.A2                                                                                ; CLK          ; CLK         ; 0.000        ; 0.051      ; 0.832      ;
; 0.720 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[1] ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.834      ;
; 0.724 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.236      ; 1.044      ;
; 0.729 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[0] ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.843      ;
; 0.734 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[2] ; CLK          ; CLK         ; 0.000        ; 0.030      ; 0.848      ;
; 0.744 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|cntr_bo7:count_usedw|counter_reg_bit[3] ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_full                                  ; CLK          ; CLK         ; 0.000        ; 0.058      ; 0.886      ;
; 0.748 ; Entrada_PulsoUnico:inst1|mod_PU:inst8|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|a_fefifo_66f:fifo_state|b_non_empty                             ; CLK          ; CLK         ; 0.000        ; 0.238      ; 1.070      ;
; 0.789 ; Entrada_PulsoUnico:inst1|mod_PU:inst6|inst1                                                                                                 ; lpm_fifo:inst8|scfifo:myFIFO|scfifo_ji01:auto_generated|a_dpfifo_get:dpfifo|altsyncram_ugm1:FIFOram|ram_block1a0~porta_datain_reg0          ; CLK          ; CLK         ; 0.000        ; 0.219      ; 1.112      ;
+-------+---------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -4.636  ; 0.178 ; N/A      ; N/A     ; -3.000              ;
;  CLK             ; -4.636  ; 0.178 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -95.826 ; 0.0   ; 0.0      ; 0.0     ; -47.696             ;
;  CLK             ; -95.826 ; 0.000 ; N/A      ; N/A     ; -47.696             ;
+------------------+---------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Menor         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FIFO[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Igual         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Maior         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OA            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OB            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OC            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OD            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OE            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OF            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OG            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Enable        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; Rd            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; WR            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SAP[2]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SAP[1]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SAP[0]        ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; BE[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; CLK                     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BC[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; BE[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Menor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; FIFO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; FIFO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; FIFO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Igual         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Maior         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.33 V              ; -0.00616 V          ; 0.191 V                              ; 0.099 V                              ; 2.83e-09 s                  ; 2.56e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.33 V             ; -0.00616 V         ; 0.191 V                             ; 0.099 V                             ; 2.83e-09 s                 ; 2.56e-09 s                 ; No                        ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; Enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.44e-09 V                   ; 2.38 V              ; -0.0145 V           ; 0.169 V                              ; 0.026 V                              ; 4.83e-10 s                  ; 4.71e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.44e-09 V                  ; 2.38 V             ; -0.0145 V          ; 0.169 V                             ; 0.026 V                             ; 4.83e-10 s                 ; 4.71e-10 s                 ; Yes                       ; Yes                       ;
; Rd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; WR            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SAP[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SAP[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; SAP[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.95e-09 V                   ; 2.38 V              ; -0.016 V            ; 0.22 V                               ; 0.025 V                              ; 3.06e-10 s                  ; 3.3e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.95e-09 V                  ; 2.38 V             ; -0.016 V           ; 0.22 V                              ; 0.025 V                             ; 3.06e-10 s                 ; 3.3e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.45e-09 V                   ; 2.38 V              ; -0.0609 V           ; 0.148 V                              ; 0.095 V                              ; 2.82e-10 s                  ; 2.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.45e-09 V                  ; 2.38 V             ; -0.0609 V          ; 0.148 V                             ; 0.095 V                             ; 2.82e-10 s                 ; 2.59e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.61e-09 V                   ; 2.38 V              ; -0.00274 V          ; 0.141 V                              ; 0.006 V                              ; 4.7e-10 s                   ; 6.02e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.61e-09 V                  ; 2.38 V             ; -0.00274 V         ; 0.141 V                             ; 0.006 V                             ; 4.7e-10 s                  ; 6.02e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Menor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Igual         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Maior         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.33 V              ; -0.00344 V          ; 0.134 V                              ; 0.075 V                              ; 3.33e-09 s                  ; 3.16e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.33 V             ; -0.00344 V         ; 0.134 V                             ; 0.075 V                             ; 3.33e-09 s                 ; 3.16e-09 s                 ; Yes                       ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; Enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 7.16e-07 V                   ; 2.35 V              ; -0.00832 V          ; 0.101 V                              ; 0.024 V                              ; 6.39e-10 s                  ; 6e-10 s                     ; Yes                        ; Yes                        ; 2.32 V                      ; 7.16e-07 V                  ; 2.35 V             ; -0.00832 V         ; 0.101 V                             ; 0.024 V                             ; 6.39e-10 s                 ; 6e-10 s                    ; Yes                       ; Yes                       ;
; Rd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; WR            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SAP[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SAP[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; SAP[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.06e-06 V                   ; 2.36 V              ; -0.00724 V          ; 0.107 V                              ; 0.02 V                               ; 4.5e-10 s                   ; 4.25e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.06e-06 V                  ; 2.36 V             ; -0.00724 V         ; 0.107 V                             ; 0.02 V                              ; 4.5e-10 s                  ; 4.25e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.74e-07 V                   ; 2.36 V              ; -0.0201 V           ; 0.072 V                              ; 0.033 V                              ; 4.04e-10 s                  ; 3.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.74e-07 V                  ; 2.36 V             ; -0.0201 V          ; 0.072 V                             ; 0.033 V                             ; 4.04e-10 s                 ; 3.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.45e-07 V                   ; 2.35 V              ; -0.00643 V          ; 0.081 V                              ; 0.031 V                              ; 5.31e-10 s                  ; 7.59e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.45e-07 V                  ; 2.35 V             ; -0.00643 V         ; 0.081 V                             ; 0.031 V                             ; 5.31e-10 s                 ; 7.59e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Menor         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; FIFO[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Igual         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Maior         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OA            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OB            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OC            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; OD            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OE            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; OF            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; OG            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; Enable        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; Rd            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; WR            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SAP[2]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SAP[1]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; SAP[0]        ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1186     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; CLK        ; CLK      ; 1186     ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 8     ; 8    ;
; Unconstrained Input Port Paths  ; 16    ; 16   ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 83    ; 83   ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; CLK    ; CLK   ; Base ; Constrained ;
+--------+-------+------+-------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BC[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Enable      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Igual       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Maior       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Menor       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OB          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OE          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OF          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OG          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAP[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAP[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAP[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; BC[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BC[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; BE[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; Enable      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; FIFO[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Igual       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Maior       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Menor       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OA          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OB          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OC          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OD          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OE          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OF          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; OG          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; Rd          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAP[0]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAP[1]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; SAP[2]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; WR          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue May 23 22:51:57 2023
Info: Command: quartus_sta ElevadorBetaV3 -c ElevadorBetaV3
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ElevadorBetaV3.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name CLK CLK
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.636
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.636             -95.826 CLK 
Info (332146): Worst-case hold slack is 0.341
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.341               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -47.696 CLK 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.056
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.056             -83.260 CLK 
Info (332146): Worst-case hold slack is 0.297
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.297               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -47.696 CLK 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -1.973
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.973             -40.139 CLK 
Info (332146): Worst-case hold slack is 0.178
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.178               0.000 CLK 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -46.169 CLK 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4764 megabytes
    Info: Processing ended: Tue May 23 22:52:00 2023
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


