Timing Analyzer report for datapath
Wed Jan 10 07:59:46 2024
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 125C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 125C Model Setup Summary
  8. Slow 1200mV 125C Model Hold Summary
  9. Slow 1200mV 125C Model Recovery Summary
 10. Slow 1200mV 125C Model Removal Summary
 11. Slow 1200mV 125C Model Minimum Pulse Width Summary
 12. Slow 1200mV 125C Model Setup: 'loadt'
 13. Slow 1200mV 125C Model Setup: 'counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'
 14. Slow 1200mV 125C Model Setup: 'loadr'
 15. Slow 1200mV 125C Model Setup: 'loadx'
 16. Slow 1200mV 125C Model Setup: 'clk'
 17. Slow 1200mV 125C Model Hold: 'counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'
 18. Slow 1200mV 125C Model Hold: 'loadr'
 19. Slow 1200mV 125C Model Hold: 'clk'
 20. Slow 1200mV 125C Model Hold: 'loadt'
 21. Slow 1200mV 125C Model Hold: 'loadx'
 22. Slow 1200mV 125C Model Metastability Summary
 23. Slow 1200mV -40C Model Fmax Summary
 24. Slow 1200mV -40C Model Setup Summary
 25. Slow 1200mV -40C Model Hold Summary
 26. Slow 1200mV -40C Model Recovery Summary
 27. Slow 1200mV -40C Model Removal Summary
 28. Slow 1200mV -40C Model Minimum Pulse Width Summary
 29. Slow 1200mV -40C Model Setup: 'loadt'
 30. Slow 1200mV -40C Model Setup: 'loadr'
 31. Slow 1200mV -40C Model Setup: 'counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'
 32. Slow 1200mV -40C Model Setup: 'loadx'
 33. Slow 1200mV -40C Model Setup: 'clk'
 34. Slow 1200mV -40C Model Hold: 'counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'
 35. Slow 1200mV -40C Model Hold: 'loadr'
 36. Slow 1200mV -40C Model Hold: 'clk'
 37. Slow 1200mV -40C Model Hold: 'loadt'
 38. Slow 1200mV -40C Model Hold: 'loadx'
 39. Slow 1200mV -40C Model Metastability Summary
 40. Fast 1200mV -40C Model Setup Summary
 41. Fast 1200mV -40C Model Hold Summary
 42. Fast 1200mV -40C Model Recovery Summary
 43. Fast 1200mV -40C Model Removal Summary
 44. Fast 1200mV -40C Model Minimum Pulse Width Summary
 45. Fast 1200mV -40C Model Setup: 'loadt'
 46. Fast 1200mV -40C Model Setup: 'loadx'
 47. Fast 1200mV -40C Model Setup: 'loadr'
 48. Fast 1200mV -40C Model Setup: 'clk'
 49. Fast 1200mV -40C Model Setup: 'counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'
 50. Fast 1200mV -40C Model Hold: 'loadr'
 51. Fast 1200mV -40C Model Hold: 'counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'
 52. Fast 1200mV -40C Model Hold: 'clk'
 53. Fast 1200mV -40C Model Hold: 'loadx'
 54. Fast 1200mV -40C Model Hold: 'loadt'
 55. Fast 1200mV -40C Model Metastability Summary
 56. Multicorner Timing Analysis Summary
 57. Board Trace Model Assignments
 58. Input Transition Times
 59. Signal Integrity Metrics (Slow 1200mv n40c Model)
 60. Signal Integrity Metrics (Slow 1200mv 125c Model)
 61. Signal Integrity Metrics (Fast 1200mv n40c Model)
 62. Setup Transfers
 63. Hold Transfers
 64. Report TCCS
 65. Report RSKM
 66. Unconstrained Paths Summary
 67. Clock Status Summary
 68. Unconstrained Input Ports
 69. Unconstrained Output Ports
 70. Unconstrained Input Ports
 71. Unconstrained Output Ports
 72. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; datapath                                            ;
; Device Family         ; Cyclone IV GX                                       ;
; Device Name           ; EP4CGX15BF14A7                                      ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.9%      ;
;     Processors 3-4         ;   0.8%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------+
; Clock Name                                                                                 ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                        ;
+--------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------+
; clk                                                                                        ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk }                                                                                        ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] } ;
; loadr                                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { loadr }                                                                                      ;
; loadt                                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { loadt }                                                                                      ;
; loadx                                                                                      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { loadx }                                                                                      ;
+--------------------------------------------------------------------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Fmax Summary                                                                                                                                                       ;
+------------+-----------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                 ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 89.9 MHz   ; 89.9 MHz        ; loadt                                                                                      ;                                                               ;
; 231.16 MHz ; 231.16 MHz      ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ;                                                               ;
; 317.36 MHz ; 250.0 MHz       ; loadr                                                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 455.17 MHz ; 250.0 MHz       ; clk                                                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup Summary                                                                                 ;
+--------------------------------------------------------------------------------------------+---------+---------------+
; Clock                                                                                      ; Slack   ; End Point TNS ;
+--------------------------------------------------------------------------------------------+---------+---------------+
; loadt                                                                                      ; -10.124 ; -148.677      ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -2.326  ; -17.424       ;
; loadr                                                                                      ; -2.208  ; -32.880       ;
; loadx                                                                                      ; -1.960  ; -28.748       ;
; clk                                                                                        ; -1.816  ; -4.159        ;
+--------------------------------------------------------------------------------------------+---------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold Summary                                                                                ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.427 ; 0.000         ;
; loadr                                                                                      ; 0.612 ; 0.000         ;
; clk                                                                                        ; 0.729 ; 0.000         ;
; loadt                                                                                      ; 1.204 ; 0.000         ;
; loadx                                                                                      ; 1.250 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV 125C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV 125C Model Removal Summary ;
------------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Minimum Pulse Width Summary                                                                  ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; loadr                                                                                      ; -3.000 ; -32.712       ;
; loadt                                                                                      ; -3.000 ; -32.712       ;
; loadx                                                                                      ; -3.000 ; -32.712       ;
; clk                                                                                        ; -3.000 ; -10.428       ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.426  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'loadt'                                                                                                 ;
+---------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack   ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+---------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -10.124 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 11.046     ;
; -10.091 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 11.013     ;
; -9.972  ; registerQ:treg|regout[1]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.894     ;
; -9.961  ; registerQ:treg|regout[2]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.883     ;
; -9.954  ; registerQ:treg|regout[5]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.876     ;
; -9.941  ; registerQ:treg|regout[3]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.863     ;
; -9.939  ; registerQ:treg|regout[4]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.861     ;
; -9.809  ; registerQ:treg|regout[2]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.731     ;
; -9.802  ; registerQ:treg|regout[5]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.724     ;
; -9.789  ; registerQ:treg|regout[3]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.711     ;
; -9.776  ; registerQ:treg|regout[1]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.698     ;
; -9.744  ; registerQ:treg|regout[1]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.666     ;
; -9.743  ; registerQ:treg|regout[4]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.665     ;
; -9.711  ; registerQ:treg|regout[4]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.633     ;
; -9.710  ; registerQ:treg|regout[5]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.632     ;
; -9.672  ; registerQ:treg|regout[5]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.594     ;
; -9.656  ; registerQ:treg|regout[5]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.578     ;
; -9.633  ; registerQ:treg|regout[5]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.555     ;
; -9.613  ; registerQ:treg|regout[2]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.535     ;
; -9.593  ; registerQ:treg|regout[3]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.515     ;
; -9.586  ; registerQ:treg|regout[1]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.508     ;
; -9.581  ; registerQ:treg|regout[2]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.503     ;
; -9.573  ; registerQ:treg|regout[1]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.330      ; 10.900     ;
; -9.571  ; registerQ:treg|regout[5]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.493     ;
; -9.561  ; registerQ:treg|regout[3]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.483     ;
; -9.553  ; registerQ:treg|regout[4]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.475     ;
; -9.545  ; registerQ:treg|regout[3]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.467     ;
; -9.540  ; registerQ:treg|regout[4]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.330      ; 10.867     ;
; -9.529  ; registerQ:treg|regout[3]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.451     ;
; -9.523  ; registerQ:treg|regout[1]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.445     ;
; -9.523  ; registerQ:treg|regout[1]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.445     ;
; -9.507  ; registerQ:treg|regout[5]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.330      ; 10.834     ;
; -9.490  ; registerQ:treg|regout[4]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.412     ;
; -9.490  ; registerQ:treg|regout[4]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.412     ;
; -9.483  ; registerQ:treg|regout[1]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.405     ;
; -9.453  ; registerQ:treg|regout[5]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.375     ;
; -9.452  ; registerQ:treg|regout[5]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.374     ;
; -9.450  ; registerQ:treg|regout[4]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.372     ;
; -9.448  ; registerQ:treg|regout[1]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.370     ;
; -9.444  ; registerQ:treg|regout[3]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.366     ;
; -9.423  ; registerQ:treg|regout[2]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.345     ;
; -9.415  ; registerQ:treg|regout[4]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.337     ;
; -9.413  ; registerQ:treg|regout[1]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.335     ;
; -9.410  ; registerQ:treg|regout[2]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.330      ; 10.737     ;
; -9.404  ; registerQ:treg|regout[10] ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.326     ;
; -9.390  ; registerQ:treg|regout[3]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.330      ; 10.717     ;
; -9.380  ; registerQ:treg|regout[4]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.302     ;
; -9.360  ; registerQ:treg|regout[2]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.282     ;
; -9.360  ; registerQ:treg|regout[2]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.282     ;
; -9.340  ; registerQ:treg|regout[3]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.262     ;
; -9.326  ; registerQ:treg|regout[3]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.248     ;
; -9.325  ; registerQ:treg|regout[3]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.247     ;
; -9.320  ; registerQ:treg|regout[2]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.242     ;
; -9.315  ; registerQ:treg|regout[1]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.237     ;
; -9.307  ; registerQ:treg|regout[6]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.229     ;
; -9.285  ; registerQ:treg|regout[2]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.207     ;
; -9.282  ; registerQ:treg|regout[4]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.204     ;
; -9.261  ; registerQ:treg|regout[5]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.183     ;
; -9.250  ; registerQ:treg|regout[2]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.172     ;
; -9.231  ; registerQ:treg|regout[8]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.153     ;
; -9.162  ; registerQ:treg|regout[10] ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.084     ;
; -9.155  ; registerQ:treg|regout[6]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.077     ;
; -9.152  ; registerQ:treg|regout[2]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.074     ;
; -9.150  ; registerQ:treg|regout[5]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.072     ;
; -9.134  ; registerQ:treg|regout[3]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.056     ;
; -9.120  ; registerQ:treg|regout[9]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.042     ;
; -9.106  ; registerQ:treg|regout[10] ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.028     ;
; -9.079  ; registerQ:treg|regout[7]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 10.001     ;
; -8.989  ; registerQ:treg|regout[8]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.911      ;
; -8.975  ; registerQ:treg|regout[10] ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.897      ;
; -8.959  ; registerQ:treg|regout[6]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.881      ;
; -8.933  ; registerQ:treg|regout[8]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.855      ;
; -8.927  ; registerQ:treg|regout[7]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.849      ;
; -8.927  ; registerQ:treg|regout[6]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.849      ;
; -8.908  ; registerQ:treg|regout[9]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.830      ;
; -8.888  ; registerQ:treg|regout[9]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.810      ;
; -8.885  ; registerQ:treg|regout[10] ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.807      ;
; -8.871  ; registerQ:treg|regout[10] ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.793      ;
; -8.869  ; registerQ:treg|regout[8]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.791      ;
; -8.860  ; registerQ:treg|regout[8]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.782      ;
; -8.834  ; registerQ:treg|regout[9]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.756      ;
; -8.822  ; registerQ:treg|regout[9]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.744      ;
; -8.821  ; registerQ:treg|regout[1]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.743      ;
; -8.804  ; registerQ:treg|regout[8]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.726      ;
; -8.788  ; registerQ:treg|regout[8]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.710      ;
; -8.788  ; registerQ:treg|regout[4]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.710      ;
; -8.785  ; registerQ:treg|regout[8]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.707      ;
; -8.778  ; registerQ:treg|regout[9]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.700      ;
; -8.772  ; registerQ:treg|regout[10] ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.330      ; 10.099     ;
; -8.769  ; registerQ:treg|regout[6]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.691      ;
; -8.762  ; registerQ:treg|regout[9]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.684      ;
; -8.759  ; registerQ:treg|regout[9]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.681      ;
; -8.756  ; registerQ:treg|regout[6]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.330      ; 10.083     ;
; -8.750  ; registerQ:treg|regout[8]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.672      ;
; -8.749  ; registerQ:treg|regout[9]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.671      ;
; -8.749  ; registerQ:treg|regout[9]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.671      ;
; -8.731  ; registerQ:treg|regout[7]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.653      ;
; -8.730  ; registerQ:treg|regout[8]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.652      ;
; -8.724  ; registerQ:treg|regout[11] ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.646      ;
; -8.706  ; registerQ:treg|regout[6]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.075     ; 9.628      ;
+---------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node            ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -2.326 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.727      ; 3.188      ;
; -2.289 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.962      ; 3.386      ;
; -2.215 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.961      ; 3.311      ;
; -2.175 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.726      ; 3.036      ;
; -2.155 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.727      ; 3.017      ;
; -2.100 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.747      ; 2.996      ;
; -2.082 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.744      ; 3.090      ;
; -2.068 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.732      ; 2.931      ;
; -2.056 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.967      ; 3.154      ;
; -2.047 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.982      ; 3.178      ;
; -2.035 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.726      ; 2.896      ;
; -2.013 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.979      ; 3.256      ;
; -1.994 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.728      ; 2.974      ;
; -1.986 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[6] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.745      ; 2.983      ;
; -1.942 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.732      ; 2.805      ;
; -1.926 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.747      ; 2.822      ;
; -1.916 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[6] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.980      ; 3.148      ;
; -1.876 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.744      ; 2.884      ;
; -1.732 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.728      ; 2.712      ;
; -1.663 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.418      ; 4.960      ;
; -1.635 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.963      ; 2.850      ;
; -1.570 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[4] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.419      ; 4.868      ;
; -1.536 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[5] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.436      ; 4.847      ;
; -1.524 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.439      ; 4.856      ;
; -1.505 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.436      ; 4.949      ;
; -1.340 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[8] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.424      ; 4.639      ;
; -1.197 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[6] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.437      ; 4.630      ;
; -1.139 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.418      ; 4.936      ;
; -1.117 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.746      ; 2.127      ;
; -1.117 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.981      ; 2.362      ;
; -1.063 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[7] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 3.420      ; 4.479      ;
; -1.037 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[5] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.436      ; 4.848      ;
; -1.019 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.746      ; 2.029      ;
; -0.997 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.439      ; 4.829      ;
; -0.994 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[4] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.419      ; 4.792      ;
; -0.979 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.436      ; 4.923      ;
; -0.790 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[8] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.424      ; 4.589      ;
; -0.649 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[6] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.437      ; 4.582      ;
; -0.531 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[7] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 3.420      ; 4.447      ;
+--------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'loadr'                                                                                                ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -2.208 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 3.079      ;
; -2.151 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 3.073      ;
; -2.134 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 3.056      ;
; -2.110 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.981      ;
; -2.083 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.954      ;
; -2.081 ; clk                       ; registerQ:rreg|regout[0]  ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.175      ;
; -2.081 ; clk                       ; registerQ:rreg|regout[1]  ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.175      ;
; -2.081 ; clk                       ; registerQ:rreg|regout[2]  ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.175      ;
; -2.081 ; clk                       ; registerQ:rreg|regout[3]  ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.175      ;
; -2.081 ; clk                       ; registerQ:rreg|regout[4]  ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.175      ;
; -2.081 ; clk                       ; registerQ:rreg|regout[5]  ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.175      ;
; -2.081 ; clk                       ; registerQ:rreg|regout[6]  ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.175      ;
; -2.072 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.943      ;
; -2.070 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.941      ;
; -2.060 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.982      ;
; -2.059 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.930      ;
; -2.049 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.971      ;
; -2.040 ; registerQ:treg|regout[14] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.911      ;
; -2.013 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.935      ;
; -2.007 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.878      ;
; -2.003 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.925      ;
; -2.002 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.924      ;
; -2.002 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.924      ;
; -1.996 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.918      ;
; -1.992 ; clk                       ; registerQ:rreg|regout[15] ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.086      ;
; -1.992 ; clk                       ; registerQ:rreg|regout[7]  ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.086      ;
; -1.992 ; clk                       ; registerQ:rreg|regout[8]  ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.086      ;
; -1.992 ; clk                       ; registerQ:rreg|regout[9]  ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.086      ;
; -1.992 ; clk                       ; registerQ:rreg|regout[10] ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.086      ;
; -1.992 ; clk                       ; registerQ:rreg|regout[11] ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.086      ;
; -1.992 ; clk                       ; registerQ:rreg|regout[12] ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.086      ;
; -1.992 ; clk                       ; registerQ:rreg|regout[13] ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.086      ;
; -1.992 ; clk                       ; registerQ:rreg|regout[14] ; clk          ; loadr       ; 0.500        ; 2.617      ; 5.086      ;
; -1.972 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.843      ;
; -1.963 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.834      ;
; -1.961 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.832      ;
; -1.955 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.826      ;
; -1.945 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.816      ;
; -1.934 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.805      ;
; -1.932 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.803      ;
; -1.930 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.852      ;
; -1.922 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.844      ;
; -1.921 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.792      ;
; -1.919 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.841      ;
; -1.916 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.787      ;
; -1.911 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.833      ;
; -1.906 ; registerQ:treg|regout[12] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.528     ; 2.355      ;
; -1.903 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.774      ;
; -1.899 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.105     ; 2.771      ;
; -1.875 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.797      ;
; -1.870 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.792      ;
; -1.869 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.740      ;
; -1.865 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.787      ;
; -1.864 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.786      ;
; -1.864 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.786      ;
; -1.864 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.786      ;
; -1.858 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.729      ;
; -1.858 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.780      ;
; -1.834 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.705      ;
; -1.825 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.696      ;
; -1.823 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.694      ;
; -1.817 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.688      ;
; -1.807 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.678      ;
; -1.799 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.721      ;
; -1.796 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.667      ;
; -1.794 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.665      ;
; -1.792 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.714      ;
; -1.788 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.710      ;
; -1.784 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.706      ;
; -1.783 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.654      ;
; -1.781 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.703      ;
; -1.778 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.649      ;
; -1.773 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.695      ;
; -1.768 ; registerQ:treg|regout[12] ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.528     ; 2.217      ;
; -1.765 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.636      ;
; -1.761 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.105     ; 2.633      ;
; -1.757 ; registerQ:treg|regout[12] ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.528     ; 2.206      ;
; -1.750 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.105     ; 2.622      ;
; -1.742 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.613      ;
; -1.737 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[9]  ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.659      ;
; -1.732 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.654      ;
; -1.731 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.602      ;
; -1.729 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.651      ;
; -1.727 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.649      ;
; -1.726 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.648      ;
; -1.726 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.648      ;
; -1.726 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.648      ;
; -1.720 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.591      ;
; -1.720 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[9]  ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.642      ;
; -1.696 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.567      ;
; -1.687 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.558      ;
; -1.685 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.556      ;
; -1.680 ; registerQ:rreg|regout[9]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.602      ;
; -1.679 ; registerQ:treg|regout[10] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.550      ;
; -1.679 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.550      ;
; -1.669 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[8]  ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.540      ;
; -1.669 ; registerQ:rreg|regout[9]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.591      ;
; -1.661 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.583      ;
; -1.658 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 1.000        ; -0.106     ; 2.529      ;
; -1.658 ; registerQ:rreg|regout[7]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.075     ; 2.580      ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'loadx'                                                                                ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; -1.960 ; clk       ; registerQ:xreg|regout[8]  ; clk          ; loadx       ; 0.500        ; 2.592      ; 5.029      ;
; -1.806 ; clk       ; registerQ:xreg|regout[10] ; clk          ; loadx       ; 0.500        ; 2.592      ; 4.875      ;
; -1.806 ; clk       ; registerQ:xreg|regout[9]  ; clk          ; loadx       ; 0.500        ; 2.592      ; 4.875      ;
; -1.806 ; clk       ; registerQ:xreg|regout[11] ; clk          ; loadx       ; 0.500        ; 2.592      ; 4.875      ;
; -1.795 ; clk       ; registerQ:xreg|regout[5]  ; clk          ; loadx       ; 0.500        ; 2.597      ; 4.869      ;
; -1.795 ; clk       ; registerQ:xreg|regout[6]  ; clk          ; loadx       ; 0.500        ; 2.597      ; 4.869      ;
; -1.790 ; clk       ; registerQ:xreg|regout[7]  ; clk          ; loadx       ; 0.500        ; 2.588      ; 4.855      ;
; -1.790 ; clk       ; registerQ:xreg|regout[0]  ; clk          ; loadx       ; 0.500        ; 2.588      ; 4.855      ;
; -1.778 ; clk       ; registerQ:xreg|regout[4]  ; clk          ; loadx       ; 0.500        ; 2.589      ; 4.844      ;
; -1.778 ; clk       ; registerQ:xreg|regout[3]  ; clk          ; loadx       ; 0.500        ; 2.589      ; 4.844      ;
; -1.778 ; clk       ; registerQ:xreg|regout[2]  ; clk          ; loadx       ; 0.500        ; 2.589      ; 4.844      ;
; -1.775 ; clk       ; registerQ:xreg|regout[12] ; clk          ; loadx       ; 0.500        ; 2.588      ; 4.840      ;
; -1.775 ; clk       ; registerQ:xreg|regout[13] ; clk          ; loadx       ; 0.500        ; 2.588      ; 4.840      ;
; -1.775 ; clk       ; registerQ:xreg|regout[14] ; clk          ; loadx       ; 0.500        ; 2.588      ; 4.840      ;
; -1.775 ; clk       ; registerQ:xreg|regout[15] ; clk          ; loadx       ; 0.500        ; 2.588      ; 4.840      ;
; -1.766 ; clk       ; registerQ:xreg|regout[1]  ; clk          ; loadx       ; 0.500        ; 2.589      ; 4.832      ;
; -1.260 ; clk       ; registerQ:xreg|regout[8]  ; clk          ; loadx       ; 1.000        ; 2.592      ; 4.829      ;
; -1.233 ; clk       ; registerQ:xreg|regout[10] ; clk          ; loadx       ; 1.000        ; 2.592      ; 4.802      ;
; -1.233 ; clk       ; registerQ:xreg|regout[9]  ; clk          ; loadx       ; 1.000        ; 2.592      ; 4.802      ;
; -1.233 ; clk       ; registerQ:xreg|regout[11] ; clk          ; loadx       ; 1.000        ; 2.592      ; 4.802      ;
; -1.222 ; clk       ; registerQ:xreg|regout[5]  ; clk          ; loadx       ; 1.000        ; 2.597      ; 4.796      ;
; -1.222 ; clk       ; registerQ:xreg|regout[6]  ; clk          ; loadx       ; 1.000        ; 2.597      ; 4.796      ;
; -1.215 ; clk       ; registerQ:xreg|regout[7]  ; clk          ; loadx       ; 1.000        ; 2.588      ; 4.780      ;
; -1.215 ; clk       ; registerQ:xreg|regout[0]  ; clk          ; loadx       ; 1.000        ; 2.588      ; 4.780      ;
; -1.204 ; clk       ; registerQ:xreg|regout[1]  ; clk          ; loadx       ; 1.000        ; 2.589      ; 4.770      ;
; -1.202 ; clk       ; registerQ:xreg|regout[4]  ; clk          ; loadx       ; 1.000        ; 2.589      ; 4.768      ;
; -1.202 ; clk       ; registerQ:xreg|regout[3]  ; clk          ; loadx       ; 1.000        ; 2.589      ; 4.768      ;
; -1.202 ; clk       ; registerQ:xreg|regout[2]  ; clk          ; loadx       ; 1.000        ; 2.589      ; 4.768      ;
; -1.197 ; clk       ; registerQ:xreg|regout[12] ; clk          ; loadx       ; 1.000        ; 2.588      ; 4.762      ;
; -1.197 ; clk       ; registerQ:xreg|regout[13] ; clk          ; loadx       ; 1.000        ; 2.588      ; 4.762      ;
; -1.197 ; clk       ; registerQ:xreg|regout[14] ; clk          ; loadx       ; 1.000        ; 2.588      ; 4.762      ;
; -1.197 ; clk       ; registerQ:xreg|regout[15] ; clk          ; loadx       ; 1.000        ; 2.588      ; 4.762      ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.816 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 0.500        ; 2.362      ; 4.899      ;
; -1.516 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 1.000        ; 2.362      ; 5.099      ;
; -1.217 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 0.500        ; 2.587      ; 4.525      ;
; -1.197 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 1.000        ; -0.330     ; 1.864      ;
; -1.189 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 1.000        ; -0.330     ; 1.856      ;
; -0.945 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; clk         ; 1.000        ; -0.075     ; 1.867      ;
; -0.850 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; clk         ; 1.000        ; -0.075     ; 1.772      ;
; -0.804 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clk                                                                                        ; clk         ; 1.000        ; -0.075     ; 1.726      ;
; -0.683 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 1.000        ; 2.587      ; 4.491      ;
; -0.322 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; clk                                                                                        ; clk         ; 1.000        ; -0.075     ; 1.244      ;
; -0.321 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 1.000        ; -0.045     ; 1.273      ;
; -0.302 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clk                                                                                        ; clk         ; 1.000        ; -0.075     ; 1.224      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node            ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.427 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[7] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.563      ; 4.224      ;
; 0.539 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[6] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.580      ; 4.353      ;
; 0.615 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[8] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.567      ; 4.416      ;
; 0.760 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.580      ; 4.574      ;
; 0.762 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[4] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.562      ; 4.558      ;
; 0.772 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.582      ; 4.588      ;
; 0.823 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.995      ; 1.848      ;
; 0.840 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.995      ; 1.865      ;
; 0.849 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[5] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.580      ; 4.663      ;
; 0.860 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.561      ; 4.655      ;
; 0.938 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.220      ; 2.188      ;
; 0.963 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[7] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.563      ; 4.280      ;
; 1.090 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[6] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.580      ; 4.424      ;
; 1.140 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[8] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.567      ; 4.461      ;
; 1.276 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.582      ; 4.612      ;
; 1.301 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[4] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.562      ; 4.617      ;
; 1.303 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.580      ; 4.637      ;
; 1.329 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[5] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.580      ; 4.663      ;
; 1.372 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.561      ; 4.687      ;
; 1.405 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.201      ; 2.636      ;
; 1.486 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.976      ; 2.492      ;
; 1.593 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.995      ; 2.618      ;
; 1.600 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.980      ; 2.610      ;
; 1.629 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.220      ; 2.879      ;
; 1.641 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[6] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.218      ; 2.889      ;
; 1.658 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.993      ; 2.681      ;
; 1.712 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.974      ; 2.716      ;
; 1.717 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.218      ; 2.965      ;
; 1.719 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.205      ; 2.954      ;
; 1.729 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.995      ; 2.754      ;
; 1.732 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.980      ; 2.742      ;
; 1.739 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.976      ; 2.745      ;
; 1.766 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[6] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.993      ; 2.789      ;
; 1.771 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.975      ; 2.776      ;
; 1.775 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.993      ; 2.798      ;
; 1.804 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.200      ; 3.034      ;
; 1.837 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.199      ; 3.066      ;
; 1.844 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.974      ; 2.848      ;
; 1.904 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.975      ; 2.909      ;
+-------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'loadr'                                                                                                ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.612 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[0]  ; loadt        ; loadr       ; 0.000        ; 0.105      ; 0.944      ;
; 0.937 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[1]  ; loadt        ; loadr       ; 0.000        ; 0.105      ; 1.269      ;
; 0.973 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.304      ;
; 0.987 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[2]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.318      ;
; 0.995 ; registerQ:treg|regout[15] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.326      ;
; 0.995 ; registerQ:treg|regout[13] ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.326      ;
; 1.030 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[0]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.292      ;
; 1.031 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[1]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.293      ;
; 1.032 ; registerQ:rreg|regout[12] ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.294      ;
; 1.032 ; registerQ:rreg|regout[10] ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.294      ;
; 1.032 ; registerQ:rreg|regout[8]  ; registerQ:rreg|regout[8]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.294      ;
; 1.033 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[3]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.295      ;
; 1.034 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[7]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.365      ;
; 1.034 ; registerQ:rreg|regout[7]  ; registerQ:rreg|regout[7]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.296      ;
; 1.035 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[5]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.297      ;
; 1.041 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[8]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.372      ;
; 1.043 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.374      ;
; 1.044 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[1]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.375      ;
; 1.064 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[3]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.395      ;
; 1.069 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[2]  ; loadt        ; loadr       ; 0.000        ; 0.105      ; 1.401      ;
; 1.071 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[3]  ; loadt        ; loadr       ; 0.000        ; 0.105      ; 1.403      ;
; 1.097 ; registerQ:treg|regout[10] ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.428      ;
; 1.126 ; registerQ:treg|regout[9]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.457      ;
; 1.139 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.470      ;
; 1.159 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[6]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.421      ;
; 1.160 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[2]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.422      ;
; 1.161 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[4]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.423      ;
; 1.162 ; registerQ:rreg|regout[14] ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.424      ;
; 1.165 ; registerQ:rreg|regout[11] ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.427      ;
; 1.165 ; registerQ:rreg|regout[9]  ; registerQ:rreg|regout[9]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.427      ;
; 1.203 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.105      ; 1.535      ;
; 1.205 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.105      ; 1.537      ;
; 1.243 ; registerQ:rreg|regout[15] ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.505      ;
; 1.312 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[3]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.643      ;
; 1.314 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.645      ;
; 1.319 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.650      ;
; 1.326 ; registerQ:treg|regout[13] ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.657      ;
; 1.337 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.105      ; 1.669      ;
; 1.337 ; registerQ:treg|regout[13] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.668      ;
; 1.339 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[7]  ; loadt        ; loadr       ; 0.000        ; 0.105      ; 1.671      ;
; 1.341 ; registerQ:rreg|regout[12] ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.603      ;
; 1.341 ; registerQ:rreg|regout[8]  ; registerQ:rreg|regout[9]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.603      ;
; 1.343 ; registerQ:rreg|regout[10] ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.605      ;
; 1.348 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[1]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.610      ;
; 1.354 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[2]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.616      ;
; 1.355 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[4]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.617      ;
; 1.356 ; registerQ:rreg|regout[7]  ; registerQ:rreg|regout[8]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.618      ;
; 1.357 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[6]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.619      ;
; 1.363 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[8]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.694      ;
; 1.364 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.695      ;
; 1.365 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[2]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.696      ;
; 1.365 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.696      ;
; 1.367 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.698      ;
; 1.370 ; registerQ:rreg|regout[13] ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.632      ;
; 1.373 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[2]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.635      ;
; 1.376 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.707      ;
; 1.381 ; registerQ:rreg|regout[10] ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.643      ;
; 1.381 ; registerQ:rreg|regout[8]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.643      ;
; 1.381 ; registerQ:rreg|regout[12] ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.643      ;
; 1.390 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[3]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.721      ;
; 1.404 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.735      ;
; 1.406 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.737      ;
; 1.421 ; registerQ:treg|regout[10] ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.752      ;
; 1.424 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.755      ;
; 1.432 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[3]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.694      ;
; 1.444 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[5]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.706      ;
; 1.445 ; registerQ:rreg|regout[7]  ; registerQ:rreg|regout[9]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.707      ;
; 1.446 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.777      ;
; 1.448 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.779      ;
; 1.448 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[7]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.710      ;
; 1.453 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.784      ;
; 1.453 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.784      ;
; 1.456 ; registerQ:treg|regout[12] ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 0.000        ; -0.301     ; 1.382      ;
; 1.463 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.794      ;
; 1.467 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[7]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.729      ;
; 1.470 ; registerQ:treg|regout[9]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.801      ;
; 1.471 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[8]  ; loadt        ; loadr       ; 0.000        ; 0.105      ; 1.803      ;
; 1.471 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[5]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.733      ;
; 1.472 ; registerQ:treg|regout[9]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.803      ;
; 1.473 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 0.000        ; 0.105      ; 1.805      ;
; 1.475 ; registerQ:rreg|regout[12] ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.737      ;
; 1.475 ; registerQ:rreg|regout[8]  ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.737      ;
; 1.477 ; registerQ:rreg|regout[10] ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.739      ;
; 1.477 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[3]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.739      ;
; 1.479 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.810      ;
; 1.481 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[7]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.812      ;
; 1.481 ; registerQ:rreg|regout[14] ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.743      ;
; 1.482 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[3]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.744      ;
; 1.488 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[4]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.750      ;
; 1.488 ; registerQ:rreg|regout[11] ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.750      ;
; 1.488 ; registerQ:rreg|regout[9]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.750      ;
; 1.489 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[6]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.751      ;
; 1.490 ; registerQ:rreg|regout[7]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.752      ;
; 1.491 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[8]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.753      ;
; 1.497 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.828      ;
; 1.499 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.830      ;
; 1.499 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.830      ;
; 1.501 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[7]  ; loadt        ; loadr       ; 0.000        ; 0.104      ; 1.832      ;
; 1.503 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[4]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.765      ;
; 1.507 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[4]  ; loadr        ; loadr       ; 0.000        ; 0.075      ; 1.769      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.729 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clk                                                                                        ; clk         ; 0.000        ; 0.075      ; 0.991      ;
; 0.756 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; clk                                                                                        ; clk         ; 0.000        ; 0.075      ; 1.018      ;
; 0.774 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 0.000        ; 0.045      ; 1.006      ;
; 1.053 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; clk         ; 0.000        ; 0.075      ; 1.315      ;
; 1.074 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clk                                                                                        ; clk         ; 0.000        ; 0.075      ; 1.336      ;
; 1.076 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; clk         ; 0.000        ; 0.075      ; 1.338      ;
; 1.088 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 0.000        ; 2.692      ; 4.231      ;
; 1.390 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 0.000        ; -0.130     ; 1.447      ;
; 1.413 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 0.000        ; -0.130     ; 1.470      ;
; 1.589 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; -0.500       ; 2.692      ; 4.232      ;
; 1.663 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 0.000        ; 2.457      ; 4.571      ;
; 2.122 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; -0.500       ; 2.457      ; 4.530      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'loadt'                                                                                                ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 1.204 ; clk                       ; registerQ:treg|regout[12] ; clk          ; loadt       ; 0.000        ; 3.145      ; 4.576      ;
; 1.482 ; clk                       ; registerQ:treg|regout[4]  ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.432      ;
; 1.523 ; clk                       ; registerQ:treg|regout[5]  ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.473      ;
; 1.524 ; clk                       ; registerQ:treg|regout[7]  ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.474      ;
; 1.525 ; clk                       ; registerQ:treg|regout[6]  ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.475      ;
; 1.527 ; clk                       ; registerQ:treg|regout[10] ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.477      ;
; 1.530 ; clk                       ; registerQ:treg|regout[9]  ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.480      ;
; 1.565 ; clk                       ; registerQ:treg|regout[1]  ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.515      ;
; 1.565 ; clk                       ; registerQ:treg|regout[3]  ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.515      ;
; 1.568 ; clk                       ; registerQ:treg|regout[2]  ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.518      ;
; 1.574 ; clk                       ; registerQ:treg|regout[11] ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.524      ;
; 1.574 ; clk                       ; registerQ:treg|regout[15] ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.524      ;
; 1.602 ; clk                       ; registerQ:treg|regout[0]  ; clk          ; loadt       ; 0.000        ; 2.722      ; 4.551      ;
; 1.651 ; clk                       ; registerQ:treg|regout[8]  ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.601      ;
; 1.661 ; clk                       ; registerQ:treg|regout[13] ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.611      ;
; 1.661 ; clk                       ; registerQ:treg|regout[14] ; clk          ; loadt       ; 0.000        ; 2.723      ; 4.611      ;
; 1.906 ; clk                       ; registerQ:treg|regout[12] ; clk          ; loadt       ; -0.500       ; 3.145      ; 4.778      ;
; 1.944 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[2]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 2.206      ;
; 2.117 ; clk                       ; registerQ:treg|regout[3]  ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.567      ;
; 2.118 ; clk                       ; registerQ:treg|regout[1]  ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.568      ;
; 2.118 ; clk                       ; registerQ:treg|regout[2]  ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.568      ;
; 2.125 ; clk                       ; registerQ:treg|regout[4]  ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.575      ;
; 2.164 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[1]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 2.426      ;
; 2.177 ; clk                       ; registerQ:treg|regout[15] ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.627      ;
; 2.178 ; clk                       ; registerQ:treg|regout[11] ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.628      ;
; 2.206 ; clk                       ; registerQ:treg|regout[0]  ; clk          ; loadt       ; -0.500       ; 2.722      ; 4.655      ;
; 2.231 ; clk                       ; registerQ:treg|regout[5]  ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.681      ;
; 2.232 ; clk                       ; registerQ:treg|regout[7]  ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.682      ;
; 2.233 ; clk                       ; registerQ:treg|regout[8]  ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.683      ;
; 2.233 ; clk                       ; registerQ:treg|regout[6]  ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.683      ;
; 2.235 ; clk                       ; registerQ:treg|regout[10] ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.685      ;
; 2.237 ; clk                       ; registerQ:treg|regout[9]  ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.687      ;
; 2.273 ; clk                       ; registerQ:treg|regout[13] ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.723      ;
; 2.273 ; clk                       ; registerQ:treg|regout[14] ; clk          ; loadt       ; -0.500       ; 2.723      ; 4.723      ;
; 2.298 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 2.560      ;
; 2.454 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[0]  ; loadt        ; loadt       ; 0.000        ; 0.074      ; 2.715      ;
; 2.498 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[2]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 2.760      ;
; 2.580 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 0.000        ; 0.497      ; 3.264      ;
; 2.657 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 2.919      ;
; 2.672 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[1]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 2.934      ;
; 2.713 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 2.975      ;
; 2.716 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 2.978      ;
; 2.722 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 2.984      ;
; 2.741 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.003      ;
; 2.743 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.005      ;
; 2.745 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.007      ;
; 2.765 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.027      ;
; 2.766 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.028      ;
; 2.792 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.054      ;
; 2.806 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.068      ;
; 2.985 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[2]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.247      ;
; 3.008 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[0]  ; loadt        ; loadt       ; 0.000        ; 0.074      ; 3.269      ;
; 3.009 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.271      ;
; 3.134 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 0.000        ; 0.497      ; 3.818      ;
; 3.169 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[1]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.431      ;
; 3.211 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.473      ;
; 3.239 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.501      ;
; 3.251 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.513      ;
; 3.253 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.515      ;
; 3.267 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.529      ;
; 3.273 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.535      ;
; 3.274 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.536      ;
; 3.276 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.538      ;
; 3.299 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.561      ;
; 3.303 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.565      ;
; 3.308 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[2]  ; loadt        ; loadt       ; 0.000        ; 0.076      ; 3.571      ;
; 3.346 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.608      ;
; 3.495 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[0]  ; loadt        ; loadt       ; 0.000        ; 0.074      ; 3.756      ;
; 3.505 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[1]  ; loadt        ; loadt       ; 0.000        ; 0.076      ; 3.768      ;
; 3.517 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.779      ;
; 3.621 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 0.000        ; 0.497      ; 4.305      ;
; 3.639 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 0.000        ; 0.076      ; 3.902      ;
; 3.698 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.960      ;
; 3.707 ; registerQ:xreg|regout[3]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.134      ; 4.068      ;
; 3.736 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 3.998      ;
; 3.748 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 4.010      ;
; 3.750 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 4.012      ;
; 3.754 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 4.016      ;
; 3.763 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 4.025      ;
; 3.770 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 4.032      ;
; 3.771 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 4.033      ;
; 3.786 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 4.048      ;
; 3.818 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[0]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 4.080      ;
; 3.818 ; registerQ:xreg|regout[5]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.126      ; 4.171      ;
; 3.833 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 4.095      ;
; 3.846 ; registerQ:xreg|regout[0]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.135      ; 4.208      ;
; 3.876 ; registerQ:xreg|regout[10] ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.131      ; 4.234      ;
; 3.894 ; registerQ:xreg|regout[3]  ; registerQ:treg|regout[1]  ; loadx        ; loadt       ; 0.000        ; 0.134      ; 4.255      ;
; 3.894 ; registerQ:xreg|regout[1]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.134      ; 4.255      ;
; 3.901 ; registerQ:xreg|regout[4]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.134      ; 4.262      ;
; 3.904 ; registerQ:xreg|regout[1]  ; registerQ:treg|regout[1]  ; loadx        ; loadt       ; 0.000        ; 0.134      ; 4.265      ;
; 3.944 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 0.000        ; 0.498      ; 4.629      ;
; 3.977 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[2]  ; loadt        ; loadt       ; 0.000        ; 0.075      ; 4.239      ;
; 3.993 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 0.000        ; 0.076      ; 4.256      ;
; 3.998 ; registerQ:xreg|regout[9]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.131      ; 4.356      ;
; 4.014 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 0.000        ; 0.075      ; 4.276      ;
; 4.019 ; registerQ:xreg|regout[0]  ; registerQ:treg|regout[1]  ; loadx        ; loadt       ; 0.000        ; 0.135      ; 4.381      ;
; 4.020 ; registerQ:xreg|regout[2]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.134      ; 4.381      ;
; 4.023 ; registerQ:xreg|regout[2]  ; registerQ:treg|regout[9]  ; loadx        ; loadt       ; 0.000        ; 0.134      ; 4.384      ;
; 4.028 ; registerQ:xreg|regout[3]  ; registerQ:treg|regout[3]  ; loadx        ; loadt       ; 0.000        ; 0.134      ; 4.389      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 125C Model Hold: 'loadx'                                                                                ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 1.250 ; clk       ; registerQ:xreg|regout[14] ; clk          ; loadx       ; 0.000        ; 2.693      ; 4.170      ;
; 1.268 ; clk       ; registerQ:xreg|regout[6]  ; clk          ; loadx       ; 0.000        ; 2.702      ; 4.197      ;
; 1.286 ; clk       ; registerQ:xreg|regout[4]  ; clk          ; loadx       ; 0.000        ; 2.693      ; 4.206      ;
; 1.302 ; clk       ; registerQ:xreg|regout[9]  ; clk          ; loadx       ; 0.000        ; 2.697      ; 4.226      ;
; 1.310 ; clk       ; registerQ:xreg|regout[5]  ; clk          ; loadx       ; 0.000        ; 2.702      ; 4.239      ;
; 1.321 ; clk       ; registerQ:xreg|regout[0]  ; clk          ; loadx       ; 0.000        ; 2.693      ; 4.241      ;
; 1.323 ; clk       ; registerQ:xreg|regout[12] ; clk          ; loadx       ; 0.000        ; 2.693      ; 4.243      ;
; 1.323 ; clk       ; registerQ:xreg|regout[2]  ; clk          ; loadx       ; 0.000        ; 2.693      ; 4.243      ;
; 1.326 ; clk       ; registerQ:xreg|regout[11] ; clk          ; loadx       ; 0.000        ; 2.697      ; 4.250      ;
; 1.348 ; clk       ; registerQ:xreg|regout[3]  ; clk          ; loadx       ; 0.000        ; 2.693      ; 4.268      ;
; 1.374 ; clk       ; registerQ:xreg|regout[1]  ; clk          ; loadx       ; 0.000        ; 2.693      ; 4.294      ;
; 1.379 ; clk       ; registerQ:xreg|regout[7]  ; clk          ; loadx       ; 0.000        ; 2.693      ; 4.299      ;
; 1.412 ; clk       ; registerQ:xreg|regout[10] ; clk          ; loadx       ; 0.000        ; 2.697      ; 4.336      ;
; 1.418 ; clk       ; registerQ:xreg|regout[13] ; clk          ; loadx       ; 0.000        ; 2.693      ; 4.338      ;
; 1.475 ; clk       ; registerQ:xreg|regout[15] ; clk          ; loadx       ; 0.000        ; 2.693      ; 4.395      ;
; 1.706 ; clk       ; registerQ:xreg|regout[8]  ; clk          ; loadx       ; 0.000        ; 2.697      ; 4.630      ;
; 1.932 ; clk       ; registerQ:xreg|regout[4]  ; clk          ; loadx       ; -0.500       ; 2.693      ; 4.352      ;
; 1.942 ; clk       ; registerQ:xreg|regout[14] ; clk          ; loadx       ; -0.500       ; 2.693      ; 4.362      ;
; 1.953 ; clk       ; registerQ:xreg|regout[6]  ; clk          ; loadx       ; -0.500       ; 2.702      ; 4.382      ;
; 1.960 ; clk       ; registerQ:xreg|regout[2]  ; clk          ; loadx       ; -0.500       ; 2.693      ; 4.380      ;
; 1.962 ; clk       ; registerQ:xreg|regout[0]  ; clk          ; loadx       ; -0.500       ; 2.693      ; 4.382      ;
; 1.968 ; clk       ; registerQ:xreg|regout[9]  ; clk          ; loadx       ; -0.500       ; 2.697      ; 4.392      ;
; 1.989 ; clk       ; registerQ:xreg|regout[5]  ; clk          ; loadx       ; -0.500       ; 2.702      ; 4.418      ;
; 1.989 ; clk       ; registerQ:xreg|regout[11] ; clk          ; loadx       ; -0.500       ; 2.697      ; 4.413      ;
; 2.005 ; clk       ; registerQ:xreg|regout[12] ; clk          ; loadx       ; -0.500       ; 2.693      ; 4.425      ;
; 2.008 ; clk       ; registerQ:xreg|regout[1]  ; clk          ; loadx       ; -0.500       ; 2.693      ; 4.428      ;
; 2.040 ; clk       ; registerQ:xreg|regout[3]  ; clk          ; loadx       ; -0.500       ; 2.693      ; 4.460      ;
; 2.064 ; clk       ; registerQ:xreg|regout[10] ; clk          ; loadx       ; -0.500       ; 2.697      ; 4.488      ;
; 2.068 ; clk       ; registerQ:xreg|regout[7]  ; clk          ; loadx       ; -0.500       ; 2.693      ; 4.488      ;
; 2.091 ; clk       ; registerQ:xreg|regout[13] ; clk          ; loadx       ; -0.500       ; 2.693      ; 4.511      ;
; 2.124 ; clk       ; registerQ:xreg|regout[15] ; clk          ; loadx       ; -0.500       ; 2.693      ; 4.544      ;
; 2.376 ; clk       ; registerQ:xreg|regout[8]  ; clk          ; loadx       ; -0.500       ; 2.697      ; 4.800      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV 125C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Fmax Summary                                                                                                                                                       ;
+------------+-----------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                                 ; Note                                                          ;
+------------+-----------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; 104.3 MHz  ; 104.3 MHz       ; loadt                                                                                      ;                                                               ;
; 268.24 MHz ; 268.24 MHz      ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ;                                                               ;
; 381.68 MHz ; 250.0 MHz       ; loadr                                                                                      ; limit due to minimum period restriction (max I/O toggle rate) ;
; 546.45 MHz ; 250.0 MHz       ; clk                                                                                        ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+--------------------------------------------------------------------------------------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup Summary                                                                                ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; loadt                                                                                      ; -8.588 ; -126.711      ;
; loadr                                                                                      ; -2.020 ; -31.294       ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -1.885 ; -14.000       ;
; loadx                                                                                      ; -1.700 ; -25.066       ;
; clk                                                                                        ; -1.395 ; -2.968        ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold Summary                                                                                ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.382 ; 0.000         ;
; loadr                                                                                      ; 0.533 ; 0.000         ;
; clk                                                                                        ; 0.634 ; 0.000         ;
; loadt                                                                                      ; 0.991 ; 0.000         ;
; loadx                                                                                      ; 1.071 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Slow 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Slow 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Minimum Pulse Width Summary                                                                  ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; loadr                                                                                      ; -3.000 ; -27.000       ;
; loadt                                                                                      ; -3.000 ; -27.000       ;
; loadx                                                                                      ; -3.000 ; -27.000       ;
; clk                                                                                        ; -3.000 ; -9.000        ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.366  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'loadt'                                                                                                                                                                              ;
+--------+---------------------------+---------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -8.588 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[15] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.524      ;
; -8.542 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[15] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.478      ;
; -8.508 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[15] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.444      ;
; -8.457 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[15] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.393      ;
; -8.417 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[15] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.353      ;
; -8.349 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[14] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.285      ;
; -8.345 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[14] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.281      ;
; -8.313 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[13] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.249      ;
; -8.311 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[14] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.247      ;
; -8.307 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[9]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 9.244      ;
; -8.279 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[13] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.215      ;
; -8.270 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[10] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 9.207      ;
; -8.263 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[11] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.199      ;
; -8.260 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[14] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.196      ;
; -8.248 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[13] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.184      ;
; -8.236 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[10] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 9.173      ;
; -8.228 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[13] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.164      ;
; -8.220 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[14] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.156      ;
; -8.202 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[10] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 9.139      ;
; -8.188 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[13] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.124      ;
; -8.161 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[8]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 9.098      ;
; -8.151 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[10] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 9.088      ;
; -8.150 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[9]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 9.087      ;
; -8.147 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[9]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 9.084      ;
; -8.133 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[12] ; loadt                                                                                      ; loadt       ; 1.000        ; 0.295      ; 9.428      ;
; -8.116 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[7]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 9.053      ;
; -8.113 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[6]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 9.050      ;
; -8.113 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[9]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 9.050      ;
; -8.111 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[10] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 9.048      ;
; -8.106 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[11] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.042      ;
; -8.095 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[11] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 9.031      ;
; -8.073 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[4]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 9.010      ;
; -8.061 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[11] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.997      ;
; -8.059 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[12] ; loadt                                                                                      ; loadt       ; 1.000        ; 0.295      ; 9.354      ;
; -8.057 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[8]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.994      ;
; -8.039 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[4]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.976      ;
; -8.025 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[12] ; loadt                                                                                      ; loadt       ; 1.000        ; 0.295      ; 9.320      ;
; -8.023 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[8]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.960      ;
; -8.022 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[9]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.959      ;
; -8.012 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[7]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.949      ;
; -8.008 ; registerQ:treg|regout[10] ; registerQ:treg|regout[15] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.944      ;
; -8.004 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[8]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.941      ;
; -8.002 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[5]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.939      ;
; -8.001 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[6]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.938      ;
; -7.988 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[4]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.925      ;
; -7.978 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[7]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.915      ;
; -7.976 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[12] ; loadt                                                                                      ; loadt       ; 1.000        ; 0.295      ; 9.271      ;
; -7.972 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[5]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.909      ;
; -7.970 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[11] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.906      ;
; -7.967 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[6]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.904      ;
; -7.959 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[7]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.896      ;
; -7.956 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[6]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.893      ;
; -7.948 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[4]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.885      ;
; -7.938 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[5]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.875      ;
; -7.934 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[12] ; loadt                                                                                      ; loadt       ; 1.000        ; 0.295      ; 9.229      ;
; -7.932 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[8]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.869      ;
; -7.920 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[4]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.857      ;
; -7.887 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[7]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.824      ;
; -7.887 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[5]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.824      ;
; -7.876 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[6]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.813      ;
; -7.847 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[5]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.784      ;
; -7.841 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[15] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.777      ;
; -7.777 ; registerQ:treg|regout[10] ; registerQ:treg|regout[14] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.713      ;
; -7.746 ; registerQ:treg|regout[6]  ; registerQ:treg|regout[15] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.682      ;
; -7.745 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[15] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.681      ;
; -7.737 ; registerQ:treg|regout[10] ; registerQ:treg|regout[13] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.673      ;
; -7.668 ; registerQ:treg|regout[10] ; registerQ:treg|regout[10] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.605      ;
; -7.610 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[14] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.546      ;
; -7.596 ; registerQ:treg|regout[7]  ; registerQ:treg|regout[15] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.532      ;
; -7.571 ; registerQ:treg|regout[10] ; registerQ:treg|regout[9]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.508      ;
; -7.570 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[13] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.506      ;
; -7.550 ; registerQ:treg|regout[6]  ; registerQ:treg|regout[14] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.486      ;
; -7.538 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[4]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.475      ;
; -7.519 ; registerQ:treg|regout[10] ; registerQ:treg|regout[11] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.455      ;
; -7.517 ; registerQ:treg|regout[6]  ; registerQ:treg|regout[13] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.453      ;
; -7.506 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[14] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.442      ;
; -7.501 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[10] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.438      ;
; -7.500 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[9]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.437      ;
; -7.496 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[10] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.433      ;
; -7.491 ; registerQ:treg|regout[10] ; registerQ:treg|regout[12] ; loadt                                                                                      ; loadt       ; 1.000        ; 0.295      ; 8.786      ;
; -7.477 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[7]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.414      ;
; -7.475 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[4]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.412      ;
; -7.466 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[6]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.403      ;
; -7.446 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[11] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.382      ;
; -7.445 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[3]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.381      ;
; -7.440 ; registerQ:treg|regout[6]  ; registerQ:treg|regout[10] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.377      ;
; -7.437 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[9]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.374      ;
; -7.437 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[5]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.374      ;
; -7.431 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[13] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.367      ;
; -7.414 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[7]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.351      ;
; -7.414 ; romQ:inst1|temp[8]        ; registerQ:treg|regout[15] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; loadt       ; 1.000        ; -0.867     ; 7.537      ;
; -7.411 ; registerQ:treg|regout[10] ; registerQ:treg|regout[8]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.348      ;
; -7.411 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[3]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.347      ;
; -7.403 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[6]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.340      ;
; -7.399 ; registerQ:treg|regout[7]  ; registerQ:treg|regout[14] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.335      ;
; -7.387 ; registerQ:treg|regout[13] ; registerQ:treg|regout[15] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.323      ;
; -7.387 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[8]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.324      ;
; -7.383 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[11] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.319      ;
; -7.374 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[5]  ; loadt                                                                                      ; loadt       ; 1.000        ; -0.063     ; 8.311      ;
; -7.367 ; registerQ:treg|regout[7]  ; registerQ:treg|regout[13] ; loadt                                                                                      ; loadt       ; 1.000        ; -0.064     ; 8.303      ;
+--------+---------------------------+---------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'loadr'                                                                                                ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -2.020 ; clk                       ; registerQ:rreg|regout[0]  ; clk          ; loadr       ; 0.500        ; 2.243      ; 4.743      ;
; -2.020 ; clk                       ; registerQ:rreg|regout[1]  ; clk          ; loadr       ; 0.500        ; 2.243      ; 4.743      ;
; -2.020 ; clk                       ; registerQ:rreg|regout[2]  ; clk          ; loadr       ; 0.500        ; 2.243      ; 4.743      ;
; -2.020 ; clk                       ; registerQ:rreg|regout[3]  ; clk          ; loadr       ; 0.500        ; 2.243      ; 4.743      ;
; -2.020 ; clk                       ; registerQ:rreg|regout[4]  ; clk          ; loadr       ; 0.500        ; 2.243      ; 4.743      ;
; -2.020 ; clk                       ; registerQ:rreg|regout[5]  ; clk          ; loadr       ; 0.500        ; 2.243      ; 4.743      ;
; -2.020 ; clk                       ; registerQ:rreg|regout[6]  ; clk          ; loadr       ; 0.500        ; 2.243      ; 4.743      ;
; -1.906 ; clk                       ; registerQ:rreg|regout[15] ; clk          ; loadr       ; 0.500        ; 2.242      ; 4.628      ;
; -1.906 ; clk                       ; registerQ:rreg|regout[7]  ; clk          ; loadr       ; 0.500        ; 2.242      ; 4.628      ;
; -1.906 ; clk                       ; registerQ:rreg|regout[8]  ; clk          ; loadr       ; 0.500        ; 2.242      ; 4.628      ;
; -1.906 ; clk                       ; registerQ:rreg|regout[9]  ; clk          ; loadr       ; 0.500        ; 2.242      ; 4.628      ;
; -1.906 ; clk                       ; registerQ:rreg|regout[10] ; clk          ; loadr       ; 0.500        ; 2.242      ; 4.628      ;
; -1.906 ; clk                       ; registerQ:rreg|regout[11] ; clk          ; loadr       ; 0.500        ; 2.242      ; 4.628      ;
; -1.906 ; clk                       ; registerQ:rreg|regout[12] ; clk          ; loadr       ; 0.500        ; 2.242      ; 4.628      ;
; -1.906 ; clk                       ; registerQ:rreg|regout[13] ; clk          ; loadr       ; 0.500        ; 2.242      ; 4.628      ;
; -1.906 ; clk                       ; registerQ:rreg|regout[14] ; clk          ; loadr       ; 0.500        ; 2.242      ; 4.628      ;
; -1.656 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.547      ;
; -1.620 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.556      ;
; -1.619 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.555      ;
; -1.611 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.502      ;
; -1.578 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.469      ;
; -1.574 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.465      ;
; -1.557 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.448      ;
; -1.548 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.439      ;
; -1.537 ; registerQ:treg|regout[14] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.428      ;
; -1.521 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.412      ;
; -1.519 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.455      ;
; -1.516 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.452      ;
; -1.512 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.448      ;
; -1.511 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.447      ;
; -1.503 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.394      ;
; -1.488 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.379      ;
; -1.488 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.424      ;
; -1.486 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.422      ;
; -1.480 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.371      ;
; -1.479 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.415      ;
; -1.477 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.368      ;
; -1.470 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.361      ;
; -1.466 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.357      ;
; -1.449 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.340      ;
; -1.446 ; registerQ:treg|regout[12] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.463     ; 1.963      ;
; -1.444 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.335      ;
; -1.440 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.331      ;
; -1.430 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.321      ;
; -1.418 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.354      ;
; -1.413 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.304      ;
; -1.411 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.347      ;
; -1.408 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.344      ;
; -1.405 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.341      ;
; -1.404 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.340      ;
; -1.403 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.339      ;
; -1.395 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.286      ;
; -1.385 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.321      ;
; -1.380 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.271      ;
; -1.380 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.316      ;
; -1.379 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.315      ;
; -1.378 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.314      ;
; -1.377 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.088     ; 2.269      ;
; -1.372 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.263      ;
; -1.371 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.307      ;
; -1.369 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.260      ;
; -1.368 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.259      ;
; -1.362 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.253      ;
; -1.358 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.249      ;
; -1.341 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.232      ;
; -1.338 ; registerQ:treg|regout[12] ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.463     ; 1.855      ;
; -1.336 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.227      ;
; -1.332 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.223      ;
; -1.322 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.213      ;
; -1.319 ; registerQ:treg|regout[12] ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.463     ; 1.836      ;
; -1.312 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.248      ;
; -1.310 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.246      ;
; -1.305 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.196      ;
; -1.303 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.239      ;
; -1.300 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.236      ;
; -1.297 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.233      ;
; -1.296 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[9]  ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.232      ;
; -1.295 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[9]  ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.231      ;
; -1.287 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[8]  ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.178      ;
; -1.283 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.174      ;
; -1.279 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.215      ;
; -1.277 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.213      ;
; -1.272 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.163      ;
; -1.272 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.208      ;
; -1.271 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.207      ;
; -1.270 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.206      ;
; -1.269 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.160      ;
; -1.269 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.088     ; 2.161      ;
; -1.268 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.204      ;
; -1.264 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.155      ;
; -1.263 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.199      ;
; -1.261 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.152      ;
; -1.260 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.151      ;
; -1.254 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.145      ;
; -1.250 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.141      ;
; -1.250 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[8]  ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.141      ;
; -1.249 ; registerQ:treg|regout[9]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.140      ;
; -1.236 ; registerQ:treg|regout[10] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.089     ; 2.127      ;
; -1.236 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.088     ; 2.128      ;
; -1.234 ; registerQ:rreg|regout[9]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.064     ; 2.170      ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node            ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -1.885 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.677      ; 2.809      ;
; -1.843 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.844      ; 2.934      ;
; -1.838 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.845      ; 2.930      ;
; -1.791 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.676      ; 2.714      ;
; -1.773 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.677      ; 2.697      ;
; -1.694 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.684      ; 2.623      ;
; -1.687 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.852      ; 2.784      ;
; -1.682 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.860      ; 2.801      ;
; -1.665 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.692      ; 2.616      ;
; -1.656 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.857      ; 2.866      ;
; -1.640 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.689      ; 2.682      ;
; -1.621 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.676      ; 2.544      ;
; -1.603 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[6] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.695      ; 2.643      ;
; -1.603 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.678      ; 2.625      ;
; -1.585 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.684      ; 2.514      ;
; -1.565 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[6] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.863      ; 2.773      ;
; -1.555 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.692      ; 2.506      ;
; -1.530 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.689      ; 2.572      ;
; -1.364 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 2.978      ; 4.307      ;
; -1.348 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.846      ; 2.538      ;
; -1.335 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.678      ; 2.357      ;
; -1.263 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[4] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 2.979      ; 4.207      ;
; -1.224 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 2.994      ; 4.195      ;
; -1.199 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 2.991      ; 4.261      ;
; -1.159 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[5] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 2.997      ; 4.119      ;
; -1.082 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[8] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 2.986      ; 4.031      ;
; -0.956 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[6] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 2.997      ; 4.016      ;
; -0.945 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[5] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 2.997      ; 4.405      ;
; -0.936 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 2.978      ; 4.379      ;
; -0.875 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.859      ; 2.087      ;
; -0.866 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[4] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 2.979      ; 4.310      ;
; -0.844 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[7] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 2.980      ; 3.886      ;
; -0.838 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 2.994      ; 4.309      ;
; -0.813 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 2.991      ; 4.375      ;
; -0.765 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.691      ; 1.809      ;
; -0.718 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.691      ; 1.762      ;
; -0.572 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[8] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 2.986      ; 4.021      ;
; -0.450 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[6] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 2.997      ; 4.010      ;
; -0.346 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[7] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 2.980      ; 3.888      ;
+--------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'loadx'                                                                                ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; -1.700 ; clk       ; registerQ:xreg|regout[8]  ; clk          ; loadx       ; 0.500        ; 2.218      ; 4.398      ;
; -1.578 ; clk       ; registerQ:xreg|regout[10] ; clk          ; loadx       ; 0.500        ; 2.218      ; 4.276      ;
; -1.578 ; clk       ; registerQ:xreg|regout[9]  ; clk          ; loadx       ; 0.500        ; 2.218      ; 4.276      ;
; -1.578 ; clk       ; registerQ:xreg|regout[11] ; clk          ; loadx       ; 0.500        ; 2.218      ; 4.276      ;
; -1.559 ; clk       ; registerQ:xreg|regout[5]  ; clk          ; loadx       ; 0.500        ; 2.223      ; 4.262      ;
; -1.559 ; clk       ; registerQ:xreg|regout[6]  ; clk          ; loadx       ; 0.500        ; 2.223      ; 4.262      ;
; -1.555 ; clk       ; registerQ:xreg|regout[4]  ; clk          ; loadx       ; 0.500        ; 2.215      ; 4.250      ;
; -1.555 ; clk       ; registerQ:xreg|regout[3]  ; clk          ; loadx       ; 0.500        ; 2.215      ; 4.250      ;
; -1.555 ; clk       ; registerQ:xreg|regout[2]  ; clk          ; loadx       ; 0.500        ; 2.215      ; 4.250      ;
; -1.551 ; clk       ; registerQ:xreg|regout[7]  ; clk          ; loadx       ; 0.500        ; 2.215      ; 4.246      ;
; -1.551 ; clk       ; registerQ:xreg|regout[0]  ; clk          ; loadx       ; 0.500        ; 2.215      ; 4.246      ;
; -1.550 ; clk       ; registerQ:xreg|regout[12] ; clk          ; loadx       ; 0.500        ; 2.215      ; 4.245      ;
; -1.550 ; clk       ; registerQ:xreg|regout[13] ; clk          ; loadx       ; 0.500        ; 2.215      ; 4.245      ;
; -1.550 ; clk       ; registerQ:xreg|regout[14] ; clk          ; loadx       ; 0.500        ; 2.215      ; 4.245      ;
; -1.550 ; clk       ; registerQ:xreg|regout[15] ; clk          ; loadx       ; 0.500        ; 2.215      ; 4.245      ;
; -1.547 ; clk       ; registerQ:xreg|regout[1]  ; clk          ; loadx       ; 0.500        ; 2.215      ; 4.242      ;
; -1.065 ; clk       ; registerQ:xreg|regout[8]  ; clk          ; loadx       ; 1.000        ; 2.218      ; 4.263      ;
; -1.041 ; clk       ; registerQ:xreg|regout[10] ; clk          ; loadx       ; 1.000        ; 2.218      ; 4.239      ;
; -1.041 ; clk       ; registerQ:xreg|regout[9]  ; clk          ; loadx       ; 1.000        ; 2.218      ; 4.239      ;
; -1.041 ; clk       ; registerQ:xreg|regout[11] ; clk          ; loadx       ; 1.000        ; 2.218      ; 4.239      ;
; -1.020 ; clk       ; registerQ:xreg|regout[5]  ; clk          ; loadx       ; 1.000        ; 2.223      ; 4.223      ;
; -1.020 ; clk       ; registerQ:xreg|regout[6]  ; clk          ; loadx       ; 1.000        ; 2.223      ; 4.223      ;
; -1.014 ; clk       ; registerQ:xreg|regout[7]  ; clk          ; loadx       ; 1.000        ; 2.215      ; 4.209      ;
; -1.014 ; clk       ; registerQ:xreg|regout[0]  ; clk          ; loadx       ; 1.000        ; 2.215      ; 4.209      ;
; -1.004 ; clk       ; registerQ:xreg|regout[4]  ; clk          ; loadx       ; 1.000        ; 2.215      ; 4.199      ;
; -1.004 ; clk       ; registerQ:xreg|regout[3]  ; clk          ; loadx       ; 1.000        ; 2.215      ; 4.199      ;
; -1.004 ; clk       ; registerQ:xreg|regout[2]  ; clk          ; loadx       ; 1.000        ; 2.215      ; 4.199      ;
; -1.001 ; clk       ; registerQ:xreg|regout[1]  ; clk          ; loadx       ; 1.000        ; 2.215      ; 4.196      ;
; -0.995 ; clk       ; registerQ:xreg|regout[12] ; clk          ; loadx       ; 1.000        ; 2.215      ; 4.190      ;
; -0.995 ; clk       ; registerQ:xreg|regout[13] ; clk          ; loadx       ; 1.000        ; 2.215      ; 4.190      ;
; -0.995 ; clk       ; registerQ:xreg|regout[14] ; clk          ; loadx       ; 1.000        ; 2.215      ; 4.190      ;
; -0.995 ; clk       ; registerQ:xreg|regout[15] ; clk          ; loadx       ; 1.000        ; 2.215      ; 4.190      ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -1.395 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 0.500        ; 2.054      ; 4.147      ;
; -1.309 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 1.000        ; 2.054      ; 4.561      ;
; -0.932 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 0.500        ; 2.215      ; 3.845      ;
; -0.830 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 1.000        ; -0.248     ; 1.582      ;
; -0.779 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 1.000        ; -0.248     ; 1.531      ;
; -0.655 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 1.000        ; 2.215      ; 4.068      ;
; -0.627 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; clk         ; 1.000        ; -0.063     ; 1.564      ;
; -0.549 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; clk         ; 1.000        ; -0.063     ; 1.486      ;
; -0.537 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clk                                                                                        ; clk         ; 1.000        ; -0.063     ; 1.474      ;
; -0.104 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; clk                                                                                        ; clk         ; 1.000        ; -0.063     ; 1.041      ;
; -0.103 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 1.000        ; -0.038     ; 1.065      ;
; -0.095 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clk                                                                                        ; clk         ; 1.000        ; -0.063     ; 1.032      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node            ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.382 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[7] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.103      ; 3.693      ;
; 0.481 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[6] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.121      ; 3.810      ;
; 0.552 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[8] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.110      ; 3.870      ;
; 0.650 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.902      ; 1.582      ;
; 0.658 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[4] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.102      ; 3.968      ;
; 0.681 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.902      ; 1.613      ;
; 0.704 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.118      ; 4.030      ;
; 0.758 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.063      ; 1.851      ;
; 0.766 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.115      ; 4.089      ;
; 0.770 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.102      ; 4.080      ;
; 0.880 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[7] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.103      ; 3.711      ;
; 0.908 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[5] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 3.121      ; 4.237      ;
; 0.978 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[6] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.121      ; 3.827      ;
; 1.040 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[8] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.110      ; 3.878      ;
; 1.043 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.115      ; 3.886      ;
; 1.057 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[4] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.102      ; 3.887      ;
; 1.095 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.102      ; 3.925      ;
; 1.099 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.118      ; 3.945      ;
; 1.114 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[5] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 3.121      ; 3.963      ;
; 1.170 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.049      ; 2.249      ;
; 1.251 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.888      ; 2.169      ;
; 1.310 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.895      ; 2.235      ;
; 1.330 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.903      ; 2.263      ;
; 1.338 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.900      ; 2.268      ;
; 1.377 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[6] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.067      ; 2.474      ;
; 1.427 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.061      ; 2.518      ;
; 1.429 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.895      ; 2.354      ;
; 1.430 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.887      ; 2.347      ;
; 1.432 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.888      ; 2.350      ;
; 1.435 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.887      ; 2.352      ;
; 1.440 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.064      ; 2.534      ;
; 1.450 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.056      ; 2.536      ;
; 1.450 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.903      ; 2.383      ;
; 1.455 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[6] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.906      ; 2.391      ;
; 1.459 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.900      ; 2.389      ;
; 1.501 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.887      ; 2.418      ;
; 1.536 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.048      ; 2.614      ;
; 1.547 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.048      ; 2.625      ;
; 1.556 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.887      ; 2.473      ;
+-------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'loadr'                                                                                                ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.533 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[0]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 0.828      ;
; 0.811 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[1]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.106      ;
; 0.830 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.125      ;
; 0.834 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[2]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.129      ;
; 0.841 ; registerQ:treg|regout[13] ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.136      ;
; 0.846 ; registerQ:treg|regout[15] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.141      ;
; 0.872 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[7]  ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.166      ;
; 0.874 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.168      ;
; 0.875 ; registerQ:rreg|regout[12] ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.107      ;
; 0.876 ; registerQ:rreg|regout[8]  ; registerQ:rreg|regout[8]  ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.108      ;
; 0.877 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[1]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.172      ;
; 0.877 ; registerQ:rreg|regout[10] ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.109      ;
; 0.879 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[8]  ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.173      ;
; 0.879 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[0]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.110      ;
; 0.880 ; registerQ:rreg|regout[7]  ; registerQ:rreg|regout[7]  ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.112      ;
; 0.880 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[3]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.111      ;
; 0.883 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[5]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.114      ;
; 0.883 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[1]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.114      ;
; 0.898 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[3]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.193      ;
; 0.898 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[2]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.193      ;
; 0.915 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[3]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.210      ;
; 0.950 ; registerQ:treg|regout[10] ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.244      ;
; 0.988 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.282      ;
; 0.989 ; registerQ:treg|regout[9]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.283      ;
; 0.989 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[6]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.220      ;
; 0.992 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[4]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.223      ;
; 0.995 ; registerQ:rreg|regout[14] ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.227      ;
; 0.995 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[2]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.226      ;
; 1.000 ; registerQ:rreg|regout[9]  ; registerQ:rreg|regout[9]  ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.232      ;
; 1.002 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.297      ;
; 1.002 ; registerQ:rreg|regout[11] ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.234      ;
; 1.019 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.314      ;
; 1.065 ; registerQ:rreg|regout[15] ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.297      ;
; 1.082 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.377      ;
; 1.099 ; registerQ:treg|regout[13] ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.394      ;
; 1.106 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.401      ;
; 1.123 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[7]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.418      ;
; 1.129 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[2]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.424      ;
; 1.130 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[8]  ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.424      ;
; 1.131 ; registerQ:rreg|regout[12] ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.363      ;
; 1.132 ; registerQ:rreg|regout[8]  ; registerQ:rreg|regout[9]  ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.364      ;
; 1.133 ; registerQ:rreg|regout[10] ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.365      ;
; 1.141 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[1]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.372      ;
; 1.146 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.440      ;
; 1.154 ; registerQ:rreg|regout[13] ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.386      ;
; 1.156 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.451      ;
; 1.159 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[3]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.454      ;
; 1.163 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.458      ;
; 1.173 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.468      ;
; 1.176 ; registerQ:treg|regout[13] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.471      ;
; 1.182 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[2]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.413      ;
; 1.186 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.481      ;
; 1.188 ; registerQ:rreg|regout[7]  ; registerQ:rreg|regout[8]  ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.420      ;
; 1.188 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[4]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.419      ;
; 1.190 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.484      ;
; 1.190 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[6]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.421      ;
; 1.195 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.489      ;
; 1.195 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[2]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.426      ;
; 1.201 ; registerQ:rreg|regout[12] ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.433      ;
; 1.202 ; registerQ:rreg|regout[8]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.434      ;
; 1.203 ; registerQ:rreg|regout[10] ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.435      ;
; 1.204 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.498      ;
; 1.209 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.503      ;
; 1.209 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[3]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.440      ;
; 1.210 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[8]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.505      ;
; 1.215 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[5]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.446      ;
; 1.215 ; registerQ:rreg|regout[7]  ; registerQ:rreg|regout[9]  ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.447      ;
; 1.218 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[7]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.449      ;
; 1.219 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[3]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.514      ;
; 1.219 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.513      ;
; 1.227 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.522      ;
; 1.233 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.528      ;
; 1.234 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.528      ;
; 1.235 ; registerQ:rreg|regout[12] ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.467      ;
; 1.236 ; registerQ:rreg|regout[8]  ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.468      ;
; 1.237 ; registerQ:rreg|regout[10] ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.469      ;
; 1.240 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.535      ;
; 1.241 ; registerQ:treg|regout[9]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.535      ;
; 1.245 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[3]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.476      ;
; 1.245 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[7]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.476      ;
; 1.246 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.540      ;
; 1.248 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[5]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.479      ;
; 1.250 ; registerQ:treg|regout[10] ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.544      ;
; 1.255 ; registerQ:treg|regout[12] ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 0.000        ; -0.272     ; 1.191      ;
; 1.257 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[3]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.488      ;
; 1.257 ; registerQ:rreg|regout[14] ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.489      ;
; 1.260 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.555      ;
; 1.263 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.558      ;
; 1.267 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.562      ;
; 1.277 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.087      ; 1.572      ;
; 1.280 ; registerQ:treg|regout[10] ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.574      ;
; 1.286 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[4]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.517      ;
; 1.292 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[6]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.523      ;
; 1.292 ; registerQ:rreg|regout[7]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.524      ;
; 1.293 ; registerQ:treg|regout[9]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.587      ;
; 1.294 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[7]  ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.588      ;
; 1.294 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[8]  ; loadr        ; loadr       ; 0.000        ; 0.063      ; 1.525      ;
; 1.298 ; registerQ:rreg|regout[9]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.530      ;
; 1.299 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 0.000        ; 0.086      ; 1.593      ;
; 1.299 ; registerQ:rreg|regout[11] ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 0.000        ; 0.064      ; 1.531      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.634 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clk                                                                                        ; clk         ; 0.000        ; 0.063      ; 0.865      ;
; 0.652 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; clk                                                                                        ; clk         ; 0.000        ; 0.063      ; 0.883      ;
; 0.668 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 0.000        ; 0.038      ; 0.874      ;
; 0.910 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clk                                                                                        ; clk         ; 0.000        ; 0.063      ; 1.141      ;
; 0.911 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; clk         ; 0.000        ; 0.063      ; 1.142      ;
; 0.924 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; clk         ; 0.000        ; 0.063      ; 1.155      ;
; 1.121 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 0.000        ; 2.302      ; 3.829      ;
; 1.145 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 0.000        ; -0.081     ; 1.232      ;
; 1.158 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 0.000        ; -0.081     ; 1.245      ;
; 1.385 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; -0.500       ; 2.302      ; 3.593      ;
; 1.562 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 0.000        ; 2.134      ; 4.102      ;
; 1.815 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; -0.500       ; 2.134      ; 3.855      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'loadt'                                                                                                ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.991 ; clk                       ; registerQ:treg|regout[12] ; clk          ; loadt       ; 0.000        ; 2.705      ; 3.904      ;
; 1.206 ; clk                       ; registerQ:treg|regout[4]  ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.745      ;
; 1.272 ; clk                       ; registerQ:treg|regout[5]  ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.811      ;
; 1.273 ; clk                       ; registerQ:treg|regout[7]  ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.812      ;
; 1.273 ; clk                       ; registerQ:treg|regout[6]  ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.812      ;
; 1.275 ; clk                       ; registerQ:treg|regout[10] ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.814      ;
; 1.278 ; clk                       ; registerQ:treg|regout[9]  ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.817      ;
; 1.295 ; clk                       ; registerQ:treg|regout[11] ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.834      ;
; 1.296 ; clk                       ; registerQ:treg|regout[15] ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.835      ;
; 1.299 ; clk                       ; registerQ:treg|regout[3]  ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.838      ;
; 1.300 ; clk                       ; registerQ:treg|regout[1]  ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.839      ;
; 1.302 ; clk                       ; registerQ:treg|regout[2]  ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.841      ;
; 1.322 ; clk                       ; registerQ:treg|regout[0]  ; clk          ; loadt       ; 0.000        ; 2.330      ; 3.860      ;
; 1.379 ; clk                       ; registerQ:treg|regout[8]  ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.918      ;
; 1.411 ; clk                       ; registerQ:treg|regout[14] ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.950      ;
; 1.412 ; clk                       ; registerQ:treg|regout[13] ; clk          ; loadt       ; 0.000        ; 2.331      ; 3.951      ;
; 1.630 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[2]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 1.862      ;
; 1.806 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[1]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.038      ;
; 1.910 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.142      ;
; 1.922 ; clk                       ; registerQ:treg|regout[12] ; clk          ; loadt       ; -0.500       ; 2.705      ; 4.335      ;
; 2.037 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[0]  ; loadt        ; loadt       ; 0.000        ; 0.063      ; 2.268      ;
; 2.073 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 0.000        ; 0.438      ; 2.679      ;
; 2.109 ; clk                       ; registerQ:treg|regout[4]  ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.148      ;
; 2.110 ; clk                       ; registerQ:treg|regout[3]  ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.149      ;
; 2.110 ; clk                       ; registerQ:treg|regout[2]  ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.149      ;
; 2.111 ; clk                       ; registerQ:treg|regout[1]  ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.150      ;
; 2.118 ; clk                       ; registerQ:treg|regout[11] ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.157      ;
; 2.118 ; clk                       ; registerQ:treg|regout[13] ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.157      ;
; 2.118 ; clk                       ; registerQ:treg|regout[15] ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.157      ;
; 2.118 ; clk                       ; registerQ:treg|regout[14] ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.157      ;
; 2.137 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[2]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.369      ;
; 2.188 ; clk                       ; registerQ:treg|regout[0]  ; clk          ; loadt       ; -0.500       ; 2.330      ; 4.226      ;
; 2.205 ; clk                       ; registerQ:treg|regout[5]  ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.244      ;
; 2.206 ; clk                       ; registerQ:treg|regout[7]  ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.245      ;
; 2.206 ; clk                       ; registerQ:treg|regout[6]  ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.245      ;
; 2.208 ; clk                       ; registerQ:treg|regout[8]  ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.247      ;
; 2.208 ; clk                       ; registerQ:treg|regout[10] ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.247      ;
; 2.211 ; clk                       ; registerQ:treg|regout[9]  ; clk          ; loadt       ; -0.500       ; 2.331      ; 4.250      ;
; 2.219 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.451      ;
; 2.221 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.453      ;
; 2.230 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.462      ;
; 2.239 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.471      ;
; 2.251 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.483      ;
; 2.257 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[1]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.489      ;
; 2.258 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.490      ;
; 2.262 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.494      ;
; 2.267 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.499      ;
; 2.274 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.506      ;
; 2.325 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.557      ;
; 2.360 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.592      ;
; 2.464 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.696      ;
; 2.530 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[2]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.762      ;
; 2.544 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[0]  ; loadt        ; loadt       ; 0.000        ; 0.063      ; 2.775      ;
; 2.580 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 0.000        ; 0.438      ; 3.186      ;
; 2.650 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[1]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.882      ;
; 2.684 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.916      ;
; 2.693 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.925      ;
; 2.705 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.937      ;
; 2.726 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.958      ;
; 2.730 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.962      ;
; 2.737 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.969      ;
; 2.746 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.978      ;
; 2.753 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.985      ;
; 2.758 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 2.990      ;
; 2.769 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.001      ;
; 2.819 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[2]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.051      ;
; 2.832 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.064      ;
; 2.912 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.144      ;
; 2.937 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[0]  ; loadt        ; loadt       ; 0.000        ; 0.063      ; 3.168      ;
; 2.939 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[1]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.171      ;
; 2.973 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 0.000        ; 0.438      ; 3.579      ;
; 3.042 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.274      ;
; 3.077 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.309      ;
; 3.086 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.318      ;
; 3.098 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.330      ;
; 3.119 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.351      ;
; 3.123 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.355      ;
; 3.130 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.362      ;
; 3.139 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.371      ;
; 3.151 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.383      ;
; 3.162 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.394      ;
; 3.171 ; registerQ:xreg|regout[3]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.116      ; 3.495      ;
; 3.190 ; registerQ:xreg|regout[1]  ; registerQ:treg|regout[1]  ; loadx        ; loadt       ; 0.000        ; 0.116      ; 3.514      ;
; 3.211 ; registerQ:xreg|regout[10] ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.113      ; 3.532      ;
; 3.212 ; registerQ:xreg|regout[5]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.108      ; 3.528      ;
; 3.220 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[0]  ; loadt        ; loadt       ; 0.000        ; 0.063      ; 3.451      ;
; 3.225 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.457      ;
; 3.235 ; registerQ:xreg|regout[1]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.116      ; 3.559      ;
; 3.243 ; registerQ:xreg|regout[4]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.116      ; 3.567      ;
; 3.262 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 0.000        ; 0.438      ; 3.868      ;
; 3.267 ; registerQ:xreg|regout[0]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.116      ; 3.591      ;
; 3.291 ; registerQ:xreg|regout[3]  ; registerQ:treg|regout[1]  ; loadx        ; loadt       ; 0.000        ; 0.116      ; 3.615      ;
; 3.305 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.537      ;
; 3.319 ; registerQ:xreg|regout[2]  ; registerQ:treg|regout[9]  ; loadx        ; loadt       ; 0.000        ; 0.116      ; 3.643      ;
; 3.331 ; registerQ:xreg|regout[9]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.113      ; 3.652      ;
; 3.366 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.598      ;
; 3.375 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.607      ;
; 3.378 ; registerQ:xreg|regout[6]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.108      ; 3.694      ;
; 3.387 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 0.000        ; 0.064      ; 3.619      ;
; 3.387 ; registerQ:xreg|regout[0]  ; registerQ:treg|regout[1]  ; loadx        ; loadt       ; 0.000        ; 0.116      ; 3.711      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV -40C Model Hold: 'loadx'                                                                                ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 1.071 ; clk       ; registerQ:xreg|regout[14] ; clk          ; loadx       ; 0.000        ; 2.303      ; 3.582      ;
; 1.083 ; clk       ; registerQ:xreg|regout[6]  ; clk          ; loadx       ; 0.000        ; 2.311      ; 3.602      ;
; 1.109 ; clk       ; registerQ:xreg|regout[5]  ; clk          ; loadx       ; 0.000        ; 2.311      ; 3.628      ;
; 1.111 ; clk       ; registerQ:xreg|regout[4]  ; clk          ; loadx       ; 0.000        ; 2.303      ; 3.622      ;
; 1.128 ; clk       ; registerQ:xreg|regout[9]  ; clk          ; loadx       ; 0.000        ; 2.305      ; 3.641      ;
; 1.132 ; clk       ; registerQ:xreg|regout[0]  ; clk          ; loadx       ; 0.000        ; 2.302      ; 3.642      ;
; 1.133 ; clk       ; registerQ:xreg|regout[2]  ; clk          ; loadx       ; 0.000        ; 2.303      ; 3.644      ;
; 1.136 ; clk       ; registerQ:xreg|regout[12] ; clk          ; loadx       ; 0.000        ; 2.303      ; 3.647      ;
; 1.137 ; clk       ; registerQ:xreg|regout[3]  ; clk          ; loadx       ; 0.000        ; 2.303      ; 3.648      ;
; 1.139 ; clk       ; registerQ:xreg|regout[11] ; clk          ; loadx       ; 0.000        ; 2.305      ; 3.652      ;
; 1.139 ; clk       ; registerQ:xreg|regout[1]  ; clk          ; loadx       ; 0.000        ; 2.302      ; 3.649      ;
; 1.165 ; clk       ; registerQ:xreg|regout[7]  ; clk          ; loadx       ; 0.000        ; 2.302      ; 3.675      ;
; 1.206 ; clk       ; registerQ:xreg|regout[10] ; clk          ; loadx       ; 0.000        ; 2.305      ; 3.719      ;
; 1.218 ; clk       ; registerQ:xreg|regout[13] ; clk          ; loadx       ; 0.000        ; 2.303      ; 3.729      ;
; 1.269 ; clk       ; registerQ:xreg|regout[15] ; clk          ; loadx       ; 0.000        ; 2.303      ; 3.780      ;
; 1.571 ; clk       ; registerQ:xreg|regout[8]  ; clk          ; loadx       ; 0.000        ; 2.305      ; 4.084      ;
; 1.891 ; clk       ; registerQ:xreg|regout[4]  ; clk          ; loadx       ; -0.500       ; 2.303      ; 3.902      ;
; 1.913 ; clk       ; registerQ:xreg|regout[0]  ; clk          ; loadx       ; -0.500       ; 2.302      ; 3.923      ;
; 1.928 ; clk       ; registerQ:xreg|regout[14] ; clk          ; loadx       ; -0.500       ; 2.303      ; 3.939      ;
; 1.929 ; clk       ; registerQ:xreg|regout[2]  ; clk          ; loadx       ; -0.500       ; 2.303      ; 3.940      ;
; 1.934 ; clk       ; registerQ:xreg|regout[6]  ; clk          ; loadx       ; -0.500       ; 2.311      ; 3.953      ;
; 1.942 ; clk       ; registerQ:xreg|regout[9]  ; clk          ; loadx       ; -0.500       ; 2.305      ; 3.955      ;
; 1.960 ; clk       ; registerQ:xreg|regout[11] ; clk          ; loadx       ; -0.500       ; 2.305      ; 3.973      ;
; 1.964 ; clk       ; registerQ:xreg|regout[5]  ; clk          ; loadx       ; -0.500       ; 2.311      ; 3.983      ;
; 1.978 ; clk       ; registerQ:xreg|regout[12] ; clk          ; loadx       ; -0.500       ; 2.303      ; 3.989      ;
; 1.981 ; clk       ; registerQ:xreg|regout[1]  ; clk          ; loadx       ; -0.500       ; 2.302      ; 3.991      ;
; 1.997 ; clk       ; registerQ:xreg|regout[3]  ; clk          ; loadx       ; -0.500       ; 2.303      ; 4.008      ;
; 2.010 ; clk       ; registerQ:xreg|regout[7]  ; clk          ; loadx       ; -0.500       ; 2.302      ; 4.020      ;
; 2.032 ; clk       ; registerQ:xreg|regout[10] ; clk          ; loadx       ; -0.500       ; 2.305      ; 4.045      ;
; 2.044 ; clk       ; registerQ:xreg|regout[13] ; clk          ; loadx       ; -0.500       ; 2.303      ; 4.055      ;
; 2.075 ; clk       ; registerQ:xreg|regout[15] ; clk          ; loadx       ; -0.500       ; 2.303      ; 4.086      ;
; 2.186 ; clk       ; registerQ:xreg|regout[8]  ; clk          ; loadx       ; -0.500       ; 2.305      ; 4.199      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Slow 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup Summary                                                                                ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; loadt                                                                                      ; -4.235 ; -61.581       ;
; loadx                                                                                      ; -1.037 ; -15.056       ;
; loadr                                                                                      ; -0.988 ; -15.421       ;
; clk                                                                                        ; -0.805 ; -1.377        ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.742 ; -4.830        ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold Summary                                                                                ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; Clock                                                                                      ; Slack ; End Point TNS ;
+--------------------------------------------------------------------------------------------+-------+---------------+
; loadr                                                                                      ; 0.237 ; 0.000         ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.259 ; 0.000         ;
; clk                                                                                        ; 0.319 ; 0.000         ;
; loadx                                                                                      ; 0.681 ; 0.000         ;
; loadt                                                                                      ; 0.736 ; 0.000         ;
+--------------------------------------------------------------------------------------------+-------+---------------+


-------------------------------------------
; Fast 1200mV -40C Model Recovery Summary ;
-------------------------------------------
No paths to report.


------------------------------------------
; Fast 1200mV -40C Model Removal Summary ;
------------------------------------------
No paths to report.


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Minimum Pulse Width Summary                                                                  ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; Clock                                                                                      ; Slack  ; End Point TNS ;
+--------------------------------------------------------------------------------------------+--------+---------------+
; loadt                                                                                      ; -3.000 ; -19.469       ;
; loadx                                                                                      ; -3.000 ; -19.452       ;
; loadr                                                                                      ; -3.000 ; -19.448       ;
; clk                                                                                        ; -3.000 ; -7.078        ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.398  ; 0.000         ;
+--------------------------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'loadt'                                                                                                ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -4.235 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 5.187      ;
; -4.184 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 5.136      ;
; -4.160 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 5.112      ;
; -4.160 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 5.112      ;
; -4.156 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 5.108      ;
; -4.109 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 5.061      ;
; -4.103 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 5.055      ;
; -4.085 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 5.037      ;
; -4.081 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 5.033      ;
; -4.044 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.996      ;
; -4.028 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.980      ;
; -4.022 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.145      ; 5.155      ;
; -4.019 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.971      ;
; -4.018 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.970      ;
; -4.016 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.968      ;
; -3.995 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.947      ;
; -3.992 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.944      ;
; -3.991 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.943      ;
; -3.979 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.931      ;
; -3.971 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.923      ;
; -3.965 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.917      ;
; -3.961 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.913      ;
; -3.943 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.145      ; 5.076      ;
; -3.939 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.891      ;
; -3.938 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.890      ;
; -3.937 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.889      ;
; -3.936 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.888      ;
; -3.935 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.887      ;
; -3.931 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.883      ;
; -3.926 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.145      ; 5.059      ;
; -3.926 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.878      ;
; -3.924 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.876      ;
; -3.914 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.866      ;
; -3.912 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.864      ;
; -3.907 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.859      ;
; -3.902 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.145      ; 5.035      ;
; -3.902 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.854      ;
; -3.900 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.852      ;
; -3.899 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.851      ;
; -3.892 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.844      ;
; -3.891 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.843      ;
; -3.890 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.842      ;
; -3.880 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.832      ;
; -3.880 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.832      ;
; -3.875 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.827      ;
; -3.867 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.819      ;
; -3.865 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.817      ;
; -3.857 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.809      ;
; -3.850 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.802      ;
; -3.845 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.145      ; 4.978      ;
; -3.845 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.797      ;
; -3.845 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.797      ;
; -3.841 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.793      ;
; -3.833 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.785      ;
; -3.818 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.770      ;
; -3.810 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.762      ;
; -3.807 ; registerQ:treg|regout[10] ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.759      ;
; -3.784 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.736      ;
; -3.784 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.736      ;
; -3.782 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.734      ;
; -3.778 ; registerQ:treg|regout[6]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.730      ;
; -3.769 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.721      ;
; -3.766 ; registerQ:treg|regout[5]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.718      ;
; -3.762 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.714      ;
; -3.732 ; registerQ:treg|regout[10] ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.684      ;
; -3.707 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.659      ;
; -3.703 ; registerQ:treg|regout[6]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.655      ;
; -3.687 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.639      ;
; -3.676 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.628      ;
; -3.673 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.625      ;
; -3.671 ; registerQ:treg|regout[7]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.623      ;
; -3.656 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.608      ;
; -3.653 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.605      ;
; -3.638 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.590      ;
; -3.626 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.578      ;
; -3.625 ; registerQ:treg|regout[10] ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.577      ;
; -3.621 ; registerQ:treg|regout[10] ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.573      ;
; -3.618 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.570      ;
; -3.613 ; registerQ:treg|regout[6]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.565      ;
; -3.611 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.563      ;
; -3.610 ; registerQ:treg|regout[6]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.562      ;
; -3.606 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.558      ;
; -3.603 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.555      ;
; -3.596 ; registerQ:treg|regout[7]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.548      ;
; -3.591 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.543      ;
; -3.591 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.543      ;
; -3.586 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.145      ; 4.719      ;
; -3.583 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.535      ;
; -3.582 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.534      ;
; -3.582 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.534      ;
; -3.577 ; registerQ:treg|regout[8]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.529      ;
; -3.571 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.523      ;
; -3.566 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 1.000        ; 0.145      ; 4.699      ;
; -3.562 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.514      ;
; -3.558 ; registerQ:treg|regout[4]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.510      ;
; -3.557 ; registerQ:treg|regout[9]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.509      ;
; -3.555 ; registerQ:treg|regout[6]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.507      ;
; -3.539 ; registerQ:treg|regout[10] ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.491      ;
; -3.536 ; registerQ:treg|regout[10] ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.488      ;
; -3.532 ; registerQ:treg|regout[11] ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 1.000        ; -0.036     ; 4.484      ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'loadx'                                                                                ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; -1.037 ; clk       ; registerQ:xreg|regout[8]  ; clk          ; loadx       ; 0.500        ; 1.211      ; 2.716      ;
; -0.951 ; clk       ; registerQ:xreg|regout[10] ; clk          ; loadx       ; 0.500        ; 1.211      ; 2.630      ;
; -0.951 ; clk       ; registerQ:xreg|regout[9]  ; clk          ; loadx       ; 0.500        ; 1.211      ; 2.630      ;
; -0.951 ; clk       ; registerQ:xreg|regout[11] ; clk          ; loadx       ; 0.500        ; 1.211      ; 2.630      ;
; -0.941 ; clk       ; registerQ:xreg|regout[5]  ; clk          ; loadx       ; 0.500        ; 1.216      ; 2.625      ;
; -0.941 ; clk       ; registerQ:xreg|regout[6]  ; clk          ; loadx       ; 0.500        ; 1.216      ; 2.625      ;
; -0.934 ; clk       ; registerQ:xreg|regout[1]  ; clk          ; loadx       ; 0.500        ; 1.212      ; 2.614      ;
; -0.932 ; clk       ; registerQ:xreg|regout[4]  ; clk          ; loadx       ; 0.500        ; 1.212      ; 2.612      ;
; -0.932 ; clk       ; registerQ:xreg|regout[3]  ; clk          ; loadx       ; 0.500        ; 1.212      ; 2.612      ;
; -0.932 ; clk       ; registerQ:xreg|regout[2]  ; clk          ; loadx       ; 0.500        ; 1.212      ; 2.612      ;
; -0.927 ; clk       ; registerQ:xreg|regout[7]  ; clk          ; loadx       ; 0.500        ; 1.211      ; 2.606      ;
; -0.927 ; clk       ; registerQ:xreg|regout[0]  ; clk          ; loadx       ; 0.500        ; 1.211      ; 2.606      ;
; -0.925 ; clk       ; registerQ:xreg|regout[12] ; clk          ; loadx       ; 0.500        ; 1.212      ; 2.605      ;
; -0.925 ; clk       ; registerQ:xreg|regout[13] ; clk          ; loadx       ; 0.500        ; 1.212      ; 2.605      ;
; -0.925 ; clk       ; registerQ:xreg|regout[14] ; clk          ; loadx       ; 0.500        ; 1.212      ; 2.605      ;
; -0.925 ; clk       ; registerQ:xreg|regout[15] ; clk          ; loadx       ; 0.500        ; 1.212      ; 2.605      ;
; -0.137 ; clk       ; registerQ:xreg|regout[8]  ; clk          ; loadx       ; 1.000        ; 1.211      ; 2.316      ;
; -0.103 ; clk       ; registerQ:xreg|regout[10] ; clk          ; loadx       ; 1.000        ; 1.211      ; 2.282      ;
; -0.103 ; clk       ; registerQ:xreg|regout[9]  ; clk          ; loadx       ; 1.000        ; 1.211      ; 2.282      ;
; -0.103 ; clk       ; registerQ:xreg|regout[11] ; clk          ; loadx       ; 1.000        ; 1.211      ; 2.282      ;
; -0.096 ; clk       ; registerQ:xreg|regout[5]  ; clk          ; loadx       ; 1.000        ; 1.216      ; 2.280      ;
; -0.096 ; clk       ; registerQ:xreg|regout[6]  ; clk          ; loadx       ; 1.000        ; 1.216      ; 2.280      ;
; -0.095 ; clk       ; registerQ:xreg|regout[1]  ; clk          ; loadx       ; 1.000        ; 1.212      ; 2.275      ;
; -0.089 ; clk       ; registerQ:xreg|regout[4]  ; clk          ; loadx       ; 1.000        ; 1.212      ; 2.269      ;
; -0.089 ; clk       ; registerQ:xreg|regout[3]  ; clk          ; loadx       ; 1.000        ; 1.212      ; 2.269      ;
; -0.089 ; clk       ; registerQ:xreg|regout[2]  ; clk          ; loadx       ; 1.000        ; 1.212      ; 2.269      ;
; -0.089 ; clk       ; registerQ:xreg|regout[15] ; clk          ; loadx       ; 1.000        ; 1.212      ; 2.269      ;
; -0.086 ; clk       ; registerQ:xreg|regout[7]  ; clk          ; loadx       ; 1.000        ; 1.211      ; 2.265      ;
; -0.086 ; clk       ; registerQ:xreg|regout[0]  ; clk          ; loadx       ; 1.000        ; 1.211      ; 2.265      ;
; -0.081 ; clk       ; registerQ:xreg|regout[12] ; clk          ; loadx       ; 1.000        ; 1.212      ; 2.261      ;
; -0.081 ; clk       ; registerQ:xreg|regout[13] ; clk          ; loadx       ; 1.000        ; 1.212      ; 2.261      ;
; -0.081 ; clk       ; registerQ:xreg|regout[14] ; clk          ; loadx       ; 1.000        ; 1.212      ; 2.261      ;
+--------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'loadr'                                                                                                ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; -0.988 ; clk                       ; registerQ:rreg|regout[0]  ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.691      ;
; -0.988 ; clk                       ; registerQ:rreg|regout[1]  ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.691      ;
; -0.988 ; clk                       ; registerQ:rreg|regout[2]  ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.691      ;
; -0.988 ; clk                       ; registerQ:rreg|regout[3]  ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.691      ;
; -0.988 ; clk                       ; registerQ:rreg|regout[4]  ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.691      ;
; -0.988 ; clk                       ; registerQ:rreg|regout[5]  ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.691      ;
; -0.988 ; clk                       ; registerQ:rreg|regout[6]  ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.691      ;
; -0.945 ; clk                       ; registerQ:rreg|regout[15] ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.648      ;
; -0.945 ; clk                       ; registerQ:rreg|regout[7]  ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.648      ;
; -0.945 ; clk                       ; registerQ:rreg|regout[8]  ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.648      ;
; -0.945 ; clk                       ; registerQ:rreg|regout[9]  ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.648      ;
; -0.945 ; clk                       ; registerQ:rreg|regout[10] ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.648      ;
; -0.945 ; clk                       ; registerQ:rreg|regout[11] ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.648      ;
; -0.945 ; clk                       ; registerQ:rreg|regout[12] ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.648      ;
; -0.945 ; clk                       ; registerQ:rreg|regout[13] ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.648      ;
; -0.945 ; clk                       ; registerQ:rreg|regout[14] ; clk          ; loadr       ; 0.500        ; 1.235      ; 2.648      ;
; -0.505 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.421      ;
; -0.463 ; registerQ:treg|regout[14] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.379      ;
; -0.445 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.361      ;
; -0.441 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.357      ;
; -0.437 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.353      ;
; -0.420 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.336      ;
; -0.410 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.362      ;
; -0.398 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.350      ;
; -0.394 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.310      ;
; -0.392 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.344      ;
; -0.388 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.340      ;
; -0.381 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.297      ;
; -0.377 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.293      ;
; -0.377 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.293      ;
; -0.376 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.292      ;
; -0.373 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.289      ;
; -0.372 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.288      ;
; -0.369 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.285      ;
; -0.356 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.272      ;
; -0.355 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.307      ;
; -0.352 ; clk                       ; registerQ:rreg|regout[0]  ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.555      ;
; -0.352 ; clk                       ; registerQ:rreg|regout[1]  ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.555      ;
; -0.352 ; clk                       ; registerQ:rreg|regout[2]  ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.555      ;
; -0.352 ; clk                       ; registerQ:rreg|regout[3]  ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.555      ;
; -0.352 ; clk                       ; registerQ:rreg|regout[4]  ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.555      ;
; -0.352 ; clk                       ; registerQ:rreg|regout[5]  ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.555      ;
; -0.352 ; clk                       ; registerQ:rreg|regout[6]  ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.555      ;
; -0.350 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.302      ;
; -0.349 ; registerQ:treg|regout[12] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.240     ; 1.077      ;
; -0.346 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.298      ;
; -0.337 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.289      ;
; -0.334 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.250      ;
; -0.334 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.286      ;
; -0.332 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.284      ;
; -0.330 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.246      ;
; -0.329 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.051     ; 1.246      ;
; -0.328 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.280      ;
; -0.328 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.280      ;
; -0.324 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.276      ;
; -0.321 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.237      ;
; -0.317 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.233      ;
; -0.313 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.229      ;
; -0.313 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.229      ;
; -0.312 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.228      ;
; -0.312 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.228      ;
; -0.309 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.225      ;
; -0.308 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.224      ;
; -0.305 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.221      ;
; -0.301 ; clk                       ; registerQ:rreg|regout[15] ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.504      ;
; -0.301 ; clk                       ; registerQ:rreg|regout[7]  ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.504      ;
; -0.301 ; clk                       ; registerQ:rreg|regout[8]  ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.504      ;
; -0.301 ; clk                       ; registerQ:rreg|regout[9]  ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.504      ;
; -0.301 ; clk                       ; registerQ:rreg|regout[10] ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.504      ;
; -0.301 ; clk                       ; registerQ:rreg|regout[11] ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.504      ;
; -0.301 ; clk                       ; registerQ:rreg|regout[12] ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.504      ;
; -0.301 ; clk                       ; registerQ:rreg|regout[13] ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.504      ;
; -0.301 ; clk                       ; registerQ:rreg|regout[14] ; clk          ; loadr       ; 1.000        ; 1.235      ; 2.504      ;
; -0.295 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.247      ;
; -0.292 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.208      ;
; -0.291 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.243      ;
; -0.289 ; registerQ:treg|regout[12] ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.240     ; 1.017      ;
; -0.286 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.238      ;
; -0.285 ; registerQ:treg|regout[12] ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.240     ; 1.013      ;
; -0.282 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.234      ;
; -0.273 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.225      ;
; -0.272 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.224      ;
; -0.271 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.223      ;
; -0.270 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.186      ;
; -0.270 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.186      ;
; -0.270 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.222      ;
; -0.269 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 1.000        ; -0.051     ; 1.186      ;
; -0.268 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.220      ;
; -0.268 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.220      ;
; -0.266 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.182      ;
; -0.265 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 1.000        ; -0.051     ; 1.182      ;
; -0.264 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.216      ;
; -0.264 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.216      ;
; -0.262 ; registerQ:treg|regout[10] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.178      ;
; -0.260 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 1.000        ; -0.036     ; 1.212      ;
; -0.257 ; registerQ:treg|regout[9]  ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.173      ;
; -0.257 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.173      ;
; -0.253 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[8]  ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.169      ;
; -0.249 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[7]  ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.165      ;
; -0.249 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 1.000        ; -0.052     ; 1.165      ;
+--------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'clk'                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; -0.805 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 0.500        ; 1.140      ; 2.526      ;
; -0.572 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 0.500        ; 1.211      ; 2.364      ;
; -0.132 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 1.000        ; 1.140      ; 2.353      ;
; 0.033  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 1.000        ; -0.121     ; 0.834      ;
; 0.054  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 1.000        ; -0.121     ; 0.813      ;
; 0.123  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; clk         ; 1.000        ; -0.035     ; 0.830      ;
; 0.169  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; clk         ; 1.000        ; -0.035     ; 0.784      ;
; 0.199  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 1.000        ; 1.211      ; 2.093      ;
; 0.204  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clk                                                                                        ; clk         ; 1.000        ; -0.035     ; 0.749      ;
; 0.393  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; clk                                                                                        ; clk         ; 1.000        ; -0.035     ; 0.560      ;
; 0.395  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 1.000        ; -0.021     ; 0.572      ;
; 0.399  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clk                                                                                        ; clk         ; 1.000        ; -0.035     ; 0.554      ;
+--------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Setup: 'counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                  ; To Node            ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; -0.742 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[5] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.612      ; 2.560      ;
; -0.674 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.612      ; 2.500      ;
; -0.671 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.415      ; 1.680      ;
; -0.669 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.601      ; 2.477      ;
; -0.664 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[4] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.602      ; 2.473      ;
; -0.653 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.341      ; 1.588      ;
; -0.638 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.609      ; 2.518      ;
; -0.623 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.414      ; 1.631      ;
; -0.570 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.351      ; 1.522      ;
; -0.554 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.425      ; 1.580      ;
; -0.536 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.422      ; 1.616      ;
; -0.535 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.341      ; 1.470      ;
; -0.534 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.348      ; 1.540      ;
; -0.530 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.340      ; 1.464      ;
; -0.513 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.340      ; 1.447      ;
; -0.497 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[6] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.352      ; 1.501      ;
; -0.495 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.417      ; 1.506      ;
; -0.495 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.351      ; 1.447      ;
; -0.479 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.343      ; 1.416      ;
; -0.436 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[8] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.604      ; 2.247      ;
; -0.435 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.342      ; 1.429      ;
; -0.433 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[6] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.426      ; 1.511      ;
; -0.421 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.343      ; 1.358      ;
; -0.415 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.348      ; 1.421      ;
; -0.380 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[6] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.613      ; 2.258      ;
; -0.363 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.342      ; 1.357      ;
; -0.311 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.416      ; 1.379      ;
; -0.309 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[7] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.500        ; 1.603      ; 2.177      ;
; -0.050 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.601      ; 2.358      ;
; -0.024 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.612      ; 2.350      ;
; -0.009 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.424      ; 1.091      ;
; -0.005 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[4] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.602      ; 2.314      ;
; 0.012  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.609      ; 2.368      ;
; 0.035  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.350      ; 0.973      ;
; 0.056  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[5] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.612      ; 2.262      ;
; 0.092  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 0.350      ; 0.916      ;
; 0.100  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[8] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.604      ; 2.211      ;
; 0.164  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[6] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.613      ; 2.214      ;
; 0.231  ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[7] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 1.000        ; 1.603      ; 2.137      ;
+--------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'loadr'                                                                                                ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.237 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[0]  ; loadt        ; loadr       ; 0.000        ; 0.051      ; 0.410      ;
; 0.381 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[1]  ; loadt        ; loadr       ; 0.000        ; 0.051      ; 0.554      ;
; 0.387 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.559      ;
; 0.392 ; registerQ:treg|regout[15] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.564      ;
; 0.395 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[2]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.567      ;
; 0.399 ; registerQ:treg|regout[13] ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.571      ;
; 0.405 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[7]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.577      ;
; 0.408 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[8]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.580      ;
; 0.414 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[1]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.586      ;
; 0.416 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.588      ;
; 0.424 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[3]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.596      ;
; 0.437 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[0]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.555      ;
; 0.438 ; registerQ:rreg|regout[12] ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.556      ;
; 0.438 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[3]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.556      ;
; 0.438 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[1]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.556      ;
; 0.439 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[2]  ; loadt        ; loadr       ; 0.000        ; 0.051      ; 0.612      ;
; 0.439 ; registerQ:rreg|regout[10] ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.557      ;
; 0.439 ; registerQ:rreg|regout[8]  ; registerQ:rreg|regout[8]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.557      ;
; 0.440 ; registerQ:rreg|regout[7]  ; registerQ:rreg|regout[7]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.558      ;
; 0.441 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[3]  ; loadt        ; loadr       ; 0.000        ; 0.051      ; 0.614      ;
; 0.441 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[5]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.559      ;
; 0.461 ; registerQ:treg|regout[10] ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.633      ;
; 0.476 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.648      ;
; 0.480 ; registerQ:treg|regout[9]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.652      ;
; 0.494 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[6]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.612      ;
; 0.496 ; registerQ:rreg|regout[14] ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.614      ;
; 0.496 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[4]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.614      ;
; 0.496 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[2]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.614      ;
; 0.498 ; registerQ:rreg|regout[9]  ; registerQ:rreg|regout[9]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.616      ;
; 0.499 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.051      ; 0.672      ;
; 0.499 ; registerQ:rreg|regout[11] ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.617      ;
; 0.501 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.051      ; 0.674      ;
; 0.521 ; registerQ:rreg|regout[15] ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.639      ;
; 0.539 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[3]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.711      ;
; 0.540 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.712      ;
; 0.542 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[13] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.714      ;
; 0.551 ; registerQ:treg|regout[13] ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.723      ;
; 0.552 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.724      ;
; 0.553 ; registerQ:treg|regout[13] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.725      ;
; 0.557 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[8]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.729      ;
; 0.558 ; registerQ:treg|regout[6]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.730      ;
; 0.559 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.731      ;
; 0.559 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.051      ; 0.732      ;
; 0.560 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.732      ;
; 0.561 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[7]  ; loadt        ; loadr       ; 0.000        ; 0.051      ; 0.734      ;
; 0.566 ; registerQ:rreg|regout[13] ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.684      ;
; 0.567 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[2]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.739      ;
; 0.569 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[3]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.741      ;
; 0.576 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.748      ;
; 0.578 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.750      ;
; 0.581 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[4]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.699      ;
; 0.581 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[2]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.699      ;
; 0.583 ; registerQ:rreg|regout[7]  ; registerQ:rreg|regout[8]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.701      ;
; 0.584 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[6]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.702      ;
; 0.590 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[1]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.708      ;
; 0.592 ; registerQ:rreg|regout[12] ; registerQ:rreg|regout[13] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.710      ;
; 0.592 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[2]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.710      ;
; 0.593 ; registerQ:rreg|regout[8]  ; registerQ:rreg|regout[9]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.711      ;
; 0.593 ; registerQ:rreg|regout[10] ; registerQ:rreg|regout[11] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.711      ;
; 0.594 ; registerQ:rreg|regout[12] ; registerQ:rreg|regout[14] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.712      ;
; 0.595 ; registerQ:rreg|regout[10] ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.713      ;
; 0.595 ; registerQ:rreg|regout[8]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.713      ;
; 0.597 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.769      ;
; 0.599 ; registerQ:treg|regout[2]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.771      ;
; 0.600 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[14] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.772      ;
; 0.602 ; registerQ:treg|regout[12] ; registerQ:rreg|regout[12] ; loadt        ; loadr       ; 0.000        ; -0.131     ; 0.593      ;
; 0.602 ; registerQ:treg|regout[11] ; registerQ:rreg|regout[15] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.774      ;
; 0.605 ; registerQ:treg|regout[10] ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.777      ;
; 0.610 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.782      ;
; 0.612 ; registerQ:treg|regout[8]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.784      ;
; 0.617 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.789      ;
; 0.618 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.790      ;
; 0.619 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[8]  ; loadt        ; loadr       ; 0.000        ; 0.051      ; 0.792      ;
; 0.619 ; registerQ:treg|regout[7]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.791      ;
; 0.620 ; registerQ:treg|regout[4]  ; registerQ:rreg|regout[7]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.792      ;
; 0.621 ; registerQ:treg|regout[0]  ; registerQ:rreg|regout[9]  ; loadt        ; loadr       ; 0.000        ; 0.051      ; 0.794      ;
; 0.627 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[4]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.799      ;
; 0.628 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.800      ;
; 0.629 ; registerQ:treg|regout[1]  ; registerQ:rreg|regout[5]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.801      ;
; 0.630 ; registerQ:treg|regout[5]  ; registerQ:rreg|regout[7]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.802      ;
; 0.633 ; registerQ:treg|regout[9]  ; registerQ:rreg|regout[10] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.805      ;
; 0.635 ; registerQ:treg|regout[9]  ; registerQ:rreg|regout[11] ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.807      ;
; 0.636 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[6]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.808      ;
; 0.638 ; registerQ:treg|regout[3]  ; registerQ:rreg|regout[7]  ; loadt        ; loadr       ; 0.000        ; 0.050      ; 0.810      ;
; 0.638 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[3]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.756      ;
; 0.639 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[5]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.757      ;
; 0.641 ; registerQ:rreg|regout[1]  ; registerQ:rreg|regout[4]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.759      ;
; 0.641 ; registerQ:rreg|regout[3]  ; registerQ:rreg|regout[6]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.759      ;
; 0.641 ; registerQ:rreg|regout[7]  ; registerQ:rreg|regout[9]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.759      ;
; 0.641 ; registerQ:rreg|regout[9]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.759      ;
; 0.642 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[7]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.760      ;
; 0.642 ; registerQ:rreg|regout[11] ; registerQ:rreg|regout[12] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.760      ;
; 0.643 ; registerQ:rreg|regout[7]  ; registerQ:rreg|regout[10] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.761      ;
; 0.644 ; registerQ:rreg|regout[5]  ; registerQ:rreg|regout[8]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.762      ;
; 0.648 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[7]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.766      ;
; 0.649 ; registerQ:rreg|regout[14] ; registerQ:rreg|regout[15] ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.767      ;
; 0.649 ; registerQ:rreg|regout[2]  ; registerQ:rreg|regout[3]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.767      ;
; 0.650 ; registerQ:rreg|regout[0]  ; registerQ:rreg|regout[3]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.768      ;
; 0.650 ; registerQ:rreg|regout[4]  ; registerQ:rreg|regout[5]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.768      ;
; 0.650 ; registerQ:rreg|regout[6]  ; registerQ:rreg|regout[8]  ; loadr        ; loadr       ; 0.000        ; 0.036      ; 0.768      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]'                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node            ; Launch Clock                                                                               ; Latch Clock                                                                                ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+
; 0.259 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[7] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.668      ; 2.030      ;
; 0.298 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.466      ; 0.794      ;
; 0.309 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.675      ; 2.087      ;
; 0.321 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[4] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.667      ; 2.091      ;
; 0.325 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[6] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.678      ; 2.106      ;
; 0.334 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.666      ; 2.103      ;
; 0.335 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.466      ; 0.831      ;
; 0.338 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.677      ; 2.118      ;
; 0.355 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[8] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.669      ; 2.127      ;
; 0.368 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[2] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.537      ; 0.935      ;
; 0.394 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[5] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 1.678      ; 2.175      ;
; 0.655 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.457      ; 1.142      ;
; 0.691 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.528      ; 1.249      ;
; 0.723 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.466      ; 1.219      ;
; 0.742 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.455      ; 1.227      ;
; 0.754 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.458      ; 1.242      ;
; 0.766 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.537      ; 1.333      ;
; 0.768 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.464      ; 1.262      ;
; 0.782 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[0] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.466      ; 1.278      ;
; 0.782 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.464      ; 1.276      ;
; 0.783 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[6] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.467      ; 1.280      ;
; 0.786 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[1] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.535      ; 1.351      ;
; 0.789 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[7] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.668      ; 2.080      ;
; 0.805 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.458      ; 1.293      ;
; 0.814 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.526      ; 1.370      ;
; 0.819 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[7] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.457      ; 1.306      ;
; 0.826 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.527      ; 1.383      ;
; 0.826 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[6] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.538      ; 1.394      ;
; 0.836 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; romQ:inst1|temp[8] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.529      ; 1.395      ;
; 0.836 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.456      ; 1.322      ;
; 0.841 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[3] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.455      ; 1.326      ;
; 0.850 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; romQ:inst1|temp[4] ; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 0.000        ; 0.456      ; 1.336      ;
; 0.856 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[6] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.678      ; 2.157      ;
; 0.869 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[8] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.669      ; 2.161      ;
; 0.945 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[4] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.667      ; 2.235      ;
; 0.967 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.677      ; 2.267      ;
; 0.985 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.675      ; 2.283      ;
; 0.991 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.666      ; 2.280      ;
; 1.161 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; romQ:inst1|temp[5] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -0.500       ; 1.678      ; 2.462      ;
+-------+--------------------------------------------------------------------------------------------+--------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'clk'                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                  ; To Node                                                                                    ; Launch Clock                                                                               ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+
; 0.319 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clk                                                                                        ; clk         ; 0.000        ; 0.035      ; 0.436      ;
; 0.327 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; clk                                                                                        ; clk         ; 0.000        ; 0.035      ; 0.444      ;
; 0.333 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 0.000        ; 0.021      ; 0.436      ;
; 0.463 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; clk         ; 0.000        ; 0.035      ; 0.580      ;
; 0.469 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; clk                                                                                        ; clk         ; 0.000        ; 0.035      ; 0.586      ;
; 0.471 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; clk         ; 0.000        ; 0.035      ; 0.588      ;
; 0.498 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 0.000        ; 1.261      ; 1.974      ;
; 0.580 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[1] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 0.000        ; -0.024     ; 0.638      ;
; 0.588 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[0] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; clk                                                                                        ; clk         ; 0.000        ; -0.024     ; 0.646      ;
; 0.724 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; 0.000        ; 1.187      ; 2.126      ;
; 1.243 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; -0.500       ; 1.261      ; 2.219      ;
; 1.450 ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[3] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk         ; -0.500       ; 1.187      ; 2.352      ;
+-------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'loadx'                                                                                ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.681 ; clk       ; registerQ:xreg|regout[6]  ; clk          ; loadx       ; 0.000        ; 1.267      ; 2.070      ;
; 0.683 ; clk       ; registerQ:xreg|regout[3]  ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.067      ;
; 0.690 ; clk       ; registerQ:xreg|regout[1]  ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.074      ;
; 0.691 ; clk       ; registerQ:xreg|regout[4]  ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.075      ;
; 0.694 ; clk       ; registerQ:xreg|regout[5]  ; clk          ; loadx       ; 0.000        ; 1.267      ; 2.083      ;
; 0.697 ; clk       ; registerQ:xreg|regout[14] ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.081      ;
; 0.698 ; clk       ; registerQ:xreg|regout[7]  ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.082      ;
; 0.700 ; clk       ; registerQ:xreg|regout[0]  ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.084      ;
; 0.709 ; clk       ; registerQ:xreg|regout[2]  ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.093      ;
; 0.722 ; clk       ; registerQ:xreg|regout[9]  ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.106      ;
; 0.728 ; clk       ; registerQ:xreg|regout[11] ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.112      ;
; 0.742 ; clk       ; registerQ:xreg|regout[12] ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.126      ;
; 0.769 ; clk       ; registerQ:xreg|regout[10] ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.153      ;
; 0.772 ; clk       ; registerQ:xreg|regout[13] ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.156      ;
; 0.804 ; clk       ; registerQ:xreg|regout[15] ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.188      ;
; 0.835 ; clk       ; registerQ:xreg|regout[8]  ; clk          ; loadx       ; 0.000        ; 1.262      ; 2.219      ;
; 1.395 ; clk       ; registerQ:xreg|regout[1]  ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.279      ;
; 1.402 ; clk       ; registerQ:xreg|regout[6]  ; clk          ; loadx       ; -0.500       ; 1.267      ; 2.291      ;
; 1.410 ; clk       ; registerQ:xreg|regout[5]  ; clk          ; loadx       ; -0.500       ; 1.267      ; 2.299      ;
; 1.410 ; clk       ; registerQ:xreg|regout[14] ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.294      ;
; 1.414 ; clk       ; registerQ:xreg|regout[4]  ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.298      ;
; 1.421 ; clk       ; registerQ:xreg|regout[0]  ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.305      ;
; 1.425 ; clk       ; registerQ:xreg|regout[2]  ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.309      ;
; 1.426 ; clk       ; registerQ:xreg|regout[3]  ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.310      ;
; 1.441 ; clk       ; registerQ:xreg|regout[7]  ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.325      ;
; 1.445 ; clk       ; registerQ:xreg|regout[9]  ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.329      ;
; 1.448 ; clk       ; registerQ:xreg|regout[11] ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.332      ;
; 1.450 ; clk       ; registerQ:xreg|regout[12] ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.334      ;
; 1.468 ; clk       ; registerQ:xreg|regout[10] ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.352      ;
; 1.484 ; clk       ; registerQ:xreg|regout[13] ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.368      ;
; 1.498 ; clk       ; registerQ:xreg|regout[15] ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.382      ;
; 1.721 ; clk       ; registerQ:xreg|regout[8]  ; clk          ; loadx       ; -0.500       ; 1.262      ; 2.605      ;
+-------+-----------+---------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV -40C Model Hold: 'loadt'                                                                                                ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                 ; To Node                   ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+
; 0.736 ; clk                       ; registerQ:treg|regout[12] ; clk          ; loadt       ; 0.000        ; 1.475      ; 2.333      ;
; 0.797 ; clk                       ; registerQ:treg|regout[11] ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.206      ;
; 0.797 ; clk                       ; registerQ:treg|regout[13] ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.206      ;
; 0.797 ; clk                       ; registerQ:treg|regout[15] ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.206      ;
; 0.797 ; clk                       ; registerQ:treg|regout[14] ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.206      ;
; 0.807 ; clk                       ; registerQ:treg|regout[4]  ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.216      ;
; 0.847 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[2]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 0.965      ;
; 0.851 ; clk                       ; registerQ:treg|regout[0]  ; clk          ; loadt       ; 0.000        ; 1.286      ; 2.259      ;
; 0.865 ; clk                       ; registerQ:treg|regout[3]  ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.274      ;
; 0.866 ; clk                       ; registerQ:treg|regout[1]  ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.275      ;
; 0.866 ; clk                       ; registerQ:treg|regout[2]  ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.275      ;
; 0.883 ; clk                       ; registerQ:treg|regout[5]  ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.292      ;
; 0.884 ; clk                       ; registerQ:treg|regout[7]  ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.293      ;
; 0.884 ; clk                       ; registerQ:treg|regout[6]  ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.293      ;
; 0.886 ; clk                       ; registerQ:treg|regout[10] ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.295      ;
; 0.889 ; clk                       ; registerQ:treg|regout[9]  ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.298      ;
; 0.906 ; clk                       ; registerQ:treg|regout[8]  ; clk          ; loadt       ; 0.000        ; 1.287      ; 2.315      ;
; 0.942 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[1]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.060      ;
; 1.002 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.120      ;
; 1.058 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[0]  ; loadt        ; loadt       ; 0.000        ; 0.035      ; 1.175      ;
; 1.066 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[2]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.184      ;
; 1.122 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 0.000        ; 0.224      ; 1.428      ;
; 1.154 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.272      ;
; 1.161 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[1]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.279      ;
; 1.172 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.290      ;
; 1.181 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.299      ;
; 1.182 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.300      ;
; 1.201 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.319      ;
; 1.203 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.321      ;
; 1.205 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.323      ;
; 1.205 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.323      ;
; 1.206 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.324      ;
; 1.215 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.333      ;
; 1.221 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.339      ;
; 1.270 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[2]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.388      ;
; 1.277 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[0]  ; loadt        ; loadt       ; 0.000        ; 0.035      ; 1.394      ;
; 1.319 ; registerQ:treg|regout[1]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.437      ;
; 1.341 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 0.000        ; 0.224      ; 1.647      ;
; 1.365 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[1]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.483      ;
; 1.373 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.491      ;
; 1.391 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.509      ;
; 1.400 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.518      ;
; 1.401 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.519      ;
; 1.406 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[2]  ; loadt        ; loadt       ; 0.000        ; 0.037      ; 1.525      ;
; 1.420 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.538      ;
; 1.422 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.540      ;
; 1.424 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.542      ;
; 1.424 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.542      ;
; 1.425 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.543      ;
; 1.425 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.543      ;
; 1.426 ; clk                       ; registerQ:treg|regout[12] ; clk          ; loadt       ; -0.500       ; 1.475      ; 2.523      ;
; 1.434 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.552      ;
; 1.481 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[0]  ; loadt        ; loadt       ; 0.000        ; 0.035      ; 1.598      ;
; 1.489 ; clk                       ; registerQ:treg|regout[4]  ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.398      ;
; 1.501 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[1]  ; loadt        ; loadt       ; 0.000        ; 0.037      ; 1.620      ;
; 1.525 ; clk                       ; registerQ:treg|regout[3]  ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.434      ;
; 1.525 ; clk                       ; registerQ:treg|regout[2]  ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.434      ;
; 1.526 ; clk                       ; registerQ:treg|regout[1]  ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.435      ;
; 1.526 ; clk                       ; registerQ:treg|regout[11] ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.435      ;
; 1.526 ; clk                       ; registerQ:treg|regout[15] ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.435      ;
; 1.538 ; registerQ:treg|regout[2]  ; registerQ:treg|regout[15] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.656      ;
; 1.545 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 0.000        ; 0.224      ; 1.851      ;
; 1.557 ; clk                       ; registerQ:treg|regout[0]  ; clk          ; loadt       ; -0.500       ; 1.286      ; 2.465      ;
; 1.559 ; registerQ:xreg|regout[3]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.075      ; 1.756      ;
; 1.561 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[3]  ; loadt        ; loadt       ; 0.000        ; 0.037      ; 1.680      ;
; 1.565 ; clk                       ; registerQ:treg|regout[8]  ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.474      ;
; 1.572 ; clk                       ; registerQ:treg|regout[5]  ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.481      ;
; 1.572 ; clk                       ; registerQ:treg|regout[7]  ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.481      ;
; 1.573 ; clk                       ; registerQ:treg|regout[6]  ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.482      ;
; 1.574 ; clk                       ; registerQ:treg|regout[10] ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.483      ;
; 1.577 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.695      ;
; 1.577 ; clk                       ; registerQ:treg|regout[9]  ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.486      ;
; 1.595 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[4]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.713      ;
; 1.604 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[6]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.722      ;
; 1.605 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[5]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.723      ;
; 1.617 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[0]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.735      ;
; 1.617 ; clk                       ; registerQ:treg|regout[14] ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.526      ;
; 1.618 ; clk                       ; registerQ:treg|regout[13] ; clk          ; loadt       ; -0.500       ; 1.287      ; 2.527      ;
; 1.624 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[11] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.742      ;
; 1.626 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[13] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.744      ;
; 1.627 ; registerQ:xreg|regout[1]  ; registerQ:treg|regout[1]  ; loadx        ; loadt       ; 0.000        ; 0.075      ; 1.824      ;
; 1.628 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[14] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.746      ;
; 1.628 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[7]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.746      ;
; 1.629 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[9]  ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.747      ;
; 1.632 ; registerQ:xreg|regout[4]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.075      ; 1.829      ;
; 1.633 ; registerQ:xreg|regout[0]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.076      ; 1.831      ;
; 1.635 ; registerQ:xreg|regout[5]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.071      ; 1.828      ;
; 1.638 ; registerQ:treg|regout[3]  ; registerQ:treg|regout[10] ; loadt        ; loadt       ; 0.000        ; 0.036      ; 1.756      ;
; 1.640 ; registerQ:xreg|regout[10] ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.076      ; 1.838      ;
; 1.649 ; registerQ:xreg|regout[1]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.075      ; 1.846      ;
; 1.654 ; registerQ:xreg|regout[3]  ; registerQ:treg|regout[1]  ; loadx        ; loadt       ; 0.000        ; 0.075      ; 1.851      ;
; 1.674 ; registerQ:xreg|regout[1]  ; registerQ:treg|regout[8]  ; loadx        ; loadt       ; 0.000        ; 0.075      ; 1.871      ;
; 1.681 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[12] ; loadt        ; loadt       ; 0.000        ; 0.225      ; 1.988      ;
; 1.691 ; registerQ:xreg|regout[2]  ; registerQ:treg|regout[9]  ; loadx        ; loadt       ; 0.000        ; 0.075      ; 1.888      ;
; 1.702 ; registerQ:xreg|regout[6]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.071      ; 1.895      ;
; 1.706 ; registerQ:treg|regout[0]  ; registerQ:treg|regout[8]  ; loadt        ; loadt       ; 0.000        ; 0.037      ; 1.825      ;
; 1.710 ; registerQ:xreg|regout[9]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.076      ; 1.908      ;
; 1.714 ; registerQ:xreg|regout[3]  ; registerQ:treg|regout[3]  ; loadx        ; loadt       ; 0.000        ; 0.075      ; 1.911      ;
; 1.717 ; registerQ:xreg|regout[2]  ; registerQ:treg|regout[2]  ; loadx        ; loadt       ; 0.000        ; 0.075      ; 1.914      ;
; 1.721 ; registerQ:xreg|regout[15] ; registerQ:treg|regout[8]  ; loadx        ; loadt       ; 0.000        ; 0.075      ; 1.918      ;
+-------+---------------------------+---------------------------+--------------+-------------+--------------+------------+------------+


------------------------------------------------
; Fast 1200mV -40C Model Metastability Summary ;
------------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                                       ;
+---------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                                                       ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+---------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                                                            ; -10.124  ; 0.237 ; N/A      ; N/A     ; -3.000              ;
;  clk                                                                                        ; -1.816   ; 0.319 ; N/A      ; N/A     ; -3.000              ;
;  counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -2.326   ; 0.259 ; N/A      ; N/A     ; 0.366               ;
;  loadr                                                                                      ; -2.208   ; 0.237 ; N/A      ; N/A     ; -3.000              ;
;  loadt                                                                                      ; -10.124  ; 0.736 ; N/A      ; N/A     ; -3.000              ;
;  loadx                                                                                      ; -1.960   ; 0.681 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS                                                                             ; -231.888 ; 0.0   ; 0.0      ; 0.0     ; -108.564            ;
;  clk                                                                                        ; -4.159   ; 0.000 ; N/A      ; N/A     ; -10.428             ;
;  counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; -17.424  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  loadr                                                                                      ; -32.880  ; 0.000 ; N/A      ; N/A     ; -32.712             ;
;  loadt                                                                                      ; -148.677 ; 0.000 ; N/A      ; N/A     ; -32.712             ;
;  loadx                                                                                      ; -28.748  ; 0.000 ; N/A      ; N/A     ; -32.712             ;
+---------------------------------------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; en            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[15]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[14]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[13]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[12]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[11]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[10]         ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[9]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[8]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[7]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[6]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[5]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[4]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[3]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[2]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[1]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; w[0]          ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; ybus[15]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[14]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[13]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[12]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[11]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[10]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[9]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[8]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ybus[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; loadt          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; t_init         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; rst            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; loadr          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; cin            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; r_init         ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; selx           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[15]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; loadx          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[13]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[14]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[12]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[11]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[9]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[10]       ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[8]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[7]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[6]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[5]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[4]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[3]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[2]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[1]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; xbus[0]        ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; counter_init   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; enc            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_NCSO~  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+----------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; en            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.00739 V          ; 0.187 V                              ; 0.033 V                              ; 2.66e-10 s                  ; 3.1e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.00739 V         ; 0.187 V                             ; 0.033 V                             ; 2.66e-10 s                 ; 3.1e-10 s                  ; Yes                       ; Yes                       ;
; w[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.00739 V          ; 0.187 V                              ; 0.033 V                              ; 2.66e-10 s                  ; 3.1e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.00739 V         ; 0.187 V                             ; 0.033 V                             ; 2.66e-10 s                 ; 3.1e-10 s                  ; Yes                       ; Yes                       ;
; w[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.41 V              ; -0.0158 V           ; 0.216 V                              ; 0.052 V                              ; 2.75e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.41 V             ; -0.0158 V          ; 0.216 V                             ; 0.052 V                             ; 2.75e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
; w[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; w[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.41 V              ; -0.0158 V           ; 0.216 V                              ; 0.052 V                              ; 2.75e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.41 V             ; -0.0158 V          ; 0.216 V                             ; 0.052 V                             ; 2.75e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
; w[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; w[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; w[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.35 V              ; -0.00566 V          ; 0.203 V                              ; 0.063 V                              ; 1.89e-09 s                  ; 1.76e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.35 V             ; -0.00566 V         ; 0.203 V                             ; 0.063 V                             ; 1.89e-09 s                 ; 1.76e-09 s                 ; No                        ; Yes                       ;
; w[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.41 V              ; -0.0158 V           ; 0.216 V                              ; 0.052 V                              ; 2.75e-10 s                  ; 3.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.41 V             ; -0.0158 V          ; 0.216 V                             ; 0.052 V                             ; 2.75e-10 s                 ; 3.35e-10 s                 ; Yes                       ; Yes                       ;
; w[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; w[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.0107 V           ; 0.164 V                              ; 0.03 V                               ; 4.6e-10 s                   ; 4.41e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.0107 V          ; 0.164 V                             ; 0.03 V                              ; 4.6e-10 s                  ; 4.41e-10 s                 ; No                        ; Yes                       ;
; w[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; w[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; w[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.4 V               ; -0.00739 V          ; 0.187 V                              ; 0.033 V                              ; 2.66e-10 s                  ; 3.1e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.4 V              ; -0.00739 V         ; 0.187 V                             ; 0.033 V                             ; 2.66e-10 s                 ; 3.1e-10 s                  ; Yes                       ; Yes                       ;
; w[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; w[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.63e-09 V                   ; 2.38 V              ; -0.0114 V           ; 0.148 V                              ; 0.033 V                              ; 6.68e-10 s                  ; 6.17e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 1.63e-09 V                  ; 2.38 V             ; -0.0114 V          ; 0.148 V                             ; 0.033 V                             ; 6.68e-10 s                 ; 6.17e-10 s                 ; No                        ; Yes                       ;
; w[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.12e-09 V                   ; 2.34 V              ; -0.00641 V          ; 0.183 V                              ; 0.057 V                              ; 1.89e-09 s                  ; 1.74e-09 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.12e-09 V                  ; 2.34 V             ; -0.00641 V         ; 0.183 V                             ; 0.057 V                             ; 1.89e-09 s                 ; 1.74e-09 s                 ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.37e-09 V                   ; 2.4 V               ; -0.0401 V           ; 0.094 V                              ; 0.061 V                              ; 2.38e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.37e-09 V                  ; 2.4 V              ; -0.0401 V          ; 0.094 V                             ; 0.061 V                             ; 2.38e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.74e-09 V                   ; 2.39 V              ; -0.0451 V           ; 0.141 V                              ; 0.088 V                              ; 2.57e-10 s                  ; 2.49e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.74e-09 V                  ; 2.39 V             ; -0.0451 V          ; 0.141 V                             ; 0.088 V                             ; 2.57e-10 s                 ; 2.49e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 125c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; en            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.35 V              ; -0.00794 V          ; 0.135 V                              ; 0.051 V                              ; 4.53e-10 s                  ; 4.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.35 V             ; -0.00794 V         ; 0.135 V                             ; 0.051 V                             ; 4.53e-10 s                 ; 4.75e-10 s                 ; Yes                       ; Yes                       ;
; w[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.35 V              ; -0.00794 V          ; 0.135 V                              ; 0.051 V                              ; 4.53e-10 s                  ; 4.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.35 V             ; -0.00794 V         ; 0.135 V                             ; 0.051 V                             ; 4.53e-10 s                 ; 4.75e-10 s                 ; Yes                       ; Yes                       ;
; w[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.35 V              ; -0.0101 V           ; 0.158 V                              ; 0.025 V                              ; 4.69e-10 s                  ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.35 V             ; -0.0101 V          ; 0.158 V                             ; 0.025 V                             ; 4.69e-10 s                 ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; w[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; w[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.35 V              ; -0.0101 V           ; 0.158 V                              ; 0.025 V                              ; 4.69e-10 s                  ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.35 V             ; -0.0101 V          ; 0.158 V                             ; 0.025 V                             ; 4.69e-10 s                 ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; w[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; w[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; w[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.33 V              ; -0.0019 V           ; 0.167 V                              ; 0.036 V                              ; 2.62e-09 s                  ; 2.58e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.33 V             ; -0.0019 V          ; 0.167 V                             ; 0.036 V                             ; 2.62e-09 s                 ; 2.58e-09 s                 ; Yes                       ; Yes                       ;
; w[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.35 V              ; -0.0101 V           ; 0.158 V                              ; 0.025 V                              ; 4.69e-10 s                  ; 5.16e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.35 V             ; -0.0101 V          ; 0.158 V                             ; 0.025 V                             ; 4.69e-10 s                 ; 5.16e-10 s                 ; Yes                       ; Yes                       ;
; w[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; w[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.34 V              ; -0.00651 V          ; 0.153 V                              ; 0.025 V                              ; 6.69e-10 s                  ; 6.72e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.34 V             ; -0.00651 V         ; 0.153 V                             ; 0.025 V                             ; 6.69e-10 s                 ; 6.72e-10 s                 ; Yes                       ; Yes                       ;
; w[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; w[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; w[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.35 V              ; -0.00794 V          ; 0.135 V                              ; 0.051 V                              ; 4.53e-10 s                  ; 4.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.35 V             ; -0.00794 V         ; 0.135 V                             ; 0.051 V                             ; 4.53e-10 s                 ; 4.75e-10 s                 ; Yes                       ; Yes                       ;
; w[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; w[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.28e-06 V                   ; 2.34 V              ; -0.00436 V          ; 0.096 V                              ; 0.018 V                              ; 9.07e-10 s                  ; 9.12e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.28e-06 V                  ; 2.34 V             ; -0.00436 V         ; 0.096 V                             ; 0.018 V                             ; 9.07e-10 s                 ; 9.12e-10 s                 ; Yes                       ; Yes                       ;
; w[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.86e-06 V                   ; 2.33 V              ; -0.00194 V          ; 0.121 V                              ; 0.033 V                              ; 2.59e-09 s                  ; 2.53e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.86e-06 V                  ; 2.33 V             ; -0.00194 V         ; 0.121 V                             ; 0.033 V                             ; 2.59e-09 s                 ; 2.53e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.19e-06 V                   ; 2.36 V              ; -0.019 V            ; 0.056 V                              ; 0.054 V                              ; 3.05e-10 s                  ; 4.69e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.19e-06 V                  ; 2.36 V             ; -0.019 V           ; 0.056 V                             ; 0.054 V                             ; 3.05e-10 s                 ; 4.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.92e-06 V                   ; 2.35 V              ; -0.00603 V          ; 0.108 V                              ; 0.018 V                              ; 4.37e-10 s                  ; 3.93e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.92e-06 V                  ; 2.35 V             ; -0.00603 V         ; 0.108 V                             ; 0.018 V                             ; 4.37e-10 s                 ; 3.93e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv n40c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; en            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.76 V              ; -0.0262 V           ; 0.179 V                              ; 0.068 V                              ; 2.51e-10 s                  ; 2.29e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.76 V             ; -0.0262 V          ; 0.179 V                             ; 0.068 V                             ; 2.51e-10 s                 ; 2.29e-10 s                 ; No                        ; Yes                       ;
; w[15]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.76 V              ; -0.0262 V           ; 0.179 V                              ; 0.068 V                              ; 2.51e-10 s                  ; 2.29e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.76 V             ; -0.0262 V          ; 0.179 V                             ; 0.068 V                             ; 2.51e-10 s                 ; 2.29e-10 s                 ; No                        ; Yes                       ;
; w[14]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.76 V              ; -0.0298 V           ; 0.181 V                              ; 0.076 V                              ; 2.54e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.76 V             ; -0.0298 V          ; 0.181 V                             ; 0.076 V                             ; 2.54e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; w[13]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; w[12]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.76 V              ; -0.0298 V           ; 0.181 V                              ; 0.076 V                              ; 2.54e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.76 V             ; -0.0298 V          ; 0.181 V                             ; 0.076 V                             ; 2.54e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; w[11]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; w[10]         ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; w[9]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.66 V              ; -0.0174 V           ; 0.264 V                              ; 0.142 V                              ; 1.44e-09 s                  ; 1.43e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.66 V             ; -0.0174 V          ; 0.264 V                             ; 0.142 V                             ; 1.44e-09 s                 ; 1.43e-09 s                 ; No                        ; Yes                       ;
; w[8]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.76 V              ; -0.0298 V           ; 0.181 V                              ; 0.076 V                              ; 2.54e-10 s                  ; 2.48e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.76 V             ; -0.0298 V          ; 0.181 V                             ; 0.076 V                             ; 2.54e-10 s                 ; 2.48e-10 s                 ; Yes                       ; Yes                       ;
; w[7]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; w[6]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.75 V              ; -0.0331 V           ; 0.298 V                              ; 0.053 V                              ; 2.87e-10 s                  ; 3.33e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.75 V             ; -0.0331 V          ; 0.298 V                             ; 0.053 V                             ; 2.87e-10 s                 ; 3.33e-10 s                 ; No                        ; Yes                       ;
; w[5]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; w[4]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; w[3]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.76 V              ; -0.0262 V           ; 0.179 V                              ; 0.068 V                              ; 2.51e-10 s                  ; 2.29e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.76 V             ; -0.0262 V          ; 0.179 V                             ; 0.068 V                             ; 2.51e-10 s                 ; 2.29e-10 s                 ; No                        ; Yes                       ;
; w[2]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; w[1]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.78e-09 V                   ; 2.73 V              ; -0.0234 V           ; 0.236 V                              ; 0.047 V                              ; 4.75e-10 s                  ; 4.82e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.78e-09 V                  ; 2.73 V             ; -0.0234 V          ; 0.236 V                             ; 0.047 V                             ; 4.75e-10 s                 ; 4.82e-10 s                 ; No                        ; Yes                       ;
; w[0]          ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.83e-09 V                   ; 2.66 V              ; -0.0195 V           ; 0.259 V                              ; 0.131 V                              ; 1.42e-09 s                  ; 1.4e-09 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.83e-09 V                  ; 2.66 V             ; -0.0195 V          ; 0.259 V                             ; 0.131 V                             ; 1.42e-09 s                 ; 1.4e-09 s                  ; No                        ; Yes                       ;
; ~ALTERA_NCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.63 V                       ; 2.48e-09 V                   ; 2.96 V              ; -0.046 V            ; 0.423 V                              ; 0.125 V                              ; 1e-10 s                     ; 2.25e-10 s                  ; No                         ; Yes                        ; 2.63 V                      ; 2.48e-09 V                  ; 2.96 V             ; -0.046 V           ; 0.423 V                             ; 0.125 V                             ; 1e-10 s                    ; 2.25e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.16e-09 V                   ; 2.76 V              ; -0.0545 V           ; 0.168 V                              ; 0.078 V                              ; 2.52e-10 s                  ; 1.9e-10 s                   ; No                         ; Yes                        ; 2.62 V                      ; 3.16e-09 V                  ; 2.76 V             ; -0.0545 V          ; 0.168 V                             ; 0.078 V                             ; 2.52e-10 s                 ; 1.9e-10 s                  ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                 ; To Clock                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                        ; clk                                                                                        ; 8        ; 0        ; 0        ; 0        ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; 2        ; 2        ; 0        ; 0        ;
; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 23       ; 0        ; 0        ; 0        ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 8        ; 8        ; 0        ; 0        ;
; clk                                                                                        ; loadr                                                                                      ; 32       ; 32       ; 0        ; 0        ;
; loadr                                                                                      ; loadr                                                                                      ; 136      ; 0        ; 0        ; 0        ;
; loadt                                                                                      ; loadr                                                                                      ; 136      ; 0        ; 0        ; 0        ;
; clk                                                                                        ; loadt                                                                                      ; 32       ; 32       ; 0        ; 0        ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; loadt                                                                                      ; 38180    ; 0        ; 0        ; 0        ;
; loadt                                                                                      ; loadt                                                                                      ; 280924   ; 0        ; 0        ; 0        ;
; loadx                                                                                      ; loadt                                                                                      ; 51670    ; 0        ; 0        ; 0        ;
; clk                                                                                        ; loadx                                                                                      ; 32       ; 32       ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                                                      ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                                 ; To Clock                                                                                   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
; clk                                                                                        ; clk                                                                                        ; 8        ; 0        ; 0        ; 0        ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; clk                                                                                        ; 2        ; 2        ; 0        ; 0        ;
; clk                                                                                        ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 23       ; 0        ; 0        ; 0        ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; 8        ; 8        ; 0        ; 0        ;
; clk                                                                                        ; loadr                                                                                      ; 32       ; 32       ; 0        ; 0        ;
; loadr                                                                                      ; loadr                                                                                      ; 136      ; 0        ; 0        ; 0        ;
; loadt                                                                                      ; loadr                                                                                      ; 136      ; 0        ; 0        ; 0        ;
; clk                                                                                        ; loadt                                                                                      ; 32       ; 32       ; 0        ; 0        ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; loadt                                                                                      ; 38180    ; 0        ; 0        ; 0        ;
; loadt                                                                                      ; loadt                                                                                      ; 280924   ; 0        ; 0        ; 0        ;
; loadx                                                                                      ; loadt                                                                                      ; 51670    ; 0        ; 0        ; 0        ;
; clk                                                                                        ; loadx                                                                                      ; 32       ; 32       ; 0        ; 0        ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 39    ; 39   ;
; Unconstrained Input Port Paths  ; 156   ; 156  ;
; Unconstrained Output Ports      ; 17    ; 17   ;
; Unconstrained Output Port Paths ; 48    ; 48   ;
+---------------------------------+-------+------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                                                                                         ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+-------------+
; Target                                                                                     ; Clock                                                                                      ; Type ; Status      ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+-------------+
; clk                                                                                        ; clk                                                                                        ; Base ; Constrained ;
; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] ; Base ; Constrained ;
; loadr                                                                                      ; loadr                                                                                      ; Base ; Constrained ;
; loadt                                                                                      ; loadt                                                                                      ; Base ; Constrained ;
; loadx                                                                                      ; loadx                                                                                      ; Base ; Constrained ;
+--------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------+------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; cin          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_init ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enc          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r_init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; t_init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; en          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                           ;
+--------------+--------------------------------------------------------------------------------------+
; Input Port   ; Comment                                                                              ;
+--------------+--------------------------------------------------------------------------------------+
; cin          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; counter_init ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; enc          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; r_init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; selx         ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; t_init       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; xbus[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[0]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[1]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[2]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[3]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[4]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[5]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[6]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[7]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[8]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[9]      ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[10]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[11]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[12]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[13]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[14]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; ybus[15]     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+--------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; en          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[0]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[1]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[2]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[3]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[4]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[5]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[6]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[7]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[8]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[9]        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[10]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[11]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[12]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[13]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[14]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; w[15]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Jan 10 07:59:42 2024
Info: Command: quartus_sta datapath -c datapath
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 125 degrees C
Warning (335093): The Timing Analyzer is analyzing 9 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Critical Warning (332012): Synopsys Design Constraints File file not found: 'datapath.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name loadt loadt
    Info (332105): create_clock -period 1.000 -name counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2]
    Info (332105): create_clock -period 1.000 -name clk clk
    Info (332105): create_clock -period 1.000 -name loadx loadx
    Info (332105): create_clock -period 1.000 -name loadr loadr
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 125C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -10.124
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):   -10.124            -148.677 loadt 
    Info (332119):    -2.326             -17.424 counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
    Info (332119):    -2.208             -32.880 loadr 
    Info (332119):    -1.960             -28.748 loadx 
    Info (332119):    -1.816              -4.159 clk 
Info (332146): Worst-case hold slack is 0.427
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.427               0.000 counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
    Info (332119):     0.612               0.000 loadr 
    Info (332119):     0.729               0.000 clk 
    Info (332119):     1.204               0.000 loadt 
    Info (332119):     1.250               0.000 loadx 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -32.712 loadr 
    Info (332119):    -3.000             -32.712 loadt 
    Info (332119):    -3.000             -32.712 loadx 
    Info (332119):    -3.000             -10.428 clk 
    Info (332119):     0.426               0.000 counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
Info: Analyzing Slow 1200mV -40C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -8.588
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -8.588            -126.711 loadt 
    Info (332119):    -2.020             -31.294 loadr 
    Info (332119):    -1.885             -14.000 counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
    Info (332119):    -1.700             -25.066 loadx 
    Info (332119):    -1.395              -2.968 clk 
Info (332146): Worst-case hold slack is 0.382
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.382               0.000 counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
    Info (332119):     0.533               0.000 loadr 
    Info (332119):     0.634               0.000 clk 
    Info (332119):     0.991               0.000 loadt 
    Info (332119):     1.071               0.000 loadx 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -27.000 loadr 
    Info (332119):    -3.000             -27.000 loadt 
    Info (332119):    -3.000             -27.000 loadx 
    Info (332119):    -3.000              -9.000 clk 
    Info (332119):     0.366               0.000 counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
Info: Analyzing Fast 1200mV -40C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer.
Info (332146): Worst-case setup slack is -4.235
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.235             -61.581 loadt 
    Info (332119):    -1.037             -15.056 loadx 
    Info (332119):    -0.988             -15.421 loadr 
    Info (332119):    -0.805              -1.377 clk 
    Info (332119):    -0.742              -4.830 counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
Info (332146): Worst-case hold slack is 0.237
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.237               0.000 loadr 
    Info (332119):     0.259               0.000 counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
    Info (332119):     0.319               0.000 clk 
    Info (332119):     0.681               0.000 loadx 
    Info (332119):     0.736               0.000 loadt 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000             -19.469 loadt 
    Info (332119):    -3.000             -19.452 loadx 
    Info (332119):    -3.000             -19.448 loadr 
    Info (332119):    -3.000              -7.078 clk 
    Info (332119):     0.398               0.000 counter:inst3|lpm_counter:LPM_COUNTER_component|cntr_1lk:auto_generated|counter_reg_bit[2] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4761 megabytes
    Info: Processing ended: Wed Jan 10 07:59:46 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03


