// Seed: 1116702640
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  tri0 id_8;
  id_9 :
  assert property (@(posedge 1) 1)
  else $display(id_4, 1, 1, id_4, 1, id_8, 1);
  wire id_10;
endmodule
module module_1 (
    output wor  id_0,
    input  tri  id_1,
    input  tri1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_4 = 0;
  assign id_4 = id_4;
endmodule
