// Seed: 3185668014
module module_0;
  wire id_1;
  wor id_2;
  wire id_4, id_5 = id_2++;
  logic [7:0] id_6;
  always @(posedge 1 == id_6[""] or negedge 1) begin : LABEL_0
    disable id_7;
  end
  wire id_8;
endmodule
module module_1 ();
  wire id_1, id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_7 = 0;
  wire id_4;
endmodule
module module_2 (
    output uwire id_0,
    input tri id_1,
    input wand id_2,
    input tri1 id_3,
    input supply0 id_4
);
  assign id_0 = id_2 + id_2;
  module_0 modCall_1 ();
  always @(*) begin : LABEL_0
    wait (1);
  end
endmodule
