#ifndef XPARAMETERS_H   /* prevent circular inclusions */
#define XPARAMETERS_H   /* by using protection macros */

/* Definitions for bus frequencies */
#define XPAR_CPU_M_AXI_DP_FREQ_HZ 100000000
/******************************************************************/

/* Canonical definitions for bus frequencies */
/******************************************************************/

#define XPAR_CPU_CORE_CLOCK_FREQ_HZ 100000000
#define XPAR_MICROBLAZE_CORE_CLOCK_FREQ_HZ 100000000

/******************************************************************/


/* Definitions for peripheral MICROBLAZE_0 */
#define XPAR_MICROBLAZE_0_ADDR_SIZE 32
#define XPAR_MICROBLAZE_0_ADDR_TAG_BITS 0
#define XPAR_MICROBLAZE_0_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_0_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_0_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_0_ASYNC_INTERRUPT 1
#define XPAR_MICROBLAZE_0_ASYNC_WAKEUP 3
#define XPAR_MICROBLAZE_0_AVOID_PRIMITIVES 0
#define XPAR_MICROBLAZE_0_BASE_VECTORS 0x0000000000000000
#define XPAR_MICROBLAZE_0_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_0_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_DADDR_SIZE 32
#define XPAR_MICROBLAZE_0_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_DCACHE_ADDR_TAG 0
#define XPAR_MICROBLAZE_0_DCACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_0_DCACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_0_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_0_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_0_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_0_DCACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_0_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_0_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_DC_AXI_MON 0
#define XPAR_MICROBLAZE_0_DEBUG_COUNTER_WIDTH 32
#define XPAR_MICROBLAZE_0_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_0_DEBUG_EVENT_COUNTERS 5
#define XPAR_MICROBLAZE_0_DEBUG_EXTERNAL_TRACE 0
#define XPAR_MICROBLAZE_0_DEBUG_INTERFACE 0
#define XPAR_MICROBLAZE_0_DEBUG_LATENCY_COUNTERS 1
#define XPAR_MICROBLAZE_0_DEBUG_PROFILE_SIZE 0
#define XPAR_MICROBLAZE_0_DEBUG_TRACE_ASYNC_RESET 0
#define XPAR_MICROBLAZE_0_DEBUG_TRACE_SIZE 8192
#define XPAR_MICROBLAZE_0_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_0_DP_AXI_MON 0
#define XPAR_MICROBLAZE_0_DYNAMIC_BUS_SIZING 0
#define XPAR_MICROBLAZE_0_D_AXI 1
#define XPAR_MICROBLAZE_0_D_LMB 1
#define XPAR_MICROBLAZE_0_D_LMB_MON 0
#define XPAR_MICROBLAZE_0_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_0_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_0_ENABLE_DISCRETE_PORTS 0
#define XPAR_MICROBLAZE_0_ENDIANNESS 1
#define XPAR_MICROBLAZE_0_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_0_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FREQ 100000000
#define XPAR_MICROBLAZE_0_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_0_FSL_LINKS 1
#define XPAR_MICROBLAZE_0_IADDR_SIZE 32
#define XPAR_MICROBLAZE_0_ICACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_0_ICACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_0_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_0_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_0_ICACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_0_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_0_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_0_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_0_IC_AXI_MON 0
#define XPAR_MICROBLAZE_0_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_0_IMPRECISE_EXCEPTIONS 0
#define XPAR_MICROBLAZE_0_INSTR_SIZE 32
#define XPAR_MICROBLAZE_0_INTERCONNECT 2
#define XPAR_MICROBLAZE_0_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_0_INTERRUPT_MON 0
#define XPAR_MICROBLAZE_0_IP_AXI_MON 0
#define XPAR_MICROBLAZE_0_I_AXI 0
#define XPAR_MICROBLAZE_0_I_LMB 1
#define XPAR_MICROBLAZE_0_I_LMB_MON 0
#define XPAR_MICROBLAZE_0_LMB_DATA_SIZE 32
#define XPAR_MICROBLAZE_0_LOCKSTEP_MASTER 0
#define XPAR_MICROBLAZE_0_LOCKSTEP_SELECT 0
#define XPAR_MICROBLAZE_0_LOCKSTEP_SLAVE 0
#define XPAR_MICROBLAZE_0_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_0_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_0_MMU_PRIVILEGED_INSTR 0
#define XPAR_MICROBLAZE_0_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_0_MMU_ZONES 16
#define XPAR_MICROBLAZE_0_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_0_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_0_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_0_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DC_USER_SIGNALS 0
#define XPAR_MICROBLAZE_0_M_AXI_DC_USER_VALUE 31
#define XPAR_MICROBLAZE_0_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_0_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_0_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_0_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IC_USER_SIGNALS 0
#define XPAR_MICROBLAZE_0_M_AXI_IC_USER_VALUE 31
#define XPAR_MICROBLAZE_0_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_0_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_0_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_0_NUM_SYNC_FF_CLK 2
#define XPAR_MICROBLAZE_0_NUM_SYNC_FF_CLK_DEBUG 2
#define XPAR_MICROBLAZE_0_NUM_SYNC_FF_CLK_IRQ 1
#define XPAR_MICROBLAZE_0_NUM_SYNC_FF_DBG_CLK 1
#define XPAR_MICROBLAZE_0_NUM_SYNC_FF_DBG_TRACE_CLK 2
#define XPAR_MICROBLAZE_0_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_0_OPTIMIZATION 0
#define XPAR_MICROBLAZE_0_PC_WIDTH 32
#define XPAR_MICROBLAZE_0_PIADDR_SIZE 32
#define XPAR_MICROBLAZE_0_PVR 0
#define XPAR_MICROBLAZE_0_PVR_USER1 0x00
#define XPAR_MICROBLAZE_0_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_0_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_0_RESET_MSR_BIP 0
#define XPAR_MICROBLAZE_0_RESET_MSR_DCE 0
#define XPAR_MICROBLAZE_0_RESET_MSR_EE 0
#define XPAR_MICROBLAZE_0_RESET_MSR_EIP 0
#define XPAR_MICROBLAZE_0_RESET_MSR_ICE 0
#define XPAR_MICROBLAZE_0_RESET_MSR_IE 0
#define XPAR_MICROBLAZE_0_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_0_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_0_SCO 0
#define XPAR_MICROBLAZE_0_TRACE 0
#define XPAR_MICROBLAZE_0_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_0_USE_BARREL 0
#define XPAR_MICROBLAZE_0_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_0_USE_CONFIG_RESET 0
#define XPAR_MICROBLAZE_0_USE_DCACHE 0
#define XPAR_MICROBLAZE_0_USE_DIV 0
#define XPAR_MICROBLAZE_0_USE_EXTENDED_FSL_INSTR 1
#define XPAR_MICROBLAZE_0_USE_EXT_BRK 0
#define XPAR_MICROBLAZE_0_USE_EXT_NM_BRK 0
#define XPAR_MICROBLAZE_0_USE_FPU 1
#define XPAR_MICROBLAZE_0_USE_HW_MUL 0
#define XPAR_MICROBLAZE_0_USE_ICACHE 0
#define XPAR_MICROBLAZE_0_USE_INTERRUPT 0
#define XPAR_MICROBLAZE_0_USE_MMU 0
#define XPAR_MICROBLAZE_0_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_0_USE_NON_SECURE 0
#define XPAR_MICROBLAZE_0_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_0_USE_REORDER_INSTR 1
#define XPAR_MICROBLAZE_0_USE_STACK_PROTECTION 0
#define XPAR_MICROBLAZE_0_COMPONENT_NAME top_level_microblaze_0_0
#define XPAR_MICROBLAZE_0_EDK_IPTYPE PROCESSOR
#define XPAR_MICROBLAZE_0_EDK_SPECIAL microblaze
#define XPAR_MICROBLAZE_0_G_TEMPLATE_LIST 0
#define XPAR_MICROBLAZE_0_G_USE_EXCEPTIONS 0

/******************************************************************/

#define XPAR_CPU_ID 0
#define XPAR_MICROBLAZE_ID 0
#define XPAR_MICROBLAZE_ADDR_SIZE 32
#define XPAR_MICROBLAZE_ADDR_TAG_BITS 0
#define XPAR_MICROBLAZE_ALLOW_DCACHE_WR 1
#define XPAR_MICROBLAZE_ALLOW_ICACHE_WR 1
#define XPAR_MICROBLAZE_AREA_OPTIMIZED 0
#define XPAR_MICROBLAZE_ASYNC_INTERRUPT 1
#define XPAR_MICROBLAZE_ASYNC_WAKEUP 3
#define XPAR_MICROBLAZE_AVOID_PRIMITIVES 0
#define XPAR_MICROBLAZE_BASE_VECTORS 0x0000000000000000
#define XPAR_MICROBLAZE_BRANCH_TARGET_CACHE_SIZE 0
#define XPAR_MICROBLAZE_CACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_DADDR_SIZE 32
#define XPAR_MICROBLAZE_DATA_SIZE 32
#define XPAR_MICROBLAZE_DCACHE_ADDR_TAG 0
#define XPAR_MICROBLAZE_DCACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_DCACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_DCACHE_BYTE_SIZE 8192
#define XPAR_MICROBLAZE_DCACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_DCACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_DCACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_DCACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_DCACHE_USE_WRITEBACK 0
#define XPAR_MICROBLAZE_DCACHE_VICTIMS 0
#define XPAR_MICROBLAZE_DC_AXI_MON 0
#define XPAR_MICROBLAZE_DEBUG_COUNTER_WIDTH 32
#define XPAR_MICROBLAZE_DEBUG_ENABLED 1
#define XPAR_MICROBLAZE_DEBUG_EVENT_COUNTERS 5
#define XPAR_MICROBLAZE_DEBUG_EXTERNAL_TRACE 0
#define XPAR_MICROBLAZE_DEBUG_INTERFACE 0
#define XPAR_MICROBLAZE_DEBUG_LATENCY_COUNTERS 1
#define XPAR_MICROBLAZE_DEBUG_PROFILE_SIZE 0
#define XPAR_MICROBLAZE_DEBUG_TRACE_ASYNC_RESET 0
#define XPAR_MICROBLAZE_DEBUG_TRACE_SIZE 8192
#define XPAR_MICROBLAZE_DIV_ZERO_EXCEPTION 0
#define XPAR_MICROBLAZE_DP_AXI_MON 0
#define XPAR_MICROBLAZE_DYNAMIC_BUS_SIZING 0
#define XPAR_MICROBLAZE_D_AXI 1
#define XPAR_MICROBLAZE_D_LMB 1
#define XPAR_MICROBLAZE_D_LMB_MON 0
#define XPAR_MICROBLAZE_ECC_USE_CE_EXCEPTION 0
#define XPAR_MICROBLAZE_EDGE_IS_POSITIVE 1
#define XPAR_MICROBLAZE_ENABLE_DISCRETE_PORTS 0
#define XPAR_MICROBLAZE_ENDIANNESS 1
#define XPAR_MICROBLAZE_FAULT_TOLERANT 0
#define XPAR_MICROBLAZE_FPU_EXCEPTION 0
#define XPAR_MICROBLAZE_FREQ 100000000
#define XPAR_MICROBLAZE_FSL_EXCEPTION 0
#define XPAR_MICROBLAZE_FSL_LINKS 1
#define XPAR_MICROBLAZE_IADDR_SIZE 32
#define XPAR_MICROBLAZE_ICACHE_ALWAYS_USED 0
#define XPAR_MICROBLAZE_ICACHE_BASEADDR 0x00000000
#define XPAR_MICROBLAZE_ICACHE_DATA_WIDTH 0
#define XPAR_MICROBLAZE_ICACHE_FORCE_TAG_LUTRAM 0
#define XPAR_MICROBLAZE_ICACHE_HIGHADDR 0x3FFFFFFF
#define XPAR_MICROBLAZE_ICACHE_LINE_LEN 4
#define XPAR_MICROBLAZE_ICACHE_STREAMS 0
#define XPAR_MICROBLAZE_ICACHE_VICTIMS 0
#define XPAR_MICROBLAZE_IC_AXI_MON 0
#define XPAR_MICROBLAZE_ILL_OPCODE_EXCEPTION 0
#define XPAR_MICROBLAZE_IMPRECISE_EXCEPTIONS 0
#define XPAR_MICROBLAZE_INSTR_SIZE 32
#define XPAR_MICROBLAZE_INTERCONNECT 2
#define XPAR_MICROBLAZE_INTERRUPT_IS_EDGE 0
#define XPAR_MICROBLAZE_INTERRUPT_MON 0
#define XPAR_MICROBLAZE_IP_AXI_MON 0
#define XPAR_MICROBLAZE_I_AXI 0
#define XPAR_MICROBLAZE_I_LMB 1
#define XPAR_MICROBLAZE_I_LMB_MON 0
#define XPAR_MICROBLAZE_LMB_DATA_SIZE 32
#define XPAR_MICROBLAZE_LOCKSTEP_MASTER 0
#define XPAR_MICROBLAZE_LOCKSTEP_SELECT 0
#define XPAR_MICROBLAZE_LOCKSTEP_SLAVE 0
#define XPAR_MICROBLAZE_M0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_M15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_MMU_DTLB_SIZE 4
#define XPAR_MICROBLAZE_MMU_ITLB_SIZE 2
#define XPAR_MICROBLAZE_MMU_PRIVILEGED_INSTR 0
#define XPAR_MICROBLAZE_MMU_TLB_ACCESS 3
#define XPAR_MICROBLAZE_MMU_ZONES 16
#define XPAR_MICROBLAZE_M_AXI_DC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_DC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DC_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_M_AXI_DC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DC_USER_SIGNALS 0
#define XPAR_MICROBLAZE_M_AXI_DC_USER_VALUE 31
#define XPAR_MICROBLAZE_M_AXI_DC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_DP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_DP_EXCLUSIVE_ACCESS 0
#define XPAR_MICROBLAZE_M_AXI_DP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_D_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_M_AXI_IC_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_ARUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_AWUSER_WIDTH 5
#define XPAR_MICROBLAZE_M_AXI_IC_BUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IC_RUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IC_USER_SIGNALS 0
#define XPAR_MICROBLAZE_M_AXI_IC_USER_VALUE 31
#define XPAR_MICROBLAZE_M_AXI_IC_WUSER_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_IP_ADDR_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_DATA_WIDTH 32
#define XPAR_MICROBLAZE_M_AXI_IP_THREAD_ID_WIDTH 1
#define XPAR_MICROBLAZE_M_AXI_I_BUS_EXCEPTION 0
#define XPAR_MICROBLAZE_NUMBER_OF_PC_BRK 1
#define XPAR_MICROBLAZE_NUMBER_OF_RD_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUMBER_OF_WR_ADDR_BRK 0
#define XPAR_MICROBLAZE_NUM_SYNC_FF_CLK 2
#define XPAR_MICROBLAZE_NUM_SYNC_FF_CLK_DEBUG 2
#define XPAR_MICROBLAZE_NUM_SYNC_FF_CLK_IRQ 1
#define XPAR_MICROBLAZE_NUM_SYNC_FF_DBG_CLK 1
#define XPAR_MICROBLAZE_NUM_SYNC_FF_DBG_TRACE_CLK 2
#define XPAR_MICROBLAZE_OPCODE_0X0_ILLEGAL 0
#define XPAR_MICROBLAZE_OPTIMIZATION 0
#define XPAR_MICROBLAZE_PC_WIDTH 32
#define XPAR_MICROBLAZE_PIADDR_SIZE 32
#define XPAR_MICROBLAZE_PVR 0
#define XPAR_MICROBLAZE_PVR_USER1 0x00
#define XPAR_MICROBLAZE_PVR_USER2 0x00000000
#define XPAR_MICROBLAZE_RESET_MSR 0x00000000
#define XPAR_MICROBLAZE_RESET_MSR_BIP 0
#define XPAR_MICROBLAZE_RESET_MSR_DCE 0
#define XPAR_MICROBLAZE_RESET_MSR_EE 0
#define XPAR_MICROBLAZE_RESET_MSR_EIP 0
#define XPAR_MICROBLAZE_RESET_MSR_ICE 0
#define XPAR_MICROBLAZE_RESET_MSR_IE 0
#define XPAR_MICROBLAZE_S0_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S0_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S1_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S1_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S2_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S2_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S3_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S3_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S4_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S4_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S5_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S5_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S6_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S6_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S7_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S7_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S8_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S8_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S9_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S9_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S10_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S10_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S11_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S11_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S12_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S12_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S13_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S13_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S14_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S14_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_S15_AXIS_DATA_WIDTH 32
#define XPAR_MICROBLAZE_S15_AXIS_PROTOCOL GENERIC
#define XPAR_MICROBLAZE_SCO 0
#define XPAR_MICROBLAZE_TRACE 0
#define XPAR_MICROBLAZE_UNALIGNED_EXCEPTIONS 0
#define XPAR_MICROBLAZE_USE_BARREL 0
#define XPAR_MICROBLAZE_USE_BRANCH_TARGET_CACHE 0
#define XPAR_MICROBLAZE_USE_CONFIG_RESET 0
#define XPAR_MICROBLAZE_USE_DCACHE 0
#define XPAR_MICROBLAZE_USE_DIV 0
#define XPAR_MICROBLAZE_USE_EXTENDED_FSL_INSTR 1
#define XPAR_MICROBLAZE_USE_EXT_BRK 0
#define XPAR_MICROBLAZE_USE_EXT_NM_BRK 0
#define XPAR_MICROBLAZE_USE_FPU 1
#define XPAR_MICROBLAZE_USE_HW_MUL 0
#define XPAR_MICROBLAZE_USE_ICACHE 0
#define XPAR_MICROBLAZE_USE_INTERRUPT 0
#define XPAR_MICROBLAZE_USE_MMU 0
#define XPAR_MICROBLAZE_USE_MSR_INSTR 1
#define XPAR_MICROBLAZE_USE_NON_SECURE 0
#define XPAR_MICROBLAZE_USE_PCMP_INSTR 1
#define XPAR_MICROBLAZE_USE_REORDER_INSTR 1
#define XPAR_MICROBLAZE_USE_STACK_PROTECTION 0
#define XPAR_MICROBLAZE_COMPONENT_NAME top_level_microblaze_0_0
#define XPAR_MICROBLAZE_EDK_IPTYPE PROCESSOR
#define XPAR_MICROBLAZE_EDK_SPECIAL microblaze
#define XPAR_MICROBLAZE_G_TEMPLATE_LIST 0
#define XPAR_MICROBLAZE_G_USE_EXCEPTIONS 0

/******************************************************************/

#define STDIN_BASEADDRESS 0x40600000
#define STDOUT_BASEADDRESS 0x40600000

/******************************************************************/

/* Platform specific definitions */
#define PLATFORM_MB
 
/* Definitions for sleep timer configuration */
#define XSLEEP_TIMER_IS_DEFAULT_TIMER
 
 
/******************************************************************/
/* Definitions for driver BRAM */
#define XPAR_XBRAM_NUM_INSTANCES 2U

/* Definitions for peripheral MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR */
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_DEVICE_ID 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_DATA_WIDTH 32U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_ECC 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_FAULT_INJECT 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_CE_FAILING_REGISTERS 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_UE_FAILING_REGISTERS 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_ECC_STATUS_REGISTERS 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_CE_COUNTER_WIDTH 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_ECC_ONOFF_REGISTER 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_ECC_ONOFF_RESET_VALUE 1U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_WRITE_ACCESS 2U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_BASEADDR 0x00000000U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_HIGHADDR 0x0007FFFFU
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_S_AXI_CTRL_BASEADDR 0xFFFFFFFFU  
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_S_AXI_CTRL_HIGHADDR 0xFFFFFFFFU  


/* Definitions for peripheral MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR */
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_DEVICE_ID 1U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_DATA_WIDTH 32U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_ECC 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_FAULT_INJECT 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_CE_FAILING_REGISTERS 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_UE_FAILING_REGISTERS 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_ECC_STATUS_REGISTERS 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_CE_COUNTER_WIDTH 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_ECC_ONOFF_REGISTER 0U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_ECC_ONOFF_RESET_VALUE 1U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_WRITE_ACCESS 2U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_BASEADDR 0x00000000U
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_HIGHADDR 0x0007FFFFU
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_S_AXI_CTRL_BASEADDR 0xFFFFFFFFU  
#define XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_S_AXI_CTRL_HIGHADDR 0xFFFFFFFFU  


/******************************************************************/

/* Canonical definitions for peripheral MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR */
#define XPAR_BRAM_0_DEVICE_ID XPAR_MICROBLAZE_0_LOCAL_MEMORY_DLMB_BRAM_IF_CNTLR_DEVICE_ID
#define XPAR_BRAM_0_DATA_WIDTH 32U
#define XPAR_BRAM_0_ECC 0U
#define XPAR_BRAM_0_FAULT_INJECT 0U
#define XPAR_BRAM_0_CE_FAILING_REGISTERS 0U
#define XPAR_BRAM_0_UE_FAILING_REGISTERS 0U
#define XPAR_BRAM_0_ECC_STATUS_REGISTERS 0U
#define XPAR_BRAM_0_CE_COUNTER_WIDTH 0U
#define XPAR_BRAM_0_ECC_ONOFF_REGISTER 0U
#define XPAR_BRAM_0_ECC_ONOFF_RESET_VALUE 1U
#define XPAR_BRAM_0_WRITE_ACCESS 2U
#define XPAR_BRAM_0_BASEADDR 0x00000000U
#define XPAR_BRAM_0_HIGHADDR 0x0007FFFFU
#define XPAR_BRAM_0_CTRL_BASEADDR 0xFFFFFFFFU  
#define XPAR_BRAM_0_CTRL_HIGHADDR 0xFFFFFFFEU  

/* Canonical definitions for peripheral MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR */
#define XPAR_BRAM_1_DEVICE_ID XPAR_MICROBLAZE_0_LOCAL_MEMORY_ILMB_BRAM_IF_CNTLR_DEVICE_ID
#define XPAR_BRAM_1_DATA_WIDTH 32U
#define XPAR_BRAM_1_ECC 0U
#define XPAR_BRAM_1_FAULT_INJECT 0U
#define XPAR_BRAM_1_CE_FAILING_REGISTERS 0U
#define XPAR_BRAM_1_UE_FAILING_REGISTERS 0U
#define XPAR_BRAM_1_ECC_STATUS_REGISTERS 0U
#define XPAR_BRAM_1_CE_COUNTER_WIDTH 0U
#define XPAR_BRAM_1_ECC_ONOFF_REGISTER 0U
#define XPAR_BRAM_1_ECC_ONOFF_RESET_VALUE 1U
#define XPAR_BRAM_1_WRITE_ACCESS 2U
#define XPAR_BRAM_1_BASEADDR 0x00000000U
#define XPAR_BRAM_1_HIGHADDR 0x0007FFFFU
#define XPAR_BRAM_1_CTRL_BASEADDR 0xFFFFFFFFU  
#define XPAR_BRAM_1_CTRL_HIGHADDR 0xFFFFFFFEU  


/******************************************************************/

/* Definitions for driver GPIO */
#define XPAR_XGPIO_NUM_INSTANCES 1

/* Definitions for peripheral AXI_GPIO_0 */
#define XPAR_AXI_GPIO_0_BASEADDR 0x40000000
#define XPAR_AXI_GPIO_0_HIGHADDR 0x4000FFFF
#define XPAR_AXI_GPIO_0_DEVICE_ID 0
#define XPAR_AXI_GPIO_0_INTERRUPT_PRESENT 0
#define XPAR_AXI_GPIO_0_IS_DUAL 1


/******************************************************************/

/* Canonical definitions for peripheral AXI_GPIO_0 */
#define XPAR_GPIO_0_BASEADDR 0x40000000
#define XPAR_GPIO_0_HIGHADDR 0x4000FFFF
#define XPAR_GPIO_0_DEVICE_ID XPAR_AXI_GPIO_0_DEVICE_ID
#define XPAR_GPIO_0_INTERRUPT_PRESENT 0
#define XPAR_GPIO_0_IS_DUAL 1


/******************************************************************/

/* Definitions for driver RFDC */
#define XPAR_XRFDC_NUM_INSTANCES 1

/* Definitions for peripheral USP_RF_DATA_CONVERTER_0 */
#define XPAR_USP_RF_DATA_CONVERTER_0_DEVICE_ID 0
#define XPAR_USP_RF_DATA_CONVERTER_0_BASEADDR 0x44A00000
#define XPAR_USP_RF_DATA_CONVERTER_0_HIGHADDR 0x44A3FFFF
#define XPAR_USP_RF_DATA_CONVERTER_0_HIGH_SPEED_ADC 0
#define XPAR_USP_RF_DATA_CONVERTER_0_SYSREF_MASTER 0
#define XPAR_USP_RF_DATA_CONVERTER_0_SYSREF_MASTER 0
#define XPAR_USP_RF_DATA_CONVERTER_0_SYSREF_SOURCE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_SYSREF_SOURCE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_IP_TYPE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_PLL_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_SAMPLING_RATE 0.5
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_REFCLK_FREQ 200.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_FABRIC_FREQ 31.250
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_FBDIV 45
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_OUTDIV 18
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_FS_MAX 6.554
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC0_SLICES 4
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE00_ENABLE 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE00 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE01_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE01 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE02_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE02 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE03_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE03 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH00 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE00 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO00_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER00_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH01 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO01_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER01_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE01 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH02 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO02_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER02_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE02 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH03 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO03_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE03 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER03_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_SAMPLING_RATE 6.4
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_REFCLK_FREQ 6400.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_FABRIC_FREQ 0.0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_OUTDIV 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_FS_MAX 6.554
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC1_SLICES 4
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE10_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE10 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE11_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE11 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE12_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE12 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE13_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE13 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH10 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO10_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER10_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE10 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH11 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO11_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER11_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE11 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH12 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO12_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER12_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE12 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH13 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO13_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER13_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE13 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_SAMPLING_RATE 6.4
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_REFCLK_FREQ 6400.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_FABRIC_FREQ 0.0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_OUTDIV 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_FS_MAX 6.554
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC2_SLICES 4
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE20_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE20 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE21_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE21 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE22_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE22 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE23_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE23 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH20 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO20_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER20_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE20 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH21 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO21_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER21_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE21 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH22 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO22_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER22_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE22 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH23 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO23_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER23_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE23 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_SAMPLING_RATE 6.4
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_REFCLK_FREQ 6400.000
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_FABRIC_FREQ 0.0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_OUTDIV 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_FS_MAX 6.554
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC3_SLICES 4
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE30_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE30 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE31_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE31 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE32_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE32 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_SLICE33_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INVSINC_CTRL33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_MODE33 2
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DECODER_MODE33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH30 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO30_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER30_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE30 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH31 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO31_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER31_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE31 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH32 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO32_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER32_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE32 3
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_TYPE33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_DATA_WIDTH33 16
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_INTERPOLATION_MODE33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_FIFO33_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_ADDER33_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_DAC_MIXER_TYPE33 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_SAMPLING_RATE 2.0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_REFCLK_FREQ 2000.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_FABRIC_FREQ 0.0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_OUTDIV 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_FS_MAX 2.058
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC0_SLICES 4
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE00_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE00 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE01_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE01 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE02_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE02 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE03_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE03 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH00 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE00 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO00_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE00 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH01 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE01 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO01_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE01 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH02 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE02 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO02_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE02 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH03 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE03 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO03_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE03 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_SAMPLING_RATE 2.0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_REFCLK_FREQ 2000.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_FABRIC_FREQ 0.0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_OUTDIV 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_FS_MAX 2.058
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC1_SLICES 4
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE10_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE10 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE11_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE11 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE12_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE12 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE13_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE13 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH10 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE10 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO10_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE10 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH11 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE11 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO11_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE11 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH12 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE12 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO12_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE12 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH13 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE13 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO13_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE13 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_SAMPLING_RATE 2.0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_REFCLK_FREQ 2000.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_FABRIC_FREQ 0.0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_OUTDIV 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_FS_MAX 2.058
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC2_SLICES 4
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE20_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE20 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE21_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE21 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE22_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE22 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE23_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE23 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH20 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE20 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO20_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE20 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH21 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE21 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO21_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE21 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH22 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE22 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO22_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE22 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH23 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE23 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO23_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE23 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_PLL_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_SAMPLING_RATE 2.0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_REFCLK_FREQ 2000.000
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_FABRIC_FREQ 0.0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_FBDIV 10
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_OUTDIV 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_REFCLK_DIV 1
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_BAND 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_FS_MAX 2.058
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC3_SLICES 4
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE30_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE30 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE31_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE31 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE32_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE32 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_SLICE33_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_MODE33 2
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH30 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE30 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO30_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE30 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH31 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE31 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO31_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE31 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH32 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE32 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO32_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE32 3
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_TYPE33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DATA_WIDTH33 8
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_DECIMATION_MODE33 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_FIFO33_ENABLE 0
#define XPAR_USP_RF_DATA_CONVERTER_0_ADC_MIXER_TYPE33 3


/******************************************************************/

/* Canonical definitions for peripheral USP_RF_DATA_CONVERTER_0 */
#define XPAR_XRFDC_0_DEVICE_ID XPAR_USP_RF_DATA_CONVERTER_0_DEVICE_ID
#define XPAR_XRFDC_0_BASEADDR 0x44A00000
#define XPAR_XRFDC_0_HIGHADDR 0x44A3FFFF
#define XPAR_XRFDC_0_High_Speed_ADC 0
#define XPAR_XRFDC_0_Sysref_Master 0
#define XPAR_XRFDC_0_Sysref_Master 0
#define XPAR_XRFDC_0_Sysref_Source 1
#define XPAR_XRFDC_0_Sysref_Source 1
#define XPAR_XRFDC_0_IP_Type 0
#define XPAR_XRFDC_0_DAC0_Enable 1
#define XPAR_XRFDC_0_DAC0_PLL_Enable 1
#define XPAR_XRFDC_0_DAC0_Sampling_Rate 0.5
#define XPAR_XRFDC_0_DAC0_Refclk_Freq 200.000
#define XPAR_XRFDC_0_DAC0_Fabric_Freq 31.250
#define XPAR_XRFDC_0_DAC0_FBDIV 45
#define XPAR_XRFDC_0_DAC0_OutDiv 18
#define XPAR_XRFDC_0_DAC0_Refclk_Div 1
#define XPAR_XRFDC_0_DAC0_Band 0
#define XPAR_XRFDC_0_DAC0_Fs_Max 6.554
#define XPAR_XRFDC_0_DAC0_Slices 4
#define XPAR_XRFDC_0_DAC_Slice00_Enable 1
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl00 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode00 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode00 0
#define XPAR_XRFDC_0_DAC_Slice01_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl01 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode01 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode01 0
#define XPAR_XRFDC_0_DAC_Slice02_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl02 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode02 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode02 0
#define XPAR_XRFDC_0_DAC_Slice03_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl03 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode03 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode03 0
#define XPAR_XRFDC_0_DAC_Data_Type00 0
#define XPAR_XRFDC_0_DAC_Data_Width00 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode00 1
#define XPAR_XRFDC_0_DAC_Fifo00_Enable 0
#define XPAR_XRFDC_0_DAC_Adder00_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type00 0
#define XPAR_XRFDC_0_DAC_Data_Type01 0
#define XPAR_XRFDC_0_DAC_Data_Width01 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode01 0
#define XPAR_XRFDC_0_DAC_Fifo01_Enable 0
#define XPAR_XRFDC_0_DAC_Adder01_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type01 3
#define XPAR_XRFDC_0_DAC_Data_Type02 0
#define XPAR_XRFDC_0_DAC_Data_Width02 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode02 0
#define XPAR_XRFDC_0_DAC_Fifo02_Enable 0
#define XPAR_XRFDC_0_DAC_Adder02_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type02 3
#define XPAR_XRFDC_0_DAC_Data_Type03 0
#define XPAR_XRFDC_0_DAC_Data_Width03 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode03 0
#define XPAR_XRFDC_0_DAC_Fifo03_Enable 0
#define XPAR_XRFDC_0_DAC_Adder03_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type03 3
#define XPAR_XRFDC_0_DAC1_Enable 0
#define XPAR_XRFDC_0_DAC1_PLL_Enable 0
#define XPAR_XRFDC_0_DAC1_Sampling_Rate 6.4
#define XPAR_XRFDC_0_DAC1_Refclk_Freq 6400.000
#define XPAR_XRFDC_0_DAC1_Fabric_Freq 0.0
#define XPAR_XRFDC_0_DAC1_FBDIV 10
#define XPAR_XRFDC_0_DAC1_OutDiv 2
#define XPAR_XRFDC_0_DAC1_Refclk_Div 1
#define XPAR_XRFDC_0_DAC1_Band 0
#define XPAR_XRFDC_0_DAC1_Fs_Max 6.554
#define XPAR_XRFDC_0_DAC1_Slices 4
#define XPAR_XRFDC_0_DAC_Slice10_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl10 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode10 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode10 0
#define XPAR_XRFDC_0_DAC_Slice11_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl11 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode11 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode11 0
#define XPAR_XRFDC_0_DAC_Slice12_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl12 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode12 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode12 0
#define XPAR_XRFDC_0_DAC_Slice13_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl13 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode13 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode13 0
#define XPAR_XRFDC_0_DAC_Data_Type10 0
#define XPAR_XRFDC_0_DAC_Data_Width10 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode10 0
#define XPAR_XRFDC_0_DAC_Fifo10_Enable 0
#define XPAR_XRFDC_0_DAC_Adder10_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type10 3
#define XPAR_XRFDC_0_DAC_Data_Type11 0
#define XPAR_XRFDC_0_DAC_Data_Width11 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode11 0
#define XPAR_XRFDC_0_DAC_Fifo11_Enable 0
#define XPAR_XRFDC_0_DAC_Adder11_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type11 3
#define XPAR_XRFDC_0_DAC_Data_Type12 0
#define XPAR_XRFDC_0_DAC_Data_Width12 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode12 0
#define XPAR_XRFDC_0_DAC_Fifo12_Enable 0
#define XPAR_XRFDC_0_DAC_Adder12_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type12 3
#define XPAR_XRFDC_0_DAC_Data_Type13 0
#define XPAR_XRFDC_0_DAC_Data_Width13 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode13 0
#define XPAR_XRFDC_0_DAC_Fifo13_Enable 0
#define XPAR_XRFDC_0_DAC_Adder13_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type13 3
#define XPAR_XRFDC_0_DAC2_Enable 0
#define XPAR_XRFDC_0_DAC2_PLL_Enable 0
#define XPAR_XRFDC_0_DAC2_Sampling_Rate 6.4
#define XPAR_XRFDC_0_DAC2_Refclk_Freq 6400.000
#define XPAR_XRFDC_0_DAC2_Fabric_Freq 0.0
#define XPAR_XRFDC_0_DAC2_FBDIV 10
#define XPAR_XRFDC_0_DAC2_OutDiv 2
#define XPAR_XRFDC_0_DAC2_Refclk_Div 1
#define XPAR_XRFDC_0_DAC2_Band 0
#define XPAR_XRFDC_0_DAC2_Fs_Max 6.554
#define XPAR_XRFDC_0_DAC2_Slices 4
#define XPAR_XRFDC_0_DAC_Slice20_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl20 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode20 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode20 0
#define XPAR_XRFDC_0_DAC_Slice21_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl21 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode21 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode21 0
#define XPAR_XRFDC_0_DAC_Slice22_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl22 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode22 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode22 0
#define XPAR_XRFDC_0_DAC_Slice23_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl23 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode23 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode23 0
#define XPAR_XRFDC_0_DAC_Data_Type20 0
#define XPAR_XRFDC_0_DAC_Data_Width20 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode20 0
#define XPAR_XRFDC_0_DAC_Fifo20_Enable 0
#define XPAR_XRFDC_0_DAC_Adder20_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type20 3
#define XPAR_XRFDC_0_DAC_Data_Type21 0
#define XPAR_XRFDC_0_DAC_Data_Width21 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode21 0
#define XPAR_XRFDC_0_DAC_Fifo21_Enable 0
#define XPAR_XRFDC_0_DAC_Adder21_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type21 3
#define XPAR_XRFDC_0_DAC_Data_Type22 0
#define XPAR_XRFDC_0_DAC_Data_Width22 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode22 0
#define XPAR_XRFDC_0_DAC_Fifo22_Enable 0
#define XPAR_XRFDC_0_DAC_Adder22_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type22 3
#define XPAR_XRFDC_0_DAC_Data_Type23 0
#define XPAR_XRFDC_0_DAC_Data_Width23 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode23 0
#define XPAR_XRFDC_0_DAC_Fifo23_Enable 0
#define XPAR_XRFDC_0_DAC_Adder23_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type23 3
#define XPAR_XRFDC_0_DAC3_Enable 0
#define XPAR_XRFDC_0_DAC3_PLL_Enable 0
#define XPAR_XRFDC_0_DAC3_Sampling_Rate 6.4
#define XPAR_XRFDC_0_DAC3_Refclk_Freq 6400.000
#define XPAR_XRFDC_0_DAC3_Fabric_Freq 0.0
#define XPAR_XRFDC_0_DAC3_FBDIV 10
#define XPAR_XRFDC_0_DAC3_OutDiv 2
#define XPAR_XRFDC_0_DAC3_Refclk_Div 1
#define XPAR_XRFDC_0_DAC3_Band 0
#define XPAR_XRFDC_0_DAC3_Fs_Max 6.554
#define XPAR_XRFDC_0_DAC3_Slices 4
#define XPAR_XRFDC_0_DAC_Slice30_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl30 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode30 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode30 0
#define XPAR_XRFDC_0_DAC_Slice31_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl31 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode31 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode31 0
#define XPAR_XRFDC_0_DAC_Slice32_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl32 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode32 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode32 0
#define XPAR_XRFDC_0_DAC_Slice33_Enable 0
#define XPAR_XRFDC_0_DAC_Invsinc_Ctrl33 0
#define XPAR_XRFDC_0_DAC_Mixer_Mode33 2
#define XPAR_XRFDC_0_DAC_Decoder_Mode33 0
#define XPAR_XRFDC_0_DAC_Data_Type30 0
#define XPAR_XRFDC_0_DAC_Data_Width30 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode30 0
#define XPAR_XRFDC_0_DAC_Fifo30_Enable 0
#define XPAR_XRFDC_0_DAC_Adder30_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type30 3
#define XPAR_XRFDC_0_DAC_Data_Type31 0
#define XPAR_XRFDC_0_DAC_Data_Width31 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode31 0
#define XPAR_XRFDC_0_DAC_Fifo31_Enable 0
#define XPAR_XRFDC_0_DAC_Adder31_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type31 3
#define XPAR_XRFDC_0_DAC_Data_Type32 0
#define XPAR_XRFDC_0_DAC_Data_Width32 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode32 0
#define XPAR_XRFDC_0_DAC_Fifo32_Enable 0
#define XPAR_XRFDC_0_DAC_Adder32_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type32 3
#define XPAR_XRFDC_0_DAC_Data_Type33 0
#define XPAR_XRFDC_0_DAC_Data_Width33 16
#define XPAR_XRFDC_0_DAC_Interpolation_Mode33 0
#define XPAR_XRFDC_0_DAC_Fifo33_Enable 0
#define XPAR_XRFDC_0_DAC_Adder33_Enable 0
#define XPAR_XRFDC_0_DAC_Mixer_Type33 3
#define XPAR_XRFDC_0_ADC0_Enable 0
#define XPAR_XRFDC_0_ADC0_PLL_Enable 0
#define XPAR_XRFDC_0_ADC0_Sampling_Rate 2.0
#define XPAR_XRFDC_0_ADC0_Refclk_Freq 2000.000
#define XPAR_XRFDC_0_ADC0_Fabric_Freq 0.0
#define XPAR_XRFDC_0_ADC0_FBDIV 10
#define XPAR_XRFDC_0_ADC0_OutDiv 2
#define XPAR_XRFDC_0_ADC0_Refclk_Div 1
#define XPAR_XRFDC_0_ADC0_Band 0
#define XPAR_XRFDC_0_ADC0_Fs_Max 2.058
#define XPAR_XRFDC_0_ADC0_Slices 4
#define XPAR_XRFDC_0_ADC_Slice00_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode00 2
#define XPAR_XRFDC_0_ADC_Slice01_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode01 2
#define XPAR_XRFDC_0_ADC_Slice02_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode02 2
#define XPAR_XRFDC_0_ADC_Slice03_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode03 2
#define XPAR_XRFDC_0_ADC_Data_Type00 0
#define XPAR_XRFDC_0_ADC_Data_Width00 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode00 0
#define XPAR_XRFDC_0_ADC_Fifo00_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type00 3
#define XPAR_XRFDC_0_ADC_Data_Type01 0
#define XPAR_XRFDC_0_ADC_Data_Width01 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode01 0
#define XPAR_XRFDC_0_ADC_Fifo01_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type01 3
#define XPAR_XRFDC_0_ADC_Data_Type02 0
#define XPAR_XRFDC_0_ADC_Data_Width02 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode02 0
#define XPAR_XRFDC_0_ADC_Fifo02_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type02 3
#define XPAR_XRFDC_0_ADC_Data_Type03 0
#define XPAR_XRFDC_0_ADC_Data_Width03 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode03 0
#define XPAR_XRFDC_0_ADC_Fifo03_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type03 3
#define XPAR_XRFDC_0_ADC1_Enable 0
#define XPAR_XRFDC_0_ADC1_PLL_Enable 0
#define XPAR_XRFDC_0_ADC1_Sampling_Rate 2.0
#define XPAR_XRFDC_0_ADC1_Refclk_Freq 2000.000
#define XPAR_XRFDC_0_ADC1_Fabric_Freq 0.0
#define XPAR_XRFDC_0_ADC1_FBDIV 10
#define XPAR_XRFDC_0_ADC1_OutDiv 2
#define XPAR_XRFDC_0_ADC1_Refclk_Div 1
#define XPAR_XRFDC_0_ADC1_Band 0
#define XPAR_XRFDC_0_ADC1_Fs_Max 2.058
#define XPAR_XRFDC_0_ADC1_Slices 4
#define XPAR_XRFDC_0_ADC_Slice10_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode10 2
#define XPAR_XRFDC_0_ADC_Slice11_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode11 2
#define XPAR_XRFDC_0_ADC_Slice12_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode12 2
#define XPAR_XRFDC_0_ADC_Slice13_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode13 2
#define XPAR_XRFDC_0_ADC_Data_Type10 0
#define XPAR_XRFDC_0_ADC_Data_Width10 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode10 0
#define XPAR_XRFDC_0_ADC_Fifo10_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type10 3
#define XPAR_XRFDC_0_ADC_Data_Type11 0
#define XPAR_XRFDC_0_ADC_Data_Width11 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode11 0
#define XPAR_XRFDC_0_ADC_Fifo11_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type11 3
#define XPAR_XRFDC_0_ADC_Data_Type12 0
#define XPAR_XRFDC_0_ADC_Data_Width12 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode12 0
#define XPAR_XRFDC_0_ADC_Fifo12_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type12 3
#define XPAR_XRFDC_0_ADC_Data_Type13 0
#define XPAR_XRFDC_0_ADC_Data_Width13 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode13 0
#define XPAR_XRFDC_0_ADC_Fifo13_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type13 3
#define XPAR_XRFDC_0_ADC2_Enable 0
#define XPAR_XRFDC_0_ADC2_PLL_Enable 0
#define XPAR_XRFDC_0_ADC2_Sampling_Rate 2.0
#define XPAR_XRFDC_0_ADC2_Refclk_Freq 2000.000
#define XPAR_XRFDC_0_ADC2_Fabric_Freq 0.0
#define XPAR_XRFDC_0_ADC2_FBDIV 10
#define XPAR_XRFDC_0_ADC2_OutDiv 2
#define XPAR_XRFDC_0_ADC2_Refclk_Div 1
#define XPAR_XRFDC_0_ADC2_Band 0
#define XPAR_XRFDC_0_ADC2_Fs_Max 2.058
#define XPAR_XRFDC_0_ADC2_Slices 4
#define XPAR_XRFDC_0_ADC_Slice20_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode20 2
#define XPAR_XRFDC_0_ADC_Slice21_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode21 2
#define XPAR_XRFDC_0_ADC_Slice22_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode22 2
#define XPAR_XRFDC_0_ADC_Slice23_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode23 2
#define XPAR_XRFDC_0_ADC_Data_Type20 0
#define XPAR_XRFDC_0_ADC_Data_Width20 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode20 0
#define XPAR_XRFDC_0_ADC_Fifo20_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type20 3
#define XPAR_XRFDC_0_ADC_Data_Type21 0
#define XPAR_XRFDC_0_ADC_Data_Width21 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode21 0
#define XPAR_XRFDC_0_ADC_Fifo21_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type21 3
#define XPAR_XRFDC_0_ADC_Data_Type22 0
#define XPAR_XRFDC_0_ADC_Data_Width22 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode22 0
#define XPAR_XRFDC_0_ADC_Fifo22_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type22 3
#define XPAR_XRFDC_0_ADC_Data_Type23 0
#define XPAR_XRFDC_0_ADC_Data_Width23 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode23 0
#define XPAR_XRFDC_0_ADC_Fifo23_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type23 3
#define XPAR_XRFDC_0_ADC3_Enable 0
#define XPAR_XRFDC_0_ADC3_PLL_Enable 0
#define XPAR_XRFDC_0_ADC3_Sampling_Rate 2.0
#define XPAR_XRFDC_0_ADC3_Refclk_Freq 2000.000
#define XPAR_XRFDC_0_ADC3_Fabric_Freq 0.0
#define XPAR_XRFDC_0_ADC3_FBDIV 10
#define XPAR_XRFDC_0_ADC3_OutDiv 2
#define XPAR_XRFDC_0_ADC3_Refclk_Div 1
#define XPAR_XRFDC_0_ADC3_Band 0
#define XPAR_XRFDC_0_ADC3_Fs_Max 2.058
#define XPAR_XRFDC_0_ADC3_Slices 4
#define XPAR_XRFDC_0_ADC_Slice30_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode30 2
#define XPAR_XRFDC_0_ADC_Slice31_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode31 2
#define XPAR_XRFDC_0_ADC_Slice32_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode32 2
#define XPAR_XRFDC_0_ADC_Slice33_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Mode33 2
#define XPAR_XRFDC_0_ADC_Data_Type30 0
#define XPAR_XRFDC_0_ADC_Data_Width30 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode30 0
#define XPAR_XRFDC_0_ADC_Fifo30_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type30 3
#define XPAR_XRFDC_0_ADC_Data_Type31 0
#define XPAR_XRFDC_0_ADC_Data_Width31 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode31 0
#define XPAR_XRFDC_0_ADC_Fifo31_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type31 3
#define XPAR_XRFDC_0_ADC_Data_Type32 0
#define XPAR_XRFDC_0_ADC_Data_Width32 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode32 0
#define XPAR_XRFDC_0_ADC_Fifo32_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type32 3
#define XPAR_XRFDC_0_ADC_Data_Type33 0
#define XPAR_XRFDC_0_ADC_Data_Width33 8
#define XPAR_XRFDC_0_ADC_Decimation_Mode33 0
#define XPAR_XRFDC_0_ADC_Fifo33_Enable 0
#define XPAR_XRFDC_0_ADC_Mixer_Type33 3


/******************************************************************/

/* Xilinx RFdc Device Name */
#define XPAR_XRFDC_0_DEV_NAME "44a00000.usp_rf_data_converter"

/******************************************************************/

/* Definitions for driver UARTLITE */
#define XPAR_XUARTLITE_NUM_INSTANCES 1

/* Definitions for peripheral AXI_UARTLITE_0 */
#define XPAR_AXI_UARTLITE_0_BASEADDR 0x40600000
#define XPAR_AXI_UARTLITE_0_HIGHADDR 0x4060FFFF
#define XPAR_AXI_UARTLITE_0_DEVICE_ID 0
#define XPAR_AXI_UARTLITE_0_BAUDRATE 115200
#define XPAR_AXI_UARTLITE_0_USE_PARITY 0
#define XPAR_AXI_UARTLITE_0_ODD_PARITY 0
#define XPAR_AXI_UARTLITE_0_DATA_BITS 8


/******************************************************************/

/* Canonical definitions for peripheral AXI_UARTLITE_0 */
#define XPAR_UARTLITE_0_DEVICE_ID XPAR_AXI_UARTLITE_0_DEVICE_ID
#define XPAR_UARTLITE_0_BASEADDR 0x40600000
#define XPAR_UARTLITE_0_HIGHADDR 0x4060FFFF
#define XPAR_UARTLITE_0_BAUDRATE 115200
#define XPAR_UARTLITE_0_USE_PARITY 0
#define XPAR_UARTLITE_0_ODD_PARITY 0
#define XPAR_UARTLITE_0_DATA_BITS 8


/******************************************************************/

#endif  /* end of protection macro */
