

================================================================
== Vitis HLS Report for 'dense_relu_2'
================================================================
* Date:           Sat Dec 23 20:36:00 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        cnn
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  12.036 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   205889|   205889|  2.478 ms|  2.478 ms|  205889|  205889|     none|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_156_1   |   205888|   205888|      3217|          -|          -|    64|        no|
        | + VITIS_LOOP_158_2  |     3205|     3205|        10|          4|          1|   800|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    174|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       0|    148|    -|
|Memory           |       93|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|    227|    -|
|Register         |        -|    -|     346|     32|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       93|    0|     346|    581|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       21|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------------+-----------------+---------+----+---+-----+-----+
    |        Instance       |      Module     | BRAM_18K| DSP| FF| LUT | URAM|
    +-----------------------+-----------------+---------+----+---+-----+-----+
    |mux_3264_32_1_1_U1163  |mux_3264_32_1_1  |        0|   0|  0|  148|    0|
    +-----------------------+-----------------+---------+----+---+-----+-----+
    |Total                  |                 |        0|   0|  0|  148|    0|
    +-----------------------+-----------------+---------+----+---+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +-------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |       Memory      |            Module            | BRAM_18K| FF| LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |layer_9_bias_U     |dense_relu_2_layer_9_bias     |        1|  0|   0|    0|     64|   32|     1|         2048|
    |layer_9_weights_U  |dense_relu_2_layer_9_weights  |       92|  0|   0|    0|  51200|   32|     1|      1638400|
    +-------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+
    |Total              |                              |       93|  0|   0|    0|  51264|   64|     2|      1640448|
    +-------------------+------------------------------+---------+---+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |add_ln156_fu_663_p2     |         +|   0|  0|  14|           7|           1|
    |add_ln158_1_fu_696_p2   |         +|   0|  0|  17|          10|           1|
    |add_ln158_fu_684_p2     |         +|   0|  0|  17|          10|           1|
    |add_ln160_1_fu_852_p2   |         +|   0|  0|  28|          21|          11|
    |add_ln160_fu_756_p2     |         +|   0|  0|  23|          16|          16|
    |and_ln49_fu_891_p2      |       and|   0|  0|   2|           1|           1|
    |icmp_ln156_fu_669_p2    |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln158_1_fu_840_p2  |      icmp|   0|  0|  11|          10|           5|
    |icmp_ln158_fu_690_p2    |      icmp|   0|  0|  11|          10|           9|
    |icmp_ln49_1_fu_881_p2   |      icmp|   0|  0|  16|          23|           1|
    |icmp_ln49_fu_875_p2     |      icmp|   0|  0|  11|           8|           2|
    |or_ln49_fu_887_p2       |        or|   0|  0|   2|           1|           1|
    |select_ln158_fu_845_p3  |    select|   0|  0|   9|           1|          10|
    |ap_enable_pp0           |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 174|         126|          69|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |add108_reg_615                     |   9|          2|   32|         64|
    |ap_NS_fsm                          |  81|         17|    1|         17|
    |ap_enable_reg_pp0_iter2            |   9|          2|    1|          2|
    |ap_phi_mux_add108_phi_fu_618_p4    |   9|          2|   32|         64|
    |ap_phi_mux_ii_phi_fu_608_p4        |   9|          2|   10|         20|
    |ap_phi_mux_phi_mul_phi_fu_629_p4   |   9|          2|   21|         42|
    |ap_phi_mux_phi_urem_phi_fu_641_p4  |   9|          2|   10|         20|
    |grp_fu_648_p0                      |  14|          3|   32|         96|
    |grp_fu_648_p1                      |  14|          3|   32|         96|
    |i_reg_592                          |   9|          2|    7|         14|
    |ii_reg_604                         |   9|          2|   10|         20|
    |output_r_address0                  |  14|          3|    6|         18|
    |output_r_d0                        |  14|          3|   32|         96|
    |phi_mul_reg_625                    |   9|          2|   21|         42|
    |phi_urem_reg_637                   |   9|          2|   10|         20|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 227|         49|  257|        631|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------+----+----+-----+-----------+
    |            Name            | FF | LUT| Bits| Const Bits|
    +----------------------------+----+----+-----+-----------+
    |add108_reg_615              |  32|   0|   32|          0|
    |add1_reg_1150               |  32|   0|   32|          0|
    |add_ln156_reg_897           |   7|   0|    7|          0|
    |add_ln158_1_reg_934         |  10|   0|   10|          0|
    |add_ln158_reg_925           |  10|   0|   10|          0|
    |add_ln160_1_reg_1125        |  21|   0|   21|          0|
    |ap_CS_fsm                   |  16|   0|   16|          0|
    |ap_enable_reg_pp0_iter0     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2     |   1|   0|    1|          0|
    |i_reg_592                   |   7|   0|    7|          0|
    |icmp_ln158_reg_930          |   1|   0|    1|          0|
    |icmp_ln49_1_reg_1162        |   1|   0|    1|          0|
    |icmp_ln49_reg_1157          |   1|   0|    1|          0|
    |ii_reg_604                  |  10|   0|   10|          0|
    |layer_9_bias_load_reg_1145  |  32|   0|   32|          0|
    |mul7_reg_1130               |  32|   0|   32|          0|
    |output_addr_reg_910         |   6|   0|    6|          0|
    |phi_mul_reg_625             |  21|   0|   21|          0|
    |phi_urem_reg_637            |  10|   0|   10|          0|
    |select_ln158_reg_1120       |  10|   0|   10|          0|
    |tmp_22_reg_940              |   6|   0|    6|          0|
    |zext_ln156_1_reg_915        |   7|   0|   16|          9|
    |zext_ln156_reg_905          |   7|   0|   64|         57|
    |icmp_ln158_reg_930          |  64|  32|    1|          0|
    +----------------------------+----+----+-----+-----------+
    |Total                       | 346|  32|  349|         66|
    +----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3337_p_din0    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3337_p_din1    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3337_p_opcode  |  out|    2|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3337_p_dout0   |   in|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3337_p_ce      |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3341_p_din0    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3341_p_din1    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3341_p_dout0   |   in|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_3341_p_ce      |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_4439_p_din0    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_4439_p_din1    |  out|   32|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_4439_p_opcode  |  out|    5|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_4439_p_dout0   |   in|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|grp_fu_4439_p_ce      |  out|    1|  ap_ctrl_hs|  dense_relu.2|  return value|
|input_0_address0      |  out|    5|   ap_memory|       input_0|         array|
|input_0_ce0           |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0            |   in|   32|   ap_memory|       input_0|         array|
|input_1_address0      |  out|    5|   ap_memory|       input_1|         array|
|input_1_ce0           |  out|    1|   ap_memory|       input_1|         array|
|input_1_q0            |   in|   32|   ap_memory|       input_1|         array|
|input_2_address0      |  out|    5|   ap_memory|       input_2|         array|
|input_2_ce0           |  out|    1|   ap_memory|       input_2|         array|
|input_2_q0            |   in|   32|   ap_memory|       input_2|         array|
|input_3_address0      |  out|    5|   ap_memory|       input_3|         array|
|input_3_ce0           |  out|    1|   ap_memory|       input_3|         array|
|input_3_q0            |   in|   32|   ap_memory|       input_3|         array|
|input_4_address0      |  out|    5|   ap_memory|       input_4|         array|
|input_4_ce0           |  out|    1|   ap_memory|       input_4|         array|
|input_4_q0            |   in|   32|   ap_memory|       input_4|         array|
|input_5_address0      |  out|    5|   ap_memory|       input_5|         array|
|input_5_ce0           |  out|    1|   ap_memory|       input_5|         array|
|input_5_q0            |   in|   32|   ap_memory|       input_5|         array|
|input_6_address0      |  out|    5|   ap_memory|       input_6|         array|
|input_6_ce0           |  out|    1|   ap_memory|       input_6|         array|
|input_6_q0            |   in|   32|   ap_memory|       input_6|         array|
|input_7_address0      |  out|    5|   ap_memory|       input_7|         array|
|input_7_ce0           |  out|    1|   ap_memory|       input_7|         array|
|input_7_q0            |   in|   32|   ap_memory|       input_7|         array|
|input_8_address0      |  out|    5|   ap_memory|       input_8|         array|
|input_8_ce0           |  out|    1|   ap_memory|       input_8|         array|
|input_8_q0            |   in|   32|   ap_memory|       input_8|         array|
|input_9_address0      |  out|    5|   ap_memory|       input_9|         array|
|input_9_ce0           |  out|    1|   ap_memory|       input_9|         array|
|input_9_q0            |   in|   32|   ap_memory|       input_9|         array|
|input_10_address0     |  out|    5|   ap_memory|      input_10|         array|
|input_10_ce0          |  out|    1|   ap_memory|      input_10|         array|
|input_10_q0           |   in|   32|   ap_memory|      input_10|         array|
|input_11_address0     |  out|    5|   ap_memory|      input_11|         array|
|input_11_ce0          |  out|    1|   ap_memory|      input_11|         array|
|input_11_q0           |   in|   32|   ap_memory|      input_11|         array|
|input_12_address0     |  out|    5|   ap_memory|      input_12|         array|
|input_12_ce0          |  out|    1|   ap_memory|      input_12|         array|
|input_12_q0           |   in|   32|   ap_memory|      input_12|         array|
|input_13_address0     |  out|    5|   ap_memory|      input_13|         array|
|input_13_ce0          |  out|    1|   ap_memory|      input_13|         array|
|input_13_q0           |   in|   32|   ap_memory|      input_13|         array|
|input_14_address0     |  out|    5|   ap_memory|      input_14|         array|
|input_14_ce0          |  out|    1|   ap_memory|      input_14|         array|
|input_14_q0           |   in|   32|   ap_memory|      input_14|         array|
|input_15_address0     |  out|    5|   ap_memory|      input_15|         array|
|input_15_ce0          |  out|    1|   ap_memory|      input_15|         array|
|input_15_q0           |   in|   32|   ap_memory|      input_15|         array|
|input_16_address0     |  out|    5|   ap_memory|      input_16|         array|
|input_16_ce0          |  out|    1|   ap_memory|      input_16|         array|
|input_16_q0           |   in|   32|   ap_memory|      input_16|         array|
|input_17_address0     |  out|    5|   ap_memory|      input_17|         array|
|input_17_ce0          |  out|    1|   ap_memory|      input_17|         array|
|input_17_q0           |   in|   32|   ap_memory|      input_17|         array|
|input_18_address0     |  out|    5|   ap_memory|      input_18|         array|
|input_18_ce0          |  out|    1|   ap_memory|      input_18|         array|
|input_18_q0           |   in|   32|   ap_memory|      input_18|         array|
|input_19_address0     |  out|    5|   ap_memory|      input_19|         array|
|input_19_ce0          |  out|    1|   ap_memory|      input_19|         array|
|input_19_q0           |   in|   32|   ap_memory|      input_19|         array|
|input_20_address0     |  out|    5|   ap_memory|      input_20|         array|
|input_20_ce0          |  out|    1|   ap_memory|      input_20|         array|
|input_20_q0           |   in|   32|   ap_memory|      input_20|         array|
|input_21_address0     |  out|    5|   ap_memory|      input_21|         array|
|input_21_ce0          |  out|    1|   ap_memory|      input_21|         array|
|input_21_q0           |   in|   32|   ap_memory|      input_21|         array|
|input_22_address0     |  out|    5|   ap_memory|      input_22|         array|
|input_22_ce0          |  out|    1|   ap_memory|      input_22|         array|
|input_22_q0           |   in|   32|   ap_memory|      input_22|         array|
|input_23_address0     |  out|    5|   ap_memory|      input_23|         array|
|input_23_ce0          |  out|    1|   ap_memory|      input_23|         array|
|input_23_q0           |   in|   32|   ap_memory|      input_23|         array|
|input_24_address0     |  out|    5|   ap_memory|      input_24|         array|
|input_24_ce0          |  out|    1|   ap_memory|      input_24|         array|
|input_24_q0           |   in|   32|   ap_memory|      input_24|         array|
|input_25_address0     |  out|    5|   ap_memory|      input_25|         array|
|input_25_ce0          |  out|    1|   ap_memory|      input_25|         array|
|input_25_q0           |   in|   32|   ap_memory|      input_25|         array|
|input_26_address0     |  out|    5|   ap_memory|      input_26|         array|
|input_26_ce0          |  out|    1|   ap_memory|      input_26|         array|
|input_26_q0           |   in|   32|   ap_memory|      input_26|         array|
|input_27_address0     |  out|    5|   ap_memory|      input_27|         array|
|input_27_ce0          |  out|    1|   ap_memory|      input_27|         array|
|input_27_q0           |   in|   32|   ap_memory|      input_27|         array|
|input_28_address0     |  out|    5|   ap_memory|      input_28|         array|
|input_28_ce0          |  out|    1|   ap_memory|      input_28|         array|
|input_28_q0           |   in|   32|   ap_memory|      input_28|         array|
|input_29_address0     |  out|    5|   ap_memory|      input_29|         array|
|input_29_ce0          |  out|    1|   ap_memory|      input_29|         array|
|input_29_q0           |   in|   32|   ap_memory|      input_29|         array|
|input_30_address0     |  out|    5|   ap_memory|      input_30|         array|
|input_30_ce0          |  out|    1|   ap_memory|      input_30|         array|
|input_30_q0           |   in|   32|   ap_memory|      input_30|         array|
|input_31_address0     |  out|    5|   ap_memory|      input_31|         array|
|input_31_ce0          |  out|    1|   ap_memory|      input_31|         array|
|input_31_q0           |   in|   32|   ap_memory|      input_31|         array|
|output_r_address0     |  out|    6|   ap_memory|      output_r|         array|
|output_r_ce0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_we0          |  out|    1|   ap_memory|      output_r|         array|
|output_r_d0           |  out|   32|   ap_memory|      output_r|         array|
|output_r_q0           |   in|   32|   ap_memory|      output_r|         array|
+----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 1
  Pipeline-0 : II = 4, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 14 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.48>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%br_ln156 = br void" [../src/hls/cnn.cpp:156]   --->   Operation 23 'br' 'br_ln156' <Predicate = true> <Delay = 0.48>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i = phi i7 %add_ln156, void %_Z4reluRf.exit, i7 0, void %.lr.ph6" [../src/hls/cnn.cpp:156]   --->   Operation 24 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.89ns)   --->   "%add_ln156 = add i7 %i, i7 1" [../src/hls/cnn.cpp:156]   --->   Operation 25 'add' 'add_ln156' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.86ns)   --->   "%icmp_ln156 = icmp_eq  i7 %i, i7 64" [../src/hls/cnn.cpp:156]   --->   Operation 26 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 27 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %.split2, void %._crit_edge7.loopexit" [../src/hls/cnn.cpp:156]   --->   Operation 28 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln156 = zext i7 %i" [../src/hls/cnn.cpp:156]   --->   Operation 29 'zext' 'zext_ln156' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %zext_ln156" [../src/hls/cnn.cpp:156]   --->   Operation 30 'getelementptr' 'output_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_2 : Operation 31 [2/2] (1.35ns)   --->   "%output_load = load i6 %output_addr" [../src/hls/cnn.cpp:160]   --->   Operation 31 'load' 'output_load' <Predicate = (!icmp_ln156)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%ret_ln167 = ret" [../src/hls/cnn.cpp:167]   --->   Operation 32 'ret' 'ret_ln167' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 1.35>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln156_1 = zext i7 %i" [../src/hls/cnn.cpp:156]   --->   Operation 33 'zext' 'zext_ln156_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln156 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [../src/hls/cnn.cpp:156]   --->   Operation 34 'specloopname' 'specloopname_ln156' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/2] (1.35ns)   --->   "%output_load = load i6 %output_addr" [../src/hls/cnn.cpp:160]   --->   Operation 35 'load' 'output_load' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_3 : Operation 36 [1/1] (0.48ns)   --->   "%br_ln158 = br void" [../src/hls/cnn.cpp:158]   --->   Operation 36 'br' 'br_ln158' <Predicate = true> <Delay = 0.48>

State 4 <SV = 3> <Delay = 6.01>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%ii = phi i10 %add_ln158, void %.split, i10 0, void %.split2" [../src/hls/cnn.cpp:158]   --->   Operation 37 'phi' 'ii' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%add108 = phi i32 %add, void %.split, i32 %output_load, void %.split2" [../src/hls/cnn.cpp:160]   --->   Operation 38 'phi' 'add108' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%phi_mul = phi i21 %add_ln160_1, void %.split, i21 0, void %.split2" [../src/hls/cnn.cpp:160]   --->   Operation 39 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%phi_urem = phi i10 %select_ln158, void %.split, i10 0, void %.split2" [../src/hls/cnn.cpp:158]   --->   Operation 40 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.93ns)   --->   "%add_ln158 = add i10 %ii, i10 1" [../src/hls/cnn.cpp:158]   --->   Operation 41 'add' 'add_ln158' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 42 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.85ns)   --->   "%icmp_ln158 = icmp_eq  i10 %ii, i10 800" [../src/hls/cnn.cpp:158]   --->   Operation 43 'icmp' 'icmp_ln158' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_65 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 800, i64 800, i64 800"   --->   Operation 44 'speclooptripcount' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln158 = br i1 %icmp_ln158, void %.split, void %._crit_edge.loopexit" [../src/hls/cnn.cpp:158]   --->   Operation 45 'br' 'br_ln158' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.93ns)   --->   "%add_ln158_1 = add i10 %phi_urem, i10 1" [../src/hls/cnn.cpp:158]   --->   Operation 46 'add' 'add_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i6 @_ssdm_op_PartSelect.i6.i21.i32.i32, i21 %phi_mul, i32 15, i32 20" [../src/hls/cnn.cpp:160]   --->   Operation 47 'partselect' 'tmp_22' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln160_1 = zext i10 %phi_urem" [../src/hls/cnn.cpp:160]   --->   Operation 48 'zext' 'zext_ln160_1' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%input_0_addr = getelementptr i32 %input_0, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 49 'getelementptr' 'input_0_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 50 [2/2] (0.79ns)   --->   "%input_0_load = load i5 %input_0_addr" [../src/hls/cnn.cpp:160]   --->   Operation 50 'load' 'input_0_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%input_1_addr = getelementptr i32 %input_1, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 51 'getelementptr' 'input_1_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (0.79ns)   --->   "%input_1_load = load i5 %input_1_addr" [../src/hls/cnn.cpp:160]   --->   Operation 52 'load' 'input_1_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%input_2_addr = getelementptr i32 %input_2, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 53 'getelementptr' 'input_2_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 54 [2/2] (0.79ns)   --->   "%input_2_load = load i5 %input_2_addr" [../src/hls/cnn.cpp:160]   --->   Operation 54 'load' 'input_2_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%input_3_addr = getelementptr i32 %input_3, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 55 'getelementptr' 'input_3_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (0.79ns)   --->   "%input_3_load = load i5 %input_3_addr" [../src/hls/cnn.cpp:160]   --->   Operation 56 'load' 'input_3_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%input_4_addr = getelementptr i32 %input_4, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 57 'getelementptr' 'input_4_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 58 [2/2] (0.79ns)   --->   "%input_4_load = load i5 %input_4_addr" [../src/hls/cnn.cpp:160]   --->   Operation 58 'load' 'input_4_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%input_5_addr = getelementptr i32 %input_5, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 59 'getelementptr' 'input_5_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (0.79ns)   --->   "%input_5_load = load i5 %input_5_addr" [../src/hls/cnn.cpp:160]   --->   Operation 60 'load' 'input_5_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%input_6_addr = getelementptr i32 %input_6, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 61 'getelementptr' 'input_6_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 62 [2/2] (0.79ns)   --->   "%input_6_load = load i5 %input_6_addr" [../src/hls/cnn.cpp:160]   --->   Operation 62 'load' 'input_6_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%input_7_addr = getelementptr i32 %input_7, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 63 'getelementptr' 'input_7_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 64 [2/2] (0.79ns)   --->   "%input_7_load = load i5 %input_7_addr" [../src/hls/cnn.cpp:160]   --->   Operation 64 'load' 'input_7_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%input_8_addr = getelementptr i32 %input_8, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 65 'getelementptr' 'input_8_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (0.79ns)   --->   "%input_8_load = load i5 %input_8_addr" [../src/hls/cnn.cpp:160]   --->   Operation 66 'load' 'input_8_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%input_9_addr = getelementptr i32 %input_9, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 67 'getelementptr' 'input_9_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (0.79ns)   --->   "%input_9_load = load i5 %input_9_addr" [../src/hls/cnn.cpp:160]   --->   Operation 68 'load' 'input_9_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%input_10_addr = getelementptr i32 %input_10, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 69 'getelementptr' 'input_10_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (0.79ns)   --->   "%input_10_load = load i5 %input_10_addr" [../src/hls/cnn.cpp:160]   --->   Operation 70 'load' 'input_10_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%input_11_addr = getelementptr i32 %input_11, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 71 'getelementptr' 'input_11_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (0.79ns)   --->   "%input_11_load = load i5 %input_11_addr" [../src/hls/cnn.cpp:160]   --->   Operation 72 'load' 'input_11_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%input_12_addr = getelementptr i32 %input_12, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 73 'getelementptr' 'input_12_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (0.79ns)   --->   "%input_12_load = load i5 %input_12_addr" [../src/hls/cnn.cpp:160]   --->   Operation 74 'load' 'input_12_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%input_13_addr = getelementptr i32 %input_13, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 75 'getelementptr' 'input_13_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (0.79ns)   --->   "%input_13_load = load i5 %input_13_addr" [../src/hls/cnn.cpp:160]   --->   Operation 76 'load' 'input_13_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%input_14_addr = getelementptr i32 %input_14, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 77 'getelementptr' 'input_14_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (0.79ns)   --->   "%input_14_load = load i5 %input_14_addr" [../src/hls/cnn.cpp:160]   --->   Operation 78 'load' 'input_14_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%input_15_addr = getelementptr i32 %input_15, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 79 'getelementptr' 'input_15_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (0.79ns)   --->   "%input_15_load = load i5 %input_15_addr" [../src/hls/cnn.cpp:160]   --->   Operation 80 'load' 'input_15_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%input_16_addr = getelementptr i32 %input_16, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 81 'getelementptr' 'input_16_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (0.79ns)   --->   "%input_16_load = load i5 %input_16_addr" [../src/hls/cnn.cpp:160]   --->   Operation 82 'load' 'input_16_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%input_17_addr = getelementptr i32 %input_17, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 83 'getelementptr' 'input_17_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (0.79ns)   --->   "%input_17_load = load i5 %input_17_addr" [../src/hls/cnn.cpp:160]   --->   Operation 84 'load' 'input_17_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%input_18_addr = getelementptr i32 %input_18, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 85 'getelementptr' 'input_18_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (0.79ns)   --->   "%input_18_load = load i5 %input_18_addr" [../src/hls/cnn.cpp:160]   --->   Operation 86 'load' 'input_18_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%input_19_addr = getelementptr i32 %input_19, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 87 'getelementptr' 'input_19_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (0.79ns)   --->   "%input_19_load = load i5 %input_19_addr" [../src/hls/cnn.cpp:160]   --->   Operation 88 'load' 'input_19_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%input_20_addr = getelementptr i32 %input_20, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 89 'getelementptr' 'input_20_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (0.79ns)   --->   "%input_20_load = load i5 %input_20_addr" [../src/hls/cnn.cpp:160]   --->   Operation 90 'load' 'input_20_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%input_21_addr = getelementptr i32 %input_21, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 91 'getelementptr' 'input_21_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (0.79ns)   --->   "%input_21_load = load i5 %input_21_addr" [../src/hls/cnn.cpp:160]   --->   Operation 92 'load' 'input_21_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%input_22_addr = getelementptr i32 %input_22, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 93 'getelementptr' 'input_22_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (0.79ns)   --->   "%input_22_load = load i5 %input_22_addr" [../src/hls/cnn.cpp:160]   --->   Operation 94 'load' 'input_22_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%input_23_addr = getelementptr i32 %input_23, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 95 'getelementptr' 'input_23_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (0.79ns)   --->   "%input_23_load = load i5 %input_23_addr" [../src/hls/cnn.cpp:160]   --->   Operation 96 'load' 'input_23_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%input_24_addr = getelementptr i32 %input_24, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 97 'getelementptr' 'input_24_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (0.79ns)   --->   "%input_24_load = load i5 %input_24_addr" [../src/hls/cnn.cpp:160]   --->   Operation 98 'load' 'input_24_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%input_25_addr = getelementptr i32 %input_25, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 99 'getelementptr' 'input_25_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 100 [2/2] (0.79ns)   --->   "%input_25_load = load i5 %input_25_addr" [../src/hls/cnn.cpp:160]   --->   Operation 100 'load' 'input_25_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%input_26_addr = getelementptr i32 %input_26, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 101 'getelementptr' 'input_26_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 102 [2/2] (0.79ns)   --->   "%input_26_load = load i5 %input_26_addr" [../src/hls/cnn.cpp:160]   --->   Operation 102 'load' 'input_26_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%input_27_addr = getelementptr i32 %input_27, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 103 'getelementptr' 'input_27_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (0.79ns)   --->   "%input_27_load = load i5 %input_27_addr" [../src/hls/cnn.cpp:160]   --->   Operation 104 'load' 'input_27_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%input_28_addr = getelementptr i32 %input_28, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 105 'getelementptr' 'input_28_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 106 [2/2] (0.79ns)   --->   "%input_28_load = load i5 %input_28_addr" [../src/hls/cnn.cpp:160]   --->   Operation 106 'load' 'input_28_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%input_29_addr = getelementptr i32 %input_29, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 107 'getelementptr' 'input_29_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (0.79ns)   --->   "%input_29_load = load i5 %input_29_addr" [../src/hls/cnn.cpp:160]   --->   Operation 108 'load' 'input_29_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%input_30_addr = getelementptr i32 %input_30, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 109 'getelementptr' 'input_30_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 110 [2/2] (0.79ns)   --->   "%input_30_load = load i5 %input_30_addr" [../src/hls/cnn.cpp:160]   --->   Operation 110 'load' 'input_30_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%input_31_addr = getelementptr i32 %input_31, i64 0, i64 %zext_ln160_1" [../src/hls/cnn.cpp:160]   --->   Operation 111 'getelementptr' 'input_31_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 112 [2/2] (0.79ns)   --->   "%input_31_load = load i5 %input_31_addr" [../src/hls/cnn.cpp:160]   --->   Operation 112 'load' 'input_31_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i10.i6, i10 %ii, i6 0" [../src/hls/cnn.cpp:160]   --->   Operation 113 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (1.01ns)   --->   "%add_ln160 = add i16 %shl_ln, i16 %zext_ln156_1" [../src/hls/cnn.cpp:160]   --->   Operation 114 'add' 'add_ln160' <Predicate = (!icmp_ln158)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln160_2 = zext i16 %add_ln160" [../src/hls/cnn.cpp:160]   --->   Operation 115 'zext' 'zext_ln160_2' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%layer_9_weights_addr = getelementptr i32 %layer_9_weights, i64 0, i64 %zext_ln160_2" [../src/hls/cnn.cpp:160]   --->   Operation 116 'getelementptr' 'layer_9_weights_addr' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_4 : Operation 117 [2/2] (1.35ns)   --->   "%layer_9_weights_load = load i16 %layer_9_weights_addr" [../src/hls/cnn.cpp:160]   --->   Operation 117 'load' 'layer_9_weights_load' <Predicate = (!icmp_ln158)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 51200> <ROM>

State 5 <SV = 4> <Delay = 6.39>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln160 = zext i6 %tmp_22" [../src/hls/cnn.cpp:160]   --->   Operation 118 'zext' 'zext_ln160' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_5 : Operation 119 [1/2] (0.79ns)   --->   "%input_0_load = load i5 %input_0_addr" [../src/hls/cnn.cpp:160]   --->   Operation 119 'load' 'input_0_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 120 [1/2] (0.79ns)   --->   "%input_1_load = load i5 %input_1_addr" [../src/hls/cnn.cpp:160]   --->   Operation 120 'load' 'input_1_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 121 [1/2] (0.79ns)   --->   "%input_2_load = load i5 %input_2_addr" [../src/hls/cnn.cpp:160]   --->   Operation 121 'load' 'input_2_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 122 [1/2] (0.79ns)   --->   "%input_3_load = load i5 %input_3_addr" [../src/hls/cnn.cpp:160]   --->   Operation 122 'load' 'input_3_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 123 [1/2] (0.79ns)   --->   "%input_4_load = load i5 %input_4_addr" [../src/hls/cnn.cpp:160]   --->   Operation 123 'load' 'input_4_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 124 [1/2] (0.79ns)   --->   "%input_5_load = load i5 %input_5_addr" [../src/hls/cnn.cpp:160]   --->   Operation 124 'load' 'input_5_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 125 [1/2] (0.79ns)   --->   "%input_6_load = load i5 %input_6_addr" [../src/hls/cnn.cpp:160]   --->   Operation 125 'load' 'input_6_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 126 [1/2] (0.79ns)   --->   "%input_7_load = load i5 %input_7_addr" [../src/hls/cnn.cpp:160]   --->   Operation 126 'load' 'input_7_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 127 [1/2] (0.79ns)   --->   "%input_8_load = load i5 %input_8_addr" [../src/hls/cnn.cpp:160]   --->   Operation 127 'load' 'input_8_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 128 [1/2] (0.79ns)   --->   "%input_9_load = load i5 %input_9_addr" [../src/hls/cnn.cpp:160]   --->   Operation 128 'load' 'input_9_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 129 [1/2] (0.79ns)   --->   "%input_10_load = load i5 %input_10_addr" [../src/hls/cnn.cpp:160]   --->   Operation 129 'load' 'input_10_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 130 [1/2] (0.79ns)   --->   "%input_11_load = load i5 %input_11_addr" [../src/hls/cnn.cpp:160]   --->   Operation 130 'load' 'input_11_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 131 [1/2] (0.79ns)   --->   "%input_12_load = load i5 %input_12_addr" [../src/hls/cnn.cpp:160]   --->   Operation 131 'load' 'input_12_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 132 [1/2] (0.79ns)   --->   "%input_13_load = load i5 %input_13_addr" [../src/hls/cnn.cpp:160]   --->   Operation 132 'load' 'input_13_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 133 [1/2] (0.79ns)   --->   "%input_14_load = load i5 %input_14_addr" [../src/hls/cnn.cpp:160]   --->   Operation 133 'load' 'input_14_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 134 [1/2] (0.79ns)   --->   "%input_15_load = load i5 %input_15_addr" [../src/hls/cnn.cpp:160]   --->   Operation 134 'load' 'input_15_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 135 [1/2] (0.79ns)   --->   "%input_16_load = load i5 %input_16_addr" [../src/hls/cnn.cpp:160]   --->   Operation 135 'load' 'input_16_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 136 [1/2] (0.79ns)   --->   "%input_17_load = load i5 %input_17_addr" [../src/hls/cnn.cpp:160]   --->   Operation 136 'load' 'input_17_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 137 [1/2] (0.79ns)   --->   "%input_18_load = load i5 %input_18_addr" [../src/hls/cnn.cpp:160]   --->   Operation 137 'load' 'input_18_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 138 [1/2] (0.79ns)   --->   "%input_19_load = load i5 %input_19_addr" [../src/hls/cnn.cpp:160]   --->   Operation 138 'load' 'input_19_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 139 [1/2] (0.79ns)   --->   "%input_20_load = load i5 %input_20_addr" [../src/hls/cnn.cpp:160]   --->   Operation 139 'load' 'input_20_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 140 [1/2] (0.79ns)   --->   "%input_21_load = load i5 %input_21_addr" [../src/hls/cnn.cpp:160]   --->   Operation 140 'load' 'input_21_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 141 [1/2] (0.79ns)   --->   "%input_22_load = load i5 %input_22_addr" [../src/hls/cnn.cpp:160]   --->   Operation 141 'load' 'input_22_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 142 [1/2] (0.79ns)   --->   "%input_23_load = load i5 %input_23_addr" [../src/hls/cnn.cpp:160]   --->   Operation 142 'load' 'input_23_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 143 [1/2] (0.79ns)   --->   "%input_24_load = load i5 %input_24_addr" [../src/hls/cnn.cpp:160]   --->   Operation 143 'load' 'input_24_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 144 [1/2] (0.79ns)   --->   "%input_25_load = load i5 %input_25_addr" [../src/hls/cnn.cpp:160]   --->   Operation 144 'load' 'input_25_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 145 [1/2] (0.79ns)   --->   "%input_26_load = load i5 %input_26_addr" [../src/hls/cnn.cpp:160]   --->   Operation 145 'load' 'input_26_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 146 [1/2] (0.79ns)   --->   "%input_27_load = load i5 %input_27_addr" [../src/hls/cnn.cpp:160]   --->   Operation 146 'load' 'input_27_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 147 [1/2] (0.79ns)   --->   "%input_28_load = load i5 %input_28_addr" [../src/hls/cnn.cpp:160]   --->   Operation 147 'load' 'input_28_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 148 [1/2] (0.79ns)   --->   "%input_29_load = load i5 %input_29_addr" [../src/hls/cnn.cpp:160]   --->   Operation 148 'load' 'input_29_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 149 [1/2] (0.79ns)   --->   "%input_30_load = load i5 %input_30_addr" [../src/hls/cnn.cpp:160]   --->   Operation 149 'load' 'input_30_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 150 [1/2] (0.79ns)   --->   "%input_31_load = load i5 %input_31_addr" [../src/hls/cnn.cpp:160]   --->   Operation 150 'load' 'input_31_load' <Predicate = (!icmp_ln158)> <Delay = 0.79> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 25> <RAM>
ST_5 : Operation 151 [1/1] (0.93ns)   --->   "%tmp_38 = mux i32 @_ssdm_op_Mux.ap_auto.32float.i64, i32 %input_0_load, i32 %input_1_load, i32 %input_2_load, i32 %input_3_load, i32 %input_4_load, i32 %input_5_load, i32 %input_6_load, i32 %input_7_load, i32 %input_8_load, i32 %input_9_load, i32 %input_10_load, i32 %input_11_load, i32 %input_12_load, i32 %input_13_load, i32 %input_14_load, i32 %input_15_load, i32 %input_16_load, i32 %input_17_load, i32 %input_18_load, i32 %input_19_load, i32 %input_20_load, i32 %input_21_load, i32 %input_22_load, i32 %input_23_load, i32 %input_24_load, i32 %input_25_load, i32 %input_26_load, i32 %input_27_load, i32 %input_28_load, i32 %input_29_load, i32 %input_30_load, i32 %input_31_load, i64 %zext_ln160" [../src/hls/cnn.cpp:160]   --->   Operation 151 'mux' 'tmp_38' <Predicate = (!icmp_ln158)> <Delay = 0.93> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 152 [1/2] (1.35ns)   --->   "%layer_9_weights_load = load i16 %layer_9_weights_addr" [../src/hls/cnn.cpp:160]   --->   Operation 152 'load' 'layer_9_weights_load' <Predicate = (!icmp_ln158)> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 51200> <ROM>
ST_5 : Operation 153 [4/4] (4.67ns)   --->   "%mul7 = fmul i32 %tmp_38, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 153 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.67>
ST_6 : Operation 154 [3/4] (4.67ns)   --->   "%mul7 = fmul i32 %tmp_38, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 154 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.67>
ST_7 : Operation 155 [1/1] (0.85ns)   --->   "%icmp_ln158_1 = icmp_ult  i10 %add_ln158_1, i10 25" [../src/hls/cnn.cpp:158]   --->   Operation 155 'icmp' 'icmp_ln158_1' <Predicate = (!icmp_ln158)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 156 [1/1] (0.47ns)   --->   "%select_ln158 = select i1 %icmp_ln158_1, i10 %add_ln158_1, i10 0" [../src/hls/cnn.cpp:158]   --->   Operation 156 'select' 'select_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.47> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 157 [1/1] (1.07ns)   --->   "%add_ln160_1 = add i21 %phi_mul, i21 1311" [../src/hls/cnn.cpp:160]   --->   Operation 157 'add' 'add_ln160_1' <Predicate = (!icmp_ln158)> <Delay = 1.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 158 [2/4] (4.67ns)   --->   "%mul7 = fmul i32 %tmp_38, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 158 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.67>
ST_8 : Operation 159 [1/4] (4.67ns)   --->   "%mul7 = fmul i32 %tmp_38, i32 %layer_9_weights_load" [../src/hls/cnn.cpp:160]   --->   Operation 159 'fmul' 'mul7' <Predicate = (!icmp_ln158)> <Delay = 4.67> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 4.67> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.01>
ST_9 : Operation 160 [5/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 160 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 12.0>
ST_10 : Operation 161 [4/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 161 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 12.0>
ST_11 : Operation 162 [3/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 162 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 12.0>
ST_12 : Operation 163 [2/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 163 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 12.0>
ST_13 : Operation 164 [1/1] (0.00ns)   --->   "%specloopname_ln158 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [../src/hls/cnn.cpp:158]   --->   Operation 164 'specloopname' 'specloopname_ln158' <Predicate = (!icmp_ln158)> <Delay = 0.00>
ST_13 : Operation 165 [1/5] (6.01ns)   --->   "%add = fadd i32 %add108, i32 %mul7" [../src/hls/cnn.cpp:160]   --->   Operation 165 'fadd' 'add' <Predicate = (!icmp_ln158)> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 166 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 166 'br' 'br_ln0' <Predicate = (!icmp_ln158)> <Delay = 0.00>

State 14 <SV = 4> <Delay = 1.35>
ST_14 : Operation 167 [1/1] (0.00ns)   --->   "%layer_9_bias_addr = getelementptr i32 %layer_9_bias, i64 0, i64 %zext_ln156" [../src/hls/cnn.cpp:163]   --->   Operation 167 'getelementptr' 'layer_9_bias_addr' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 168 [2/2] (1.35ns)   --->   "%layer_9_bias_load = load i6 %layer_9_bias_addr" [../src/hls/cnn.cpp:163]   --->   Operation 168 'load' 'layer_9_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 15 <SV = 5> <Delay = 1.35>
ST_15 : Operation 169 [1/2] (1.35ns)   --->   "%layer_9_bias_load = load i6 %layer_9_bias_addr" [../src/hls/cnn.cpp:163]   --->   Operation 169 'load' 'layer_9_bias_load' <Predicate = true> <Delay = 1.35> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 16 <SV = 6> <Delay = 6.01>
ST_16 : Operation 170 [5/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 170 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 7> <Delay = 6.01>
ST_17 : Operation 171 [4/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 171 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 8> <Delay = 6.01>
ST_18 : Operation 172 [3/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 172 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 9> <Delay = 6.01>
ST_19 : Operation 173 [2/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 173 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 10> <Delay = 6.01>
ST_20 : Operation 174 [1/5] (6.01ns)   --->   "%add1 = fadd i32 %add108, i32 %layer_9_bias_load" [../src/hls/cnn.cpp:163]   --->   Operation 174 'fadd' 'add1' <Predicate = true> <Delay = 6.01> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 6.01> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 11> <Delay = 3.34>
ST_21 : Operation 175 [1/1] (1.35ns)   --->   "%store_ln163 = store i32 %add1, i6 %output_addr" [../src/hls/cnn.cpp:163]   --->   Operation 175 'store' 'store_ln163' <Predicate = true> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_21 : Operation 176 [1/1] (0.00ns)   --->   "%bitcast_ln49 = bitcast i32 %add1" [../src/hls/cnn.cpp:49]   --->   Operation 176 'bitcast' 'bitcast_ln49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 177 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln49, i32 23, i32 30" [../src/hls/cnn.cpp:49]   --->   Operation 177 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (0.00ns)   --->   "%trunc_ln49 = trunc i32 %bitcast_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 178 'trunc' 'trunc_ln49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.85ns)   --->   "%icmp_ln49 = icmp_ne  i8 %tmp, i8 255" [../src/hls/cnn.cpp:49]   --->   Operation 179 'icmp' 'icmp_ln49' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 180 [1/1] (0.97ns)   --->   "%icmp_ln49_1 = icmp_eq  i23 %trunc_ln49, i23 0" [../src/hls/cnn.cpp:49]   --->   Operation 180 'icmp' 'icmp_ln49_1' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 181 [2/2] (3.34ns)   --->   "%tmp_s = fcmp_olt  i32 %add1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 181 'fcmp' 'tmp_s' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 12> <Delay = 5.03>
ST_22 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln49)   --->   "%or_ln49 = or i1 %icmp_ln49_1, i1 %icmp_ln49" [../src/hls/cnn.cpp:49]   --->   Operation 182 'or' 'or_ln49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 183 [1/2] (3.34ns)   --->   "%tmp_s = fcmp_olt  i32 %add1, i32 0" [../src/hls/cnn.cpp:49]   --->   Operation 183 'fcmp' 'tmp_s' <Predicate = true> <Delay = 3.34> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 3.34> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 184 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln49 = and i1 %or_ln49, i1 %tmp_s" [../src/hls/cnn.cpp:49]   --->   Operation 184 'and' 'and_ln49' <Predicate = true> <Delay = 0.33> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 185 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %and_ln49, void %_Z4reluRf.exit, void" [../src/hls/cnn.cpp:49]   --->   Operation 185 'br' 'br_ln49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 186 [1/1] (1.35ns)   --->   "%store_ln50 = store i32 0, i6 %output_addr" [../src/hls/cnn.cpp:50]   --->   Operation 186 'store' 'store_ln50' <Predicate = (and_ln49)> <Delay = 1.35> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 64> <RAM>
ST_22 : Operation 187 [1/1] (0.00ns)   --->   "%br_ln50 = br void %_Z4reluRf.exit" [../src/hls/cnn.cpp:50]   --->   Operation 187 'br' 'br_ln50' <Predicate = (and_ln49)> <Delay = 0.00>
ST_22 : Operation 188 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 188 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_17]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_18]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_19]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_20]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_21]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_22]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_23]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_24]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_25]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_26]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_27]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_28]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_29]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_30]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_31]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ layer_9_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ layer_9_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
br_ln156             (br               ) [ 01111111111111111111111]
i                    (phi              ) [ 00110000000000000000000]
add_ln156            (add              ) [ 01111111111111111111111]
icmp_ln156           (icmp             ) [ 00111111111111111111111]
empty                (speclooptripcount) [ 00000000000000000000000]
br_ln156             (br               ) [ 00000000000000000000000]
zext_ln156           (zext             ) [ 00011111111111100000000]
output_addr          (getelementptr    ) [ 00011111111111111111111]
ret_ln167            (ret              ) [ 00000000000000000000000]
zext_ln156_1         (zext             ) [ 00001111111111000000000]
specloopname_ln156   (specloopname     ) [ 00000000000000000000000]
output_load          (load             ) [ 00111111111111111111111]
br_ln158             (br               ) [ 00111111111111111111111]
ii                   (phi              ) [ 00001000000000000000000]
add108               (phi              ) [ 00001111111111111111100]
phi_mul              (phi              ) [ 00001111000000000000000]
phi_urem             (phi              ) [ 00001000000000000000000]
add_ln158            (add              ) [ 00111111111111111111111]
specpipeline_ln0     (specpipeline     ) [ 00000000000000000000000]
icmp_ln158           (icmp             ) [ 00111111111111111111111]
empty_65             (speclooptripcount) [ 00000000000000000000000]
br_ln158             (br               ) [ 00000000000000000000000]
add_ln158_1          (add              ) [ 00000111000000000000000]
tmp_22               (partselect       ) [ 00000100000000000000000]
zext_ln160_1         (zext             ) [ 00000000000000000000000]
input_0_addr         (getelementptr    ) [ 00000100000000000000000]
input_1_addr         (getelementptr    ) [ 00000100000000000000000]
input_2_addr         (getelementptr    ) [ 00000100000000000000000]
input_3_addr         (getelementptr    ) [ 00000100000000000000000]
input_4_addr         (getelementptr    ) [ 00000100000000000000000]
input_5_addr         (getelementptr    ) [ 00000100000000000000000]
input_6_addr         (getelementptr    ) [ 00000100000000000000000]
input_7_addr         (getelementptr    ) [ 00000100000000000000000]
input_8_addr         (getelementptr    ) [ 00000100000000000000000]
input_9_addr         (getelementptr    ) [ 00000100000000000000000]
input_10_addr        (getelementptr    ) [ 00000100000000000000000]
input_11_addr        (getelementptr    ) [ 00000100000000000000000]
input_12_addr        (getelementptr    ) [ 00000100000000000000000]
input_13_addr        (getelementptr    ) [ 00000100000000000000000]
input_14_addr        (getelementptr    ) [ 00000100000000000000000]
input_15_addr        (getelementptr    ) [ 00000100000000000000000]
input_16_addr        (getelementptr    ) [ 00000100000000000000000]
input_17_addr        (getelementptr    ) [ 00000100000000000000000]
input_18_addr        (getelementptr    ) [ 00000100000000000000000]
input_19_addr        (getelementptr    ) [ 00000100000000000000000]
input_20_addr        (getelementptr    ) [ 00000100000000000000000]
input_21_addr        (getelementptr    ) [ 00000100000000000000000]
input_22_addr        (getelementptr    ) [ 00000100000000000000000]
input_23_addr        (getelementptr    ) [ 00000100000000000000000]
input_24_addr        (getelementptr    ) [ 00000100000000000000000]
input_25_addr        (getelementptr    ) [ 00000100000000000000000]
input_26_addr        (getelementptr    ) [ 00000100000000000000000]
input_27_addr        (getelementptr    ) [ 00000100000000000000000]
input_28_addr        (getelementptr    ) [ 00000100000000000000000]
input_29_addr        (getelementptr    ) [ 00000100000000000000000]
input_30_addr        (getelementptr    ) [ 00000100000000000000000]
input_31_addr        (getelementptr    ) [ 00000100000000000000000]
shl_ln               (bitconcatenate   ) [ 00000000000000000000000]
add_ln160            (add              ) [ 00000000000000000000000]
zext_ln160_2         (zext             ) [ 00000000000000000000000]
layer_9_weights_addr (getelementptr    ) [ 00000100000000000000000]
zext_ln160           (zext             ) [ 00000000000000000000000]
input_0_load         (load             ) [ 00000000000000000000000]
input_1_load         (load             ) [ 00000000000000000000000]
input_2_load         (load             ) [ 00000000000000000000000]
input_3_load         (load             ) [ 00000000000000000000000]
input_4_load         (load             ) [ 00000000000000000000000]
input_5_load         (load             ) [ 00000000000000000000000]
input_6_load         (load             ) [ 00000000000000000000000]
input_7_load         (load             ) [ 00000000000000000000000]
input_8_load         (load             ) [ 00000000000000000000000]
input_9_load         (load             ) [ 00000000000000000000000]
input_10_load        (load             ) [ 00000000000000000000000]
input_11_load        (load             ) [ 00000000000000000000000]
input_12_load        (load             ) [ 00000000000000000000000]
input_13_load        (load             ) [ 00000000000000000000000]
input_14_load        (load             ) [ 00000000000000000000000]
input_15_load        (load             ) [ 00000000000000000000000]
input_16_load        (load             ) [ 00000000000000000000000]
input_17_load        (load             ) [ 00000000000000000000000]
input_18_load        (load             ) [ 00000000000000000000000]
input_19_load        (load             ) [ 00000000000000000000000]
input_20_load        (load             ) [ 00000000000000000000000]
input_21_load        (load             ) [ 00000000000000000000000]
input_22_load        (load             ) [ 00000000000000000000000]
input_23_load        (load             ) [ 00000000000000000000000]
input_24_load        (load             ) [ 00000000000000000000000]
input_25_load        (load             ) [ 00000000000000000000000]
input_26_load        (load             ) [ 00000000000000000000000]
input_27_load        (load             ) [ 00000000000000000000000]
input_28_load        (load             ) [ 00000000000000000000000]
input_29_load        (load             ) [ 00000000000000000000000]
input_30_load        (load             ) [ 00000000000000000000000]
input_31_load        (load             ) [ 00000000000000000000000]
tmp_38               (mux              ) [ 00001011100000000000000]
layer_9_weights_load (load             ) [ 00001011100000000000000]
icmp_ln158_1         (icmp             ) [ 00000000000000000000000]
select_ln158         (select           ) [ 00111111111111111111111]
add_ln160_1          (add              ) [ 00111111111111111111111]
mul7                 (fmul             ) [ 00001111011111000000000]
specloopname_ln158   (specloopname     ) [ 00000000000000000000000]
add                  (fadd             ) [ 00111111111111111111111]
br_ln0               (br               ) [ 00111111111111111111111]
layer_9_bias_addr    (getelementptr    ) [ 00000000000000010000000]
layer_9_bias_load    (load             ) [ 00000000000000001111100]
add1                 (fadd             ) [ 00000000000000000000011]
store_ln163          (store            ) [ 00000000000000000000000]
bitcast_ln49         (bitcast          ) [ 00000000000000000000000]
tmp                  (partselect       ) [ 00000000000000000000000]
trunc_ln49           (trunc            ) [ 00000000000000000000000]
icmp_ln49            (icmp             ) [ 00000000000000000000001]
icmp_ln49_1          (icmp             ) [ 00000000000000000000001]
or_ln49              (or               ) [ 00000000000000000000000]
tmp_s                (fcmp             ) [ 00000000000000000000000]
and_ln49             (and              ) [ 00111111111111111111111]
br_ln49              (br               ) [ 00000000000000000000000]
store_ln50           (store            ) [ 00000000000000000000000]
br_ln50              (br               ) [ 00000000000000000000000]
br_ln0               (br               ) [ 01111111111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="input_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="input_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="input_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="input_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="input_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="input_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="input_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="input_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="input_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="input_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="input_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="input_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="input_17">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_17"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="input_18">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_18"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="input_19">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_19"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="input_20">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_20"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="input_21">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_21"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="input_22">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_22"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="input_23">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_23"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="input_24">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_24"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="input_25">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_25"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="input_26">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_26"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="input_27">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_27"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="input_28">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_28"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="input_29">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_29"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="input_30">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_30"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="input_31">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_31"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="output_r">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="layer_9_weights">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_9_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="layer_9_bias">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer_9_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i6.i21.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i10.i6"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.32float.i64"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1004" name="output_addr_gep_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="0" index="2" bw="7" slack="0"/>
<pin id="140" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/2 "/>
</bind>
</comp>

<comp id="143" class="1004" name="grp_access_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="6" slack="0"/>
<pin id="145" dir="0" index="1" bw="32" slack="0"/>
<pin id="146" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="147" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="output_load/2 store_ln163/21 store_ln50/22 "/>
</bind>
</comp>

<comp id="149" class="1004" name="input_0_addr_gep_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="1" slack="0"/>
<pin id="152" dir="0" index="2" bw="10" slack="0"/>
<pin id="153" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_0_addr/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="5" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_0_load/4 "/>
</bind>
</comp>

<comp id="162" class="1004" name="input_1_addr_gep_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="32" slack="0"/>
<pin id="164" dir="0" index="1" bw="1" slack="0"/>
<pin id="165" dir="0" index="2" bw="10" slack="0"/>
<pin id="166" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_1_addr/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_access_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="5" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="173" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_1_load/4 "/>
</bind>
</comp>

<comp id="175" class="1004" name="input_2_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="10" slack="0"/>
<pin id="179" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_2_addr/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="grp_access_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="5" slack="0"/>
<pin id="184" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="185" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="186" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_2_load/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="input_3_addr_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="0"/>
<pin id="192" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_3_addr/4 "/>
</bind>
</comp>

<comp id="195" class="1004" name="grp_access_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="5" slack="0"/>
<pin id="197" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="198" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="199" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_3_load/4 "/>
</bind>
</comp>

<comp id="201" class="1004" name="input_4_addr_gep_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="1" slack="0"/>
<pin id="204" dir="0" index="2" bw="10" slack="0"/>
<pin id="205" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_4_addr/4 "/>
</bind>
</comp>

<comp id="208" class="1004" name="grp_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_4_load/4 "/>
</bind>
</comp>

<comp id="214" class="1004" name="input_5_addr_gep_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="1" slack="0"/>
<pin id="217" dir="0" index="2" bw="10" slack="0"/>
<pin id="218" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_5_addr/4 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_access_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="5" slack="0"/>
<pin id="223" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_5_load/4 "/>
</bind>
</comp>

<comp id="227" class="1004" name="input_6_addr_gep_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="1" slack="0"/>
<pin id="230" dir="0" index="2" bw="10" slack="0"/>
<pin id="231" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_6_addr/4 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="5" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_6_load/4 "/>
</bind>
</comp>

<comp id="240" class="1004" name="input_7_addr_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="10" slack="0"/>
<pin id="244" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_7_addr/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="grp_access_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="5" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="251" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_7_load/4 "/>
</bind>
</comp>

<comp id="253" class="1004" name="input_8_addr_gep_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="0"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="0" index="2" bw="10" slack="0"/>
<pin id="257" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_8_addr/4 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_access_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="264" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_8_load/4 "/>
</bind>
</comp>

<comp id="266" class="1004" name="input_9_addr_gep_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="32" slack="0"/>
<pin id="268" dir="0" index="1" bw="1" slack="0"/>
<pin id="269" dir="0" index="2" bw="10" slack="0"/>
<pin id="270" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_9_addr/4 "/>
</bind>
</comp>

<comp id="273" class="1004" name="grp_access_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="5" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="276" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="277" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_9_load/4 "/>
</bind>
</comp>

<comp id="279" class="1004" name="input_10_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="10" slack="0"/>
<pin id="283" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_10_addr/4 "/>
</bind>
</comp>

<comp id="286" class="1004" name="grp_access_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="5" slack="0"/>
<pin id="288" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="289" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="290" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_10_load/4 "/>
</bind>
</comp>

<comp id="292" class="1004" name="input_11_addr_gep_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="32" slack="0"/>
<pin id="294" dir="0" index="1" bw="1" slack="0"/>
<pin id="295" dir="0" index="2" bw="10" slack="0"/>
<pin id="296" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_11_addr/4 "/>
</bind>
</comp>

<comp id="299" class="1004" name="grp_access_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="5" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="302" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="303" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_11_load/4 "/>
</bind>
</comp>

<comp id="305" class="1004" name="input_12_addr_gep_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="0" index="2" bw="10" slack="0"/>
<pin id="309" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_12_addr/4 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="5" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_12_load/4 "/>
</bind>
</comp>

<comp id="318" class="1004" name="input_13_addr_gep_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="32" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="0" index="2" bw="10" slack="0"/>
<pin id="322" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_13_addr/4 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_access_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="5" slack="0"/>
<pin id="327" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="328" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="329" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_13_load/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="input_14_addr_gep_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="0" index="2" bw="10" slack="0"/>
<pin id="335" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_14_addr/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="grp_access_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="5" slack="0"/>
<pin id="340" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="341" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="342" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_14_load/4 "/>
</bind>
</comp>

<comp id="344" class="1004" name="input_15_addr_gep_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="32" slack="0"/>
<pin id="346" dir="0" index="1" bw="1" slack="0"/>
<pin id="347" dir="0" index="2" bw="10" slack="0"/>
<pin id="348" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_15_addr/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="grp_access_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="5" slack="0"/>
<pin id="353" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="354" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="355" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_15_load/4 "/>
</bind>
</comp>

<comp id="357" class="1004" name="input_16_addr_gep_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="0" index="2" bw="10" slack="0"/>
<pin id="361" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_16_addr/4 "/>
</bind>
</comp>

<comp id="364" class="1004" name="grp_access_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="367" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="368" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_16_load/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="input_17_addr_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="32" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="10" slack="0"/>
<pin id="374" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_17_addr/4 "/>
</bind>
</comp>

<comp id="377" class="1004" name="grp_access_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="5" slack="0"/>
<pin id="379" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="380" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="381" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_17_load/4 "/>
</bind>
</comp>

<comp id="383" class="1004" name="input_18_addr_gep_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="1" slack="0"/>
<pin id="386" dir="0" index="2" bw="10" slack="0"/>
<pin id="387" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_18_addr/4 "/>
</bind>
</comp>

<comp id="390" class="1004" name="grp_access_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="394" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_18_load/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="input_19_addr_gep_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="0"/>
<pin id="398" dir="0" index="1" bw="1" slack="0"/>
<pin id="399" dir="0" index="2" bw="10" slack="0"/>
<pin id="400" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_19_addr/4 "/>
</bind>
</comp>

<comp id="403" class="1004" name="grp_access_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="5" slack="0"/>
<pin id="405" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="406" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="407" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_19_load/4 "/>
</bind>
</comp>

<comp id="409" class="1004" name="input_20_addr_gep_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="32" slack="0"/>
<pin id="411" dir="0" index="1" bw="1" slack="0"/>
<pin id="412" dir="0" index="2" bw="10" slack="0"/>
<pin id="413" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_20_addr/4 "/>
</bind>
</comp>

<comp id="416" class="1004" name="grp_access_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="5" slack="0"/>
<pin id="418" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="419" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="420" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_20_load/4 "/>
</bind>
</comp>

<comp id="422" class="1004" name="input_21_addr_gep_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="0" index="1" bw="1" slack="0"/>
<pin id="425" dir="0" index="2" bw="10" slack="0"/>
<pin id="426" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_21_addr/4 "/>
</bind>
</comp>

<comp id="429" class="1004" name="grp_access_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="5" slack="0"/>
<pin id="431" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="432" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="433" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_21_load/4 "/>
</bind>
</comp>

<comp id="435" class="1004" name="input_22_addr_gep_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="0" index="2" bw="10" slack="0"/>
<pin id="439" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_22_addr/4 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="5" slack="0"/>
<pin id="444" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_22_load/4 "/>
</bind>
</comp>

<comp id="448" class="1004" name="input_23_addr_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="10" slack="0"/>
<pin id="452" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_23_addr/4 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="458" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_23_load/4 "/>
</bind>
</comp>

<comp id="461" class="1004" name="input_24_addr_gep_fu_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="32" slack="0"/>
<pin id="463" dir="0" index="1" bw="1" slack="0"/>
<pin id="464" dir="0" index="2" bw="10" slack="0"/>
<pin id="465" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_24_addr/4 "/>
</bind>
</comp>

<comp id="468" class="1004" name="grp_access_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="5" slack="0"/>
<pin id="470" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="471" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="472" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_24_load/4 "/>
</bind>
</comp>

<comp id="474" class="1004" name="input_25_addr_gep_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="32" slack="0"/>
<pin id="476" dir="0" index="1" bw="1" slack="0"/>
<pin id="477" dir="0" index="2" bw="10" slack="0"/>
<pin id="478" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_25_addr/4 "/>
</bind>
</comp>

<comp id="481" class="1004" name="grp_access_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="5" slack="0"/>
<pin id="483" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="484" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="485" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_25_load/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="input_26_addr_gep_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="32" slack="0"/>
<pin id="489" dir="0" index="1" bw="1" slack="0"/>
<pin id="490" dir="0" index="2" bw="10" slack="0"/>
<pin id="491" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_26_addr/4 "/>
</bind>
</comp>

<comp id="494" class="1004" name="grp_access_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="5" slack="0"/>
<pin id="496" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="497" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="498" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_26_load/4 "/>
</bind>
</comp>

<comp id="500" class="1004" name="input_27_addr_gep_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="32" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="0" index="2" bw="10" slack="0"/>
<pin id="504" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_27_addr/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="grp_access_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="5" slack="0"/>
<pin id="509" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="510" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="511" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_27_load/4 "/>
</bind>
</comp>

<comp id="513" class="1004" name="input_28_addr_gep_fu_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="32" slack="0"/>
<pin id="515" dir="0" index="1" bw="1" slack="0"/>
<pin id="516" dir="0" index="2" bw="10" slack="0"/>
<pin id="517" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_28_addr/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="grp_access_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="5" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="523" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="524" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_28_load/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="input_29_addr_gep_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="32" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="0" index="2" bw="10" slack="0"/>
<pin id="530" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_29_addr/4 "/>
</bind>
</comp>

<comp id="533" class="1004" name="grp_access_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="5" slack="0"/>
<pin id="535" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="536" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="537" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_29_load/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="input_30_addr_gep_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="32" slack="0"/>
<pin id="541" dir="0" index="1" bw="1" slack="0"/>
<pin id="542" dir="0" index="2" bw="10" slack="0"/>
<pin id="543" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_30_addr/4 "/>
</bind>
</comp>

<comp id="546" class="1004" name="grp_access_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="5" slack="0"/>
<pin id="548" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="549" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="550" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_30_load/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="input_31_addr_gep_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="0"/>
<pin id="554" dir="0" index="1" bw="1" slack="0"/>
<pin id="555" dir="0" index="2" bw="10" slack="0"/>
<pin id="556" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_31_addr/4 "/>
</bind>
</comp>

<comp id="559" class="1004" name="grp_access_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="5" slack="0"/>
<pin id="561" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="562" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="563" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_31_load/4 "/>
</bind>
</comp>

<comp id="565" class="1004" name="layer_9_weights_addr_gep_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="32" slack="0"/>
<pin id="567" dir="0" index="1" bw="1" slack="0"/>
<pin id="568" dir="0" index="2" bw="16" slack="0"/>
<pin id="569" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_9_weights_addr/4 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_access_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="16" slack="0"/>
<pin id="574" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="575" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_9_weights_load/4 "/>
</bind>
</comp>

<comp id="578" class="1004" name="layer_9_bias_addr_gep_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="32" slack="0"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="0" index="2" bw="7" slack="3"/>
<pin id="582" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer_9_bias_addr/14 "/>
</bind>
</comp>

<comp id="585" class="1004" name="grp_access_fu_585">
<pin_list>
<pin id="586" dir="0" index="0" bw="6" slack="0"/>
<pin id="587" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="588" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="589" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer_9_bias_load/14 "/>
</bind>
</comp>

<comp id="592" class="1005" name="i_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="7" slack="1"/>
<pin id="594" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="596" class="1004" name="i_phi_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="7" slack="0"/>
<pin id="598" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="599" dir="0" index="2" bw="1" slack="1"/>
<pin id="600" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="601" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="604" class="1005" name="ii_reg_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="10" slack="1"/>
<pin id="606" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="ii (phireg) "/>
</bind>
</comp>

<comp id="608" class="1004" name="ii_phi_fu_608">
<pin_list>
<pin id="609" dir="0" index="0" bw="10" slack="0"/>
<pin id="610" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="611" dir="0" index="2" bw="1" slack="1"/>
<pin id="612" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="613" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ii/4 "/>
</bind>
</comp>

<comp id="615" class="1005" name="add108_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="32" slack="3"/>
<pin id="617" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="add108 (phireg) "/>
</bind>
</comp>

<comp id="618" class="1004" name="add108_phi_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="621" dir="0" index="2" bw="32" slack="1"/>
<pin id="622" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="623" dir="1" index="4" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add108/4 "/>
</bind>
</comp>

<comp id="625" class="1005" name="phi_mul_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="21" slack="1"/>
<pin id="627" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="629" class="1004" name="phi_mul_phi_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="21" slack="1"/>
<pin id="631" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="632" dir="0" index="2" bw="1" slack="1"/>
<pin id="633" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="634" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/4 "/>
</bind>
</comp>

<comp id="637" class="1005" name="phi_urem_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="10" slack="1"/>
<pin id="639" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="641" class="1004" name="phi_urem_phi_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="10" slack="1"/>
<pin id="643" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="644" dir="0" index="2" bw="1" slack="1"/>
<pin id="645" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="646" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/4 "/>
</bind>
</comp>

<comp id="648" class="1004" name="grp_fu_648">
<pin_list>
<pin id="649" dir="0" index="0" bw="32" slack="3"/>
<pin id="650" dir="0" index="1" bw="32" slack="1"/>
<pin id="651" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add/9 add1/16 "/>
</bind>
</comp>

<comp id="653" class="1004" name="grp_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="32" slack="0"/>
<pin id="655" dir="0" index="1" bw="32" slack="0"/>
<pin id="656" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7/5 "/>
</bind>
</comp>

<comp id="658" class="1004" name="grp_fu_658">
<pin_list>
<pin id="659" dir="0" index="0" bw="32" slack="1"/>
<pin id="660" dir="0" index="1" bw="32" slack="0"/>
<pin id="661" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_s/21 "/>
</bind>
</comp>

<comp id="663" class="1004" name="add_ln156_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="7" slack="0"/>
<pin id="665" dir="0" index="1" bw="1" slack="0"/>
<pin id="666" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/2 "/>
</bind>
</comp>

<comp id="669" class="1004" name="icmp_ln156_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="7" slack="0"/>
<pin id="671" dir="0" index="1" bw="7" slack="0"/>
<pin id="672" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/2 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln156_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="7" slack="0"/>
<pin id="677" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156/2 "/>
</bind>
</comp>

<comp id="680" class="1004" name="zext_ln156_1_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="7" slack="1"/>
<pin id="682" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln156_1/3 "/>
</bind>
</comp>

<comp id="684" class="1004" name="add_ln158_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="10" slack="0"/>
<pin id="686" dir="0" index="1" bw="1" slack="0"/>
<pin id="687" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158/4 "/>
</bind>
</comp>

<comp id="690" class="1004" name="icmp_ln158_fu_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="10" slack="0"/>
<pin id="692" dir="0" index="1" bw="10" slack="0"/>
<pin id="693" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158/4 "/>
</bind>
</comp>

<comp id="696" class="1004" name="add_ln158_1_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="0"/>
<pin id="698" dir="0" index="1" bw="1" slack="0"/>
<pin id="699" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln158_1/4 "/>
</bind>
</comp>

<comp id="702" class="1004" name="tmp_22_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="6" slack="0"/>
<pin id="704" dir="0" index="1" bw="21" slack="0"/>
<pin id="705" dir="0" index="2" bw="5" slack="0"/>
<pin id="706" dir="0" index="3" bw="6" slack="0"/>
<pin id="707" dir="1" index="4" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="zext_ln160_1_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="10" slack="0"/>
<pin id="714" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_1/4 "/>
</bind>
</comp>

<comp id="748" class="1004" name="shl_ln_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="16" slack="0"/>
<pin id="750" dir="0" index="1" bw="10" slack="0"/>
<pin id="751" dir="0" index="2" bw="1" slack="0"/>
<pin id="752" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/4 "/>
</bind>
</comp>

<comp id="756" class="1004" name="add_ln160_fu_756">
<pin_list>
<pin id="757" dir="0" index="0" bw="16" slack="0"/>
<pin id="758" dir="0" index="1" bw="7" slack="1"/>
<pin id="759" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160/4 "/>
</bind>
</comp>

<comp id="761" class="1004" name="zext_ln160_2_fu_761">
<pin_list>
<pin id="762" dir="0" index="0" bw="16" slack="0"/>
<pin id="763" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160_2/4 "/>
</bind>
</comp>

<comp id="766" class="1004" name="zext_ln160_fu_766">
<pin_list>
<pin id="767" dir="0" index="0" bw="6" slack="1"/>
<pin id="768" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln160/5 "/>
</bind>
</comp>

<comp id="769" class="1004" name="tmp_38_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="32" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="0"/>
<pin id="772" dir="0" index="2" bw="32" slack="0"/>
<pin id="773" dir="0" index="3" bw="32" slack="0"/>
<pin id="774" dir="0" index="4" bw="32" slack="0"/>
<pin id="775" dir="0" index="5" bw="32" slack="0"/>
<pin id="776" dir="0" index="6" bw="32" slack="0"/>
<pin id="777" dir="0" index="7" bw="32" slack="0"/>
<pin id="778" dir="0" index="8" bw="32" slack="0"/>
<pin id="779" dir="0" index="9" bw="32" slack="0"/>
<pin id="780" dir="0" index="10" bw="32" slack="0"/>
<pin id="781" dir="0" index="11" bw="32" slack="0"/>
<pin id="782" dir="0" index="12" bw="32" slack="0"/>
<pin id="783" dir="0" index="13" bw="32" slack="0"/>
<pin id="784" dir="0" index="14" bw="32" slack="0"/>
<pin id="785" dir="0" index="15" bw="32" slack="0"/>
<pin id="786" dir="0" index="16" bw="32" slack="0"/>
<pin id="787" dir="0" index="17" bw="32" slack="0"/>
<pin id="788" dir="0" index="18" bw="32" slack="0"/>
<pin id="789" dir="0" index="19" bw="32" slack="0"/>
<pin id="790" dir="0" index="20" bw="32" slack="0"/>
<pin id="791" dir="0" index="21" bw="32" slack="0"/>
<pin id="792" dir="0" index="22" bw="32" slack="0"/>
<pin id="793" dir="0" index="23" bw="32" slack="0"/>
<pin id="794" dir="0" index="24" bw="32" slack="0"/>
<pin id="795" dir="0" index="25" bw="32" slack="0"/>
<pin id="796" dir="0" index="26" bw="32" slack="0"/>
<pin id="797" dir="0" index="27" bw="32" slack="0"/>
<pin id="798" dir="0" index="28" bw="32" slack="0"/>
<pin id="799" dir="0" index="29" bw="32" slack="0"/>
<pin id="800" dir="0" index="30" bw="32" slack="0"/>
<pin id="801" dir="0" index="31" bw="32" slack="0"/>
<pin id="802" dir="0" index="32" bw="32" slack="0"/>
<pin id="803" dir="0" index="33" bw="6" slack="0"/>
<pin id="804" dir="1" index="34" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_38/5 "/>
</bind>
</comp>

<comp id="840" class="1004" name="icmp_ln158_1_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="10" slack="3"/>
<pin id="842" dir="0" index="1" bw="10" slack="0"/>
<pin id="843" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln158_1/7 "/>
</bind>
</comp>

<comp id="845" class="1004" name="select_ln158_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="1" slack="0"/>
<pin id="847" dir="0" index="1" bw="10" slack="3"/>
<pin id="848" dir="0" index="2" bw="10" slack="0"/>
<pin id="849" dir="1" index="3" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln158/7 "/>
</bind>
</comp>

<comp id="852" class="1004" name="add_ln160_1_fu_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="21" slack="3"/>
<pin id="854" dir="0" index="1" bw="12" slack="0"/>
<pin id="855" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln160_1/7 "/>
</bind>
</comp>

<comp id="858" class="1004" name="bitcast_ln49_fu_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="32" slack="1"/>
<pin id="860" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln49/21 "/>
</bind>
</comp>

<comp id="861" class="1004" name="tmp_fu_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="8" slack="0"/>
<pin id="863" dir="0" index="1" bw="32" slack="0"/>
<pin id="864" dir="0" index="2" bw="6" slack="0"/>
<pin id="865" dir="0" index="3" bw="6" slack="0"/>
<pin id="866" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/21 "/>
</bind>
</comp>

<comp id="871" class="1004" name="trunc_ln49_fu_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="32" slack="0"/>
<pin id="873" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln49/21 "/>
</bind>
</comp>

<comp id="875" class="1004" name="icmp_ln49_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="8" slack="0"/>
<pin id="877" dir="0" index="1" bw="8" slack="0"/>
<pin id="878" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49/21 "/>
</bind>
</comp>

<comp id="881" class="1004" name="icmp_ln49_1_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="23" slack="0"/>
<pin id="883" dir="0" index="1" bw="23" slack="0"/>
<pin id="884" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln49_1/21 "/>
</bind>
</comp>

<comp id="887" class="1004" name="or_ln49_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="1" slack="1"/>
<pin id="889" dir="0" index="1" bw="1" slack="1"/>
<pin id="890" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln49/22 "/>
</bind>
</comp>

<comp id="891" class="1004" name="and_ln49_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="1" slack="0"/>
<pin id="893" dir="0" index="1" bw="1" slack="0"/>
<pin id="894" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln49/22 "/>
</bind>
</comp>

<comp id="897" class="1005" name="add_ln156_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="7" slack="0"/>
<pin id="899" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln156 "/>
</bind>
</comp>

<comp id="905" class="1005" name="zext_ln156_reg_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="64" slack="3"/>
<pin id="907" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln156 "/>
</bind>
</comp>

<comp id="910" class="1005" name="output_addr_reg_910">
<pin_list>
<pin id="911" dir="0" index="0" bw="6" slack="1"/>
<pin id="912" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_addr "/>
</bind>
</comp>

<comp id="915" class="1005" name="zext_ln156_1_reg_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="16" slack="1"/>
<pin id="917" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln156_1 "/>
</bind>
</comp>

<comp id="920" class="1005" name="output_load_reg_920">
<pin_list>
<pin id="921" dir="0" index="0" bw="32" slack="1"/>
<pin id="922" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="output_load "/>
</bind>
</comp>

<comp id="925" class="1005" name="add_ln158_reg_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="10" slack="0"/>
<pin id="927" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="add_ln158 "/>
</bind>
</comp>

<comp id="930" class="1005" name="icmp_ln158_reg_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="1"/>
<pin id="932" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln158 "/>
</bind>
</comp>

<comp id="934" class="1005" name="add_ln158_1_reg_934">
<pin_list>
<pin id="935" dir="0" index="0" bw="10" slack="3"/>
<pin id="936" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="add_ln158_1 "/>
</bind>
</comp>

<comp id="940" class="1005" name="tmp_22_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="6" slack="1"/>
<pin id="942" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_22 "/>
</bind>
</comp>

<comp id="945" class="1005" name="input_0_addr_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="5" slack="1"/>
<pin id="947" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_0_addr "/>
</bind>
</comp>

<comp id="950" class="1005" name="input_1_addr_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="5" slack="1"/>
<pin id="952" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_1_addr "/>
</bind>
</comp>

<comp id="955" class="1005" name="input_2_addr_reg_955">
<pin_list>
<pin id="956" dir="0" index="0" bw="5" slack="1"/>
<pin id="957" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_2_addr "/>
</bind>
</comp>

<comp id="960" class="1005" name="input_3_addr_reg_960">
<pin_list>
<pin id="961" dir="0" index="0" bw="5" slack="1"/>
<pin id="962" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_3_addr "/>
</bind>
</comp>

<comp id="965" class="1005" name="input_4_addr_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="5" slack="1"/>
<pin id="967" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_4_addr "/>
</bind>
</comp>

<comp id="970" class="1005" name="input_5_addr_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="5" slack="1"/>
<pin id="972" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_5_addr "/>
</bind>
</comp>

<comp id="975" class="1005" name="input_6_addr_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="5" slack="1"/>
<pin id="977" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_6_addr "/>
</bind>
</comp>

<comp id="980" class="1005" name="input_7_addr_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="5" slack="1"/>
<pin id="982" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_7_addr "/>
</bind>
</comp>

<comp id="985" class="1005" name="input_8_addr_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="5" slack="1"/>
<pin id="987" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_8_addr "/>
</bind>
</comp>

<comp id="990" class="1005" name="input_9_addr_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="5" slack="1"/>
<pin id="992" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_9_addr "/>
</bind>
</comp>

<comp id="995" class="1005" name="input_10_addr_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="5" slack="1"/>
<pin id="997" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_10_addr "/>
</bind>
</comp>

<comp id="1000" class="1005" name="input_11_addr_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="5" slack="1"/>
<pin id="1002" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_11_addr "/>
</bind>
</comp>

<comp id="1005" class="1005" name="input_12_addr_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="5" slack="1"/>
<pin id="1007" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_12_addr "/>
</bind>
</comp>

<comp id="1010" class="1005" name="input_13_addr_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="5" slack="1"/>
<pin id="1012" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_13_addr "/>
</bind>
</comp>

<comp id="1015" class="1005" name="input_14_addr_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="5" slack="1"/>
<pin id="1017" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_14_addr "/>
</bind>
</comp>

<comp id="1020" class="1005" name="input_15_addr_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="5" slack="1"/>
<pin id="1022" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_15_addr "/>
</bind>
</comp>

<comp id="1025" class="1005" name="input_16_addr_reg_1025">
<pin_list>
<pin id="1026" dir="0" index="0" bw="5" slack="1"/>
<pin id="1027" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_16_addr "/>
</bind>
</comp>

<comp id="1030" class="1005" name="input_17_addr_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="5" slack="1"/>
<pin id="1032" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_17_addr "/>
</bind>
</comp>

<comp id="1035" class="1005" name="input_18_addr_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="5" slack="1"/>
<pin id="1037" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_18_addr "/>
</bind>
</comp>

<comp id="1040" class="1005" name="input_19_addr_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="5" slack="1"/>
<pin id="1042" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_19_addr "/>
</bind>
</comp>

<comp id="1045" class="1005" name="input_20_addr_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="5" slack="1"/>
<pin id="1047" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_20_addr "/>
</bind>
</comp>

<comp id="1050" class="1005" name="input_21_addr_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="5" slack="1"/>
<pin id="1052" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_21_addr "/>
</bind>
</comp>

<comp id="1055" class="1005" name="input_22_addr_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="5" slack="1"/>
<pin id="1057" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_22_addr "/>
</bind>
</comp>

<comp id="1060" class="1005" name="input_23_addr_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="5" slack="1"/>
<pin id="1062" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_23_addr "/>
</bind>
</comp>

<comp id="1065" class="1005" name="input_24_addr_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="5" slack="1"/>
<pin id="1067" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_24_addr "/>
</bind>
</comp>

<comp id="1070" class="1005" name="input_25_addr_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="5" slack="1"/>
<pin id="1072" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_25_addr "/>
</bind>
</comp>

<comp id="1075" class="1005" name="input_26_addr_reg_1075">
<pin_list>
<pin id="1076" dir="0" index="0" bw="5" slack="1"/>
<pin id="1077" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_26_addr "/>
</bind>
</comp>

<comp id="1080" class="1005" name="input_27_addr_reg_1080">
<pin_list>
<pin id="1081" dir="0" index="0" bw="5" slack="1"/>
<pin id="1082" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_27_addr "/>
</bind>
</comp>

<comp id="1085" class="1005" name="input_28_addr_reg_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="5" slack="1"/>
<pin id="1087" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_28_addr "/>
</bind>
</comp>

<comp id="1090" class="1005" name="input_29_addr_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="5" slack="1"/>
<pin id="1092" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_29_addr "/>
</bind>
</comp>

<comp id="1095" class="1005" name="input_30_addr_reg_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="5" slack="1"/>
<pin id="1097" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_30_addr "/>
</bind>
</comp>

<comp id="1100" class="1005" name="input_31_addr_reg_1100">
<pin_list>
<pin id="1101" dir="0" index="0" bw="5" slack="1"/>
<pin id="1102" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="input_31_addr "/>
</bind>
</comp>

<comp id="1105" class="1005" name="layer_9_weights_addr_reg_1105">
<pin_list>
<pin id="1106" dir="0" index="0" bw="16" slack="1"/>
<pin id="1107" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="layer_9_weights_addr "/>
</bind>
</comp>

<comp id="1110" class="1005" name="tmp_38_reg_1110">
<pin_list>
<pin id="1111" dir="0" index="0" bw="32" slack="1"/>
<pin id="1112" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_38 "/>
</bind>
</comp>

<comp id="1115" class="1005" name="layer_9_weights_load_reg_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="32" slack="1"/>
<pin id="1117" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_9_weights_load "/>
</bind>
</comp>

<comp id="1120" class="1005" name="select_ln158_reg_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="10" slack="1"/>
<pin id="1122" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="select_ln158 "/>
</bind>
</comp>

<comp id="1125" class="1005" name="add_ln160_1_reg_1125">
<pin_list>
<pin id="1126" dir="0" index="0" bw="21" slack="1"/>
<pin id="1127" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="add_ln160_1 "/>
</bind>
</comp>

<comp id="1130" class="1005" name="mul7_reg_1130">
<pin_list>
<pin id="1131" dir="0" index="0" bw="32" slack="1"/>
<pin id="1132" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7 "/>
</bind>
</comp>

<comp id="1135" class="1005" name="add_reg_1135">
<pin_list>
<pin id="1136" dir="0" index="0" bw="32" slack="1"/>
<pin id="1137" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add "/>
</bind>
</comp>

<comp id="1140" class="1005" name="layer_9_bias_addr_reg_1140">
<pin_list>
<pin id="1141" dir="0" index="0" bw="6" slack="1"/>
<pin id="1142" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="layer_9_bias_addr "/>
</bind>
</comp>

<comp id="1145" class="1005" name="layer_9_bias_load_reg_1145">
<pin_list>
<pin id="1146" dir="0" index="0" bw="32" slack="1"/>
<pin id="1147" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="layer_9_bias_load "/>
</bind>
</comp>

<comp id="1150" class="1005" name="add1_reg_1150">
<pin_list>
<pin id="1151" dir="0" index="0" bw="32" slack="1"/>
<pin id="1152" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="1157" class="1005" name="icmp_ln49_reg_1157">
<pin_list>
<pin id="1158" dir="0" index="0" bw="1" slack="1"/>
<pin id="1159" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln49 "/>
</bind>
</comp>

<comp id="1162" class="1005" name="icmp_ln49_1_reg_1162">
<pin_list>
<pin id="1163" dir="0" index="0" bw="1" slack="1"/>
<pin id="1164" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln49_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="141"><net_src comp="64" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="142"><net_src comp="80" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="148"><net_src comp="136" pin="3"/><net_sink comp="143" pin=0"/></net>

<net id="154"><net_src comp="0" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="80" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="149" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="167"><net_src comp="2" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="168"><net_src comp="80" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="174"><net_src comp="162" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="180"><net_src comp="4" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="80" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="175" pin="3"/><net_sink comp="182" pin=0"/></net>

<net id="193"><net_src comp="6" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="80" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="200"><net_src comp="188" pin="3"/><net_sink comp="195" pin=0"/></net>

<net id="206"><net_src comp="8" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="207"><net_src comp="80" pin="0"/><net_sink comp="201" pin=1"/></net>

<net id="213"><net_src comp="201" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="219"><net_src comp="10" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="220"><net_src comp="80" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="226"><net_src comp="214" pin="3"/><net_sink comp="221" pin=0"/></net>

<net id="232"><net_src comp="12" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="80" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="227" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="14" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="246"><net_src comp="80" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="252"><net_src comp="240" pin="3"/><net_sink comp="247" pin=0"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="259"><net_src comp="80" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="265"><net_src comp="253" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="271"><net_src comp="18" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="80" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="278"><net_src comp="266" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="284"><net_src comp="20" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="80" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="279" pin="3"/><net_sink comp="286" pin=0"/></net>

<net id="297"><net_src comp="22" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="298"><net_src comp="80" pin="0"/><net_sink comp="292" pin=1"/></net>

<net id="304"><net_src comp="292" pin="3"/><net_sink comp="299" pin=0"/></net>

<net id="310"><net_src comp="24" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="311"><net_src comp="80" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="317"><net_src comp="305" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="80" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="330"><net_src comp="318" pin="3"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="28" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="80" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="343"><net_src comp="331" pin="3"/><net_sink comp="338" pin=0"/></net>

<net id="349"><net_src comp="30" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="80" pin="0"/><net_sink comp="344" pin=1"/></net>

<net id="356"><net_src comp="344" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="362"><net_src comp="32" pin="0"/><net_sink comp="357" pin=0"/></net>

<net id="363"><net_src comp="80" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="369"><net_src comp="357" pin="3"/><net_sink comp="364" pin=0"/></net>

<net id="375"><net_src comp="34" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="80" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="370" pin="3"/><net_sink comp="377" pin=0"/></net>

<net id="388"><net_src comp="36" pin="0"/><net_sink comp="383" pin=0"/></net>

<net id="389"><net_src comp="80" pin="0"/><net_sink comp="383" pin=1"/></net>

<net id="395"><net_src comp="383" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="401"><net_src comp="38" pin="0"/><net_sink comp="396" pin=0"/></net>

<net id="402"><net_src comp="80" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="396" pin="3"/><net_sink comp="403" pin=0"/></net>

<net id="414"><net_src comp="40" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="415"><net_src comp="80" pin="0"/><net_sink comp="409" pin=1"/></net>

<net id="421"><net_src comp="409" pin="3"/><net_sink comp="416" pin=0"/></net>

<net id="427"><net_src comp="42" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="428"><net_src comp="80" pin="0"/><net_sink comp="422" pin=1"/></net>

<net id="434"><net_src comp="422" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="440"><net_src comp="44" pin="0"/><net_sink comp="435" pin=0"/></net>

<net id="441"><net_src comp="80" pin="0"/><net_sink comp="435" pin=1"/></net>

<net id="447"><net_src comp="435" pin="3"/><net_sink comp="442" pin=0"/></net>

<net id="453"><net_src comp="46" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="80" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="460"><net_src comp="448" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="466"><net_src comp="48" pin="0"/><net_sink comp="461" pin=0"/></net>

<net id="467"><net_src comp="80" pin="0"/><net_sink comp="461" pin=1"/></net>

<net id="473"><net_src comp="461" pin="3"/><net_sink comp="468" pin=0"/></net>

<net id="479"><net_src comp="50" pin="0"/><net_sink comp="474" pin=0"/></net>

<net id="480"><net_src comp="80" pin="0"/><net_sink comp="474" pin=1"/></net>

<net id="486"><net_src comp="474" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="492"><net_src comp="52" pin="0"/><net_sink comp="487" pin=0"/></net>

<net id="493"><net_src comp="80" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="499"><net_src comp="487" pin="3"/><net_sink comp="494" pin=0"/></net>

<net id="505"><net_src comp="54" pin="0"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="80" pin="0"/><net_sink comp="500" pin=1"/></net>

<net id="512"><net_src comp="500" pin="3"/><net_sink comp="507" pin=0"/></net>

<net id="518"><net_src comp="56" pin="0"/><net_sink comp="513" pin=0"/></net>

<net id="519"><net_src comp="80" pin="0"/><net_sink comp="513" pin=1"/></net>

<net id="525"><net_src comp="513" pin="3"/><net_sink comp="520" pin=0"/></net>

<net id="531"><net_src comp="58" pin="0"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="80" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="538"><net_src comp="526" pin="3"/><net_sink comp="533" pin=0"/></net>

<net id="544"><net_src comp="60" pin="0"/><net_sink comp="539" pin=0"/></net>

<net id="545"><net_src comp="80" pin="0"/><net_sink comp="539" pin=1"/></net>

<net id="551"><net_src comp="539" pin="3"/><net_sink comp="546" pin=0"/></net>

<net id="557"><net_src comp="62" pin="0"/><net_sink comp="552" pin=0"/></net>

<net id="558"><net_src comp="80" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="564"><net_src comp="552" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="570"><net_src comp="66" pin="0"/><net_sink comp="565" pin=0"/></net>

<net id="571"><net_src comp="80" pin="0"/><net_sink comp="565" pin=1"/></net>

<net id="577"><net_src comp="565" pin="3"/><net_sink comp="572" pin=0"/></net>

<net id="583"><net_src comp="68" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="80" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="590"><net_src comp="578" pin="3"/><net_sink comp="585" pin=0"/></net>

<net id="591"><net_src comp="134" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="595"><net_src comp="70" pin="0"/><net_sink comp="592" pin=0"/></net>

<net id="602"><net_src comp="592" pin="1"/><net_sink comp="596" pin=2"/></net>

<net id="603"><net_src comp="596" pin="4"/><net_sink comp="592" pin=0"/></net>

<net id="607"><net_src comp="86" pin="0"/><net_sink comp="604" pin=0"/></net>

<net id="614"><net_src comp="604" pin="1"/><net_sink comp="608" pin=2"/></net>

<net id="624"><net_src comp="618" pin="4"/><net_sink comp="615" pin=0"/></net>

<net id="628"><net_src comp="88" pin="0"/><net_sink comp="625" pin=0"/></net>

<net id="635"><net_src comp="625" pin="1"/><net_sink comp="629" pin=2"/></net>

<net id="636"><net_src comp="629" pin="4"/><net_sink comp="625" pin=0"/></net>

<net id="640"><net_src comp="86" pin="0"/><net_sink comp="637" pin=0"/></net>

<net id="647"><net_src comp="637" pin="1"/><net_sink comp="641" pin=2"/></net>

<net id="652"><net_src comp="615" pin="1"/><net_sink comp="648" pin=0"/></net>

<net id="657"><net_src comp="572" pin="3"/><net_sink comp="653" pin=1"/></net>

<net id="662"><net_src comp="134" pin="0"/><net_sink comp="658" pin=1"/></net>

<net id="667"><net_src comp="596" pin="4"/><net_sink comp="663" pin=0"/></net>

<net id="668"><net_src comp="72" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="673"><net_src comp="596" pin="4"/><net_sink comp="669" pin=0"/></net>

<net id="674"><net_src comp="74" pin="0"/><net_sink comp="669" pin=1"/></net>

<net id="678"><net_src comp="596" pin="4"/><net_sink comp="675" pin=0"/></net>

<net id="679"><net_src comp="675" pin="1"/><net_sink comp="136" pin=2"/></net>

<net id="683"><net_src comp="592" pin="1"/><net_sink comp="680" pin=0"/></net>

<net id="688"><net_src comp="608" pin="4"/><net_sink comp="684" pin=0"/></net>

<net id="689"><net_src comp="90" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="608" pin="4"/><net_sink comp="690" pin=0"/></net>

<net id="695"><net_src comp="102" pin="0"/><net_sink comp="690" pin=1"/></net>

<net id="700"><net_src comp="641" pin="4"/><net_sink comp="696" pin=0"/></net>

<net id="701"><net_src comp="90" pin="0"/><net_sink comp="696" pin=1"/></net>

<net id="708"><net_src comp="106" pin="0"/><net_sink comp="702" pin=0"/></net>

<net id="709"><net_src comp="629" pin="4"/><net_sink comp="702" pin=1"/></net>

<net id="710"><net_src comp="108" pin="0"/><net_sink comp="702" pin=2"/></net>

<net id="711"><net_src comp="110" pin="0"/><net_sink comp="702" pin=3"/></net>

<net id="715"><net_src comp="641" pin="4"/><net_sink comp="712" pin=0"/></net>

<net id="716"><net_src comp="712" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="717"><net_src comp="712" pin="1"/><net_sink comp="162" pin=2"/></net>

<net id="718"><net_src comp="712" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="719"><net_src comp="712" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="720"><net_src comp="712" pin="1"/><net_sink comp="201" pin=2"/></net>

<net id="721"><net_src comp="712" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="722"><net_src comp="712" pin="1"/><net_sink comp="227" pin=2"/></net>

<net id="723"><net_src comp="712" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="724"><net_src comp="712" pin="1"/><net_sink comp="253" pin=2"/></net>

<net id="725"><net_src comp="712" pin="1"/><net_sink comp="266" pin=2"/></net>

<net id="726"><net_src comp="712" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="727"><net_src comp="712" pin="1"/><net_sink comp="292" pin=2"/></net>

<net id="728"><net_src comp="712" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="729"><net_src comp="712" pin="1"/><net_sink comp="318" pin=2"/></net>

<net id="730"><net_src comp="712" pin="1"/><net_sink comp="331" pin=2"/></net>

<net id="731"><net_src comp="712" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="732"><net_src comp="712" pin="1"/><net_sink comp="357" pin=2"/></net>

<net id="733"><net_src comp="712" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="734"><net_src comp="712" pin="1"/><net_sink comp="383" pin=2"/></net>

<net id="735"><net_src comp="712" pin="1"/><net_sink comp="396" pin=2"/></net>

<net id="736"><net_src comp="712" pin="1"/><net_sink comp="409" pin=2"/></net>

<net id="737"><net_src comp="712" pin="1"/><net_sink comp="422" pin=2"/></net>

<net id="738"><net_src comp="712" pin="1"/><net_sink comp="435" pin=2"/></net>

<net id="739"><net_src comp="712" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="740"><net_src comp="712" pin="1"/><net_sink comp="461" pin=2"/></net>

<net id="741"><net_src comp="712" pin="1"/><net_sink comp="474" pin=2"/></net>

<net id="742"><net_src comp="712" pin="1"/><net_sink comp="487" pin=2"/></net>

<net id="743"><net_src comp="712" pin="1"/><net_sink comp="500" pin=2"/></net>

<net id="744"><net_src comp="712" pin="1"/><net_sink comp="513" pin=2"/></net>

<net id="745"><net_src comp="712" pin="1"/><net_sink comp="526" pin=2"/></net>

<net id="746"><net_src comp="712" pin="1"/><net_sink comp="539" pin=2"/></net>

<net id="747"><net_src comp="712" pin="1"/><net_sink comp="552" pin=2"/></net>

<net id="753"><net_src comp="112" pin="0"/><net_sink comp="748" pin=0"/></net>

<net id="754"><net_src comp="608" pin="4"/><net_sink comp="748" pin=1"/></net>

<net id="755"><net_src comp="114" pin="0"/><net_sink comp="748" pin=2"/></net>

<net id="760"><net_src comp="748" pin="3"/><net_sink comp="756" pin=0"/></net>

<net id="764"><net_src comp="756" pin="2"/><net_sink comp="761" pin=0"/></net>

<net id="765"><net_src comp="761" pin="1"/><net_sink comp="565" pin=2"/></net>

<net id="805"><net_src comp="116" pin="0"/><net_sink comp="769" pin=0"/></net>

<net id="806"><net_src comp="156" pin="3"/><net_sink comp="769" pin=1"/></net>

<net id="807"><net_src comp="169" pin="3"/><net_sink comp="769" pin=2"/></net>

<net id="808"><net_src comp="182" pin="3"/><net_sink comp="769" pin=3"/></net>

<net id="809"><net_src comp="195" pin="3"/><net_sink comp="769" pin=4"/></net>

<net id="810"><net_src comp="208" pin="3"/><net_sink comp="769" pin=5"/></net>

<net id="811"><net_src comp="221" pin="3"/><net_sink comp="769" pin=6"/></net>

<net id="812"><net_src comp="234" pin="3"/><net_sink comp="769" pin=7"/></net>

<net id="813"><net_src comp="247" pin="3"/><net_sink comp="769" pin=8"/></net>

<net id="814"><net_src comp="260" pin="3"/><net_sink comp="769" pin=9"/></net>

<net id="815"><net_src comp="273" pin="3"/><net_sink comp="769" pin=10"/></net>

<net id="816"><net_src comp="286" pin="3"/><net_sink comp="769" pin=11"/></net>

<net id="817"><net_src comp="299" pin="3"/><net_sink comp="769" pin=12"/></net>

<net id="818"><net_src comp="312" pin="3"/><net_sink comp="769" pin=13"/></net>

<net id="819"><net_src comp="325" pin="3"/><net_sink comp="769" pin=14"/></net>

<net id="820"><net_src comp="338" pin="3"/><net_sink comp="769" pin=15"/></net>

<net id="821"><net_src comp="351" pin="3"/><net_sink comp="769" pin=16"/></net>

<net id="822"><net_src comp="364" pin="3"/><net_sink comp="769" pin=17"/></net>

<net id="823"><net_src comp="377" pin="3"/><net_sink comp="769" pin=18"/></net>

<net id="824"><net_src comp="390" pin="3"/><net_sink comp="769" pin=19"/></net>

<net id="825"><net_src comp="403" pin="3"/><net_sink comp="769" pin=20"/></net>

<net id="826"><net_src comp="416" pin="3"/><net_sink comp="769" pin=21"/></net>

<net id="827"><net_src comp="429" pin="3"/><net_sink comp="769" pin=22"/></net>

<net id="828"><net_src comp="442" pin="3"/><net_sink comp="769" pin=23"/></net>

<net id="829"><net_src comp="455" pin="3"/><net_sink comp="769" pin=24"/></net>

<net id="830"><net_src comp="468" pin="3"/><net_sink comp="769" pin=25"/></net>

<net id="831"><net_src comp="481" pin="3"/><net_sink comp="769" pin=26"/></net>

<net id="832"><net_src comp="494" pin="3"/><net_sink comp="769" pin=27"/></net>

<net id="833"><net_src comp="507" pin="3"/><net_sink comp="769" pin=28"/></net>

<net id="834"><net_src comp="520" pin="3"/><net_sink comp="769" pin=29"/></net>

<net id="835"><net_src comp="533" pin="3"/><net_sink comp="769" pin=30"/></net>

<net id="836"><net_src comp="546" pin="3"/><net_sink comp="769" pin=31"/></net>

<net id="837"><net_src comp="559" pin="3"/><net_sink comp="769" pin=32"/></net>

<net id="838"><net_src comp="766" pin="1"/><net_sink comp="769" pin=33"/></net>

<net id="839"><net_src comp="769" pin="34"/><net_sink comp="653" pin=0"/></net>

<net id="844"><net_src comp="118" pin="0"/><net_sink comp="840" pin=1"/></net>

<net id="850"><net_src comp="840" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="851"><net_src comp="86" pin="0"/><net_sink comp="845" pin=2"/></net>

<net id="856"><net_src comp="625" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="857"><net_src comp="120" pin="0"/><net_sink comp="852" pin=1"/></net>

<net id="867"><net_src comp="124" pin="0"/><net_sink comp="861" pin=0"/></net>

<net id="868"><net_src comp="858" pin="1"/><net_sink comp="861" pin=1"/></net>

<net id="869"><net_src comp="126" pin="0"/><net_sink comp="861" pin=2"/></net>

<net id="870"><net_src comp="128" pin="0"/><net_sink comp="861" pin=3"/></net>

<net id="874"><net_src comp="858" pin="1"/><net_sink comp="871" pin=0"/></net>

<net id="879"><net_src comp="861" pin="4"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="130" pin="0"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="871" pin="1"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="132" pin="0"/><net_sink comp="881" pin=1"/></net>

<net id="895"><net_src comp="887" pin="2"/><net_sink comp="891" pin=0"/></net>

<net id="896"><net_src comp="658" pin="2"/><net_sink comp="891" pin=1"/></net>

<net id="900"><net_src comp="663" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="908"><net_src comp="675" pin="1"/><net_sink comp="905" pin=0"/></net>

<net id="909"><net_src comp="905" pin="1"/><net_sink comp="578" pin=2"/></net>

<net id="913"><net_src comp="136" pin="3"/><net_sink comp="910" pin=0"/></net>

<net id="914"><net_src comp="910" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="918"><net_src comp="680" pin="1"/><net_sink comp="915" pin=0"/></net>

<net id="919"><net_src comp="915" pin="1"/><net_sink comp="756" pin=1"/></net>

<net id="923"><net_src comp="143" pin="3"/><net_sink comp="920" pin=0"/></net>

<net id="924"><net_src comp="920" pin="1"/><net_sink comp="618" pin=2"/></net>

<net id="928"><net_src comp="684" pin="2"/><net_sink comp="925" pin=0"/></net>

<net id="929"><net_src comp="925" pin="1"/><net_sink comp="608" pin=0"/></net>

<net id="933"><net_src comp="690" pin="2"/><net_sink comp="930" pin=0"/></net>

<net id="937"><net_src comp="696" pin="2"/><net_sink comp="934" pin=0"/></net>

<net id="938"><net_src comp="934" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="939"><net_src comp="934" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="943"><net_src comp="702" pin="4"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="766" pin=0"/></net>

<net id="948"><net_src comp="149" pin="3"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="953"><net_src comp="162" pin="3"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="958"><net_src comp="175" pin="3"/><net_sink comp="955" pin=0"/></net>

<net id="959"><net_src comp="955" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="963"><net_src comp="188" pin="3"/><net_sink comp="960" pin=0"/></net>

<net id="964"><net_src comp="960" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="968"><net_src comp="201" pin="3"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="208" pin=0"/></net>

<net id="973"><net_src comp="214" pin="3"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="978"><net_src comp="227" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="983"><net_src comp="240" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="988"><net_src comp="253" pin="3"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="260" pin=0"/></net>

<net id="993"><net_src comp="266" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="998"><net_src comp="279" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="286" pin=0"/></net>

<net id="1003"><net_src comp="292" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="1008"><net_src comp="305" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="1013"><net_src comp="318" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="1018"><net_src comp="331" pin="3"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="338" pin=0"/></net>

<net id="1023"><net_src comp="344" pin="3"/><net_sink comp="1020" pin=0"/></net>

<net id="1024"><net_src comp="1020" pin="1"/><net_sink comp="351" pin=0"/></net>

<net id="1028"><net_src comp="357" pin="3"/><net_sink comp="1025" pin=0"/></net>

<net id="1029"><net_src comp="1025" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="1033"><net_src comp="370" pin="3"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="1038"><net_src comp="383" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1043"><net_src comp="396" pin="3"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="1048"><net_src comp="409" pin="3"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="1053"><net_src comp="422" pin="3"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="429" pin=0"/></net>

<net id="1058"><net_src comp="435" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="1063"><net_src comp="448" pin="3"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="455" pin=0"/></net>

<net id="1068"><net_src comp="461" pin="3"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="1073"><net_src comp="474" pin="3"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="1078"><net_src comp="487" pin="3"/><net_sink comp="1075" pin=0"/></net>

<net id="1079"><net_src comp="1075" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="1083"><net_src comp="500" pin="3"/><net_sink comp="1080" pin=0"/></net>

<net id="1084"><net_src comp="1080" pin="1"/><net_sink comp="507" pin=0"/></net>

<net id="1088"><net_src comp="513" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="1093"><net_src comp="526" pin="3"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="533" pin=0"/></net>

<net id="1098"><net_src comp="539" pin="3"/><net_sink comp="1095" pin=0"/></net>

<net id="1099"><net_src comp="1095" pin="1"/><net_sink comp="546" pin=0"/></net>

<net id="1103"><net_src comp="552" pin="3"/><net_sink comp="1100" pin=0"/></net>

<net id="1104"><net_src comp="1100" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="1108"><net_src comp="565" pin="3"/><net_sink comp="1105" pin=0"/></net>

<net id="1109"><net_src comp="1105" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1113"><net_src comp="769" pin="34"/><net_sink comp="1110" pin=0"/></net>

<net id="1114"><net_src comp="1110" pin="1"/><net_sink comp="653" pin=0"/></net>

<net id="1118"><net_src comp="572" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="653" pin=1"/></net>

<net id="1123"><net_src comp="845" pin="3"/><net_sink comp="1120" pin=0"/></net>

<net id="1124"><net_src comp="1120" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="1128"><net_src comp="852" pin="2"/><net_sink comp="1125" pin=0"/></net>

<net id="1129"><net_src comp="1125" pin="1"/><net_sink comp="629" pin=0"/></net>

<net id="1133"><net_src comp="653" pin="2"/><net_sink comp="1130" pin=0"/></net>

<net id="1134"><net_src comp="1130" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1138"><net_src comp="648" pin="2"/><net_sink comp="1135" pin=0"/></net>

<net id="1139"><net_src comp="1135" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1143"><net_src comp="578" pin="3"/><net_sink comp="1140" pin=0"/></net>

<net id="1144"><net_src comp="1140" pin="1"/><net_sink comp="585" pin=0"/></net>

<net id="1148"><net_src comp="585" pin="3"/><net_sink comp="1145" pin=0"/></net>

<net id="1149"><net_src comp="1145" pin="1"/><net_sink comp="648" pin=1"/></net>

<net id="1153"><net_src comp="648" pin="2"/><net_sink comp="1150" pin=0"/></net>

<net id="1154"><net_src comp="1150" pin="1"/><net_sink comp="143" pin=1"/></net>

<net id="1155"><net_src comp="1150" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="1156"><net_src comp="1150" pin="1"/><net_sink comp="658" pin=0"/></net>

<net id="1160"><net_src comp="875" pin="2"/><net_sink comp="1157" pin=0"/></net>

<net id="1161"><net_src comp="1157" pin="1"/><net_sink comp="887" pin=1"/></net>

<net id="1165"><net_src comp="881" pin="2"/><net_sink comp="1162" pin=0"/></net>

<net id="1166"><net_src comp="1162" pin="1"/><net_sink comp="887" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {21 22 }
	Port: layer_9_weights | {}
	Port: layer_9_bias | {}
 - Input state : 
	Port: dense_relu.2 : input_0 | {4 5 }
	Port: dense_relu.2 : input_1 | {4 5 }
	Port: dense_relu.2 : input_2 | {4 5 }
	Port: dense_relu.2 : input_3 | {4 5 }
	Port: dense_relu.2 : input_4 | {4 5 }
	Port: dense_relu.2 : input_5 | {4 5 }
	Port: dense_relu.2 : input_6 | {4 5 }
	Port: dense_relu.2 : input_7 | {4 5 }
	Port: dense_relu.2 : input_8 | {4 5 }
	Port: dense_relu.2 : input_9 | {4 5 }
	Port: dense_relu.2 : input_10 | {4 5 }
	Port: dense_relu.2 : input_11 | {4 5 }
	Port: dense_relu.2 : input_12 | {4 5 }
	Port: dense_relu.2 : input_13 | {4 5 }
	Port: dense_relu.2 : input_14 | {4 5 }
	Port: dense_relu.2 : input_15 | {4 5 }
	Port: dense_relu.2 : input_16 | {4 5 }
	Port: dense_relu.2 : input_17 | {4 5 }
	Port: dense_relu.2 : input_18 | {4 5 }
	Port: dense_relu.2 : input_19 | {4 5 }
	Port: dense_relu.2 : input_20 | {4 5 }
	Port: dense_relu.2 : input_21 | {4 5 }
	Port: dense_relu.2 : input_22 | {4 5 }
	Port: dense_relu.2 : input_23 | {4 5 }
	Port: dense_relu.2 : input_24 | {4 5 }
	Port: dense_relu.2 : input_25 | {4 5 }
	Port: dense_relu.2 : input_26 | {4 5 }
	Port: dense_relu.2 : input_27 | {4 5 }
	Port: dense_relu.2 : input_28 | {4 5 }
	Port: dense_relu.2 : input_29 | {4 5 }
	Port: dense_relu.2 : input_30 | {4 5 }
	Port: dense_relu.2 : input_31 | {4 5 }
	Port: dense_relu.2 : output_r | {2 3 }
	Port: dense_relu.2 : layer_9_weights | {4 5 }
	Port: dense_relu.2 : layer_9_bias | {14 15 }
  - Chain level:
	State 1
	State 2
		add_ln156 : 1
		icmp_ln156 : 1
		br_ln156 : 2
		zext_ln156 : 1
		output_addr : 2
		output_load : 3
	State 3
	State 4
		add_ln158 : 1
		icmp_ln158 : 1
		br_ln158 : 2
		add_ln158_1 : 1
		tmp_22 : 1
		zext_ln160_1 : 1
		input_0_addr : 2
		input_0_load : 3
		input_1_addr : 2
		input_1_load : 3
		input_2_addr : 2
		input_2_load : 3
		input_3_addr : 2
		input_3_load : 3
		input_4_addr : 2
		input_4_load : 3
		input_5_addr : 2
		input_5_load : 3
		input_6_addr : 2
		input_6_load : 3
		input_7_addr : 2
		input_7_load : 3
		input_8_addr : 2
		input_8_load : 3
		input_9_addr : 2
		input_9_load : 3
		input_10_addr : 2
		input_10_load : 3
		input_11_addr : 2
		input_11_load : 3
		input_12_addr : 2
		input_12_load : 3
		input_13_addr : 2
		input_13_load : 3
		input_14_addr : 2
		input_14_load : 3
		input_15_addr : 2
		input_15_load : 3
		input_16_addr : 2
		input_16_load : 3
		input_17_addr : 2
		input_17_load : 3
		input_18_addr : 2
		input_18_load : 3
		input_19_addr : 2
		input_19_load : 3
		input_20_addr : 2
		input_20_load : 3
		input_21_addr : 2
		input_21_load : 3
		input_22_addr : 2
		input_22_load : 3
		input_23_addr : 2
		input_23_load : 3
		input_24_addr : 2
		input_24_load : 3
		input_25_addr : 2
		input_25_load : 3
		input_26_addr : 2
		input_26_load : 3
		input_27_addr : 2
		input_27_load : 3
		input_28_addr : 2
		input_28_load : 3
		input_29_addr : 2
		input_29_load : 3
		input_30_addr : 2
		input_30_load : 3
		input_31_addr : 2
		input_31_load : 3
		shl_ln : 1
		add_ln160 : 2
		zext_ln160_2 : 3
		layer_9_weights_addr : 4
		layer_9_weights_load : 5
	State 5
		tmp_38 : 1
		mul7 : 2
	State 6
	State 7
		select_ln158 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
		layer_9_bias_load : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
		tmp : 1
		trunc_ln49 : 1
		icmp_ln49 : 2
		icmp_ln49_1 : 2
	State 22
		and_ln49 : 1
		br_ln49 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|   fadd   |      grp_fu_648     |    2    |   205   |   206   |
|----------|---------------------|---------|---------|---------|
|   fmul   |      grp_fu_653     |    3    |   143   |   140   |
|----------|---------------------|---------|---------|---------|
|    mux   |    tmp_38_fu_769    |    0    |    0    |   148   |
|----------|---------------------|---------|---------|---------|
|          |   add_ln156_fu_663  |    0    |    0    |    14   |
|          |   add_ln158_fu_684  |    0    |    0    |    17   |
|    add   |  add_ln158_1_fu_696 |    0    |    0    |    17   |
|          |   add_ln160_fu_756  |    0    |    0    |    23   |
|          |  add_ln160_1_fu_852 |    0    |    0    |    28   |
|----------|---------------------|---------|---------|---------|
|          |  icmp_ln156_fu_669  |    0    |    0    |    10   |
|          |  icmp_ln158_fu_690  |    0    |    0    |    11   |
|   icmp   | icmp_ln158_1_fu_840 |    0    |    0    |    11   |
|          |   icmp_ln49_fu_875  |    0    |    0    |    11   |
|          |  icmp_ln49_1_fu_881 |    0    |    0    |    16   |
|----------|---------------------|---------|---------|---------|
|  select  | select_ln158_fu_845 |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln49_fu_887   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|    and   |   and_ln49_fu_891   |    0    |    0    |    2    |
|----------|---------------------|---------|---------|---------|
|   fcmp   |      grp_fu_658     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |  zext_ln156_fu_675  |    0    |    0    |    0    |
|          | zext_ln156_1_fu_680 |    0    |    0    |    0    |
|   zext   | zext_ln160_1_fu_712 |    0    |    0    |    0    |
|          | zext_ln160_2_fu_761 |    0    |    0    |    0    |
|          |  zext_ln160_fu_766  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|partselect|    tmp_22_fu_702    |    0    |    0    |    0    |
|          |      tmp_fu_861     |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|bitconcatenate|    shl_ln_fu_748    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   trunc  |  trunc_ln49_fu_871  |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    5    |   348   |   665   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|        add108_reg_615       |   32   |
|        add1_reg_1150        |   32   |
|      add_ln156_reg_897      |    7   |
|     add_ln158_1_reg_934     |   10   |
|      add_ln158_reg_925      |   10   |
|     add_ln160_1_reg_1125    |   21   |
|         add_reg_1135        |   32   |
|          i_reg_592          |    7   |
|      icmp_ln158_reg_930     |    1   |
|     icmp_ln49_1_reg_1162    |    1   |
|      icmp_ln49_reg_1157     |    1   |
|          ii_reg_604         |   10   |
|     input_0_addr_reg_945    |    5   |
|    input_10_addr_reg_995    |    5   |
|    input_11_addr_reg_1000   |    5   |
|    input_12_addr_reg_1005   |    5   |
|    input_13_addr_reg_1010   |    5   |
|    input_14_addr_reg_1015   |    5   |
|    input_15_addr_reg_1020   |    5   |
|    input_16_addr_reg_1025   |    5   |
|    input_17_addr_reg_1030   |    5   |
|    input_18_addr_reg_1035   |    5   |
|    input_19_addr_reg_1040   |    5   |
|     input_1_addr_reg_950    |    5   |
|    input_20_addr_reg_1045   |    5   |
|    input_21_addr_reg_1050   |    5   |
|    input_22_addr_reg_1055   |    5   |
|    input_23_addr_reg_1060   |    5   |
|    input_24_addr_reg_1065   |    5   |
|    input_25_addr_reg_1070   |    5   |
|    input_26_addr_reg_1075   |    5   |
|    input_27_addr_reg_1080   |    5   |
|    input_28_addr_reg_1085   |    5   |
|    input_29_addr_reg_1090   |    5   |
|     input_2_addr_reg_955    |    5   |
|    input_30_addr_reg_1095   |    5   |
|    input_31_addr_reg_1100   |    5   |
|     input_3_addr_reg_960    |    5   |
|     input_4_addr_reg_965    |    5   |
|     input_5_addr_reg_970    |    5   |
|     input_6_addr_reg_975    |    5   |
|     input_7_addr_reg_980    |    5   |
|     input_8_addr_reg_985    |    5   |
|     input_9_addr_reg_990    |    5   |
|  layer_9_bias_addr_reg_1140 |    6   |
|  layer_9_bias_load_reg_1145 |   32   |
|layer_9_weights_addr_reg_1105|   16   |
|layer_9_weights_load_reg_1115|   32   |
|        mul7_reg_1130        |   32   |
|     output_addr_reg_910     |    6   |
|     output_load_reg_920     |   32   |
|       phi_mul_reg_625       |   21   |
|       phi_urem_reg_637      |   10   |
|    select_ln158_reg_1120    |   10   |
|        tmp_22_reg_940       |    6   |
|       tmp_38_reg_1110       |   32   |
|     zext_ln156_1_reg_915    |   16   |
|      zext_ln156_reg_905     |   64   |
+-----------------------------+--------+
|            Total            |   639  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_143 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_143 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_169 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_182 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_195 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_208 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_221 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_234 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_247 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_260 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_273 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_286 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_299 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_312 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_325 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_338 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_351 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_364 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_377 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_390 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_403 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_416 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_429 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_442 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_455 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_468 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_481 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_494 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_507 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_520 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_533 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_546 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_559 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_572 |  p0  |   2  |  16  |   32   ||    9    |
| grp_access_fu_585 |  p0  |   2  |   6  |   12   ||    9    |
|     i_reg_592     |  p0  |   2  |   7  |   14   ||    9    |
|  phi_mul_reg_625  |  p0  |   2  |  21  |   42   ||    9    |
|     grp_fu_648    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_653    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_653    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   688  ||  20.049 ||   369   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    5   |    -   |   348  |   665  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   20   |    -   |   369  |
|  Register |    -   |    -   |   639  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    5   |   20   |   987  |  1034  |
+-----------+--------+--------+--------+--------+
