Task "Run Synthesis" successful.
Generated logfile: 

****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source interleaver_dut_Xilinx_Vivado_run.tcl -notrace
### Open existing Xilinx Vivado 2020.1.1 project /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/vivado_prj/interleaver_dut_vivado.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/vivado_prj/interleaver_dut_vivado.srcs/sources_1'.
### Running Synthesis in Xilinx Vivado 2020.1.1 ...
ssh: /home/wardo/Documents/Intel/quartus/linux64/libcrypto.so.1.0.0: version `OPENSSL_1.0.1' not found (required by ssh)
ssh: /home/wardo/Documents/Intel/quartus/linux64/libcrypto.so.1.0.0: version `OPENSSL_1.0.0' not found (required by ssh)
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to kill process with pid <20411> on the remote host Interrupted system call

[Fri Feb  5 08:22:54 2021] Launched synth_1...
Run output will be captured here: /home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/vivado_prj/interleaver_dut_vivado.runs/synth_1/runme.log
[Fri Feb  5 08:22:54 2021] Waiting for synth_1 to finish...

*** Running vivado
    with args -log interleaver_dut.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source interleaver_dut.tcl


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source interleaver_dut.tcl -notrace
Command: synth_design -top interleaver_dut -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 20468
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2149.566 ; gain = 0.000 ; free physical = 15014 ; free virtual = 23130
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'interleaver_dut' [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/interleaver_model/interleaver_dut.vhd:55]
INFO: [Synth 8-3491] module 'interleaver' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/interleaver_model/interleaver.vhd:23' bound to instance 'u_interleaver' of component 'interleaver' [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/interleaver_model/interleaver_dut.vhd:78]
INFO: [Synth 8-638] synthesizing module 'interleaver' [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/interleaver_model/interleaver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'interleaver' (1#1) [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/interleaver_model/interleaver.vhd:35]
INFO: [Synth 8-256] done synthesizing module 'interleaver_dut' (2#1) [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/interleaver_model/interleaver_dut.vhd:55]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:39:26 ; elapsed = 00:39:42 . Memory (MB): peak = 4309.660 ; gain = 2160.094 ; free physical = 12166 ; free virtual = 20611
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:39:44 ; elapsed = 00:40:01 . Memory (MB): peak = 4309.660 ; gain = 2160.094 ; free physical = 12694 ; free virtual = 21139
---------------------------------------------------------------------------------
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Synth 8-802] inferred FSM for state register 'moore_state_reg_reg' in module 'interleaver'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE0 |                               00 |                               00
                 iSTATE1 |                               01 |                               01
                  iSTATE |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'moore_state_reg_reg' using encoding 'sequential' in module 'interleaver'
1
INFO: [Common 17-83] Releasing license: Synthesis
14 Infos, 0 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
INFO: [Common 17-344] 'source' was cancelled
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 08:21:21 2021...

*** Running vivado
    with args -log interleaver_dut.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source interleaver_dut.tcl


****** Vivado v2020.1.1 (64-bit)
  **** SW Build 2960000 on Wed Aug  5 22:57:21 MDT 2020
  **** IP Build 2956692 on Thu Aug  6 01:41:30 MDT 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source interleaver_dut.tcl -notrace
Command: synth_design -top interleaver_dut -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 26058
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2149.562 ; gain = 0.000 ; free physical = 13958 ; free virtual = 22533
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'interleaver_dut' [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/Copy_of_interleaver_model/interleaver_dut.vhd:56]
	Parameter AddrWidth bound to: 15 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SinglePortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/Copy_of_interleaver_model/SinglePortRAM_singlebit.vhd:22' bound to instance 'u_Single_Port_RAM' of component 'SinglePortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/Copy_of_interleaver_model/interleaver_dut.vhd:94]
INFO: [Synth 8-638] synthesizing module 'SinglePortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/Copy_of_interleaver_model/SinglePortRAM_singlebit.vhd:36]
	Parameter AddrWidth bound to: 15 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'SinglePortRAM_singlebit' (1#1) [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/Copy_of_interleaver_model/SinglePortRAM_singlebit.vhd:36]
	Parameter AddrWidth bound to: 15 - type: integer 
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'SinglePortRAM_singlebit' declared at '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/Copy_of_interleaver_model/SinglePortRAM_singlebit.vhd:22' bound to instance 'u_Single_Port_RAM1' of component 'SinglePortRAM_singlebit' [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/Copy_of_interleaver_model/interleaver_dut.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'interleaver_dut' (2#1) [/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/hdlsrc/Copy_of_interleaver_model/interleaver_dut.vhd:56]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2149.562 ; gain = 0.000 ; free physical = 14050 ; free virtual = 22626
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2149.562 ; gain = 0.000 ; free physical = 14046 ; free virtual = 22623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2157.473 ; gain = 7.910 ; free physical = 14046 ; free virtual = 22623
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2157.473 ; gain = 7.910 ; free physical = 14030 ; free virtual = 22607
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   15 Bit       Adders := 1     
	   2 Input    3 Bit       Adders := 1     
+---Registers : 
	               15 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---RAMs : 
	              32K Bit	(32768 X 1 bit)          RAMs := 2     
+---Muxes : 
	   2 Input   15 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2157.473 ; gain = 7.910 ; free physical = 13799 ; free virtual = 22379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+----------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|interleaver_dut | u_Single_Port_RAM/ram_reg  | 32 K x 1(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|interleaver_dut | u_Single_Port_RAM1/ram_reg | 32 K x 1(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
+----------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:13 . Memory (MB): peak = 2157.473 ; gain = 7.910 ; free physical = 13800 ; free virtual = 22379
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+----------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name     | RTL Object                 | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|interleaver_dut | u_Single_Port_RAM/ram_reg  | 32 K x 1(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
|interleaver_dut | u_Single_Port_RAM1/ram_reg | 32 K x 1(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 1      | 
+----------------+----------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance u_Single_Port_RAM/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance u_Single_Port_RAM1/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2157.473 ; gain = 7.910 ; free physical = 13805 ; free virtual = 22384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2157.473 ; gain = 7.910 ; free physical = 13804 ; free virtual = 22384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2157.473 ; gain = 7.910 ; free physical = 13804 ; free virtual = 22384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2157.473 ; gain = 7.910 ; free physical = 13804 ; free virtual = 22384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2157.473 ; gain = 7.910 ; free physical = 13804 ; free virtual = 22384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2157.473 ; gain = 7.910 ; free physical = 13804 ; free virtual = 22384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2157.473 ; gain = 7.910 ; free physical = 13804 ; free virtual = 22384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     4|
|2     |LUT2     |     3|
|3     |LUT3     |     4|
|4     |LUT4     |     4|
|5     |LUT5     |     3|
|6     |LUT6     |    21|
|7     |RAMB36E1 |     2|
|8     |FDRE     |    19|
|9     |FDSE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+---------------------+--------------------------+------+
|      |Instance             |Module                    |Cells |
+------+---------------------+--------------------------+------+
|1     |top                  |                          |    61|
|2     |  u_Single_Port_RAM  |SinglePortRAM_singlebit   |     2|
|3     |  u_Single_Port_RAM1 |SinglePortRAM_singlebit_0 |     2|
+------+---------------------+--------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2157.473 ; gain = 7.910 ; free physical = 13804 ; free virtual = 22384
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2157.473 ; gain = 7.910 ; free physical = 13805 ; free virtual = 22385
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 2157.480 ; gain = 7.910 ; free physical = 13805 ; free virtual = 22385
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2157.480 ; gain = 0.000 ; free physical = 13875 ; free virtual = 22454
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2247.312 ; gain = 0.000 ; free physical = 13792 ; free virtual = 22371
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 2247.312 ; gain = 97.844 ; free physical = 13933 ; free virtual = 22512
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/wardo/Documents/DVBS2/DVBS2/src/transmitter/3-FEC/interleaver/generic_files/vivado_prj/interleaver_dut_vivado.runs/synth_1/interleaver_dut.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2605.312 ; gain = 358.000 ; free physical = 13570 ; free virtual = 22139
INFO: [runtcl-4] Executing : report_utilization -file interleaver_dut_utilization_synth.rpt -pb interleaver_dut_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 08:23:30 2021...
[Fri Feb  5 08:23:33 2021] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 2150.566 ; gain = 0.000 ; free physical = 14675 ; free virtual = 23239
### Synthesis Complete.
### Running PostMapTiming in Xilinx Vivado 2020.1.1 ...
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7z020clg400-1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2150.566 ; gain = 0.000 ; free physical = 14427 ; free virtual = 22991
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.1.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2206.500 ; gain = 0.000 ; free physical = 14338 ; free virtual = 22903
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2206.500 ; gain = 55.934 ; free physical = 14339 ; free virtual = 22904
WARNING: [Common 17-708] report_timing_summary: The '-name' option will be ignored because it is only relevant in GUI mode.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-493] Port clk has one or several leaf clock pins in its transitive fanout without any clock buffer on the path and no clock reaching the clock pin(s). Vivado cannot infer the clock source when no clock buffer is found on the path to a leaf clock pin.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2526.508 ; gain = 320.008 ; free physical = 13960 ; free virtual = 22525
### PostMapTiming Complete.
### Close Xilinx Vivado 2020.1.1 project.
INFO: [Common 17-206] Exiting Vivado at Fri Feb  5 08:23:49 2021...

Elapsed time is 67.3822 seconds.
