// Seed: 2803097979
module module_0 (
    input id_0,
    input id_1,
    input logic id_2,
    output logic id_3,
    output supply1 id_4,
    output logic id_5,
    output logic id_6,
    output logic id_7,
    output id_8,
    input logic id_9,
    output id_10,
    input id_11,
    input id_12,
    output logic id_13
);
  logic id_14;
  nmos (id_13, id_12 == id_1, 1'b0);
  type_24(
      id_7, id_4[1 : 1]
  );
endmodule
`timescale 1ps / 1 ps
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout id_5;
  input id_4;
  inout id_3;
  inout id_2;
  inout id_1;
  logic id_14;
  logic id_15;
  assign id_5 = 1'b0;
  logic id_16;
  logic id_17;
  logic id_18;
  assign id_18 = id_4 ? 1 : id_16;
  type_24 id_19 (
      .id_0(1),
      .id_1(1),
      .id_2(),
      .id_3(id_0[1'b0] && id_15),
      .id_4(id_2)
  );
endmodule
