1657178961 /home/caid023/Verilog_pratice/HW2/sim/test.v
1657178961 /home/caid023/Verilog_pratice/HW2/src/avg.v
1657182025 /home/caid023/Verilog_pratice/HW2/src/def.v
