# Chapter 7 Memory Basics

## å†…å­˜

- **å†…å­˜(Memory)**ç”±ä¸€ç³»åˆ—å­˜å‚¨å•å…ƒä¸ç›¸åº”çš„é€»è¾‘ç”µè·¯ç»„æˆï¼Œè®¡ç®—æœºä¸­çš„å†…å­˜åŒ…æ‹¬ä¸¤ç±»ï¼š**éšæœºè®¿é—®å†…å­˜(Random-Access Memory)**ä¸**åªè¯»å†…å­˜(Read-Only Memory)**ã€‚è¿™ä¸¤ç±»å†…å­˜éƒ½éœ€è¦å€ŸåŠ©**åœ°å€(address)**æ¥å®ç°å¯¹æ•°æ®çš„è¯»ä¸å†™ã€‚å…¶ä¸­ï¼Œåªè¯»å†…å­˜ï¼ˆå³ ROMï¼‰çš„ç›¸å…³çŸ¥è¯†å·²ç»åœ¨Â [ç¬¬äº”ç« #ROM](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/Chap05/#rom)Â ä¸­æåŠï¼Œæœ¬ç« ä¸»è¦è®¨è®ºéšæœºè®¿é—®å†…å­˜ï¼ˆå³ RAMï¼‰ã€‚

---

### **ç»„ç»‡æ¶æ„**

- **å†…å­˜ç»„ç»‡æ¶æ„(Memory Organization)**åæ˜ äº†å†…å­˜ä¸­çš„æ•°æ®æ˜¯å¦‚ä½•é€šè¿‡åœ°å€è¢«è®¿é—®çš„ã€‚

### **æ•°æ®ç±»å‹**

- è®¡ç®—æœºä¸­å¸¸ç”¨çš„æ•°æ®ç±»å‹ä¸»è¦æœ‰ä¸‰ç§ï¼š

    - **ä½(bit)**ï¼šæœ€å°å•å…ƒ
    - **å­—èŠ‚(byte)**ï¼š8 ä¸ªè¿ç»­çš„ bit
    - **å­—(word)**ï¼šç‰¹å®šæ•°é‡çš„è¿ç»­çš„ bitï¼Œç”±å†…å­˜ç±»å‹å†³å®šï¼Œä¼ ç»Ÿæ„ä¹‰ä¸Š 1 word = 4 bytes

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20256.png)

- è€ƒè™‘ä¸€ä¸ªÂ $2ğ‘˜Ã—ğ‘›$Â çš„å†…å­˜å•å…ƒï¼Œ $k$Â è¡¨ç¤ºåœ°å€çš„ä½å®½ï¼Œ $ğ‘›$Â è¡¨ç¤º word çš„ä½å®½ã€‚è¿™ä¸ªå†…å­˜å•å…ƒçš„ç¤ºæ„å›¾å¦‚ä¸‹ï¼Œå…¶ä¸­ï¼Œ*k*-bit çš„åœ°å€ç»è¿‡ decoder è¯‘ç ï¼Œå¾—åˆ°çš„Â 2ğ‘˜Â ä¸ªè¾“å‡ºåˆ†åˆ«ä¸Â 2ğ‘˜Â ä¸ª word å½¢æˆå”¯ä¸€ç¡®å®šçš„è¿æ¥ï¼Œä»è€Œè¾¾åˆ°å¯»å€çš„ç›®çš„ï¼›æ¯ä¸ª word ç”±Â ğ‘›-bit ç»„æˆï¼Œæ‰€ä»¥è¾“å…¥å’Œè¾“å‡ºä¹Ÿéƒ½æ˜¯Â ğ‘›-bit çš„ã€‚

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20257.png)

### åŸºæœ¬æ“ä½œ

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20258.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20259.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20260.png)

---

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20261.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20262.png)

- æ€»ä¹‹ï¼Œåœ°å€ä¿¡å·å…ˆè¿›æ¥ç­‰å¾…è¯‘ç ç»“æŸåå†ä¼ å…¥è¯»å†™ä¿¡å·ï¼Œæœ€åå†æœ‰ä¸€æ®µæ¢å¤æ—¶é—´

## é™æ€å†…å­˜

- RAM å¯ä»¥åˆ†ä¸º**é™æ€å†…å­˜(Static RAM, or SRAM)**å’Œ**åŠ¨æ€å†…å­˜(Dynamic RAM, or DRAM)**ä¸¤ç§ï¼š

    - SRAMï¼šæ•°æ®å­˜å‚¨åœ¨é”å­˜å™¨(latch)ä¸­ï¼›
    - DRAMï¼šæ•°æ®å­˜å‚¨åœ¨ç”µå®¹ä¸­ï¼Œä»¥ç”µè·é‡çš„å½¢å¼å­˜å‚¨ï¼›

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20263.png)

- é™æ€å†…å­˜æ›´å¤æ‚æ›´å¿«ä½†æˆæœ¬æ›´é«˜

### **SRAM Cell**

- é¦–å…ˆè€ƒè™‘ä¸€ä¸ª SRAM çš„æœ€å°å•å…ƒï¼Œå³Â **SRAM Cell**ï¼ˆä¸‹é¢ç®€ç§°ä¸º RAM Cellï¼‰ï¼Œç”¨äºå­˜å‚¨ 1-bit çš„ä¿¡æ¯ã€‚

- è¿™ä¸ª RAM Cell æ˜¯é€šè¿‡ä¸€ä¸ª SR Latch å®ç°çš„ï¼Œå½“ select ç½®Â `0`Â æ—¶ï¼Œè¡¨ç¤º RAM Cell æœªè¢«ä½¿èƒ½ï¼Œé”å­˜å™¨ä¸­çš„æ•°æ®å¤„äºä¿æŒçŠ¶æ€ï¼Œè¾“å‡ºæ’ä¸ºÂ `1`ï¼›å½“ select ç½®Â `1`Â æ—¶ï¼Œé”å­˜å™¨ä¸­çš„æ•°æ®ç”± B ç«¯çš„è¾“å…¥ä¿¡å·å†³å®šï¼ŒC ç«¯è¾“å‡ºé”å­˜å™¨ä¸­å­˜å‚¨çš„æ•°æ®ã€‚ä½†æ˜¯ï¼Œç°åœ¨è¿™æ ·ä¸€ä¸ªç®€å•çš„ RAM Cell è¿˜æ— æ³•å®ç°çœŸæ­£æ„ä¹‰ä¸Šçš„è¯»å’Œå†™æ“ä½œï¼Œè¿˜éœ€è¦ä¸€äº›å¤–éƒ¨é€»è¾‘ç”µè·¯ï¼Œè¯¦è§Â [#SRAM Bit Slice](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/Chap07/#sram-bit-slice)ã€‚

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20264.png)

---

### **SRAM Bit Slice**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20265.png)

- åœ°å€æœ‰4ä½ï¼Œé‚£ä¹ˆåœ°å€æ·±åº¦å°±æ˜¯ $2^4$,ç„¶åæ¯ä¸ªcellå­˜ä¸€ä¸ªbitï¼Œå¾—åˆ°ä¸€ä¸ª $2^4\times1$RAM

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20266.png)

- `Word select`é€‰æ‹©è¦è¾“å‡ºçš„cellï¼Œ`Bit Select(Chip Select)`ä½¿èƒ½ä¿¡å·æ§åˆ¶æ•´ä¸ªå†…å­˜æ˜¯å¦è¿è½¬

!!! note 
    ä¸Šå›¾ä¸­ï¼š
    - å½“ bit select ç½®Â `1`Â æ—¶ï¼Œè¡¨ç¤ºè¿™ä¸ª SRAM Bit Slice è¢«ä½¿èƒ½ï¼Œå¯ä»¥è¿›è¡Œè¯»å†™æ“ä½œï¼›
    - word select ç”¨äºé€‰æ‹©å¯¹å“ªä¸€ä¸ª cell è¿›è¡Œæ“ä½œï¼Œåœ¨åŒä¸€ä¸ª slice ä¸­ï¼Œæ¯æ¬¡åªæœ‰ä¸€ä¸ª cell èƒ½è¢« word select ä½¿èƒ½ï¼Œå³æ¯æ¬¡åªèƒ½å¯¹ä¸€ä¸ª cell è¿›è¡Œæ“ä½œï¼›
        - æ¢è¨€ä¹‹ï¼Œ2*n*Â æ¡ word select ä¸­ï¼Œåªèƒ½å­˜åœ¨è‡³å¤šä¸€ä¸ªç½®Â `1`ï¼Œå…¶ä½™å‡ç½®Â `0`ï¼›
            
            2ğ‘›
            
    - è¯»å’Œå†™æ“ä½œçš„é€»è¾‘ç”µè·¯å¦‚å›¾æ‰€ç¤ºï¼Œå½“ R/W ç½®Â `0`Â æ—¶ï¼Œè¡¨ç¤ºæ­£åœ¨è¿›è¡Œå†™æ“ä½œï¼›
        - å½“å†™æ“ä½œæ­£å¸¸è¿›è¡Œæ—¶ï¼Œè¾“å…¥è¿›æ¥çš„æ–°æ•°æ®å…¶å®è¢«æ€»çº¿è¾“é€ç»™äº†æ‰€æœ‰çš„ cellï¼Œä½†åªæœ‰è¢« word select ä½¿èƒ½çš„é‚£ä¸ª cell æ‰å¯ä»¥å†™å…¥è¿™ä¸ªæ–°æ•°æ®ï¼›
        - æ³¨æ„ï¼Œå¯¹äºè¿™å¹…å›¾è€Œè¨€ï¼Œä¸è®º R/W ç½®ä»»ä½•å€¼ï¼Œè¯»æ“ä½œéƒ½åœ¨æ­£å¸¸è¿›è¡Œï¼›å¦‚æœä¸æƒ³è¿›è¡Œè¯»æ“ä½œï¼Œå¯ä»¥å°† word select å…¨éƒ¨ç½®Â `0`ï¼›
    

---

### é‡åˆé€‰æ‹© Coincidence Selection

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20267.png)

- ä¸‹å›¾ä½¿ç”¨ä¸¤ä¸ª 2-to-4 decoder æ›¿ä»£äº†Â 16Ã—1Â RAM ä¸­çš„ 4-to-16 decoderï¼›
    
    16Ã—1
    
- åœ°å€ä½¿ç”¨ 4-bit è¡¨ç¤ºï¼Œå…¶ä¸­ 2-bit è¢«åˆ†ç»™äº† column decoderï¼Œç”¨äºé€‰æ‹©è®¿é—®å“ªä¸ª sliceï¼›å¦å¤– 2-bit è¢«åˆ†ç»™äº† row decoderï¼Œç”¨äºé€‰æ‹©è®¿é—® slice ä¸­çš„å“ªä¸€è¡Œ cellï¼›

![https://note.isshikih.top/cour_note/D2QD_DigitalDesign/img/137.png](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/img/137.png)

---

### **å­—æ‰©å±•ä¸ä½æ‰©å±•**

å†…å­˜çš„å®¹é‡ç”±Â **word çš„æ•°é‡å’Œä½å®½**ï¼ˆå³æ¯ä¸ª word ç”±å¤šå°‘ä¸ª bit ç»„æˆï¼‰å†³å®šã€‚è¦æƒ³æ‰©å±•å†…å­˜ï¼Œå¯ä»¥ä» word çš„æ•°é‡å’Œä½å®½è¿™ä¸¤ä¸ªè§’åº¦è¿›è¡Œï¼š

- **å­—æ‰©å±•**ï¼ˆæ‰©å±• word çš„æ•°é‡ï¼‰ï¼šå°†å¤šä¸ª RAM â€œå¹¶è”â€ï¼Œå¹¶ç›¸åº”åœ°æ‰©å±•åœ°å€çš„ä½å®½ï¼›
- **ä½æ‰©å±•**ï¼ˆæ‰©å±• word çš„ä½å®½ï¼‰ï¼šå°†å¤šä¸ª RAM â€œä¸²è”â€ï¼Œå¹¶ç›¸åº”åœ°æ‰©å±•è¾“å…¥è¾“å‡ºçš„ä½å®½ï¼›

---

**å­—æ‰©å±•**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20268.png)

- ä½ä½ä¿¡å· `A1,A0`åŸå°ä¸åŠ¨Dåœ°æ¥å…¥RAMä¸­
- é«˜ä½ä¿¡å· `A3,A2`é€šè¿‡è¯‘ç å™¨å˜æˆ4ä½åˆ†åˆ«æ¥å…¥RAMçš„CSä¿¡å·

---

**ä½æ‰©å±•**

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20269.png)

- å…±äº«`Address`ä¿¡å·å’Œ`CS`ä¿¡å·
- æŠŠè¾“å‡ºå˜æˆå‘é‡è€Œå·²

## åŠ¨æ€å†…å­˜

### **DRAM Cell**

- DRAM Cell å’Œ SRAM Cell åŸºæœ¬ç±»ä¼¼ï¼Œä¹Ÿæ‹¥æœ‰ä¸€ä¸ª select ä½¿èƒ½ç«¯å’Œä¸€ç»„è¾“å…¥è¾“å‡ºç«¯ï¼Œå”¯ä¸€çš„åŒºåˆ«åœ¨äºå­˜å‚¨å™¨çš„ä¸åŒã€‚SRAM Cell ä½¿ç”¨ä¸€ä¸ªé”å­˜å™¨æ¥å­˜å‚¨æ•°æ®ï¼Œè€Œ DRAM Cell ä½¿ç”¨**ä¸€ä¸ªç”µå®¹**å’Œ**ä¸€ä¸ªæ™¶ä½“ç®¡**æ¥å­˜å‚¨æ•°æ®ã€‚

- æ™¶ä½“ç®¡ T å¯ä»¥è§†ä½œä¸€ä¸ªå¼€å…³ï¼Œç”¨æ¥è¿æ¥å¤–éƒ¨è¾“å…¥ä¿¡å· B å’Œç”µå®¹ Cï¼›
- ç”µå®¹ C ç”¨äºå­˜å‚¨æ•°æ®ï¼Œå½“ç”µå®¹ä¸ºæ»¡ï¼ˆç”µè·é‡é«˜äºæŸä¸€é˜ˆå€¼ï¼‰æ—¶è¡¨ç¤ºé«˜ç”µå¹³ï¼ˆå¦‚å›¾ (b)ï¼‰ï¼Œå½“ç”µå®¹ä¸ºç©ºï¼ˆç”µè·é‡ä½äºæŸä¸€é˜ˆå€¼ï¼‰æ—¶è¡¨ç¤ºä½ç”µå¹³ï¼ˆå¦‚å›¾ (c)ï¼‰ï¼›

---

- ä¸‹é¢è€ƒè™‘ DRAM Cell çš„è¯»æ“ä½œå’Œå†™æ“ä½œï¼š

- å†™æ“ä½œï¼šå¦‚å›¾ (d) å†™å…¥é«˜ç”µå¹³ï¼Œå¦‚å›¾ (e) å†™å…¥ä½ç”µå¹³ï¼›
- è¯»æ“ä½œï¼šå¦‚å›¾ (f) è¯»å–é«˜ç”µå¹³ï¼Œå½“ T æ‰“å¼€æ—¶ï¼Œå·¦ä¾§è¾“å…¥ç«¯å¯ä»¥ç›‘æµ‹åˆ°ä¸€ä¸ªç”µè·é‡çš„å‡é«˜ï¼Œè¿™å°±ä»£è¡¨è¯»å–åˆ°çš„æ•°æ®æ˜¯é«˜ç”µå¹³ï¼›è€Œç›¸åº”åœ°ï¼Œå³ä¾§ç”µå®¹ä¸­çš„ç”µè·é‡ä¹Ÿæœ‰æ‰€é™ä½ï¼›å¦‚å›¾ (g) è¯»å–ä½ç”µå¹³åŒç†ï¼›
    - ä¸éš¾å‘ç°ï¼Œæ¯æ¬¡è¯»æ“ä½œéƒ½ä¼šç¨å¾®æ”¹å˜ç”µå®¹ä¸­å­˜å‚¨çš„ç”µè·é‡ï¼Œå› æ­¤å¯¹äºæ¯ä¸€æ¬¡è¯»æ“ä½œï¼Œéƒ½è¦è¿›è¡Œ**å¤ä½(restore)**ï¼Œä¹Ÿå°±æ˜¯å°†ç”µå®¹ä¸­çš„ç”µè·é‡æ¢å¤åˆ°è¯»æ“ä½œä¹‹å‰çš„æ°´å¹³ï¼›

![https://note.isshikih.top/cour_note/D2QD_DigitalDesign/img/141.png](https://note.isshikih.top/cour_note/D2QD_DigitalDesign/img/141.png)

---

### DRAM Bit Slice

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20270.png)

- DRAM Bit Slice å’Œ SRAM Bit Slice åŸºæœ¬ç±»ä¼¼ï¼Œå‰è€…çš„è¾“å‡ºç«¯ä¼šé¢å¤–åŠ ä¸€ä¸ªæ”¾å¤§å™¨ï¼Œä»è€Œå°†ç”µè·é‡å¾®å°çš„å˜åŒ–è½¬åŒ–æˆæ•°å­—ä¿¡å·ã€‚è™½ç„¶ç”µè·¯ç»“æ„å¹¶æ²¡æœ‰æœ¬è´¨å·®åˆ«ï¼Œä½†ä¸¤è€…**å®é™…çš„ç”µè·¯å¼€é”€**å´åŒºåˆ«å¾ˆå¤§ã€‚DRAM cell å«æœ‰ä¸€ä¸ªç”µå®¹å’Œä¸€ä¸ªæ™¶ä½“ç®¡ï¼Œè€Œ SRAM cell å«æœ‰å…­ä¸ªæ™¶ä½“ç®¡ï¼Œæ‰€ä»¥ DRAM çš„æ¯ bit çš„å¼€é”€æ˜¾è‘—ä½äº SRAMï¼Œè¿™ä¹Ÿæ˜¯ DRAM åœ¨å¤§å‹å†…å­˜ä¸­è¢«æ›´åŠ å¹¿æ³›çš„åº”ç”¨çš„åŸå› ã€‚

---

- DRAM å¸¸ç”¨äºå¤§å‹å†…å­˜ï¼Œè€Œåœ¨è¿™äº›å†…å­˜ä¸­ï¼Œåœ°å€ä¼šå˜å¾—å¾ˆé•¿ï¼ˆè¶…è¿‡ 20-bitï¼‰ï¼Œä»¥è‡³äº DRAM çš„å¼•è„šæ•°é‡ä¸è¶³ä»¥ä¸€æ¬¡æ€§æ¥æ”¶è¿™ä¹ˆé•¿çš„åœ°å€ã€‚è§£å†³æ–¹æ³•æ˜¯å°†åœ°å€**åˆ†æˆä¸¤éƒ¨åˆ†ä¸²è¡Œçš„è¾“å…¥**åˆ° DRAM é‡Œæ¥ï¼Œé¦–å…ˆæ˜¯ row addressï¼Œç„¶åç´§æ¥ç€æ˜¯ column addressï¼ˆæ³¨æ„åˆ°è¿™é‡Œä¹Ÿæœ‰é‡åˆé€‰æ‹©çš„æ€æƒ³ï¼‰ã€‚

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20271.png)

- ä¾‹å¦‚64Kéœ€è¦ä¼ 16ä½å¯»å€ä¿¡å·ï¼Œå¯ä»¥å…ˆä¼ é«˜çš„8ä½ï¼Œå†ä¼ ä½çš„8ä½

---

- DRAMä¼ è¾“å…ˆç»™è¡Œåœ°å€(row)å†ç»™åˆ—åœ°å€(column)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20272.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20273.png)

!!! note
    ä¸Šå›¾ä¸­ï¼š

    - ç”±äºåœ°å€è¢«åˆ†æˆä¸¤éƒ¨åˆ†ä¸²è¡Œè¾“å…¥åˆ° DRAM é‡Œæ¥ï¼Œå› æ­¤éœ€è¦ç”¨ register åˆ†åˆ«å­˜å‚¨ row address å’Œ column addressï¼›
    - RAS(Row Address Strobe) å’Œ CAS(Column Address Strobe) ç”¨ä½œ register çš„è½½å…¥ä¿¡å·ï¼Œç½®Â `0`Â è¡¨ç¤ºè½½å…¥ï¼›
    - å¯¹äºå†™æ“ä½œï¼Œå½“ row address é€‰ä¸­æŸä¸€è¡Œçš„æ—¶å€™ï¼Œé™¤äº†è¢«å†™å…¥çš„ cell ä¹‹å¤–ï¼Œè¿™ä¸€è¡Œä¸­çš„å…¶ä»– cell ä¹Ÿè¢«ä½¿èƒ½å¹¶è¿›è¡Œäº† restore æ“ä½œï¼›
    - å¯¹äºè¯»æ“ä½œï¼Œå½“ row address é€‰ä¸­æŸä¸€è¡Œçš„æ—¶å€™ï¼ŒåŒ…æ‹¬è¦è¯»å–çš„ cell åœ¨å†…ï¼Œè¿™ä¸€è¡Œä¸­çš„æ‰€æœ‰ cell éƒ½è¢«ä½¿èƒ½å¹¶è¿›è¡Œäº† restore æ“ä½œï¼›
    - refresh controller å’Œ refresh counter æ¨¡å—è´Ÿè´£å®ç° refresh åŠŸèƒ½ï¼›

---

### Refresh Policies

- ç”±äºDRAMä¼šé€æ¸ä¸¢å¤±å­˜å‚¨æ•°æ®ï¼Œæ‰€ä»¥å¿…é¡»å®šæœŸåˆ·æ–°

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20274.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20275.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20276.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20277.png)

---

## DRAMç±»å‹

- Synchronous DRAMï¼ˆå³Â **SDRAM**ï¼‰ï¼šä¸åŒäº DRAM çš„å¼‚æ­¥ï¼ŒSDRAM å¢åŠ äº†ä¸€ä¸ªæ—¶é’Ÿæ¥å®ç°**åŒæ­¥**ï¼›
- Double-data-rate synchronous DRAMï¼ˆå³Â **DDR SDRAM**ï¼‰ï¼šä¸ SDRAM åŸºæœ¬ä¸€è‡´ï¼Œä½†åŒæ—¶åˆ©ç”¨äº†æ—¶é’Ÿçš„ä¸Šå‡æ²¿å’Œä¸‹é™æ²¿æ¥è¾“å‡ºæ•°æ®ï¼›
- RambusÂ DRAMï¼ˆå³Â **RDRAM**ï¼‰ï¼šä¸“åˆ©æŠ€æœ¯ï¼Œç”¨ç›¸å¯¹æ›´çª„çš„æ€»çº¿æ¥å®ç°æé«˜çš„å†…å­˜è®¿é—®é€Ÿåº¦ï¼›
    
    â“‡
    

!!! info "å¼•å…¥"

    - ä¸ºäº†è§£é‡Šè¿™äº› DRAM æ˜¯å¦‚ä½•è¾¾åˆ°æ›´å¿«çš„å†…å­˜è®¿é—®é€Ÿåº¦çš„ï¼Œè¿™é‡Œæœ‰å¿…è¦å…ˆä»‹ç»ä¸¤ä¸ªäº‹å®ï¼š

    1. ç°ä»£è®¡ç®—æœºä¸­ï¼Œç»å¤§å¤šæ•°æ—¶å€™ä» DRAM ä¸­è¯»å–çš„æ•°æ®å¹¶æ²¡æœ‰ç›´æ¥ä¼ è¾“ç»™ CPUï¼Œè€Œæ˜¯è¢«å­˜æ”¾åœ¨äº†é«˜é€Ÿç¼“å­˜(cache)ä¸­ã€‚é«˜é€Ÿç¼“å­˜ä» DRAM ä¸­è¯»å–æ•°æ®çš„æ—¶å€™ï¼Œæ€»æ˜¯ä¸€æ¬¡æ€§è¯»å–ä¸€ä¸²ç›¸é‚»çš„å­—èŠ‚ï¼Œè¿™è¢«ç§°ä¸º**çˆ†å‘æ¨¡å¼è¯»å–æ•°æ®(burst read)**ã€‚å¯¹äº burst read è€Œè¨€ï¼Œå½±å“é€Ÿåº¦çš„æœ€é‡è¦å› ç´ ä¸å†æ˜¯å¯»å€çš„æ—¶é—´ï¼Œè€Œæ˜¯è¿ç»­è¯»å–ç›¸é‚»å­—èŠ‚çš„æ—¶é—´ï¼›
    2. DRAM çš„ç‰¹æ€§æ˜¯ï¼Œæ¯å½“ row address é€‰ä¸­æŸä¸€è¡Œæ—¶ï¼Œè¿™ä¸€è¡Œå†…çš„æ‰€æœ‰ cell éƒ½è¢«ä½¿èƒ½ï¼Œå³éƒ½æ˜¯å¯è®¿é—®çš„ï¼›

    - æ‰€ä»¥ï¼ŒDRAM çš„è¿™ç§ç‰¹æ€§ï¼Œä½¿å¾—å®ƒéå¸¸é€‚åˆ burst readï¼Œå³è¿ç»­è¯»å–åŒä¸€è¡Œä¸­çš„ç›¸é‚»å­—èŠ‚ã€‚åˆ©ç”¨ burst readï¼ŒDRAM å¯ä»¥è¾¾åˆ°æ›´å¿«çš„å†…å­˜è®¿é—®é€Ÿåº¦ã€‚

---

### SDRAM

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20278.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20279.png)

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20280.png)

### DDRAM

![Untitled](Logic%20and%20computer%20design%20fundamentals%20126e5290981e4d10ad7dab4e845bdd25/Untitled%20281.png)