

================================================================
== Vivado HLS Report for 'set_assign_val'
================================================================
* Date:           Tue Feb 02 21:35:59 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        set
* Solution:       solution
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.50|      7.44|        1.06|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    7|    7|    7|    7|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|     33|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      6|
|Register         |        -|      -|      42|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      42|     39|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+----+------------+------------+
    |sum_fu_70_p2  |     +    |      0|  0|  33|          33|          33|
    +--------------+----------+-------+---+----+------------+------------+
    |Total         |          |      0|  0|  33|          33|          33|
    +--------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |   4|          9|    1|          9|
    |ap_sig_ioackin_m_axi_dest_AWREADY  |   1|          2|    1|          2|
    |ap_sig_ioackin_m_axi_dest_WREADY   |   1|          2|    1|          2|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              |   6|         13|    3|         13|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                          |   8|   0|    8|          0|
    |ap_reg_ioackin_m_axi_dest_AWREADY  |   1|   0|    1|          0|
    |ap_reg_ioackin_m_axi_dest_WREADY   |   1|   0|    1|          0|
    |dest_addr_reg_86                   |  32|   0|   32|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  42|   0|   42|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+---------------------+-----+-----+------------+----------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | set_assign_val | return value |
|ap_rst               |  in |    1| ap_ctrl_hs | set_assign_val | return value |
|ap_start             |  in |    1| ap_ctrl_hs | set_assign_val | return value |
|ap_done              | out |    1| ap_ctrl_hs | set_assign_val | return value |
|ap_idle              | out |    1| ap_ctrl_hs | set_assign_val | return value |
|ap_ready             | out |    1| ap_ctrl_hs | set_assign_val | return value |
|m_axi_dest_AWVALID   | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWREADY   |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWADDR    | out |   32|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWID      | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWLEN     | out |   32|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWSIZE    | out |    3|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWBURST   | out |    2|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWLOCK    | out |    2|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWCACHE   | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWPROT    | out |    3|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWQOS     | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWREGION  | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_AWUSER    | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WVALID    | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WREADY    |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WDATA     | out |   32|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WSTRB     | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WLAST     | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WID       | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_WUSER     | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARVALID   | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARREADY   |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARADDR    | out |   32|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARID      | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARLEN     | out |   32|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARSIZE    | out |    3|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARBURST   | out |    2|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARLOCK    | out |    2|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARCACHE   | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARPROT    | out |    3|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARQOS     | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARREGION  | out |    4|    m_axi   |      dest      |    pointer   |
|m_axi_dest_ARUSER    | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RVALID    |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RREADY    | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RDATA     |  in |   32|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RLAST     |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RID       |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RUSER     |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_RRESP     |  in |    2|    m_axi   |      dest      |    pointer   |
|m_axi_dest_BVALID    |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_BREADY    | out |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_BRESP     |  in |    2|    m_axi   |      dest      |    pointer   |
|m_axi_dest_BID       |  in |    1|    m_axi   |      dest      |    pointer   |
|m_axi_dest_BUSER     |  in |    1|    m_axi   |      dest      |    pointer   |
|data1                |  in |   30|   ap_none  |      data1     |    scalar    |
|tmp                  |  in |   32|   ap_none  |       tmp      |    scalar    |
|src                  |  in |   32|   ap_none  |       src      |    scalar    |
+---------------------+-----+-----+------------+----------------+--------------+

