xadc_wiz_0.v,verilog,xil_defaultlib,../../../../project_with_chisel_file.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
