Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Fri Jan  3 23:50:53 2025
| Host         : DESKTOP-M13T56A running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file NEXYS4_DDR_control_sets_placed.rpt
| Design       : NEXYS4_DDR
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    48 |
|    Minimum number of control sets                        |    48 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    92 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    48 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    35 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             292 |           88 |
| No           | No                    | Yes                    |               4 |            2 |
| No           | Yes                   | No                     |              39 |           18 |
| Yes          | No                    | No                     |             166 |           63 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1079 |          455 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------------------+----------------------------------------------------+------------------+----------------+
|      Clock Signal      |                  Enable Signal                 |                  Set/Reset Signal                  | Slice Load Count | Bel Load Count |
+------------------------+------------------------------------------------+----------------------------------------------------+------------------+----------------+
|  sys_clk/inst/clk_out1 | udm/uart_tx/tx_o_i_1_n_1                       | reset_sync/Q[0]                                    |                1 |              1 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/timeout_counter[31]_i_2_n_1 |                                                    |                1 |              1 |
|  sys_clk/inst/clk_out1 |                                                | reset_sync/arst                                    |                2 |              4 |
|  sys_clk/inst/clk_out1 | udm/uart_rx/FSM_sequential_state[3]_i_1_n_1    | reset_sync/Q[0]                                    |                1 |              4 |
|  sys_clk/inst/clk_out1 | div_inst/ap_phi_mux_n_0_phi_fu_414_p41         | div_inst/n_0_reg_410                               |                1 |              4 |
|  sys_clk/inst/clk_out1 | div_inst/n_reg_13910                           |                                                    |                2 |              4 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/reset_syncbuf_reg[0]        | reset_sync/reset_syncbuf_reg[0]_0                  |                2 |              6 |
|  sys_clk/inst/clk_out1 |                                                | udm/uart_rx/SR[0]                                  |                3 |              8 |
|  sys_clk/inst/clk_out1 | udm/uart_tx/databuf_0                          | reset_sync/Q[0]                                    |                2 |              8 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/tx_sendbyte[7]_i_2_n_1      | udm/udm_controller/tx_sendbyte[7]_i_1_n_1          |                1 |              8 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/tx_sendbyte_ff[7]_i_1_n_1   |                                                    |                1 |              8 |
|  sys_clk/inst/clk_out1 | udm/uart_rx/dout_bo[7]_i_1_n_1                 | reset_sync/Q[0]                                    |                2 |              8 |
|  sys_clk/inst/clk_out1 |                                                | udm/udm_controller/FSM_sequential_state[2]_i_1_n_1 |                5 |              9 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/reset_syncbuf_reg[0]_3      |                                                    |               14 |             16 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/reset_syncbuf_reg[0]_3      | udm/udm_controller/reset_syncbuf_reg[0]_2          |               14 |             16 |
|  sys_clk/inst/clk_out1 |                                                | reset_sync/Q[0]                                    |               10 |             22 |
|  sys_clk/inst/clk_out1 | udm/uart_rx/bitperiod_o[28]_i_1_n_1            | reset_sync/Q[0]                                    |                9 |             30 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/timeout_counter[31]_i_2_n_1 | udm/udm_controller/timeout_counter[31]_i_1_n_1     |                8 |             31 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_addr_bo_reg[5]_2[0]     | reset_sync/Q[0]                                    |               10 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_addr_bo_reg[4]_1[0]     | reset_sync/Q[0]                                    |                8 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_addr_bo_reg[4]_2[0]     | reset_sync/Q[0]                                    |               11 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_addr_bo_reg[3]_0[0]     | reset_sync/Q[0]                                    |               10 |             32 |
|  sys_clk/inst/clk_out1 | udm/uart_tx/clk_counter                        | reset_sync/Q[0]                                    |                6 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/RD_DATA_reg[23]_i_1_n_1     |                                                    |                9 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_addr_bo_reg[3]_1[0]     | reset_sync/Q[0]                                    |               15 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_wdata_bo[31]_i_1_n_1    | udm/udm_controller/FSM_sequential_state[2]_i_1_n_1 |                4 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/reset_syncbuf_reg[0]_0      | reset_sync/Q[0]                                    |                7 |             32 |
|  sys_clk/inst/clk_out1 | udm/uart_rx/clk_counter                        | reset_sync/Q[0]                                    |               12 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_addr_bo_reg[4]_0[0]     | reset_sync/Q[0]                                    |                7 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/E[0]                        | reset_sync/Q[0]                                    |                5 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/tr_length[31]_i_2_n_1       | udm/udm_controller/tr_length[31]_i_1_n_1           |               12 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_addr_bo_reg[2]_rep_3[0] | reset_sync/Q[0]                                    |               10 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_addr_bo_reg[5]_0[0]     | reset_sync/Q[0]                                    |                8 |             32 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_addr_bo_reg[5]_1[0]     | reset_sync/Q[0]                                    |                7 |             32 |
|  sys_clk/inst/clk_out1 | div_inst/divword_reg_14070                     |                                                    |               10 |             33 |
|  sys_clk/inst/clk_out1 | udm/udm_controller/bus_addr_bo[31]_i_1_n_1     | udm/udm_controller/FSM_sequential_state[2]_i_1_n_1 |               11 |             33 |
|  sys_clk/inst/clk_out1 | div_inst/quotient_5_preg_reg0                  | reset_sync/Q[0]                                    |               33 |             45 |
|  sys_clk/inst/clk_out1 | div_inst/quotient_1_preg_reg0                  | reset_sync/Q[0]                                    |               25 |             45 |
|  sys_clk/inst/clk_out1 | div_inst/quotient_3_preg_reg0                  | reset_sync/Q[0]                                    |               28 |             45 |
|  sys_clk/inst/clk_out1 | div_inst/quotient_0_preg_reg0                  | reset_sync/Q[0]                                    |               26 |             45 |
|  sys_clk/inst/clk_out1 | div_inst/quotient_7_preg_reg0                  | reset_sync/Q[0]                                    |               25 |             45 |
|  sys_clk/inst/clk_out1 | div_inst/quotient_4_preg_reg0                  | reset_sync/Q[0]                                    |               31 |             45 |
|  sys_clk/inst/clk_out1 | div_inst/quotient_2_preg_reg0                  | reset_sync/Q[0]                                    |               30 |             45 |
|  sys_clk/inst/clk_out1 | div_inst/quotient_8_preg_reg0                  | reset_sync/Q[0]                                    |               21 |             45 |
|  sys_clk/inst/clk_out1 | div_inst/quotient_6_preg_reg0                  | reset_sync/Q[0]                                    |               24 |             45 |
|  sys_clk/inst/clk_out1 | div_inst/quotient_9_preg_reg0                  | reset_sync/Q[0]                                    |               28 |             45 |
|  sys_clk/inst/clk_out1 | div_inst/ap_CS_fsm_pp0_stage0                  |                                                    |               26 |             72 |
|  sys_clk/inst/clk_out1 |                                                |                                                    |               88 |            306 |
+------------------------+------------------------------------------------+----------------------------------------------------+------------------+----------------+


