library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use ieee.numeric_std.all;
use ieee.std_logic_unsigned.all;


entity tb is
end tb;

architecture tb2 of tb is
signal b : std_logic_vector(4 downto 0) := "10000";
signal c : std_logic_vector(4 downto 0) := "00100";
signal z : std_logic_vector(4 downto 0);
begin

z <= b + c ; 

end tb2;

