v 20110115 2
C 1300 78900 0 0 0 Noqsi-title-B.sym
{
T 11300 79400 5 10 1 1 0 0 1
date=$Date: 2009-02-19 22:45:06 $
T 15200 79400 5 10 1 1 0 0 1
rev=$Revision: 1.6 $
T 16700 79100 5 10 1 1 0 0 1
auth=$Author: jpd $
T 11500 79700 5 8 1 1 0 0 1
fname=$Source: /cvs/MIT/TESS/AE/minisys/schematic/chain.sch,v $
T 14500 80100 5 14 1 1 0 4 1
title=Video Chain
}
C 4000 84700 1 90 0 capacitor.sym
{
T 3700 85000 5 10 1 1 180 0 1
refdes=C1
T 4400 85600 5 10 1 1 180 0 1
value=100pF
T 4000 84700 5 10 0 1 90 0 1
spec=50WVDC
}
C 5900 83900 1 0 0 MAX4452.sym
{
T 6500 83900 5 10 1 1 0 0 1
refdes=U4
}
C 5900 83000 1 0 0 resistor.sym
{
T 6100 83300 5 10 1 1 0 0 1
refdes=R8
T 6200 82800 5 10 1 1 0 0 1
value=3.00k
T 5900 83000 5 10 0 1 0 0 1
spec=1%
}
N 3800 84500 5900 84500 4
N 6800 83100 6900 83100 4
C 7400 83600 1 0 0 resistor.sym
{
T 7800 83200 5 10 1 1 0 0 1
refdes=R9
T 7700 83400 5 10 1 1 0 0 1
value=3.00k
T 7400 83600 5 10 0 1 0 0 1
spec=1%
}
C 8300 83000 1 0 0 resistor.sym
{
T 8500 83300 5 10 1 1 0 0 1
refdes=R2
T 8600 82800 5 10 1 1 0 0 1
value=3.00k
T 8300 83000 5 10 0 1 0 0 1
spec=1%
}
C 8300 82100 1 0 0 capacitor.sym
{
T 8500 82600 5 10 1 1 0 0 1
refdes=C3
T 8300 82100 5 10 1 1 0 0 1
value=2pF
}
N 9300 82300 9200 82300 4
N 9200 83100 9300 83100 4
C 8300 83900 1 0 0 MAX4452.sym
{
T 8900 83900 5 10 1 1 0 0 1
refdes=U5
}
N 8300 82300 8300 84100 4
N 9300 82300 9300 84300 4
C 11500 83300 1 0 0 capacitor.sym
{
T 11700 83800 5 10 1 1 0 0 1
refdes=C4
T 11400 83200 5 10 1 1 0 0 1
value=120pF
T 11500 83300 5 10 0 0 0 0 1
spec=5% C0G
}
N 12500 83500 12400 83500 4
C 11500 84300 1 0 0 MAX4452.sym
{
T 12000 84200 5 10 1 1 0 0 1
refdes=U8
}
N 11400 83500 11400 84500 4
N 12500 84700 12500 82500 4
C 8200 84100 1 0 1 max4636.sym
{
T 8000 85000 5 10 1 1 0 6 1
refdes=U2
T 8200 84100 5 10 0 0 0 0 1
slot=2
T 8000 87300 5 10 0 0 0 6 1
symversion=20090109
}
C 12500 82900 1 180 0 max4594.sym
{
T 12300 82000 5 10 1 1 180 0 1
refdes=U7
}
N 11300 82700 11300 83500 4
N 11300 83500 11500 83500 4
N 11500 84900 11500 86600 4
N 3800 80700 11900 80700 4
N 12500 84700 14400 84700 4
T 11900 79100 9 10 1 0 0 0 1
1
T 13500 79100 9 10 1 0 0 0 1
1
N 2100 85600 3800 85600 4
T 1500 86200 9 10 1 0 0 0 2
Video
from CCD
N 5900 82200 5900 84100 4
C 1500 85500 1 0 0 in-1.sym
{
T 1500 85800 5 10 0 0 0 0 1
device=INPUT
T 1500 85800 5 10 1 1 0 0 1
refdes=OS
}
C 3200 80600 1 0 0 in-1.sym
{
T 3200 80900 5 10 0 0 0 0 1
device=INPUT
T 3200 80900 5 10 1 1 0 0 1
refdes=Clamp
}
N 5000 81300 5000 87300 4
N 4700 87300 16100 87300 4
{
T 3900 87200 5 10 1 1 0 0 1
netname=ADCref
}
C 8200 86500 1 0 0 resistor.sym
{
T 8200 86300 5 10 1 1 0 0 1
refdes=R3
T 8500 86300 5 10 1 1 0 0 1
value=2.00k
T 8200 86500 5 10 0 1 0 0 1
spec=1%
}
C 12500 83600 1 0 0 resistor.sym
{
T 12700 83900 5 10 1 1 0 0 1
refdes=R12
T 12800 83400 5 10 1 1 0 0 1
value=3.00k
T 12500 83600 5 10 0 1 0 0 1
spec=1%
}
C 13400 82900 1 0 0 resistor.sym
{
T 13600 83200 5 10 1 1 0 0 1
refdes=R10
T 13700 82700 5 10 1 1 0 0 1
value=3.00k
T 13400 82900 5 10 0 1 0 0 1
spec=1%
}
C 13400 82000 1 0 0 capacitor.sym
{
T 13600 82500 5 10 1 1 0 0 1
refdes=C19
T 13400 82000 5 10 1 1 0 0 1
value=2pF
}
N 14400 82200 14300 82200 4
N 14300 83000 14400 83000 4
N 13400 82200 13400 83700 4
C 13400 83500 1 0 0 MAX4452.sym
{
T 14000 83500 5 10 1 1 0 0 1
refdes=U6
}
N 13400 84100 12900 84100 4
N 12900 84100 12900 86600 4
C 5900 82000 1 0 0 capacitor.sym
{
T 6100 82500 5 10 1 1 0 0 1
refdes=C18
T 6500 82000 5 10 1 1 0 0 1
value=2pF
}
N 6900 82200 6800 82200 4
C 5000 82100 1 0 0 resistor.sym
{
T 5600 82400 5 10 1 1 0 0 1
refdes=R7
T 5300 81900 5 10 1 1 0 0 1
value=omit
T 5200 81900 5 10 1 1 0 0 1
spice-prototype=*
}
N 11900 81900 11900 80700 4
C 15300 83400 1 0 0 ad7982.sym
{
T 16900 85100 5 10 1 1 0 0 1
refdes=U9
T 16500 83300 5 10 1 1 0 0 1
device=AD7984BRMZ
T 15300 83400 5 10 0 0 0 0 3
spice-prototype=* For now, just plot
.plot tran v( #3 , #4 )

}
C 16200 83100 1 0 0 gnd-1.sym
N 15500 83900 15300 83900 4
N 14400 82200 14400 83900 4
N 17400 84900 18000 84900 4
N 17400 84600 17600 84600 4
C 18200 84200 1 0 1 in-1.sym
{
T 18200 84500 5 10 0 0 0 6 1
device=INPUT
T 18100 84400 5 10 1 1 0 6 1
refdes=SCK
}
N 17400 84300 17600 84300 4
N 17400 84000 17600 84000 4
C 18200 83600 1 0 1 in-1.sym
{
T 18200 83900 5 10 0 0 0 6 1
device=INPUT
T 18100 83800 5 10 1 1 0 6 1
refdes=CNV
}
N 17400 83700 17600 83700 4
C 17600 83900 1 0 0 out-1.sym
{
T 17600 84200 5 10 0 0 0 0 1
device=OUTPUT
T 17700 84100 5 10 1 1 0 0 1
refdes=SDO
}
C 14400 84600 1 0 0 resistor.sym
{
T 14600 84900 5 10 1 1 0 0 1
refdes=R14
T 14700 84400 5 10 1 1 0 0 1
value=18
}
C 14400 83800 1 0 0 resistor.sym
{
T 14600 84100 5 10 1 1 0 0 1
refdes=R13
T 14700 83600 5 10 1 1 0 0 1
value=18
}
N 15300 84700 15500 84700 4
C 15400 82600 1 0 0 capacitor.sym
{
T 15600 83100 5 10 1 1 0 0 1
refdes=C21
T 15400 82600 5 10 1 1 0 0 1
value=1nF
T 15400 82600 5 10 0 1 0 0 1
spec=50WVDC C0G
}
C 16200 82500 1 0 0 gnd-1.sym
N 15400 82800 15300 82800 4
N 15300 82800 15300 83900 4
{
T 15400 83400 5 10 1 1 0 0 1
netname=inm
}
C 15200 85500 1 0 1 capacitor.sym
{
T 15000 86000 5 10 1 1 0 6 1
refdes=C20
T 15200 85500 5 10 1 1 0 6 1
value=1nF
T 15200 85500 5 10 0 1 0 0 1
spec=50WVDC C0G
}
C 14400 85400 1 0 1 gnd-1.sym
N 15200 85700 15300 85700 4
N 15300 84700 15300 85700 4
{
T 15400 85300 5 10 1 1 0 0 1
netname=inp
}
C 13400 86500 1 0 0 resistor.sym
{
T 14400 86500 5 10 1 1 0 0 1
refdes=R4
T 13500 86300 5 10 1 1 0 0 1
value=3.00k
T 13400 86500 5 10 0 1 0 0 1
spec=1%
}
N 9100 86600 12000 86600 4
N 8100 86600 8200 86600 4
N 8100 86600 8100 87300 4
C 14200 86300 1 0 0 gnd-1.sym
C 15300 85900 1 0 1 gnd-1.sym
C 16100 86000 1 0 1 capacitor.sym
{
T 15900 86500 5 10 1 1 0 6 1
refdes=C16
T 15500 86400 5 10 1 1 0 6 1
value=10uF
T 16100 86000 5 10 0 1 0 0 1
spec=6.3WVDC X5R
T 16100 86000 5 10 0 0 0 0 1
footprint=0603
}
N 16100 87300 16100 85200 4
C 15900 87900 1 0 0 in-1.sym
{
T 15900 88200 5 10 0 0 0 0 1
device=INPUT
T 16000 88100 5 10 1 1 0 0 1
refdes=VIO
}
N 17900 88000 18000 88000 4
N 18000 88000 18000 84900 4
C 18000 86800 1 0 1 capacitor.sym
{
T 17800 87300 5 10 1 1 0 6 1
refdes=C12
T 17400 87100 5 10 1 1 0 6 1
value=0.1uF
T 18000 86800 5 10 0 1 0 0 1
spec=16WVDC X7R
}
C 17400 85400 1 0 0 gnd-1.sym
C 17000 86700 1 0 0 gnd-1.sym
C 12000 86500 1 0 0 resistor.sym
{
T 11900 86300 5 10 1 1 0 0 1
refdes=R15
T 12300 86300 5 10 1 1 0 0 1
value=1.00k
T 12000 86500 5 10 0 1 0 0 1
spec=1%
}
N 12900 86600 13400 86600 4
C 2400 84800 1 0 0 BF545C.sym
{
T 3050 85200 5 10 1 1 0 0 1
refdes=Q2
}
C 2100 84700 1 0 0 resistor.sym
{
T 2300 85000 5 10 1 1 0 0 1
refdes=R1
T 2400 84500 5 10 1 1 0 0 1
value=4.3k
}
N 2400 85200 2100 85200 4
N 2100 85200 2100 84800 4
C 2000 84500 1 0 0 gnd-1.sym
C 17000 87900 1 0 0 resistor.sym
{
T 17200 88200 5 10 1 1 0 0 1
refdes=R19
T 17200 87700 5 10 1 1 0 0 1
value=130
T 17000 87900 5 10 0 0 0 0 1
spec=1/8W
T 17000 87900 5 10 0 0 0 0 1
footprint=0805
}
N 17000 88000 16500 88000 4
C 1500 87700 1 0 0 chain.sym
{
T 3700 89400 5 10 1 1 0 6 1
refdes=X?
T 2800 88800 5 10 0 0 0 0 1
graphical=1
}
C 2900 86000 1 0 0 resistor.sym
{
T 3100 86300 5 10 1 1 0 0 1
refdes=R25
T 3200 85800 5 10 1 1 0 0 1
value=1.00Meg
T 2900 86000 5 10 0 1 0 0 1
spec=1%
}
N 2900 86100 2900 85600 4
C 3800 86000 1 0 0 out-1.sym
{
T 3800 86300 5 10 0 0 0 0 1
device=OUTPUT
T 4000 86200 5 10 1 1 0 0 1
refdes=HK
}
N 6700 85000 5000 85000 4
C 10500 84100 1 0 1 max4636.sym
{
T 10300 85000 5 10 1 1 0 6 1
refdes=U2
T 10500 84100 5 10 0 0 0 0 1
slot=1
T 10300 87300 5 10 0 0 0 6 1
symversion=20090109
}
C 7000 85000 1 0 0 in-1.sym
{
T 7000 85300 5 10 0 0 0 0 1
device=INPUT
T 7000 85300 5 10 1 1 0 0 1
refdes=Int
}
N 6900 82200 6900 84300 4
N 9100 84700 9300 84700 4
C 9300 85000 1 0 0 in-1.sym
{
T 9300 85300 5 10 0 0 0 0 1
device=INPUT
T 9300 85200 5 10 1 1 0 0 1
refdes=\_Hold\_
}
N 8300 84500 8200 84500 4
C 12900 85600 1 0 0 capacitor.sym
{
T 13200 85400 5 10 1 1 0 0 1
refdes=C22
T 13500 85900 5 10 1 1 0 0 1
value=0.1uF
T 12900 85600 5 10 0 1 0 0 1
spec=16WVDC X7R
}
C 13900 85500 1 0 1 gnd-1.sym
T 1900 87400 8 10 1 1 0 0 1
spice-prolog=.subckt chain %up
N 17600 84600 17600 84900 4
N 6900 83700 7400 83700 4
N 6700 84700 6700 85000 4
N 7000 84300 6900 84300 4
C 5000 81700 1 180 0 max4594.sym
{
T 4500 81900 5 10 1 1 180 0 1
refdes=U3
}
N 3800 81500 3800 84700 4
C 10500 84400 1 0 0 resistor.sym
{
T 10700 84700 5 10 1 1 0 0 1
refdes=R11
T 10800 84200 5 10 1 1 0 0 1
value=3.00k
T 10500 84400 5 10 0 1 0 0 1
spec=1%
}
N 9100 84700 9100 86600 4
N 6700 84700 7000 84700 4
N 11400 84500 11500 84500 4
C 9100 85800 1 0 0 capacitor.sym
{
T 9400 85600 5 10 1 1 0 0 1
refdes=C17
T 9700 86100 5 10 1 1 0 0 1
value=0.1uF
T 9100 85800 5 10 0 1 0 0 1
spec=16WVDC X7R
}
C 10100 85700 1 0 1 gnd-1.sym
C 16400 86100 1 0 0 vdd-1.sym
N 16600 86100 16600 85200 4
C 16600 85500 1 0 0 capacitor.sym
{
T 16800 86000 5 10 1 1 0 0 1
refdes=C6
T 17200 85800 5 10 1 1 0 0 1
value=0.1uF
T 16600 85500 5 10 0 1 0 0 1
spec=16WVDC X7R
}
