# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "--cc -f sim/verilator.f --exe sim/sim_main.cpp"
S  13720096    79661  1736879714   996667174  1736820056           0 "/opt/oss-cad-suite/libexec/verilator_bin"
S      5345    72180  1736879712   486667945  1736820056           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std.sv"
S      2787    72200  1736879712   486667945  1736820056           0 "/opt/oss-cad-suite/share/verilator/include/verilated_std_waiver.vlt"
T      5341    47593  1765687281   569165960  1765687281   569165960 "build/Vrisc_v.cpp"
T      3698    47592  1765687281   569165960  1765687281   569165960 "build/Vrisc_v.h"
T      1986    47608  1765687281   573166000  1765687281   573166000 "build/Vrisc_v.mk"
T       853    43873  1765687281   569165960  1765687281   569165960 "build/Vrisc_v__Syms.cpp"
T      1150    46392  1765687281   569165960  1765687281   569165960 "build/Vrisc_v__Syms.h"
T       299    47606  1765687281   573166000  1765687281   573166000 "build/Vrisc_v__TraceDecls__0__Slow.cpp"
T     15145    47602  1765687281   573166000  1765687281   573166000 "build/Vrisc_v__Trace__0.cpp"
T     44134    47605  1765687281   573166000  1765687281   573166000 "build/Vrisc_v__Trace__0__Slow.cpp"
T      2216    47595  1765687281   573166000  1765687281   573166000 "build/Vrisc_v___024root.h"
T     73580    47601  1765687281   573166000  1765687281   573166000 "build/Vrisc_v___024root__DepSet_h1dd2243c__0.cpp"
T      9924    47604  1765687281   573166000  1765687281   573166000 "build/Vrisc_v___024root__DepSet_h1dd2243c__0__Slow.cpp"
T      1757    47599  1765687281   573166000  1765687281   573166000 "build/Vrisc_v___024root__DepSet_h9e48c939__0.cpp"
T       929    47603  1765687281   573166000  1765687281   573166000 "build/Vrisc_v___024root__DepSet_h9e48c939__0__Slow.cpp"
T       659    47598  1765687281   573166000  1765687281   573166000 "build/Vrisc_v___024root__Slow.cpp"
T       657    47596  1765687281   573166000  1765687281   573166000 "build/Vrisc_v___024unit.h"
T       542    47600  1765687281   573166000  1765687281   573166000 "build/Vrisc_v___024unit__DepSet_h6169d518__0__Slow.cpp"
T       659    47597  1765687281   573166000  1765687281   573166000 "build/Vrisc_v___024unit__Slow.cpp"
T       761    47594  1765687281   569165960  1765687281   569165960 "build/Vrisc_v__pch.h"
T      1197    47609  1765687281   573166000  1765687281   573166000 "build/Vrisc_v__ver.d"
T         0        0  1765687281   573166000  1765687281   573166000 "build/Vrisc_v__verFiles.dat"
T      1819    47607  1765687281   573166000  1765687281   573166000 "build/Vrisc_v_classes.mk"
S        46    52845  1765390153   698667312  1765390153   698667312 "sim/lint.vlt"
S       604    52847  1765558755   595988700  1765558755   595988700 "sim/verilator.f"
S      1058    52850  1765390153   698667312  1765390153   698667312 "src/control/control_flow_unit.sv"
S      3539    52851  1765659166   512526771  1765659166   512526771 "src/control/control_unit.sv"
S      1801    52853  1765686754   524203026  1765686754   524203026 "src/datapath/alu.sv"
S      1631    52854  1765655329   880203427  1765655329   880203427 "src/datapath/imm_extension_unit.sv"
S      1145    52856  1765390153   698667312  1765390153   698667312 "src/datapath/ld_extension_unit.sv"
S      1008    52858  1765390153   698667312  1765390153   698667312 "src/datapath/mem.sv"
S      1516    52860  1765390153   698667312  1765390153   698667312 "src/datapath/regfile.sv"
S      4677    52864  1765658382   381395335  1765658382   381395335 "src/risc_v.sv"
S       708    52866  1765390153   698667312  1765390153   698667312 "src/utils/adder.sv"
S       839    52887  1765658353   434166636  1765658353   434166636 "src/utils/flop_reg.sv"
S       748    52950  1765390153   698667312  1765390153   698667312 "src/utils/mux2.sv"
S       961    79862  1765390153   698667312  1765390153   698667312 "src/utils/mux4.sv"
S       813    79997  1765655190   415182948  1765655190   415182948 "src/utils/risc_v.svh"
