// Seed: 3309793332
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_3 = 1;
  id_5(
      .id_0((1) - 1), .id_1(id_4), .id_2(1'b0)
  );
  wire id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_1[1] = 1 == 1;
  assign id_1 = id_1;
  wire id_5;
  module_0(
      id_5, id_3, id_5
  );
endmodule
