
*** Running vivado
    with args -log zcu102_axis_dwc_dm_1_tx_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source zcu102_axis_dwc_dm_1_tx_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source zcu102_axis_dwc_dm_1_tx_0_0.tcl -notrace
INFO: [IP_Flow 19-4838] Using cached IP synthesis design for IP zcu102_axis_dwc_dm_1_tx_0_0, cache-ID = 4c3ae71f197c79db.
INFO: [Common 17-206] Exiting Vivado at Wed Aug 12 22:50:31 2020...
