{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 17 21:15:27 2023 " "Info: Processing started: Thu Aug 17 21:15:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off examproblem1 -c examproblem1 " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off examproblem1 -c examproblem1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 2 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk3~reg0 " "Info: Detected ripple clock \"clk3~reg0\" as buffer" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 12 0 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk3~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "clk2~5 " "Info: Detected gated clock \"clk2~5\" as buffer" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 5 -1 0 } } { "c:/altera/81/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/81/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk2~5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register j\[26\] register out~reg0 42.74 MHz 23.4 ns Internal " "Info: Clock \"clk\" has Internal fmax of 42.74 MHz between source register \"j\[26\]\" and destination register \"out~reg0\" (period= 23.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "19.800 ns + Longest register register " "Info: + Longest register to register delay is 19.800 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns j\[26\] 1 REG LC4_B15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC4_B15; Fanout = 3; REG Node = 'j\[26\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { j[26] } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.900 ns) 4.300 ns Equal0~309 2 COMB LC4_B11 1 " "Info: 2: + IC(2.400 ns) + CELL(1.900 ns) = 4.300 ns; Loc. = LC4_B11; Fanout = 1; COMB Node = 'Equal0~309'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { j[26] Equal0~309 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 6.800 ns Equal0~311 3 COMB LC7_B11 2 " "Info: 3: + IC(0.600 ns) + CELL(1.900 ns) = 6.800 ns; Loc. = LC7_B11; Fanout = 2; COMB Node = 'Equal0~311'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Equal0~309 Equal0~311 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.900 ns) 9.300 ns Equal1~51 4 COMB LC1_B11 3 " "Info: 4: + IC(0.600 ns) + CELL(1.900 ns) = 9.300 ns; Loc. = LC1_B11; Fanout = 3; COMB Node = 'Equal1~51'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { Equal0~311 Equal1~51 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.800 ns) + CELL(1.400 ns) 12.500 ns Equal1~52 5 COMB LC1_B12 3 " "Info: 5: + IC(1.800 ns) + CELL(1.400 ns) = 12.500 ns; Loc. = LC1_B12; Fanout = 3; COMB Node = 'Equal1~52'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { Equal1~51 Equal1~52 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 29 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 14.500 ns out~739 6 COMB LC5_B12 1 " "Info: 6: + IC(0.600 ns) + CELL(1.400 ns) = 14.500 ns; Loc. = LC5_B12; Fanout = 1; COMB Node = 'out~739'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { Equal1~52 out~739 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 15.800 ns out~727 7 COMB LC6_B12 1 " "Info: 7: + IC(0.000 ns) + CELL(1.300 ns) = 15.800 ns; Loc. = LC6_B12; Fanout = 1; COMB Node = 'out~727'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { out~739 out~727 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 17.800 ns out~719 8 COMB LC8_B12 1 " "Info: 8: + IC(0.600 ns) + CELL(1.400 ns) = 17.800 ns; Loc. = LC8_B12; Fanout = 1; COMB Node = 'out~719'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { out~727 out~719 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 19.800 ns out~reg0 9 REG LC7_B12 1 " "Info: 9: + IC(0.600 ns) + CELL(1.400 ns) = 19.800 ns; Loc. = LC7_B12; Fanout = 1; REG Node = 'out~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { out~719 out~reg0 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.600 ns ( 63.64 % ) " "Info: Total cell delay = 12.600 ns ( 63.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.200 ns ( 36.36 % ) " "Info: Total interconnect delay = 7.200 ns ( 36.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.800 ns" { j[26] Equal0~309 Equal0~311 Equal1~51 Equal1~52 out~739 out~727 out~719 out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.800 ns" { j[26] {} Equal0~309 {} Equal0~311 {} Equal1~51 {} Equal1~52 {} out~739 {} out~727 {} out~719 {} out~reg0 {} } { 0.000ns 2.400ns 0.600ns 0.600ns 1.800ns 0.600ns 0.000ns 0.600ns 0.600ns } { 0.000ns 1.900ns 1.900ns 1.900ns 1.400ns 1.400ns 1.300ns 1.400ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-1.400 ns - Smallest " "Info: - Smallest clock skew is -1.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.100 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 5.400 ns clk2~5 2 COMB LC1_C11 36 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 5.400 ns; Loc. = LC1_C11; Fanout = 36; COMB Node = 'clk2~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { clk clk2~5 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 10.100 ns out~reg0 3 REG LC7_B12 1 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 10.100 ns; Loc. = LC7_B12; Fanout = 1; REG Node = 'out~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk2~5 out~reg0 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 37.62 % ) " "Info: Total cell delay = 3.800 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 62.38 % ) " "Info: Total interconnect delay = 6.300 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clk clk2~5 out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clk {} clk~out {} clk2~5 {} out~reg0 {} } { 0.000ns 0.000ns 1.600ns 4.700ns } { 0.000ns 1.900ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.500 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 11.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns clk3~reg0 2 REG LC5_C11 3 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC5_C11; Fanout = 3; REG Node = 'clk3~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk clk3~reg0 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 6.800 ns clk2~5 3 COMB LC1_C11 36 " "Info: 3: + IC(0.600 ns) + CELL(1.400 ns) = 6.800 ns; Loc. = LC1_C11; Fanout = 36; COMB Node = 'clk2~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk3~reg0 clk2~5 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.500 ns j\[26\] 4 REG LC4_B15 3 " "Info: 4: + IC(4.700 ns) + CELL(0.000 ns) = 11.500 ns; Loc. = LC4_B15; Fanout = 3; REG Node = 'j\[26\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk2~5 j[26] } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns ( 36.52 % ) " "Info: Total cell delay = 4.200 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 63.48 % ) " "Info: Total interconnect delay = 7.300 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { clk clk3~reg0 clk2~5 j[26] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { clk {} clk~out {} clk3~reg0 {} clk2~5 {} j[26] {} } { 0.000ns 0.000ns 2.000ns 0.600ns 4.700ns } { 0.000ns 1.900ns 0.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clk clk2~5 out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clk {} clk~out {} clk2~5 {} out~reg0 {} } { 0.000ns 0.000ns 1.600ns 4.700ns } { 0.000ns 1.900ns 1.900ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { clk clk3~reg0 clk2~5 j[26] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { clk {} clk~out {} clk3~reg0 {} clk2~5 {} j[26] {} } { 0.000ns 0.000ns 2.000ns 0.600ns 4.700ns } { 0.000ns 1.900ns 0.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "19.800 ns" { j[26] Equal0~309 Equal0~311 Equal1~51 Equal1~52 out~739 out~727 out~719 out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "19.800 ns" { j[26] {} Equal0~309 {} Equal0~311 {} Equal1~51 {} Equal1~52 {} out~739 {} out~727 {} out~719 {} out~reg0 {} } { 0.000ns 2.400ns 0.600ns 0.600ns 1.800ns 0.600ns 0.000ns 0.600ns 0.600ns } { 0.000ns 1.900ns 1.900ns 1.900ns 1.400ns 1.400ns 1.300ns 1.400ns 1.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clk clk2~5 out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clk {} clk~out {} clk2~5 {} out~reg0 {} } { 0.000ns 0.000ns 1.600ns 4.700ns } { 0.000ns 1.900ns 1.900ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { clk clk3~reg0 clk2~5 j[26] } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { clk {} clk~out {} clk3~reg0 {} clk2~5 {} j[26] {} } { 0.000ns 0.000ns 2.000ns 0.600ns 4.700ns } { 0.000ns 1.900ns 0.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "out~reg0 w4\[0\] clk 7.200 ns register " "Info: tsu for register \"out~reg0\" (data pin = \"w4\[0\]\", clock pin = \"clk\") is 7.200 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "16.000 ns + Longest pin register " "Info: + Longest pin to register delay is 16.000 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(3.100 ns) 3.100 ns w4\[0\] 1 PIN PIN_90 1 " "Info: 1: + IC(0.000 ns) + CELL(3.100 ns) = 3.100 ns; Loc. = PIN_90; Fanout = 1; PIN Node = 'w4\[0\]'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { w4[0] } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.400 ns) + CELL(1.900 ns) 7.400 ns out~724 2 COMB LC1_B4 1 " "Info: 2: + IC(2.400 ns) + CELL(1.900 ns) = 7.400 ns; Loc. = LC1_B4; Fanout = 1; COMB Node = 'out~724'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.300 ns" { w4[0] out~724 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.900 ns) + CELL(1.400 ns) 10.700 ns out~739 3 COMB LC5_B12 1 " "Info: 3: + IC(1.900 ns) + CELL(1.400 ns) = 10.700 ns; Loc. = LC5_B12; Fanout = 1; COMB Node = 'out~739'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.300 ns" { out~724 out~739 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.300 ns) 12.000 ns out~727 4 COMB LC6_B12 1 " "Info: 4: + IC(0.000 ns) + CELL(1.300 ns) = 12.000 ns; Loc. = LC6_B12; Fanout = 1; COMB Node = 'out~727'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "1.300 ns" { out~739 out~727 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 14.000 ns out~719 5 COMB LC8_B12 1 " "Info: 5: + IC(0.600 ns) + CELL(1.400 ns) = 14.000 ns; Loc. = LC8_B12; Fanout = 1; COMB Node = 'out~719'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { out~727 out~719 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 16.000 ns out~reg0 6 REG LC7_B12 1 " "Info: 6: + IC(0.600 ns) + CELL(1.400 ns) = 16.000 ns; Loc. = LC7_B12; Fanout = 1; REG Node = 'out~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { out~719 out~reg0 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.500 ns ( 65.63 % ) " "Info: Total cell delay = 10.500 ns ( 65.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.500 ns ( 34.38 % ) " "Info: Total interconnect delay = 5.500 ns ( 34.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { w4[0] out~724 out~739 out~727 out~719 out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { w4[0] {} w4[0]~out {} out~724 {} out~739 {} out~727 {} out~719 {} out~reg0 {} } { 0.000ns 0.000ns 2.400ns 1.900ns 0.000ns 0.600ns 0.600ns } { 0.000ns 3.100ns 1.900ns 1.400ns 1.300ns 1.400ns 1.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "1.300 ns + " "Info: + Micro setup delay of destination is 1.300 ns" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 0 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 10.100 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 10.100 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 5.400 ns clk2~5 2 COMB LC1_C11 36 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 5.400 ns; Loc. = LC1_C11; Fanout = 36; COMB Node = 'clk2~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { clk clk2~5 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 10.100 ns out~reg0 3 REG LC7_B12 1 " "Info: 3: + IC(4.700 ns) + CELL(0.000 ns) = 10.100 ns; Loc. = LC7_B12; Fanout = 1; REG Node = 'out~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk2~5 out~reg0 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.800 ns ( 37.62 % ) " "Info: Total cell delay = 3.800 ns ( 37.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.300 ns ( 62.38 % ) " "Info: Total interconnect delay = 6.300 ns ( 62.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clk clk2~5 out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clk {} clk~out {} clk2~5 {} out~reg0 {} } { 0.000ns 0.000ns 1.600ns 4.700ns } { 0.000ns 1.900ns 1.900ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "16.000 ns" { w4[0] out~724 out~739 out~727 out~719 out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "16.000 ns" { w4[0] {} w4[0]~out {} out~724 {} out~739 {} out~727 {} out~719 {} out~reg0 {} } { 0.000ns 0.000ns 2.400ns 1.900ns 0.000ns 0.600ns 0.600ns } { 0.000ns 3.100ns 1.900ns 1.400ns 1.300ns 1.400ns 1.400ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "10.100 ns" { clk clk2~5 out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "10.100 ns" { clk {} clk~out {} clk2~5 {} out~reg0 {} } { 0.000ns 0.000ns 1.600ns 4.700ns } { 0.000ns 1.900ns 1.900ns 0.000ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk out out~reg0 17.600 ns register " "Info: tco from clock \"clk\" to destination pin \"out\" through register \"out~reg0\" is 17.600 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 11.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 11.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns clk3~reg0 2 REG LC5_C11 3 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC5_C11; Fanout = 3; REG Node = 'clk3~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk clk3~reg0 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 6.800 ns clk2~5 3 COMB LC1_C11 36 " "Info: 3: + IC(0.600 ns) + CELL(1.400 ns) = 6.800 ns; Loc. = LC1_C11; Fanout = 36; COMB Node = 'clk2~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk3~reg0 clk2~5 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.500 ns out~reg0 4 REG LC7_B12 1 " "Info: 4: + IC(4.700 ns) + CELL(0.000 ns) = 11.500 ns; Loc. = LC7_B12; Fanout = 1; REG Node = 'out~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk2~5 out~reg0 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns ( 36.52 % ) " "Info: Total cell delay = 4.200 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 63.48 % ) " "Info: Total interconnect delay = 7.300 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { clk clk3~reg0 clk2~5 out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { clk {} clk~out {} clk3~reg0 {} clk2~5 {} out~reg0 {} } { 0.000ns 0.000ns 2.000ns 0.600ns 4.700ns } { 0.000ns 1.900ns 0.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.900 ns + " "Info: + Micro clock to output delay of source is 0.900 ns" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 0 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.200 ns + Longest register pin " "Info: + Longest register to pin delay is 5.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns out~reg0 1 REG LC7_B12 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC7_B12; Fanout = 1; REG Node = 'out~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { out~reg0 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(3.900 ns) 5.200 ns out 2 PIN PIN_87 0 " "Info: 2: + IC(1.300 ns) + CELL(3.900 ns) = 5.200 ns; Loc. = PIN_87; Fanout = 0; PIN Node = 'out'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { out~reg0 out } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.900 ns ( 75.00 % ) " "Info: Total cell delay = 3.900 ns ( 75.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.300 ns ( 25.00 % ) " "Info: Total interconnect delay = 1.300 ns ( 25.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { out~reg0 out } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.200 ns" { out~reg0 {} out {} } { 0.000ns 1.300ns } { 0.000ns 3.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { clk clk3~reg0 clk2~5 out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { clk {} clk~out {} clk3~reg0 {} clk2~5 {} out~reg0 {} } { 0.000ns 0.000ns 2.000ns 0.600ns 4.700ns } { 0.000ns 1.900ns 0.900ns 1.400ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "5.200 ns" { out~reg0 out } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "5.200 ns" { out~reg0 {} out {} } { 0.000ns 1.300ns } { 0.000ns 3.900ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "clk clk2 11.500 ns Longest " "Info: Longest tpd from source pin \"clk\" to destination pin \"clk2\" is 11.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.600 ns) + CELL(1.900 ns) 5.400 ns clk2~5 2 COMB LC1_C11 36 " "Info: 2: + IC(1.600 ns) + CELL(1.900 ns) = 5.400 ns; Loc. = LC1_C11; Fanout = 36; COMB Node = 'clk2~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "3.500 ns" { clk clk2~5 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.200 ns) + CELL(3.900 ns) 11.500 ns clk2 3 PIN PIN_26 0 " "Info: 3: + IC(2.200 ns) + CELL(3.900 ns) = 11.500 ns; Loc. = PIN_26; Fanout = 0; PIN Node = 'clk2'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "6.100 ns" { clk2~5 clk2 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.700 ns ( 66.96 % ) " "Info: Total cell delay = 7.700 ns ( 66.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.800 ns ( 33.04 % ) " "Info: Total interconnect delay = 3.800 ns ( 33.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { clk clk2~5 clk2 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { clk {} clk~out {} clk2~5 {} clk2 {} } { 0.000ns 0.000ns 1.600ns 2.200ns } { 0.000ns 1.900ns 1.900ns 3.900ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "out~reg0 En clk 8.400 ns register " "Info: th for register \"out~reg0\" (data pin = \"En\", clock pin = \"clk\") is 8.400 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 11.500 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 11.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns clk 1 CLK PIN_55 2 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_55; Fanout = 2; CLK Node = 'clk'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.000 ns) + CELL(0.900 ns) 4.800 ns clk3~reg0 2 REG LC5_C11 3 " "Info: 2: + IC(2.000 ns) + CELL(0.900 ns) = 4.800 ns; Loc. = LC5_C11; Fanout = 3; REG Node = 'clk3~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { clk clk3~reg0 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 12 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.600 ns) + CELL(1.400 ns) 6.800 ns clk2~5 3 COMB LC1_C11 36 " "Info: 3: + IC(0.600 ns) + CELL(1.400 ns) = 6.800 ns; Loc. = LC1_C11; Fanout = 36; COMB Node = 'clk2~5'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { clk3~reg0 clk2~5 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(4.700 ns) + CELL(0.000 ns) 11.500 ns out~reg0 4 REG LC7_B12 1 " "Info: 4: + IC(4.700 ns) + CELL(0.000 ns) = 11.500 ns; Loc. = LC7_B12; Fanout = 1; REG Node = 'out~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.700 ns" { clk2~5 out~reg0 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.200 ns ( 36.52 % ) " "Info: Total cell delay = 4.200 ns ( 36.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.300 ns ( 63.48 % ) " "Info: Total interconnect delay = 7.300 ns ( 63.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { clk clk3~reg0 clk2~5 out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { clk {} clk~out {} clk3~reg0 {} clk2~5 {} out~reg0 {} } { 0.000ns 0.000ns 2.000ns 0.600ns 4.700ns } { 0.000ns 1.900ns 0.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "1.400 ns + " "Info: + Micro hold delay of destination is 1.400 ns" {  } { { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 0 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.500 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.500 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.900 ns) 1.900 ns En 1 PIN PIN_124 1 " "Info: 1: + IC(0.000 ns) + CELL(1.900 ns) = 1.900 ns; Loc. = PIN_124; Fanout = 1; PIN Node = 'En'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "" { En } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.700 ns) + CELL(0.900 ns) 4.500 ns out~reg0 2 REG LC7_B12 1 " "Info: 2: + IC(1.700 ns) + CELL(0.900 ns) = 4.500 ns; Loc. = LC7_B12; Fanout = 1; REG Node = 'out~reg0'" {  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "2.600 ns" { En out~reg0 } "NODE_NAME" } } { "examproblem1.v" "" { Text "F:/Verilog Codes/Exam/examproblem1/examproblem1.v" 22 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.800 ns ( 62.22 % ) " "Info: Total cell delay = 2.800 ns ( 62.22 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.700 ns ( 37.78 % ) " "Info: Total interconnect delay = 1.700 ns ( 37.78 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { En out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { En {} En~out {} out~reg0 {} } { 0.000ns 0.000ns 1.700ns } { 0.000ns 1.900ns 0.900ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "11.500 ns" { clk clk3~reg0 clk2~5 out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "11.500 ns" { clk {} clk~out {} clk3~reg0 {} clk2~5 {} out~reg0 {} } { 0.000ns 0.000ns 2.000ns 0.600ns 4.700ns } { 0.000ns 1.900ns 0.900ns 1.400ns 0.000ns } "" } } { "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/81/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { En out~reg0 } "NODE_NAME" } } { "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/81/quartus/bin/Technology_Viewer.qrui" "4.500 ns" { En {} En~out {} out~reg0 {} } { 0.000ns 0.000ns 1.700ns } { 0.000ns 1.900ns 0.900ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "176 " "Info: Peak virtual memory: 176 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Aug 17 21:15:29 2023 " "Info: Processing ended: Thu Aug 17 21:15:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
