<?xml version="1.0" encoding="UTF-8"?>
<GenRun Id="synth_2" LaunchPart="xc7z020clg400-2" LaunchTime="1738325407">
  <File Type="PA-TCL" Name="design_1_wrapper.tcl"/>
  <File Type="REPORTS-TCL" Name="design_1_wrapper_reports.tcl"/>
  <File Type="RDS-RDS" Name="design_1_wrapper.vds"/>
  <File Type="RDS-DCP" Name="design_1_wrapper.dcp"/>
  <File Type="RDS-UTIL-PB" Name="design_1_wrapper_utilization_synth.pb"/>
  <File Type="RDS-UTIL" Name="design_1_wrapper_utilization_synth.rpt"/>
  <FileSet Name="sources" Type="DesignSrcs" RelSrcDir="$PSRCDIR/sources_1">
    <Filter Type="Srcs"/>
    <File Path="$PSRCDIR/sources_1/new/cmn_clk.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/new/filter.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/design_1.bd">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Github/Zybo-Z7-20-HDMI/proj/Zybo-Z7-20-HDMI.srcs/sources_1/bd/design_1/design_1.bd"/>
        <Attr Name="ImportTime" Val="1579808775"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PSRCDIR/sources_1/bd/design_1/hdl/design_1_wrapper.v">
      <FileInfo>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/diff.vhd">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <File Path="$PPRDIR/archive_project_summary.txt"/>
    <File Path="$PPRDIR/sample_clk.v">
      <FileInfo>
        <Attr Name="AutoDisabled" Val="1"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
        <Attr Name="UsedIn" Val="simulation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="DesignMode" Val="RTL"/>
      <Option Name="TopModule" Val="design_1_wrapper"/>
    </Config>
  </FileSet>
  <FileSet Name="constrs_in" Type="Constrs" RelSrcDir="$PSRCDIR/constrs_1">
    <Filter Type="Constrs"/>
    <File Path="$PSRCDIR/constrs_1/imports/constraints/Zybo-Z7-Master.xdc">
      <FileInfo>
        <Attr Name="ImportPath" Val="D:/Github/Zybo-Z7-20-HDMI/src/constraints/Zybo-Z7-Master.xdc"/>
        <Attr Name="ImportTime" Val="1579806947"/>
        <Attr Name="UsedIn" Val="synthesis"/>
        <Attr Name="UsedIn" Val="implementation"/>
      </FileInfo>
    </File>
    <Config>
      <Option Name="TargetConstrsFile" Val="$PSRCDIR/constrs_1/imports/constraints/Zybo-Z7-Master.xdc"/>
      <Option Name="ConstrsType" Val="XDC"/>
    </Config>
  </FileSet>
  <FileSet Name="utils" Type="Utils" RelSrcDir="$PSRCDIR/utils_1">
    <Filter Type="Utils"/>
    <Config>
      <Option Name="TopAutoSet" Val="TRUE"/>
    </Config>
  </FileSet>
  <Strategy Version="1" Minor="2">
    <StratHandle Name="Vivado Synthesis Defaults" Flow="Vivado Synthesis 2019"/>
    <Step Id="synth_design">
      <Option Id="Directive">0</Option>
      <Option Id="FlattenHierarchy">1</Option>
      <Option Id="FsmExtraction">0</Option>
    </Step>
  </Strategy>
  <BlockFileSet Type="BlockSrcs" Name="design_1_processing_system7_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_uartlite_1_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_util_vector_logic_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_clk_wiz_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_xbar_5"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_quad_spi_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_lvds_v2_0_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_2"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_4"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_uartlite_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_5"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_filter_4_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_uartlite_1_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_proc_sys_reset_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_RS_485_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_filter_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_lvds_v2_0_3_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_filter_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_gmii_to_rgmii_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_cmn_clk_0_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_lvds_v2_0_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_rst_ps7_0_100M_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_quad_spi_1_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_quad_spi_0_3"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_filter_3_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_filter_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_filter_0_1"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_gpio_0_6"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_lvds_v2_0_2_0"/>
  <BlockFileSet Type="BlockSrcs" Name="design_1_axi_lvds_v2_0_3_0"/>
</GenRun>
