<dec f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='471' type='void llvm::ScheduleDAGMILive::enterRegion(llvm::MachineBasicBlock * bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned int regioninstrs)'/>
<inh f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='699' c='_ZN4llvm13ScheduleDAGMI11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j'/>
<def f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='968' ll='986' type='void llvm::ScheduleDAGMILive::enterRegion(llvm::MachineBasicBlock * bb, MachineBasicBlock::iterator begin, MachineBasicBlock::iterator end, unsigned int regioninstrs)'/>
<doc f='llvm/llvm/lib/CodeGen/MachineScheduler.cpp' l='964'>/// enterRegion - Called back from MachineScheduler::runOnMachineFunction after
/// crossing a scheduling boundary. [begin, end) includes all instructions in
/// the region, including the boundary itself and single-instruction regions
/// that don&apos;t get scheduled.</doc>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineScheduler.h' l='468'>/// Implement the ScheduleDAGInstrs interface for handling the next scheduling
  /// region. This covers all instructions in a block, while schedule() may only
  /// cover a subset.</doc>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='153' u='c' c='_ZN4llvm21GCNIterativeScheduler8BuildDAGC1ERKNS0_6RegionERS0_'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='191' u='c' c='_ZN4llvm21GCNIterativeScheduler22OverrideLegacyStrategyC1ERNS0_6RegionERNS_20MachineSchedStrategyERS0_'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='299' c='_ZN4llvm21GCNIterativeScheduler11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNIterativeScheduler.cpp' l='303' u='c' c='_ZN4llvm21GCNIterativeScheduler11enterRegionEPNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEES5_j'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNSchedStrategy.cpp' l='522' u='c' c='_ZN4llvm20GCNScheduleDAGMILive16finalizeScheduleEv'/>
