verilog xil_defaultlib --include "C:/Xilinx2021/Vivado/2021.1/data/xilinx_vip/include" --include "../../../../AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/ec67/hdl" --include "../../../../AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/f42d/hdl" --include "../../../../AxiBramVitis2.gen/sources_1/bd/design_1/ip/design_1_crazyFunction_0_0/drivers/crazyFunction_v1_0/src" \
"../../../bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" \
"../../../../AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/verilog/crazyFunction_CRTL_BUS_s_axi.v" \
"../../../../AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/verilog/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1.v" \
"../../../../AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/verilog/crazyFunction_flow_control_loop_pipe.v" \
"../../../../AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/verilog/crazyFunction.v" \
"../../../../AxiBramVitis2.gen/sources_1/bd/design_1/ipshared/0059/hdl/ip/crazyFunction_fadd_32ns_32ns_32_5_full_dsp_1_ip.v" \
"../../../bd/design_1/ip/design_1_crazyFunction_0_0/sim/design_1_crazyFunction_0_0.v" \
"../../../bd/design_1/ip/design_1_xbar_0/sim/design_1_xbar_0.v" \
"../../../bd/design_1/ip/design_1_auto_pc_1/sim/design_1_auto_pc_1.v" \
"../../../bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" \
"../../../bd/design_1/ip/design_1_crazyFunction_0_bram_0/sim/design_1_crazyFunction_0_bram_0.v" \
"../../../bd/design_1/ip/design_1_crazyFunction_0_bram_0_0/sim/design_1_crazyFunction_0_bram_0_0.v" \
"../../../bd/design_1/sim/design_1.v" \

verilog xil_defaultlib "glbl.v"

nosort
