

================================================================
== Vitis HLS Report for 'Block_entry_proc_1'
================================================================
* Date:           Mon Oct 13 17:12:25 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        fmm_reduce_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.210 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  10.000 ns|  10.000 ns|    1|    1|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    189|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    4|       0|     21|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     49|    -|
|Register         |        -|    -|      68|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|      68|    259|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_32s_32s_64_1_1_U11  |mul_32s_32s_64_1_1  |        0|   4|  0|  21|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   4|  0|  21|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+----+---+----+------------+------------+
    |      Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+----+---+----+------------+------------+
    |and_ln305_fu_138_p2     |       and|   0|  0|   2|           1|           1|
    |and_ln306_fu_122_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln305_1_fu_133_p2  |      icmp|   0|  0|  71|          64|          17|
    |icmp_ln305_fu_128_p2    |      icmp|   0|  0|  71|          64|           1|
    |icmp_ln306_fu_116_p2    |      icmp|   0|  0|  39|          32|          13|
    |ap_block_state1         |        or|   0|  0|   2|           1|           1|
    |xor_ln306_fu_110_p2     |       xor|   0|  0|   2|           1|           2|
    +------------------------+----------+----+---+----+------------+------------+
    |Total                   |          |   0|  0| 189|         164|          36|
    +------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  13|          3|    1|          3|
    |ap_done                 |   9|          2|    1|          2|
    |cols_c_blk_n            |   9|          2|    1|          2|
    |debug_capacity_c_blk_n  |   9|          2|    1|          2|
    |rows_c_blk_n            |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  49|         11|    5|         11|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------+----+----+-----+-----------+
    |        Name       | FF | LUT| Bits| Const Bits|
    +-------------------+----+----+-----+-----------+
    |and_ln306_reg_161  |   1|   0|    1|          0|
    |ap_CS_fsm          |   2|   0|    2|          0|
    |ap_done_reg        |   1|   0|    1|          0|
    |mul_ln304_reg_155  |  64|   0|   64|          0|
    +-------------------+----+----+-----+-----------+
    |Total              |  68|   0|   68|          0|
    +-------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------------+-----+-----+------------+--------------------+--------------+
|            RTL Ports            | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+---------------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                           |   in|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_rst                           |   in|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_start                         |   in|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_done                          |  out|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_continue                      |   in|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_idle                          |  out|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_ready                         |  out|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_return_0                      |  out|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|ap_return_1                      |  out|    1|  ap_ctrl_hs|  Block_entry_proc.1|  return value|
|cols                             |   in|   32|     ap_none|                cols|        scalar|
|rows                             |   in|   32|     ap_none|                rows|        scalar|
|debug_capacity                   |   in|   32|     ap_none|      debug_capacity|        scalar|
|rows_c_din                       |  out|   32|     ap_fifo|              rows_c|       pointer|
|rows_c_full_n                    |   in|    1|     ap_fifo|              rows_c|       pointer|
|rows_c_write                     |  out|    1|     ap_fifo|              rows_c|       pointer|
|rows_c_num_data_valid            |   in|    3|     ap_fifo|              rows_c|       pointer|
|rows_c_fifo_cap                  |   in|    3|     ap_fifo|              rows_c|       pointer|
|cols_c_din                       |  out|   32|     ap_fifo|              cols_c|       pointer|
|cols_c_full_n                    |   in|    1|     ap_fifo|              cols_c|       pointer|
|cols_c_write                     |  out|    1|     ap_fifo|              cols_c|       pointer|
|cols_c_num_data_valid            |   in|    3|     ap_fifo|              cols_c|       pointer|
|cols_c_fifo_cap                  |   in|    3|     ap_fifo|              cols_c|       pointer|
|debug_capacity_c_din             |  out|   32|     ap_fifo|    debug_capacity_c|       pointer|
|debug_capacity_c_full_n          |   in|    1|     ap_fifo|    debug_capacity_c|       pointer|
|debug_capacity_c_write           |  out|    1|     ap_fifo|    debug_capacity_c|       pointer|
|debug_capacity_c_num_data_valid  |   in|    3|     ap_fifo|    debug_capacity_c|       pointer|
|debug_capacity_c_fifo_cap        |   in|    3|     ap_fifo|    debug_capacity_c|       pointer|
+---------------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.21>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%debug_capacity_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %debug_capacity"   --->   Operation 3 'read' 'debug_capacity_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%rows_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %rows"   --->   Operation 4 'read' 'rows_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%cols_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %cols"   --->   Operation 5 'read' 'cols_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] ( I:3.22ns O:3.22ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %debug_capacity_c, i32 %debug_capacity_read"   --->   Operation 6 'write' 'write_ln0' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 7 [1/1] ( I:3.22ns O:3.22ns )   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %cols_c, i32 %cols_read"   --->   Operation 7 'write' 'write_ln0' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] ( I:3.22ns O:3.22ns )   --->   "%write_ln304 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %rows_c, i32 %rows_read" [fmm_hls_greedy_potential.cpp:304]   --->   Operation 8 'write' 'write_ln304' <Predicate = true> <Delay = 3.22> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.22> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln304 = sext i32 %cols_read" [fmm_hls_greedy_potential.cpp:304]   --->   Operation 9 'sext' 'sext_ln304' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln304_1 = sext i32 %rows_read" [fmm_hls_greedy_potential.cpp:304]   --->   Operation 10 'sext' 'sext_ln304_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (6.21ns)   --->   "%mul_ln304 = mul i64 %sext_ln304_1, i64 %sext_ln304" [fmm_hls_greedy_potential.cpp:304]   --->   Operation 11 'mul' 'mul_ln304' <Predicate = true> <Delay = 6.21> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 6.21> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns) (grouped into LUT with out node and_ln306)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %debug_capacity_read, i32 31" [fmm_hls_greedy_potential.cpp:306]   --->   Operation 12 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns) (grouped into LUT with out node and_ln306)   --->   "%xor_ln306 = xor i1 %tmp, i1 1" [fmm_hls_greedy_potential.cpp:306]   --->   Operation 13 'xor' 'xor_ln306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.91ns)   --->   "%icmp_ln306 = icmp_slt  i32 %debug_capacity_read, i32 4097" [fmm_hls_greedy_potential.cpp:306]   --->   Operation 14 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 1.91> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.71ns) (out node of the LUT)   --->   "%and_ln306 = and i1 %icmp_ln306, i1 %xor_ln306" [fmm_hls_greedy_potential.cpp:306]   --->   Operation 15 'and' 'and_ln306' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.36>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %debug_capacity_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %cols_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %rows_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.64ns)   --->   "%icmp_ln305 = icmp_sgt  i64 %mul_ln304, i64 0" [fmm_hls_greedy_potential.cpp:305]   --->   Operation 19 'icmp' 'icmp_ln305' <Predicate = true> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (2.64ns)   --->   "%icmp_ln305_1 = icmp_slt  i64 %mul_ln304, i64 65537" [fmm_hls_greedy_potential.cpp:305]   --->   Operation 20 'icmp' 'icmp_ln305_1' <Predicate = true> <Delay = 2.64> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.64> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.71ns)   --->   "%and_ln305 = and i1 %icmp_ln305, i1 %icmp_ln305_1" [fmm_hls_greedy_potential.cpp:305]   --->   Operation 21 'and' 'and_ln305' <Predicate = true> <Delay = 0.71> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%mrv = insertvalue i2 <undef>, i1 %and_ln305" [fmm_hls_greedy_potential.cpp:305]   --->   Operation 22 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i2 %mrv, i1 %and_ln306" [fmm_hls_greedy_potential.cpp:305]   --->   Operation 23 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln305 = ret i2 %mrv_1" [fmm_hls_greedy_potential.cpp:305]   --->   Operation 24 'ret' 'ret_ln305' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ cols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ debug_capacity]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ rows_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ cols_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ debug_capacity_c]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
debug_capacity_read (read         ) [ 000]
rows_read           (read         ) [ 000]
cols_read           (read         ) [ 000]
write_ln0           (write        ) [ 000]
write_ln0           (write        ) [ 000]
write_ln304         (write        ) [ 000]
sext_ln304          (sext         ) [ 000]
sext_ln304_1        (sext         ) [ 000]
mul_ln304           (mul          ) [ 001]
tmp                 (bitselect    ) [ 000]
xor_ln306           (xor          ) [ 000]
icmp_ln306          (icmp         ) [ 000]
and_ln306           (and          ) [ 001]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
icmp_ln305          (icmp         ) [ 000]
icmp_ln305_1        (icmp         ) [ 000]
and_ln305           (and          ) [ 000]
mrv                 (insertvalue  ) [ 000]
mrv_1               (insertvalue  ) [ 000]
ret_ln305           (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="cols">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="rows">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="debug_capacity">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_capacity"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="rows_c">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="rows_c"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="cols_c">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cols_c"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="debug_capacity_c">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="debug_capacity_c"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ScalarProp_str"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1004" name="debug_capacity_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="32" slack="0"/>
<pin id="48" dir="0" index="1" bw="32" slack="0"/>
<pin id="49" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="debug_capacity_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="rows_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="32" slack="0"/>
<pin id="54" dir="0" index="1" bw="32" slack="0"/>
<pin id="55" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="cols_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="32" slack="0"/>
<pin id="60" dir="0" index="1" bw="32" slack="0"/>
<pin id="61" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="write_ln0_write_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="32" slack="0"/>
<pin id="67" dir="0" index="2" bw="32" slack="0"/>
<pin id="68" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="write_ln0_write_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="0" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="0" index="2" bw="32" slack="0"/>
<pin id="76" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="write_ln304_write_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="0" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="0" index="2" bw="32" slack="0"/>
<pin id="84" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="mul_ln304_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln304/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="sext_ln304_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="32" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln304/1 "/>
</bind>
</comp>

<comp id="97" class="1004" name="sext_ln304_1_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln304_1/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="0" index="1" bw="32" slack="0"/>
<pin id="105" dir="0" index="2" bw="6" slack="0"/>
<pin id="106" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="xor_ln306_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="0" index="1" bw="1" slack="0"/>
<pin id="113" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln306/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="icmp_ln306_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="32" slack="0"/>
<pin id="118" dir="0" index="1" bw="32" slack="0"/>
<pin id="119" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln306/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="and_ln306_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln306/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln305_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="1"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln305/2 "/>
</bind>
</comp>

<comp id="133" class="1004" name="icmp_ln305_1_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="64" slack="1"/>
<pin id="135" dir="0" index="1" bw="64" slack="0"/>
<pin id="136" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln305_1/2 "/>
</bind>
</comp>

<comp id="138" class="1004" name="and_ln305_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln305/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mrv_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="2" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mrv_1_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="2" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="1"/>
<pin id="153" dir="1" index="2" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="mul_ln304_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="64" slack="1"/>
<pin id="157" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln304 "/>
</bind>
</comp>

<comp id="161" class="1005" name="and_ln306_reg_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="1"/>
<pin id="163" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="and_ln306 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="12" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="2" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="12" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="69"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="10" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="71"><net_src comp="46" pin="2"/><net_sink comp="64" pin=2"/></net>

<net id="77"><net_src comp="14" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="8" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="79"><net_src comp="58" pin="2"/><net_sink comp="72" pin=2"/></net>

<net id="85"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="87"><net_src comp="52" pin="2"/><net_sink comp="80" pin=2"/></net>

<net id="95"><net_src comp="58" pin="2"/><net_sink comp="92" pin=0"/></net>

<net id="96"><net_src comp="92" pin="1"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="52" pin="2"/><net_sink comp="97" pin=0"/></net>

<net id="101"><net_src comp="97" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="46" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="18" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="114"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="20" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="46" pin="2"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="116" pin="2"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="110" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="40" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="137"><net_src comp="42" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="142"><net_src comp="128" pin="2"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="133" pin="2"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="138" pin="2"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="144" pin="2"/><net_sink comp="150" pin=0"/></net>

<net id="158"><net_src comp="88" pin="2"/><net_sink comp="155" pin=0"/></net>

<net id="159"><net_src comp="155" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="160"><net_src comp="155" pin="1"/><net_sink comp="133" pin=0"/></net>

<net id="164"><net_src comp="122" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="165"><net_src comp="161" pin="1"/><net_sink comp="150" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: rows_c | {1 }
	Port: cols_c | {1 }
	Port: debug_capacity_c | {1 }
 - Input state : 
	Port: Block_entry_proc.1 : cols | {1 }
	Port: Block_entry_proc.1 : rows | {1 }
	Port: Block_entry_proc.1 : debug_capacity | {1 }
  - Chain level:
	State 1
		mul_ln304 : 1
		xor_ln306 : 1
		and_ln306 : 1
	State 2
		and_ln305 : 1
		mrv : 1
		mrv_1 : 2
		ret_ln305 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|---------|
| Operation|         Functional Unit        |   DSP   |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|---------|
|          |        icmp_ln306_fu_116       |    0    |    0    |    39   |
|   icmp   |        icmp_ln305_fu_128       |    0    |    0    |    71   |
|          |       icmp_ln305_1_fu_133      |    0    |    0    |    71   |
|----------|--------------------------------|---------|---------|---------|
|    mul   |         mul_ln304_fu_88        |    4    |    0    |    21   |
|----------|--------------------------------|---------|---------|---------|
|    and   |        and_ln306_fu_122        |    0    |    0    |    2    |
|          |        and_ln305_fu_138        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|    xor   |        xor_ln306_fu_110        |    0    |    0    |    2    |
|----------|--------------------------------|---------|---------|---------|
|          | debug_capacity_read_read_fu_46 |    0    |    0    |    0    |
|   read   |      rows_read_read_fu_52      |    0    |    0    |    0    |
|          |      cols_read_read_fu_58      |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|          |      write_ln0_write_fu_64     |    0    |    0    |    0    |
|   write  |      write_ln0_write_fu_72     |    0    |    0    |    0    |
|          |     write_ln304_write_fu_80    |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   sext   |        sext_ln304_fu_92        |    0    |    0    |    0    |
|          |       sext_ln304_1_fu_97       |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
| bitselect|           tmp_fu_102           |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|insertvalue|           mrv_fu_144           |    0    |    0    |    0    |
|          |          mrv_1_fu_150          |    0    |    0    |    0    |
|----------|--------------------------------|---------|---------|---------|
|   Total  |                                |    4    |    0    |   208   |
|----------|--------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------+--------+
|                 |   FF   |
+-----------------+--------+
|and_ln306_reg_161|    1   |
|mul_ln304_reg_155|   64   |
+-----------------+--------+
|      Total      |   65   |
+-----------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    4   |    0   |   208  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   65   |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   65   |   208  |
+-----------+--------+--------+--------+
