{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jun 23 10:04:17 2019 " "Info: Processing started: Sun Jun 23 10:04:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_6bit -c CPU_6bit " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_6bit -c CPU_6bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file comparator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comparator-SYN " "Info: Found design unit 1: comparator-SYN" {  } { { "comparator.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/comparator.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Info: Found entity 1: comparator" {  } { { "comparator.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/comparator.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "GR0_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file GR0_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GR0_3-SYN " "Info: Found design unit 1: GR0_3-SYN" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 GR0_3 " "Info: Found entity 1: GR0_3" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IIC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IIC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IIC-SYN " "Info: Found design unit 1: IIC-SYN" {  } { { "IIC.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/IIC.vhd" 26 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IIC " "Info: Found entity 1: IIC" {  } { { "IIC.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/IIC.vhd" 16 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PC.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-SYN " "Info: Found design unit 1: PC-SYN" {  } { { "PC.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PC.vhd" 16 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PC.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PM-SYN " "Info: Found design unit 1: PM-SYN" {  } { { "PM.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PM.vhd" 18 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PM " "Info: Found entity 1: PM" {  } { { "PM.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PM.vhd" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timing.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file timing.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 timing-behavioral " "Info: Found design unit 1: timing-behavioral" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/timing.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 timing " "Info: Found entity 1: timing" {  } { { "timing.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/timing.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-Structure " "Info: Found design unit 1: ALU-Structure" {  } { { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ALU.vhd" 25 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Info: Found entity 1: ALU" {  } { { "ALU.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ALU.vhd" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file DR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DR-SYN " "Info: Found design unit 1: DR-SYN" {  } { { "DR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/DR.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 DR " "Info: Found entity 1: DR" {  } { { "DR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/DR.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file bcd7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bcd7seg-behavioral " "Info: Found design unit 1: bcd7seg-behavioral" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 bcd7seg " "Info: Found entity 1: bcd7seg" {  } { { "bcd7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/bcd7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file IR.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IR-SYN " "Info: Found design unit 1: IR-SYN" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/IR.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/IR.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PSW.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file PSW.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PSW-SYN " "Info: Found design unit 1: PSW-SYN" {  } { { "PSW.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PSW.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 PSW " "Info: Found entity 1: PSW" {  } { { "PSW.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PSW.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WSGN_FILE_IS_MISSING" "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/sel_accu.vhd " "Warning: Can't analyze file -- file D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/sel_accu.vhd is missing" {  } {  } 0 0 "Can't analyze file -- file %1!s! is missing" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_6bit.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_6bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_6bit-cpu " "Info: Found design unit 1: CPU_6bit-cpu" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 35 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_6bit " "Info: Found entity 1: CPU_6bit" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 24 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ov7seg.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ov7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ov7seg-behavioral " "Info: Found design unit 1: ov7seg-behavioral" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 ov7seg " "Info: Found entity 1: ov7seg" {  } { { "ov7seg.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/ov7seg.vhd" 6 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_6bit " "Info: Elaborating entity \"CPU_6bit\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[3\] CPU_6bit.vhd(29) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[3\]\" at CPU_6bit.vhd(29)" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[2\] CPU_6bit.vhd(29) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[2\]\" at CPU_6bit.vhd(29)" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "LEDG\[1\] CPU_6bit.vhd(29) " "Warning (10873): Using initial value X (don't care) for net \"LEDG\[1\]\" at CPU_6bit.vhd(29)" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 29 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "timing timing:TimingGenerator " "Info: Elaborating entity \"timing\" for hierarchy \"timing:TimingGenerator\"" {  } { { "CPU_6bit.vhd" "TimingGenerator" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 163 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IIC IIC:InstructionInputController " "Info: Elaborating entity \"IIC\" for hierarchy \"IIC:InstructionInputController\"" {  } { { "CPU_6bit.vhd" "InstructionInputController" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 165 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:ProgramCounter " "Info: Elaborating entity \"PC\" for hierarchy \"PC:ProgramCounter\"" {  } { { "CPU_6bit.vhd" "ProgramCounter" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 166 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comparator comparator:Compare " "Info: Elaborating entity \"comparator\" for hierarchy \"comparator:Compare\"" {  } { { "CPU_6bit.vhd" "Compare" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 167 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PM PM:ProgramMemory " "Info: Elaborating entity \"PM\" for hierarchy \"PM:ProgramMemory\"" {  } { { "CPU_6bit.vhd" "ProgramMemory" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 168 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:InstructionRegister " "Info: Elaborating entity \"IR\" for hierarchy \"IR:InstructionRegister\"" {  } { { "CPU_6bit.vhd" "InstructionRegister" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 169 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GR0_3 GR0_3:GeneralRegister0_3 " "Info: Elaborating entity \"GR0_3\" for hierarchy \"GR0_3:GeneralRegister0_3\"" {  } { { "CPU_6bit.vhd" "GeneralRegister0_3" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 171 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:Operation " "Info: Elaborating entity \"ALU\" for hierarchy \"ALU:Operation\"" {  } { { "CPU_6bit.vhd" "Operation" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 173 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DR DR:DataRegister " "Info: Elaborating entity \"DR\" for hierarchy \"DR:DataRegister\"" {  } { { "CPU_6bit.vhd" "DataRegister" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 175 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PSW PSW:ProgramStatusWord " "Info: Elaborating entity \"PSW\" for hierarchy \"PSW:ProgramStatusWord\"" {  } { { "CPU_6bit.vhd" "ProgramStatusWord" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 176 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd7seg bcd7seg:char7seg_A " "Info: Elaborating entity \"bcd7seg\" for hierarchy \"bcd7seg:char7seg_A\"" {  } { { "CPU_6bit.vhd" "char7seg_A" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 178 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ov7seg ov7seg:char7seg_V " "Info: Elaborating entity \"ov7seg\" for hierarchy \"ov7seg:char7seg_V\"" {  } { { "CPU_6bit.vhd" "char7seg_V" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 180 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_RAM_FUNCTIONALITY_CHANGE_ALTSYNCRAM_DUAL_CLOCK" "PM:ProgramMemory\|RAMTMP~17 " "Warning: Inferred dual-clock RAM node \"PM:ProgramMemory\|RAMTMP~17\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." {  } { { "PM.vhd" "RAMTMP~17" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PM.vhd" 23 -1 0 } }  } 0 0 "Inferred dual-clock RAM node \"%1!s!\" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design." 0 0 "" 0 -1}
{ "Info" "IOPT_INFERENCING_SUMMARY" "1 " "Info: Inferred 1 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "PM:ProgramMemory\|RAMTMP~17 " "Info: Inferred altsyncram megafunction from the following design logic: \"PM:ProgramMemory\|RAMTMP~17\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 12 " "Info: Parameter WIDTH_A set to 12" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 4 " "Info: Parameter WIDTHAD_A set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 16 " "Info: Parameter NUMWORDS_A set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 12 " "Info: Parameter WIDTH_B set to 12" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 4 " "Info: Parameter WIDTHAD_B set to 4" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 16 " "Info: Parameter NUMWORDS_B set to 16" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK1 " "Info: Parameter ADDRESS_REG_B set to CLOCK1" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1}  } { { "PM.vhd" "RAMTMP~17" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/PM.vhd" 23 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0 " "Info: Elaborated megafunction instantiation \"PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0 " "Info: Instantiated megafunction \"PM:ProgramMemory\|altsyncram:RAMTMP_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 12 " "Info: Parameter \"WIDTH_A\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 4 " "Info: Parameter \"WIDTHAD_A\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 16 " "Info: Parameter \"NUMWORDS_A\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 12 " "Info: Parameter \"WIDTH_B\" = \"12\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 4 " "Info: Parameter \"WIDTHAD_B\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 16 " "Info: Parameter \"NUMWORDS_B\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5se1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_5se1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5se1 " "Info: Found entity 1: altsyncram_5se1" {  } { { "db/altsyncram_5se1.tdf" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/db/altsyncram_5se1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CREATED_ALOAD_CCT" "" "Warning: Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R1\[3\] GR0_3:GeneralRegister0_3\|R1\[3\]~_emulated GR0_3:GeneralRegister0_3\|R1\[3\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R1\[3\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R1\[3\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R1\[3\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R2\[3\] GR0_3:GeneralRegister0_3\|R2\[3\]~_emulated GR0_3:GeneralRegister0_3\|R2\[3\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R2\[3\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R2\[3\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R2\[3\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R0\[3\] GR0_3:GeneralRegister0_3\|R0\[3\]~_emulated GR0_3:GeneralRegister0_3\|R0\[3\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R0\[3\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R0\[3\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R0\[3\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R3\[3\] GR0_3:GeneralRegister0_3\|R3\[3\]~_emulated GR0_3:GeneralRegister0_3\|R3\[3\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R3\[3\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R3\[3\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R3\[3\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R2\[2\] GR0_3:GeneralRegister0_3\|R2\[2\]~_emulated GR0_3:GeneralRegister0_3\|R2\[2\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R2\[2\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R2\[2\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R2\[2\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R1\[2\] GR0_3:GeneralRegister0_3\|R1\[2\]~_emulated GR0_3:GeneralRegister0_3\|R1\[2\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R1\[2\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R1\[2\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R1\[2\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R0\[2\] GR0_3:GeneralRegister0_3\|R0\[2\]~_emulated GR0_3:GeneralRegister0_3\|R0\[2\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R0\[2\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R0\[2\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R0\[2\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R3\[2\] GR0_3:GeneralRegister0_3\|R3\[2\]~_emulated GR0_3:GeneralRegister0_3\|R3\[2\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R3\[2\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R3\[2\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R3\[2\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R1\[1\] GR0_3:GeneralRegister0_3\|R1\[1\]~_emulated GR0_3:GeneralRegister0_3\|R1\[1\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R1\[1\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R1\[1\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R1\[1\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R2\[1\] GR0_3:GeneralRegister0_3\|R2\[1\]~_emulated GR0_3:GeneralRegister0_3\|R2\[1\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R2\[1\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R2\[1\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R2\[1\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R0\[1\] GR0_3:GeneralRegister0_3\|R0\[1\]~_emulated GR0_3:GeneralRegister0_3\|R0\[1\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R0\[1\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R0\[1\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R0\[1\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R3\[1\] GR0_3:GeneralRegister0_3\|R3\[1\]~_emulated GR0_3:GeneralRegister0_3\|R3\[1\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R3\[1\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R3\[1\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R3\[1\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R2\[0\] GR0_3:GeneralRegister0_3\|R2\[0\]~_emulated GR0_3:GeneralRegister0_3\|R2\[0\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R2\[0\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R2\[0\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R2\[0\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R1\[0\] GR0_3:GeneralRegister0_3\|R1\[0\]~_emulated GR0_3:GeneralRegister0_3\|R1\[0\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R1\[0\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R1\[0\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R1\[0\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R0\[0\] GR0_3:GeneralRegister0_3\|R0\[0\]~_emulated GR0_3:GeneralRegister0_3\|R0\[0\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R0\[0\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R0\[0\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R0\[0\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R3\[0\] GR0_3:GeneralRegister0_3\|R3\[0\]~_emulated GR0_3:GeneralRegister0_3\|R3\[0\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R3\[0\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R3\[0\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R3\[0\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R2\[4\] GR0_3:GeneralRegister0_3\|R2\[4\]~_emulated GR0_3:GeneralRegister0_3\|R2\[4\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R2\[4\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R2\[4\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R2\[4\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R1\[4\] GR0_3:GeneralRegister0_3\|R1\[4\]~_emulated GR0_3:GeneralRegister0_3\|R1\[4\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R1\[4\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R1\[4\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R1\[4\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R0\[4\] GR0_3:GeneralRegister0_3\|R0\[4\]~_emulated GR0_3:GeneralRegister0_3\|R0\[4\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R0\[4\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R0\[4\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R0\[4\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R3\[4\] GR0_3:GeneralRegister0_3\|R3\[4\]~_emulated GR0_3:GeneralRegister0_3\|R3\[4\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R3\[4\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R3\[4\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R3\[4\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R1\[5\] GR0_3:GeneralRegister0_3\|R1\[5\]~_emulated GR0_3:GeneralRegister0_3\|R1\[5\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R1\[5\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R1\[5\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R1\[5\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 19 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R2\[5\] GR0_3:GeneralRegister0_3\|R2\[5\]~_emulated GR0_3:GeneralRegister0_3\|R2\[5\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R2\[5\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R2\[5\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R2\[5\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 20 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R0\[5\] GR0_3:GeneralRegister0_3\|R0\[5\]~_emulated GR0_3:GeneralRegister0_3\|R0\[5\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R0\[5\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R0\[5\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R0\[5\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 18 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CREATED_ALOAD_CCT_SUB" "GR0_3:GeneralRegister0_3\|R3\[5\] GR0_3:GeneralRegister0_3\|R3\[5\]~_emulated GR0_3:GeneralRegister0_3\|R3\[5\]~latch " "Warning (13310): Register \"GR0_3:GeneralRegister0_3\|R3\[5\]\" is converted into an equivalent circuit using register \"GR0_3:GeneralRegister0_3\|R3\[5\]~_emulated\" and latch \"GR0_3:GeneralRegister0_3\|R3\[5\]~latch\"" {  } { { "GR0_3.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/GR0_3.vhd" 21 -1 0 } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[1\] GND " "Warning (13410): Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[2\] GND " "Warning (13410): Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "LEDG\[3\] GND " "Warning (13410): Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 29 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[1\] GND " "Warning (13410): Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[2\] GND " "Warning (13410): Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Warning (13410): Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[1\] GND " "Warning (13410): Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[2\] GND " "Warning (13410): Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Warning (13410): Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[1\] GND " "Warning (13410): Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[2\] GND " "Warning (13410): Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Warning (13410): Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[0\] VCC " "Warning (13410): Pin \"HEX0\[0\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[1\] VCC " "Warning (13410): Pin \"HEX0\[1\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[2\] VCC " "Warning (13410): Pin \"HEX0\[2\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[3\] VCC " "Warning (13410): Pin \"HEX0\[3\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[4\] VCC " "Warning (13410): Pin \"HEX0\[4\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[5\] VCC " "Warning (13410): Pin \"HEX0\[5\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "HEX0\[6\] VCC " "Warning (13410): Pin \"HEX0\[6\]\" is stuck at VCC" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 31 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Warning: Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "Warning (15610): No output dependent on input pin \"KEY\[3\]\"" {  } { { "CPU_6bit.vhd" "" { Text "D:/Programming/VHDL/6-bitCPU_ver2/6-bit CPU/CPU_6bit.vhd" 26 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "386 " "Info: Implemented 386 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "23 " "Info: Implemented 23 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Info: Implemented 82 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "269 " "Info: Implemented 269 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "12 " "Info: Implemented 12 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "273 " "Info: Peak virtual memory: 273 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jun 23 10:04:20 2019 " "Info: Processing ended: Sun Jun 23 10:04:20 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
