
---------- Begin Simulation Statistics ----------
final_tick                               359104419600500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  40733                       # Simulator instruction rate (inst/s)
host_mem_usage                                 805268                       # Number of bytes of host memory used
host_op_rate                                    68742                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   245.50                       # Real time elapsed on the host
host_tick_rate                               40373332                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000009                       # Number of instructions simulated
sim_ops                                      16876344                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.009912                       # Number of seconds simulated
sim_ticks                                  9911760500                       # Number of ticks simulated
system.cpu.Branches                                 1                       # Number of branches fetched
system.cpu.committedInsts                           8                       # Number of instructions committed
system.cpu.committedOps                            16                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           4                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                          12                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               20                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         20                       # Number of busy cycles
system.cpu.num_cc_register_reads                    5                       # number of times the CC registers were read
system.cpu.num_conditional_control_insts            1                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                     13                       # Number of float alu accesses
system.cpu.num_fp_insts                            13                       # number of float instructions
system.cpu.num_fp_register_reads                   20                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                  13                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     6                       # Number of integer alu accesses
system.cpu.num_int_insts                            6                       # number of integer instructions
system.cpu.num_int_register_reads                  13                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  2                       # number of times the integer registers were written
system.cpu.num_load_insts                           3                       # Number of load instructions
system.cpu.num_mem_refs                             3                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                         5     31.25%     31.25% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     31.25% # Class of executed instruction
system.cpu.op_class::FloatAdd                       2     12.50%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     43.75% # Class of executed instruction
system.cpu.op_class::SimdAlu                        2     12.50%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     56.25% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   3     18.75%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  1      6.25%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemRead                        0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%     81.25% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   3     18.75%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         16                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       187889                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        378784                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      1383041                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect           34                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect        77103                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      1409008                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      1027337                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      1383041                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses       355704                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         1510227                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS           49367                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        19831                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads           6495071                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          4465664                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts        77181                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            1049066                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       1445872                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      3115436                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus.commit.committedOps       16876328                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     19326001                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.873245                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.255181                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     15896708     82.26%     82.26% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1       883858      4.57%     86.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       141903      0.73%     87.56% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       219592      1.14%     88.70% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4       392945      2.03%     90.73% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       212947      1.10%     91.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6        78835      0.41%     92.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7        53341      0.28%     92.52% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      1445872      7.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     19326001                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts            8713194                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        26226                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          10019631                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               2743170                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        27517      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu      7410720     43.91%     44.07% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          119      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv           56      0.00%     44.08% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd       891416      5.28%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     49.36% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      1379320      8.17%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            4      0.00%     57.53% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        34436      0.20%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     57.74% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      1310530      7.77%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.50% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        15450      0.09%     65.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      1398264      8.29%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.88% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      1344926      7.97%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.85% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead       937733      5.56%     87.40% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       275299      1.63%     89.03% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      1805437     10.70%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite        45101      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     16876328                       # Class of committed instruction
system.switch_cpus.commit.refs                3063570                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            10000001                       # Number of Instructions Simulated
system.switch_cpus.committedOps              16876328                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.982350                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.982350                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      15510833                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       20918136                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          1189444                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           2152893                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles          77451                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles        832908                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             3226986                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 15636                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses              370286                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  1272                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             1510227                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           1751824                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              17865265                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         17036                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           88                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               13131642                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           79                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles         2829                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          154902                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.076184                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      1817821                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      1076704                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.662428                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     19763533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.126308                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.537069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         15982980     80.87%     80.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           280472      1.42%     82.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           217212      1.10%     83.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           226959      1.15%     84.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4           327282      1.66%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5           390221      1.97%     88.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6           496626      2.51%     90.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           110182      0.56%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          1731599      8.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     19763533                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          14836056                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes          8827802                       # number of floating regfile writes
system.switch_cpus.idleCycles                   59968                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        87072                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          1168732                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.958757                       # Inst execution rate
system.switch_cpus.iew.exec_refs              3706753                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             370219                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         8183790                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       3316334                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           19                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts         6912                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       432644                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     19988365                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3336534                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       140126                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      19005913                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents          85218                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        673888                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          77451                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        810484                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        32049                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads        55546                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          348                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation          342                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          267                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads       573145                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       112244                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents          342                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        29334                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        57738                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          24096718                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              18666770                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596707                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          14378678                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.941649                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               18700107                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         17305073                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         8271001                       # number of integer regfile writes
system.switch_cpus.ipc                       0.504452                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.504452                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass        39131      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8800046     45.96%     46.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          220      0.00%     46.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv            87      0.00%     46.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd       968191      5.06%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     51.23% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      1449980      7.57%     58.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     58.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            6      0.00%     58.80% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        35236      0.18%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     58.98% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      1317291      6.88%     65.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     65.86% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        15451      0.08%     65.94% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      1409147      7.36%     73.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.30% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      1352257      7.06%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      1403220      7.33%     87.70% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       332203      1.74%     89.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      1977601     10.33%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite        45974      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       19146041                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses         9282897                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     18361883                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses      8916527                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes      9736297                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              358264                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.018712                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          106794     29.81%     29.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.81% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu          62480     17.44%     47.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.25% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd        84210     23.51%     70.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.75% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        22656      6.32%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     77.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         3228      0.90%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          37764     10.54%     88.52% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite          5902      1.65%     90.17% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        35149      9.81%     99.98% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite           81      0.02%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       10182277                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     40108567                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      9750243                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     13364297                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           19988308                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          19146041                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded           57                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      3111926                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        56573                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved           57                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined      4322278                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     19763533                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.968756                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.860004                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     13879723     70.23%     70.23% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1548111      7.83%     78.06% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1076276      5.45%     83.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       901098      4.56%     88.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       800678      4.05%     92.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       557377      2.82%     94.94% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6       470744      2.38%     97.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       308185      1.56%     98.88% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       221341      1.12%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     19763533                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.965825                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             1752166                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                   380                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads        53762                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        20931                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      3316334                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       432644                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         6181040                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                 19823501                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        12734492                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      19414366                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        1477153                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          1539558                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents         635401                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        182800                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups      49600347                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       20547620                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     23812152                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           2575297                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents         469033                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles          77451                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       2836731                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps          4397654                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     15653033                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     19472843                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts           4407540                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads             37871893                       # The number of ROB reads
system.switch_cpus.rob.rob_writes            40422022                       # The number of ROB writes
system.switch_cpus.timesIdled                     633                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       205913                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       181447                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       413313                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         181447                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             182162                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        16465                       # Transaction distribution
system.membus.trans_dist::CleanEvict           171424                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8732                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8732                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        182163                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port       569678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total       569678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 569678                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     13270976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     13270976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13270976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            190895                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  190895    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              190895                       # Request fanout histogram
system.membus.reqLayer2.occupancy           483524500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1023114500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.3                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF   9911760500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            197303                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        43672                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          473                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          367891                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            10095                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           10095                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           934                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       196371                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         2341                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       618370                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                620711                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        90048                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     14954944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               15044992                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          206123                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1053760                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           413523                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.438783                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.496239                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 232076     56.12%     56.12% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 181447     43.88%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             413523                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          234334000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         309691999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1398000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst           51                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        16453                       # number of demand (read+write) hits
system.l2.demand_hits::total                    16504                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst           51                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        16453                       # number of overall hits
system.l2.overall_hits::total                   16504                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  3                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst          881                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       190010                       # number of demand (read+write) misses
system.l2.demand_misses::total                 190896                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 3                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst          881                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       190010                       # number of overall misses
system.l2.overall_misses::total                190896                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst     75088000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  16091987000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      16167075000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst     75088000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  16091987000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     16167075000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                3                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst          932                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       206463                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               207400                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               3                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst          932                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       206463                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              207400                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.945279                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.920310                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.920424                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.945279                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.920310                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.920424                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 85230.419977                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84690.211042                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84690.485919                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 85230.419977                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84690.211042                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84690.485919                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               16465                       # number of writebacks
system.l2.writebacks::total                     16465                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst          881                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       190010                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            190891                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst          881                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       190010                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           190891                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst     66278000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  14191907000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  14258185000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst     66278000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  14191907000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  14258185000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.945279                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.920310                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.920400                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.945279                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.920310                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.920400                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 75230.419977                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74690.316299                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74692.808985                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 75230.419977                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74690.316299                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74692.808985                       # average overall mshr miss latency
system.l2.replacements                         206123                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        27207                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            27207                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        27207                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        27207                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          473                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              473                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          473                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          473                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       163214                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        163214                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         1363                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1363                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         8732                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8732                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    728966500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     728966500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        10095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             10095                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.864983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.864983                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83482.191938                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83482.191938                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         8732                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           8732                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    641646500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    641646500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.864983                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.864983                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73482.191938                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73482.191938                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst           51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 51                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst          881                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              883                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst     75088000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     75088000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst          932                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            934                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.945279                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.945396                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 85230.419977                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85037.372593                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst          881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          881                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst     66278000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     66278000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.945279                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.943255                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 75230.419977                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75230.419977                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        15090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             15090                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            3                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data       181278                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          181281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  15363020500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15363020500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data       196368                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        196371                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.923154                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.923156                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84748.400247                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84746.997755                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       181278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       181278                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  13550260500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13550260500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.923154                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.923140                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74748.510575                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74748.510575                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2037.149368                       # Cycle average of tags in use
system.l2.tags.total_refs                      228821                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    206123                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.110119                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              359094507840500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     316.587523                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         0.011437                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.383184                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     4.971813                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1715.195411                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.154584                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000006                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000187                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.002428                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.837498                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.994702                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          362                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          319                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1193                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1861423                       # Number of tag accesses
system.l2.tags.data_accesses                  1861423                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst            128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data            192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.inst        56384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     12160512                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           12217216                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst        56384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         56512                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      1053760                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         1053760                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst               2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data               3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.inst          881                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       190008                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              190894                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        16465                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              16465                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst             12914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data             19371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.inst      5688596                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1226877102                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1232597983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst        12914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      5688596                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          5701510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      106314110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            106314110                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      106314110                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst            12914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data            19371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      5688596                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1226877102                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1338912093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     16463.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples       881.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    189831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000620012250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1018                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1018                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              381826                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              15445                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      190890                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      16465                       # Number of write requests accepted
system.mem_ctrls.readBursts                    190890                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    16465                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    178                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     2                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             10985                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             11353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             12004                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             14529                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             14764                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             14026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             13461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             13858                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             13483                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             10658                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            11093                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9474                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9755                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9934                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            10692                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            10643                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               750                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               854                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              1139                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              1153                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              1242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              1257                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              1222                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              1193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              1266                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              1046                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             1284                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12              772                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              746                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              881                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              752                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.28                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   2799746000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  953560000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              6375596000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14680.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33430.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   137173                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   10931                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.93                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                66.40                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                190890                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                16465                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  103311                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   62188                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   18817                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    6361                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    772                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    931                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1013                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1066                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1046                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1026                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1027                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        59043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    224.506749                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   139.244976                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   262.131649                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        27963     47.36%     47.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        14501     24.56%     71.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         5592      9.47%     81.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3300      5.59%     86.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         1699      2.88%     89.86% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         1240      2.10%     91.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          862      1.46%     93.42% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          580      0.98%     94.40% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         3306      5.60%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        59043                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         1018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     186.780943                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     62.170961                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    366.702206                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           799     78.49%     78.49% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           31      3.05%     81.53% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           16      1.57%     83.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           22      2.16%     85.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639           23      2.26%     87.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767           60      5.89%     93.42% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           11      1.08%     94.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           18      1.77%     96.27% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            8      0.79%     97.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           10      0.98%     98.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            4      0.39%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            4      0.39%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            2      0.20%     99.02% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            3      0.29%     99.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            3      0.29%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2432-2559            1      0.10%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.10%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3712-3839            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1018                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.149312                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.140096                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.570760                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              943     92.63%     92.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               19      1.87%     94.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               38      3.73%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               15      1.47%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                3      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1018                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               12205568                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   11392                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 1052160                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                12216960                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1053760                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1231.42                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       106.15                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1232.57                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    106.31                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.45                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.83                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    9911674000                       # Total gap between requests
system.mem_ctrls.avgGap                      47800.51                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst        56384                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     12149184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      1052160                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 5688595.885665316135                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1225734217.448050737381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 106152685.993572980165                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst          881                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       190009                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        16465                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     29979750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data   6345616250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 238426374250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     34029.23                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33396.40                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14480800.14                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    71.49                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            175901040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy             93486030                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy           612126480                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy           39828600                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     781822080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       4397889720                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        102596640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy         6203650590                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        625.887862                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    228595250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    330720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   9352435250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            245701680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            130582155                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy           749557200                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy           45988200                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     781822080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       4382701500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        115392480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy         6451745295                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        650.918199                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    259707250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    330720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   9321323250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF     9911750500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      1750608                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1750618                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      1750608                       # number of overall hits
system.cpu.icache.overall_hits::total         1750618                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         1216                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1218                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         1216                       # number of overall misses
system.cpu.icache.overall_misses::total          1218                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst     94239998                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     94239998                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst     94239998                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     94239998                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      1751824                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1751836                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      1751824                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1751836                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000694                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000695                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000694                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000695                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 77499.998355                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 77372.740558                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 77499.998355                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 77372.740558                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          331                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    47.285714                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          473                       # number of writebacks
system.cpu.icache.writebacks::total               473                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          284                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          284                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          284                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          932                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst          932                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          932                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst     77046998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     77046998                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst     77046998                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     77046998                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000532                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000532                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000532                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000532                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 82668.452790                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 82668.452790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 82668.452790                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 82668.452790                       # average overall mshr miss latency
system.cpu.icache.replacements                    473                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      1750608                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1750618                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         1216                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1218                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst     94239998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     94239998                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      1751824                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1751836                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000694                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000695                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 77499.998355                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 77372.740558                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          284                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          932                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst     77046998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     77046998                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000532                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000532                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 82668.452790                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 82668.452790                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.008812                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              959487                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               473                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2028.513742                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000055                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.008757                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000017                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3504606                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3504606                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data      2659046                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2659047                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2659046                       # number of overall hits
system.cpu.dcache.overall_hits::total         2659047                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       816935                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         816938                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       816935                       # number of overall misses
system.cpu.dcache.overall_misses::total        816938                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  56978440173                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  56978440173                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  56978440173                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  56978440173                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data      3475981                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3475985                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      3475981                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3475985                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.235023                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.235023                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.235023                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.235023                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69746.601839                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69746.345712                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69746.601839                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69746.345712                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1626193                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             33541                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    48.483736                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        27207                       # number of writebacks
system.cpu.dcache.writebacks::total             27207                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       610472                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       610472                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       610472                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       610472                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       206463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       206463                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       206463                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       206463                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  16588147174                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  16588147174                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  16588147174                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  16588147174                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059397                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059397                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059397                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059397                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 80344.406378                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 80344.406378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 80344.406378                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 80344.406378                       # average overall mshr miss latency
system.cpu.dcache.replacements                 205440                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2348743                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2348744                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       806786                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        806789                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  56206131500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  56206131500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3155529                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3155533                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.255674                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.255674                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69666.716453                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69666.457401                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       610416                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       610416                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       196370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       196370                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  15829186500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  15829186500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062230                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 80608.985588                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 80608.985588                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       310303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         310303                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        10149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10149                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    772308673                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    772308673                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       320452                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.031671                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.031671                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 76097.021677                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76097.021677                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data           56                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           56                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        10093                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        10093                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    758960674                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    758960674                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.031496                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.031496                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 75196.737739                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 75196.737739                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359104419600500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.028184                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2779695                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            205440                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.530447                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.028182                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000028                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          199                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          822                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7158434                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7158434                       # Number of data accesses

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               359134177917500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52518                       # Simulator instruction rate (inst/s)
host_mem_usage                                 806060                       # Number of bytes of host memory used
host_op_rate                                    88714                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   761.64                       # Real time elapsed on the host
host_tick_rate                               39071333                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    40000013                       # Number of instructions simulated
sim_ops                                      67568416                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.029758                       # Number of seconds simulated
sim_ticks                                 29758317000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       560342                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1120511                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct      0.000000                       # BTB Hit Percentage
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits
system.switch_cpus.branchPred.BTBLookups      4258481                       # Number of BTB lookups
system.switch_cpus.branchPred.RASInCorrect            3                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.condIncorrect       240220                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.condPredicted      4328645                       # Number of conditional branches predicted
system.switch_cpus.branchPred.indirectHits      3109215                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectLookups      4258481                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectMisses      1149266                       # Number of indirect misses.
system.switch_cpus.branchPred.lookups         4653037                       # Number of BP lookups
system.switch_cpus.branchPred.usedRAS          152495                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPredindirectMispredicted        67427                       # Number of mispredicted indirect branches.
system.switch_cpus.cc_regfile_reads          19962214                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes         13612387                       # number of cc regfile writes
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.branchMispredicts       240235                       # The number of times a branch was mispredicted
system.switch_cpus.commit.branches            3218880                       # Number of branches committed
system.switch_cpus.commit.bw_lim_events       4338964                       # number cycles where commit BW limit reached
system.switch_cpus.commit.commitSquashedInsts      9352520                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.committedInsts     30000004                       # Number of instructions committed
system.switch_cpus.commit.committedOps       50692072                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.committed_per_cycle::samples     58068592                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.872969                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     2.254565                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0     47757985     82.24%     82.24% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1      2648581      4.56%     86.81% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2       445724      0.77%     87.57% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3       685338      1.18%     88.75% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4      1156362      1.99%     90.74% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5       627727      1.08%     91.83% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6       235143      0.40%     92.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       172768      0.30%     92.53% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8      4338964      7.47%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total     58068592                       # Number of insts commited each cycle
system.switch_cpus.commit.fp_insts           25149035                       # Number of committed floating point instructions.
system.switch_cpus.commit.function_calls        86258                       # Number of function calls committed.
system.switch_cpus.commit.int_insts          30902189                       # Number of committed integer instructions.
system.switch_cpus.commit.loads               8271950                       # Number of loads committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.op_class_0::No_OpClass        81595      0.16%      0.16% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu     22895569     45.17%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult          524      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv          175      0.00%     45.33% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd      2562298      5.05%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     50.38% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu      3980132      7.85%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt           12      0.00%     58.23% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc        99428      0.20%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdDiv            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     58.43% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd      3781532      7.46%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.89% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp        44884      0.09%     65.98% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt      4034553      7.96%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc            0      0.00%     73.94% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult      3880834      7.66%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAes            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAesMix            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha1Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSha256Hash2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma2            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShaSigma3            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdPredAlu            0      0.00%     81.59% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead      3065174      6.05%     87.64% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite       920984      1.82%     89.46% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead      5206776     10.27%     99.73% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite       137602      0.27%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total     50692072                       # Class of committed instruction
system.switch_cpus.commit.refs                9330536                       # Number of memory references committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.committedInsts            30000004                       # Number of Instructions Simulated
system.switch_cpus.committedOps              50692072                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.983888                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.983888                       # CPI: Total CPI of All Threads
system.switch_cpus.decode.BlockedCycles      46560744                       # Number of cycles decode is blocked
system.switch_cpus.decode.DecodedInsts       62969931                       # Number of instructions handled by decode
system.switch_cpus.decode.IdleCycles          3576546                       # Number of cycles decode is idle
system.switch_cpus.decode.RunCycles           6543863                       # Number of cycles decode is running
system.switch_cpus.decode.SquashCycles         241135                       # Number of cycles decode is squashing
system.switch_cpus.decode.UnblockCycles       2465356                       # Number of cycles decode is unblocking
system.switch_cpus.dtb.rdAccesses             9666010                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                 51276                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses             1215631                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                  4640                       # TLB misses on write requests
system.switch_cpus.fetch.Branches             4653037                       # Number of branches that fetch encountered
system.switch_cpus.fetch.CacheLines           5265320                       # Number of cache lines fetched
system.switch_cpus.fetch.Cycles              53691531                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.IcacheSquashes         52633                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.IcacheWaitRetryStallCycles           97                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.Insts               39597712                       # Number of instructions fetch has processed
system.switch_cpus.fetch.MiscStallCycles           25                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus.fetch.PendingTrapStallCycles          204                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.SquashCycles          482270                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.branchRate          0.078180                       # Number of branch fetches per cycle
system.switch_cpus.fetch.icacheStallCycles      5454652                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.predictedBranches      3261710                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.rate                0.665322                       # Number of inst fetches per cycle
system.switch_cpus.fetch.rateDist::samples     59387644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.130704                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     2.542309                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0         47980075     80.79%     80.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1           835364      1.41%     82.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2           672519      1.13%     83.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3           710196      1.20%     84.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::4          1021027      1.72%     86.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::5          1125208      1.89%     88.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::6          1438246      2.42%     90.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::7           340836      0.57%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::8          5264173      8.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total     59387644                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fp_regfile_reads          42752608                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes         25407053                       # number of floating regfile writes
system.switch_cpus.idleCycles                  128990                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       271060                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3564929                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.956588                       # Inst execution rate
system.switch_cpus.iew.exec_refs             11201112                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            1215309                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles        24886492                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       9975223                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts           56                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        21459                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      1425025                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     60032936                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       9985803                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       439076                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      56932918                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents         254817                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents       2052887                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         241135                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles       2459389                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.cacheBlocked        95042                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.lsq.thread0.forwLoads       185457                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.ignoredResponses          957                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.memOrderViolation         1084                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.rescheduledLoads         1189                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.squashedLoads      1703274                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.squashedStores       366439                       # Number of stores squashed
system.switch_cpus.iew.memOrderViolationEvents         1084                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        94046                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       177014                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          72196443                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              55931267                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.596801                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          43086910                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.939759                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               56036311                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         53206943                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        25664994                       # number of integer regfile writes
system.switch_cpus.ipc                       0.504061                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.504061                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       115092      0.20%      0.20% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      27058101     47.16%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult          925      0.00%     47.36% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           253      0.00%     47.37% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd      2767682      4.82%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     52.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu      4165557      7.26%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt           32      0.00%     59.45% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc       101477      0.18%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.63% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd      3795905      6.62%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     66.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp        44894      0.08%     66.32% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt      4058396      7.07%     73.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     73.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     73.40% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult      3896971      6.79%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     80.19% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      4434236      7.73%     87.92% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      1101735      1.92%     89.84% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead      5690446      9.92%     99.76% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       140297      0.24%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       57371999                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses        26736289                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads     52872498                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses     25668280                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes     27864061                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             1092813                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.019048                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          342767     31.37%     31.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.37% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu         180899     16.55%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     47.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd       247611     22.66%     70.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     70.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt        66926      6.12%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     76.70% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult         9734      0.89%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     77.59% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         118950     10.88%     88.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         21812      2.00%     90.47% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead       103727      9.49%     99.96% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite          387      0.04%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       31613431                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads    122531027                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     30262987                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     41510739                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           60032785                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          57371999                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded          151                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined      9340865                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       179075                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved          151                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     13467935                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     59387644                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.966060                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.859169                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     41786753     70.36%     70.36% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      4605170      7.75%     78.12% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      3237350      5.45%     83.57% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      2685880      4.52%     88.09% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      2385265      4.02%     92.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5      1674773      2.82%     94.93% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1420823      2.39%     97.32% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       938414      1.58%     98.90% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       653216      1.10%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     59387644                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.963966                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses             5265346                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                    27                       # TLB misses on write requests
system.switch_cpus.memDep0.conflictingLoads       192443                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        82217                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      9975223                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      1425025                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        18752064                       # number of misc regfile reads
system.switch_cpus.numCycles                 59516634                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.rename.BlockCycles        38363554                       # Number of cycles rename is blocking
system.switch_cpus.rename.CommittedMaps      58383140                       # Number of HB maps that are committed
system.switch_cpus.rename.IQFullEvents        4363876                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.IdleCycles          4616552                       # Number of cycles rename is idle
system.switch_cpus.rename.LQFullEvents        1854402                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.ROBFullEvents        501791                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.RenameLookups     149847917                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.RenamedInsts       61814153                       # Number of instructions processed by rename
system.switch_cpus.rename.RenamedOperands     71730075                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RunCycles           7787329                       # Number of cycles rename is running
system.switch_cpus.rename.SQFullEvents        1424490                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.SquashCycles         241135                       # Number of cycles rename is squashing
system.switch_cpus.rename.UnblockCycles       8378586                       # Number of cycles rename is unblocking
system.switch_cpus.rename.UndoneMaps         13346922                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.fp_rename_lookups     45040151                       # Number of floating rename lookups
system.switch_cpus.rename.int_rename_lookups     60312776                       # Number of integer rename lookups
system.switch_cpus.rename.serializeStallCycles          488                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.serializingInsts            7                       # count of serializing insts renamed
system.switch_cpus.rename.skidInsts          13042473                       # count of insts added to the skid buffer
system.switch_cpus.rename.tempSerializingInsts            7                       # count of temporary serializing insts renamed
system.switch_cpus.rob.rob_reads            113774220                       # The number of ROB reads
system.switch_cpus.rob.rob_writes           121411008                       # The number of ROB writes
system.switch_cpus.timesIdled                    1429                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       629082                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       535623                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1258166                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         535623                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  29758317000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             534161                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        54962                       # Transaction distribution
system.membus.trans_dist::CleanEvict           505380                       # Transaction distribution
system.membus.trans_dist::ReadExReq             26009                       # Transaction distribution
system.membus.trans_dist::ReadExResp            26009                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        534160                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1680681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1680681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1680681                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     39368448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     39368448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                39368448                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            560169                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  560169    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              560169                       # Request fanout histogram
system.membus.reqLayer2.occupancy          1459528000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               4.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3003186250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.1                       # Layer utilization (%)
system.switch_cpus.pwrStateResidencyTicks::OFF  29758317000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED  29758317000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED  29758317000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  29758317000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            598075                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       164604                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         2201                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1078290                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            31011                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           31011                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          2205                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       595868                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         6611                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1880641                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               1887252                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       281984                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     47137472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               47419456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          616013                       # Total snoops (count)
system.tol2bus.snoopTraffic                   3517568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1245097                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.430186                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.495102                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 709474     56.98%     56.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 535623     43.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1245097                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          740926000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         940321999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3307500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  29758317000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.inst          302                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        68614                       # number of demand (read+write) hits
system.l2.demand_hits::total                    68916                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst          302                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        68614                       # number of overall hits
system.l2.overall_hits::total                   68916                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         1903                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       558265                       # number of demand (read+write) misses
system.l2.demand_misses::total                 560168                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         1903                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       558265                       # number of overall misses
system.l2.overall_misses::total                560168                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    168486000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  47295664000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      47464150000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    168486000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  47295664000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     47464150000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst         2205                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       626879                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               629084                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst         2205                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       626879                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              629084                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.863039                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.890547                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.890450                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.863039                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.890547                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.890450                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 88537.046768                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 84719.020537                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 84731.991117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 88537.046768                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 84719.020537                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 84731.991117                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               54962                       # number of writebacks
system.l2.writebacks::total                     54962                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.inst         1903                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       558265                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            560168                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         1903                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       558265                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           560168                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    149456000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  41712994000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  41862450000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    149456000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  41712994000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  41862450000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.863039                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.890547                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.890450                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.863039                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.890547                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.890450                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 78537.046768                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 74718.984712                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 74731.955413                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 78537.046768                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 74718.984712                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 74731.955413                       # average overall mshr miss latency
system.l2.replacements                         616013                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       109642                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           109642                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       109642                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       109642                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         2201                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             2201                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         2201                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         2201                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks       479951                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total        479951                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data         5002                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5002                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data        26009                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               26009                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data   2159727000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2159727000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        31011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             31011                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.838702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.838702                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 83037.679265                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 83037.679265                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data        26009                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          26009                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data   1899637000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   1899637000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.838702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.838702                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 73037.679265                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 73037.679265                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst          302                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                302                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         1903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1903                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    168486000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    168486000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst         2205                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           2205                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.863039                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.863039                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 88537.046768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 88537.046768                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         1903                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1903                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    149456000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    149456000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.863039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.863039                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 78537.046768                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 78537.046768                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        63612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             63612                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       532256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          532256                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  45135937000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  45135937000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       595868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        595868                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.893245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.893245                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 84801.180259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 84801.180259                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       532256                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       532256                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  39813357000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  39813357000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.893245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.893245                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 74801.142683                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 74801.142683                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  29758317000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                         2048                       # Cycle average of tags in use
system.l2.tags.total_refs                      799493                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    618061                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.293550                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     421.507423                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst     3.398659                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1623.093918                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.205814                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.001660                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.792526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          408                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          436                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          794                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          248                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   5648677                       # Number of tag accesses
system.l2.tags.data_accesses                  5648677                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  29758317000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.switch_cpus.inst       121792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus.data     35729088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           35850880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus.inst       121792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        121792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks      3517568                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3517568                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus.inst         1903                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus.data       558267                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              560170                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks        54962                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              54962                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus.inst      4092705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus.data   1200642093                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1204734797                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus.inst      4092705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          4092705                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      118204534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            118204534                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      118204534                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.inst      4092705                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus.data   1200642093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1322939332                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples     54957.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      1903.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    557697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000608576500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         3398                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         3398                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1128933                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              51638                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      560169                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      54962                       # Number of write requests accepted
system.mem_ctrls.readBursts                    560169                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    54962                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    569                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     5                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             32746                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             34419                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             35464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             39482                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             40780                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             38288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             39650                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             40686                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32722                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            33385                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            29091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            29579                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            30033                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31294                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            32288                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              2528                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              2938                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3827                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3903                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              4093                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3976                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3768                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              4367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3377                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             4160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3001                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2816                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             2642                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             2963                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             2640                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.41                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8237685000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2798000000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             18730185000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     14720.67                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                33470.67                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   400308                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   34878                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 71.53                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                63.46                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                560169                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                54962                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  307970                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  182730                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   52428                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   16389                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      77                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    200                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2578                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   3129                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   3378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   3497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3481                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3488                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   3487                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   3498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   3636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   3522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   3531                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   3514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   3425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   3415                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   3410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       179360                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    219.280642                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   137.228672                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   256.162693                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        85769     47.82%     47.82% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        44302     24.70%     72.52% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        17074      9.52%     82.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        10079      5.62%     87.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5080      2.83%     90.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3531      1.97%     92.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2471      1.38%     93.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         1644      0.92%     94.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9410      5.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       179360                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         3398                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     164.761330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     61.838880                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    284.965945                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          2629     77.37%     77.37% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          101      2.97%     80.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           93      2.74%     83.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          117      3.44%     86.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          123      3.62%     90.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          170      5.00%     95.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895           69      2.03%     97.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           39      1.15%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           20      0.59%     98.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           16      0.47%     99.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            9      0.26%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            1      0.03%     99.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            1      0.03%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791            1      0.03%     99.74% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.03%     99.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            2      0.06%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2176-2303            3      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2688-2815            1      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3455            1      0.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          3398                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         3398                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.172749                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.161539                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.631710                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             3126     92.00%     92.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               50      1.47%     93.47% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              148      4.36%     97.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               62      1.82%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.18%     99.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                5      0.15%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.03%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          3398                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               35814400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   36416                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3517120                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                35850816                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3517568                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1203.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       118.19                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1204.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    118.20                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        10.33                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.40                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.92                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   29758251500                       # Total gap between requests
system.mem_ctrls.avgGap                      48377.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus.inst       121792                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus.data     35692608                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks      3517120                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus.inst 4092704.570624743588                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus.data 1199416216.985658168793                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 118189479.599938392639                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus.inst         1903                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus.data       558266                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks        54962                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus.inst     71029750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus.data  18659155250                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 725962042250                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.inst     37325.14                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus.data     33423.41                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  13208435.69                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.81                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            556884300                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            295975845                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1849816920                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          135542520                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2349154080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      13173599460                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        333636000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        18694609125                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        628.214597                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    750965000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    993720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  28013632000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            723810360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            384695355                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          2145727080                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          151322580                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2349154080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      13122282360                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy        376850400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        19253842215                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        647.007094                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    857767000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    993720000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  27906830000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::UNDEFINED 359094507840000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::ON           10000                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF    39670067500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 359134177917500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           10                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst      7013083                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7013093                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           10                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst      7013083                       # number of overall hits
system.cpu.icache.overall_hits::total         7013093                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst         4060                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4062                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst         4060                       # number of overall misses
system.cpu.icache.overall_misses::total          4062                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst    311658498                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    311658498                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst    311658498                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    311658498                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           12                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst      7017143                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7017155                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           12                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      7017143                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7017155                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.166667                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000579                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000579                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.166667                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000579                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000579                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 76763.176847                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 76725.381093                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 76763.176847                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 76725.381093                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          699                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                17                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.117647                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2674                       # number of writebacks
system.cpu.icache.writebacks::total              2674                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst          923                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          923                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst          923                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          923                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst         3137                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3137                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst         3137                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3137                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst    252076498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    252076498                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst    252076498                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    252076498                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000447                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000447                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 80355.912655                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 80355.912655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 80355.912655                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 80355.912655                       # average overall mshr miss latency
system.cpu.icache.replacements                   2674                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           10                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      7013083                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7013093                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst         4060                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4062                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst    311658498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    311658498                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           12                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      7017143                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7017155                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.166667                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000579                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 76763.176847                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 76725.381093                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst          923                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          923                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst         3137                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3137                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst    252076498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    252076498                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000447                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 80355.912655                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 80355.912655                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 359134177917500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse             0.047240                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7016232                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3139                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           2235.180631                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      359094507840500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     0.000221                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst     0.047019                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.000000                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.000092                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          465                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          193                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          245                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.908203                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          14037449                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         14037449                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 359134177917500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359134177917500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359134177917500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 359134177917500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 359134177917500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 359134177917500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 359134177917500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data            1                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     10726457                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10726458                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            1                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     10726457                       # number of overall hits
system.cpu.dcache.overall_hits::total        10726458                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      3241376                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3241379                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      3241376                       # number of overall misses
system.cpu.dcache.overall_misses::total       3241379                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 225563490465                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 225563490465                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 225563490465                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 225563490465                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            4                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     13967833                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13967837                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            4                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     13967833                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13967837                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.750000                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.232060                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.232060                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.750000                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.232060                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.232060                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 69588.807489                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 69588.743083                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 69588.807489                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 69588.743083                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      5971966                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           20                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            134041                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    44.553278                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           20                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       136849                       # number of writebacks
system.cpu.dcache.writebacks::total            136849                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data      2408033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      2408033                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data      2408033                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      2408033                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       833343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       833343                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       833343                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       833343                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  65595160467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  65595160467                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  65595160467                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  65595160467                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.059662                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.059662                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.059662                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.059662                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 78713.279486                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 78713.279486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 78713.279486                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 78713.279486                       # average overall mshr miss latency
system.cpu.dcache.replacements                 832321                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            1                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      9388609                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         9388610                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            3                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      3199951                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3199954                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 222483245500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 222483245500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            4                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     12588560                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     12588564                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.750000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.254195                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.254195                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 69527.078852                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 69527.013670                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data      2407709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      2407709                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       792242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       792242                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  62575463500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  62575463500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.062933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.062933                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 78985.289217                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 78985.289217                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1337848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1337848                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        41425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        41425                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   3080244965                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3080244965                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1379273                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.030034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.030034                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 74357.150634                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 74357.150634                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          324                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        41101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        41101                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   3019696967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3019696967                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.029799                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.029799                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 73470.158074                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 73470.158074                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 359134177917500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse             0.113031                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            11559803                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            833345                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.871569                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      359094507845000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.000002                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data     0.113030                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000000                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.000110                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.000110                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          231                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          698                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           95                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          28769019                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         28769019                       # Number of data accesses

---------- End Simulation Statistics   ----------
