// Seed: 1761049588
module module_0 (
    input wire id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3
    , id_5
);
  if (1) logic id_6;
  assign id_5 = id_0 - id_3;
  wire [1 : 1] id_7;
  assign id_6 = -1'b0 + id_1;
  logic id_8;
  ;
  wire id_9, id_10, id_11;
  always id_8 = id_10;
  wire id_12;
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd57
) (
    input supply1 id_0,
    input uwire _id_1,
    input tri1 id_2,
    input wor id_3,
    input supply0 id_4,
    output logic id_5,
    input wire id_6,
    input wor id_7,
    output supply0 id_8,
    input wand id_9
);
  assign id_8 = id_4;
  reg id_11, id_12;
  logic id_13;
  ;
  final begin : LABEL_0
    id_5 <= -1;
  end
  wire [1 : id_1  (  id_1  )] id_14;
  assign id_13 = id_1;
  module_0 modCall_1 (
      id_0,
      id_7,
      id_6,
      id_3
  );
  assign modCall_1.id_2 = 0;
  assign id_5 = id_1;
  bit id_15;
  always begin : LABEL_1
    id_15 <= -1;
  end
  always id_11 = id_11;
endmodule
