{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1694708336266 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1694708336267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Sep 14 11:18:56 2023 " "Processing started: Thu Sep 14 11:18:56 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1694708336267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694708336267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1 -c Lab1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694708336267 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1694708336567 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1694708336567 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1.sv 1 1 " "Found 1 design units, including 1 entities, in source file lab1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1 " "Found entity 1: Lab1" {  } { { "Lab1.sv" "" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab2/A/Lab1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694708344279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694708344279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a for ball/sdsu/fall 2023/digital logic lab/lab/lab2/d/functionwxyzsimplified.sv 1 1 " "Found 1 design units, including 1 entities, in source file /a for ball/sdsu/fall 2023/digital logic lab/lab/lab2/d/functionwxyzsimplified.sv" { { "Info" "ISGN_ENTITY_NAME" "1 functionWXYZsimplified " "Found entity 1: functionWXYZsimplified" {  } { { "../D/functionWXYZsimplified.sv" "" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab2/D/functionWXYZsimplified.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694708344280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694708344280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a for ball/sdsu/fall 2023/digital logic lab/lab/lab2/c/functionwxyz.sv 1 1 " "Found 1 design units, including 1 entities, in source file /a for ball/sdsu/fall 2023/digital logic lab/lab/lab2/c/functionwxyz.sv" { { "Info" "ISGN_ENTITY_NAME" "1 functionWXYZ " "Found entity 1: functionWXYZ" {  } { { "../C/functionWXYZ.sv" "" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab2/C/functionWXYZ.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1694708344282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694708344282 ""}
{ "Error" "EVRFX_VERI_FOUND_DUPLICATE_MODULE_DEFINITION" "Lab1 Lab1.sv(1) " "Verilog HDL error at Lab1.sv(1): module \"Lab1\" cannot be declared more than once" {  } { { "../aa/Lab1.sv" "" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab2/aa/Lab1.sv" 1 0 0 } }  } 0 10228 "Verilog HDL error at %2!s!: module \"%1!s!\" cannot be declared more than once" 0 0 "Analysis & Synthesis" 0 -1 1694708344297 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "Lab1 Lab1.sv(1) " "HDL info at Lab1.sv(1): see declaration for object \"Lab1\"" {  } { { "Lab1.sv" "" { Text "C:/A for Ball/SDSU/Fall 2023/Digital Logic lab/Lab/Lab2/A/Lab1.sv" 1 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1694708344298 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/a for ball/sdsu/fall 2023/digital logic lab/lab/lab2/aa/lab1.sv 0 0 " "Found 0 design units, including 0 entities, in source file /a for ball/sdsu/fall 2023/digital logic lab/lab/lab2/aa/lab1.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1694708344298 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4714 " "Peak virtual memory: 4714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1694708344385 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Sep 14 11:19:04 2023 " "Processing ended: Thu Sep 14 11:19:04 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1694708344385 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1694708344385 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1694708344385 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1694708344385 ""}
