// Seed: 3761135258
module module_0 (
    output tri0 id_0,
    output supply1 id_1,
    output wor id_2,
    input wor id_3,
    output tri0 id_4,
    input wire id_5,
    output wire id_6,
    input wire id_7
);
  assign id_6 = 1;
endmodule
module module_0 (
    output wire id_0,
    output wor module_1,
    output supply0 id_2,
    input supply1 id_3,
    output wor id_4,
    input tri0 id_5,
    input uwire id_6
);
  assign id_2 = id_5;
  `define pp_8 (  pp_9  ,  pp_10  ,  pp_11  ,  pp_12  )  0
  module_0 modCall_1 (
      id_4,
      id_0,
      id_0,
      id_6,
      id_0,
      id_3,
      id_4,
      id_5
  );
  assign modCall_1.id_3 = 0;
  logic id_13;
  ;
  wire id_14;
endmodule
