Analysis & Synthesis report for LCD_klokke_SF
Tue Nov 05 22:58:07 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |LCD_klokke_SF|LCD_Display:lcd|next_command
 10. State Machine - |LCD_klokke_SF|LCD_Display:lcd|state
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for altsyncram:memory_rtl_0|altsyncram_amd1:auto_generated
 17. Parameter Settings for Inferred Entity Instance: altsyncram:memory_rtl_0
 18. Parameter Settings for Inferred Entity Instance: L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_0|lpm_divide:Div0
 19. Parameter Settings for Inferred Entity Instance: L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_1|lpm_divide:Div0
 20. Parameter Settings for Inferred Entity Instance: L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_2|lpm_divide:Div0
 21. altsyncram Parameter Settings by Entity Instance
 22. Port Connectivity Checks: "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_2"
 23. Port Connectivity Checks: "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_1"
 24. Port Connectivity Checks: "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_0"
 25. Port Connectivity Checks: "L4_klokke_SF:digital_klokke"
 26. Port Connectivity Checks: "Enable_gen:enable_gen_1"
 27. Post-Synthesis Netlist Statistics for Top Partition
 28. Elapsed Time Per Partition
 29. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 05 22:58:07 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; LCD_klokke_SF                               ;
; Top-level Entity Name              ; LCD_klokke_SF                               ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 628                                         ;
;     Total combinational functions  ; 615                                         ;
;     Dedicated logic registers      ; 239                                         ;
; Total registers                    ; 239                                         ;
; Total pins                         ; 95                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 256                                         ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                            ; LCD_klokke_SF      ; LCD_klokke_SF      ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                 ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+
; lcd_klokke_sf.vhd                ; yes             ; Auto-Found VHDL File         ; C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd                                ;         ;
; enable_gen.vhd                   ; yes             ; Auto-Found VHDL File         ; C:/Dev/ele111/LCD_klokke_SF/enable_gen.vhd                                   ;         ;
; l4_klokke_sf.vhd                 ; yes             ; Auto-Found VHDL File         ; C:/Dev/ele111/LCD_klokke_SF/l4_klokke_sf.vhd                                 ;         ;
; bin2bcd.vhd                      ; yes             ; Auto-Found VHDL File         ; C:/Dev/ele111/LCD_klokke_SF/bin2bcd.vhd                                      ;         ;
; rom_7_seg.vhd                    ; yes             ; Auto-Found VHDL File         ; C:/Dev/ele111/LCD_klokke_SF/rom_7_seg.vhd                                    ;         ;
; reset_synchronizer.vhd           ; yes             ; Auto-Found VHDL File         ; C:/Dev/ele111/LCD_klokke_SF/reset_synchronizer.vhd                           ;         ;
; lcd_display.vhd                  ; yes             ; Auto-Found VHDL File         ; C:/Dev/ele111/LCD_klokke_SF/lcd_display.vhd                                  ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_amd1.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Dev/ele111/LCD_klokke_SF/db/altsyncram_amd1.tdf                           ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_divide.tdf        ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/abs_divider.inc       ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/sign_div_unsign.inc   ;         ;
; db/lpm_divide_ihm.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Dev/ele111/LCD_klokke_SF/db/lpm_divide_ihm.tdf                            ;         ;
; db/sign_div_unsign_akh.tdf       ; yes             ; Auto-Generated Megafunction  ; C:/Dev/ele111/LCD_klokke_SF/db/sign_div_unsign_akh.tdf                       ;         ;
; db/alt_u_div_84f.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Dev/ele111/LCD_klokke_SF/db/alt_u_div_84f.tdf                             ;         ;
; db/add_sub_7pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Dev/ele111/LCD_klokke_SF/db/add_sub_7pc.tdf                               ;         ;
; db/add_sub_8pc.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Dev/ele111/LCD_klokke_SF/db/add_sub_8pc.tdf                               ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 628            ;
;                                             ;                ;
; Total combinational functions               ; 615            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 225            ;
;     -- 3 input functions                    ; 92             ;
;     -- <=2 input functions                  ; 298            ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 405            ;
;     -- arithmetic mode                      ; 210            ;
;                                             ;                ;
; Total registers                             ; 239            ;
;     -- Dedicated logic registers            ; 239            ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 95             ;
; Total memory bits                           ; 256            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; clock_50~input ;
; Maximum fan-out                             ; 247            ;
; Total fan-out                               ; 2784           ;
; Average fan-out                             ; 2.63           ;
+---------------------------------------------+----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                    ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                          ; Entity Name         ; Library Name ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |LCD_klokke_SF                                ; 615 (37)            ; 239 (25)                  ; 256         ; 0            ; 0       ; 0         ; 95   ; 0            ; |LCD_klokke_SF                                                                                                                                               ; LCD_klokke_SF       ; work         ;
;    |Enable_gen:enable_gen_1|                  ; 36 (36)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|Enable_gen:enable_gen_1                                                                                                                       ; Enable_gen          ; work         ;
;    |L4_klokke_SF:digital_klokke|              ; 386 (197)           ; 123 (96)                  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke                                                                                                                   ; L4_klokke_SF        ; work         ;
;       |Enable_gen:enable_gen_1|               ; 55 (55)             ; 27 (27)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|Enable_gen:enable_gen_1                                                                                           ; Enable_gen          ; work         ;
;       |ROM_7_seg:dekoder_0|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|ROM_7_seg:dekoder_0                                                                                               ; ROM_7_seg           ; work         ;
;       |ROM_7_seg:dekoder_1|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|ROM_7_seg:dekoder_1                                                                                               ; ROM_7_seg           ; work         ;
;       |ROM_7_seg:dekoder_2|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|ROM_7_seg:dekoder_2                                                                                               ; ROM_7_seg           ; work         ;
;       |ROM_7_seg:dekoder_3|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|ROM_7_seg:dekoder_3                                                                                               ; ROM_7_seg           ; work         ;
;       |ROM_7_seg:dekoder_4|                   ; 7 (7)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|ROM_7_seg:dekoder_4                                                                                               ; ROM_7_seg           ; work         ;
;       |ROM_7_seg:dekoder_5|                   ; 3 (3)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|ROM_7_seg:dekoder_5                                                                                               ; ROM_7_seg           ; work         ;
;       |bin2bcd:bin2bcd_0|                     ; 38 (5)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_0                                                                                                 ; bin2bcd             ; work         ;
;          |lpm_divide:Div0|                    ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_0|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_ihm:auto_generated|   ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_0|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                   ; lpm_divide_ihm      ; work         ;
;                |sign_div_unsign_akh:divider|  ; 33 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_0|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                   |alt_u_div_84f:divider|     ; 33 (33)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_0|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f       ; work         ;
;       |bin2bcd:bin2bcd_1|                     ; 36 (6)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_1                                                                                                 ; bin2bcd             ; work         ;
;          |lpm_divide:Div0|                    ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_1|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_ihm:auto_generated|   ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_1|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                   ; lpm_divide_ihm      ; work         ;
;                |sign_div_unsign_akh:divider|  ; 30 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_1|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                   |alt_u_div_84f:divider|     ; 30 (30)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_1|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f       ; work         ;
;       |bin2bcd:bin2bcd_2|                     ; 22 (5)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_2                                                                                                 ; bin2bcd             ; work         ;
;          |lpm_divide:Div0|                    ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_2|lpm_divide:Div0                                                                                 ; lpm_divide          ; work         ;
;             |lpm_divide_ihm:auto_generated|   ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_2|lpm_divide:Div0|lpm_divide_ihm:auto_generated                                                   ; lpm_divide_ihm      ; work         ;
;                |sign_div_unsign_akh:divider|  ; 17 (0)              ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_2|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider                       ; sign_div_unsign_akh ; work         ;
;                   |alt_u_div_84f:divider|     ; 17 (17)             ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_2|lpm_divide:Div0|lpm_divide_ihm:auto_generated|sign_div_unsign_akh:divider|alt_u_div_84f:divider ; alt_u_div_84f       ; work         ;
;    |LCD_Display:lcd|                          ; 156 (156)           ; 60 (60)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|LCD_Display:lcd                                                                                                                               ; LCD_Display         ; work         ;
;    |Reset_synchronizer:reset_synkroniseres_2| ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|Reset_synchronizer:reset_synkroniseres_2                                                                                                      ; Reset_synchronizer  ; work         ;
;    |Reset_synchronizer:reset_synkroniseres_3| ; 0 (0)               ; 2 (2)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|Reset_synchronizer:reset_synkroniseres_3                                                                                                      ; Reset_synchronizer  ; work         ;
;    |altsyncram:memory_rtl_0|                  ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|altsyncram:memory_rtl_0                                                                                                                       ; altsyncram          ; work         ;
;       |altsyncram_amd1:auto_generated|        ; 0 (0)               ; 0 (0)                     ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |LCD_klokke_SF|altsyncram:memory_rtl_0|altsyncram_amd1:auto_generated                                                                                        ; altsyncram_amd1     ; work         ;
+-----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                      ;
+-------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+-------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; altsyncram:memory_rtl_0|altsyncram_amd1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 32           ; 8            ; 32           ; 8            ; 256  ; None ;
+-------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LCD_klokke_SF|LCD_Display:lcd|next_command                                                                                                                                                                                                                                                                                              ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; Name                       ; next_command.DISPLAY_CLEAR ; next_command.DISPLAY_OFF ; next_command.RESET3 ; next_command.HOLD ; next_command.RESET1 ; next_command.DROP_LCD_E ; next_command.RETURN_HOME ; next_command.LINE2 ; next_command.Print_String ; next_command.MODE_SET ; next_command.DISPLAY_ON ; next_command.FUNC_SET ; next_command.RESET2 ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+
; next_command.RESET2        ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 0                   ;
; next_command.FUNC_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 1                     ; 1                   ;
; next_command.DISPLAY_ON    ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 1                       ; 0                     ; 1                   ;
; next_command.MODE_SET      ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 1                     ; 0                       ; 0                     ; 1                   ;
; next_command.Print_String  ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 1                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.LINE2         ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 1                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RETURN_HOME   ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 1                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DROP_LCD_E    ; 0                          ; 0                        ; 0                   ; 0                 ; 0                   ; 1                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET1        ; 0                          ; 0                        ; 0                   ; 0                 ; 1                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.HOLD          ; 0                          ; 0                        ; 0                   ; 1                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.RESET3        ; 0                          ; 0                        ; 1                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_OFF   ; 0                          ; 1                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
; next_command.DISPLAY_CLEAR ; 1                          ; 0                        ; 0                   ; 0                 ; 0                   ; 0                       ; 0                        ; 0                  ; 0                         ; 0                     ; 0                       ; 0                     ; 1                   ;
+----------------------------+----------------------------+--------------------------+---------------------+-------------------+---------------------+-------------------------+--------------------------+--------------------+---------------------------+-----------------------+-------------------------+-----------------------+---------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |LCD_klokke_SF|LCD_Display:lcd|state                                                                                                                                                                                                   ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; Name                ; state.DISPLAY_CLEAR ; state.DISPLAY_OFF ; state.RESET3 ; state.RESET2 ; state.HOLD ; state.DROP_LCD_E ; state.RETURN_HOME ; state.LINE2 ; state.Print_String ; state.MODE_SET ; state.DISPLAY_ON ; state.FUNC_SET ; state.RESET1 ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+
; state.RESET1        ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 0            ;
; state.FUNC_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 1              ; 1            ;
; state.DISPLAY_ON    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 1                ; 0              ; 1            ;
; state.MODE_SET      ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 1              ; 0                ; 0              ; 1            ;
; state.Print_String  ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 1                  ; 0              ; 0                ; 0              ; 1            ;
; state.LINE2         ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 1           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RETURN_HOME   ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 1                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DROP_LCD_E    ; 0                   ; 0                 ; 0            ; 0            ; 0          ; 1                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.HOLD          ; 0                   ; 0                 ; 0            ; 0            ; 1          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET2        ; 0                   ; 0                 ; 0            ; 1            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.RESET3        ; 0                   ; 0                 ; 1            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_OFF   ; 0                   ; 1                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
; state.DISPLAY_CLEAR ; 1                   ; 0                 ; 0            ; 0            ; 0          ; 0                ; 0                 ; 0           ; 0                  ; 0              ; 0                ; 0              ; 1            ;
+---------------------+---------------------+-------------------+--------------+--------------+------------+------------------+-------------------+-------------+--------------------+----------------+------------------+----------------+--------------+


+-------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                              ;
+-----------------------------------------+-------------------------------------------------------+
; Register name                           ; Reason for Removal                                    ;
+-----------------------------------------+-------------------------------------------------------+
; start_klokke                            ; Merged with running                                   ;
; L4_klokke_SF:digital_klokke|\tid:m[4]   ; Merged with L4_klokke_SF:digital_klokke|minutt_std[4] ;
; L4_klokke_SF:digital_klokke|\tid:m[3]   ; Merged with L4_klokke_SF:digital_klokke|minutt_std[3] ;
; L4_klokke_SF:digital_klokke|\tid:m[2]   ; Merged with L4_klokke_SF:digital_klokke|minutt_std[2] ;
; L4_klokke_SF:digital_klokke|\tid:m[1]   ; Merged with L4_klokke_SF:digital_klokke|minutt_std[1] ;
; L4_klokke_SF:digital_klokke|\tid:m[0]   ; Merged with L4_klokke_SF:digital_klokke|minutt_std[0] ;
; L4_klokke_SF:digital_klokke|\tid:t[4]   ; Merged with L4_klokke_SF:digital_klokke|timer_std[4]  ;
; L4_klokke_SF:digital_klokke|\tid:t[3]   ; Merged with L4_klokke_SF:digital_klokke|timer_std[3]  ;
; L4_klokke_SF:digital_klokke|\tid:t[2]   ; Merged with L4_klokke_SF:digital_klokke|timer_std[2]  ;
; L4_klokke_SF:digital_klokke|\tid:t[1]   ; Merged with L4_klokke_SF:digital_klokke|timer_std[1]  ;
; L4_klokke_SF:digital_klokke|\tid:t[0]   ; Merged with L4_klokke_SF:digital_klokke|timer_std[0]  ;
; L4_klokke_SF:digital_klokke|\tid:m[5]   ; Merged with L4_klokke_SF:digital_klokke|minutt_std[5] ;
; L4_klokke_SF:digital_klokke|\tid:s[0]   ; Merged with L4_klokke_SF:digital_klokke|sekund_std[0] ;
; L4_klokke_SF:digital_klokke|\tid:s[1]   ; Merged with L4_klokke_SF:digital_klokke|sekund_std[1] ;
; L4_klokke_SF:digital_klokke|\tid:s[2]   ; Merged with L4_klokke_SF:digital_klokke|sekund_std[2] ;
; L4_klokke_SF:digital_klokke|\tid:s[3]   ; Merged with L4_klokke_SF:digital_klokke|sekund_std[3] ;
; L4_klokke_SF:digital_klokke|\tid:s[4]   ; Merged with L4_klokke_SF:digital_klokke|sekund_std[4] ;
; L4_klokke_SF:digital_klokke|\tid:s[5]   ; Merged with L4_klokke_SF:digital_klokke|sekund_std[5] ;
; LCD_Display:lcd|next_command.HOLD       ; Merged with LCD_Display:lcd|next_command.DROP_LCD_E   ;
; LCD_Display:lcd|next_command.RESET1     ; Merged with LCD_Display:lcd|next_command.DROP_LCD_E   ;
; LCD_Display:lcd|next_command.DROP_LCD_E ; Stuck at GND due to stuck port data_in                ;
; Total Number of Removed Registers = 21  ;                                                       ;
+-----------------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 239   ;
; Number of registers using Synchronous Clear  ; 104   ;
; Number of registers using Synchronous Load   ; 5     ;
; Number of registers using Asynchronous Clear ; 38    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 143   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; LCD_Display:lcd|LCD_E                  ; 2       ;
; LCD_Display:lcd|LCD_RW_INT             ; 9       ;
; LCD_Display:lcd|DATA_BUS_VALUE[3]      ; 2       ;
; LCD_Display:lcd|DATA_BUS_VALUE[4]      ; 1       ;
; LCD_Display:lcd|DATA_BUS_VALUE[5]      ; 1       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+----------------------------------------------+
; Registers Packed Into Inferred Megafunctions ;
+--------------------+--------------+----------+
; Register Name      ; Megafunction ; Type     ;
+--------------------+--------------+----------+
; mem_rundetid[0..7] ; memory_rtl_0 ; RAM      ;
+--------------------+--------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|Enable_gen:enable_gen_1|teller[4] ;
; 3:1                ; 26 bits   ; 52 LEs        ; 26 LEs               ; 26 LEs                 ; Yes        ; |LCD_klokke_SF|Enable_gen:enable_gen_1|teller[10]                            ;
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |LCD_klokke_SF|teller[1]                                                     ;
; 3:1                ; 20 bits   ; 40 LEs        ; 20 LEs               ; 20 LEs                 ; Yes        ; |LCD_klokke_SF|LCD_Display:lcd|CLK_COUNT_400HZ[12]                           ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|\tid:m[7]                         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|\tid:t[14]                        ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |LCD_klokke_SF|L4_klokke_SF:digital_klokke|\tid:s[30]                        ;
; 5:1                ; 2 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; Yes        ; |LCD_klokke_SF|LCD_Display:lcd|DATA_BUS_VALUE[5]                             ;
; 3:1                ; 11 bits   ; 22 LEs        ; 22 LEs               ; 0 LEs                  ; No         ; |LCD_klokke_SF|LCD_Display:lcd|state                                         ;
; 32:1               ; 4 bits    ; 84 LEs        ; 72 LEs               ; 12 LEs                 ; No         ; |LCD_klokke_SF|LCD_Display:lcd|Mux5                                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Source assignments for altsyncram:memory_rtl_0|altsyncram_amd1:auto_generated ;
+---------------------------------+--------------------+------+-----------------+
; Assignment                      ; Value              ; From ; To              ;
+---------------------------------+--------------------+------+-----------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -               ;
+---------------------------------+--------------------+------+-----------------+


+----------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: altsyncram:memory_rtl_0   ;
+------------------------------------+----------------------+----------------+
; Parameter Name                     ; Value                ; Type           ;
+------------------------------------+----------------------+----------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped        ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped        ;
; WIDTH_A                            ; 8                    ; Untyped        ;
; WIDTHAD_A                          ; 5                    ; Untyped        ;
; NUMWORDS_A                         ; 32                   ; Untyped        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped        ;
; WIDTH_B                            ; 8                    ; Untyped        ;
; WIDTHAD_B                          ; 5                    ; Untyped        ;
; NUMWORDS_B                         ; 32                   ; Untyped        ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped        ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped        ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped        ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped        ;
; BYTE_SIZE                          ; 8                    ; Untyped        ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped        ;
; INIT_FILE                          ; UNUSED               ; Untyped        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped        ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped        ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped        ;
; ENABLE_ECC                         ; FALSE                ; Untyped        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped        ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped        ;
; CBXI_PARAMETER                     ; altsyncram_amd1      ; Untyped        ;
+------------------------------------+----------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_0|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_1|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_2|lpm_divide:Div0 ;
+------------------------+----------------+----------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                 ;
+------------------------+----------------+----------------------------------------------------------------------+
; LPM_WIDTHN             ; 7              ; Untyped                                                              ;
; LPM_WIDTHD             ; 4              ; Untyped                                                              ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                                              ;
; LPM_PIPELINE           ; 0              ; Untyped                                                              ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                              ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                              ;
; CBXI_PARAMETER         ; lpm_divide_ihm ; Untyped                                                              ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                              ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                              ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                           ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                         ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                         ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                       ;
+------------------------+----------------+----------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                    ;
+-------------------------------------------+-------------------------+
; Name                                      ; Value                   ;
+-------------------------------------------+-------------------------+
; Number of entity instances                ; 1                       ;
; Entity Instance                           ; altsyncram:memory_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT               ;
;     -- WIDTH_A                            ; 8                       ;
;     -- NUMWORDS_A                         ; 32                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED            ;
;     -- WIDTH_B                            ; 8                       ;
;     -- NUMWORDS_B                         ; 32                      ;
;     -- ADDRESS_REG_B                      ; CLOCK1                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE               ;
+-------------------------------------------+-------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_2" ;
+--------------+-------+----------+-----------------------------------------+
; Port         ; Type  ; Severity ; Details                                 ;
+--------------+-------+----------+-----------------------------------------+
; bin_in[6..5] ; Input ; Info     ; Stuck at GND                            ;
+--------------+-------+----------+-----------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_1" ;
+-----------+-------+----------+--------------------------------------------+
; Port      ; Type  ; Severity ; Details                                    ;
+-----------+-------+----------+--------------------------------------------+
; bin_in[6] ; Input ; Info     ; Stuck at GND                               ;
+-----------+-------+----------+--------------------------------------------+


+---------------------------------------------------------------------------+
; Port Connectivity Checks: "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_0" ;
+-----------+-------+----------+--------------------------------------------+
; Port      ; Type  ; Severity ; Details                                    ;
+-----------+-------+----------+--------------------------------------------+
; bin_in[6] ; Input ; Info     ; Stuck at GND                               ;
+-----------+-------+----------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "L4_klokke_SF:digital_klokke"                                                        ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; ledr ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "Enable_gen:enable_gen_1" ;
+-------------+-------+----------+--------------------+
; Port        ; Type  ; Severity ; Details            ;
+-------------+-------+----------+--------------------+
; velg_enable ; Input ; Info     ; Stuck at GND       ;
+-------------+-------+----------+--------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 95                          ;
; cycloneiii_ff         ; 239                         ;
;     CLR               ; 5                           ;
;     ENA               ; 73                          ;
;     ENA CLR           ; 33                          ;
;     ENA SCLR          ; 32                          ;
;     ENA SLD           ; 5                           ;
;     SCLR              ; 72                          ;
;     plain             ; 19                          ;
; cycloneiii_io_obuf    ; 8                           ;
; cycloneiii_lcell_comb ; 624                         ;
;     arith             ; 210                         ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 186                         ;
;         3 data inputs ; 21                          ;
;     normal            ; 414                         ;
;         0 data inputs ; 10                          ;
;         1 data inputs ; 20                          ;
;         2 data inputs ; 88                          ;
;         3 data inputs ; 71                          ;
;         4 data inputs ; 225                         ;
; cycloneiii_ram_block  ; 8                           ;
;                       ;                             ;
; Max LUT depth         ; 18.20                       ;
; Average LUT depth     ; 6.28                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:02     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Nov 05 22:57:51 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_klokke_SF -c LCD_klokke_SF
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning (12125): Using design file lcd_klokke_sf.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: LCD_klokke_SF-rtl File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 25
    Info (12023): Found entity 1: LCD_klokke_SF File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 6
Info (12127): Elaborating entity "LCD_klokke_SF" for the top level hierarchy
Warning (10873): Using initial value X (don't care) for net "LEDR[16..0]" at lcd_klokke_sf.vhd(21) File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
Warning (12125): Using design file enable_gen.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Enable_gen-rtl File: C:/Dev/ele111/LCD_klokke_SF/enable_gen.vhd Line: 13
    Info (12023): Found entity 1: Enable_gen File: C:/Dev/ele111/LCD_klokke_SF/enable_gen.vhd Line: 5
Info (12128): Elaborating entity "Enable_gen" for hierarchy "Enable_gen:enable_gen_1" File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 118
Warning (12125): Using design file l4_klokke_sf.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: L4_klokke_SF-RTL File: C:/Dev/ele111/LCD_klokke_SF/l4_klokke_sf.vhd Line: 25
    Info (12023): Found entity 1: L4_klokke_SF File: C:/Dev/ele111/LCD_klokke_SF/l4_klokke_sf.vhd Line: 5
Info (12128): Elaborating entity "L4_klokke_SF" for hierarchy "L4_klokke_SF:digital_klokke" File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 126
Warning (10492): VHDL Process Statement warning at l4_klokke_sf.vhd(141): signal "sekund_std" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Dev/ele111/LCD_klokke_SF/l4_klokke_sf.vhd Line: 141
Warning (10492): VHDL Process Statement warning at l4_klokke_sf.vhd(142): signal "minutt_std" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Dev/ele111/LCD_klokke_SF/l4_klokke_sf.vhd Line: 142
Warning (10492): VHDL Process Statement warning at l4_klokke_sf.vhd(143): signal "timer_std" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Dev/ele111/LCD_klokke_SF/l4_klokke_sf.vhd Line: 143
Warning (12125): Using design file bin2bcd.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: bin2bcd-rtl File: C:/Dev/ele111/LCD_klokke_SF/bin2bcd.vhd Line: 12
    Info (12023): Found entity 1: bin2bcd File: C:/Dev/ele111/LCD_klokke_SF/bin2bcd.vhd Line: 5
Info (12128): Elaborating entity "bin2bcd" for hierarchy "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_0" File: C:/Dev/ele111/LCD_klokke_SF/l4_klokke_sf.vhd Line: 87
Warning (12125): Using design file rom_7_seg.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: ROM_7_seg-behavior File: C:/Dev/ele111/LCD_klokke_SF/rom_7_seg.vhd Line: 10
    Info (12023): Found entity 1: ROM_7_seg File: C:/Dev/ele111/LCD_klokke_SF/rom_7_seg.vhd Line: 4
Info (12128): Elaborating entity "ROM_7_seg" for hierarchy "L4_klokke_SF:digital_klokke|ROM_7_seg:dekoder_0" File: C:/Dev/ele111/LCD_klokke_SF/l4_klokke_sf.vhd Line: 105
Warning (12125): Using design file reset_synchronizer.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: Reset_synchronizer-rtl File: C:/Dev/ele111/LCD_klokke_SF/reset_synchronizer.vhd Line: 13
    Info (12023): Found entity 1: Reset_synchronizer File: C:/Dev/ele111/LCD_klokke_SF/reset_synchronizer.vhd Line: 5
Info (12128): Elaborating entity "Reset_synchronizer" for hierarchy "Reset_synchronizer:reset_synkroniseres_2" File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 143
Warning (12125): Using design file lcd_display.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project
    Info (12022): Found design unit 1: LCD_Display-a File: C:/Dev/ele111/LCD_klokke_SF/lcd_display.vhd Line: 51
    Info (12023): Found entity 1: LCD_Display File: C:/Dev/ele111/LCD_klokke_SF/lcd_display.vhd Line: 6
Info (12128): Elaborating entity "LCD_Display" for hierarchy "LCD_Display:lcd" File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 156
Warning (276027): Inferred dual-clock RAM node "memory_rtl_0" from synchronous design logic.  The read-during-write behavior of a dual-clock RAM is undefined and may not match the behavior of the original design.
Info (19000): Inferred 1 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "memory_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 8
        Info (286033): Parameter WIDTHAD_A set to 5
        Info (286033): Parameter NUMWORDS_A set to 32
        Info (286033): Parameter WIDTH_B set to 8
        Info (286033): Parameter WIDTHAD_B set to 5
        Info (286033): Parameter NUMWORDS_B set to 32
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK1
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
Info (278001): Inferred 3 megafunctions from design logic
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_0|Div0" File: C:/Dev/ele111/LCD_klokke_SF/bin2bcd.vhd Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_1|Div0" File: C:/Dev/ele111/LCD_klokke_SF/bin2bcd.vhd Line: 21
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_2|Div0" File: C:/Dev/ele111/LCD_klokke_SF/bin2bcd.vhd Line: 21
Info (12130): Elaborated megafunction instantiation "altsyncram:memory_rtl_0"
Info (12133): Instantiated megafunction "altsyncram:memory_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "8"
    Info (12134): Parameter "WIDTHAD_A" = "5"
    Info (12134): Parameter "NUMWORDS_A" = "32"
    Info (12134): Parameter "WIDTH_B" = "8"
    Info (12134): Parameter "WIDTHAD_B" = "5"
    Info (12134): Parameter "NUMWORDS_B" = "32"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_amd1.tdf
    Info (12023): Found entity 1: altsyncram_amd1 File: C:/Dev/ele111/LCD_klokke_SF/db/altsyncram_amd1.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_0|lpm_divide:Div0" File: C:/Dev/ele111/LCD_klokke_SF/bin2bcd.vhd Line: 21
Info (12133): Instantiated megafunction "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_0|lpm_divide:Div0" with the following parameter: File: C:/Dev/ele111/LCD_klokke_SF/bin2bcd.vhd Line: 21
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ihm.tdf
    Info (12023): Found entity 1: lpm_divide_ihm File: C:/Dev/ele111/LCD_klokke_SF/db/lpm_divide_ihm.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf
    Info (12023): Found entity 1: sign_div_unsign_akh File: C:/Dev/ele111/LCD_klokke_SF/db/sign_div_unsign_akh.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_84f.tdf
    Info (12023): Found entity 1: alt_u_div_84f File: C:/Dev/ele111/LCD_klokke_SF/db/alt_u_div_84f.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf
    Info (12023): Found entity 1: add_sub_7pc File: C:/Dev/ele111/LCD_klokke_SF/db/add_sub_7pc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf
    Info (12023): Found entity 1: add_sub_8pc File: C:/Dev/ele111/LCD_klokke_SF/db/add_sub_8pc.tdf Line: 22
Info (12130): Elaborated megafunction instantiation "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_2|lpm_divide:Div0" File: C:/Dev/ele111/LCD_klokke_SF/bin2bcd.vhd Line: 21
Info (12133): Instantiated megafunction "L4_klokke_SF:digital_klokke|bin2bcd:bin2bcd_2|lpm_divide:Div0" with the following parameter: File: C:/Dev/ele111/LCD_klokke_SF/bin2bcd.vhd Line: 21
    Info (12134): Parameter "LPM_WIDTHN" = "7"
    Info (12134): Parameter "LPM_WIDTHD" = "4"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (13000): Registers with preset signals will power-up high File: C:/Dev/ele111/LCD_klokke_SF/lcd_display.vhd Line: 45
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 13
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 20
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[10]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[11]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[12]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[13]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[14]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[15]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
    Warning (13410): Pin "LEDR[16]" is stuck at GND File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 21
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 7 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[10]" File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[11]" File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[12]" File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[13]" File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 9
    Warning (15610): No output dependent on input pin "SW[14]" File: C:/Dev/ele111/LCD_klokke_SF/lcd_klokke_sf.vhd Line: 9
Info (21057): Implemented 734 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 23 input pins
    Info (21059): Implemented 64 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 631 logic cells
    Info (21064): Implemented 8 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings
    Info: Peak virtual memory: 4818 megabytes
    Info: Processing ended: Tue Nov 05 22:58:07 2019
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:33


