#--------------------------------------------------------------------------------
#-- Company:        IRFU / CEA Saclay
#-- Engineers:      
#-- 
#-- Project Name:   Clas12 Micromegas Vertex Tracker
#-- Design Name:    Clas12 MVT online software
#--
#-- Module Name:    Mvt.cfg
#-- Description:    Sample MVT configuration file
#--
#-- Target Devices: ASCII file
#-- Tool versions:  To be read by the MVT online software
#-- 
#-- Create Date:    0.0 2014/09/12 IM
#-- Revision:       
#--                     
#--
#-- Comments:
# Format
# Configuration entries are organised in lines
# # - is comment line
# * - is wildcard, "Feu *", means all FEUs; "Dream *" means all Dreams 
#--------------------------------------------------------------------------------

MVT_CRATE mvt1

#######################################
# Global System parameters
#######################################
# Possible RunModes: Standalone, Clas12
# In the Standalone mode clock, trigger and sync commands come from TI
# In the Clas12 mode clock, trigger and sync commands come from Trigger Supervisor
MVT_Sys Name           Mvt
MVT_Sys RunMode        Standalone
MVT_Sys NbOfSmpPerEvt  17 
MVT_Sys NbOfEvtPerBlk   1
MVT_Sys ClkMode        Smp40_Rd40
MVT_Sys SparseSmp       0

# Set to 1000000 for prescale data only

MVT_Sys BlockPrescale   1

# BE Crate configuration
MVT_Bec 1 CrateId 69
# Bec Id Slot SlotNum Dev DevNum BaseAdr_Reg_A24 BaseAdr_FIFO_A32
MVT_Bec 1 Slot 21 Ti  1 0x00A00000 0x08000000 Mblk Undef
MVT_Bec 1 Slot 14 Beu 2 0x00700000 0x0A000000 Mblk First
MVT_Bec 1 Slot 16 Beu 1 0x00800000 0x09000000 Mblk Last
MVT_Bec 1 BaseAdr_A32m_Com 1 0x0B000000 0x12000000


# BEU <-> FEU connections
# Either "-" separated range or space separated decimal values
# Beu-s have 32 channels. "M" means the Feu is masked; "E" means the Feu is emulated in Beu
# MVT Beu Id Slot Feu FeuID-s
# Splitter connections: fib 1-lnk 4; f2-l1, f3-l3, f4-l2
# BEU FRONT PANEL LINK NUMBER    
#                 	   0  1  2  3    4  5  6  7    8   9 10  11
#MVT_Bec 1 Beu x Feu   2  4  3  1    2  4  3  1    2  4  3  1    2 4 3 1    4  2 1  3   4 2 1 3   4 2 1 3    4 2 1 3  
MVT_Bec  1 Beu 2 Feu  56 50 51  M    M  M  M  M   47 49 48  M    M M M M   24 36 M 37   M M M M   M M M M    M M M M    
#MVT_Bec  1 Beu 1 Feu   M 53 45 44    M  M  M  M   43 42  M  M    M M M M   55 52 M 54   M M M M   M M M M    M M M M 
MVT_Bec  1 Beu 1 Feu   M 53 45 44    M  M  M  M   43 42 46  M    M M M M   55 52 M 54   M M M M   M M M M    M M M M 

#MVT_Bec  1 Beu 2 Feu  56 50  M   M    M  M  M  M   M M M  M    M M M M   M M M M    M M M M   M M M M    M M M M
#MVT_Bec  1 Beu 1 Feu  M  53  M  44    M  M  M  M   M M M  M    M M M M   M M M M    M M M M   M M M M    M M M M


#######################################
# TI Specific parameters
#######################################
# Trigger Parameters
# TI TrigTimPar TrigDel TrigWid
# TrgDel = (val + 1)*4ns; Def: (7+1)*4ns 
# TrgWid = (val + 1)*4ns; Def: (7+1)*4ns
MVT_Ti * TrgTimPar 7 7
# Trigger source
# HFBR1 (to be set in Clas12 run mode); Soft; FpInp1; FpInp2, IntCst, IntRnd (to be set in standalone run mode)
MVT_Ti * TrgSrc  FpInp1
MVT_Ti * TrgRate 1
MVT_Ti * TrgPrescale 0
# Trigger rules n Cnt Timebase
# limit number of triggers to n in the  Cnt x Timebase interval
# n - number of triggers from 1 to 4 (0 if no rules)
# Cnt - clock cycles count from 0 to 63
# Timebase - 0 - 16 ns; 1 500 ns
# Trigger rule 1 is overwritten if the NbOfSamples requirement is more stringent
MVT_Ti * TrgRule 1  1 0
MVT_Ti * TrgRule 2  0 0
MVT_Ti * TrgRule 3  0 0
MVT_Ti * TrgRule 4  0 0

# Sync source SynSrc: HFBR1 (to be set in Clas12 run mode); Soft (to be set in standalone run mode)
MVT_Ti * SynSrc Soft
MVT_Ti * SynDel 0
# Clock source: HFBR1 (to be set in Clas12 run mode); Internal (to be set in standalone run mode)
# BusySrc: SwB (to be set in Clas12 run mode); To be understood for standalone run mode
MVT_Ti * BsySrc SwB 
# Data Format: if set to 1 a 32-bit word with 16 Eid and 16 Tstp MSB-s are added; Def: 32-bit Eid & Tstp
MVT_Ti * ExtEidTstp 1
# Trigger inhibit threshold in event blocks
MVT_Ti * TrgInhThr 0 
# Vme parameters: to be understood;

#######################################
# SD Specific parameters
#######################################
# For the moment parameters are empty

#######################################
# Beu Specific parameters
#######################################
# Trigger FIFO occupancy and actions
# Not all actions are clear, to be decided later
MVT_Beu * TrgFifo_Lwm     48
MVT_Beu * TrgFifo_Hwm     54
MVT_Beu * TrgFifo_FullThr 59
MVT_Beu * TrgTstp_Offset    0

#Poissible Busy sources:    Either None (0) or Perm (1) or a logic "OR" of TrgFifo (2), Feu (4), InMem (8)
MVT_Beu * BsySrc          TrgFifo InMem

#Poissible Sync sources:    Soft (0), Ti (1)
MVT_Beu * SynSrc          Ti

#Poissible Trigger sources: Soft (0), Const (1), Ti1 (2), Ti2 (3)
MVT_Beu * TrgSrc          Ti1

# Feu data packet concentration timeout in 8ns cycles
MVT_Beu * TimeOut   10000
# If 1, masks timed-out FEU inputs
MVT_Beu * MaskToInput 0
# if non 0 overwrites default thresholdvalue
MVT_Beu * InMemBusyThr 1000

# Emulation parameters: feu emulator data size (bytes)
# and period of internaly generated trigger in 8 ns clock cycles 
MVT_Beu * EmuDataSize 1
MVT_Beu * TrigRate    153937

#######################################
# FEU Specific parameters
#######################################

#######################################
# Trigger Interface/Generator Config register definitions
#TrigPipeLen | Src | Rate |
#    16-5    | 4-2 | 1-0  |
#-- Src: forced to Tg_Src_Int=0;  
#-- Rate: Does not matter
MVT_Feu * Trig_Conf_TrigPipeLen    1

#######################################
# Main common configuration register
#######################################
#-- Trigger interface clock source
#--   OnBoardClk  = '00' - On-board clock
#--   TrgIfConClk = '01' - Clock from on-board trigger interface connector  
#--   RecClk      = '1x' - Recovered Rocket IO clock
#-- AdcDtp
#--    Forces ADC to output digital data pattern
#-- DataPipeLen
#--    Determins Dummu Dream data pipeline length in Wclk ticks
#--    Example: for 16 µs trigger latency with 48ns sampling clock period
#--    333 clock ticks are needed, hense the 9 bits
#-- Mask
#-- 	a bit per Dream, 1 - masked, 0 - active
#--    Up to 8 Dreams, hense 8 bits
#-- NbOfSamples
#-- 	Current absolute maximum for Dreams is 255 cells / channel, hense 8 bits
#--
#-- |27-26 |  25  |    24-16  |15-8|    7-0    |
#-- |ClkSel|AdcDtp|DataPipeLen|Mask|NbOfSamples|
MVT_Feu * Main_Conf_DreamMask    0x00

#######################################
#-- Adc registers
#-- reg val flag
#-- flag: 0 - set internal register
#-- flag: 1 - set internal register 
#--       and tell ADC to take all
#--       set registers into account
#######################################
MVT_Feu * Adc 0x16 0x00 1

#######################################
# Main Trigger logic register
#######################################
#-- Configuration register for Trigger logic
#-- |    29-24  |    23-18  |    17-12  |    11-0   |
#-- | OvrThersh | OvrWrnHwm | OvrWrnLwm | TimeStamp |
MVT_Feu * Main_Trig_TimeStamp  0
MVT_Feu * Main_Trig_OvrWrnLwm 61
MVT_Feu * Main_Trig_OvrWrnHwm 62
MVT_Feu * Main_Trig_OvrThersh 63
MVT_Feu * Main_Trig_LocThrot   1

#######################################
#-- FEU Run Control Register
#--|   ADC |     |              Algo                       |
#--|DataRdy|FeuId|Rsvd|ZsChkSmp|DrOvh| ZS |ComModSub|PedSub|
#--| 21-16 |15-8 |  7 |  6-4   |  3  |  2 |    1    |  0   |
#######################################
MVT_Feu * Feu_RunCtrl_Pd             1
MVT_Feu * Feu_RunCtrl_CM             1
MVT_Feu * Feu_RunCtrl_ZS             1
MVT_Feu * Feu_RunCtrl_DrOvr          0
MVT_Feu * Feu_RunCtrl_RdDel          0
MVT_Feu * Feu_RunCtrl_ZsChkSmp       4
MVT_Feu * Feu_RunCtrl_CmOffset     256
# Associated parameters
MVT_Feu * Feu_RunCtrl_PdFile         None
MVT_Feu * Feu_RunCtrl_ZsFile         None

# Crate 1
MVT_Feu 50 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_01_ped.prg
MVT_Feu 50 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_01_thr.prg

MVT_Feu 51 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_02_ped.prg
MVT_Feu 51 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_02_thr.prg

MVT_Feu 56 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_03_ped.prg
MVT_Feu 56 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_03_thr.prg

# Crate 2
MVT_Feu 49 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_04_ped.prg
MVT_Feu 49 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_04_thr.prg

MVT_Feu 48 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_05_ped.prg
MVT_Feu 48 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_05_thr.prg

MVT_Feu 47 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_06_ped.prg
MVT_Feu 47 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_06_thr.prg

# Crate 3
MVT_Feu 24 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_07_ped.prg
MVT_Feu 24 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_07_thr.prg

MVT_Feu 37 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_08_ped.prg
MVT_Feu 37 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_08_thr.prg

MVT_Feu 36 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_09_ped.prg
MVT_Feu 36 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_09_thr.prg

# Crate 4
MVT_Feu 53 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_10_ped.prg
MVT_Feu 53 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_10_thr.prg

MVT_Feu 45 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_11_ped.prg
MVT_Feu 45 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_11_thr.prg

MVT_Feu 44 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_12_ped.prg
MVT_Feu 44 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_12_thr.prg

# Crate 5
MVT_Feu 42 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_13_ped.prg
MVT_Feu 42 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_13_thr.prg

MVT_Feu 46 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_14_ped.prg
MVT_Feu 46 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_14_thr.prg

MVT_Feu 43 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_15_ped.prg
MVT_Feu 43 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_15_thr.prg

# Crate 6
MVT_Feu 55 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_16_ped.prg
MVT_Feu 55 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_16_thr.prg

MVT_Feu 54 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_17_ped.prg
MVT_Feu 54 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_17_thr.prg

MVT_Feu 52 Feu_RunCtrl_PdFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_18_ped.prg
MVT_Feu 52 Feu_RunCtrl_ZsFile /usr/clas12/release/0.3/parms/mvt/Feu15Tst_151209_22H20_000_18_thr.prg


#######################################
#-- FEU PreScale Register
#--|Inter Packet  |  Event |
#--|    Delay     |Prescale|
#--|   29 - 12    |  11-0  |
# given in nanoseconds
MVT_Feu * Feu_InterPacket_Delay 30000

#######################################
#-- Communication registers
# UdpChan_MultiPackThr = Eth_MTU - MaxSmpData - 60
# MaxSmpData = 2220 bytes
# Eth_Mtu depends on Eth NIC but is less 8kbytes
# E.g. for MTU 7k th parameter is 4888
#######################################
MVT_Feu * UdpChan_Enable 0
MVT_Feu * UdpChan_MultiPackEnb 0
MVT_Feu * UdpChan_MultiPackThr 0

#######################################
#-- FEU Pulser Register
#--|TestFunc|Rsvd|DacTrigVal| Rsvd|DacBaseVal|
#--|   31   | 30 |  29-16   |15-14|   13-0   |
#######################################
MVT_Feu * Feu_Pulser_DreamTst     0x00
MVT_Feu * Feu_Pulser_PulseWid     16
MVT_Feu * Feu_Pulser_Enable       0

#######################################
# Dream registers
#######################################
MVT_Feu * Dream *  1 0x001F 0xC023 0x0000 0x0000
MVT_Feu * Dream *  2 0x0000 0x0008 0x0000 0x0000
MVT_Feu * Dream *  3 0x0000 0x0000 0x0000 0x0000
MVT_Feu * Dream *  4 0x0000 0x0000 0x0000 0x0000
MVT_Feu * Dream *  6 0xAAAA 0xAAAA 0xAAAA 0xAAAA
MVT_Feu * Dream *  7 0xAAAA 0xAAAA 0xAAAA 0xAAAA
MVT_Feu * Dream *  8 0xFFFF 0xFFFF 0x0000 0x0000
MVT_Feu * Dream *  9 0xFFFF 0xFFFF 0x0000 0x0000
MVT_Feu * Dream * 10 0xFFFF 0xFFFF 0x0000 0x0000
MVT_Feu * Dream * 11 0xFFFF 0xFFFF 0x0000 0x0000
MVT_Feu * Dream * 12 0x002E 0x0000 0x0000 0x0000

MVT_CRATE end
