Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto e47f50019af54d1d939bcc9c82350ca5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L blk_mem_gen_v8_4_3 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot ov7675_simulation_behav xil_defaultlib.ov7675_simulation xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/new/VGA_test.v" Line 5. Module VGA_test doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/new/ov7675.v" Line 7. Module ov7675_ctrl doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/new/sccb_if.v" Line 2. Module sccb_if doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/ikeno/Documents/VIVADO/OV7675_test/OV7675_test.srcs/new/sccb_rom.v" Line 1. Module sccb_rom doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.VGA_test
Compiling module xil_defaultlib.ov7675_test_VGA_test_0_0
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_axi_regs_fwd_v8_4(C_DATA...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="zyn...
Compiling module xil_defaultlib.ov7675_test_blk_mem_gen_0_1
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=36.5,...
Compiling module unisims_ver.BUFG
Compiling module xil_defaultlib.ov7675_test_clk_wiz_0_0_clk_wiz
Compiling module xil_defaultlib.ov7675_test_clk_wiz_0_0
Compiling module xil_defaultlib.ov7675_ctrl
Compiling module xil_defaultlib.ov7675_test_ov7675_ctrl_0_0
Compiling module xil_defaultlib.sccb_rom
Compiling module xil_defaultlib.sccb_if
Compiling module xil_defaultlib.ov7675_test_sccb_if_0_0
Compiling module xil_defaultlib.ov7675_test
Compiling module xil_defaultlib.ov7675_test_wrapper
Compiling module xil_defaultlib.ov7675_simulation
Compiling module xil_defaultlib.glbl
Built simulation snapshot ov7675_simulation_behav
