// Seed: 3637598000
module module_0 (
    output tri  id_0,
    input  wire id_1,
    output wire id_2
);
  wire id_4;
  ;
endmodule
module module_1 (
    output tri0  id_0,
    input  uwire id_1,
    input  tri0  id_2,
    output tri   id_3,
    output wire  id_4,
    output logic id_5,
    input  tri   id_6,
    output wire  id_7
);
  initial begin : LABEL_0
    if (1'b0 * 1'b0) begin : LABEL_1
      id_5 <= id_1;
    end
  end
  module_0 modCall_1 (
      id_7,
      id_6,
      id_4
  );
  assign modCall_1.id_1 = 0;
  assign id_0 = id_6;
  wire id_9;
  logic [-1 'b0 : 1] id_10;
  ;
endmodule
