

================================================================
== Vitis HLS Report for 'operator_mul_assign_256u_uint_256u_void'
================================================================
* Date:           Mon Aug 23 09:42:15 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        refactor-fpga
* Solution:       refactor (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.217 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       33|  0.210 us|  0.330 us|   21|   33|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- Loop 1     |        3|        3|         1|          -|          -|      4|        no|
        |- Loop 2     |       16|       28|     4 ~ 7|          -|          -|      4|        no|
        | + Loop 2.1  |        1|        4|         2|          1|          1|  0 ~ 3|       yes|
        +-------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 
4 --> 5 
5 --> 6 4 
6 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_word_num_bits_load66 = alloca i32 1"   --->   Operation 7 'alloca' 'p_word_num_bits_load66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_word_num_bits_load_171 = alloca i32 1"   --->   Operation 8 'alloca' 'p_word_num_bits_load_171' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_word_num_bits_load_276 = alloca i32 1"   --->   Operation 9 'alloca' 'p_word_num_bits_load_276' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_0 = alloca i32 1"   --->   Operation 10 'alloca' 'p_word_num_bits_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_0 = alloca i32 1"   --->   Operation 11 'alloca' 'p_word_num_bits_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_0 = alloca i32 1"   --->   Operation 12 'alloca' 'p_word_num_bits_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_0 = alloca i32 1"   --->   Operation 13 'alloca' 'p_word_num_bits_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_read88 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read8" [./intx/intx.hpp:29]   --->   Operation 14 'read' 'p_read88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%p_read77 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read7" [./intx/intx.hpp:29]   --->   Operation 15 'read' 'p_read77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%p_read66 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read6" [./intx/intx.hpp:29]   --->   Operation 16 'read' 'p_read66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p_read45 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %p_read4" [./intx/intx.hpp:29]   --->   Operation 17 'read' 'p_read45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x3_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x3_read" [./intx/intx.hpp:29]   --->   Operation 18 'read' 'x3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x2_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x2_read" [./intx/intx.hpp:29]   --->   Operation 19 'read' 'x2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x12_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x12_read" [./intx/intx.hpp:29]   --->   Operation 20 'read' 'x12_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%x_read_1 = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %x_read" [./intx/intx.hpp:29]   --->   Operation 21 'read' 'x_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%br_ln29 = br void %_ifconv" [./intx/intx.hpp:29]   --->   Operation 22 'br' 'br_ln29' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 1.29>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%phi_ln29 = phi i2 0, void, i2 %add_ln29, void %_ifconv" [./intx/intx.hpp:29]   --->   Operation 23 'phi' 'phi_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.62ns)   --->   "%add_ln29 = add i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 24 'add' 'add_ln29' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_word_num_bits_load = load i64 %p_word_num_bits_load66" [./intx/intx.hpp:29]   --->   Operation 25 'load' 'p_word_num_bits_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%p_word_num_bits_load_3 = load i64 %p_word_num_bits_load_171" [./intx/intx.hpp:29]   --->   Operation 26 'load' 'p_word_num_bits_load_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%p_word_num_bits_load_4 = load i64 %p_word_num_bits_load_276" [./intx/intx.hpp:29]   --->   Operation 27 'load' 'p_word_num_bits_load_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_0_load = load i64 %p_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 28 'load' 'p_word_num_bits_0_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_0_load = load i64 %p_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 29 'load' 'p_word_num_bits_1_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_0_load = load i64 %p_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 30 'load' 'p_word_num_bits_2_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_0_load = load i64 %p_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 31 'load' 'p_word_num_bits_3_0_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.39ns)   --->   "%icmp_ln29_33 = icmp_eq  i2 %phi_ln29, i2 2" [./intx/intx.hpp:29]   --->   Operation 32 'icmp' 'icmp_ln29_33' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_84)   --->   "%select_ln29 = select i1 %icmp_ln29_33, i64 %p_word_num_bits_3_0_load, i64 0" [./intx/intx.hpp:29]   --->   Operation 33 'select' 'select_ln29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.39ns)   --->   "%icmp_ln29_34 = icmp_eq  i2 %phi_ln29, i2 1" [./intx/intx.hpp:29]   --->   Operation 34 'icmp' 'icmp_ln29_34' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_84)   --->   "%select_ln29_83 = select i1 %icmp_ln29_34, i64 %p_word_num_bits_3_0_load, i64 %select_ln29" [./intx/intx.hpp:29]   --->   Operation 35 'select' 'select_ln29_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.39ns)   --->   "%icmp_ln29_35 = icmp_eq  i2 %phi_ln29, i2 0" [./intx/intx.hpp:29]   --->   Operation 36 'icmp' 'icmp_ln29_35' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_84 = select i1 %icmp_ln29_35, i64 %p_word_num_bits_3_0_load, i64 %select_ln29_83" [./intx/intx.hpp:29]   --->   Operation 37 'select' 'select_ln29_84' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_87)   --->   "%select_ln29_85 = select i1 %icmp_ln29_33, i64 0, i64 %p_word_num_bits_2_0_load" [./intx/intx.hpp:29]   --->   Operation 38 'select' 'select_ln29_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_87)   --->   "%select_ln29_86 = select i1 %icmp_ln29_34, i64 %p_word_num_bits_2_0_load, i64 %select_ln29_85" [./intx/intx.hpp:29]   --->   Operation 39 'select' 'select_ln29_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_87 = select i1 %icmp_ln29_35, i64 %p_word_num_bits_2_0_load, i64 %select_ln29_86" [./intx/intx.hpp:29]   --->   Operation 40 'select' 'select_ln29_87' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_89)   --->   "%select_ln29_88 = select i1 %icmp_ln29_34, i64 0, i64 %p_word_num_bits_1_0_load" [./intx/intx.hpp:29]   --->   Operation 41 'select' 'select_ln29_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_89 = select i1 %icmp_ln29_35, i64 %p_word_num_bits_1_0_load, i64 %select_ln29_88" [./intx/intx.hpp:29]   --->   Operation 42 'select' 'select_ln29_89' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.43ns)   --->   "%select_ln29_90 = select i1 %icmp_ln29_35, i64 0, i64 %p_word_num_bits_0_0_load" [./intx/intx.hpp:29]   --->   Operation 43 'select' 'select_ln29_90' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_93)   --->   "%select_ln29_91 = select i1 %icmp_ln29_33, i64 0, i64 %p_word_num_bits_load_4" [./intx/intx.hpp:29]   --->   Operation 44 'select' 'select_ln29_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_93)   --->   "%select_ln29_92 = select i1 %icmp_ln29_34, i64 %p_word_num_bits_load_4, i64 %select_ln29_91" [./intx/intx.hpp:29]   --->   Operation 45 'select' 'select_ln29_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_93 = select i1 %icmp_ln29_35, i64 %p_word_num_bits_load_4, i64 %select_ln29_92" [./intx/intx.hpp:29]   --->   Operation 46 'select' 'select_ln29_93' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_95)   --->   "%select_ln29_94 = select i1 %icmp_ln29_34, i64 0, i64 %p_word_num_bits_load_3" [./intx/intx.hpp:29]   --->   Operation 47 'select' 'select_ln29_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln29_95 = select i1 %icmp_ln29_35, i64 %p_word_num_bits_load_3, i64 %select_ln29_94" [./intx/intx.hpp:29]   --->   Operation 48 'select' 'select_ln29_95' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.43ns)   --->   "%select_ln29_96 = select i1 %icmp_ln29_35, i64 0, i64 %p_word_num_bits_load" [./intx/intx.hpp:29]   --->   Operation 49 'select' 'select_ln29_96' <Predicate = true> <Delay = 0.43> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.39ns)   --->   "%icmp_ln29 = icmp_eq  i2 %phi_ln29, i2 3" [./intx/intx.hpp:29]   --->   Operation 50 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 0.39> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 51 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_84, i64 %p_word_num_bits_3_0" [./intx/intx.hpp:29]   --->   Operation 52 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_87, i64 %p_word_num_bits_2_0" [./intx/intx.hpp:29]   --->   Operation 53 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_89, i64 %p_word_num_bits_1_0" [./intx/intx.hpp:29]   --->   Operation 54 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_90, i64 %p_word_num_bits_0_0" [./intx/intx.hpp:29]   --->   Operation 55 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_93, i64 %p_word_num_bits_load_276" [./intx/intx.hpp:29]   --->   Operation 56 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_95, i64 %p_word_num_bits_load_171" [./intx/intx.hpp:29]   --->   Operation 57 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln29 = store i64 %select_ln29_96, i64 %p_word_num_bits_load66" [./intx/intx.hpp:29]   --->   Operation 58 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln29 = br i1 %icmp_ln29, void %_ifconv, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/intx.hpp:29]   --->   Operation 59 'br' 'br_ln29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%x_0 = alloca i32 1"   --->   Operation 60 'alloca' 'x_0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%x12_0 = alloca i32 1"   --->   Operation 61 'alloca' 'x12_0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%x210_0 = alloca i32 1"   --->   Operation 62 'alloca' 'x210_0' <Predicate = (icmp_ln29)> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.46ns)   --->   "%store_ln400 = store i64 %select_ln29_93, i64 %x210_0" [./intx/intx.hpp:400]   --->   Operation 63 'store' 'store_ln400' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 64 [1/1] (0.46ns)   --->   "%store_ln400 = store i64 %select_ln29_95, i64 %x12_0" [./intx/intx.hpp:400]   --->   Operation 64 'store' 'store_ln400' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 65 [1/1] (0.46ns)   --->   "%store_ln400 = store i64 %select_ln29_96, i64 %x_0" [./intx/intx.hpp:400]   --->   Operation 65 'store' 'store_ln400' <Predicate = (icmp_ln29)> <Delay = 0.46>
ST_2 : Operation 66 [1/1] (0.46ns)   --->   "%br_ln400 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i" [./intx/intx.hpp:400]   --->   Operation 66 'br' 'br_ln400' <Predicate = (icmp_ln29)> <Delay = 0.46>

State 3 <SV = 2> <Delay = 0.71>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_2 = phi i64 %add_ln409_1, void %._crit_edge.i.loopexit, i64 %select_ln29_84, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/intx.hpp:409]   --->   Operation 67 'phi' 'p_word_num_bits_3_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_2 = phi i64 %p_word_num_bits_2_3, void %._crit_edge.i.loopexit, i64 %select_ln29_87, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/int128.hpp:175]   --->   Operation 68 'phi' 'p_word_num_bits_2_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_2 = phi i64 %p_word_num_bits_1_3, void %._crit_edge.i.loopexit, i64 %select_ln29_89, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/int128.hpp:175]   --->   Operation 69 'phi' 'p_word_num_bits_1_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_2 = phi i64 %p_word_num_bits_0_3, void %._crit_edge.i.loopexit, i64 %select_ln29_90, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/int128.hpp:175]   --->   Operation 70 'phi' 'p_word_num_bits_0_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%indvars_iv = phi i3 %add_ln400, void %._crit_edge.i.loopexit, i3 3, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader" [./intx/intx.hpp:400]   --->   Operation 71 'phi' 'indvars_iv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%j = phi i3 %j_2, void %._crit_edge.i.loopexit, i3 0, void %_ZN4intx4uintILj256EEC2Ev.exit.i.preheader"   --->   Operation 72 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.56ns)   --->   "%icmp_ln400 = icmp_eq  i3 %j, i3 4" [./intx/intx.hpp:400]   --->   Operation 73 'icmp' 'icmp_ln400' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%empty_165 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 74 'speclooptripcount' 'empty_165' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.71ns)   --->   "%j_2 = add i3 %j, i3 1" [./intx/intx.hpp:400]   --->   Operation 75 'add' 'j_2' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln400 = br i1 %icmp_ln400, void %.split4, void %_ZN4intxmlILj256EEENS_4uintIXT_EEERKS2_S4_.exit" [./intx/intx.hpp:400]   --->   Operation 76 'br' 'br_ln400' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%empty_166 = trunc i3 %j" [./intx/intx.hpp:400]   --->   Operation 77 'trunc' 'empty_166' <Predicate = (!icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.46ns)   --->   "%br_ln403 = br void" [./intx/intx.hpp:403]   --->   Operation 78 'br' 'br_ln403' <Predicate = (!icmp_ln400)> <Delay = 0.46>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%x_0_load = load i64 %x_0"   --->   Operation 79 'load' 'x_0_load' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%x12_0_load = load i64 %x12_0"   --->   Operation 80 'load' 'x12_0_load' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%x210_0_load = load i64 %x210_0"   --->   Operation 81 'load' 'x210_0_load' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%mrv = insertvalue i256 <undef>, i64 %x_0_load"   --->   Operation 82 'insertvalue' 'mrv' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i256 %mrv, i64 %x12_0_load"   --->   Operation 83 'insertvalue' 'mrv_1' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i256 %mrv_1, i64 %x210_0_load"   --->   Operation 84 'insertvalue' 'mrv_2' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i256 %mrv_2, i64 %p_word_num_bits_3_2" [./intx/intx.hpp:409]   --->   Operation 85 'insertvalue' 'mrv_3' <Predicate = (icmp_ln400)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln409 = ret i256 %mrv_3" [./intx/intx.hpp:409]   --->   Operation 86 'ret' 'ret_ln409' <Predicate = (icmp_ln400)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.01>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%i = phi i2 0, void %.split4, i2 %i_67, void %.split33"   --->   Operation 87 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.62ns)   --->   "%i_67 = add i2 %i, i2 1" [./intx/intx.hpp:403]   --->   Operation 88 'add' 'i_67' <Predicate = true> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%i_98_cast = zext i2 %i" [./intx/intx.hpp:50]   --->   Operation 89 'zext' 'i_98_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.56ns)   --->   "%icmp_ln403 = icmp_eq  i3 %i_98_cast, i3 %indvars_iv" [./intx/intx.hpp:403]   --->   Operation 90 'icmp' 'icmp_ln403' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln403 = br i1 %icmp_ln403, void %.split, void %._crit_edge.i.loopexit" [./intx/intx.hpp:403]   --->   Operation 91 'br' 'br_ln403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.54ns)   --->   "%x_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %x_read_1, i64 %x12_read_1, i64 %x2_read_1, i64 %x3_read_1, i2 %i" [./intx/intx.hpp:405]   --->   Operation 92 'mux' 'x_assign' <Predicate = (!icmp_ln403)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 93 [1/1] (0.54ns)   --->   "%y_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read45, i64 %p_read66, i64 %p_read77, i64 %p_read88, i2 %empty_166" [./intx/intx.hpp:405]   --->   Operation 93 'mux' 'y_assign' <Predicate = (!icmp_ln403)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%zext_ln397 = zext i64 %x_assign" [./intx/int128.hpp:397]   --->   Operation 94 'zext' 'zext_ln397' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%zext_ln397_8 = zext i64 %y_assign" [./intx/int128.hpp:397]   --->   Operation 95 'zext' 'zext_ln397_8' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (5.47ns)   --->   "%mul_ln397 = mul i128 %zext_ln397_8, i128 %zext_ln397" [./intx/int128.hpp:397]   --->   Operation 96 'mul' 'mul_ln397' <Predicate = (!icmp_ln403)> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%trunc_ln107 = trunc i128 %mul_ln397" [./intx/int128.hpp:107]   --->   Operation 97 'trunc' 'trunc_ln107' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%trunc_ln107_2 = partselect i64 @_ssdm_op_PartSelect.i64.i128.i32.i32, i128 %mul_ln397, i32 64, i32 127" [./intx/int128.hpp:107]   --->   Operation 98 'partselect' 'trunc_ln107_2' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.62ns)   --->   "%add_ln48 = add i2 %i, i2 %empty_166" [./intx/intx.hpp:48]   --->   Operation 99 'add' 'add_ln48' <Predicate = (!icmp_ln403)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.39>
ST_5 : Operation 100 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_3 = phi i64 %p_word_num_bits_3_2, void %.split4, i64 %p_word_num_bits_3_4, void %.split33" [./intx/intx.hpp:409]   --->   Operation 100 'phi' 'p_word_num_bits_3_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_3 = phi i64 %p_word_num_bits_2_2, void %.split4, i64 %p_word_num_bits_2_4, void %.split33" [./intx/intx.hpp:29]   --->   Operation 101 'phi' 'p_word_num_bits_2_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_3 = phi i64 %p_word_num_bits_1_2, void %.split4, i64 %p_word_num_bits_1_4, void %.split33" [./intx/intx.hpp:29]   --->   Operation 102 'phi' 'p_word_num_bits_1_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_3 = phi i64 %p_word_num_bits_0_2, void %.split4, i64 %p_word_num_bits_0_4, void %.split33" [./intx/intx.hpp:29]   --->   Operation 103 'phi' 'p_word_num_bits_0_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%y_read_assign_2 = phi i64 0, void %.split4, i64 %k, void %.split33"   --->   Operation 104 'phi' 'y_read_assign_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 105 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%empty_167 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 3, i64 0"   --->   Operation 106 'speclooptripcount' 'empty_167' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.54ns)   --->   "%y_read_assign = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_word_num_bits_0_3, i64 %p_word_num_bits_1_3, i64 %p_word_num_bits_2_3, i64 %p_word_num_bits_3_3, i2 %add_ln48" [./intx/intx.hpp:405]   --->   Operation 107 'mux' 'y_read_assign' <Predicate = (!icmp_ln403)> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 108 [1/1] (1.36ns)   --->   "%add_ln175 = add i64 %trunc_ln107, i64 %y_read_assign" [./intx/int128.hpp:175]   --->   Operation 108 'add' 'add_ln175' <Predicate = (!icmp_ln403)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (1.14ns)   --->   "%icmp_ln176 = icmp_ult  i64 %add_ln175, i64 %trunc_ln107" [./intx/int128.hpp:176]   --->   Operation 109 'icmp' 'icmp_ln176' <Predicate = (!icmp_ln403)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln750 = zext i1 %icmp_ln176" [./intx/intx.hpp:750->./intx/intx.hpp:405]   --->   Operation 110 'zext' 'zext_ln750' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (1.36ns)   --->   "%add_ln175_5 = add i64 %add_ln175, i64 %y_read_assign_2" [./intx/int128.hpp:175]   --->   Operation 111 'add' 'add_ln175_5' <Predicate = (!icmp_ln403)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (1.14ns)   --->   "%icmp_ln176_2 = icmp_ult  i64 %add_ln175_5, i64 %add_ln175" [./intx/int128.hpp:176]   --->   Operation 112 'icmp' 'icmp_ln176_2' <Predicate = (!icmp_ln403)> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i1 %icmp_ln176_2" [./intx/int128.hpp:177]   --->   Operation 113 'zext' 'zext_ln177' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.62ns)   --->   "%add_ln177 = add i2 %zext_ln750, i2 %zext_ln177" [./intx/int128.hpp:177]   --->   Operation 114 'add' 'add_ln177' <Predicate = (!icmp_ln403)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln177_5 = zext i2 %add_ln177" [./intx/int128.hpp:177]   --->   Operation 115 'zext' 'zext_ln177_5' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (1.36ns)   --->   "%k = add i64 %zext_ln177_5, i64 %trunc_ln107_2" [./intx/int128.hpp:177]   --->   Operation 116 'add' 'k' <Predicate = (!icmp_ln403)> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.72ns)   --->   "%switch_ln406 = switch i2 %add_ln48, void %.split33, i2 0, void %.split..split33_crit_edge, i2 1, void %branch5, i2 2, void %branch6" [./intx/intx.hpp:406]   --->   Operation 117 'switch' 'switch_ln406' <Predicate = (!icmp_ln403)> <Delay = 0.72>
ST_5 : Operation 118 [1/1] (0.46ns)   --->   "%store_ln406 = store i64 %add_ln175_5, i64 %x210_0" [./intx/intx.hpp:406]   --->   Operation 118 'store' 'store_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 2)> <Delay = 0.46>
ST_5 : Operation 119 [1/1] (0.46ns)   --->   "%br_ln406 = br void %.split33" [./intx/intx.hpp:406]   --->   Operation 119 'br' 'br_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 2)> <Delay = 0.46>
ST_5 : Operation 120 [1/1] (0.46ns)   --->   "%store_ln406 = store i64 %add_ln175_5, i64 %x12_0" [./intx/intx.hpp:406]   --->   Operation 120 'store' 'store_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 1)> <Delay = 0.46>
ST_5 : Operation 121 [1/1] (0.46ns)   --->   "%br_ln406 = br void %.split33" [./intx/intx.hpp:406]   --->   Operation 121 'br' 'br_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 1)> <Delay = 0.46>
ST_5 : Operation 122 [1/1] (0.46ns)   --->   "%store_ln406 = store i64 %add_ln175_5, i64 %x_0" [./intx/intx.hpp:406]   --->   Operation 122 'store' 'store_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 0)> <Delay = 0.46>
ST_5 : Operation 123 [1/1] (0.46ns)   --->   "%br_ln406 = br void %.split33" [./intx/intx.hpp:406]   --->   Operation 123 'br' 'br_ln406' <Predicate = (!icmp_ln403 & add_ln48 == 0)> <Delay = 0.46>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%p_word_num_bits_3_4 = phi i64 %p_word_num_bits_3_3, void %branch6, i64 %p_word_num_bits_3_3, void %branch5, i64 %p_word_num_bits_3_3, void %.split..split33_crit_edge, i64 %add_ln175_5, void %.split" [./intx/intx.hpp:409]   --->   Operation 124 'phi' 'p_word_num_bits_3_4' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%p_word_num_bits_2_4 = phi i64 %add_ln175_5, void %branch6, i64 %p_word_num_bits_2_3, void %branch5, i64 %p_word_num_bits_2_3, void %.split..split33_crit_edge, i64 %p_word_num_bits_2_3, void %.split" [./intx/int128.hpp:175]   --->   Operation 125 'phi' 'p_word_num_bits_2_4' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%p_word_num_bits_1_4 = phi i64 %p_word_num_bits_1_3, void %branch6, i64 %add_ln175_5, void %branch5, i64 %p_word_num_bits_1_3, void %.split..split33_crit_edge, i64 %p_word_num_bits_1_3, void %.split" [./intx/intx.hpp:29]   --->   Operation 126 'phi' 'p_word_num_bits_1_4' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%p_word_num_bits_0_4 = phi i64 %p_word_num_bits_0_3, void %branch6, i64 %p_word_num_bits_0_3, void %branch5, i64 %add_ln175_5, void %.split..split33_crit_edge, i64 %p_word_num_bits_0_3, void %.split" [./intx/intx.hpp:29]   --->   Operation 127 'phi' 'p_word_num_bits_0_4' <Predicate = (!icmp_ln403)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 128 'br' 'br_ln0' <Predicate = (!icmp_ln403)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.21>
ST_6 : Operation 129 [1/1] (0.71ns)   --->   "%add_ln400 = add i3 %indvars_iv, i3 7" [./intx/intx.hpp:400]   --->   Operation 129 'add' 'add_ln400' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.14ns)   --->   "%xor_ln50 = xor i2 %empty_166, i2 3" [./intx/intx.hpp:50]   --->   Operation 130 'xor' 'xor_ln50' <Predicate = true> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 131 [1/1] (0.54ns)   --->   "%tmp_s = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %x_read_1, i64 %x12_read_1, i64 %x2_read_1, i64 %x3_read_1, i2 %xor_ln50" [./intx/intx.hpp:409]   --->   Operation 131 'mux' 'tmp_s' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.54ns)   --->   "%tmp_21 = mux i64 @_ssdm_op_Mux.ap_auto.4i64.i2, i64 %p_read45, i64 %p_read66, i64 %p_read77, i64 %p_read88, i2 %empty_166" [./intx/intx.hpp:409]   --->   Operation 132 'mux' 'tmp_21' <Predicate = true> <Delay = 0.54> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 133 [1/1] (5.47ns)   --->   "%mul_ln409 = mul i64 %tmp_21, i64 %tmp_s" [./intx/intx.hpp:409]   --->   Operation 133 'mul' 'mul_ln409' <Predicate = true> <Delay = 5.47> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 5.47> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 134 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln409 = add i64 %y_read_assign_2, i64 %p_word_num_bits_3_3" [./intx/intx.hpp:409]   --->   Operation 134 'add' 'add_ln409' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 135 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln409_1 = add i64 %add_ln409, i64 %mul_ln409" [./intx/intx.hpp:409]   --->   Operation 135 'add' 'add_ln409_1' <Predicate = true> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN4intx4uintILj256EEC2Ev.exit.i"   --->   Operation 136 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x12_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x2_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x3_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p_word_num_bits_load66   (alloca           ) [ 0010000]
p_word_num_bits_load_171 (alloca           ) [ 0010000]
p_word_num_bits_load_276 (alloca           ) [ 0010000]
p_word_num_bits_0_0      (alloca           ) [ 0010000]
p_word_num_bits_1_0      (alloca           ) [ 0010000]
p_word_num_bits_2_0      (alloca           ) [ 0010000]
p_word_num_bits_3_0      (alloca           ) [ 0010000]
p_read88                 (read             ) [ 0011111]
p_read77                 (read             ) [ 0011111]
p_read66                 (read             ) [ 0011111]
p_read45                 (read             ) [ 0011111]
x3_read_1                (read             ) [ 0011111]
x2_read_1                (read             ) [ 0011111]
x12_read_1               (read             ) [ 0011111]
x_read_1                 (read             ) [ 0011111]
br_ln29                  (br               ) [ 0110000]
phi_ln29                 (phi              ) [ 0010000]
add_ln29                 (add              ) [ 0110000]
p_word_num_bits_load     (load             ) [ 0000000]
p_word_num_bits_load_3   (load             ) [ 0000000]
p_word_num_bits_load_4   (load             ) [ 0000000]
p_word_num_bits_0_0_load (load             ) [ 0000000]
p_word_num_bits_1_0_load (load             ) [ 0000000]
p_word_num_bits_2_0_load (load             ) [ 0000000]
p_word_num_bits_3_0_load (load             ) [ 0000000]
icmp_ln29_33             (icmp             ) [ 0000000]
select_ln29              (select           ) [ 0000000]
icmp_ln29_34             (icmp             ) [ 0000000]
select_ln29_83           (select           ) [ 0000000]
icmp_ln29_35             (icmp             ) [ 0000000]
select_ln29_84           (select           ) [ 0011111]
select_ln29_85           (select           ) [ 0000000]
select_ln29_86           (select           ) [ 0000000]
select_ln29_87           (select           ) [ 0011111]
select_ln29_88           (select           ) [ 0000000]
select_ln29_89           (select           ) [ 0011111]
select_ln29_90           (select           ) [ 0011111]
select_ln29_91           (select           ) [ 0000000]
select_ln29_92           (select           ) [ 0000000]
select_ln29_93           (select           ) [ 0000000]
select_ln29_94           (select           ) [ 0000000]
select_ln29_95           (select           ) [ 0000000]
select_ln29_96           (select           ) [ 0000000]
icmp_ln29                (icmp             ) [ 0010000]
empty                    (speclooptripcount) [ 0000000]
store_ln29               (store            ) [ 0000000]
store_ln29               (store            ) [ 0000000]
store_ln29               (store            ) [ 0000000]
store_ln29               (store            ) [ 0000000]
store_ln29               (store            ) [ 0000000]
store_ln29               (store            ) [ 0000000]
store_ln29               (store            ) [ 0000000]
br_ln29                  (br               ) [ 0110000]
x_0                      (alloca           ) [ 0011111]
x12_0                    (alloca           ) [ 0011111]
x210_0                   (alloca           ) [ 0011111]
store_ln400              (store            ) [ 0000000]
store_ln400              (store            ) [ 0000000]
store_ln400              (store            ) [ 0000000]
br_ln400                 (br               ) [ 0011111]
p_word_num_bits_3_2      (phi              ) [ 0001110]
p_word_num_bits_2_2      (phi              ) [ 0001110]
p_word_num_bits_1_2      (phi              ) [ 0001110]
p_word_num_bits_0_2      (phi              ) [ 0001110]
indvars_iv               (phi              ) [ 0001111]
j                        (phi              ) [ 0001000]
icmp_ln400               (icmp             ) [ 0001111]
empty_165                (speclooptripcount) [ 0000000]
j_2                      (add              ) [ 0011111]
br_ln400                 (br               ) [ 0000000]
empty_166                (trunc            ) [ 0000111]
br_ln403                 (br               ) [ 0001111]
x_0_load                 (load             ) [ 0000000]
x12_0_load               (load             ) [ 0000000]
x210_0_load              (load             ) [ 0000000]
mrv                      (insertvalue      ) [ 0000000]
mrv_1                    (insertvalue      ) [ 0000000]
mrv_2                    (insertvalue      ) [ 0000000]
mrv_3                    (insertvalue      ) [ 0000000]
ret_ln409                (ret              ) [ 0000000]
i                        (phi              ) [ 0000100]
i_67                     (add              ) [ 0001111]
i_98_cast                (zext             ) [ 0000000]
icmp_ln403               (icmp             ) [ 0001111]
br_ln403                 (br               ) [ 0000000]
x_assign                 (mux              ) [ 0000000]
y_assign                 (mux              ) [ 0000000]
zext_ln397               (zext             ) [ 0000000]
zext_ln397_8             (zext             ) [ 0000000]
mul_ln397                (mul              ) [ 0000000]
trunc_ln107              (trunc            ) [ 0000110]
trunc_ln107_2            (partselect       ) [ 0000110]
add_ln48                 (add              ) [ 0000110]
p_word_num_bits_3_3      (phi              ) [ 0000111]
p_word_num_bits_2_3      (phi              ) [ 0011111]
p_word_num_bits_1_3      (phi              ) [ 0011111]
p_word_num_bits_0_3      (phi              ) [ 0011111]
y_read_assign_2          (phi              ) [ 0000111]
specpipeline_ln0         (specpipeline     ) [ 0000000]
empty_167                (speclooptripcount) [ 0000000]
y_read_assign            (mux              ) [ 0000000]
add_ln175                (add              ) [ 0000000]
icmp_ln176               (icmp             ) [ 0000000]
zext_ln750               (zext             ) [ 0000000]
add_ln175_5              (add              ) [ 0000000]
icmp_ln176_2             (icmp             ) [ 0000000]
zext_ln177               (zext             ) [ 0000000]
add_ln177                (add              ) [ 0000000]
zext_ln177_5             (zext             ) [ 0000000]
k                        (add              ) [ 0001111]
switch_ln406             (switch           ) [ 0000000]
store_ln406              (store            ) [ 0000000]
br_ln406                 (br               ) [ 0000000]
store_ln406              (store            ) [ 0000000]
br_ln406                 (br               ) [ 0000000]
store_ln406              (store            ) [ 0000000]
br_ln406                 (br               ) [ 0000000]
p_word_num_bits_3_4      (phi              ) [ 0001111]
p_word_num_bits_2_4      (phi              ) [ 0001111]
p_word_num_bits_1_4      (phi              ) [ 0001111]
p_word_num_bits_0_4      (phi              ) [ 0001111]
br_ln0                   (br               ) [ 0001111]
add_ln400                (add              ) [ 0011111]
xor_ln50                 (xor              ) [ 0000000]
tmp_s                    (mux              ) [ 0000000]
tmp_21                   (mux              ) [ 0000000]
mul_ln409                (mul              ) [ 0000000]
add_ln409                (add              ) [ 0000000]
add_ln409_1              (add              ) [ 0011111]
br_ln0                   (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x12_read">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x12_read"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="x2_read">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x2_read"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x3_read">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x3_read"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="p_read4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="p_read6">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read6"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="p_read7">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read7"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_read8">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read8"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.4i64.i2"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i64.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="p_word_num_bits_load66_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_load66/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="p_word_num_bits_load_171_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_load_171/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="p_word_num_bits_load_276_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_load_276/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="p_word_num_bits_0_0_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_0_0/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="p_word_num_bits_1_0_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_1_0/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="p_word_num_bits_2_0_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_2_0/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_word_num_bits_3_0_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_word_num_bits_3_0/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_0/2 "/>
</bind>
</comp>

<comp id="96" class="1004" name="x12_0_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x12_0/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="x210_0_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x210_0/2 "/>
</bind>
</comp>

<comp id="104" class="1004" name="p_read88_read_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="64" slack="0"/>
<pin id="106" dir="0" index="1" bw="64" slack="0"/>
<pin id="107" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read88/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="p_read77_read_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="64" slack="0"/>
<pin id="112" dir="0" index="1" bw="64" slack="0"/>
<pin id="113" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read77/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="p_read66_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read66/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="p_read45_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="0" index="1" bw="64" slack="0"/>
<pin id="125" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read45/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="x3_read_1_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x3_read_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="x2_read_1_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="0"/>
<pin id="136" dir="0" index="1" bw="64" slack="0"/>
<pin id="137" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x2_read_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="x12_read_1_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="64" slack="0"/>
<pin id="143" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x12_read_1/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="x_read_1_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="64" slack="0"/>
<pin id="148" dir="0" index="1" bw="64" slack="0"/>
<pin id="149" dir="1" index="2" bw="64" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read_1/1 "/>
</bind>
</comp>

<comp id="152" class="1005" name="phi_ln29_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="2" slack="1"/>
<pin id="154" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln29 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="phi_ln29_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="1"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="2" slack="0"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln29/2 "/>
</bind>
</comp>

<comp id="163" class="1005" name="p_word_num_bits_3_2_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="64" slack="2"/>
<pin id="165" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_word_num_bits_3_2 (phireg) "/>
</bind>
</comp>

<comp id="166" class="1004" name="p_word_num_bits_3_2_phi_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="169" dir="0" index="2" bw="64" slack="1"/>
<pin id="170" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="171" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_3_2/3 "/>
</bind>
</comp>

<comp id="173" class="1005" name="p_word_num_bits_2_2_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="64" slack="2"/>
<pin id="175" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_word_num_bits_2_2 (phireg) "/>
</bind>
</comp>

<comp id="176" class="1004" name="p_word_num_bits_2_2_phi_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="64" slack="1"/>
<pin id="178" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="179" dir="0" index="2" bw="64" slack="1"/>
<pin id="180" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="181" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_2_2/3 "/>
</bind>
</comp>

<comp id="183" class="1005" name="p_word_num_bits_1_2_reg_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="64" slack="2"/>
<pin id="185" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_word_num_bits_1_2 (phireg) "/>
</bind>
</comp>

<comp id="186" class="1004" name="p_word_num_bits_1_2_phi_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="64" slack="1"/>
<pin id="190" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="191" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_1_2/3 "/>
</bind>
</comp>

<comp id="193" class="1005" name="p_word_num_bits_0_2_reg_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="64" slack="2"/>
<pin id="195" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="p_word_num_bits_0_2 (phireg) "/>
</bind>
</comp>

<comp id="196" class="1004" name="p_word_num_bits_0_2_phi_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="64" slack="1"/>
<pin id="198" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="199" dir="0" index="2" bw="64" slack="1"/>
<pin id="200" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="201" dir="1" index="4" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_0_2/3 "/>
</bind>
</comp>

<comp id="203" class="1005" name="indvars_iv_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="3" slack="1"/>
<pin id="205" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="207" class="1004" name="indvars_iv_phi_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="3" slack="1"/>
<pin id="209" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="210" dir="0" index="2" bw="3" slack="1"/>
<pin id="211" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="4" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="215" class="1005" name="j_reg_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="3" slack="1"/>
<pin id="217" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="j_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="3" slack="0"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="226" class="1005" name="i_reg_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="2" slack="1"/>
<pin id="228" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="230" class="1004" name="i_phi_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="1" slack="1"/>
<pin id="232" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="2" slack="0"/>
<pin id="234" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="235" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/4 "/>
</bind>
</comp>

<comp id="237" class="1005" name="p_word_num_bits_3_3_reg_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="64" slack="1"/>
<pin id="239" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_3_3 (phireg) "/>
</bind>
</comp>

<comp id="240" class="1004" name="p_word_num_bits_3_3_phi_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="2"/>
<pin id="242" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="64" slack="0"/>
<pin id="244" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="245" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_3_3/5 "/>
</bind>
</comp>

<comp id="248" class="1005" name="p_word_num_bits_2_3_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="64" slack="1"/>
<pin id="250" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_2_3 (phireg) "/>
</bind>
</comp>

<comp id="252" class="1004" name="p_word_num_bits_2_3_phi_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="2"/>
<pin id="254" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="64" slack="0"/>
<pin id="256" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="257" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_2_3/5 "/>
</bind>
</comp>

<comp id="260" class="1005" name="p_word_num_bits_1_3_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="64" slack="1"/>
<pin id="262" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_1_3 (phireg) "/>
</bind>
</comp>

<comp id="264" class="1004" name="p_word_num_bits_1_3_phi_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="2"/>
<pin id="266" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="64" slack="0"/>
<pin id="268" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="269" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_1_3/5 "/>
</bind>
</comp>

<comp id="272" class="1005" name="p_word_num_bits_0_3_reg_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="64" slack="1"/>
<pin id="274" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_0_3 (phireg) "/>
</bind>
</comp>

<comp id="276" class="1004" name="p_word_num_bits_0_3_phi_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="2"/>
<pin id="278" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="64" slack="0"/>
<pin id="280" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="281" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_0_3/5 "/>
</bind>
</comp>

<comp id="284" class="1005" name="y_read_assign_2_reg_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="64" slack="1"/>
<pin id="286" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="y_read_assign_2 (phireg) "/>
</bind>
</comp>

<comp id="288" class="1004" name="y_read_assign_2_phi_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="1" slack="2"/>
<pin id="290" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="64" slack="0"/>
<pin id="292" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="293" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y_read_assign_2/5 "/>
</bind>
</comp>

<comp id="296" class="1005" name="p_word_num_bits_3_4_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="64" slack="0"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_word_num_bits_3_4 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="p_word_num_bits_3_4_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="64" slack="0"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="64" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="4" bw="64" slack="0"/>
<pin id="306" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="307" dir="0" index="6" bw="64" slack="0"/>
<pin id="308" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="309" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_3_4/5 "/>
</bind>
</comp>

<comp id="314" class="1005" name="p_word_num_bits_2_4_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_word_num_bits_2_4 (phireg) "/>
</bind>
</comp>

<comp id="318" class="1004" name="p_word_num_bits_2_4_phi_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="64" slack="0"/>
<pin id="320" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="64" slack="0"/>
<pin id="322" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="323" dir="0" index="4" bw="64" slack="0"/>
<pin id="324" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="6" bw="64" slack="0"/>
<pin id="326" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_2_4/5 "/>
</bind>
</comp>

<comp id="332" class="1005" name="p_word_num_bits_1_4_reg_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="64" slack="0"/>
<pin id="334" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_word_num_bits_1_4 (phireg) "/>
</bind>
</comp>

<comp id="336" class="1004" name="p_word_num_bits_1_4_phi_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="0"/>
<pin id="338" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="64" slack="0"/>
<pin id="340" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="341" dir="0" index="4" bw="64" slack="0"/>
<pin id="342" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="343" dir="0" index="6" bw="64" slack="0"/>
<pin id="344" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="345" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_1_4/5 "/>
</bind>
</comp>

<comp id="350" class="1005" name="p_word_num_bits_0_4_reg_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="64" slack="0"/>
<pin id="352" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="p_word_num_bits_0_4 (phireg) "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_word_num_bits_0_4_phi_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="64" slack="0"/>
<pin id="356" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="357" dir="0" index="2" bw="64" slack="0"/>
<pin id="358" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="359" dir="0" index="4" bw="64" slack="0"/>
<pin id="360" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="361" dir="0" index="6" bw="64" slack="0"/>
<pin id="362" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="363" dir="1" index="8" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_word_num_bits_0_4/5 "/>
</bind>
</comp>

<comp id="368" class="1004" name="grp_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="64" slack="0"/>
<pin id="370" dir="0" index="1" bw="64" slack="3"/>
<pin id="371" dir="0" index="2" bw="64" slack="3"/>
<pin id="372" dir="0" index="3" bw="64" slack="3"/>
<pin id="373" dir="0" index="4" bw="64" slack="3"/>
<pin id="374" dir="0" index="5" bw="2" slack="1"/>
<pin id="375" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="y_assign/4 tmp_21/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="add_ln29_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="2" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln29/2 "/>
</bind>
</comp>

<comp id="383" class="1004" name="p_word_num_bits_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="64" slack="1"/>
<pin id="385" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_load/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="p_word_num_bits_load_3_load_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="64" slack="1"/>
<pin id="388" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_load_3/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="p_word_num_bits_load_4_load_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="64" slack="1"/>
<pin id="391" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_load_4/2 "/>
</bind>
</comp>

<comp id="392" class="1004" name="p_word_num_bits_0_0_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="1"/>
<pin id="394" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_0_0_load/2 "/>
</bind>
</comp>

<comp id="395" class="1004" name="p_word_num_bits_1_0_load_load_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="1"/>
<pin id="397" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_1_0_load/2 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_word_num_bits_2_0_load_load_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="64" slack="1"/>
<pin id="400" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_2_0_load/2 "/>
</bind>
</comp>

<comp id="401" class="1004" name="p_word_num_bits_3_0_load_load_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_word_num_bits_3_0_load/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="icmp_ln29_33_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="0" index="1" bw="2" slack="0"/>
<pin id="407" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_33/2 "/>
</bind>
</comp>

<comp id="410" class="1004" name="select_ln29_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="1" slack="0"/>
<pin id="412" dir="0" index="1" bw="64" slack="0"/>
<pin id="413" dir="0" index="2" bw="1" slack="0"/>
<pin id="414" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="icmp_ln29_34_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="2" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_34/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="select_ln29_83_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="64" slack="0"/>
<pin id="427" dir="0" index="2" bw="64" slack="0"/>
<pin id="428" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_83/2 "/>
</bind>
</comp>

<comp id="432" class="1004" name="icmp_ln29_35_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="2" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29_35/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="select_ln29_84_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="64" slack="0"/>
<pin id="441" dir="0" index="2" bw="64" slack="0"/>
<pin id="442" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_84/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="select_ln29_85_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="1" slack="0"/>
<pin id="449" dir="0" index="2" bw="64" slack="0"/>
<pin id="450" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_85/2 "/>
</bind>
</comp>

<comp id="454" class="1004" name="select_ln29_86_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="1" slack="0"/>
<pin id="456" dir="0" index="1" bw="64" slack="0"/>
<pin id="457" dir="0" index="2" bw="64" slack="0"/>
<pin id="458" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_86/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln29_87_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="64" slack="0"/>
<pin id="465" dir="0" index="2" bw="64" slack="0"/>
<pin id="466" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_87/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="select_ln29_88_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="0" index="2" bw="64" slack="0"/>
<pin id="474" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_88/2 "/>
</bind>
</comp>

<comp id="478" class="1004" name="select_ln29_89_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="1" slack="0"/>
<pin id="480" dir="0" index="1" bw="64" slack="0"/>
<pin id="481" dir="0" index="2" bw="64" slack="0"/>
<pin id="482" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_89/2 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln29_90_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="0" index="2" bw="64" slack="0"/>
<pin id="490" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_90/2 "/>
</bind>
</comp>

<comp id="494" class="1004" name="select_ln29_91_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="1" slack="0"/>
<pin id="496" dir="0" index="1" bw="1" slack="0"/>
<pin id="497" dir="0" index="2" bw="64" slack="0"/>
<pin id="498" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_91/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="select_ln29_92_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="1" slack="0"/>
<pin id="504" dir="0" index="1" bw="64" slack="0"/>
<pin id="505" dir="0" index="2" bw="64" slack="0"/>
<pin id="506" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_92/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln29_93_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="64" slack="0"/>
<pin id="513" dir="0" index="2" bw="64" slack="0"/>
<pin id="514" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_93/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="select_ln29_94_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="1" slack="0"/>
<pin id="521" dir="0" index="2" bw="64" slack="0"/>
<pin id="522" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_94/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="select_ln29_95_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="64" slack="0"/>
<pin id="529" dir="0" index="2" bw="64" slack="0"/>
<pin id="530" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_95/2 "/>
</bind>
</comp>

<comp id="534" class="1004" name="select_ln29_96_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="1" slack="0"/>
<pin id="536" dir="0" index="1" bw="1" slack="0"/>
<pin id="537" dir="0" index="2" bw="64" slack="0"/>
<pin id="538" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln29_96/2 "/>
</bind>
</comp>

<comp id="542" class="1004" name="icmp_ln29_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="2" slack="0"/>
<pin id="544" dir="0" index="1" bw="1" slack="0"/>
<pin id="545" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="store_ln29_store_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="64" slack="0"/>
<pin id="550" dir="0" index="1" bw="64" slack="1"/>
<pin id="551" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="553" class="1004" name="store_ln29_store_fu_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="64" slack="0"/>
<pin id="555" dir="0" index="1" bw="64" slack="1"/>
<pin id="556" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln29_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="64" slack="0"/>
<pin id="560" dir="0" index="1" bw="64" slack="1"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="563" class="1004" name="store_ln29_store_fu_563">
<pin_list>
<pin id="564" dir="0" index="0" bw="64" slack="0"/>
<pin id="565" dir="0" index="1" bw="64" slack="1"/>
<pin id="566" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="568" class="1004" name="store_ln29_store_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="64" slack="0"/>
<pin id="570" dir="0" index="1" bw="64" slack="1"/>
<pin id="571" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="573" class="1004" name="store_ln29_store_fu_573">
<pin_list>
<pin id="574" dir="0" index="0" bw="64" slack="0"/>
<pin id="575" dir="0" index="1" bw="64" slack="1"/>
<pin id="576" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="578" class="1004" name="store_ln29_store_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="64" slack="0"/>
<pin id="580" dir="0" index="1" bw="64" slack="1"/>
<pin id="581" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln29/2 "/>
</bind>
</comp>

<comp id="583" class="1004" name="store_ln400_store_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="64" slack="0"/>
<pin id="585" dir="0" index="1" bw="64" slack="0"/>
<pin id="586" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/2 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln400_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="64" slack="0"/>
<pin id="590" dir="0" index="1" bw="64" slack="0"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/2 "/>
</bind>
</comp>

<comp id="593" class="1004" name="store_ln400_store_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="64" slack="0"/>
<pin id="595" dir="0" index="1" bw="64" slack="0"/>
<pin id="596" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln400/2 "/>
</bind>
</comp>

<comp id="598" class="1004" name="icmp_ln400_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="3" slack="0"/>
<pin id="600" dir="0" index="1" bw="3" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln400/3 "/>
</bind>
</comp>

<comp id="604" class="1004" name="j_2_fu_604">
<pin_list>
<pin id="605" dir="0" index="0" bw="3" slack="0"/>
<pin id="606" dir="0" index="1" bw="1" slack="0"/>
<pin id="607" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="empty_166_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="3" slack="0"/>
<pin id="612" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_166/3 "/>
</bind>
</comp>

<comp id="614" class="1004" name="x_0_load_load_fu_614">
<pin_list>
<pin id="615" dir="0" index="0" bw="64" slack="1"/>
<pin id="616" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_0_load/3 "/>
</bind>
</comp>

<comp id="617" class="1004" name="x12_0_load_load_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="1"/>
<pin id="619" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x12_0_load/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="x210_0_load_load_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="64" slack="1"/>
<pin id="622" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x210_0_load/3 "/>
</bind>
</comp>

<comp id="623" class="1004" name="mrv_fu_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="256" slack="0"/>
<pin id="625" dir="0" index="1" bw="64" slack="0"/>
<pin id="626" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/3 "/>
</bind>
</comp>

<comp id="629" class="1004" name="mrv_1_fu_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="256" slack="0"/>
<pin id="631" dir="0" index="1" bw="64" slack="0"/>
<pin id="632" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/3 "/>
</bind>
</comp>

<comp id="635" class="1004" name="mrv_2_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="256" slack="0"/>
<pin id="637" dir="0" index="1" bw="64" slack="0"/>
<pin id="638" dir="1" index="2" bw="256" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/3 "/>
</bind>
</comp>

<comp id="641" class="1004" name="mrv_3_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="256" slack="0"/>
<pin id="643" dir="0" index="1" bw="64" slack="0"/>
<pin id="644" dir="1" index="2" bw="256" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/3 "/>
</bind>
</comp>

<comp id="647" class="1004" name="i_67_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="2" slack="0"/>
<pin id="649" dir="0" index="1" bw="1" slack="0"/>
<pin id="650" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_67/4 "/>
</bind>
</comp>

<comp id="653" class="1004" name="i_98_cast_fu_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="2" slack="0"/>
<pin id="655" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_98_cast/4 "/>
</bind>
</comp>

<comp id="657" class="1004" name="icmp_ln403_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="2" slack="0"/>
<pin id="659" dir="0" index="1" bw="3" slack="1"/>
<pin id="660" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln403/4 "/>
</bind>
</comp>

<comp id="663" class="1004" name="x_assign_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="64" slack="0"/>
<pin id="665" dir="0" index="1" bw="64" slack="3"/>
<pin id="666" dir="0" index="2" bw="64" slack="3"/>
<pin id="667" dir="0" index="3" bw="64" slack="3"/>
<pin id="668" dir="0" index="4" bw="64" slack="3"/>
<pin id="669" dir="0" index="5" bw="2" slack="0"/>
<pin id="670" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="x_assign/4 "/>
</bind>
</comp>

<comp id="673" class="1004" name="zext_ln397_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="64" slack="0"/>
<pin id="675" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397/4 "/>
</bind>
</comp>

<comp id="677" class="1004" name="zext_ln397_8_fu_677">
<pin_list>
<pin id="678" dir="0" index="0" bw="64" slack="0"/>
<pin id="679" dir="1" index="1" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln397_8/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="mul_ln397_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="64" slack="0"/>
<pin id="683" dir="0" index="1" bw="64" slack="0"/>
<pin id="684" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln397/4 "/>
</bind>
</comp>

<comp id="687" class="1004" name="trunc_ln107_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="128" slack="0"/>
<pin id="689" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln107/4 "/>
</bind>
</comp>

<comp id="691" class="1004" name="trunc_ln107_2_fu_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="64" slack="0"/>
<pin id="693" dir="0" index="1" bw="128" slack="0"/>
<pin id="694" dir="0" index="2" bw="8" slack="0"/>
<pin id="695" dir="0" index="3" bw="8" slack="0"/>
<pin id="696" dir="1" index="4" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln107_2/4 "/>
</bind>
</comp>

<comp id="701" class="1004" name="add_ln48_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="2" slack="0"/>
<pin id="703" dir="0" index="1" bw="2" slack="1"/>
<pin id="704" dir="1" index="2" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln48/4 "/>
</bind>
</comp>

<comp id="706" class="1004" name="y_read_assign_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="0"/>
<pin id="708" dir="0" index="1" bw="64" slack="0"/>
<pin id="709" dir="0" index="2" bw="64" slack="0"/>
<pin id="710" dir="0" index="3" bw="64" slack="0"/>
<pin id="711" dir="0" index="4" bw="64" slack="0"/>
<pin id="712" dir="0" index="5" bw="2" slack="1"/>
<pin id="713" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="y_read_assign/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="add_ln175_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="64" slack="1"/>
<pin id="721" dir="0" index="1" bw="64" slack="0"/>
<pin id="722" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175/5 "/>
</bind>
</comp>

<comp id="724" class="1004" name="icmp_ln176_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="0"/>
<pin id="726" dir="0" index="1" bw="64" slack="1"/>
<pin id="727" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176/5 "/>
</bind>
</comp>

<comp id="729" class="1004" name="zext_ln750_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="1" slack="0"/>
<pin id="731" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln750/5 "/>
</bind>
</comp>

<comp id="733" class="1004" name="add_ln175_5_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="64" slack="0"/>
<pin id="735" dir="0" index="1" bw="64" slack="0"/>
<pin id="736" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln175_5/5 "/>
</bind>
</comp>

<comp id="743" class="1004" name="icmp_ln176_2_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="0"/>
<pin id="745" dir="0" index="1" bw="64" slack="0"/>
<pin id="746" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln176_2/5 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln177_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="1" slack="0"/>
<pin id="751" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177/5 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln177_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="1" slack="0"/>
<pin id="755" dir="0" index="1" bw="1" slack="0"/>
<pin id="756" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/5 "/>
</bind>
</comp>

<comp id="759" class="1004" name="zext_ln177_5_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="2" slack="0"/>
<pin id="761" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln177_5/5 "/>
</bind>
</comp>

<comp id="763" class="1004" name="k_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="2" slack="0"/>
<pin id="765" dir="0" index="1" bw="64" slack="1"/>
<pin id="766" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k/5 "/>
</bind>
</comp>

<comp id="768" class="1004" name="store_ln406_store_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="64" slack="0"/>
<pin id="770" dir="0" index="1" bw="64" slack="3"/>
<pin id="771" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln406/5 "/>
</bind>
</comp>

<comp id="773" class="1004" name="store_ln406_store_fu_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="64" slack="0"/>
<pin id="775" dir="0" index="1" bw="64" slack="3"/>
<pin id="776" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln406/5 "/>
</bind>
</comp>

<comp id="778" class="1004" name="store_ln406_store_fu_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="64" slack="0"/>
<pin id="780" dir="0" index="1" bw="64" slack="3"/>
<pin id="781" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln406/5 "/>
</bind>
</comp>

<comp id="783" class="1004" name="add_ln400_fu_783">
<pin_list>
<pin id="784" dir="0" index="0" bw="3" slack="3"/>
<pin id="785" dir="0" index="1" bw="1" slack="0"/>
<pin id="786" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln400/6 "/>
</bind>
</comp>

<comp id="789" class="1004" name="xor_ln50_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="2" slack="3"/>
<pin id="791" dir="0" index="1" bw="1" slack="0"/>
<pin id="792" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln50/6 "/>
</bind>
</comp>

<comp id="794" class="1004" name="tmp_s_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="64" slack="0"/>
<pin id="796" dir="0" index="1" bw="64" slack="5"/>
<pin id="797" dir="0" index="2" bw="64" slack="5"/>
<pin id="798" dir="0" index="3" bw="64" slack="5"/>
<pin id="799" dir="0" index="4" bw="64" slack="5"/>
<pin id="800" dir="0" index="5" bw="2" slack="0"/>
<pin id="801" dir="1" index="6" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="804" class="1004" name="mul_ln409_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="64" slack="0"/>
<pin id="806" dir="0" index="1" bw="64" slack="0"/>
<pin id="807" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln409/6 "/>
</bind>
</comp>

<comp id="810" class="1004" name="add_ln409_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="64" slack="1"/>
<pin id="812" dir="0" index="1" bw="64" slack="1"/>
<pin id="813" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln409/6 "/>
</bind>
</comp>

<comp id="816" class="1004" name="add_ln409_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="64" slack="0"/>
<pin id="818" dir="0" index="1" bw="64" slack="0"/>
<pin id="819" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln409_1/6 "/>
</bind>
</comp>

<comp id="822" class="1005" name="p_word_num_bits_load66_reg_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="64" slack="1"/>
<pin id="824" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_load66 "/>
</bind>
</comp>

<comp id="828" class="1005" name="p_word_num_bits_load_171_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="64" slack="1"/>
<pin id="830" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_load_171 "/>
</bind>
</comp>

<comp id="834" class="1005" name="p_word_num_bits_load_276_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="64" slack="1"/>
<pin id="836" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_load_276 "/>
</bind>
</comp>

<comp id="840" class="1005" name="p_word_num_bits_0_0_reg_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="64" slack="1"/>
<pin id="842" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_0_0 "/>
</bind>
</comp>

<comp id="846" class="1005" name="p_word_num_bits_1_0_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="64" slack="1"/>
<pin id="848" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_1_0 "/>
</bind>
</comp>

<comp id="852" class="1005" name="p_word_num_bits_2_0_reg_852">
<pin_list>
<pin id="853" dir="0" index="0" bw="64" slack="1"/>
<pin id="854" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_2_0 "/>
</bind>
</comp>

<comp id="858" class="1005" name="p_word_num_bits_3_0_reg_858">
<pin_list>
<pin id="859" dir="0" index="0" bw="64" slack="1"/>
<pin id="860" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="p_word_num_bits_3_0 "/>
</bind>
</comp>

<comp id="864" class="1005" name="p_read88_reg_864">
<pin_list>
<pin id="865" dir="0" index="0" bw="64" slack="3"/>
<pin id="866" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_read88 "/>
</bind>
</comp>

<comp id="869" class="1005" name="p_read77_reg_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="64" slack="3"/>
<pin id="871" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_read77 "/>
</bind>
</comp>

<comp id="874" class="1005" name="p_read66_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="64" slack="3"/>
<pin id="876" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_read66 "/>
</bind>
</comp>

<comp id="879" class="1005" name="p_read45_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="64" slack="3"/>
<pin id="881" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="p_read45 "/>
</bind>
</comp>

<comp id="884" class="1005" name="x3_read_1_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="64" slack="3"/>
<pin id="886" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="x3_read_1 "/>
</bind>
</comp>

<comp id="890" class="1005" name="x2_read_1_reg_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="64" slack="3"/>
<pin id="892" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="x2_read_1 "/>
</bind>
</comp>

<comp id="896" class="1005" name="x12_read_1_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="64" slack="3"/>
<pin id="898" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="x12_read_1 "/>
</bind>
</comp>

<comp id="902" class="1005" name="x_read_1_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="3"/>
<pin id="904" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="x_read_1 "/>
</bind>
</comp>

<comp id="908" class="1005" name="add_ln29_reg_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="2" slack="0"/>
<pin id="910" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="add_ln29 "/>
</bind>
</comp>

<comp id="913" class="1005" name="select_ln29_84_reg_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="64" slack="1"/>
<pin id="915" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_84 "/>
</bind>
</comp>

<comp id="918" class="1005" name="select_ln29_87_reg_918">
<pin_list>
<pin id="919" dir="0" index="0" bw="64" slack="1"/>
<pin id="920" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_87 "/>
</bind>
</comp>

<comp id="923" class="1005" name="select_ln29_89_reg_923">
<pin_list>
<pin id="924" dir="0" index="0" bw="64" slack="1"/>
<pin id="925" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_89 "/>
</bind>
</comp>

<comp id="928" class="1005" name="select_ln29_90_reg_928">
<pin_list>
<pin id="929" dir="0" index="0" bw="64" slack="1"/>
<pin id="930" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="select_ln29_90 "/>
</bind>
</comp>

<comp id="936" class="1005" name="x_0_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="64" slack="0"/>
<pin id="938" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="x_0 "/>
</bind>
</comp>

<comp id="943" class="1005" name="x12_0_reg_943">
<pin_list>
<pin id="944" dir="0" index="0" bw="64" slack="0"/>
<pin id="945" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="x12_0 "/>
</bind>
</comp>

<comp id="950" class="1005" name="x210_0_reg_950">
<pin_list>
<pin id="951" dir="0" index="0" bw="64" slack="0"/>
<pin id="952" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="x210_0 "/>
</bind>
</comp>

<comp id="957" class="1005" name="icmp_ln400_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="1" slack="1"/>
<pin id="959" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln400 "/>
</bind>
</comp>

<comp id="961" class="1005" name="j_2_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="3" slack="0"/>
<pin id="963" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="966" class="1005" name="empty_166_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="2" slack="1"/>
<pin id="968" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_166 "/>
</bind>
</comp>

<comp id="973" class="1005" name="i_67_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="2" slack="0"/>
<pin id="975" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i_67 "/>
</bind>
</comp>

<comp id="978" class="1005" name="icmp_ln403_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln403 "/>
</bind>
</comp>

<comp id="982" class="1005" name="trunc_ln107_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="64" slack="1"/>
<pin id="984" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107 "/>
</bind>
</comp>

<comp id="988" class="1005" name="trunc_ln107_2_reg_988">
<pin_list>
<pin id="989" dir="0" index="0" bw="64" slack="1"/>
<pin id="990" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln107_2 "/>
</bind>
</comp>

<comp id="993" class="1005" name="add_ln48_reg_993">
<pin_list>
<pin id="994" dir="0" index="0" bw="2" slack="1"/>
<pin id="995" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="add_ln48 "/>
</bind>
</comp>

<comp id="998" class="1005" name="k_reg_998">
<pin_list>
<pin id="999" dir="0" index="0" bw="64" slack="0"/>
<pin id="1000" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="k "/>
</bind>
</comp>

<comp id="1003" class="1005" name="add_ln400_reg_1003">
<pin_list>
<pin id="1004" dir="0" index="0" bw="3" slack="1"/>
<pin id="1005" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="add_ln400 "/>
</bind>
</comp>

<comp id="1008" class="1005" name="add_ln409_1_reg_1008">
<pin_list>
<pin id="1009" dir="0" index="0" bw="64" slack="1"/>
<pin id="1010" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_ln409_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="16" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="16" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="16" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="16" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="83"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="16" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="16" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="16" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="99"><net_src comp="16" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="16" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="109"><net_src comp="14" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="114"><net_src comp="18" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="115"><net_src comp="12" pin="0"/><net_sink comp="110" pin=1"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="10" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="18" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="18" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="155"><net_src comp="20" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="172"><net_src comp="166" pin="4"/><net_sink comp="163" pin=0"/></net>

<net id="182"><net_src comp="176" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="192"><net_src comp="186" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="202"><net_src comp="196" pin="4"/><net_sink comp="193" pin=0"/></net>

<net id="206"><net_src comp="34" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="214"><net_src comp="207" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="218"><net_src comp="36" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="225"><net_src comp="215" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="229"><net_src comp="20" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="236"><net_src comp="226" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="246"><net_src comp="163" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="247"><net_src comp="240" pin="4"/><net_sink comp="237" pin=0"/></net>

<net id="251"><net_src comp="248" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="258"><net_src comp="173" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="252" pin="4"/><net_sink comp="248" pin=0"/></net>

<net id="263"><net_src comp="260" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="270"><net_src comp="183" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="271"><net_src comp="264" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="275"><net_src comp="272" pin="1"/><net_sink comp="196" pin=0"/></net>

<net id="282"><net_src comp="193" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="283"><net_src comp="276" pin="4"/><net_sink comp="272" pin=0"/></net>

<net id="287"><net_src comp="26" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="294"><net_src comp="284" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="288" pin="4"/><net_sink comp="284" pin=0"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="310"><net_src comp="240" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="240" pin="4"/><net_sink comp="300" pin=2"/></net>

<net id="312"><net_src comp="240" pin="4"/><net_sink comp="300" pin=4"/></net>

<net id="313"><net_src comp="300" pin="8"/><net_sink comp="296" pin=0"/></net>

<net id="317"><net_src comp="314" pin="1"/><net_sink comp="252" pin=2"/></net>

<net id="328"><net_src comp="252" pin="4"/><net_sink comp="318" pin=2"/></net>

<net id="329"><net_src comp="252" pin="4"/><net_sink comp="318" pin=4"/></net>

<net id="330"><net_src comp="252" pin="4"/><net_sink comp="318" pin=6"/></net>

<net id="331"><net_src comp="318" pin="8"/><net_sink comp="314" pin=0"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="346"><net_src comp="264" pin="4"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="264" pin="4"/><net_sink comp="336" pin=4"/></net>

<net id="348"><net_src comp="264" pin="4"/><net_sink comp="336" pin=6"/></net>

<net id="349"><net_src comp="336" pin="8"/><net_sink comp="332" pin=0"/></net>

<net id="353"><net_src comp="350" pin="1"/><net_sink comp="276" pin=2"/></net>

<net id="364"><net_src comp="276" pin="4"/><net_sink comp="354" pin=0"/></net>

<net id="365"><net_src comp="276" pin="4"/><net_sink comp="354" pin=2"/></net>

<net id="366"><net_src comp="276" pin="4"/><net_sink comp="354" pin=6"/></net>

<net id="367"><net_src comp="354" pin="8"/><net_sink comp="350" pin=0"/></net>

<net id="376"><net_src comp="44" pin="0"/><net_sink comp="368" pin=0"/></net>

<net id="381"><net_src comp="156" pin="4"/><net_sink comp="377" pin=0"/></net>

<net id="382"><net_src comp="22" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="408"><net_src comp="156" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="24" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="415"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="416"><net_src comp="401" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="417"><net_src comp="26" pin="0"/><net_sink comp="410" pin=2"/></net>

<net id="422"><net_src comp="156" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="22" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="429"><net_src comp="418" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="401" pin="1"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="410" pin="3"/><net_sink comp="424" pin=2"/></net>

<net id="436"><net_src comp="156" pin="4"/><net_sink comp="432" pin=0"/></net>

<net id="437"><net_src comp="20" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="443"><net_src comp="432" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="401" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="424" pin="3"/><net_sink comp="438" pin=2"/></net>

<net id="451"><net_src comp="404" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="26" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="453"><net_src comp="398" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="459"><net_src comp="418" pin="2"/><net_sink comp="454" pin=0"/></net>

<net id="460"><net_src comp="398" pin="1"/><net_sink comp="454" pin=1"/></net>

<net id="461"><net_src comp="446" pin="3"/><net_sink comp="454" pin=2"/></net>

<net id="467"><net_src comp="432" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="398" pin="1"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="454" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="475"><net_src comp="418" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="476"><net_src comp="26" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="477"><net_src comp="395" pin="1"/><net_sink comp="470" pin=2"/></net>

<net id="483"><net_src comp="432" pin="2"/><net_sink comp="478" pin=0"/></net>

<net id="484"><net_src comp="395" pin="1"/><net_sink comp="478" pin=1"/></net>

<net id="485"><net_src comp="470" pin="3"/><net_sink comp="478" pin=2"/></net>

<net id="491"><net_src comp="432" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="26" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="493"><net_src comp="392" pin="1"/><net_sink comp="486" pin=2"/></net>

<net id="499"><net_src comp="404" pin="2"/><net_sink comp="494" pin=0"/></net>

<net id="500"><net_src comp="26" pin="0"/><net_sink comp="494" pin=1"/></net>

<net id="501"><net_src comp="389" pin="1"/><net_sink comp="494" pin=2"/></net>

<net id="507"><net_src comp="418" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="389" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="494" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="515"><net_src comp="432" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="389" pin="1"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="502" pin="3"/><net_sink comp="510" pin=2"/></net>

<net id="523"><net_src comp="418" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="524"><net_src comp="26" pin="0"/><net_sink comp="518" pin=1"/></net>

<net id="525"><net_src comp="386" pin="1"/><net_sink comp="518" pin=2"/></net>

<net id="531"><net_src comp="432" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="532"><net_src comp="386" pin="1"/><net_sink comp="526" pin=1"/></net>

<net id="533"><net_src comp="518" pin="3"/><net_sink comp="526" pin=2"/></net>

<net id="539"><net_src comp="432" pin="2"/><net_sink comp="534" pin=0"/></net>

<net id="540"><net_src comp="26" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="541"><net_src comp="383" pin="1"/><net_sink comp="534" pin=2"/></net>

<net id="546"><net_src comp="156" pin="4"/><net_sink comp="542" pin=0"/></net>

<net id="547"><net_src comp="28" pin="0"/><net_sink comp="542" pin=1"/></net>

<net id="552"><net_src comp="438" pin="3"/><net_sink comp="548" pin=0"/></net>

<net id="557"><net_src comp="462" pin="3"/><net_sink comp="553" pin=0"/></net>

<net id="562"><net_src comp="478" pin="3"/><net_sink comp="558" pin=0"/></net>

<net id="567"><net_src comp="486" pin="3"/><net_sink comp="563" pin=0"/></net>

<net id="572"><net_src comp="510" pin="3"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="526" pin="3"/><net_sink comp="573" pin=0"/></net>

<net id="582"><net_src comp="534" pin="3"/><net_sink comp="578" pin=0"/></net>

<net id="587"><net_src comp="510" pin="3"/><net_sink comp="583" pin=0"/></net>

<net id="592"><net_src comp="526" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="597"><net_src comp="534" pin="3"/><net_sink comp="593" pin=0"/></net>

<net id="602"><net_src comp="219" pin="4"/><net_sink comp="598" pin=0"/></net>

<net id="603"><net_src comp="38" pin="0"/><net_sink comp="598" pin=1"/></net>

<net id="608"><net_src comp="219" pin="4"/><net_sink comp="604" pin=0"/></net>

<net id="609"><net_src comp="40" pin="0"/><net_sink comp="604" pin=1"/></net>

<net id="613"><net_src comp="219" pin="4"/><net_sink comp="610" pin=0"/></net>

<net id="627"><net_src comp="42" pin="0"/><net_sink comp="623" pin=0"/></net>

<net id="628"><net_src comp="614" pin="1"/><net_sink comp="623" pin=1"/></net>

<net id="633"><net_src comp="623" pin="2"/><net_sink comp="629" pin=0"/></net>

<net id="634"><net_src comp="617" pin="1"/><net_sink comp="629" pin=1"/></net>

<net id="639"><net_src comp="629" pin="2"/><net_sink comp="635" pin=0"/></net>

<net id="640"><net_src comp="620" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="645"><net_src comp="635" pin="2"/><net_sink comp="641" pin=0"/></net>

<net id="646"><net_src comp="166" pin="4"/><net_sink comp="641" pin=1"/></net>

<net id="651"><net_src comp="230" pin="4"/><net_sink comp="647" pin=0"/></net>

<net id="652"><net_src comp="22" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="656"><net_src comp="230" pin="4"/><net_sink comp="653" pin=0"/></net>

<net id="661"><net_src comp="653" pin="1"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="203" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="671"><net_src comp="44" pin="0"/><net_sink comp="663" pin=0"/></net>

<net id="672"><net_src comp="230" pin="4"/><net_sink comp="663" pin=5"/></net>

<net id="676"><net_src comp="663" pin="6"/><net_sink comp="673" pin=0"/></net>

<net id="680"><net_src comp="368" pin="6"/><net_sink comp="677" pin=0"/></net>

<net id="685"><net_src comp="677" pin="1"/><net_sink comp="681" pin=0"/></net>

<net id="686"><net_src comp="673" pin="1"/><net_sink comp="681" pin=1"/></net>

<net id="690"><net_src comp="681" pin="2"/><net_sink comp="687" pin=0"/></net>

<net id="697"><net_src comp="46" pin="0"/><net_sink comp="691" pin=0"/></net>

<net id="698"><net_src comp="681" pin="2"/><net_sink comp="691" pin=1"/></net>

<net id="699"><net_src comp="48" pin="0"/><net_sink comp="691" pin=2"/></net>

<net id="700"><net_src comp="50" pin="0"/><net_sink comp="691" pin=3"/></net>

<net id="705"><net_src comp="230" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="714"><net_src comp="44" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="715"><net_src comp="276" pin="4"/><net_sink comp="706" pin=1"/></net>

<net id="716"><net_src comp="264" pin="4"/><net_sink comp="706" pin=2"/></net>

<net id="717"><net_src comp="252" pin="4"/><net_sink comp="706" pin=3"/></net>

<net id="718"><net_src comp="240" pin="4"/><net_sink comp="706" pin=4"/></net>

<net id="723"><net_src comp="706" pin="6"/><net_sink comp="719" pin=1"/></net>

<net id="728"><net_src comp="719" pin="2"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="724" pin="2"/><net_sink comp="729" pin=0"/></net>

<net id="737"><net_src comp="719" pin="2"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="288" pin="4"/><net_sink comp="733" pin=1"/></net>

<net id="739"><net_src comp="733" pin="2"/><net_sink comp="300" pin=6"/></net>

<net id="740"><net_src comp="733" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="741"><net_src comp="733" pin="2"/><net_sink comp="336" pin=2"/></net>

<net id="742"><net_src comp="733" pin="2"/><net_sink comp="354" pin=4"/></net>

<net id="747"><net_src comp="733" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="748"><net_src comp="719" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="743" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="757"><net_src comp="729" pin="1"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="749" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="762"><net_src comp="753" pin="2"/><net_sink comp="759" pin=0"/></net>

<net id="767"><net_src comp="759" pin="1"/><net_sink comp="763" pin=0"/></net>

<net id="772"><net_src comp="733" pin="2"/><net_sink comp="768" pin=0"/></net>

<net id="777"><net_src comp="733" pin="2"/><net_sink comp="773" pin=0"/></net>

<net id="782"><net_src comp="733" pin="2"/><net_sink comp="778" pin=0"/></net>

<net id="787"><net_src comp="203" pin="1"/><net_sink comp="783" pin=0"/></net>

<net id="788"><net_src comp="62" pin="0"/><net_sink comp="783" pin=1"/></net>

<net id="793"><net_src comp="28" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="802"><net_src comp="44" pin="0"/><net_sink comp="794" pin=0"/></net>

<net id="803"><net_src comp="789" pin="2"/><net_sink comp="794" pin=5"/></net>

<net id="808"><net_src comp="368" pin="6"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="794" pin="6"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="284" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="237" pin="1"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="810" pin="2"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="804" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="825"><net_src comp="64" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="826"><net_src comp="822" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="827"><net_src comp="822" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="831"><net_src comp="68" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="833"><net_src comp="828" pin="1"/><net_sink comp="573" pin=1"/></net>

<net id="837"><net_src comp="72" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="389" pin=0"/></net>

<net id="839"><net_src comp="834" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="843"><net_src comp="76" pin="1"/><net_sink comp="840" pin=0"/></net>

<net id="844"><net_src comp="840" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="845"><net_src comp="840" pin="1"/><net_sink comp="563" pin=1"/></net>

<net id="849"><net_src comp="80" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="851"><net_src comp="846" pin="1"/><net_sink comp="558" pin=1"/></net>

<net id="855"><net_src comp="84" pin="1"/><net_sink comp="852" pin=0"/></net>

<net id="856"><net_src comp="852" pin="1"/><net_sink comp="398" pin=0"/></net>

<net id="857"><net_src comp="852" pin="1"/><net_sink comp="553" pin=1"/></net>

<net id="861"><net_src comp="88" pin="1"/><net_sink comp="858" pin=0"/></net>

<net id="862"><net_src comp="858" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="863"><net_src comp="858" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="867"><net_src comp="104" pin="2"/><net_sink comp="864" pin=0"/></net>

<net id="868"><net_src comp="864" pin="1"/><net_sink comp="368" pin=4"/></net>

<net id="872"><net_src comp="110" pin="2"/><net_sink comp="869" pin=0"/></net>

<net id="873"><net_src comp="869" pin="1"/><net_sink comp="368" pin=3"/></net>

<net id="877"><net_src comp="116" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="368" pin=2"/></net>

<net id="882"><net_src comp="122" pin="2"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="887"><net_src comp="128" pin="2"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="663" pin=4"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="794" pin=4"/></net>

<net id="893"><net_src comp="134" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="663" pin=3"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="794" pin=3"/></net>

<net id="899"><net_src comp="140" pin="2"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="663" pin=2"/></net>

<net id="901"><net_src comp="896" pin="1"/><net_sink comp="794" pin=2"/></net>

<net id="905"><net_src comp="146" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="663" pin=1"/></net>

<net id="907"><net_src comp="902" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="911"><net_src comp="377" pin="2"/><net_sink comp="908" pin=0"/></net>

<net id="912"><net_src comp="908" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="916"><net_src comp="438" pin="3"/><net_sink comp="913" pin=0"/></net>

<net id="917"><net_src comp="913" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="921"><net_src comp="462" pin="3"/><net_sink comp="918" pin=0"/></net>

<net id="922"><net_src comp="918" pin="1"/><net_sink comp="176" pin=2"/></net>

<net id="926"><net_src comp="478" pin="3"/><net_sink comp="923" pin=0"/></net>

<net id="927"><net_src comp="923" pin="1"/><net_sink comp="186" pin=2"/></net>

<net id="931"><net_src comp="486" pin="3"/><net_sink comp="928" pin=0"/></net>

<net id="932"><net_src comp="928" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="939"><net_src comp="92" pin="1"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="593" pin=1"/></net>

<net id="941"><net_src comp="936" pin="1"/><net_sink comp="614" pin=0"/></net>

<net id="942"><net_src comp="936" pin="1"/><net_sink comp="778" pin=1"/></net>

<net id="946"><net_src comp="96" pin="1"/><net_sink comp="943" pin=0"/></net>

<net id="947"><net_src comp="943" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="948"><net_src comp="943" pin="1"/><net_sink comp="617" pin=0"/></net>

<net id="949"><net_src comp="943" pin="1"/><net_sink comp="773" pin=1"/></net>

<net id="953"><net_src comp="100" pin="1"/><net_sink comp="950" pin=0"/></net>

<net id="954"><net_src comp="950" pin="1"/><net_sink comp="583" pin=1"/></net>

<net id="955"><net_src comp="950" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="956"><net_src comp="950" pin="1"/><net_sink comp="768" pin=1"/></net>

<net id="960"><net_src comp="598" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="964"><net_src comp="604" pin="2"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="969"><net_src comp="610" pin="1"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="368" pin=5"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="701" pin=1"/></net>

<net id="972"><net_src comp="966" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="976"><net_src comp="647" pin="2"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="981"><net_src comp="657" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="687" pin="1"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="987"><net_src comp="982" pin="1"/><net_sink comp="724" pin=1"/></net>

<net id="991"><net_src comp="691" pin="4"/><net_sink comp="988" pin=0"/></net>

<net id="992"><net_src comp="988" pin="1"/><net_sink comp="763" pin=1"/></net>

<net id="996"><net_src comp="701" pin="2"/><net_sink comp="993" pin=0"/></net>

<net id="997"><net_src comp="993" pin="1"/><net_sink comp="706" pin=5"/></net>

<net id="1001"><net_src comp="763" pin="2"/><net_sink comp="998" pin=0"/></net>

<net id="1002"><net_src comp="998" pin="1"/><net_sink comp="288" pin=2"/></net>

<net id="1006"><net_src comp="783" pin="2"/><net_sink comp="1003" pin=0"/></net>

<net id="1007"><net_src comp="1003" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="1011"><net_src comp="816" pin="2"/><net_sink comp="1008" pin=0"/></net>

<net id="1012"><net_src comp="1008" pin="1"/><net_sink comp="166" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator*=<256u, uint<256u>, void> : x_read | {1 }
	Port: operator*=<256u, uint<256u>, void> : x12_read | {1 }
	Port: operator*=<256u, uint<256u>, void> : x2_read | {1 }
	Port: operator*=<256u, uint<256u>, void> : x3_read | {1 }
	Port: operator*=<256u, uint<256u>, void> : p_read4 | {1 }
	Port: operator*=<256u, uint<256u>, void> : p_read6 | {1 }
	Port: operator*=<256u, uint<256u>, void> : p_read7 | {1 }
	Port: operator*=<256u, uint<256u>, void> : p_read8 | {1 }
  - Chain level:
	State 1
	State 2
		add_ln29 : 1
		icmp_ln29_33 : 1
		select_ln29 : 2
		icmp_ln29_34 : 1
		select_ln29_83 : 3
		icmp_ln29_35 : 1
		select_ln29_84 : 4
		select_ln29_85 : 2
		select_ln29_86 : 3
		select_ln29_87 : 4
		select_ln29_88 : 2
		select_ln29_89 : 3
		select_ln29_90 : 2
		select_ln29_91 : 2
		select_ln29_92 : 3
		select_ln29_93 : 4
		select_ln29_94 : 2
		select_ln29_95 : 3
		select_ln29_96 : 2
		icmp_ln29 : 1
		store_ln29 : 5
		store_ln29 : 5
		store_ln29 : 4
		store_ln29 : 3
		store_ln29 : 5
		store_ln29 : 4
		store_ln29 : 3
		br_ln29 : 2
		store_ln400 : 5
		store_ln400 : 4
		store_ln400 : 3
	State 3
		icmp_ln400 : 1
		j_2 : 1
		br_ln400 : 2
		empty_166 : 1
		mrv : 1
		mrv_1 : 2
		mrv_2 : 3
		mrv_3 : 4
		ret_ln409 : 5
	State 4
		i_67 : 1
		i_98_cast : 1
		icmp_ln403 : 2
		br_ln403 : 3
		x_assign : 1
		zext_ln397 : 2
		zext_ln397_8 : 1
		mul_ln397 : 3
		trunc_ln107 : 4
		trunc_ln107_2 : 4
		add_ln48 : 1
	State 5
		y_read_assign : 1
		add_ln175 : 2
		icmp_ln176 : 3
		zext_ln750 : 4
		add_ln175_5 : 3
		icmp_ln176_2 : 4
		zext_ln177 : 5
		add_ln177 : 6
		zext_ln177_5 : 7
		k : 8
		store_ln406 : 4
		store_ln406 : 4
		store_ln406 : 4
		p_word_num_bits_3_4 : 4
		p_word_num_bits_2_4 : 4
		p_word_num_bits_1_4 : 4
		p_word_num_bits_0_4 : 4
	State 6
		mul_ln409 : 1
		add_ln409_1 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln29_fu_410   |    0    |    0    |    64   |
|          |  select_ln29_83_fu_424 |    0    |    0    |    64   |
|          |  select_ln29_84_fu_438 |    0    |    0    |    64   |
|          |  select_ln29_85_fu_446 |    0    |    0    |    64   |
|          |  select_ln29_86_fu_454 |    0    |    0    |    64   |
|          |  select_ln29_87_fu_462 |    0    |    0    |    64   |
|          |  select_ln29_88_fu_470 |    0    |    0    |    64   |
|  select  |  select_ln29_89_fu_478 |    0    |    0    |    64   |
|          |  select_ln29_90_fu_486 |    0    |    0    |    64   |
|          |  select_ln29_91_fu_494 |    0    |    0    |    64   |
|          |  select_ln29_92_fu_502 |    0    |    0    |    64   |
|          |  select_ln29_93_fu_510 |    0    |    0    |    64   |
|          |  select_ln29_94_fu_518 |    0    |    0    |    64   |
|          |  select_ln29_95_fu_526 |    0    |    0    |    64   |
|          |  select_ln29_96_fu_534 |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|
|          |     add_ln29_fu_377    |    0    |    0    |    9    |
|          |       j_2_fu_604       |    0    |    0    |    10   |
|          |       i_67_fu_647      |    0    |    0    |    9    |
|          |     add_ln48_fu_701    |    0    |    0    |    9    |
|          |    add_ln175_fu_719    |    0    |    0    |    71   |
|    add   |   add_ln175_5_fu_733   |    0    |    0    |    71   |
|          |    add_ln177_fu_753    |    0    |    0    |    9    |
|          |        k_fu_763        |    0    |    0    |    71   |
|          |    add_ln400_fu_783    |    0    |    0    |    10   |
|          |    add_ln409_fu_810    |    0    |    0    |    64   |
|          |   add_ln409_1_fu_816   |    0    |    0    |    64   |
|----------|------------------------|---------|---------|---------|
|          |   icmp_ln29_33_fu_404  |    0    |    0    |    8    |
|          |   icmp_ln29_34_fu_418  |    0    |    0    |    8    |
|          |   icmp_ln29_35_fu_432  |    0    |    0    |    8    |
|   icmp   |    icmp_ln29_fu_542    |    0    |    0    |    8    |
|          |    icmp_ln400_fu_598   |    0    |    0    |    8    |
|          |    icmp_ln403_fu_657   |    0    |    0    |    8    |
|          |    icmp_ln176_fu_724   |    0    |    0    |    29   |
|          |   icmp_ln176_2_fu_743  |    0    |    0    |    29   |
|----------|------------------------|---------|---------|---------|
|    mul   |    mul_ln397_fu_681    |    8    |    0    |    45   |
|          |    mul_ln409_fu_804    |    8    |    0    |    45   |
|----------|------------------------|---------|---------|---------|
|          |       grp_fu_368       |    0    |    0    |    20   |
|    mux   |     x_assign_fu_663    |    0    |    0    |    20   |
|          |  y_read_assign_fu_706  |    0    |    0    |    20   |
|          |      tmp_s_fu_794      |    0    |    0    |    20   |
|----------|------------------------|---------|---------|---------|
|    xor   |     xor_ln50_fu_789    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |  p_read88_read_fu_104  |    0    |    0    |    0    |
|          |  p_read77_read_fu_110  |    0    |    0    |    0    |
|          |  p_read66_read_fu_116  |    0    |    0    |    0    |
|   read   |  p_read45_read_fu_122  |    0    |    0    |    0    |
|          |  x3_read_1_read_fu_128 |    0    |    0    |    0    |
|          |  x2_read_1_read_fu_134 |    0    |    0    |    0    |
|          | x12_read_1_read_fu_140 |    0    |    0    |    0    |
|          |  x_read_1_read_fu_146  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   trunc  |    empty_166_fu_610    |    0    |    0    |    0    |
|          |   trunc_ln107_fu_687   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       mrv_fu_623       |    0    |    0    |    0    |
|insertvalue|      mrv_1_fu_629      |    0    |    0    |    0    |
|          |      mrv_2_fu_635      |    0    |    0    |    0    |
|          |      mrv_3_fu_641      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |    i_98_cast_fu_653    |    0    |    0    |    0    |
|          |    zext_ln397_fu_673   |    0    |    0    |    0    |
|   zext   |   zext_ln397_8_fu_677  |    0    |    0    |    0    |
|          |    zext_ln750_fu_729   |    0    |    0    |    0    |
|          |    zext_ln177_fu_749   |    0    |    0    |    0    |
|          |   zext_ln177_5_fu_759  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|partselect|  trunc_ln107_2_fu_691  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    16   |    0    |   1635  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------------+--------+
|                                |   FF   |
+--------------------------------+--------+
|        add_ln29_reg_908        |    2   |
|       add_ln400_reg_1003       |    3   |
|      add_ln409_1_reg_1008      |   64   |
|        add_ln48_reg_993        |    2   |
|        empty_166_reg_966       |    2   |
|          i_67_reg_973          |    2   |
|            i_reg_226           |    2   |
|       icmp_ln400_reg_957       |    1   |
|       icmp_ln403_reg_978       |    1   |
|       indvars_iv_reg_203       |    3   |
|           j_2_reg_961          |    3   |
|            j_reg_215           |    3   |
|            k_reg_998           |   64   |
|        p_read45_reg_879        |   64   |
|        p_read66_reg_874        |   64   |
|        p_read77_reg_869        |   64   |
|        p_read88_reg_864        |   64   |
|   p_word_num_bits_0_0_reg_840  |   64   |
|   p_word_num_bits_0_2_reg_193  |   64   |
|   p_word_num_bits_0_3_reg_272  |   64   |
|   p_word_num_bits_0_4_reg_350  |   64   |
|   p_word_num_bits_1_0_reg_846  |   64   |
|   p_word_num_bits_1_2_reg_183  |   64   |
|   p_word_num_bits_1_3_reg_260  |   64   |
|   p_word_num_bits_1_4_reg_332  |   64   |
|   p_word_num_bits_2_0_reg_852  |   64   |
|   p_word_num_bits_2_2_reg_173  |   64   |
|   p_word_num_bits_2_3_reg_248  |   64   |
|   p_word_num_bits_2_4_reg_314  |   64   |
|   p_word_num_bits_3_0_reg_858  |   64   |
|   p_word_num_bits_3_2_reg_163  |   64   |
|   p_word_num_bits_3_3_reg_237  |   64   |
|   p_word_num_bits_3_4_reg_296  |   64   |
| p_word_num_bits_load66_reg_822 |   64   |
|p_word_num_bits_load_171_reg_828|   64   |
|p_word_num_bits_load_276_reg_834|   64   |
|        phi_ln29_reg_152        |    2   |
|     select_ln29_84_reg_913     |   64   |
|     select_ln29_87_reg_918     |   64   |
|     select_ln29_89_reg_923     |   64   |
|     select_ln29_90_reg_928     |   64   |
|      trunc_ln107_2_reg_988     |   64   |
|       trunc_ln107_reg_982      |   64   |
|          x12_0_reg_943         |   64   |
|       x12_read_1_reg_896       |   64   |
|         x210_0_reg_950         |   64   |
|        x2_read_1_reg_890       |   64   |
|        x3_read_1_reg_884       |   64   |
|           x_0_reg_936          |   64   |
|        x_read_1_reg_902        |   64   |
|     y_read_assign_2_reg_284    |   64   |
+--------------------------------+--------+
|              Total             |  2522  |
+--------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------------|------|------|------|--------||---------||---------|
|           Comp          |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------------|------|------|------|--------||---------||---------|
|    indvars_iv_reg_203   |  p0  |   2  |   3  |    6   ||    9    |
| y_read_assign_2_reg_284 |  p0  |   2  |  64  |   128  ||    9    |
|-------------------------|------|------|------|--------||---------||---------|
|          Total          |      |      |      |   134  ||   0.92  ||    18   |
|-------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   16   |    -   |    0   |  1635  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    0   |    -   |   18   |
|  Register |    -   |    -   |  2522  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   16   |    0   |  2522  |  1653  |
+-----------+--------+--------+--------+--------+
