{
  "questions": [
    {
      "question": "What is the primary contributor to dynamic power consumption in CMOS digital circuits?",
      "options": [
        "Leakage current through transistors in the off-state",
        "Short-circuit current when both PMOS and NMOS transistors are momentarily on during a transition",
        "Power dissipated during transistor switching activity (charging and discharging load capacitances)",
        "Substrate current injection causing parasitic effects",
        "Gate tunneling current through the gate dielectric"
      ],
      "correct": 2
    },
    {
      "question": "In the physical design phase of a digital integrated circuit, what is the primary objective of \"floorplanning\"?",
      "options": [
        "To synthesize the RTL code into a gate-level netlist using a standard cell library.",
        "To place individual standard cells into their precise final locations on the silicon.",
        "To define the overall chip area and arrange major functional blocks (e.g., CPU cores, memory blocks, I/O controllers) to optimize interconnection and area.",
        "To route the power and ground networks across the chip to ensure voltage stability.",
        "To verify the logical correctness of the design using formal methods before simulation."
      ],
      "correct": 2
    },
    {
      "question": "Which architectural technique allows a processor to execute instructions in an order different from their original program sequence, as long as data dependencies are respected, to keep execution units busy and improve performance?",
      "options": [
        "In-Order Pipelining",
        "Vector Processing",
        "Out-of-Order Execution",
        "Fine-Grained Multithreading",
        "Explicitly Parallel Instruction Computing (EPIC)"
      ],
      "correct": 2
    },
    {
      "question": "What phenomenon in integrated circuits primarily refers to the transport of material caused by the gradual movement of metal atoms in a conductor due to the momentum transfer from colliding electrons, leading to potential open or short circuits over time?",
      "options": [
        "Dielectric Breakdown",
        "Hot Carrier Injection (HCI)",
        "Electromigration",
        "Negative Bias Temperature Instability (NBTI)",
        "Gate Induced Drain Leakage (GIDL)"
      ],
      "correct": 2
    },
    {
      "question": "In computer architecture, what is the primary mechanism by which an external event or an internal program condition (like a division by zero) can temporarily suspend the current program execution to allow the CPU to handle the event?",
      "options": [
        "Context Switching",
        "Cache Miss",
        "Pipelining",
        "Interrupt",
        "Data Forwarding"
      ],
      "correct": 3
    }
  ]
}