Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Nov 21 11:48:59 2023
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7k70t-fbv676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  11          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (20)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (27)
5. checking no_input_delay (2)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (20)
-------------------------
 There are 10 register/latch pins with no clock driven by root clock pin: CLK (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_sequential_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: FSM_sequential_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: count_reg[7]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (27)
-------------------------------------------------
 There are 27 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   30          inf        0.000                      0                   30           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            30 Endpoints
Min Delay            30 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            BIST_END
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.808ns  (logic 2.942ns (50.650%)  route 2.866ns (49.350%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 f  count_reg[5]/Q
                         net (fo=3, routed)           0.628     0.897    count_reg[5]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.070     0.967 f  OUT_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.689     1.656    OUT_OBUF_inst_i_4_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I1_O)        0.169     1.825 r  BIST_END_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.549     3.374    BIST_END_OBUF
    U16                  OBUF (Prop_obuf_I_O)         2.434     5.808 r  BIST_END_OBUF_inst/O
                         net (fo=0)                   0.000     5.808    BIST_END
    U16                                                               r  BIST_END (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            OUT
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.569ns  (logic 2.959ns (53.122%)  route 2.611ns (46.878%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  count_reg[5]/Q
                         net (fo=3, routed)           0.628     0.897    count_reg[5]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.070     0.967 r  OUT_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.692     1.659    OUT_OBUF_inst_i_4_n_0
    SLICE_X0Y2           LUT4 (Prop_lut4_I3_O)        0.169     1.828 r  OUT_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.291     3.119    OUT_OBUF
    P18                  OBUF (Prop_obuf_I_O)         2.451     5.569 r  OUT_OBUF_inst/O
                         net (fo=0)                   0.000     5.569    OUT
    P18                                                               r  OUT (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            RUNNING
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.285ns  (logic 2.954ns (55.889%)  route 2.331ns (44.111%))
  Logic Levels:           4  (FDCE=1 LUT4=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  count_reg[5]/Q
                         net (fo=3, routed)           0.628     0.897    count_reg[5]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.070     0.967 r  OUT_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.567     1.534    OUT_OBUF_inst_i_4_n_0
    SLICE_X1Y2           LUT4 (Prop_lut4_I3_O)        0.169     1.703 r  RUNNING_OBUF_inst_i_1/O
                         net (fo=9, routed)           1.137     2.839    RUNNING_OBUF
    R18                  OBUF (Prop_obuf_I_O)         2.446     5.285 r  RUNNING_OBUF_inst/O
                         net (fo=0)                   0.000     5.285    RUNNING
    R18                                                               r  RUNNING (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.222ns  (logic 0.508ns (22.859%)  route 1.714ns (77.141%))
  Logic Levels:           3  (FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  count_reg[5]/Q
                         net (fo=3, routed)           0.628     0.897    count_reg[5]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.070     0.967 r  OUT_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.567     1.534    OUT_OBUF_inst_i_4_n_0
    SLICE_X1Y2           LUT4 (Prop_lut4_I3_O)        0.169     1.703 r  RUNNING_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.520     2.222    RUNNING_OBUF
    SLICE_X1Y3           FDCE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.222ns  (logic 0.508ns (22.859%)  route 1.714ns (77.141%))
  Logic Levels:           3  (FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  count_reg[5]/Q
                         net (fo=3, routed)           0.628     0.897    count_reg[5]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.070     0.967 r  OUT_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.567     1.534    OUT_OBUF_inst_i_4_n_0
    SLICE_X1Y2           LUT4 (Prop_lut4_I3_O)        0.169     1.703 r  RUNNING_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.520     2.222    RUNNING_OBUF
    SLICE_X1Y3           FDCE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.222ns  (logic 0.508ns (22.859%)  route 1.714ns (77.141%))
  Logic Levels:           3  (FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  count_reg[5]/Q
                         net (fo=3, routed)           0.628     0.897    count_reg[5]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.070     0.967 r  OUT_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.567     1.534    OUT_OBUF_inst_i_4_n_0
    SLICE_X1Y2           LUT4 (Prop_lut4_I3_O)        0.169     1.703 r  RUNNING_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.520     2.222    RUNNING_OBUF
    SLICE_X1Y3           FDCE                                         r  count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.222ns  (logic 0.508ns (22.859%)  route 1.714ns (77.141%))
  Logic Levels:           3  (FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  count_reg[5]/Q
                         net (fo=3, routed)           0.628     0.897    count_reg[5]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.070     0.967 r  OUT_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.567     1.534    OUT_OBUF_inst_i_4_n_0
    SLICE_X1Y2           LUT4 (Prop_lut4_I3_O)        0.169     1.703 r  RUNNING_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.520     2.222    RUNNING_OBUF
    SLICE_X1Y3           FDCE                                         r  count_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.079ns  (logic 0.508ns (24.439%)  route 1.571ns (75.561%))
  Logic Levels:           3  (FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  count_reg[5]/Q
                         net (fo=3, routed)           0.628     0.897    count_reg[5]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.070     0.967 r  OUT_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.567     1.534    OUT_OBUF_inst_i_4_n_0
    SLICE_X1Y2           LUT4 (Prop_lut4_I3_O)        0.169     1.703 r  RUNNING_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.376     2.079    RUNNING_OBUF
    SLICE_X0Y3           FDCE                                         r  count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.079ns  (logic 0.508ns (24.439%)  route 1.571ns (75.561%))
  Logic Levels:           3  (FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  count_reg[5]/Q
                         net (fo=3, routed)           0.628     0.897    count_reg[5]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.070     0.967 r  OUT_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.567     1.534    OUT_OBUF_inst_i_4_n_0
    SLICE_X1Y2           LUT4 (Prop_lut4_I3_O)        0.169     1.703 r  RUNNING_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.376     2.079    RUNNING_OBUF
    SLICE_X0Y3           FDCE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.079ns  (logic 0.508ns (24.439%)  route 1.571ns (75.561%))
  Logic Levels:           3  (FDCE=1 LUT4=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[5]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.269     0.269 r  count_reg[5]/Q
                         net (fo=3, routed)           0.628     0.897    count_reg[5]
    SLICE_X1Y3           LUT4 (Prop_lut4_I1_O)        0.070     0.967 r  OUT_OBUF_inst_i_4/O
                         net (fo=5, routed)           0.567     1.534    OUT_OBUF_inst_i_4_n_0
    SLICE_X1Y2           LUT4 (Prop_lut4_I3_O)        0.169     1.703 r  RUNNING_OBUF_inst_i_1/O
                         net (fo=9, routed)           0.376     2.079    RUNNING_OBUF
    SLICE_X0Y3           FDCE                                         r  count_reg[4]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 start_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.213ns  (logic 0.128ns (59.957%)  route 0.085ns (40.043%))
  Logic Levels:           2  (FDPE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDPE                         0.000     0.000 r  start_reg/C
    SLICE_X1Y2           FDPE (Prop_fdpe_C_Q)         0.100     0.100 r  start_reg/Q
                         net (fo=1, routed)           0.085     0.185    start
    SLICE_X0Y2           LUT6 (Prop_lut6_I1_O)        0.028     0.213 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.213    FSM_sequential_state[0]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.215ns  (logic 0.128ns (59.486%)  route 0.087ns (40.514%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE                         0.000     0.000 r  count_reg[2]/C
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[2]/Q
                         net (fo=7, routed)           0.087     0.187    count_reg[2]
    SLICE_X0Y3           LUT6 (Prop_lut6_I3_O)        0.028     0.215 r  count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.215    count0[5]
    SLICE_X0Y3           FDCE                                         r  count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.128ns (50.034%)  route 0.128ns (49.966%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[1]/Q
                         net (fo=8, routed)           0.128     0.228    count_reg[1]
    SLICE_X0Y3           LUT4 (Prop_lut4_I0_O)        0.028     0.256 r  count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.256    count0[3]
    SLICE_X0Y3           FDCE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.258ns  (logic 0.130ns (50.422%)  route 0.128ns (49.578%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE                         0.000     0.000 r  count_reg[1]/C
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[1]/Q
                         net (fo=8, routed)           0.128     0.228    count_reg[1]
    SLICE_X0Y3           LUT5 (Prop_lut5_I2_O)        0.030     0.258 r  count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.258    count0[4]
    SLICE_X0Y3           FDCE                                         r  count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.283ns  (logic 0.128ns (45.189%)  route 0.155ns (54.811%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.100     0.100 r  FSM_sequential_state_reg[0]/Q
                         net (fo=5, routed)           0.155     0.255    state[0]
    SLICE_X0Y2           LUT5 (Prop_lut5_I1_O)        0.028     0.283 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.283    FSM_sequential_state[1]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.296ns  (logic 0.128ns (43.265%)  route 0.168ns (56.735%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[0]/Q
                         net (fo=9, routed)           0.168     0.268    count_reg[0]
    SLICE_X1Y3           LUT2 (Prop_lut2_I0_O)        0.028     0.296 r  count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.296    count0[1]
    SLICE_X1Y3           FDCE                                         r  count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.128ns (43.120%)  route 0.169ns (56.880%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[0]/Q
                         net (fo=9, routed)           0.169     0.269    count_reg[0]
    SLICE_X1Y3           LUT3 (Prop_lut3_I0_O)        0.028     0.297 r  count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.297    count0[2]
    SLICE_X1Y3           FDCE                                         r  count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.128ns (40.046%)  route 0.192ns (59.954%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[6]/Q
                         net (fo=3, routed)           0.192     0.292    count_reg[6]
    SLICE_X1Y3           LUT2 (Prop_lut2_I1_O)        0.028     0.320 r  count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.320    count0[6]
    SLICE_X1Y3           FDCE                                         r  count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.132ns (40.787%)  route 0.192ns (59.213%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y3           FDCE                         0.000     0.000 r  count_reg[6]/C
    SLICE_X1Y3           FDCE (Prop_fdce_C_Q)         0.100     0.100 r  count_reg[6]/Q
                         net (fo=3, routed)           0.192     0.292    count_reg[6]
    SLICE_X1Y3           LUT3 (Prop_lut3_I1_O)        0.032     0.324 r  count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.324    count0[7]
    SLICE_X1Y3           FDCE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.363ns  (logic 0.128ns (35.271%)  route 0.235ns (64.729%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y3           FDCE                         0.000     0.000 r  count_reg[0]/C
    SLICE_X0Y3           FDCE (Prop_fdce_C_Q)         0.100     0.100 f  count_reg[0]/Q
                         net (fo=9, routed)           0.235     0.335    count_reg[0]
    SLICE_X0Y3           LUT1 (Prop_lut1_I0_O)        0.028     0.363 r  count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.363    count[0]_i_1_n_0
    SLICE_X0Y3           FDCE                                         r  count_reg[0]/D
  -------------------------------------------------------------------    -------------------





