// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.299375,HLS_SYN_LAT=7,HLS_SYN_TPT=1,HLS_SYN_MEM=10,HLS_SYN_DSP=39,HLS_SYN_FF=1599,HLS_SYN_LUT=2674,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [191:0] x_V;
output  [11:0] y_0_V;
output   y_0_V_ap_vld;
output  [11:0] y_1_V;
output   y_1_V_ap_vld;
output  [11:0] y_2_V;
output   y_2_V_ap_vld;
output  [11:0] y_3_V;
output   y_3_V_ap_vld;
output  [11:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
wire    ap_block_state7_pp0_stage0_iter6;
wire    ap_block_state8_pp0_stage0_iter7;
reg    ap_block_pp0_stage0_11001;
reg   [191:0] x_V_preg;
reg   [191:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
wire   [9:0] cos_lut_samples_V_address0;
reg    cos_lut_samples_V_ce0;
wire   [4:0] cos_lut_samples_V_q0;
wire   [9:0] cos_lut_samples_V_address1;
reg    cos_lut_samples_V_ce1;
wire   [4:0] cos_lut_samples_V_q1;
wire   [9:0] cos_lut_samples_V_address2;
reg    cos_lut_samples_V_ce2;
wire   [4:0] cos_lut_samples_V_q2;
wire   [9:0] cos_lut_samples_V_address3;
reg    cos_lut_samples_V_ce3;
wire  signed [4:0] cos_lut_samples_V_q3;
wire   [9:0] cos_lut_samples_V_address4;
reg    cos_lut_samples_V_ce4;
wire  signed [4:0] cos_lut_samples_V_q4;
wire   [9:0] cos_lut_samples_V_address5;
reg    cos_lut_samples_V_ce5;
wire   [4:0] cos_lut_samples_V_q5;
wire   [9:0] cos_lut_samples_V_address6;
reg    cos_lut_samples_V_ce6;
wire   [4:0] cos_lut_samples_V_q6;
wire   [9:0] cos_lut_samples_V_address7;
reg    cos_lut_samples_V_ce7;
wire   [4:0] cos_lut_samples_V_q7;
wire   [9:0] cos_lut_samples_V_address8;
reg    cos_lut_samples_V_ce8;
wire   [4:0] cos_lut_samples_V_q8;
wire   [9:0] sin_lut_samples_V_address0;
reg    sin_lut_samples_V_ce0;
wire   [6:0] sin_lut_samples_V_q0;
wire   [9:0] sin_lut_samples_V_address1;
reg    sin_lut_samples_V_ce1;
wire   [6:0] sin_lut_samples_V_q1;
wire   [9:0] sin_lut_samples_V_address2;
reg    sin_lut_samples_V_ce2;
wire   [6:0] sin_lut_samples_V_q2;
wire   [9:0] sin_lut_samples_V_address3;
reg    sin_lut_samples_V_ce3;
wire   [6:0] sin_lut_samples_V_q3;
wire   [9:0] sin_lut_samples_V_address4;
reg    sin_lut_samples_V_ce4;
wire   [6:0] sin_lut_samples_V_q4;
wire   [9:0] sin_lut_samples_V_address5;
reg    sin_lut_samples_V_ce5;
wire  signed [6:0] sin_lut_samples_V_q5;
wire   [9:0] sin_lut_samples_V_address6;
reg    sin_lut_samples_V_ce6;
wire   [6:0] sin_lut_samples_V_q6;
wire   [9:0] sin_lut_samples_V_address7;
reg    sin_lut_samples_V_ce7;
wire   [6:0] sin_lut_samples_V_q7;
wire   [9:0] sin_lut_samples_V_address8;
reg    sin_lut_samples_V_ce8;
wire   [6:0] sin_lut_samples_V_q8;
wire   [9:0] sin_lut_samples_V_address9;
reg    sin_lut_samples_V_ce9;
wire   [6:0] sin_lut_samples_V_q9;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
reg  signed [11:0] p_Val2_12_reg_3080;
reg  signed [11:0] p_Val2_12_reg_3080_pp0_iter1_reg;
reg  signed [11:0] p_Val2_1_reg_3090;
reg  signed [11:0] p_Val2_1_reg_3090_pp0_iter1_reg;
reg  signed [11:0] p_Val2_s_reg_3098;
reg  signed [11:0] p_Val2_s_reg_3098_pp0_iter1_reg;
wire  signed [11:0] p_Val2_5_fu_507_p4;
reg  signed [11:0] p_Val2_5_reg_3111;
reg  signed [11:0] p_Val2_5_reg_3111_pp0_iter1_reg;
wire  signed [17:0] mul_ln1192_fu_2918_p2;
reg  signed [17:0] mul_ln1192_reg_3120;
wire  signed [11:0] p_Val2_22_fu_610_p4;
reg  signed [11:0] p_Val2_22_reg_3130;
reg  signed [11:0] p_Val2_22_reg_3130_pp0_iter1_reg;
wire  signed [12:0] lhs_V_17_fu_620_p1;
reg  signed [12:0] lhs_V_17_reg_3141;
wire  signed [12:0] ret_V_54_fu_715_p2;
reg  signed [12:0] ret_V_54_reg_3156;
reg  signed [12:0] ret_V_54_reg_3156_pp0_iter2_reg;
reg   [11:0] p_Val2_10_reg_3171;
reg   [4:0] p_Val2_17_reg_3176;
reg  signed [4:0] p_Val2_46_reg_3191;
reg  signed [4:0] p_Val2_46_reg_3191_pp0_iter2_reg;
wire  signed [17:0] sext_ln1118_12_fu_1099_p1;
reg  signed [17:0] sext_ln1118_12_reg_3197;
wire  signed [23:0] r_V_18_fu_2932_p2;
reg  signed [23:0] r_V_18_reg_3217;
wire  signed [27:0] r_V_21_fu_2938_p2;
reg  signed [27:0] r_V_21_reg_3223;
reg   [11:0] p_Val2_35_reg_3228;
wire  signed [17:0] mul_ln728_1_fu_2953_p2;
reg  signed [17:0] mul_ln728_1_reg_3233;
wire   [7:0] ret_V_30_fu_1352_p2;
reg   [7:0] ret_V_30_reg_3238;
reg   [11:0] p_Val2_41_reg_3243;
wire  signed [19:0] grp_fu_2968_p3;
reg  signed [19:0] ret_V_35_reg_3248;
reg   [11:0] p_Val2_48_reg_3253;
wire   [14:0] ret_V_6_fu_1476_p2;
reg  signed [14:0] ret_V_6_reg_3258;
wire  signed [15:0] grp_fu_2985_p3;
reg  signed [15:0] ret_V_15_reg_3273;
reg   [6:0] p_Val2_26_reg_3278;
reg  signed [4:0] cos_lut_samples_V_load_4_reg_3283;
reg  signed [4:0] cos_lut_samples_V_load_4_reg_3283_pp0_iter3_reg;
reg   [6:0] sin_lut_samples_V_load_5_reg_3288;
reg   [6:0] sin_lut_samples_V_load_5_reg_3288_pp0_iter3_reg;
reg   [6:0] sin_lut_samples_V_load_5_reg_3288_pp0_iter4_reg;
wire  signed [23:0] r_V_14_fu_3001_p2;
reg  signed [23:0] r_V_14_reg_3298;
wire  signed [18:0] grp_fu_3007_p3;
reg  signed [18:0] ret_V_22_reg_3304;
wire   [23:0] add_ln700_1_fu_1841_p2;
reg   [23:0] add_ln700_1_reg_3309;
wire  signed [47:0] mul_ln700_2_fu_1870_p2;
reg  signed [47:0] mul_ln700_2_reg_3314;
wire   [13:0] r_V_22_fu_1876_p2;
reg   [13:0] r_V_22_reg_3319;
wire  signed [23:0] grp_fu_3015_p3;
reg  signed [23:0] ret_V_58_reg_3329;
reg   [11:0] p_Val2_43_reg_3339;
reg   [11:0] p_Val2_52_reg_3349;
reg   [11:0] p_Val2_54_reg_3354;
wire  signed [23:0] grp_fu_3041_p3;
reg  signed [23:0] add_ln700_reg_3359;
reg   [6:0] sin_lut_samples_V_load_2_reg_3364;
wire  signed [29:0] r_V_7_fu_3049_p2;
reg  signed [29:0] r_V_7_reg_3369;
reg   [6:0] sin_lut_samples_V_load_6_reg_3374;
reg   [6:0] sin_lut_samples_V_load_6_reg_3374_pp0_iter4_reg;
reg   [6:0] sin_lut_samples_V_load_6_reg_3374_pp0_iter5_reg;
(* use_dsp48 = "no" *) wire   [35:0] sub_ln700_fu_2342_p2;
reg   [35:0] sub_ln700_reg_3379;
wire   [47:0] mul_ln700_3_fu_2350_p2;
reg   [47:0] mul_ln700_3_reg_3384;
reg   [6:0] p_Val2_36_reg_3389;
wire  signed [33:0] r_V_24_fu_3062_p2;
reg  signed [33:0] r_V_24_reg_3394;
reg   [4:0] cos_lut_samples_V_load_5_reg_3399;
wire   [5:0] ret_V_39_fu_2455_p2;
reg   [5:0] ret_V_39_reg_3409;
reg   [4:0] cos_lut_samples_V_load_7_reg_3414;
reg   [11:0] trunc_ln_reg_3429;
reg   [11:0] trunc_ln_reg_3429_pp0_iter5_reg;
reg   [11:0] trunc_ln_reg_3429_pp0_iter6_reg;
wire   [34:0] r_V_8_fu_2671_p2;
reg   [34:0] r_V_8_reg_3434;
reg   [11:0] trunc_ln708_4_reg_3439;
reg   [11:0] trunc_ln708_4_reg_3439_pp0_iter5_reg;
reg   [11:0] trunc_ln708_4_reg_3439_pp0_iter6_reg;
wire   [43:0] mul_ln1116_1_fu_2732_p2;
reg   [43:0] mul_ln1116_1_reg_3444;
wire   [9:0] r_V_26_fu_2742_p2;
reg   [9:0] r_V_26_reg_3449;
wire  signed [21:0] r_V_30_fu_3068_p2;
reg  signed [21:0] r_V_30_reg_3454;
reg   [4:0] cos_lut_samples_V_load_8_reg_3459;
reg   [6:0] sin_lut_samples_V_load_9_reg_3464;
wire   [41:0] mul_ln1116_fu_2780_p2;
reg   [41:0] mul_ln1116_reg_3469;
wire   [44:0] r_V_46_fu_2792_p2;
reg   [44:0] r_V_46_reg_3474;
wire  signed [31:0] r_V_34_fu_3074_p2;
reg  signed [31:0] r_V_34_reg_3479;
wire   [13:0] r_V_35_fu_2817_p2;
reg   [13:0] r_V_35_reg_3484;
wire   [43:0] r_V_43_fu_2829_p2;
reg   [43:0] r_V_43_reg_3489;
reg   [6:0] tmp_59_reg_3494;
reg   [6:0] tmp_70_reg_3499;
reg    ap_block_pp0_stage0_subdone;
wire   [63:0] zext_ln57_4_fu_605_p1;
wire   [63:0] zext_ln57_7_fu_700_p1;
wire   [63:0] zext_ln57_fu_805_p1;
wire   [63:0] zext_ln57_1_fu_889_p1;
wire   [63:0] zext_ln57_5_fu_997_p1;
wire   [63:0] zext_ln57_6_fu_1087_p1;
wire   [63:0] zext_ln57_8_fu_1210_p1;
wire   [63:0] zext_ln57_9_fu_1291_p1;
wire   [63:0] zext_ln57_2_fu_1564_p1;
wire   [63:0] zext_ln57_3_fu_1659_p1;
wire   [63:0] zext_ln57_10_fu_1793_p1;
wire   [63:0] zext_ln57_11_fu_1961_p1;
wire   [63:0] zext_ln57_12_fu_2065_p1;
wire   [63:0] zext_ln57_14_fu_2171_p1;
wire   [63:0] zext_ln57_13_fu_2447_p1;
wire   [63:0] zext_ln57_15_fu_2540_p1;
wire   [63:0] zext_ln57_16_fu_2624_p1;
reg    ap_block_pp0_stage0_01001;
wire   [11:0] p_Val2_15_fu_521_p1;
wire  signed [12:0] lhs_V_5_fu_525_p1;
wire   [12:0] ret_V_11_fu_529_p2;
wire   [2:0] tmp_19_fu_543_p4;
wire   [0:0] tmp_20_fu_559_p3;
wire   [10:0] tmp_12_fu_567_p4;
wire  signed [11:0] sext_ln55_8_fu_577_p1;
wire   [11:0] add_ln55_4_fu_581_p2;
wire   [0:0] tmp_17_fu_535_p3;
wire   [0:0] icmp_ln56_4_fu_553_p2;
wire   [0:0] or_ln55_4_fu_591_p2;
wire  signed [12:0] sext_ln55_9_fu_587_p1;
wire   [12:0] select_ln55_4_fu_597_p3;
wire   [12:0] ret_V_16_fu_624_p2;
wire   [2:0] tmp_31_fu_638_p4;
wire   [0:0] tmp_33_fu_654_p3;
wire   [10:0] tmp_21_fu_662_p4;
wire  signed [11:0] sext_ln55_14_fu_672_p1;
wire   [11:0] add_ln55_7_fu_676_p2;
wire   [0:0] tmp_30_fu_630_p3;
wire   [0:0] icmp_ln56_7_fu_648_p2;
wire   [0:0] or_ln55_7_fu_686_p2;
wire  signed [12:0] sext_ln55_15_fu_682_p1;
wire   [12:0] select_ln55_7_fu_692_p3;
wire  signed [12:0] lhs_V_10_fu_709_p1;
wire  signed [12:0] rhs_V_4_fu_712_p1;
wire   [11:0] p_Val2_2_fu_721_p2;
wire  signed [12:0] lhs_V_fu_725_p1;
wire   [12:0] ret_V_2_fu_729_p2;
wire   [2:0] tmp_1_fu_743_p4;
wire   [0:0] tmp_2_fu_759_p3;
wire   [10:0] tmp_3_fu_767_p4;
wire  signed [11:0] sext_ln55_fu_777_p1;
wire   [11:0] add_ln55_fu_781_p2;
wire   [0:0] tmp_fu_735_p3;
wire   [0:0] icmp_ln56_fu_753_p2;
wire   [0:0] or_ln55_fu_791_p2;
wire  signed [12:0] sext_ln55_1_fu_787_p1;
wire   [12:0] select_ln55_fu_797_p3;
wire  signed [12:0] lhs_V_1_fu_810_p1;
wire   [12:0] ret_V_4_fu_813_p2;
wire   [2:0] tmp_5_fu_827_p4;
wire   [0:0] tmp_7_fu_843_p3;
wire   [10:0] tmp_6_fu_851_p4;
wire  signed [11:0] sext_ln55_2_fu_861_p1;
wire   [11:0] add_ln55_1_fu_865_p2;
wire   [0:0] tmp_4_fu_819_p3;
wire   [0:0] icmp_ln56_1_fu_837_p2;
wire   [0:0] or_ln55_1_fu_875_p2;
wire  signed [12:0] sext_ln55_3_fu_871_p1;
wire   [12:0] select_ln55_1_fu_881_p3;
wire  signed [17:0] grp_fu_2924_p3;
(* use_dsp48 = "no" *) wire   [17:0] ret_V_50_fu_898_p2;
wire   [11:0] p_Val2_19_fu_913_p2;
wire  signed [12:0] lhs_V_6_fu_917_p1;
wire   [12:0] ret_V_13_fu_921_p2;
wire   [2:0] tmp_23_fu_935_p4;
wire   [0:0] tmp_25_fu_951_p3;
wire   [10:0] tmp_15_fu_959_p4;
wire  signed [11:0] sext_ln55_10_fu_969_p1;
wire   [11:0] add_ln55_5_fu_973_p2;
wire   [0:0] tmp_22_fu_927_p3;
wire   [0:0] icmp_ln56_5_fu_945_p2;
wire   [0:0] or_ln55_5_fu_983_p2;
wire  signed [12:0] sext_ln55_11_fu_979_p1;
wire   [12:0] select_ln55_5_fu_989_p3;
wire   [11:0] p_Val2_20_fu_1002_p2;
wire  signed [12:0] lhs_V_7_fu_1007_p1;
wire   [12:0] ret_V_14_fu_1011_p2;
wire   [2:0] tmp_27_fu_1025_p4;
wire   [0:0] tmp_28_fu_1041_p3;
wire   [10:0] tmp_18_fu_1049_p4;
wire  signed [11:0] sext_ln55_12_fu_1059_p1;
wire   [11:0] add_ln55_6_fu_1063_p2;
wire   [0:0] tmp_26_fu_1017_p3;
wire   [0:0] icmp_ln56_6_fu_1035_p2;
wire   [0:0] or_ln55_6_fu_1073_p2;
wire  signed [12:0] sext_ln55_13_fu_1069_p1;
wire   [12:0] select_ln55_6_fu_1079_p3;
wire   [16:0] shl_ln1118_3_fu_1092_p3;
wire   [14:0] shl_ln1118_4_fu_1103_p3;
wire  signed [17:0] sext_ln1118_13_fu_1110_p1;
wire   [17:0] r_V_42_fu_1114_p2;
wire   [11:0] p_Val2_24_fu_1120_p4;
wire  signed [12:0] lhs_V_9_fu_1130_p1;
wire   [12:0] ret_V_17_fu_1134_p2;
wire   [2:0] tmp_36_fu_1148_p4;
wire   [0:0] tmp_37_fu_1164_p3;
wire   [10:0] tmp_24_fu_1172_p4;
wire  signed [11:0] sext_ln55_16_fu_1182_p1;
wire   [11:0] add_ln55_8_fu_1186_p2;
wire   [0:0] tmp_34_fu_1140_p3;
wire   [0:0] icmp_ln56_8_fu_1158_p2;
wire   [0:0] or_ln55_8_fu_1196_p2;
wire  signed [12:0] sext_ln55_17_fu_1192_p1;
wire   [12:0] select_ln55_8_fu_1202_p3;
wire   [12:0] ret_V_19_fu_1215_p2;
wire   [2:0] tmp_39_fu_1229_p4;
wire   [0:0] tmp_40_fu_1245_p3;
wire   [10:0] tmp_29_fu_1253_p4;
wire  signed [11:0] sext_ln55_18_fu_1263_p1;
wire   [11:0] add_ln55_9_fu_1267_p2;
wire   [0:0] tmp_38_fu_1221_p3;
wire   [0:0] icmp_ln56_9_fu_1239_p2;
wire   [0:0] or_ln55_9_fu_1277_p2;
wire  signed [12:0] sext_ln55_19_fu_1273_p1;
wire   [12:0] select_ln55_9_fu_1283_p3;
wire  signed [13:0] lhs_V_13_fu_1299_p1;
wire   [13:0] ret_V_24_fu_1303_p2;
wire   [12:0] ret_V_55_fu_1313_p2;
wire  signed [13:0] lhs_V_14_fu_1318_p1;
wire   [13:0] ret_V_26_fu_1322_p2;
wire  signed [17:0] grp_fu_2944_p3;
wire  signed [7:0] sext_ln703_22_fu_1348_p1;
wire  signed [17:0] grp_fu_2959_p3;
wire  signed [17:0] grp_fu_2976_p3;
wire  signed [13:0] shl_ln_fu_1391_p3;
wire  signed [14:0] sext_ln1118_2_fu_1388_p1;
wire  signed [14:0] sext_ln1118_4_fu_1402_p1;
wire  signed [4:0] sext_ln1118_5_fu_1412_p0;
wire  signed [4:0] shl_ln1118_1_fu_1416_p1;
wire  signed [6:0] sext_ln1118_5_fu_1412_p1;
wire   [6:0] shl_ln1118_1_fu_1416_p3;
wire   [6:0] r_V_38_fu_1424_p2;
wire   [14:0] r_V_37_fu_1406_p2;
wire  signed [14:0] sext_ln703_2_fu_1430_p1;
wire  signed [6:0] sext_ln1118_6_fu_1440_p0;
wire  signed [6:0] sext_ln1118_7_fu_1444_p0;
wire  signed [6:0] shl_ln1118_2_fu_1448_p1;
wire   [8:0] shl_ln1118_2_fu_1448_p3;
wire  signed [9:0] sext_ln1118_7_fu_1444_p1;
wire  signed [9:0] sext_ln1118_8_fu_1456_p1;
wire   [9:0] r_V_39_fu_1460_p2;
wire  signed [14:0] sext_ln703_4_fu_1466_p1;
wire   [14:0] ret_V_48_fu_1434_p2;
wire   [14:0] ret_V_49_fu_1470_p2;
wire  signed [12:0] lhs_V_2_fu_1485_p1;
wire   [12:0] ret_V_8_fu_1488_p2;
wire   [2:0] tmp_10_fu_1502_p4;
wire   [0:0] tmp_11_fu_1518_p3;
wire   [10:0] tmp_9_fu_1526_p4;
wire  signed [11:0] sext_ln55_4_fu_1536_p1;
wire   [11:0] add_ln55_2_fu_1540_p2;
wire   [0:0] tmp_8_fu_1494_p3;
wire   [0:0] icmp_ln56_2_fu_1512_p2;
wire   [0:0] or_ln55_2_fu_1550_p2;
wire  signed [12:0] sext_ln55_5_fu_1546_p1;
wire   [12:0] select_ln55_2_fu_1556_p3;
wire   [11:0] sub_ln703_fu_1569_p2;
wire   [11:0] p_Val2_13_fu_1573_p2;
wire  signed [12:0] lhs_V_4_fu_1579_p1;
wire   [12:0] ret_V_9_fu_1583_p2;
wire   [2:0] tmp_14_fu_1597_p4;
wire   [0:0] tmp_16_fu_1613_p3;
wire   [10:0] tmp_s_fu_1621_p4;
wire  signed [11:0] sext_ln55_6_fu_1631_p1;
wire   [11:0] add_ln55_3_fu_1635_p2;
wire   [0:0] tmp_13_fu_1589_p3;
wire   [0:0] icmp_ln56_3_fu_1607_p2;
wire   [0:0] or_ln55_3_fu_1645_p2;
wire  signed [12:0] sext_ln55_7_fu_1641_p1;
wire   [12:0] select_ln55_3_fu_1651_p3;
wire  signed [12:0] r_V_fu_1664_p1;
wire   [12:0] r_V_40_fu_1667_p2;
wire  signed [12:0] sext_ln703_9_fu_1673_p1;
wire   [12:0] ret_V_52_fu_1676_p2;
wire  signed [12:0] ret_V_fu_1682_p2;
wire  signed [12:0] rhs_V_1_fu_1696_p3;
wire   [11:0] p_Val2_27_fu_1708_p2;
wire  signed [12:0] lhs_V_11_fu_1713_p1;
wire   [12:0] ret_V_20_fu_1717_p2;
wire   [2:0] tmp_43_fu_1731_p4;
wire   [0:0] tmp_44_fu_1747_p3;
wire   [10:0] tmp_32_fu_1755_p4;
wire  signed [11:0] sext_ln55_20_fu_1765_p1;
wire   [11:0] add_ln55_10_fu_1769_p2;
wire   [0:0] tmp_41_fu_1723_p3;
wire   [0:0] icmp_ln56_10_fu_1741_p2;
wire   [0:0] or_ln55_10_fu_1779_p2;
wire  signed [12:0] sext_ln55_21_fu_1775_p1;
wire   [12:0] select_ln55_10_fu_1785_p3;
wire  signed [23:0] r_V_11_fu_2993_p2;
wire   [14:0] r_V_44_fu_1803_p2;
wire   [23:0] shl_ln703_fu_1798_p2;
wire   [20:0] rhs_V_3_fu_1809_p3;
wire  signed [17:0] lhs_V_12_fu_1830_p3;
(* use_dsp48 = "no" *) wire   [23:0] sub_ln1192_fu_1817_p2;
wire  signed [23:0] sext_ln1192_2_fu_1822_p1;
wire   [25:0] shl_ln1118_6_fu_1850_p3;
wire  signed [25:0] sext_ln1118_20_fu_1847_p1;
wire   [25:0] r_V_19_fu_1857_p2;
wire  signed [27:0] mul_ln700_2_fu_1870_p0;
wire  signed [25:0] mul_ln700_2_fu_1870_p1;
wire  signed [6:0] r_V_22_fu_1876_p0;
wire  signed [13:0] sext_ln1118_6_fu_1440_p1;
wire  signed [6:0] r_V_22_fu_1876_p1;
wire  signed [12:0] lhs_V_16_fu_1882_p1;
wire   [12:0] ret_V_28_fu_1885_p2;
wire   [2:0] tmp_48_fu_1899_p4;
wire   [0:0] tmp_50_fu_1915_p3;
wire   [10:0] tmp_35_fu_1923_p4;
wire  signed [11:0] sext_ln55_22_fu_1933_p1;
wire   [11:0] add_ln55_11_fu_1937_p2;
wire   [0:0] tmp_47_fu_1891_p3;
wire   [0:0] icmp_ln56_11_fu_1909_p2;
wire   [0:0] or_ln55_11_fu_1947_p2;
wire  signed [12:0] sext_ln55_23_fu_1943_p1;
wire   [12:0] select_ln55_11_fu_1953_p3;
wire  signed [7:0] r_V_23_fu_1969_p0;
wire  signed [15:0] sext_ln1118_25_fu_1966_p1;
wire  signed [7:0] r_V_23_fu_1969_p1;
wire  signed [15:0] r_V_23_fu_1969_p2;
wire  signed [12:0] lhs_V_19_fu_1986_p1;
wire   [12:0] ret_V_34_fu_1989_p2;
wire   [2:0] tmp_53_fu_2003_p4;
wire   [0:0] tmp_54_fu_2019_p3;
wire   [10:0] tmp_42_fu_2027_p4;
wire  signed [11:0] sext_ln55_24_fu_2037_p1;
wire   [11:0] add_ln55_12_fu_2041_p2;
wire   [0:0] tmp_51_fu_1995_p3;
wire   [0:0] icmp_ln56_12_fu_2013_p2;
wire   [0:0] or_ln55_12_fu_2051_p2;
wire  signed [12:0] sext_ln55_25_fu_2047_p1;
wire   [12:0] select_ln55_12_fu_2057_p3;
wire  signed [23:0] grp_fu_3023_p3;
wire  signed [12:0] lhs_V_21_fu_2092_p1;
wire   [12:0] ret_V_41_fu_2095_p2;
wire   [2:0] tmp_62_fu_2109_p4;
wire   [0:0] tmp_63_fu_2125_p3;
wire   [10:0] tmp_49_fu_2133_p4;
wire  signed [11:0] sext_ln55_28_fu_2143_p1;
wire   [11:0] add_ln55_14_fu_2147_p2;
wire   [0:0] tmp_60_fu_2101_p3;
wire   [0:0] icmp_ln56_14_fu_2119_p2;
wire   [0:0] or_ln55_14_fu_2157_p2;
wire  signed [12:0] sext_ln55_29_fu_2153_p1;
wire   [12:0] select_ln55_14_fu_2163_p3;
wire  signed [17:0] sext_ln1118_3_fu_1398_p1;
wire   [16:0] shl_ln1118_7_fu_2181_p3;
wire   [13:0] shl_ln1118_8_fu_2192_p3;
wire  signed [17:0] sext_ln1118_26_fu_2188_p1;
wire  signed [17:0] sext_ln1118_27_fu_2199_p1;
wire   [17:0] r_V_47_fu_2176_p2;
wire   [17:0] r_V_48_fu_2203_p2;
wire   [17:0] add_ln1192_18_fu_2209_p2;
wire   [17:0] ret_V_63_fu_2215_p2;
wire  signed [17:0] grp_fu_3032_p3;
wire  signed [12:0] ret_V_47_fu_2250_p0;
wire   [16:0] ret_V_47_fu_2250_p2;
wire  signed [22:0] lhs_V_3_fu_2263_p3;
wire  signed [4:0] r_V_41_fu_2278_p0;
wire  signed [9:0] sext_ln1118_11_fu_2275_p1;
wire  signed [4:0] r_V_41_fu_2278_p1;
wire  signed [9:0] r_V_41_fu_2278_p2;
wire   [12:0] rhs_V_2_fu_2288_p3;
wire  signed [13:0] sext_ln703_16_fu_2284_p1;
wire  signed [13:0] sext_ln728_3_fu_2295_p1;
wire  signed [13:0] ret_V_18_fu_2299_p2;
wire   [25:0] shl_ln1118_5_fu_2315_p3;
wire  signed [25:0] sext_ln1118_18_fu_2312_p1;
wire  signed [25:0] r_V_15_fu_2322_p2;
wire   [35:0] shl_ln1_fu_2335_p3;
wire  signed [35:0] mul_ln700_1_fu_3055_p2;
wire  signed [13:0] mul_ln700_3_fu_2350_p0;
(* use_dsp48 = "no" *) wire  signed [23:0] ret_V_32_fu_2355_p2;
wire  signed [12:0] lhs_V_20_fu_2368_p1;
wire   [12:0] ret_V_37_fu_2371_p2;
wire   [2:0] tmp_56_fu_2385_p4;
wire   [0:0] tmp_58_fu_2401_p3;
wire   [10:0] tmp_45_fu_2409_p4;
wire  signed [11:0] sext_ln55_26_fu_2419_p1;
wire   [11:0] add_ln55_13_fu_2423_p2;
wire   [0:0] tmp_55_fu_2377_p3;
wire   [0:0] icmp_ln56_13_fu_2395_p2;
wire   [0:0] or_ln55_13_fu_2433_p2;
wire  signed [12:0] sext_ln55_27_fu_2429_p1;
wire   [12:0] select_ln55_13_fu_2439_p3;
wire  signed [5:0] sext_ln703_25_fu_2452_p1;
wire  signed [12:0] lhs_V_22_fu_2461_p1;
wire   [12:0] ret_V_43_fu_2464_p2;
wire   [2:0] tmp_65_fu_2478_p4;
wire   [0:0] tmp_66_fu_2494_p3;
wire   [10:0] tmp_52_fu_2502_p4;
wire  signed [11:0] sext_ln55_30_fu_2512_p1;
wire   [11:0] add_ln55_15_fu_2516_p2;
wire   [0:0] tmp_64_fu_2470_p3;
wire   [0:0] icmp_ln56_15_fu_2488_p2;
wire   [0:0] or_ln55_15_fu_2526_p2;
wire  signed [12:0] sext_ln55_31_fu_2522_p1;
wire   [12:0] select_ln55_15_fu_2532_p3;
wire  signed [12:0] lhs_V_23_fu_2545_p1;
wire   [12:0] ret_V_45_fu_2548_p2;
wire   [2:0] tmp_68_fu_2562_p4;
wire   [0:0] tmp_69_fu_2578_p3;
wire   [10:0] tmp_57_fu_2586_p4;
wire  signed [11:0] sext_ln55_32_fu_2596_p1;
wire   [11:0] add_ln55_16_fu_2600_p2;
wire   [0:0] tmp_67_fu_2554_p3;
wire   [0:0] icmp_ln56_16_fu_2572_p2;
wire   [0:0] or_ln55_16_fu_2610_p2;
wire  signed [12:0] sext_ln55_33_fu_2606_p1;
wire   [12:0] select_ln55_16_fu_2616_p3;
wire  signed [6:0] mul_ln728_fu_2632_p0;
wire  signed [12:0] sext_ln1118_10_fu_2629_p1;
wire  signed [6:0] mul_ln728_fu_2632_p1;
wire   [12:0] mul_ln728_fu_2632_p2;
wire   [18:0] rhs_V_fu_2638_p3;
wire  signed [23:0] sext_ln728_1_fu_2646_p1;
(* use_dsp48 = "no" *) wire   [23:0] ret_V_51_fu_2650_p2;
wire  signed [4:0] r_V_8_fu_2671_p0;
wire  signed [29:0] r_V_8_fu_2671_p1;
wire   [47:0] shl_ln700_1_fu_2677_p3;
wire   [42:0] rhs_V_6_fu_2689_p3;
wire   [47:0] sub_ln700_1_fu_2684_p2;
wire  signed [47:0] sext_ln728_5_fu_2696_p1;
wire   [47:0] ret_V_57_fu_2700_p2;
wire  signed [4:0] r_V_25_fu_2719_p0;
wire  signed [9:0] sext_ln1118_31_fu_2716_p1;
wire  signed [4:0] r_V_25_fu_2719_p1;
wire   [9:0] r_V_25_fu_2719_p2;
wire  signed [9:0] mul_ln1116_1_fu_2732_p0;
wire  signed [33:0] mul_ln1116_1_fu_2732_p1;
wire  signed [4:0] r_V_26_fu_2742_p0;
wire  signed [9:0] sext_ln1118_32_fu_2738_p1;
wire  signed [4:0] r_V_26_fu_2742_p1;
wire   [5:0] r_V_28_fu_2751_p0;
wire   [11:0] zext_ln1118_fu_2748_p1;
wire   [5:0] r_V_28_fu_2751_p1;
wire   [11:0] r_V_28_fu_2751_p2;
wire  signed [4:0] r_V_29_fu_2764_p0;
wire  signed [9:0] sext_ln1118_33_fu_2761_p1;
wire  signed [4:0] r_V_29_fu_2764_p1;
wire  signed [9:0] r_V_29_fu_2764_p2;
wire  signed [6:0] mul_ln1116_fu_2780_p0;
wire  signed [34:0] mul_ln1116_fu_2780_p1;
wire  signed [9:0] r_V_46_fu_2792_p0;
wire  signed [43:0] r_V_46_fu_2792_p1;
wire  signed [4:0] r_V_33_fu_2801_p0;
wire  signed [9:0] sext_ln1118_35_fu_2798_p1;
wire  signed [4:0] r_V_33_fu_2801_p1;
wire  signed [9:0] r_V_33_fu_2801_p2;
wire  signed [6:0] r_V_35_fu_2817_p0;
wire  signed [13:0] sext_ln1118_39_fu_2814_p1;
wire  signed [6:0] r_V_35_fu_2817_p1;
wire  signed [6:0] r_V_43_fu_2829_p0;
wire  signed [41:0] r_V_43_fu_2829_p1;
wire  signed [54:0] sext_ln1192_3_fu_2835_p1;
wire   [54:0] ret_V_61_fu_2838_p2;
wire  signed [13:0] r_V_49_fu_2860_p0;
wire  signed [31:0] r_V_49_fu_2860_p1;
wire   [37:0] r_V_49_fu_2860_p2;
wire  signed [48:0] sext_ln1192_4_fu_2866_p1;
wire   [48:0] ret_V_65_fu_2870_p2;
wire  signed [44:0] sext_ln1192_1_fu_2886_p1;
wire   [44:0] ret_V_53_fu_2889_p2;
wire   [8:0] tmp_46_fu_2895_p4;
wire   [6:0] mul_ln1192_fu_2918_p1;
wire  signed [11:0] grp_fu_2924_p0;
wire  signed [17:0] sext_ln728_fu_895_p1;
wire  signed [6:0] grp_fu_2924_p1;
wire  signed [11:0] r_V_18_fu_2932_p0;
wire  signed [23:0] r_V_17_fu_1296_p1;
wire  signed [11:0] r_V_18_fu_2932_p1;
wire  signed [13:0] r_V_21_fu_2938_p0;
wire  signed [27:0] r_V_20_fu_1309_p1;
wire  signed [13:0] r_V_21_fu_2938_p1;
wire  signed [13:0] grp_fu_2944_p0;
wire  signed [17:0] sext_ln1118_21_fu_1328_p1;
wire  signed [13:0] grp_fu_2944_p1;
wire   [17:0] grp_fu_2944_p2;
wire  signed [11:0] mul_ln728_1_fu_2953_p0;
wire  signed [6:0] mul_ln728_1_fu_2953_p1;
wire  signed [11:0] grp_fu_2959_p0;
wire  signed [17:0] sext_ln1118_23_fu_1358_p1;
wire   [8:0] grp_fu_2959_p1;
wire   [12:0] grp_fu_2959_p2;
wire   [8:0] grp_fu_2968_p1;
wire   [15:0] grp_fu_2968_p2;
wire  signed [11:0] grp_fu_2976_p0;
wire   [8:0] grp_fu_2976_p1;
wire   [10:0] grp_fu_2976_p2;
wire  signed [11:0] r_V_11_fu_2993_p0;
wire  signed [23:0] r_V_10_fu_1385_p1;
wire  signed [11:0] r_V_11_fu_2993_p1;
wire  signed [11:0] r_V_14_fu_3001_p0;
wire  signed [23:0] r_V_13_fu_1482_p1;
wire  signed [11:0] r_V_14_fu_3001_p1;
wire  signed [6:0] grp_fu_3015_p1;
wire   [23:0] grp_fu_3015_p2;
wire   [23:0] grp_fu_3023_p2;
wire   [9:0] grp_fu_3032_p1;
wire   [17:0] grp_fu_3032_p2;
wire   [11:0] r_V_30_fu_3068_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to6;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire   [21:0] r_V_30_fu_3068_p10;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 x_V_preg = 192'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_cos_lut_samples_V #(
    .DataWidth( 5 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
cos_lut_samples_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(cos_lut_samples_V_address0),
    .ce0(cos_lut_samples_V_ce0),
    .q0(cos_lut_samples_V_q0),
    .address1(cos_lut_samples_V_address1),
    .ce1(cos_lut_samples_V_ce1),
    .q1(cos_lut_samples_V_q1),
    .address2(cos_lut_samples_V_address2),
    .ce2(cos_lut_samples_V_ce2),
    .q2(cos_lut_samples_V_q2),
    .address3(cos_lut_samples_V_address3),
    .ce3(cos_lut_samples_V_ce3),
    .q3(cos_lut_samples_V_q3),
    .address4(cos_lut_samples_V_address4),
    .ce4(cos_lut_samples_V_ce4),
    .q4(cos_lut_samples_V_q4),
    .address5(cos_lut_samples_V_address5),
    .ce5(cos_lut_samples_V_ce5),
    .q5(cos_lut_samples_V_q5),
    .address6(cos_lut_samples_V_address6),
    .ce6(cos_lut_samples_V_ce6),
    .q6(cos_lut_samples_V_q6),
    .address7(cos_lut_samples_V_address7),
    .ce7(cos_lut_samples_V_ce7),
    .q7(cos_lut_samples_V_q7),
    .address8(cos_lut_samples_V_address8),
    .ce8(cos_lut_samples_V_ce8),
    .q8(cos_lut_samples_V_q8)
);

myproject_sin_lut_samples_V #(
    .DataWidth( 7 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
sin_lut_samples_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(sin_lut_samples_V_address0),
    .ce0(sin_lut_samples_V_ce0),
    .q0(sin_lut_samples_V_q0),
    .address1(sin_lut_samples_V_address1),
    .ce1(sin_lut_samples_V_ce1),
    .q1(sin_lut_samples_V_q1),
    .address2(sin_lut_samples_V_address2),
    .ce2(sin_lut_samples_V_ce2),
    .q2(sin_lut_samples_V_q2),
    .address3(sin_lut_samples_V_address3),
    .ce3(sin_lut_samples_V_ce3),
    .q3(sin_lut_samples_V_q3),
    .address4(sin_lut_samples_V_address4),
    .ce4(sin_lut_samples_V_ce4),
    .q4(sin_lut_samples_V_q4),
    .address5(sin_lut_samples_V_address5),
    .ce5(sin_lut_samples_V_ce5),
    .q5(sin_lut_samples_V_q5),
    .address6(sin_lut_samples_V_address6),
    .ce6(sin_lut_samples_V_ce6),
    .q6(sin_lut_samples_V_q6),
    .address7(sin_lut_samples_V_address7),
    .ce7(sin_lut_samples_V_ce7),
    .q7(sin_lut_samples_V_q7),
    .address8(sin_lut_samples_V_address8),
    .ce8(sin_lut_samples_V_ce8),
    .q8(sin_lut_samples_V_q8),
    .address9(sin_lut_samples_V_address9),
    .ce9(sin_lut_samples_V_ce9),
    .q9(sin_lut_samples_V_q9)
);

myproject_mul_mul_12s_7ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_12s_7ns_18_1_1_U1(
    .din0(p_Val2_5_fu_507_p4),
    .din1(mul_ln1192_fu_2918_p1),
    .dout(mul_ln1192_fu_2918_p2)
);

myproject_mac_muladd_12s_7s_18s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_7s_18s_18_1_1_U2(
    .din0(grp_fu_2924_p0),
    .din1(grp_fu_2924_p1),
    .din2(mul_ln1192_reg_3120),
    .dout(grp_fu_2924_p3)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U3(
    .din0(r_V_18_fu_2932_p0),
    .din1(r_V_18_fu_2932_p1),
    .dout(r_V_18_fu_2932_p2)
);

myproject_mul_mul_14s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
myproject_mul_mul_14s_14s_28_1_1_U4(
    .din0(r_V_21_fu_2938_p0),
    .din1(r_V_21_fu_2938_p1),
    .dout(r_V_21_fu_2938_p2)
);

myproject_mac_mulsub_14s_14s_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_mulsub_14s_14s_18ns_18_1_1_U5(
    .din0(grp_fu_2944_p0),
    .din1(grp_fu_2944_p1),
    .din2(grp_fu_2944_p2),
    .dout(grp_fu_2944_p3)
);

myproject_mul_mul_12s_7s_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 18 ))
myproject_mul_mul_12s_7s_18_1_1_U6(
    .din0(mul_ln728_1_fu_2953_p0),
    .din1(mul_ln728_1_fu_2953_p1),
    .dout(mul_ln728_1_fu_2953_p2)
);

myproject_mac_muladd_12s_9ns_13ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_9ns_13ns_18_1_1_U7(
    .din0(grp_fu_2959_p0),
    .din1(grp_fu_2959_p1),
    .din2(grp_fu_2959_p2),
    .dout(grp_fu_2959_p3)
);

myproject_mac_muladd_12s_9ns_16ns_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 16 ),
    .dout_WIDTH( 20 ))
myproject_mac_muladd_12s_9ns_16ns_20_1_1_U8(
    .din0(p_Val2_12_reg_3080),
    .din1(grp_fu_2968_p1),
    .din2(grp_fu_2968_p2),
    .dout(grp_fu_2968_p3)
);

myproject_mac_muladd_12s_9ns_11ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 11 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_9ns_11ns_18_1_1_U9(
    .din0(grp_fu_2976_p0),
    .din1(grp_fu_2976_p1),
    .din2(grp_fu_2976_p2),
    .dout(grp_fu_2976_p3)
);

myproject_mac_mul_sub_5s_13s_13s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 13 ),
    .din2_WIDTH( 13 ),
    .dout_WIDTH( 16 ))
myproject_mac_mul_sub_5s_13s_13s_16_1_1_U10(
    .din0(cos_lut_samples_V_q3),
    .din1(ret_V_fu_1682_p2),
    .din2(rhs_V_1_fu_1696_p3),
    .dout(grp_fu_2985_p3)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U11(
    .din0(r_V_11_fu_2993_p0),
    .din1(r_V_11_fu_2993_p1),
    .dout(r_V_11_fu_2993_p2)
);

myproject_mul_mul_12s_12s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12s_12s_24_1_1_U12(
    .din0(r_V_14_fu_3001_p0),
    .din1(r_V_14_fu_3001_p1),
    .dout(r_V_14_fu_3001_p2)
);

myproject_mac_muladd_12s_5s_18s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 19 ))
myproject_mac_muladd_12s_5s_18s_19_1_1_U13(
    .din0(p_Val2_1_reg_3090_pp0_iter1_reg),
    .din1(cos_lut_samples_V_q4),
    .din2(lhs_V_12_fu_1830_p3),
    .dout(grp_fu_3007_p3)
);

myproject_mac_muladd_16s_7s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_16s_7s_24ns_24_1_1_U14(
    .din0(r_V_23_fu_1969_p2),
    .din1(grp_fu_3015_p1),
    .din2(grp_fu_3015_p2),
    .dout(grp_fu_3015_p3)
);

myproject_mac_muladd_12s_20s_24ns_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 24 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_12s_20s_24ns_24_1_1_U15(
    .din0(p_Val2_12_reg_3080_pp0_iter1_reg),
    .din1(ret_V_35_reg_3248),
    .din2(grp_fu_3023_p2),
    .dout(grp_fu_3023_p3)
);

myproject_mac_muladd_12s_10ns_18ns_18_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .din2_WIDTH( 18 ),
    .dout_WIDTH( 18 ))
myproject_mac_muladd_12s_10ns_18ns_18_1_1_U16(
    .din0(p_Val2_12_reg_3080_pp0_iter1_reg),
    .din1(grp_fu_3032_p1),
    .din2(grp_fu_3032_p2),
    .dout(grp_fu_3032_p3)
);

myproject_mac_muladd_7s_15s_23s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 23 ),
    .dout_WIDTH( 24 ))
myproject_mac_muladd_7s_15s_23s_24_1_1_U17(
    .din0(sin_lut_samples_V_q5),
    .din1(ret_V_6_reg_3258),
    .din2(lhs_V_3_fu_2263_p3),
    .dout(grp_fu_3041_p3)
);

myproject_mul_mul_14s_16s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 14 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 30 ))
myproject_mul_mul_14s_16s_30_1_1_U18(
    .din0(ret_V_18_fu_2299_p2),
    .din1(ret_V_15_reg_3273),
    .dout(r_V_7_fu_3049_p2)
);

myproject_mul_mul_19s_26s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_19s_26s_36_1_1_U19(
    .din0(ret_V_22_reg_3304),
    .din1(r_V_15_fu_2322_p2),
    .dout(mul_ln700_1_fu_3055_p2)
);

myproject_mul_mul_10s_24s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_10s_24s_34_1_1_U20(
    .din0(r_V_41_fu_2278_p2),
    .din1(ret_V_32_fu_2355_p2),
    .dout(r_V_24_fu_3062_p2)
);

myproject_mul_mul_10s_12ns_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_10s_12ns_22_1_1_U21(
    .din0(r_V_29_fu_2764_p2),
    .din1(r_V_30_fu_3068_p1),
    .dout(r_V_30_fu_3068_p2)
);

myproject_mul_mul_10s_22s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 22 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_10s_22s_32_1_1_U22(
    .din0(r_V_33_fu_2801_p2),
    .din1(r_V_30_reg_3454),
    .dout(r_V_34_fu_3074_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 192'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln700_1_reg_3309 <= add_ln700_1_fu_1841_p2;
        cos_lut_samples_V_load_4_reg_3283_pp0_iter3_reg <= cos_lut_samples_V_load_4_reg_3283;
        mul_ln1116_1_reg_3444 <= mul_ln1116_1_fu_2732_p2;
        mul_ln1116_reg_3469 <= mul_ln1116_fu_2780_p2;
        mul_ln700_2_reg_3314 <= mul_ln700_2_fu_1870_p2;
        mul_ln700_3_reg_3384 <= mul_ln700_3_fu_2350_p2;
        p_Val2_43_reg_3339 <= {{grp_fu_3023_p3[23:12]}};
        p_Val2_46_reg_3191_pp0_iter2_reg <= p_Val2_46_reg_3191;
        p_Val2_52_reg_3349 <= {{ret_V_63_fu_2215_p2[17:6]}};
        p_Val2_54_reg_3354 <= {{grp_fu_3032_p3[17:6]}};
        r_V_14_reg_3298 <= r_V_14_fu_3001_p2;
        r_V_22_reg_3319 <= r_V_22_fu_1876_p2;
        r_V_24_reg_3394 <= r_V_24_fu_3062_p2;
        r_V_26_reg_3449 <= r_V_26_fu_2742_p2;
        r_V_30_reg_3454 <= r_V_30_fu_3068_p2;
        r_V_34_reg_3479 <= r_V_34_fu_3074_p2;
        r_V_35_reg_3484 <= r_V_35_fu_2817_p2;
        r_V_43_reg_3489 <= r_V_43_fu_2829_p2;
        r_V_46_reg_3474 <= r_V_46_fu_2792_p2;
        r_V_7_reg_3369 <= r_V_7_fu_3049_p2;
        r_V_8_reg_3434 <= r_V_8_fu_2671_p2;
        ret_V_39_reg_3409 <= ret_V_39_fu_2455_p2;
        ret_V_54_reg_3156_pp0_iter2_reg <= ret_V_54_reg_3156;
        ret_V_6_reg_3258 <= ret_V_6_fu_1476_p2;
        sin_lut_samples_V_load_5_reg_3288_pp0_iter3_reg <= sin_lut_samples_V_load_5_reg_3288;
        sin_lut_samples_V_load_5_reg_3288_pp0_iter4_reg <= sin_lut_samples_V_load_5_reg_3288_pp0_iter3_reg;
        sin_lut_samples_V_load_6_reg_3374_pp0_iter4_reg <= sin_lut_samples_V_load_6_reg_3374;
        sin_lut_samples_V_load_6_reg_3374_pp0_iter5_reg <= sin_lut_samples_V_load_6_reg_3374_pp0_iter4_reg;
        sub_ln700_reg_3379 <= sub_ln700_fu_2342_p2;
        tmp_59_reg_3494 <= {{ret_V_61_fu_2838_p2[54:48]}};
        tmp_70_reg_3499 <= {{ret_V_65_fu_2870_p2[48:42]}};
        trunc_ln708_4_reg_3439 <= {{ret_V_57_fu_2700_p2[47:36]}};
        trunc_ln708_4_reg_3439_pp0_iter5_reg <= trunc_ln708_4_reg_3439;
        trunc_ln708_4_reg_3439_pp0_iter6_reg <= trunc_ln708_4_reg_3439_pp0_iter5_reg;
        trunc_ln_reg_3429 <= {{ret_V_51_fu_2650_p2[23:12]}};
        trunc_ln_reg_3429_pp0_iter5_reg <= trunc_ln_reg_3429;
        trunc_ln_reg_3429_pp0_iter6_reg <= trunc_ln_reg_3429_pp0_iter5_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        add_ln700_reg_3359 <= grp_fu_3041_p3;
        cos_lut_samples_V_load_5_reg_3399 <= cos_lut_samples_V_q5;
        cos_lut_samples_V_load_7_reg_3414 <= cos_lut_samples_V_q6;
        p_Val2_36_reg_3389 <= sin_lut_samples_V_q8;
        sin_lut_samples_V_load_2_reg_3364 <= sin_lut_samples_V_q6;
        sin_lut_samples_V_load_6_reg_3374 <= sin_lut_samples_V_q7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cos_lut_samples_V_load_4_reg_3283 <= cos_lut_samples_V_q4;
        p_Val2_26_reg_3278 <= sin_lut_samples_V_q3;
        ret_V_15_reg_3273 <= grp_fu_2985_p3;
        ret_V_22_reg_3304 <= grp_fu_3007_p3;
        ret_V_58_reg_3329 <= grp_fu_3015_p3;
        sin_lut_samples_V_load_5_reg_3288 <= sin_lut_samples_V_q4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        cos_lut_samples_V_load_8_reg_3459 <= cos_lut_samples_V_q8;
        sin_lut_samples_V_load_9_reg_3464 <= sin_lut_samples_V_q9;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        lhs_V_17_reg_3141 <= lhs_V_17_fu_620_p1;
        mul_ln1192_reg_3120 <= mul_ln1192_fu_2918_p2;
        mul_ln728_1_reg_3233 <= mul_ln728_1_fu_2953_p2;
        p_Val2_10_reg_3171 <= {{ret_V_50_fu_898_p2[17:6]}};
        p_Val2_12_reg_3080 <= {{x_V_in_sig[179:168]}};
        p_Val2_12_reg_3080_pp0_iter1_reg <= p_Val2_12_reg_3080;
        p_Val2_1_reg_3090 <= {{x_V_in_sig[59:48]}};
        p_Val2_1_reg_3090_pp0_iter1_reg <= p_Val2_1_reg_3090;
        p_Val2_22_reg_3130 <= {{x_V_in_sig[47:36]}};
        p_Val2_22_reg_3130_pp0_iter1_reg <= p_Val2_22_reg_3130;
        p_Val2_35_reg_3228 <= {{grp_fu_2944_p3[17:6]}};
        p_Val2_41_reg_3243 <= {{grp_fu_2959_p3[17:6]}};
        p_Val2_48_reg_3253 <= {{grp_fu_2976_p3[17:6]}};
        p_Val2_5_reg_3111 <= {{x_V_in_sig[35:24]}};
        p_Val2_5_reg_3111_pp0_iter1_reg <= p_Val2_5_reg_3111;
        p_Val2_s_reg_3098 <= {{x_V_in_sig[191:180]}};
        p_Val2_s_reg_3098_pp0_iter1_reg <= p_Val2_s_reg_3098;
        r_V_18_reg_3217 <= r_V_18_fu_2932_p2;
        r_V_21_reg_3223 <= r_V_21_fu_2938_p2;
        ret_V_30_reg_3238 <= ret_V_30_fu_1352_p2;
        ret_V_54_reg_3156 <= ret_V_54_fu_715_p2;
        sext_ln1118_12_reg_3197[17 : 5] <= sext_ln1118_12_fu_1099_p1[17 : 5];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_17_reg_3176 <= cos_lut_samples_V_q0;
        p_Val2_46_reg_3191 <= cos_lut_samples_V_q1;
        ret_V_35_reg_3248 <= grp_fu_2968_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to6 = 1'b1;
    end else begin
        ap_idle_pp0_0to6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to6 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_lut_samples_V_ce0 = 1'b1;
    end else begin
        cos_lut_samples_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_lut_samples_V_ce1 = 1'b1;
    end else begin
        cos_lut_samples_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_lut_samples_V_ce2 = 1'b1;
    end else begin
        cos_lut_samples_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_lut_samples_V_ce3 = 1'b1;
    end else begin
        cos_lut_samples_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cos_lut_samples_V_ce4 = 1'b1;
    end else begin
        cos_lut_samples_V_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cos_lut_samples_V_ce5 = 1'b1;
    end else begin
        cos_lut_samples_V_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        cos_lut_samples_V_ce6 = 1'b1;
    end else begin
        cos_lut_samples_V_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cos_lut_samples_V_ce7 = 1'b1;
    end else begin
        cos_lut_samples_V_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        cos_lut_samples_V_ce8 = 1'b1;
    end else begin
        cos_lut_samples_V_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_lut_samples_V_ce0 = 1'b1;
    end else begin
        sin_lut_samples_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_lut_samples_V_ce1 = 1'b1;
    end else begin
        sin_lut_samples_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_lut_samples_V_ce2 = 1'b1;
    end else begin
        sin_lut_samples_V_ce2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_lut_samples_V_ce3 = 1'b1;
    end else begin
        sin_lut_samples_V_ce3 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        sin_lut_samples_V_ce4 = 1'b1;
    end else begin
        sin_lut_samples_V_ce4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sin_lut_samples_V_ce5 = 1'b1;
    end else begin
        sin_lut_samples_V_ce5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sin_lut_samples_V_ce6 = 1'b1;
    end else begin
        sin_lut_samples_V_ce6 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sin_lut_samples_V_ce7 = 1'b1;
    end else begin
        sin_lut_samples_V_ce7 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        sin_lut_samples_V_ce8 = 1'b1;
    end else begin
        sin_lut_samples_V_ce8 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        sin_lut_samples_V_ce9 = 1'b1;
    end else begin
        sin_lut_samples_V_ce9 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter7 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_18_fu_2209_p2 = (r_V_47_fu_2176_p2 + r_V_48_fu_2203_p2);

assign add_ln55_10_fu_1769_p2 = ($signed(sext_ln55_20_fu_1765_p1) + $signed(12'd1023));

assign add_ln55_11_fu_1937_p2 = ($signed(sext_ln55_22_fu_1933_p1) + $signed(12'd1023));

assign add_ln55_12_fu_2041_p2 = ($signed(sext_ln55_24_fu_2037_p1) + $signed(12'd1023));

assign add_ln55_13_fu_2423_p2 = ($signed(sext_ln55_26_fu_2419_p1) + $signed(12'd1023));

assign add_ln55_14_fu_2147_p2 = ($signed(sext_ln55_28_fu_2143_p1) + $signed(12'd1023));

assign add_ln55_15_fu_2516_p2 = ($signed(sext_ln55_30_fu_2512_p1) + $signed(12'd1023));

assign add_ln55_16_fu_2600_p2 = ($signed(sext_ln55_32_fu_2596_p1) + $signed(12'd1023));

assign add_ln55_1_fu_865_p2 = ($signed(sext_ln55_2_fu_861_p1) + $signed(12'd1023));

assign add_ln55_2_fu_1540_p2 = ($signed(sext_ln55_4_fu_1536_p1) + $signed(12'd1023));

assign add_ln55_3_fu_1635_p2 = ($signed(sext_ln55_6_fu_1631_p1) + $signed(12'd1023));

assign add_ln55_4_fu_581_p2 = ($signed(sext_ln55_8_fu_577_p1) + $signed(12'd1023));

assign add_ln55_5_fu_973_p2 = ($signed(sext_ln55_10_fu_969_p1) + $signed(12'd1023));

assign add_ln55_6_fu_1063_p2 = ($signed(sext_ln55_12_fu_1059_p1) + $signed(12'd1023));

assign add_ln55_7_fu_676_p2 = ($signed(sext_ln55_14_fu_672_p1) + $signed(12'd1023));

assign add_ln55_8_fu_1186_p2 = ($signed(sext_ln55_16_fu_1182_p1) + $signed(12'd1023));

assign add_ln55_9_fu_1267_p2 = ($signed(sext_ln55_18_fu_1263_p1) + $signed(12'd1023));

assign add_ln55_fu_781_p2 = ($signed(sext_ln55_fu_777_p1) + $signed(12'd1023));

assign add_ln700_1_fu_1841_p2 = ($signed(sub_ln1192_fu_1817_p2) + $signed(sext_ln1192_2_fu_1822_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign cos_lut_samples_V_address0 = zext_ln57_4_fu_605_p1;

assign cos_lut_samples_V_address1 = zext_ln57_7_fu_700_p1;

assign cos_lut_samples_V_address2 = zext_ln57_fu_805_p1;

assign cos_lut_samples_V_address3 = zext_ln57_5_fu_997_p1;

assign cos_lut_samples_V_address4 = zext_ln57_1_fu_889_p1;

assign cos_lut_samples_V_address5 = zext_ln57_12_fu_2065_p1;

assign cos_lut_samples_V_address6 = zext_ln57_14_fu_2171_p1;

assign cos_lut_samples_V_address7 = zext_ln57_13_fu_2447_p1;

assign cos_lut_samples_V_address8 = zext_ln57_15_fu_2540_p1;

assign grp_fu_2924_p0 = sext_ln728_fu_895_p1;

assign grp_fu_2924_p1 = 18'd262099;

assign grp_fu_2944_p0 = sext_ln1118_21_fu_1328_p1;

assign grp_fu_2944_p1 = sext_ln1118_21_fu_1328_p1;

assign grp_fu_2944_p2 = {{p_Val2_5_reg_3111}, {6'd0}};

assign grp_fu_2959_p0 = sext_ln1118_23_fu_1358_p1;

assign grp_fu_2959_p1 = 18'd151;

assign grp_fu_2959_p2 = 18'd3456;

assign grp_fu_2968_p1 = 20'd151;

assign grp_fu_2968_p2 = 20'd18048;

assign grp_fu_2976_p0 = sext_ln1118_23_fu_1358_p1;

assign grp_fu_2976_p1 = 18'd183;

assign grp_fu_2976_p2 = 18'd704;

assign grp_fu_3015_p1 = 23'd8388565;

assign grp_fu_3015_p2 = {{mul_ln728_1_reg_3233}, {6'd0}};

assign grp_fu_3023_p2 = {{p_Val2_22_reg_3130_pp0_iter1_reg}, {12'd0}};

assign grp_fu_3032_p1 = 18'd312;

assign grp_fu_3032_p2 = {{p_Val2_22_reg_3130_pp0_iter1_reg}, {6'd0}};

assign icmp_ln56_10_fu_1741_p2 = ((tmp_43_fu_1731_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_11_fu_1909_p2 = ((tmp_48_fu_1899_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_12_fu_2013_p2 = ((tmp_53_fu_2003_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_13_fu_2395_p2 = ((tmp_56_fu_2385_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_14_fu_2119_p2 = ((tmp_62_fu_2109_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_15_fu_2488_p2 = ((tmp_65_fu_2478_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_16_fu_2572_p2 = ((tmp_68_fu_2562_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_1_fu_837_p2 = ((tmp_5_fu_827_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_2_fu_1512_p2 = ((tmp_10_fu_1502_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_3_fu_1607_p2 = ((tmp_14_fu_1597_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_4_fu_553_p2 = ((tmp_19_fu_543_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_5_fu_945_p2 = ((tmp_23_fu_935_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_6_fu_1035_p2 = ((tmp_27_fu_1025_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_7_fu_648_p2 = ((tmp_31_fu_638_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_8_fu_1158_p2 = ((tmp_36_fu_1148_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_9_fu_1239_p2 = ((tmp_39_fu_1229_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp_ln56_fu_753_p2 = ((tmp_1_fu_743_p4 != 3'd0) ? 1'b1 : 1'b0);

assign lhs_V_10_fu_709_p1 = p_Val2_12_reg_3080;

assign lhs_V_11_fu_1713_p1 = $signed(p_Val2_27_fu_1708_p2);

assign lhs_V_12_fu_1830_p3 = {{p_Val2_s_reg_3098_pp0_iter1_reg}, {6'd0}};

assign lhs_V_13_fu_1299_p1 = ret_V_54_fu_715_p2;

assign lhs_V_14_fu_1318_p1 = $signed(ret_V_55_fu_1313_p2);

assign lhs_V_16_fu_1882_p1 = $signed(p_Val2_35_reg_3228);

assign lhs_V_17_fu_620_p1 = p_Val2_22_fu_610_p4;

assign lhs_V_19_fu_1986_p1 = $signed(p_Val2_41_reg_3243);

assign lhs_V_1_fu_810_p1 = p_Val2_5_reg_3111;

assign lhs_V_20_fu_2368_p1 = $signed(p_Val2_43_reg_3339);

assign lhs_V_21_fu_2092_p1 = $signed(p_Val2_48_reg_3253);

assign lhs_V_22_fu_2461_p1 = $signed(p_Val2_52_reg_3349);

assign lhs_V_23_fu_2545_p1 = $signed(p_Val2_54_reg_3354);

assign lhs_V_2_fu_1485_p1 = $signed(p_Val2_10_reg_3171);

assign lhs_V_3_fu_2263_p3 = {{ret_V_47_fu_2250_p2}, {6'd0}};

assign lhs_V_4_fu_1579_p1 = $signed(p_Val2_13_fu_1573_p2);

assign lhs_V_5_fu_525_p1 = $signed(p_Val2_15_fu_521_p1);

assign lhs_V_6_fu_917_p1 = $signed(p_Val2_19_fu_913_p2);

assign lhs_V_7_fu_1007_p1 = $signed(p_Val2_20_fu_1002_p2);

assign lhs_V_9_fu_1130_p1 = $signed(p_Val2_24_fu_1120_p4);

assign lhs_V_fu_725_p1 = $signed(p_Val2_2_fu_721_p2);

assign mul_ln1116_1_fu_2732_p0 = r_V_25_fu_2719_p2;

assign mul_ln1116_1_fu_2732_p1 = r_V_24_reg_3394;

assign mul_ln1116_1_fu_2732_p2 = ($signed(mul_ln1116_1_fu_2732_p0) * $signed(mul_ln1116_1_fu_2732_p1));

assign mul_ln1116_fu_2780_p0 = sin_lut_samples_V_load_5_reg_3288_pp0_iter4_reg;

assign mul_ln1116_fu_2780_p1 = r_V_8_reg_3434;

assign mul_ln1116_fu_2780_p2 = ($signed(mul_ln1116_fu_2780_p0) * $signed(mul_ln1116_fu_2780_p1));

assign mul_ln1192_fu_2918_p1 = 18'd45;

assign mul_ln700_2_fu_1870_p0 = r_V_21_reg_3223;

assign mul_ln700_2_fu_1870_p1 = r_V_19_fu_1857_p2;

assign mul_ln700_2_fu_1870_p2 = ($signed(mul_ln700_2_fu_1870_p0) * $signed(mul_ln700_2_fu_1870_p1));

assign mul_ln700_3_fu_2350_p0 = r_V_22_reg_3319;

assign mul_ln700_3_fu_2350_p2 = ($signed(mul_ln700_3_fu_2350_p0) * $signed(mul_ln700_2_reg_3314));

assign mul_ln728_1_fu_2953_p0 = sext_ln728_fu_895_p1;

assign mul_ln728_1_fu_2953_p1 = 18'd262101;

assign mul_ln728_fu_2632_p0 = sext_ln1118_10_fu_2629_p1;

assign mul_ln728_fu_2632_p1 = sext_ln1118_10_fu_2629_p1;

assign mul_ln728_fu_2632_p2 = ($signed(mul_ln728_fu_2632_p0) * $signed(mul_ln728_fu_2632_p1));

assign or_ln55_10_fu_1779_p2 = (tmp_41_fu_1723_p3 | icmp_ln56_10_fu_1741_p2);

assign or_ln55_11_fu_1947_p2 = (tmp_47_fu_1891_p3 | icmp_ln56_11_fu_1909_p2);

assign or_ln55_12_fu_2051_p2 = (tmp_51_fu_1995_p3 | icmp_ln56_12_fu_2013_p2);

assign or_ln55_13_fu_2433_p2 = (tmp_55_fu_2377_p3 | icmp_ln56_13_fu_2395_p2);

assign or_ln55_14_fu_2157_p2 = (tmp_60_fu_2101_p3 | icmp_ln56_14_fu_2119_p2);

assign or_ln55_15_fu_2526_p2 = (tmp_64_fu_2470_p3 | icmp_ln56_15_fu_2488_p2);

assign or_ln55_16_fu_2610_p2 = (tmp_67_fu_2554_p3 | icmp_ln56_16_fu_2572_p2);

assign or_ln55_1_fu_875_p2 = (tmp_4_fu_819_p3 | icmp_ln56_1_fu_837_p2);

assign or_ln55_2_fu_1550_p2 = (tmp_8_fu_1494_p3 | icmp_ln56_2_fu_1512_p2);

assign or_ln55_3_fu_1645_p2 = (tmp_13_fu_1589_p3 | icmp_ln56_3_fu_1607_p2);

assign or_ln55_4_fu_591_p2 = (tmp_17_fu_535_p3 | icmp_ln56_4_fu_553_p2);

assign or_ln55_5_fu_983_p2 = (tmp_22_fu_927_p3 | icmp_ln56_5_fu_945_p2);

assign or_ln55_6_fu_1073_p2 = (tmp_26_fu_1017_p3 | icmp_ln56_6_fu_1035_p2);

assign or_ln55_7_fu_686_p2 = (tmp_30_fu_630_p3 | icmp_ln56_7_fu_648_p2);

assign or_ln55_8_fu_1196_p2 = (tmp_34_fu_1140_p3 | icmp_ln56_8_fu_1158_p2);

assign or_ln55_9_fu_1277_p2 = (tmp_38_fu_1221_p3 | icmp_ln56_9_fu_1239_p2);

assign or_ln55_fu_791_p2 = (tmp_fu_735_p3 | icmp_ln56_fu_753_p2);

assign p_Val2_13_fu_1573_p2 = (sub_ln703_fu_1569_p2 + 12'd18);

assign p_Val2_15_fu_521_p1 = x_V_in_sig[11:0];

assign p_Val2_19_fu_913_p2 = ($signed(p_Val2_12_reg_3080) - $signed(p_Val2_1_reg_3090));

assign p_Val2_20_fu_1002_p2 = ($signed(p_Val2_5_reg_3111) + $signed(12'd4071));

assign p_Val2_22_fu_610_p4 = {{x_V_in_sig[47:36]}};

assign p_Val2_24_fu_1120_p4 = {{r_V_42_fu_1114_p2[17:6]}};

assign p_Val2_27_fu_1708_p2 = ($signed(p_Val2_22_reg_3130_pp0_iter1_reg) + $signed(12'd4092));

assign p_Val2_2_fu_721_p2 = ($signed(p_Val2_1_reg_3090) + $signed(p_Val2_s_reg_3098));

assign p_Val2_5_fu_507_p4 = {{x_V_in_sig[35:24]}};

assign r_V_10_fu_1385_p1 = p_Val2_s_reg_3098_pp0_iter1_reg;

assign r_V_11_fu_2993_p0 = r_V_10_fu_1385_p1;

assign r_V_11_fu_2993_p1 = r_V_10_fu_1385_p1;

assign r_V_13_fu_1482_p1 = p_Val2_5_reg_3111_pp0_iter1_reg;

assign r_V_14_fu_3001_p0 = r_V_13_fu_1482_p1;

assign r_V_14_fu_3001_p1 = r_V_13_fu_1482_p1;

assign r_V_15_fu_2322_p2 = ($signed(shl_ln1118_5_fu_2315_p3) - $signed(sext_ln1118_18_fu_2312_p1));

assign r_V_17_fu_1296_p1 = p_Val2_22_reg_3130;

assign r_V_18_fu_2932_p0 = r_V_17_fu_1296_p1;

assign r_V_18_fu_2932_p1 = r_V_17_fu_1296_p1;

assign r_V_19_fu_1857_p2 = ($signed(shl_ln1118_6_fu_1850_p3) - $signed(sext_ln1118_20_fu_1847_p1));

assign r_V_20_fu_1309_p1 = $signed(ret_V_24_fu_1303_p2);

assign r_V_21_fu_2938_p0 = r_V_20_fu_1309_p1;

assign r_V_21_fu_2938_p1 = r_V_20_fu_1309_p1;

assign r_V_22_fu_1876_p0 = sext_ln1118_6_fu_1440_p1;

assign r_V_22_fu_1876_p1 = sext_ln1118_6_fu_1440_p1;

assign r_V_22_fu_1876_p2 = ($signed(r_V_22_fu_1876_p0) * $signed(r_V_22_fu_1876_p1));

assign r_V_23_fu_1969_p0 = sext_ln1118_25_fu_1966_p1;

assign r_V_23_fu_1969_p1 = sext_ln1118_25_fu_1966_p1;

assign r_V_23_fu_1969_p2 = ($signed(r_V_23_fu_1969_p0) * $signed(r_V_23_fu_1969_p1));

assign r_V_25_fu_2719_p0 = sext_ln1118_31_fu_2716_p1;

assign r_V_25_fu_2719_p1 = sext_ln1118_31_fu_2716_p1;

assign r_V_25_fu_2719_p2 = ($signed(r_V_25_fu_2719_p0) * $signed(r_V_25_fu_2719_p1));

assign r_V_26_fu_2742_p0 = sext_ln1118_32_fu_2738_p1;

assign r_V_26_fu_2742_p1 = sext_ln1118_32_fu_2738_p1;

assign r_V_26_fu_2742_p2 = ($signed(r_V_26_fu_2742_p0) * $signed(r_V_26_fu_2742_p1));

assign r_V_28_fu_2751_p0 = zext_ln1118_fu_2748_p1;

assign r_V_28_fu_2751_p1 = zext_ln1118_fu_2748_p1;

assign r_V_28_fu_2751_p2 = (r_V_28_fu_2751_p0 * r_V_28_fu_2751_p1);

assign r_V_29_fu_2764_p0 = sext_ln1118_33_fu_2761_p1;

assign r_V_29_fu_2764_p1 = sext_ln1118_33_fu_2761_p1;

assign r_V_29_fu_2764_p2 = ($signed(r_V_29_fu_2764_p0) * $signed(r_V_29_fu_2764_p1));

assign r_V_30_fu_3068_p1 = r_V_30_fu_3068_p10;

assign r_V_30_fu_3068_p10 = r_V_28_fu_2751_p2;

assign r_V_33_fu_2801_p0 = sext_ln1118_35_fu_2798_p1;

assign r_V_33_fu_2801_p1 = sext_ln1118_35_fu_2798_p1;

assign r_V_33_fu_2801_p2 = ($signed(r_V_33_fu_2801_p0) * $signed(r_V_33_fu_2801_p1));

assign r_V_35_fu_2817_p0 = sext_ln1118_39_fu_2814_p1;

assign r_V_35_fu_2817_p1 = sext_ln1118_39_fu_2814_p1;

assign r_V_35_fu_2817_p2 = ($signed(r_V_35_fu_2817_p0) * $signed(r_V_35_fu_2817_p1));

assign r_V_37_fu_1406_p2 = ($signed(sext_ln1118_2_fu_1388_p1) + $signed(sext_ln1118_4_fu_1402_p1));

assign r_V_38_fu_1424_p2 = ($signed(sext_ln1118_5_fu_1412_p1) + $signed(shl_ln1118_1_fu_1416_p3));

assign r_V_39_fu_1460_p2 = ($signed(sext_ln1118_7_fu_1444_p1) + $signed(sext_ln1118_8_fu_1456_p1));

assign r_V_40_fu_1667_p2 = ($signed(13'd0) - $signed(r_V_fu_1664_p1));

assign r_V_41_fu_2278_p0 = sext_ln1118_11_fu_2275_p1;

assign r_V_41_fu_2278_p1 = sext_ln1118_11_fu_2275_p1;

assign r_V_41_fu_2278_p2 = ($signed(r_V_41_fu_2278_p0) * $signed(r_V_41_fu_2278_p1));

assign r_V_42_fu_1114_p2 = ($signed(sext_ln1118_12_fu_1099_p1) - $signed(sext_ln1118_13_fu_1110_p1));

assign r_V_43_fu_2829_p0 = sin_lut_samples_V_load_6_reg_3374_pp0_iter5_reg;

assign r_V_43_fu_2829_p1 = mul_ln1116_reg_3469;

assign r_V_43_fu_2829_p2 = ($signed(r_V_43_fu_2829_p0) * $signed(r_V_43_fu_2829_p1));

assign r_V_44_fu_1803_p2 = ($signed(sext_ln1118_4_fu_1402_p1) - $signed(sext_ln1118_2_fu_1388_p1));

assign r_V_46_fu_2792_p0 = r_V_26_reg_3449;

assign r_V_46_fu_2792_p1 = mul_ln1116_1_reg_3444;

assign r_V_46_fu_2792_p2 = ($signed(r_V_46_fu_2792_p0) * $signed(r_V_46_fu_2792_p1));

assign r_V_47_fu_2176_p2 = ($signed(sext_ln1118_12_reg_3197) - $signed(sext_ln1118_3_fu_1398_p1));

assign r_V_48_fu_2203_p2 = ($signed(sext_ln1118_26_fu_2188_p1) - $signed(sext_ln1118_27_fu_2199_p1));

assign r_V_49_fu_2860_p0 = r_V_35_reg_3484;

assign r_V_49_fu_2860_p1 = r_V_34_reg_3479;

assign r_V_49_fu_2860_p2 = ($signed(r_V_49_fu_2860_p0) * $signed(r_V_49_fu_2860_p1));

assign r_V_8_fu_2671_p0 = cos_lut_samples_V_load_4_reg_3283_pp0_iter3_reg;

assign r_V_8_fu_2671_p1 = r_V_7_reg_3369;

assign r_V_8_fu_2671_p2 = ($signed(r_V_8_fu_2671_p0) * $signed(r_V_8_fu_2671_p1));

assign r_V_fu_1664_p1 = p_Val2_s_reg_3098_pp0_iter1_reg;

assign ret_V_11_fu_529_p2 = ($signed(lhs_V_5_fu_525_p1) + $signed(13'd512));

assign ret_V_13_fu_921_p2 = ($signed(lhs_V_6_fu_917_p1) + $signed(13'd512));

assign ret_V_14_fu_1011_p2 = ($signed(lhs_V_7_fu_1007_p1) + $signed(13'd512));

assign ret_V_16_fu_624_p2 = ($signed(lhs_V_17_fu_620_p1) + $signed(13'd512));

assign ret_V_17_fu_1134_p2 = ($signed(lhs_V_9_fu_1130_p1) + $signed(13'd512));

assign ret_V_18_fu_2299_p2 = ($signed(sext_ln703_16_fu_2284_p1) - $signed(sext_ln728_3_fu_2295_p1));

assign ret_V_19_fu_1215_p2 = ($signed(lhs_V_10_fu_709_p1) + $signed(13'd512));

assign ret_V_20_fu_1717_p2 = ($signed(lhs_V_11_fu_1713_p1) + $signed(13'd512));

assign ret_V_24_fu_1303_p2 = ($signed(lhs_V_13_fu_1299_p1) + $signed(14'd35));

assign ret_V_26_fu_1322_p2 = ($signed(lhs_V_14_fu_1318_p1) + $signed(14'd44));

assign ret_V_28_fu_1885_p2 = ($signed(lhs_V_16_fu_1882_p1) + $signed(13'd512));

assign ret_V_2_fu_729_p2 = ($signed(lhs_V_fu_725_p1) + $signed(13'd512));

assign ret_V_30_fu_1352_p2 = ($signed(sext_ln703_22_fu_1348_p1) + $signed(8'd27));

assign ret_V_32_fu_2355_p2 = ($signed(ret_V_58_reg_3329) + $signed(24'd438272));

assign ret_V_34_fu_1989_p2 = ($signed(lhs_V_19_fu_1986_p1) + $signed(13'd512));

assign ret_V_37_fu_2371_p2 = ($signed(lhs_V_20_fu_2368_p1) + $signed(13'd512));

assign ret_V_39_fu_2455_p2 = ($signed(sext_ln703_25_fu_2452_p1) + $signed(6'd30));

assign ret_V_41_fu_2095_p2 = ($signed(lhs_V_21_fu_2092_p1) + $signed(13'd512));

assign ret_V_43_fu_2464_p2 = ($signed(lhs_V_22_fu_2461_p1) + $signed(13'd512));

assign ret_V_45_fu_2548_p2 = ($signed(lhs_V_23_fu_2545_p1) + $signed(13'd512));

assign ret_V_47_fu_2250_p0 = ret_V_54_reg_3156_pp0_iter2_reg;

assign ret_V_47_fu_2250_p2 = ($signed(ret_V_47_fu_2250_p0) * $signed('hB));

assign ret_V_48_fu_1434_p2 = ($signed(r_V_37_fu_1406_p2) - $signed(sext_ln703_2_fu_1430_p1));

assign ret_V_49_fu_1470_p2 = ($signed(sext_ln703_4_fu_1466_p1) + $signed(ret_V_48_fu_1434_p2));

assign ret_V_4_fu_813_p2 = ($signed(lhs_V_1_fu_810_p1) + $signed(13'd512));

assign ret_V_50_fu_898_p2 = ($signed(grp_fu_2924_p3) + $signed(18'd3200));

assign ret_V_51_fu_2650_p2 = ($signed(add_ln700_reg_3359) + $signed(sext_ln728_1_fu_2646_p1));

assign ret_V_52_fu_1676_p2 = ($signed(r_V_40_fu_1667_p2) - $signed(sext_ln703_9_fu_1673_p1));

assign ret_V_53_fu_2889_p2 = ($signed(sext_ln1192_1_fu_2886_p1) + $signed(45'd31336081391616));

assign ret_V_54_fu_715_p2 = ($signed(lhs_V_10_fu_709_p1) - $signed(rhs_V_4_fu_712_p1));

assign ret_V_55_fu_1313_p2 = ($signed(lhs_V_10_fu_709_p1) - $signed(lhs_V_17_reg_3141));

assign ret_V_57_fu_2700_p2 = ($signed(sub_ln700_1_fu_2684_p2) + $signed(sext_ln728_5_fu_2696_p1));

assign ret_V_61_fu_2838_p2 = ($signed(sext_ln1192_3_fu_2835_p1) + $signed(55'd18577348462903296));

assign ret_V_63_fu_2215_p2 = (add_ln1192_18_fu_2209_p2 + 18'd1536);

assign ret_V_65_fu_2870_p2 = ($signed(sext_ln1192_4_fu_2866_p1) + $signed(49'd285873023221760));

assign ret_V_6_fu_1476_p2 = ($signed(ret_V_49_fu_1470_p2) + $signed(15'd27776));

assign ret_V_8_fu_1488_p2 = ($signed(lhs_V_2_fu_1485_p1) + $signed(13'd512));

assign ret_V_9_fu_1583_p2 = ($signed(lhs_V_4_fu_1579_p1) + $signed(13'd512));

assign ret_V_fu_1682_p2 = (ret_V_52_fu_1676_p2 + 13'd207);

assign rhs_V_1_fu_1696_p3 = {{sin_lut_samples_V_q2}, {6'd0}};

assign rhs_V_2_fu_2288_p3 = {{p_Val2_26_reg_3278}, {6'd0}};

assign rhs_V_3_fu_1809_p3 = {{r_V_44_fu_1803_p2}, {6'd0}};

assign rhs_V_4_fu_712_p1 = p_Val2_1_reg_3090;

assign rhs_V_6_fu_2689_p3 = {{p_Val2_36_reg_3389}, {36'd0}};

assign rhs_V_fu_2638_p3 = {{mul_ln728_fu_2632_p2}, {6'd0}};

assign select_ln55_10_fu_1785_p3 = ((or_ln55_10_fu_1779_p2[0:0] === 1'b1) ? sext_ln55_21_fu_1775_p1 : ret_V_20_fu_1717_p2);

assign select_ln55_11_fu_1953_p3 = ((or_ln55_11_fu_1947_p2[0:0] === 1'b1) ? sext_ln55_23_fu_1943_p1 : ret_V_28_fu_1885_p2);

assign select_ln55_12_fu_2057_p3 = ((or_ln55_12_fu_2051_p2[0:0] === 1'b1) ? sext_ln55_25_fu_2047_p1 : ret_V_34_fu_1989_p2);

assign select_ln55_13_fu_2439_p3 = ((or_ln55_13_fu_2433_p2[0:0] === 1'b1) ? sext_ln55_27_fu_2429_p1 : ret_V_37_fu_2371_p2);

assign select_ln55_14_fu_2163_p3 = ((or_ln55_14_fu_2157_p2[0:0] === 1'b1) ? sext_ln55_29_fu_2153_p1 : ret_V_41_fu_2095_p2);

assign select_ln55_15_fu_2532_p3 = ((or_ln55_15_fu_2526_p2[0:0] === 1'b1) ? sext_ln55_31_fu_2522_p1 : ret_V_43_fu_2464_p2);

assign select_ln55_16_fu_2616_p3 = ((or_ln55_16_fu_2610_p2[0:0] === 1'b1) ? sext_ln55_33_fu_2606_p1 : ret_V_45_fu_2548_p2);

assign select_ln55_1_fu_881_p3 = ((or_ln55_1_fu_875_p2[0:0] === 1'b1) ? sext_ln55_3_fu_871_p1 : ret_V_4_fu_813_p2);

assign select_ln55_2_fu_1556_p3 = ((or_ln55_2_fu_1550_p2[0:0] === 1'b1) ? sext_ln55_5_fu_1546_p1 : ret_V_8_fu_1488_p2);

assign select_ln55_3_fu_1651_p3 = ((or_ln55_3_fu_1645_p2[0:0] === 1'b1) ? sext_ln55_7_fu_1641_p1 : ret_V_9_fu_1583_p2);

assign select_ln55_4_fu_597_p3 = ((or_ln55_4_fu_591_p2[0:0] === 1'b1) ? sext_ln55_9_fu_587_p1 : ret_V_11_fu_529_p2);

assign select_ln55_5_fu_989_p3 = ((or_ln55_5_fu_983_p2[0:0] === 1'b1) ? sext_ln55_11_fu_979_p1 : ret_V_13_fu_921_p2);

assign select_ln55_6_fu_1079_p3 = ((or_ln55_6_fu_1073_p2[0:0] === 1'b1) ? sext_ln55_13_fu_1069_p1 : ret_V_14_fu_1011_p2);

assign select_ln55_7_fu_692_p3 = ((or_ln55_7_fu_686_p2[0:0] === 1'b1) ? sext_ln55_15_fu_682_p1 : ret_V_16_fu_624_p2);

assign select_ln55_8_fu_1202_p3 = ((or_ln55_8_fu_1196_p2[0:0] === 1'b1) ? sext_ln55_17_fu_1192_p1 : ret_V_17_fu_1134_p2);

assign select_ln55_9_fu_1283_p3 = ((or_ln55_9_fu_1277_p2[0:0] === 1'b1) ? sext_ln55_19_fu_1273_p1 : ret_V_19_fu_1215_p2);

assign select_ln55_fu_797_p3 = ((or_ln55_fu_791_p2[0:0] === 1'b1) ? sext_ln55_1_fu_787_p1 : ret_V_2_fu_729_p2);

assign sext_ln1118_10_fu_2629_p1 = $signed(sin_lut_samples_V_load_2_reg_3364);

assign sext_ln1118_11_fu_2275_p1 = p_Val2_46_reg_3191_pp0_iter2_reg;

assign sext_ln1118_12_fu_1099_p1 = $signed(shl_ln1118_3_fu_1092_p3);

assign sext_ln1118_13_fu_1110_p1 = $signed(shl_ln1118_4_fu_1103_p3);

assign sext_ln1118_18_fu_2312_p1 = r_V_14_reg_3298;

assign sext_ln1118_20_fu_1847_p1 = r_V_18_reg_3217;

assign sext_ln1118_21_fu_1328_p1 = $signed(ret_V_26_fu_1322_p2);

assign sext_ln1118_23_fu_1358_p1 = p_Val2_22_reg_3130;

assign sext_ln1118_25_fu_1966_p1 = $signed(ret_V_30_reg_3238);

assign sext_ln1118_26_fu_2188_p1 = $signed(shl_ln1118_7_fu_2181_p3);

assign sext_ln1118_27_fu_2199_p1 = $signed(shl_ln1118_8_fu_2192_p3);

assign sext_ln1118_2_fu_1388_p1 = p_Val2_s_reg_3098_pp0_iter1_reg;

assign sext_ln1118_31_fu_2716_p1 = $signed(cos_lut_samples_V_load_5_reg_3399);

assign sext_ln1118_32_fu_2738_p1 = $signed(cos_lut_samples_V_q7);

assign sext_ln1118_33_fu_2761_p1 = $signed(cos_lut_samples_V_load_7_reg_3414);

assign sext_ln1118_35_fu_2798_p1 = $signed(cos_lut_samples_V_load_8_reg_3459);

assign sext_ln1118_39_fu_2814_p1 = $signed(sin_lut_samples_V_load_9_reg_3464);

assign sext_ln1118_3_fu_1398_p1 = shl_ln_fu_1391_p3;

assign sext_ln1118_4_fu_1402_p1 = shl_ln_fu_1391_p3;

assign sext_ln1118_5_fu_1412_p0 = cos_lut_samples_V_q2;

assign sext_ln1118_5_fu_1412_p1 = sext_ln1118_5_fu_1412_p0;

assign sext_ln1118_6_fu_1440_p0 = sin_lut_samples_V_q1;

assign sext_ln1118_6_fu_1440_p1 = sext_ln1118_6_fu_1440_p0;

assign sext_ln1118_7_fu_1444_p0 = sin_lut_samples_V_q1;

assign sext_ln1118_7_fu_1444_p1 = sext_ln1118_7_fu_1444_p0;

assign sext_ln1118_8_fu_1456_p1 = $signed(shl_ln1118_2_fu_1448_p3);

assign sext_ln1192_1_fu_2886_p1 = $signed(r_V_43_reg_3489);

assign sext_ln1192_2_fu_1822_p1 = $signed(rhs_V_3_fu_1809_p3);

assign sext_ln1192_3_fu_2835_p1 = $signed(r_V_46_reg_3474);

assign sext_ln1192_4_fu_2866_p1 = $signed(r_V_49_fu_2860_p2);

assign sext_ln55_10_fu_969_p1 = $signed(tmp_15_fu_959_p4);

assign sext_ln55_11_fu_979_p1 = $signed(add_ln55_5_fu_973_p2);

assign sext_ln55_12_fu_1059_p1 = $signed(tmp_18_fu_1049_p4);

assign sext_ln55_13_fu_1069_p1 = $signed(add_ln55_6_fu_1063_p2);

assign sext_ln55_14_fu_672_p1 = $signed(tmp_21_fu_662_p4);

assign sext_ln55_15_fu_682_p1 = $signed(add_ln55_7_fu_676_p2);

assign sext_ln55_16_fu_1182_p1 = $signed(tmp_24_fu_1172_p4);

assign sext_ln55_17_fu_1192_p1 = $signed(add_ln55_8_fu_1186_p2);

assign sext_ln55_18_fu_1263_p1 = $signed(tmp_29_fu_1253_p4);

assign sext_ln55_19_fu_1273_p1 = $signed(add_ln55_9_fu_1267_p2);

assign sext_ln55_1_fu_787_p1 = $signed(add_ln55_fu_781_p2);

assign sext_ln55_20_fu_1765_p1 = $signed(tmp_32_fu_1755_p4);

assign sext_ln55_21_fu_1775_p1 = $signed(add_ln55_10_fu_1769_p2);

assign sext_ln55_22_fu_1933_p1 = $signed(tmp_35_fu_1923_p4);

assign sext_ln55_23_fu_1943_p1 = $signed(add_ln55_11_fu_1937_p2);

assign sext_ln55_24_fu_2037_p1 = $signed(tmp_42_fu_2027_p4);

assign sext_ln55_25_fu_2047_p1 = $signed(add_ln55_12_fu_2041_p2);

assign sext_ln55_26_fu_2419_p1 = $signed(tmp_45_fu_2409_p4);

assign sext_ln55_27_fu_2429_p1 = $signed(add_ln55_13_fu_2423_p2);

assign sext_ln55_28_fu_2143_p1 = $signed(tmp_49_fu_2133_p4);

assign sext_ln55_29_fu_2153_p1 = $signed(add_ln55_14_fu_2147_p2);

assign sext_ln55_2_fu_861_p1 = $signed(tmp_6_fu_851_p4);

assign sext_ln55_30_fu_2512_p1 = $signed(tmp_52_fu_2502_p4);

assign sext_ln55_31_fu_2522_p1 = $signed(add_ln55_15_fu_2516_p2);

assign sext_ln55_32_fu_2596_p1 = $signed(tmp_57_fu_2586_p4);

assign sext_ln55_33_fu_2606_p1 = $signed(add_ln55_16_fu_2600_p2);

assign sext_ln55_3_fu_871_p1 = $signed(add_ln55_1_fu_865_p2);

assign sext_ln55_4_fu_1536_p1 = $signed(tmp_9_fu_1526_p4);

assign sext_ln55_5_fu_1546_p1 = $signed(add_ln55_2_fu_1540_p2);

assign sext_ln55_6_fu_1631_p1 = $signed(tmp_s_fu_1621_p4);

assign sext_ln55_7_fu_1641_p1 = $signed(add_ln55_3_fu_1635_p2);

assign sext_ln55_8_fu_577_p1 = $signed(tmp_12_fu_567_p4);

assign sext_ln55_9_fu_587_p1 = $signed(add_ln55_4_fu_581_p2);

assign sext_ln55_fu_777_p1 = $signed(tmp_3_fu_767_p4);

assign sext_ln703_16_fu_2284_p1 = r_V_41_fu_2278_p2;

assign sext_ln703_22_fu_1348_p1 = $signed(sin_lut_samples_V_q0);

assign sext_ln703_25_fu_2452_p1 = p_Val2_46_reg_3191_pp0_iter2_reg;

assign sext_ln703_2_fu_1430_p1 = $signed(r_V_38_fu_1424_p2);

assign sext_ln703_4_fu_1466_p1 = $signed(r_V_39_fu_1460_p2);

assign sext_ln703_9_fu_1673_p1 = $signed(p_Val2_17_reg_3176);

assign sext_ln728_1_fu_2646_p1 = $signed(rhs_V_fu_2638_p3);

assign sext_ln728_3_fu_2295_p1 = $signed(rhs_V_2_fu_2288_p3);

assign sext_ln728_5_fu_2696_p1 = $signed(rhs_V_6_fu_2689_p3);

assign sext_ln728_fu_895_p1 = p_Val2_s_reg_3098;

assign shl_ln1118_1_fu_1416_p1 = cos_lut_samples_V_q2;

assign shl_ln1118_1_fu_1416_p3 = {{shl_ln1118_1_fu_1416_p1}, {2'd0}};

assign shl_ln1118_2_fu_1448_p1 = sin_lut_samples_V_q1;

assign shl_ln1118_2_fu_1448_p3 = {{shl_ln1118_2_fu_1448_p1}, {2'd0}};

assign shl_ln1118_3_fu_1092_p3 = {{p_Val2_s_reg_3098}, {5'd0}};

assign shl_ln1118_4_fu_1103_p3 = {{p_Val2_s_reg_3098}, {3'd0}};

assign shl_ln1118_5_fu_2315_p3 = {{r_V_14_reg_3298}, {2'd0}};

assign shl_ln1118_6_fu_1850_p3 = {{r_V_18_reg_3217}, {2'd0}};

assign shl_ln1118_7_fu_2181_p3 = {{p_Val2_22_reg_3130_pp0_iter1_reg}, {5'd0}};

assign shl_ln1118_8_fu_2192_p3 = {{p_Val2_22_reg_3130_pp0_iter1_reg}, {2'd0}};

assign shl_ln1_fu_2335_p3 = {{add_ln700_1_reg_3309}, {12'd0}};

assign shl_ln700_1_fu_2677_p3 = {{sub_ln700_reg_3379}, {12'd0}};

assign shl_ln703_fu_1798_p2 = r_V_11_fu_2993_p2 << 24'd2;

assign shl_ln_fu_1391_p3 = {{p_Val2_s_reg_3098_pp0_iter1_reg}, {2'd0}};

assign sin_lut_samples_V_address0 = zext_ln57_7_fu_700_p1;

assign sin_lut_samples_V_address1 = zext_ln57_1_fu_889_p1;

assign sin_lut_samples_V_address2 = zext_ln57_6_fu_1087_p1;

assign sin_lut_samples_V_address3 = zext_ln57_8_fu_1210_p1;

assign sin_lut_samples_V_address4 = zext_ln57_9_fu_1291_p1;

assign sin_lut_samples_V_address5 = zext_ln57_2_fu_1564_p1;

assign sin_lut_samples_V_address6 = zext_ln57_3_fu_1659_p1;

assign sin_lut_samples_V_address7 = zext_ln57_10_fu_1793_p1;

assign sin_lut_samples_V_address8 = zext_ln57_11_fu_1961_p1;

assign sin_lut_samples_V_address9 = zext_ln57_16_fu_2624_p1;

assign sub_ln1192_fu_1817_p2 = ($signed(r_V_11_fu_2993_p2) - $signed(shl_ln703_fu_1798_p2));

assign sub_ln700_1_fu_2684_p2 = (shl_ln700_1_fu_2677_p3 - mul_ln700_3_reg_3384);

assign sub_ln700_fu_2342_p2 = ($signed(shl_ln1_fu_2335_p3) - $signed(mul_ln700_1_fu_3055_p2));

assign sub_ln703_fu_1569_p2 = ($signed(p_Val2_12_reg_3080_pp0_iter1_reg) - $signed(p_Val2_5_reg_3111_pp0_iter1_reg));

assign tmp_10_fu_1502_p4 = {{ret_V_8_fu_1488_p2[12:10]}};

assign tmp_11_fu_1518_p3 = ret_V_8_fu_1488_p2[32'd12];

assign tmp_12_fu_567_p4 = {{{tmp_20_fu_559_p3}, {9'd0}}, {tmp_20_fu_559_p3}};

assign tmp_13_fu_1589_p3 = ret_V_9_fu_1583_p2[32'd12];

assign tmp_14_fu_1597_p4 = {{ret_V_9_fu_1583_p2[12:10]}};

assign tmp_15_fu_959_p4 = {{{tmp_25_fu_951_p3}, {9'd0}}, {tmp_25_fu_951_p3}};

assign tmp_16_fu_1613_p3 = ret_V_9_fu_1583_p2[32'd12];

assign tmp_17_fu_535_p3 = ret_V_11_fu_529_p2[32'd12];

assign tmp_18_fu_1049_p4 = {{{tmp_28_fu_1041_p3}, {9'd0}}, {tmp_28_fu_1041_p3}};

assign tmp_19_fu_543_p4 = {{ret_V_11_fu_529_p2[12:10]}};

assign tmp_1_fu_743_p4 = {{ret_V_2_fu_729_p2[12:10]}};

assign tmp_20_fu_559_p3 = ret_V_11_fu_529_p2[32'd12];

assign tmp_21_fu_662_p4 = {{{tmp_33_fu_654_p3}, {9'd0}}, {tmp_33_fu_654_p3}};

assign tmp_22_fu_927_p3 = ret_V_13_fu_921_p2[32'd12];

assign tmp_23_fu_935_p4 = {{ret_V_13_fu_921_p2[12:10]}};

assign tmp_24_fu_1172_p4 = {{{tmp_37_fu_1164_p3}, {9'd0}}, {tmp_37_fu_1164_p3}};

assign tmp_25_fu_951_p3 = ret_V_13_fu_921_p2[32'd12];

assign tmp_26_fu_1017_p3 = ret_V_14_fu_1011_p2[32'd12];

assign tmp_27_fu_1025_p4 = {{ret_V_14_fu_1011_p2[12:10]}};

assign tmp_28_fu_1041_p3 = ret_V_14_fu_1011_p2[32'd12];

assign tmp_29_fu_1253_p4 = {{{tmp_40_fu_1245_p3}, {9'd0}}, {tmp_40_fu_1245_p3}};

assign tmp_2_fu_759_p3 = ret_V_2_fu_729_p2[32'd12];

assign tmp_30_fu_630_p3 = ret_V_16_fu_624_p2[32'd12];

assign tmp_31_fu_638_p4 = {{ret_V_16_fu_624_p2[12:10]}};

assign tmp_32_fu_1755_p4 = {{{tmp_44_fu_1747_p3}, {9'd0}}, {tmp_44_fu_1747_p3}};

assign tmp_33_fu_654_p3 = ret_V_16_fu_624_p2[32'd12];

assign tmp_34_fu_1140_p3 = ret_V_17_fu_1134_p2[32'd12];

assign tmp_35_fu_1923_p4 = {{{tmp_50_fu_1915_p3}, {9'd0}}, {tmp_50_fu_1915_p3}};

assign tmp_36_fu_1148_p4 = {{ret_V_17_fu_1134_p2[12:10]}};

assign tmp_37_fu_1164_p3 = ret_V_17_fu_1134_p2[32'd12];

assign tmp_38_fu_1221_p3 = ret_V_19_fu_1215_p2[32'd12];

assign tmp_39_fu_1229_p4 = {{ret_V_19_fu_1215_p2[12:10]}};

assign tmp_3_fu_767_p4 = {{{tmp_2_fu_759_p3}, {9'd0}}, {tmp_2_fu_759_p3}};

assign tmp_40_fu_1245_p3 = ret_V_19_fu_1215_p2[32'd12];

assign tmp_41_fu_1723_p3 = ret_V_20_fu_1717_p2[32'd12];

assign tmp_42_fu_2027_p4 = {{{tmp_54_fu_2019_p3}, {9'd0}}, {tmp_54_fu_2019_p3}};

assign tmp_43_fu_1731_p4 = {{ret_V_20_fu_1717_p2[12:10]}};

assign tmp_44_fu_1747_p3 = ret_V_20_fu_1717_p2[32'd12];

assign tmp_45_fu_2409_p4 = {{{tmp_58_fu_2401_p3}, {9'd0}}, {tmp_58_fu_2401_p3}};

assign tmp_46_fu_2895_p4 = {{ret_V_53_fu_2889_p2[44:36]}};

assign tmp_47_fu_1891_p3 = ret_V_28_fu_1885_p2[32'd12];

assign tmp_48_fu_1899_p4 = {{ret_V_28_fu_1885_p2[12:10]}};

assign tmp_49_fu_2133_p4 = {{{tmp_63_fu_2125_p3}, {9'd0}}, {tmp_63_fu_2125_p3}};

assign tmp_4_fu_819_p3 = ret_V_4_fu_813_p2[32'd12];

assign tmp_50_fu_1915_p3 = ret_V_28_fu_1885_p2[32'd12];

assign tmp_51_fu_1995_p3 = ret_V_34_fu_1989_p2[32'd12];

assign tmp_52_fu_2502_p4 = {{{tmp_66_fu_2494_p3}, {9'd0}}, {tmp_66_fu_2494_p3}};

assign tmp_53_fu_2003_p4 = {{ret_V_34_fu_1989_p2[12:10]}};

assign tmp_54_fu_2019_p3 = ret_V_34_fu_1989_p2[32'd12];

assign tmp_55_fu_2377_p3 = ret_V_37_fu_2371_p2[32'd12];

assign tmp_56_fu_2385_p4 = {{ret_V_37_fu_2371_p2[12:10]}};

assign tmp_57_fu_2586_p4 = {{{tmp_69_fu_2578_p3}, {9'd0}}, {tmp_69_fu_2578_p3}};

assign tmp_58_fu_2401_p3 = ret_V_37_fu_2371_p2[32'd12];

assign tmp_5_fu_827_p4 = {{ret_V_4_fu_813_p2[12:10]}};

assign tmp_60_fu_2101_p3 = ret_V_41_fu_2095_p2[32'd12];

assign tmp_62_fu_2109_p4 = {{ret_V_41_fu_2095_p2[12:10]}};

assign tmp_63_fu_2125_p3 = ret_V_41_fu_2095_p2[32'd12];

assign tmp_64_fu_2470_p3 = ret_V_43_fu_2464_p2[32'd12];

assign tmp_65_fu_2478_p4 = {{ret_V_43_fu_2464_p2[12:10]}};

assign tmp_66_fu_2494_p3 = ret_V_43_fu_2464_p2[32'd12];

assign tmp_67_fu_2554_p3 = ret_V_45_fu_2548_p2[32'd12];

assign tmp_68_fu_2562_p4 = {{ret_V_45_fu_2548_p2[12:10]}};

assign tmp_69_fu_2578_p3 = ret_V_45_fu_2548_p2[32'd12];

assign tmp_6_fu_851_p4 = {{{tmp_7_fu_843_p3}, {9'd0}}, {tmp_7_fu_843_p3}};

assign tmp_7_fu_843_p3 = ret_V_4_fu_813_p2[32'd12];

assign tmp_8_fu_1494_p3 = ret_V_8_fu_1488_p2[32'd12];

assign tmp_9_fu_1526_p4 = {{{tmp_11_fu_1518_p3}, {9'd0}}, {tmp_11_fu_1518_p3}};

assign tmp_fu_735_p3 = ret_V_2_fu_729_p2[32'd12];

assign tmp_s_fu_1621_p4 = {{{tmp_16_fu_1613_p3}, {9'd0}}, {tmp_16_fu_1613_p3}};

assign y_0_V = trunc_ln_reg_3429_pp0_iter6_reg;

assign y_1_V = $signed(tmp_46_fu_2895_p4);

assign y_2_V = trunc_ln708_4_reg_3439_pp0_iter6_reg;

assign y_3_V = $signed(tmp_59_reg_3494);

assign y_4_V = $signed(tmp_70_reg_3499);

assign zext_ln1118_fu_2748_p1 = ret_V_39_reg_3409;

assign zext_ln57_10_fu_1793_p1 = select_ln55_10_fu_1785_p3;

assign zext_ln57_11_fu_1961_p1 = select_ln55_11_fu_1953_p3;

assign zext_ln57_12_fu_2065_p1 = select_ln55_12_fu_2057_p3;

assign zext_ln57_13_fu_2447_p1 = select_ln55_13_fu_2439_p3;

assign zext_ln57_14_fu_2171_p1 = select_ln55_14_fu_2163_p3;

assign zext_ln57_15_fu_2540_p1 = select_ln55_15_fu_2532_p3;

assign zext_ln57_16_fu_2624_p1 = select_ln55_16_fu_2616_p3;

assign zext_ln57_1_fu_889_p1 = select_ln55_1_fu_881_p3;

assign zext_ln57_2_fu_1564_p1 = select_ln55_2_fu_1556_p3;

assign zext_ln57_3_fu_1659_p1 = select_ln55_3_fu_1651_p3;

assign zext_ln57_4_fu_605_p1 = select_ln55_4_fu_597_p3;

assign zext_ln57_5_fu_997_p1 = select_ln55_5_fu_989_p3;

assign zext_ln57_6_fu_1087_p1 = select_ln55_6_fu_1079_p3;

assign zext_ln57_7_fu_700_p1 = select_ln55_7_fu_692_p3;

assign zext_ln57_8_fu_1210_p1 = select_ln55_8_fu_1202_p3;

assign zext_ln57_9_fu_1291_p1 = select_ln55_9_fu_1283_p3;

assign zext_ln57_fu_805_p1 = select_ln55_fu_797_p3;

always @ (posedge ap_clk) begin
    sext_ln1118_12_reg_3197[4:0] <= 5'b00000;
end

endmodule //myproject
