Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Mon Oct 15 15:46:25 2018
| Host         : westeros running 64-bit Ubuntu 18.04.1 LTS
| Command      : report_timing_summary -file ./reports/impl_timing_report_aes.txt -delay_type min_max -max_path 50
| Design       : aes
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.948        0.000                      0                   36        0.276        0.000                      0                   36        3.000        0.000                       0                    50  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  w_clk_out_clk_wiz_gen   {0.000 5.500}      11.000          90.909          
  w_clkfbout_clk_wiz_gen  {0.000 25.000}     50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  w_clk_out_clk_wiz_gen         4.948        0.000                      0                   36        0.276        0.000                      0                   36        5.000        0.000                       0                    46  
  w_clkfbout_clk_wiz_gen                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  w_clk_out_clk_wiz_gen
  To Clock:  w_clk_out_clk_wiz_gen

Setup :            0  Failing Endpoints,  Worst Slack        4.948ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.276ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.948ns  (required time - arrival time)
  Source:                 B_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 1.306ns (22.015%)  route 4.626ns (77.985%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 9.525 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.637    -0.875    clk_out
    SLICE_X65Y42         FDRE                                         r  B_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  B_reg[64]/Q
                         net (fo=106, routed)         1.708     1.290    u/Q[3]
    SLICE_X63Y45         LUT4 (Prop_lut4_I3_O)        0.152     1.442 r  u/x[7]_i_7/O
                         net (fo=12, routed)          1.204     2.646    u/p_0_in300_in[120]
    SLICE_X62Y50         LUT5 (Prop_lut5_I3_O)        0.326     2.972 r  u/x[8]_i_9/O
                         net (fo=1, routed)           0.495     3.467    u/x[8]_i_9_n_0
    SLICE_X63Y50         LUT5 (Prop_lut5_I0_O)        0.124     3.591 r  u/x[8]_i_6/O
                         net (fo=1, routed)           0.558     4.149    u/x[8]_i_6_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I1_O)        0.124     4.273 r  u/x[8]_i_2/O
                         net (fo=1, routed)           0.661     4.934    u/x[8]_i_2_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I0_O)        0.124     5.058 r  u/x[8]_i_1/O
                         net (fo=1, routed)           0.000     5.058    u/fn_product_return[119]
    SLICE_X62Y47         FDRE                                         r  u/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.520     9.525    u/clk_out
    SLICE_X62Y47         FDRE                                         r  u/x_reg[8]/C
                         clock pessimism              0.578    10.102    
                         clock uncertainty           -0.126     9.976    
    SLICE_X62Y47         FDRE (Setup_fdre_C_D)        0.029    10.005    u/x_reg[8]
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                          -5.058    
  -------------------------------------------------------------------
                         slack                                  4.948    

Slack (MET) :             5.345ns  (required time - arrival time)
  Source:                 A_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.582ns  (logic 1.493ns (26.748%)  route 4.089ns (73.252%))
  Logic Levels:           6  (LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 9.525 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.638    -0.874    clk_out
    SLICE_X65Y45         FDRE                                         r  A_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  A_reg[65]/Q
                         net (fo=83, routed)          1.920     1.503    u/A_reg[65][3]
    SLICE_X65Y51         LUT6 (Prop_lut6_I3_O)        0.124     1.627 r  u/x[11]_i_15/O
                         net (fo=1, routed)           0.000     1.627    u/x[11]_i_15_n_0
    SLICE_X65Y51         MUXF7 (Prop_muxf7_I1_O)      0.245     1.872 r  u/x_reg[11]_i_12/O
                         net (fo=1, routed)           0.000     1.872    u/x_reg[11]_i_12_n_0
    SLICE_X65Y51         MUXF8 (Prop_muxf8_I0_O)      0.104     1.976 r  u/x_reg[11]_i_10/O
                         net (fo=1, routed)           1.122     3.098    u/Z190_in[116]
    SLICE_X65Y50         LUT6 (Prop_lut6_I2_O)        0.316     3.414 r  u/x[11]_i_8/O
                         net (fo=1, routed)           0.738     4.151    u/x[11]_i_8_n_0
    SLICE_X64Y49         LUT6 (Prop_lut6_I2_O)        0.124     4.275 r  u/x[11]_i_6/O
                         net (fo=1, routed)           0.309     4.584    u/x[11]_i_6_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.708 r  u/x[11]_i_1/O
                         net (fo=1, routed)           0.000     4.708    u/fn_product_return[116]
    SLICE_X64Y47         FDRE                                         r  u/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.520     9.525    u/clk_out
    SLICE_X64Y47         FDRE                                         r  u/x_reg[11]/C
                         clock pessimism              0.578    10.102    
                         clock uncertainty           -0.126     9.976    
    SLICE_X64Y47         FDRE (Setup_fdre_C_D)        0.077    10.053    u/x_reg[11]
  -------------------------------------------------------------------
                         required time                         10.053    
                         arrival time                          -4.708    
  -------------------------------------------------------------------
                         slack                                  5.345    

Slack (MET) :             5.403ns  (required time - arrival time)
  Source:                 A_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.475ns  (logic 1.306ns (23.853%)  route 4.169ns (76.147%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 9.524 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.638    -0.874    clk_out
    SLICE_X65Y45         FDRE                                         r  A_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  A_reg[65]/Q
                         net (fo=83, routed)          2.025     1.608    u/A_reg[65][3]
    SLICE_X58Y50         LUT5 (Prop_lut5_I2_O)        0.152     1.760 r  u/x[14]_i_8/O
                         net (fo=1, routed)           0.472     2.232    u/x[14]_i_8_n_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I0_O)        0.326     2.558 r  u/x[14]_i_7/O
                         net (fo=1, routed)           0.565     3.123    u/Z190_in[113]
    SLICE_X61Y50         LUT6 (Prop_lut6_I3_O)        0.124     3.247 r  u/x[14]_i_5/O
                         net (fo=1, routed)           0.763     4.010    u/x[14]_i_5_n_0
    SLICE_X62Y46         LUT5 (Prop_lut5_I1_O)        0.124     4.134 r  u/x[14]_i_2/O
                         net (fo=1, routed)           0.343     4.478    u/x[14]_i_2_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I1_O)        0.124     4.602 r  u/x[14]_i_1/O
                         net (fo=1, routed)           0.000     4.602    u/fn_product_return[113]
    SLICE_X63Y46         FDRE                                         r  u/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.519     9.524    u/clk_out
    SLICE_X63Y46         FDRE                                         r  u/x_reg[14]/C
                         clock pessimism              0.578    10.101    
                         clock uncertainty           -0.126     9.975    
    SLICE_X63Y46         FDRE (Setup_fdre_C_D)        0.029    10.004    u/x_reg[14]
  -------------------------------------------------------------------
                         required time                         10.004    
                         arrival time                          -4.602    
  -------------------------------------------------------------------
                         slack                                  5.403    

Slack (MET) :             5.406ns  (required time - arrival time)
  Source:                 A_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.461ns  (logic 1.076ns (19.704%)  route 4.385ns (80.296%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 9.524 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.637    -0.875    clk_out
    SLICE_X65Y42         FDRE                                         r  A_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  A_reg[68]/Q
                         net (fo=60, routed)          2.483     2.064    u/A_reg[65][0]
    SLICE_X59Y49         LUT6 (Prop_lut6_I1_O)        0.124     2.188 r  u/x[3]_i_12/O
                         net (fo=1, routed)           0.643     2.832    u/Z190_in[124]
    SLICE_X59Y49         LUT5 (Prop_lut5_I0_O)        0.124     2.956 r  u/x[3]_i_11/O
                         net (fo=1, routed)           0.806     3.762    u/x[3]_i_11_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I3_O)        0.124     3.886 r  u/x[3]_i_9/O
                         net (fo=1, routed)           0.151     4.037    u/x[3]_i_9_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I3_O)        0.124     4.161 r  u/x[3]_i_3/O
                         net (fo=1, routed)           0.301     4.462    u/x[3]_i_3_n_0
    SLICE_X59Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.586 r  u/x[3]_i_1/O
                         net (fo=1, routed)           0.000     4.586    u/fn_product_return[124]
    SLICE_X59Y47         FDRE                                         r  u/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.519     9.524    u/clk_out
    SLICE_X59Y47         FDRE                                         r  u/x_reg[3]/C
                         clock pessimism              0.564    10.087    
                         clock uncertainty           -0.126     9.961    
    SLICE_X59Y47         FDRE (Setup_fdre_C_D)        0.031     9.992    u/x_reg[3]
  -------------------------------------------------------------------
                         required time                          9.992    
                         arrival time                          -4.586    
  -------------------------------------------------------------------
                         slack                                  5.406    

Slack (MET) :             5.517ns  (required time - arrival time)
  Source:                 B_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.364ns  (logic 1.182ns (22.037%)  route 4.182ns (77.963%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 9.524 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.637    -0.875    clk_out
    SLICE_X65Y42         FDRE                                         r  B_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  B_reg[64]/Q
                         net (fo=106, routed)         1.708     1.290    u/Q[3]
    SLICE_X63Y45         LUT4 (Prop_lut4_I3_O)        0.152     1.442 r  u/x[7]_i_7/O
                         net (fo=12, routed)          1.061     2.503    u/p_0_in300_in[120]
    SLICE_X65Y49         LUT6 (Prop_lut6_I3_O)        0.326     2.829 r  u/x[10]_i_10/O
                         net (fo=2, routed)           0.834     3.663    u/x[10]_i_10_n_0
    SLICE_X61Y49         LUT4 (Prop_lut4_I2_O)        0.124     3.787 r  u/x[10]_i_5/O
                         net (fo=1, routed)           0.578     4.365    u/Z304_in[117]
    SLICE_X63Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.489 r  u/x[10]_i_1/O
                         net (fo=1, routed)           0.000     4.489    u/fn_product_return[117]
    SLICE_X63Y46         FDRE                                         r  u/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.519     9.524    u/clk_out
    SLICE_X63Y46         FDRE                                         r  u/x_reg[10]/C
                         clock pessimism              0.578    10.101    
                         clock uncertainty           -0.126     9.975    
    SLICE_X63Y46         FDRE (Setup_fdre_C_D)        0.031    10.006    u/x_reg[10]
  -------------------------------------------------------------------
                         required time                         10.006    
                         arrival time                          -4.489    
  -------------------------------------------------------------------
                         slack                                  5.517    

Slack (MET) :             5.620ns  (required time - arrival time)
  Source:                 B_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.294ns  (logic 1.306ns (24.670%)  route 3.988ns (75.330%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 9.523 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.637    -0.875    clk_out
    SLICE_X65Y42         FDRE                                         r  B_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  B_reg[64]/Q
                         net (fo=106, routed)         1.840     1.422    u/Q[3]
    SLICE_X58Y49         LUT5 (Prop_lut5_I0_O)        0.152     1.574 r  u/x[4]_i_13/O
                         net (fo=1, routed)           0.851     2.425    u/x[4]_i_13_n_0
    SLICE_X58Y49         LUT6 (Prop_lut6_I0_O)        0.326     2.751 r  u/x[4]_i_12/O
                         net (fo=1, routed)           0.412     3.163    u/x[4]_i_12_n_0
    SLICE_X59Y48         LUT6 (Prop_lut6_I5_O)        0.124     3.287 r  u/x[4]_i_8/O
                         net (fo=1, routed)           0.294     3.581    u/Z241_in[123]
    SLICE_X60Y48         LUT6 (Prop_lut6_I2_O)        0.124     3.705 r  u/x[4]_i_5/O
                         net (fo=1, routed)           0.590     4.295    u/x[4]_i_5_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I3_O)        0.124     4.419 r  u/x[4]_i_1/O
                         net (fo=1, routed)           0.000     4.419    u/fn_product_return[123]
    SLICE_X60Y46         FDRE                                         r  u/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.518     9.523    u/clk_out
    SLICE_X60Y46         FDRE                                         r  u/x_reg[4]/C
                         clock pessimism              0.564    10.086    
                         clock uncertainty           -0.126     9.960    
    SLICE_X60Y46         FDRE (Setup_fdre_C_D)        0.079    10.039    u/x_reg[4]
  -------------------------------------------------------------------
                         required time                         10.039    
                         arrival time                          -4.419    
  -------------------------------------------------------------------
                         slack                                  5.620    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 B_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.295ns  (logic 0.952ns (17.978%)  route 4.343ns (82.022%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 9.525 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.638    -0.874    clk_out
    SLICE_X65Y44         FDRE                                         r  B_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  B_reg[126]/Q
                         net (fo=114, routed)         2.008     1.591    u/Q[1]
    SLICE_X63Y48         LUT4 (Prop_lut4_I2_O)        0.124     1.715 r  u/x[8]_i_4/O
                         net (fo=15, routed)          1.182     2.896    u/x[8]_i_4_n_0
    SLICE_X65Y50         LUT6 (Prop_lut6_I2_O)        0.124     3.020 r  u/x[15]_i_4/O
                         net (fo=2, routed)           0.803     3.823    u/x[15]_i_4_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.947 r  u/x[7]_i_5/O
                         net (fo=1, routed)           0.351     4.298    u/x[7]_i_5_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I4_O)        0.124     4.422 r  u/x[7]_i_1/O
                         net (fo=1, routed)           0.000     4.422    u/fn_product_return[120]
    SLICE_X64Y47         FDRE                                         r  u/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.520     9.525    u/clk_out
    SLICE_X64Y47         FDRE                                         r  u/x_reg[7]/C
                         clock pessimism              0.578    10.102    
                         clock uncertainty           -0.126     9.976    
    SLICE_X64Y47         FDRE (Setup_fdre_C_D)        0.079    10.055    u/x_reg[7]
  -------------------------------------------------------------------
                         required time                         10.055    
                         arrival time                          -4.422    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.646ns  (required time - arrival time)
  Source:                 B_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.234ns  (logic 1.182ns (22.583%)  route 4.052ns (77.417%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 9.525 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.637    -0.875    clk_out
    SLICE_X65Y42         FDRE                                         r  B_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  B_reg[64]/Q
                         net (fo=106, routed)         1.708     1.290    u/Q[3]
    SLICE_X63Y45         LUT4 (Prop_lut4_I3_O)        0.152     1.442 r  u/x[7]_i_7/O
                         net (fo=12, routed)          1.426     2.867    u/p_0_in300_in[120]
    SLICE_X63Y49         LUT6 (Prop_lut6_I2_O)        0.326     3.193 r  u/x[9]_i_9/O
                         net (fo=1, routed)           0.473     3.667    u/x[9]_i_9_n_0
    SLICE_X63Y49         LUT6 (Prop_lut6_I0_O)        0.124     3.791 r  u/x[9]_i_6/O
                         net (fo=1, routed)           0.445     4.235    u/x[9]_i_6_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I5_O)        0.124     4.359 r  u/x[9]_i_1/O
                         net (fo=1, routed)           0.000     4.359    u/fn_product_return[118]
    SLICE_X63Y47         FDRE                                         r  u/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.520     9.525    u/clk_out
    SLICE_X63Y47         FDRE                                         r  u/x_reg[9]/C
                         clock pessimism              0.578    10.102    
                         clock uncertainty           -0.126     9.976    
    SLICE_X63Y47         FDRE (Setup_fdre_C_D)        0.029    10.005    u/x_reg[9]
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                          -4.359    
  -------------------------------------------------------------------
                         slack                                  5.646    

Slack (MET) :             5.713ns  (required time - arrival time)
  Source:                 A_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.150ns  (logic 1.076ns (20.894%)  route 4.074ns (79.106%))
  Logic Levels:           5  (LUT5=2 LUT6=3)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 9.523 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.638    -0.874    clk_out
    SLICE_X65Y45         FDRE                                         r  A_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  A_reg[65]/Q
                         net (fo=83, routed)          2.025     1.608    u/A_reg[65][3]
    SLICE_X58Y50         LUT5 (Prop_lut5_I3_O)        0.124     1.732 r  u/x[6]_i_14/O
                         net (fo=1, routed)           0.626     2.358    u/x[6]_i_14_n_0
    SLICE_X58Y50         LUT6 (Prop_lut6_I0_O)        0.124     2.482 r  u/x[6]_i_12/O
                         net (fo=1, routed)           0.444     2.926    u/Z190_in[121]
    SLICE_X58Y49         LUT6 (Prop_lut6_I3_O)        0.124     3.050 r  u/x[6]_i_9/O
                         net (fo=1, routed)           0.575     3.625    u/x[6]_i_9_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I4_O)        0.124     3.749 r  u/x[6]_i_4/O
                         net (fo=1, routed)           0.403     4.152    u/x[6]_i_4_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I2_O)        0.124     4.276 r  u/x[6]_i_1/O
                         net (fo=1, routed)           0.000     4.276    u/fn_product_return[121]
    SLICE_X61Y46         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.518     9.523    u/clk_out
    SLICE_X61Y46         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.564    10.086    
                         clock uncertainty           -0.126     9.960    
    SLICE_X61Y46         FDRE (Setup_fdre_C_D)        0.029     9.989    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          9.989    
                         arrival time                          -4.276    
  -------------------------------------------------------------------
                         slack                                  5.713    

Slack (MET) :             5.865ns  (required time - arrival time)
  Source:                 B_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        5.014ns  (logic 1.076ns (21.461%)  route 3.938ns (78.539%))
  Logic Levels:           5  (LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 9.525 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.638    -0.874    clk_out
    SLICE_X65Y44         FDRE                                         r  B_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  B_reg[126]/Q
                         net (fo=114, routed)         2.008     1.591    u/Q[1]
    SLICE_X63Y48         LUT4 (Prop_lut4_I2_O)        0.124     1.715 f  u/x[8]_i_4/O
                         net (fo=15, routed)          0.557     2.272    u/x[8]_i_4_n_0
    SLICE_X60Y50         LUT5 (Prop_lut5_I0_O)        0.124     2.396 r  u/x[13]_i_11/O
                         net (fo=2, routed)           0.511     2.907    u/x[13]_i_11_n_0
    SLICE_X61Y50         LUT6 (Prop_lut6_I0_O)        0.124     3.031 r  u/x[13]_i_8/O
                         net (fo=1, routed)           0.545     3.576    u/x[13]_i_8_n_0
    SLICE_X61Y49         LUT5 (Prop_lut5_I1_O)        0.124     3.700 r  u/x[13]_i_4/O
                         net (fo=1, routed)           0.316     4.016    u/x[13]_i_4_n_0
    SLICE_X63Y48         LUT6 (Prop_lut6_I2_O)        0.124     4.140 r  u/x[13]_i_1/O
                         net (fo=1, routed)           0.000     4.140    u/fn_product_return[114]
    SLICE_X63Y48         FDRE                                         r  u/x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.520     9.525    u/clk_out
    SLICE_X63Y48         FDRE                                         r  u/x_reg[13]/C
                         clock pessimism              0.578    10.102    
                         clock uncertainty           -0.126     9.976    
    SLICE_X63Y48         FDRE (Setup_fdre_C_D)        0.029    10.005    u/x_reg[13]
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                          -4.140    
  -------------------------------------------------------------------
                         slack                                  5.865    

Slack (MET) :             6.013ns  (required time - arrival time)
  Source:                 B_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.899ns  (logic 1.304ns (26.618%)  route 3.595ns (73.383%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 9.524 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.638    -0.874    clk_out
    SLICE_X65Y44         FDRE                                         r  B_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  B_reg[126]/Q
                         net (fo=114, routed)         1.836     1.419    u/Q[1]
    SLICE_X59Y51         LUT4 (Prop_lut4_I2_O)        0.150     1.569 r  u/x[5]_i_11/O
                         net (fo=1, routed)           0.433     2.002    u/x[5]_i_11_n_0
    SLICE_X59Y51         LUT6 (Prop_lut6_I1_O)        0.326     2.328 r  u/x[5]_i_9/O
                         net (fo=1, routed)           0.452     2.780    u/x[5]_i_9_n_0
    SLICE_X60Y51         LUT2 (Prop_lut2_I0_O)        0.124     2.904 r  u/x[5]_i_6/O
                         net (fo=1, routed)           0.457     3.361    u/x[5]_i_6_n_0
    SLICE_X60Y48         LUT6 (Prop_lut6_I2_O)        0.124     3.485 r  u/x[5]_i_2/O
                         net (fo=1, routed)           0.416     3.902    u/x[5]_i_2_n_0
    SLICE_X60Y47         LUT6 (Prop_lut6_I2_O)        0.124     4.026 r  u/x[5]_i_1/O
                         net (fo=1, routed)           0.000     4.026    u/fn_product_return[122]
    SLICE_X60Y47         FDRE                                         r  u/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.519     9.524    u/clk_out
    SLICE_X60Y47         FDRE                                         r  u/x_reg[5]/C
                         clock pessimism              0.564    10.087    
                         clock uncertainty           -0.126     9.961    
    SLICE_X60Y47         FDRE (Setup_fdre_C_D)        0.077    10.038    u/x_reg[5]
  -------------------------------------------------------------------
                         required time                         10.038    
                         arrival time                          -4.026    
  -------------------------------------------------------------------
                         slack                                  6.013    

Slack (MET) :             6.076ns  (required time - arrival time)
  Source:                 A_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.803ns  (logic 1.449ns (30.171%)  route 3.354ns (69.829%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 9.525 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.638    -0.874    clk_out
    SLICE_X65Y45         FDRE                                         r  A_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  A_reg[65]/Q
                         net (fo=83, routed)          2.100     1.683    u/A_reg[65][3]
    SLICE_X64Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.807 r  u/x[12]_i_19/O
                         net (fo=1, routed)           0.000     1.807    u/x[12]_i_19_n_0
    SLICE_X64Y51         MUXF7 (Prop_muxf7_I1_O)      0.214     2.021 r  u/x_reg[12]_i_15/O
                         net (fo=1, routed)           0.000     2.021    u/x_reg[12]_i_15_n_0
    SLICE_X64Y51         MUXF8 (Prop_muxf8_I1_O)      0.088     2.109 r  u/x_reg[12]_i_11/O
                         net (fo=1, routed)           0.431     2.540    u/Z190_in[115]
    SLICE_X64Y50         LUT5 (Prop_lut5_I1_O)        0.319     2.859 r  u/x[12]_i_9/O
                         net (fo=1, routed)           0.520     3.378    u/x[12]_i_9_n_0
    SLICE_X62Y49         LUT6 (Prop_lut6_I5_O)        0.124     3.502 r  u/x[12]_i_2/O
                         net (fo=1, routed)           0.303     3.805    u/Z304_in[115]
    SLICE_X62Y48         LUT6 (Prop_lut6_I0_O)        0.124     3.929 r  u/x[12]_i_1/O
                         net (fo=1, routed)           0.000     3.929    u/fn_product_return[115]
    SLICE_X62Y48         FDRE                                         r  u/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.520     9.525    u/clk_out
    SLICE_X62Y48         FDRE                                         r  u/x_reg[12]/C
                         clock pessimism              0.578    10.102    
                         clock uncertainty           -0.126     9.976    
    SLICE_X62Y48         FDRE (Setup_fdre_C_D)        0.029    10.005    u/x_reg[12]
  -------------------------------------------------------------------
                         required time                         10.005    
                         arrival time                          -3.929    
  -------------------------------------------------------------------
                         slack                                  6.076    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 A_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.705ns  (logic 0.828ns (17.600%)  route 3.877ns (82.400%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 9.525 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.875ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.637    -0.875    clk_out
    SLICE_X65Y42         FDRE                                         r  A_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.456    -0.419 r  A_reg[68]/Q
                         net (fo=60, routed)          2.637     2.219    u/A_reg[65][0]
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124     2.343 r  u/x[7]_i_10/O
                         net (fo=1, routed)           0.801     3.144    u/x[7]_i_10_n_0
    SLICE_X63Y47         LUT6 (Prop_lut6_I4_O)        0.124     3.268 r  u/x[7]_i_6/O
                         net (fo=3, routed)           0.438     3.706    u/x[7]_i_6_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.124     3.830 r  u/x[15]_i_1/O
                         net (fo=1, routed)           0.000     3.830    u/fn_product_return[112]
    SLICE_X64Y47         FDRE                                         r  u/x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.520     9.525    u/clk_out
    SLICE_X64Y47         FDRE                                         r  u/x_reg[15]/C
                         clock pessimism              0.578    10.102    
                         clock uncertainty           -0.126     9.976    
    SLICE_X64Y47         FDRE (Setup_fdre_C_D)        0.081    10.057    u/x_reg[15]
  -------------------------------------------------------------------
                         required time                         10.057    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                  6.227    

Slack (MET) :             6.631ns  (required time - arrival time)
  Source:                 B_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 0.828ns (19.561%)  route 3.405ns (80.439%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 9.524 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.638    -0.874    clk_out
    SLICE_X65Y44         FDRE                                         r  B_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  B_reg[126]/Q
                         net (fo=114, routed)         1.514     1.096    u/Q[1]
    SLICE_X59Y47         LUT2 (Prop_lut2_I1_O)        0.124     1.220 r  u/x[2]_i_10/O
                         net (fo=3, routed)           0.949     2.170    u/x[2]_i_10_n_0
    SLICE_X61Y47         LUT6 (Prop_lut6_I1_O)        0.124     2.294 r  u/x[2]_i_3/O
                         net (fo=2, routed)           0.942     3.235    u/x[2]_i_3_n_0
    SLICE_X58Y47         LUT6 (Prop_lut6_I1_O)        0.124     3.359 r  u/x[2]_i_1/O
                         net (fo=1, routed)           0.000     3.359    u/fn_product_return[125]
    SLICE_X58Y47         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.519     9.524    u/clk_out
    SLICE_X58Y47         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.564    10.087    
                         clock uncertainty           -0.126     9.961    
    SLICE_X58Y47         FDRE (Setup_fdre_C_D)        0.029     9.990    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                          9.990    
                         arrival time                          -3.359    
  -------------------------------------------------------------------
                         slack                                  6.631    

Slack (MET) :             7.110ns  (required time - arrival time)
  Source:                 A_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.828ns (21.761%)  route 2.977ns (78.239%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 9.523 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.638    -0.874    clk_out
    SLICE_X65Y45         FDRE                                         r  A_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  A_reg[65]/Q
                         net (fo=83, routed)          1.352     0.935    u/A_reg[65][3]
    SLICE_X59Y46         LUT3 (Prop_lut3_I0_O)        0.124     1.059 r  u/x[0]_i_3/O
                         net (fo=2, routed)           0.964     2.023    u/x[0]_i_3_n_0
    SLICE_X60Y46         LUT5 (Prop_lut5_I0_O)        0.124     2.147 r  u/x[1]_i_3/O
                         net (fo=1, routed)           0.660     2.808    u/x[1]_i_3_n_0
    SLICE_X60Y45         LUT5 (Prop_lut5_I2_O)        0.124     2.932 r  u/x[1]_i_1/O
                         net (fo=1, routed)           0.000     2.932    u/fn_product_return[126]
    SLICE_X60Y45         FDRE                                         r  u/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.518     9.523    u/clk_out
    SLICE_X60Y45         FDRE                                         r  u/x_reg[1]/C
                         clock pessimism              0.564    10.086    
                         clock uncertainty           -0.126     9.960    
    SLICE_X60Y45         FDRE (Setup_fdre_C_D)        0.081    10.041    u/x_reg[1]
  -------------------------------------------------------------------
                         required time                         10.041    
                         arrival time                          -2.932    
  -------------------------------------------------------------------
                         slack                                  7.110    

Slack (MET) :             7.896ns  (required time - arrival time)
  Source:                 B_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.969ns  (logic 0.704ns (23.709%)  route 2.265ns (76.291%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 9.523 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.638    -0.874    clk_out
    SLICE_X65Y44         FDRE                                         r  B_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.418 r  B_reg[126]/Q
                         net (fo=114, routed)         1.322     0.904    u/Q[1]
    SLICE_X60Y45         LUT3 (Prop_lut3_I2_O)        0.124     1.028 r  u/x[0]_i_2/O
                         net (fo=2, routed)           0.944     1.972    u/x[0]_i_2_n_0
    SLICE_X59Y46         LUT5 (Prop_lut5_I0_O)        0.124     2.096 r  u/x[0]_i_1/O
                         net (fo=1, routed)           0.000     2.096    u/fn_product_return[127]
    SLICE_X59Y46         FDRE                                         r  u/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.518     9.523    u/clk_out
    SLICE_X59Y46         FDRE                                         r  u/x_reg[0]/C
                         clock pessimism              0.564    10.086    
                         clock uncertainty           -0.126     9.960    
    SLICE_X59Y46         FDRE (Setup_fdre_C_D)        0.031     9.991    u/x_reg[0]
  -------------------------------------------------------------------
                         required time                          9.991    
                         arrival time                          -2.096    
  -------------------------------------------------------------------
                         slack                                  7.896    

Slack (MET) :             8.458ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.502ns  (logic 1.849ns (73.898%)  route 0.653ns (26.102%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 9.524 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.070 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.070    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.187 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.187    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.304 r  u/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    u/clkdiv_reg[12]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.627 r  u/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.627    u/clkdiv_reg[16]_i_1_n_6
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.519     9.524    u/clk_out
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[17]/C
                         clock pessimism              0.578    10.101    
                         clock uncertainty           -0.126     9.975    
    SLICE_X64Y43         FDRE (Setup_fdre_C_D)        0.109    10.084    u/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                         10.084    
                         arrival time                          -1.627    
  -------------------------------------------------------------------
                         slack                                  8.458    

Slack (MET) :             8.466ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.494ns  (logic 1.841ns (73.814%)  route 0.653ns (26.186%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 9.524 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.070 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.070    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.187 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.187    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.304 r  u/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    u/clkdiv_reg[12]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.619 r  u/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.619    u/clkdiv_reg[16]_i_1_n_4
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.519     9.524    u/clk_out
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[19]/C
                         clock pessimism              0.578    10.101    
                         clock uncertainty           -0.126     9.975    
    SLICE_X64Y43         FDRE (Setup_fdre_C_D)        0.109    10.084    u/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                         10.084    
                         arrival time                          -1.619    
  -------------------------------------------------------------------
                         slack                                  8.466    

Slack (MET) :             8.542ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 1.765ns (72.991%)  route 0.653ns (27.009%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 9.524 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.070 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.070    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.187 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.187    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.304 r  u/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    u/clkdiv_reg[12]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.543 r  u/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.543    u/clkdiv_reg[16]_i_1_n_5
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.519     9.524    u/clk_out
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[18]/C
                         clock pessimism              0.578    10.101    
                         clock uncertainty           -0.126     9.975    
    SLICE_X64Y43         FDRE (Setup_fdre_C_D)        0.109    10.084    u/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                         10.084    
                         arrival time                          -1.543    
  -------------------------------------------------------------------
                         slack                                  8.542    

Slack (MET) :             8.562ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.398ns  (logic 1.745ns (72.766%)  route 0.653ns (27.234%))
  Logic Levels:           6  (CARRY4=5 LUT1=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 9.524 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.070 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.070    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.187 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.187    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.304 r  u/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.304    u/clkdiv_reg[12]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.523 r  u/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.523    u/clkdiv_reg[16]_i_1_n_7
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.519     9.524    u/clk_out
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[16]/C
                         clock pessimism              0.578    10.101    
                         clock uncertainty           -0.126     9.975    
    SLICE_X64Y43         FDRE (Setup_fdre_C_D)        0.109    10.084    u/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                         10.084    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  8.562    

Slack (MET) :             8.574ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.385ns  (logic 1.732ns (72.617%)  route 0.653ns (27.383%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 9.523 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.070 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.070    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.187 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.187    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.510 r  u/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.510    u/clkdiv_reg[12]_i_1_n_6
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.518     9.523    u/clk_out
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[13]/C
                         clock pessimism              0.578    10.100    
                         clock uncertainty           -0.126     9.974    
    SLICE_X64Y42         FDRE (Setup_fdre_C_D)        0.109    10.083    u/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -1.510    
  -------------------------------------------------------------------
                         slack                                  8.574    

Slack (MET) :             8.582ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.377ns  (logic 1.724ns (72.525%)  route 0.653ns (27.475%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 9.523 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.070 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.070    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.187 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.187    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.502 r  u/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.502    u/clkdiv_reg[12]_i_1_n_4
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.518     9.523    u/clk_out
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism              0.578    10.100    
                         clock uncertainty           -0.126     9.974    
    SLICE_X64Y42         FDRE (Setup_fdre_C_D)        0.109    10.083    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -1.502    
  -------------------------------------------------------------------
                         slack                                  8.582    

Slack (MET) :             8.658ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.301ns  (logic 1.648ns (71.618%)  route 0.653ns (28.382%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 9.523 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.070 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.070    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.187 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.187    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.426 r  u/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.426    u/clkdiv_reg[12]_i_1_n_5
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.518     9.523    u/clk_out
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[14]/C
                         clock pessimism              0.578    10.100    
                         clock uncertainty           -0.126     9.974    
    SLICE_X64Y42         FDRE (Setup_fdre_C_D)        0.109    10.083    u/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -1.426    
  -------------------------------------------------------------------
                         slack                                  8.658    

Slack (MET) :             8.678ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.281ns  (logic 1.628ns (71.369%)  route 0.653ns (28.631%))
  Logic Levels:           5  (CARRY4=4 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 9.523 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.070 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.070    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.187 r  u/clkdiv_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.187    u/clkdiv_reg[8]_i_1_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.406 r  u/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.406    u/clkdiv_reg[12]_i_1_n_7
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.518     9.523    u/clk_out
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[12]/C
                         clock pessimism              0.578    10.100    
                         clock uncertainty           -0.126     9.974    
    SLICE_X64Y42         FDRE (Setup_fdre_C_D)        0.109    10.083    u/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -1.406    
  -------------------------------------------------------------------
                         slack                                  8.678    

Slack (MET) :             8.691ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.268ns  (logic 1.615ns (71.205%)  route 0.653ns (28.795%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 9.523 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.070 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.070    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.393 r  u/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.393    u/clkdiv_reg[8]_i_1_n_6
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.518     9.523    u/clk_out
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[9]/C
                         clock pessimism              0.578    10.100    
                         clock uncertainty           -0.126     9.974    
    SLICE_X64Y41         FDRE (Setup_fdre_C_D)        0.109    10.083    u/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -1.393    
  -------------------------------------------------------------------
                         slack                                  8.691    

Slack (MET) :             8.699ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.260ns  (logic 1.607ns (71.103%)  route 0.653ns (28.897%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 9.523 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.070 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.070    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.385 r  u/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.385    u/clkdiv_reg[8]_i_1_n_4
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.518     9.523    u/clk_out
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.578    10.100    
                         clock uncertainty           -0.126     9.974    
    SLICE_X64Y41         FDRE (Setup_fdre_C_D)        0.109    10.083    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -1.385    
  -------------------------------------------------------------------
                         slack                                  8.699    

Slack (MET) :             8.775ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 1.531ns (70.097%)  route 0.653ns (29.903%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 9.523 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.070 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.070    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.309 r  u/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.309    u/clkdiv_reg[8]_i_1_n_5
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.518     9.523    u/clk_out
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[10]/C
                         clock pessimism              0.578    10.100    
                         clock uncertainty           -0.126     9.974    
    SLICE_X64Y41         FDRE (Setup_fdre_C_D)        0.109    10.083    u/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -1.309    
  -------------------------------------------------------------------
                         slack                                  8.775    

Slack (MET) :             8.795ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.164ns  (logic 1.511ns (69.821%)  route 0.653ns (30.179%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.477ns = ( 9.523 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     1.070 r  u/clkdiv_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.070    u/clkdiv_reg[4]_i_1_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.289 r  u/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.289    u/clkdiv_reg[8]_i_1_n_7
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.518     9.523    u/clk_out
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[8]/C
                         clock pessimism              0.578    10.100    
                         clock uncertainty           -0.126     9.974    
    SLICE_X64Y41         FDRE (Setup_fdre_C_D)        0.109    10.083    u/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                         10.083    
                         arrival time                          -1.289    
  -------------------------------------------------------------------
                         slack                                  8.795    

Slack (MET) :             8.807ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.151ns  (logic 1.498ns (69.639%)  route 0.653ns (30.361%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 9.522 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     1.276 r  u/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.276    u/clkdiv_reg[4]_i_1_n_6
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.517     9.522    u/clk_out
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.578    10.099    
                         clock uncertainty           -0.126     9.973    
    SLICE_X64Y40         FDRE (Setup_fdre_C_D)        0.109    10.082    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                         10.082    
                         arrival time                          -1.276    
  -------------------------------------------------------------------
                         slack                                  8.807    

Slack (MET) :             8.815ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.143ns  (logic 1.490ns (69.525%)  route 0.653ns (30.475%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 9.522 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     1.268 r  u/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.268    u/clkdiv_reg[4]_i_1_n_4
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.517     9.522    u/clk_out
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.578    10.099    
                         clock uncertainty           -0.126     9.973    
    SLICE_X64Y40         FDRE (Setup_fdre_C_D)        0.109    10.082    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                         10.082    
                         arrival time                          -1.268    
  -------------------------------------------------------------------
                         slack                                  8.815    

Slack (MET) :             8.891ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.067ns  (logic 1.414ns (68.405%)  route 0.653ns (31.595%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 9.522 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.192 r  u/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.192    u/clkdiv_reg[4]_i_1_n_5
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.517     9.522    u/clk_out
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[6]/C
                         clock pessimism              0.578    10.099    
                         clock uncertainty           -0.126     9.973    
    SLICE_X64Y40         FDRE (Setup_fdre_C_D)        0.109    10.082    u/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                         10.082    
                         arrival time                          -1.192    
  -------------------------------------------------------------------
                         slack                                  8.891    

Slack (MET) :             8.911ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 1.394ns (68.096%)  route 0.653ns (31.904%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 9.522 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.578ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     0.953 r  u/clkdiv_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     0.953    u/clkdiv_reg[0]_i_1_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     1.172 r  u/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.172    u/clkdiv_reg[4]_i_1_n_7
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.517     9.522    u/clk_out
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.578    10.099    
                         clock uncertainty           -0.126     9.973    
    SLICE_X64Y40         FDRE (Setup_fdre_C_D)        0.109    10.082    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                         10.082    
                         arrival time                          -1.172    
  -------------------------------------------------------------------
                         slack                                  8.911    

Slack (MET) :             9.045ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.938ns  (logic 1.285ns (66.302%)  route 0.653ns (33.698%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 9.522 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     1.063 r  u/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.063    u/clkdiv_reg[0]_i_1_n_4
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.517     9.522    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.603    10.124    
                         clock uncertainty           -0.126     9.998    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.109    10.107    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                         10.107    
                         arrival time                          -1.063    
  -------------------------------------------------------------------
                         slack                                  9.045    

Slack (MET) :             9.110ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.873ns  (logic 1.220ns (65.133%)  route 0.653ns (34.867%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 9.522 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 r  u/clkdiv_reg[1]/Q
                         net (fo=1, routed)           0.653     0.296    u/clkdiv_reg_n_0_[1]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.420 r  u/clkdiv[0]_i_4/O
                         net (fo=1, routed)           0.000     0.420    u/clkdiv[0]_i_4_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     0.998 r  u/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.998    u/clkdiv_reg[0]_i_1_n_5
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.517     9.522    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[2]/C
                         clock pessimism              0.603    10.124    
                         clock uncertainty           -0.126     9.998    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.109    10.107    u/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                         10.107    
                         arrival time                          -0.998    
  -------------------------------------------------------------------
                         slack                                  9.110    

Slack (MET) :             9.393ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.590ns  (logic 1.069ns (67.228%)  route 0.521ns (32.772%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 9.522 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  u/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.521     0.164    u/clkdiv_reg_n_0_[0]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.288 r  u/clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.000     0.288    u/clkdiv[0]_i_5_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.427     0.715 r  u/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.715    u/clkdiv_reg[0]_i_1_n_6
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.517     9.522    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
                         clock pessimism              0.603    10.124    
                         clock uncertainty           -0.126     9.998    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.109    10.107    u/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                         10.107    
                         arrival time                          -0.715    
  -------------------------------------------------------------------
                         slack                                  9.393    

Slack (MET) :             9.568ns  (required time - arrival time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.000ns  (w_clk_out_clk_wiz_gen rise@11.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        1.415ns  (logic 0.894ns (63.176%)  route 0.521ns (36.824%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 9.522 - 11.000 ) 
    Source Clock Delay      (SCD):    -0.876ns
    Clock Pessimism Removal (CPR):    0.603ns
  Clock Uncertainty:      0.126ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.242ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.636    -0.876    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.518    -0.358 f  u/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.521     0.164    u/clkdiv_reg_n_0_[0]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.124     0.288 r  u/clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.000     0.288    u/clkdiv[0]_i_5_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.252     0.540 r  u/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.540    u/clkdiv_reg[0]_i_1_n_7
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                     11.000    11.000 r  
    W5                                                0.000    11.000 r  clk (IN)
                         net (fo=0)                   0.000    11.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    12.388 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    13.550    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     6.332 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     7.914    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.005 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          1.517     9.522    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.603    10.124    
                         clock uncertainty           -0.126     9.998    
    SLICE_X64Y39         FDRE (Setup_fdre_C_D)        0.109    10.107    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                         10.107    
                         arrival time                          -0.540    
  -------------------------------------------------------------------
                         slack                                  9.568    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    u/clk_out
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u/clkdiv_reg[11]/Q
                         net (fo=1, routed)           0.137    -0.286    u/clkdiv_reg_n_0_[11]
    SLICE_X64Y41         LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  u/clkdiv[8]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    u/clkdiv[8]_i_2_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.177 r  u/clkdiv_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.177    u/clkdiv_reg[8]_i_1_n_4
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[11]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y41         FDRE (Hold_fdre_C_D)         0.134    -0.453    u/clkdiv_reg[11]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    u/clk_out
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.137    -0.286    u/clkdiv_reg_n_0_[15]
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  u/clkdiv[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    u/clkdiv[12]_i_2_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.177 r  u/clkdiv_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.177    u/clkdiv_reg[12]_i_1_n_4
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[15]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y42         FDRE (Hold_fdre_C_D)         0.134    -0.453    u/clkdiv_reg[15]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.593    -0.588    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  u/clkdiv_reg[3]/Q
                         net (fo=1, routed)           0.137    -0.287    u/clkdiv_reg_n_0_[3]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.242 r  u/clkdiv[0]_i_2/O
                         net (fo=1, routed)           0.000    -0.242    u/clkdiv[0]_i_2_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.178 r  u/clkdiv_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.178    u/clkdiv_reg[0]_i_1_n_4
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.864    -0.826    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[3]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.134    -0.454    u/clkdiv_reg[3]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.273ns (66.568%)  route 0.137ns (33.432%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    u/clk_out
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u/clkdiv_reg[7]/Q
                         net (fo=1, routed)           0.137    -0.286    u/clkdiv_reg_n_0_[7]
    SLICE_X64Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  u/clkdiv[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    u/clkdiv[4]_i_2_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.177 r  u/clkdiv_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.177    u/clkdiv_reg[4]_i_1_n_4
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[7]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.134    -0.453    u/clkdiv_reg[7]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.177    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.593    -0.588    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  u/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.261    u/clkdiv_reg_n_0_[0]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.216 r  u/clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.216    u/clkdiv[0]_i_5_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.146 r  u/clkdiv_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.146    u/clkdiv_reg[0]_i_1_n_7
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.864    -0.826    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[0]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.134    -0.454    u/clkdiv_reg[0]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.146    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    u/clk_out
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.163    -0.260    u/clkdiv_reg_n_0_[12]
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.215 r  u/clkdiv[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.215    u/clkdiv[12]_i_5_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.145 r  u/clkdiv_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.145    u/clkdiv_reg[12]_i_1_n_7
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[12]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y42         FDRE (Hold_fdre_C_D)         0.134    -0.453    u/clkdiv_reg[12]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.595    -0.586    u/clk_out
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  u/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.259    u/clkdiv_reg_n_0_[16]
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  u/clkdiv[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    u/clkdiv[16]_i_5_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.144 r  u/clkdiv_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.144    u/clkdiv_reg[16]_i_1_n_7
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.866    -0.824    u/clk_out
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[16]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.134    -0.452    u/clkdiv_reg[16]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.144    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    u/clk_out
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.260    u/clkdiv_reg_n_0_[4]
    SLICE_X64Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.215 r  u/clkdiv[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.215    u/clkdiv[4]_i_5_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.145 r  u/clkdiv_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.145    u/clkdiv_reg[4]_i_1_n_7
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[4]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.134    -0.453    u/clkdiv_reg[4]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    u/clk_out
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.163    -0.260    u/clkdiv_reg_n_0_[8]
    SLICE_X64Y41         LUT1 (Prop_lut1_I0_O)        0.045    -0.215 r  u/clkdiv[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.215    u/clkdiv[8]_i_5_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.145 r  u/clkdiv_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.145    u/clkdiv_reg[8]_i_1_n_7
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[8]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y41         FDRE (Hold_fdre_C_D)         0.134    -0.453    u/clkdiv_reg[8]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.310ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.444ns  (logic 0.273ns (61.425%)  route 0.171ns (38.575%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.595    -0.586    u/clk_out
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  u/clkdiv_reg[19]/Q
                         net (fo=9, routed)           0.171    -0.251    u/s[1]
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.206 r  u/clkdiv[16]_i_2/O
                         net (fo=1, routed)           0.000    -0.206    u/clkdiv[16]_i_2_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.142 r  u/clkdiv_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.142    u/clkdiv_reg[16]_i_1_n_4
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.866    -0.824    u/clk_out
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[19]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.134    -0.452    u/clkdiv_reg[19]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.310    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 A_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.186ns (44.449%)  route 0.232ns (55.551%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.596    -0.585    clk_out
    SLICE_X65Y47         FDRE                                         r  A_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  A_reg[66]/Q
                         net (fo=78, routed)          0.232    -0.212    u/A_reg[65][2]
    SLICE_X63Y47         LUT6 (Prop_lut6_I3_O)        0.045    -0.167 r  u/x[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.167    u/fn_product_return[118]
    SLICE_X63Y47         FDRE                                         r  u/x_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.867    -0.823    u/clk_out
    SLICE_X63Y47         FDRE                                         r  u/x_reg[9]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X63Y47         FDRE (Hold_fdre_C_D)         0.091    -0.478    u/x_reg[9]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                          -0.167    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 A_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.186ns (38.572%)  route 0.296ns (61.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.596    -0.585    clk_out
    SLICE_X65Y47         FDRE                                         r  A_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  A_reg[66]/Q
                         net (fo=78, routed)          0.296    -0.148    u/A_reg[65][2]
    SLICE_X60Y47         LUT6 (Prop_lut6_I1_O)        0.045    -0.103 r  u/x[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.103    u/fn_product_return[122]
    SLICE_X60Y47         FDRE                                         r  u/x_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X60Y47         FDRE                                         r  u/x_reg[5]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.120    -0.430    u/x_reg[5]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    u/clk_out
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u/clkdiv_reg[12]/Q
                         net (fo=1, routed)           0.163    -0.260    u/clkdiv_reg_n_0_[12]
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.215 r  u/clkdiv[12]_i_5/O
                         net (fo=1, routed)           0.000    -0.215    u/clkdiv[12]_i_5_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.110 r  u/clkdiv_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.110    u/clkdiv_reg[12]_i_1_n_6
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[13]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y42         FDRE (Hold_fdre_C_D)         0.134    -0.453    u/clkdiv_reg[13]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.595    -0.586    u/clk_out
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.422 r  u/clkdiv_reg[16]/Q
                         net (fo=1, routed)           0.163    -0.259    u/clkdiv_reg_n_0_[16]
    SLICE_X64Y43         LUT1 (Prop_lut1_I0_O)        0.045    -0.214 r  u/clkdiv[16]_i_5/O
                         net (fo=1, routed)           0.000    -0.214    u/clkdiv[16]_i_5_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.109 r  u/clkdiv_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.109    u/clkdiv_reg[16]_i_1_n_6
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.866    -0.824    u/clk_out
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[17]/C
                         clock pessimism              0.237    -0.586    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.134    -0.452    u/clkdiv_reg[17]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.593    -0.588    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.424 f  u/clkdiv_reg[0]/Q
                         net (fo=1, routed)           0.163    -0.261    u/clkdiv_reg_n_0_[0]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.216 r  u/clkdiv[0]_i_5/O
                         net (fo=1, routed)           0.000    -0.216    u/clkdiv[0]_i_5_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.111 r  u/clkdiv_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.111    u/clkdiv_reg[0]_i_1_n_6
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.864    -0.826    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[1]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.134    -0.454    u/clkdiv_reg[1]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.111    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    u/clk_out
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u/clkdiv_reg[4]/Q
                         net (fo=1, routed)           0.163    -0.260    u/clkdiv_reg_n_0_[4]
    SLICE_X64Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.215 r  u/clkdiv[4]_i_5/O
                         net (fo=1, routed)           0.000    -0.215    u/clkdiv[4]_i_5_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.110 r  u/clkdiv_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.110    u/clkdiv_reg[4]_i_1_n_6
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[5]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.134    -0.453    u/clkdiv_reg[5]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.314ns (65.814%)  route 0.163ns (34.186%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    u/clk_out
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u/clkdiv_reg[8]/Q
                         net (fo=1, routed)           0.163    -0.260    u/clkdiv_reg_n_0_[8]
    SLICE_X64Y41         LUT1 (Prop_lut1_I0_O)        0.045    -0.215 r  u/clkdiv[8]_i_5/O
                         net (fo=1, routed)           0.000    -0.215    u/clkdiv[8]_i_5_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105    -0.110 r  u/clkdiv_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.110    u/clkdiv_reg[8]_i_1_n_6
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[9]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y41         FDRE (Hold_fdre_C_D)         0.134    -0.453    u/clkdiv_reg[9]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.274ns (55.342%)  route 0.221ns (44.658%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    u/clk_out
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y41         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u/clkdiv_reg[10]/Q
                         net (fo=1, routed)           0.221    -0.202    u/clkdiv_reg_n_0_[10]
    SLICE_X64Y41         LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  u/clkdiv[8]_i_3/O
                         net (fo=1, routed)           0.000    -0.157    u/clkdiv[8]_i_3_n_0
    SLICE_X64Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.092 r  u/clkdiv_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.092    u/clkdiv_reg[8]_i_1_n_5
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X64Y41         FDRE                                         r  u/clkdiv_reg[10]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y41         FDRE (Hold_fdre_C_D)         0.134    -0.453    u/clkdiv_reg[10]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.274ns (55.342%)  route 0.221ns (44.658%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    u/clk_out
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u/clkdiv_reg[14]/Q
                         net (fo=1, routed)           0.221    -0.202    u/clkdiv_reg_n_0_[14]
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  u/clkdiv[12]_i_3/O
                         net (fo=1, routed)           0.000    -0.157    u/clkdiv[12]_i_3_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.092 r  u/clkdiv_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.092    u/clkdiv_reg[12]_i_1_n_5
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[14]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y42         FDRE (Hold_fdre_C_D)         0.134    -0.453    u/clkdiv_reg[14]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.274ns (55.342%)  route 0.221ns (44.658%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.588ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.593    -0.588    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.424 r  u/clkdiv_reg[2]/Q
                         net (fo=1, routed)           0.221    -0.203    u/clkdiv_reg_n_0_[2]
    SLICE_X64Y39         LUT1 (Prop_lut1_I0_O)        0.045    -0.158 r  u/clkdiv[0]_i_3/O
                         net (fo=1, routed)           0.000    -0.158    u/clkdiv[0]_i_3_n_0
    SLICE_X64Y39         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.093 r  u/clkdiv_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.093    u/clkdiv_reg[0]_i_1_n_5
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.864    -0.826    u/clk_out
    SLICE_X64Y39         FDRE                                         r  u/clkdiv_reg[2]/C
                         clock pessimism              0.237    -0.588    
    SLICE_X64Y39         FDRE (Hold_fdre_C_D)         0.134    -0.454    u/clkdiv_reg[2]
  -------------------------------------------------------------------
                         required time                          0.454    
                         arrival time                          -0.093    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.495ns  (logic 0.274ns (55.342%)  route 0.221ns (44.658%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    u/clk_out
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y40         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u/clkdiv_reg[6]/Q
                         net (fo=1, routed)           0.221    -0.202    u/clkdiv_reg_n_0_[6]
    SLICE_X64Y40         LUT1 (Prop_lut1_I0_O)        0.045    -0.157 r  u/clkdiv[4]_i_3/O
                         net (fo=1, routed)           0.000    -0.157    u/clkdiv[4]_i_3_n_0
    SLICE_X64Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    -0.092 r  u/clkdiv_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.092    u/clkdiv_reg[4]_i_1_n_5
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X64Y40         FDRE                                         r  u/clkdiv_reg[6]/C
                         clock pessimism              0.237    -0.587    
    SLICE_X64Y40         FDRE (Hold_fdre_C_D)         0.134    -0.453    u/clkdiv_reg[6]
  -------------------------------------------------------------------
                         required time                          0.453    
                         arrival time                          -0.092    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 B_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.231ns (47.141%)  route 0.259ns (52.859%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.595    -0.586    clk_out
    SLICE_X65Y45         FDRE                                         r  B_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  B_reg[125]/Q
                         net (fo=115, routed)         0.208    -0.238    u/Q[2]
    SLICE_X61Y46         LUT6 (Prop_lut6_I3_O)        0.045    -0.193 r  u/x[6]_i_3/O
                         net (fo=1, routed)           0.051    -0.141    u/x[6]_i_3_n_0
    SLICE_X61Y46         LUT6 (Prop_lut6_I1_O)        0.045    -0.096 r  u/x[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.096    u/fn_product_return[121]
    SLICE_X61Y46         FDRE                                         r  u/x_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.864    -0.826    u/clk_out
    SLICE_X61Y46         FDRE                                         r  u/x_reg[6]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X61Y46         FDRE (Hold_fdre_C_D)         0.091    -0.460    u/x_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.096    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 u/clkdiv_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/clkdiv_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.521ns  (logic 0.384ns (73.690%)  route 0.137ns (26.310%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    u/clk_out
    SLICE_X64Y42         FDRE                                         r  u/clkdiv_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y42         FDRE (Prop_fdre_C_Q)         0.164    -0.423 r  u/clkdiv_reg[15]/Q
                         net (fo=1, routed)           0.137    -0.286    u/clkdiv_reg_n_0_[15]
    SLICE_X64Y42         LUT1 (Prop_lut1_I0_O)        0.045    -0.241 r  u/clkdiv[12]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    u/clkdiv[12]_i_2_n_0
    SLICE_X64Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.132 r  u/clkdiv_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.132    u/clkdiv_reg[12]_i_1_n_0
    SLICE_X64Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.066 r  u/clkdiv_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.066    u/clkdiv_reg[16]_i_1_n_5
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.866    -0.824    u/clk_out
    SLICE_X64Y43         FDRE                                         r  u/clkdiv_reg[18]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X64Y43         FDRE (Hold_fdre_C_D)         0.134    -0.436    u/clkdiv_reg[18]
  -------------------------------------------------------------------
                         required time                          0.436    
                         arrival time                          -0.066    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.439ns  (arrival time - required time)
  Source:                 A_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.186ns (32.932%)  route 0.379ns (67.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.596    -0.585    clk_out
    SLICE_X65Y47         FDRE                                         r  A_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  A_reg[66]/Q
                         net (fo=78, routed)          0.379    -0.066    u/A_reg[65][2]
    SLICE_X58Y47         LUT6 (Prop_lut6_I4_O)        0.045    -0.021 r  u/x[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.021    u/fn_product_return[125]
    SLICE_X58Y47         FDRE                                         r  u/x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X58Y47         FDRE                                         r  u/x_reg[2]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X58Y47         FDRE (Hold_fdre_C_D)         0.091    -0.459    u/x_reg[2]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                          -0.021    
  -------------------------------------------------------------------
                         slack                                  0.439    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 A_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.586ns  (logic 0.231ns (39.423%)  route 0.355ns (60.577%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.595    -0.586    clk_out
    SLICE_X65Y46         FDRE                                         r  A_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  A_reg[67]/Q
                         net (fo=65, routed)          0.193    -0.253    u/A_reg[65][1]
    SLICE_X65Y47         LUT5 (Prop_lut5_I4_O)        0.045    -0.208 r  u/x[15]_i_5/O
                         net (fo=1, routed)           0.162    -0.045    u/x[15]_i_5_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.000 r  u/x[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.000    u/fn_product_return[112]
    SLICE_X64Y47         FDRE                                         r  u/x_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.867    -0.823    u/clk_out
    SLICE_X64Y47         FDRE                                         r  u/x_reg[15]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.121    -0.448    u/x_reg[15]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.000    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 A_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.231ns (37.652%)  route 0.383ns (62.348%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.596    -0.585    clk_out
    SLICE_X65Y47         FDRE                                         r  A_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  A_reg[66]/Q
                         net (fo=78, routed)          0.232    -0.212    u/A_reg[65][2]
    SLICE_X63Y47         LUT6 (Prop_lut6_I2_O)        0.045    -0.167 r  u/x[7]_i_6/O
                         net (fo=3, routed)           0.150    -0.017    u/x[7]_i_6_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I0_O)        0.045     0.028 r  u/x[11]_i_1/O
                         net (fo=1, routed)           0.000     0.028    u/fn_product_return[116]
    SLICE_X64Y47         FDRE                                         r  u/x_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.867    -0.823    u/clk_out
    SLICE_X64Y47         FDRE                                         r  u/x_reg[11]/C
                         clock pessimism              0.250    -0.572    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.120    -0.452    u/x_reg[11]
  -------------------------------------------------------------------
                         required time                          0.452    
                         arrival time                           0.028    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 A_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.611ns  (logic 0.186ns (30.453%)  route 0.425ns (69.547%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.595    -0.586    clk_out
    SLICE_X65Y46         FDRE                                         r  A_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  A_reg[67]/Q
                         net (fo=65, routed)          0.425    -0.021    u/A_reg[65][1]
    SLICE_X59Y47         LUT6 (Prop_lut6_I1_O)        0.045     0.024 r  u/x[3]_i_1/O
                         net (fo=1, routed)           0.000     0.024    u/fn_product_return[124]
    SLICE_X59Y47         FDRE                                         r  u/x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.865    -0.825    u/clk_out
    SLICE_X59Y47         FDRE                                         r  u/x_reg[3]/C
                         clock pessimism              0.274    -0.550    
    SLICE_X59Y47         FDRE (Hold_fdre_C_D)         0.092    -0.458    u/x_reg[3]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                           0.024    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.508ns  (arrival time - required time)
  Source:                 B_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.276ns (42.785%)  route 0.369ns (57.215%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.596    -0.585    clk_out
    SLICE_X65Y48         FDRE                                         r  B_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  B_reg[127]/Q
                         net (fo=113, routed)         0.206    -0.239    u/Q[0]
    SLICE_X65Y47         LUT4 (Prop_lut4_I1_O)        0.045    -0.194 r  u/x[7]_i_8/O
                         net (fo=1, routed)           0.049    -0.145    u/x[7]_i_8_n_0
    SLICE_X65Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.100 r  u/x[7]_i_5/O
                         net (fo=1, routed)           0.115     0.015    u/x[7]_i_5_n_0
    SLICE_X64Y47         LUT6 (Prop_lut6_I4_O)        0.045     0.060 r  u/x[7]_i_1/O
                         net (fo=1, routed)           0.000     0.060    u/fn_product_return[120]
    SLICE_X64Y47         FDRE                                         r  u/x_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.867    -0.823    u/clk_out
    SLICE_X64Y47         FDRE                                         r  u/x_reg[7]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X64Y47         FDRE (Hold_fdre_C_D)         0.121    -0.448    u/x_reg[7]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                           0.060    
  -------------------------------------------------------------------
                         slack                                  0.508    

Slack (MET) :             0.517ns  (arrival time - required time)
  Source:                 A_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.674ns  (logic 0.186ns (27.577%)  route 0.488ns (72.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    clk_out
    SLICE_X65Y42         FDRE                                         r  A_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  A_reg[68]/Q
                         net (fo=60, routed)          0.488     0.042    u/A_reg[65][0]
    SLICE_X60Y45         LUT5 (Prop_lut5_I1_O)        0.045     0.087 r  u/x[1]_i_1/O
                         net (fo=1, routed)           0.000     0.087    u/fn_product_return[126]
    SLICE_X60Y45         FDRE                                         r  u/x_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.864    -0.826    u/clk_out
    SLICE_X60Y45         FDRE                                         r  u/x_reg[1]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X60Y45         FDRE (Hold_fdre_C_D)         0.121    -0.430    u/x_reg[1]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.087    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.538ns  (arrival time - required time)
  Source:                 A_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.231ns (34.735%)  route 0.434ns (65.265%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.595    -0.586    clk_out
    SLICE_X65Y46         FDRE                                         r  A_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  A_reg[67]/Q
                         net (fo=65, routed)          0.277    -0.169    u/A_reg[65][1]
    SLICE_X58Y46         LUT5 (Prop_lut5_I4_O)        0.045    -0.124 r  u/x[0]_i_4/O
                         net (fo=1, routed)           0.157     0.034    u/x[0]_i_4_n_0
    SLICE_X59Y46         LUT5 (Prop_lut5_I4_O)        0.045     0.079 r  u/x[0]_i_1/O
                         net (fo=1, routed)           0.000     0.079    u/fn_product_return[127]
    SLICE_X59Y46         FDRE                                         r  u/x_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.864    -0.826    u/clk_out
    SLICE_X59Y46         FDRE                                         r  u/x_reg[0]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X59Y46         FDRE (Hold_fdre_C_D)         0.092    -0.459    u/x_reg[0]
  -------------------------------------------------------------------
                         required time                          0.459    
                         arrival time                           0.079    
  -------------------------------------------------------------------
                         slack                                  0.538    

Slack (MET) :             0.544ns  (arrival time - required time)
  Source:                 A_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.651ns  (logic 0.302ns (46.376%)  route 0.349ns (53.624%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.596    -0.585    clk_out
    SLICE_X65Y47         FDRE                                         r  A_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.444 f  A_reg[66]/Q
                         net (fo=78, routed)          0.264    -0.180    u/A_reg[65][2]
    SLICE_X63Y48         LUT5 (Prop_lut5_I4_O)        0.051    -0.129 r  u/x[13]_i_3/O
                         net (fo=1, routed)           0.085    -0.044    u/x[13]_i_3_n_0
    SLICE_X63Y48         LUT6 (Prop_lut6_I1_O)        0.110     0.066 r  u/x[13]_i_1/O
                         net (fo=1, routed)           0.000     0.066    u/fn_product_return[114]
    SLICE_X63Y48         FDRE                                         r  u/x_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.867    -0.823    u/clk_out
    SLICE_X63Y48         FDRE                                         r  u/x_reg[13]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X63Y48         FDRE (Hold_fdre_C_D)         0.091    -0.478    u/x_reg[13]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.066    
  -------------------------------------------------------------------
                         slack                                  0.544    

Slack (MET) :             0.549ns  (arrival time - required time)
  Source:                 B_reg[125]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.657ns  (logic 0.231ns (35.185%)  route 0.426ns (64.815%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.595    -0.586    clk_out
    SLICE_X65Y45         FDRE                                         r  B_reg[125]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  B_reg[125]/Q
                         net (fo=115, routed)         0.151    -0.295    u/Q[2]
    SLICE_X63Y45         LUT6 (Prop_lut6_I5_O)        0.045    -0.250 r  u/x[10]_i_2/O
                         net (fo=1, routed)           0.275     0.025    u/x[10]_i_2_n_0
    SLICE_X63Y46         LUT6 (Prop_lut6_I0_O)        0.045     0.070 r  u/x[10]_i_1/O
                         net (fo=1, routed)           0.000     0.070    u/fn_product_return[117]
    SLICE_X63Y46         FDRE                                         r  u/x_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.866    -0.824    u/clk_out
    SLICE_X63Y46         FDRE                                         r  u/x_reg[10]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.092    -0.478    u/x_reg[10]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.070    
  -------------------------------------------------------------------
                         slack                                  0.549    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 B_reg[127]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.276ns (40.910%)  route 0.399ns (59.090%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.596    -0.585    clk_out
    SLICE_X65Y48         FDRE                                         r  B_reg[127]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y48         FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  B_reg[127]/Q
                         net (fo=113, routed)         0.209    -0.235    u/Q[0]
    SLICE_X62Y49         LUT5 (Prop_lut5_I4_O)        0.045    -0.190 r  u/x[8]_i_8/O
                         net (fo=1, routed)           0.118    -0.072    u/x[8]_i_8_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I5_O)        0.045    -0.027 r  u/x[8]_i_5/O
                         net (fo=2, routed)           0.071     0.044    u/x[8]_i_5_n_0
    SLICE_X62Y47         LUT5 (Prop_lut5_I4_O)        0.045     0.089 r  u/x[8]_i_1/O
                         net (fo=1, routed)           0.000     0.089    u/fn_product_return[119]
    SLICE_X62Y47         FDRE                                         r  u/x_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.867    -0.823    u/clk_out
    SLICE_X62Y47         FDRE                                         r  u/x_reg[8]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X62Y47         FDRE (Hold_fdre_C_D)         0.091    -0.478    u/x_reg[8]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.089    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 B_reg[126]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.231ns (31.417%)  route 0.504ns (68.583%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.595    -0.586    clk_out
    SLICE_X65Y44         FDRE                                         r  B_reg[126]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  B_reg[126]/Q
                         net (fo=114, routed)         0.405    -0.040    u/Q[1]
    SLICE_X59Y46         LUT6 (Prop_lut6_I5_O)        0.045     0.005 r  u/x[4]_i_6/O
                         net (fo=1, routed)           0.099     0.104    u/x[4]_i_6_n_0
    SLICE_X60Y46         LUT6 (Prop_lut6_I4_O)        0.045     0.149 r  u/x[4]_i_1/O
                         net (fo=1, routed)           0.000     0.149    u/fn_product_return[123]
    SLICE_X60Y46         FDRE                                         r  u/x_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.864    -0.826    u/clk_out
    SLICE_X60Y46         FDRE                                         r  u/x_reg[4]/C
                         clock pessimism              0.274    -0.551    
    SLICE_X60Y46         FDRE (Hold_fdre_C_D)         0.121    -0.430    u/x_reg[4]
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                           0.149    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.581ns  (arrival time - required time)
  Source:                 A_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.688ns  (logic 0.186ns (27.046%)  route 0.502ns (72.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.595    -0.586    clk_out
    SLICE_X65Y46         FDRE                                         r  A_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.445 r  A_reg[67]/Q
                         net (fo=65, routed)          0.502     0.056    u/A_reg[65][1]
    SLICE_X63Y46         LUT6 (Prop_lut6_I2_O)        0.045     0.101 r  u/x[14]_i_1/O
                         net (fo=1, routed)           0.000     0.101    u/fn_product_return[113]
    SLICE_X63Y46         FDRE                                         r  u/x_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.866    -0.824    u/clk_out
    SLICE_X63Y46         FDRE                                         r  u/x_reg[14]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X63Y46         FDRE (Hold_fdre_C_D)         0.091    -0.479    u/x_reg[14]
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.581    

Slack (MET) :             0.647ns  (arrival time - required time)
  Source:                 A_reg[68]/C
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Destination:            u/x_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by w_clk_out_clk_wiz_gen  {rise@0.000ns fall@5.500ns period=11.000ns})
  Path Group:             w_clk_out_clk_wiz_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (w_clk_out_clk_wiz_gen rise@0.000ns - w_clk_out_clk_wiz_gen rise@0.000ns)
  Data Path Delay:        0.756ns  (logic 0.231ns (30.563%)  route 0.525ns (69.437%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.587ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.594    -0.587    clk_out
    SLICE_X65Y42         FDRE                                         r  A_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDRE (Prop_fdre_C_Q)         0.141    -0.446 r  A_reg[68]/Q
                         net (fo=60, routed)          0.342    -0.105    u/A_reg[65][0]
    SLICE_X62Y48         LUT6 (Prop_lut6_I5_O)        0.045    -0.060 r  u/x[12]_i_4/O
                         net (fo=2, routed)           0.183     0.123    u/x[12]_i_4_n_0
    SLICE_X62Y48         LUT6 (Prop_lut6_I3_O)        0.045     0.168 r  u/x[12]_i_1/O
                         net (fo=1, routed)           0.000     0.168    u/fn_product_return[115]
    SLICE_X62Y48         FDRE                                         r  u/x_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock w_clk_out_clk_wiz_gen rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_gen_instance/clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_gen_instance/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_gen_instance/w_clk_in_clk_wiz_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_gen_instance/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_gen_instance/w_clk_out_clk_wiz_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_gen_instance/clkout1_buf/O
                         net (fo=44, routed)          0.867    -0.823    u/clk_out
    SLICE_X62Y48         FDRE                                         r  u/x_reg[12]/C
                         clock pessimism              0.253    -0.569    
    SLICE_X62Y48         FDRE (Hold_fdre_C_D)         0.091    -0.478    u/x_reg[12]
  -------------------------------------------------------------------
                         required time                          0.478    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  0.647    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clk_out_clk_wiz_gen
Waveform(ns):       { 0.000 5.500 }
Period(ns):         11.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         11.000      8.845      BUFGCTRL_X0Y0    clk_gen_instance/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         11.000      9.751      MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y45     A_reg[65]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y47     A_reg[66]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y46     A_reg[67]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y42     A_reg[68]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y45     B_reg[125]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y44     B_reg[126]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y48     B_reg[127]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X65Y42     B_reg[64]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y39     u/clkdiv_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y42     u/clkdiv_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y42     u/clkdiv_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y42     u/clkdiv_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y43     u/clkdiv_reg[16]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y43     u/clkdiv_reg[17]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y43     u/clkdiv_reg[18]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y43     u/clkdiv_reg[19]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y39     u/clkdiv_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y39     u/clkdiv_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y39     u/clkdiv_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y40     u/clkdiv_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y40     u/clkdiv_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y40     u/clkdiv_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y40     u/clkdiv_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y41     u/clkdiv_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y41     u/clkdiv_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X59Y46     u/x_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X63Y46     u/x_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y47     u/x_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X62Y48     u/x_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X63Y48     u/x_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X63Y46     u/x_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X59Y47     u/x_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X60Y46     u/x_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X60Y47     u/x_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X61Y46     u/x_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y47     u/x_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X62Y47     u/x_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X63Y47     u/x_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y41     u/clkdiv_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y41     u/clkdiv_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y42     u/clkdiv_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X64Y47     u/x_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X60Y45     u/x_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         11.000      10.000     SLICE_X58Y47     u/x_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.000      202.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y45     A_reg[65]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y47     A_reg[66]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y47     A_reg[66]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y46     A_reg[67]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y42     A_reg[68]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y45     B_reg[125]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y44     B_reg[126]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y48     B_reg[127]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y48     B_reg[127]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y42     B_reg[64]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y42     u/clkdiv_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y42     u/clkdiv_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y42     u/clkdiv_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y43     u/clkdiv_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y43     u/clkdiv_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y43     u/clkdiv_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y43     u/clkdiv_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y41     u/clkdiv_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y41     u/clkdiv_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X59Y46     u/x_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y46     u/x_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y47     u/x_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y47     u/x_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X62Y48     u/x_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X62Y48     u/x_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y48     u/x_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y48     u/x_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y46     u/x_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X59Y47     u/x_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X60Y46     u/x_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X60Y47     u/x_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X61Y46     u/x_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y47     u/x_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y47     u/x_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X62Y47     u/x_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X62Y47     u/x_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y47     u/x_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y47     u/x_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y41     u/clkdiv_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y41     u/clkdiv_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y42     u/clkdiv_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y47     u/x_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y47     u/x_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X60Y45     u/x_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X58Y47     u/x_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y39     u/clkdiv_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y39     u/clkdiv_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y39     u/clkdiv_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y39     u/clkdiv_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y40     u/clkdiv_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y42     A_reg[68]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y42     B_reg[64]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y39     u/clkdiv_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y42     u/clkdiv_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y42     u/clkdiv_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y42     u/clkdiv_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y39     u/clkdiv_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y39     u/clkdiv_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y39     u/clkdiv_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y40     u/clkdiv_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y40     u/clkdiv_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y40     u/clkdiv_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y40     u/clkdiv_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y41     u/clkdiv_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y41     u/clkdiv_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y41     u/clkdiv_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y41     u/clkdiv_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y42     u/clkdiv_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y45     A_reg[65]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y45     A_reg[65]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y47     A_reg[66]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y47     A_reg[66]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y46     A_reg[67]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y46     A_reg[67]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y42     A_reg[68]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y45     B_reg[125]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y45     B_reg[125]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y44     B_reg[126]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y44     B_reg[126]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y48     B_reg[127]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y48     B_reg[127]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X65Y42     B_reg[64]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y42     u/clkdiv_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y42     u/clkdiv_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y42     u/clkdiv_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y43     u/clkdiv_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y43     u/clkdiv_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y43     u/clkdiv_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y43     u/clkdiv_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y43     u/clkdiv_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y43     u/clkdiv_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y43     u/clkdiv_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y43     u/clkdiv_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y41     u/clkdiv_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y41     u/clkdiv_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X59Y46     u/x_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X59Y46     u/x_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y46     u/x_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X63Y46     u/x_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.500       5.000      SLICE_X64Y47     u/x_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  w_clkfbout_clk_wiz_gen
  To Clock:  w_clkfbout_clk_wiz_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         w_clkfbout_clk_wiz_gen
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clk_gen_instance/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y1    clk_gen_instance/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X1Y0  clk_gen_instance/mmcm_adv_inst/CLKFBOUT



