#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Jun 12 22:18:42 2022
# Process ID: 7076
# Current directory: C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/synth_1
# Command line: vivado.exe -log pwm02.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source pwm02.tcl
# Log file: C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/synth_1/pwm02.vds
# Journal file: C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/synth_1\vivado.jou
#-----------------------------------------------------------
source pwm02.tcl -notrace
Command: synth_design -top pwm02 -part xc7a200tfbg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg676-2
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 76752
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 999.238 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'pwm02' [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/sources_1/new/pwm.vhd:11]
WARNING: [Synth 8-614] signal 'counter' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/sources_1/new/pwm.vhd:15]
WARNING: [Synth 8-614] signal 'duty' is read in the process but is not in the sensitivity list [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/sources_1/new/pwm.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'pwm02' (1#1) [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/sources_1/new/pwm.vhd:11]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 999.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 999.238 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.238 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc]
WARNING: [Vivado 12-584] No ports matched 'CLK100MHZ'. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:7]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:7]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[0]'. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:12]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:12]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[1]'. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:13]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:13]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[2]'. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[3]'. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[4]'. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[5]'. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[6]'. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SW[7]'. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'BTNC'. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'JB'. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/constrs_1/new/constrain.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.238 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 999.238 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tfbg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.238 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'duty_sig_reg' [C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/project_1/project_1.srcs/sources_1/new/pwm.vhd:21]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 999.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 999.238 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 999.664 ; gain = 0.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 999.664 ; gain = 0.426
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 1018.766 ; gain = 19.527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1024.543 ; gain = 25.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1024.543 ; gain = 25.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1024.543 ; gain = 25.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1024.543 ; gain = 25.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1024.543 ; gain = 25.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1024.543 ; gain = 25.305
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     2|
|3     |LUT1   |     1|
|4     |LUT2   |     2|
|5     |LUT3   |     2|
|6     |LUT4   |    18|
|7     |LUT5   |     2|
|8     |LUT6   |     2|
|9     |FDRE   |     8|
|10    |LD     |     8|
|11    |IBUF   |     9|
|12    |OBUF   |     2|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1024.543 ; gain = 25.305
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:30 . Memory (MB): peak = 1024.543 ; gain = 25.305
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 1024.543 ; gain = 25.305
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1036.641 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1040.102 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  LD => LDCE: 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
16 Infos, 14 Warnings, 11 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 1040.102 ; gain = 40.863
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/filip/OneDrive/Dokumenty/Github/Digital-electronics-1/labs/semester_project/semester_project/synth_1/pwm02.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file pwm02_utilization_synth.rpt -pb pwm02_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 12 22:19:43 2022...
