INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/1_bit_half.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_half
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/four_bit_adder_subtractor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_adder_subtractor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sources_1/new/one_bit_full.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module one_bit_full
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/bmkuter/GitHub/EC311/Lab_1_Full_Adder/full_adder_old_vivado/full_adder_old_vivado.srcs/sim_1/new/four_bit_add_sub_testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module four_bit_add_sub_testbench
