$version Generated by VerilatedVcd $end
$date Fri Nov  1 11:56:39 2024
 $end
$timescale  10s $end

 $scope module TOP $end
  $var wire  4 # Inputs [3:0] $end
  $var wire  7 $ Output [6:0] $end
 $upscope $end
$enddefinitions $end


#0
b0000 #
b1111110 $
#1
b0001 #
b0110000 $
#2
b0010 #
b1101101 $
#3
b0011 #
b1111001 $
#4
b0100 #
b0110011 $
#5
b0101 #
b1011011 $
#6
b0110 #
b1011111 $
#7
b0111 #
b1110000 $
#8
b1000 #
b1111111 $
#9
b1001 #
b1110011 $
#10
