<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1275</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:8px;font-family:Times;color:#000000;}
	.ft05{font-size:11px;font-family:Times;color:#000000;}
	.ft06{font-size:12px;font-family:Times;color:#0860a8;}
	.ft07{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1275-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1275.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;34-25</p>
<p style="position:absolute;top:47px;left:666px;white-space:nowrap" class="ft01">SYSTEM&#160;MANAGEMENT&#160;MODE</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:95px;white-space:nowrap" class="ft03">Bits&#160;11:3&#160;are&#160;reserved.</p>
<p style="position:absolute;top:122px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:123px;left:95px;white-space:nowrap" class="ft07">Bits&#160;31:12&#160;contain a&#160;value that, when shifted&#160;left 12&#160;bits, is&#160;the physical address&#160;of&#160;MSEG&#160;(the MSEG base&#160;<br/>address).</p>
<p style="position:absolute;top:161px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:162px;left:95px;white-space:nowrap" class="ft03">Bits&#160;63:32&#160;are&#160;reserved.</p>
<p style="position:absolute;top:186px;left:69px;white-space:nowrap" class="ft03">The&#160;following items detail use&#160;of this MSR:</p>
<p style="position:absolute;top:208px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:208px;left:95px;white-space:nowrap" class="ft03">The&#160;IA32_SMM_MONITOR_CTL MSR is supported&#160;only on&#160;processors&#160;that support&#160;the dual-monitor treatment.</p>
<p style="position:absolute;top:206px;left:827px;white-space:nowrap" class="ft04">1</p>
<p style="position:absolute;top:208px;left:834px;white-space:nowrap" class="ft03">&#160;</p>
<p style="position:absolute;top:225px;left:95px;white-space:nowrap" class="ft07">On&#160;other processors,&#160;accesses to&#160;the MSR using&#160;RDMSR or&#160;WRMSR generate&#160;a general-protection fault&#160;<br/>(#GP(0)).</p>
<p style="position:absolute;top:263px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:264px;left:95px;white-space:nowrap" class="ft07">A&#160;write to&#160;the IA32_SMM_MONITOR_CTL&#160;MSR using&#160;WRMSR&#160;generates a&#160;general-protection fault&#160;(#GP(0)) if&#160;<br/>executed outside&#160;of SMM&#160;or&#160;if an&#160;attempt is&#160;made&#160;to&#160;set&#160;any reserved bit.&#160;An&#160;attempt to&#160;write&#160;to the&#160;<br/>IA32_SMM_MONITOR_CTL MSR&#160;fails&#160;if made&#160;as part of a&#160;VM&#160;exit&#160;that does not end in&#160;SMM or part of a&#160;<br/>VM&#160;entry&#160;that does not begin&#160;in SMM.</p>
<p style="position:absolute;top:335px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:336px;left:95px;white-space:nowrap" class="ft07">Reads from the&#160;IA32_SMM_MONITOR_CTL MSR&#160;using RDMSR&#160;are&#160;allowed any&#160;time RDMSR is&#160;allowed.&#160;The&#160;<br/>MSR may be read as&#160;part&#160;of&#160;any VM&#160;exit.</p>
<p style="position:absolute;top:374px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:375px;left:95px;white-space:nowrap" class="ft03">The dual-monitor treatment&#160;can be activated only if the&#160;valid bit in&#160;the MSR is&#160;set&#160;to 1.</p>
<p style="position:absolute;top:399px;left:69px;white-space:nowrap" class="ft07">The 32 bytes&#160;located&#160;at the&#160;MSEG&#160;base&#160;address are called the&#160;<b>MSEG header</b>. The format&#160;of the&#160;MSEG header&#160;is&#160;<br/>give<a href="o_fe12b1e2a880e0ce-1275.html">n in Table 34-10&#160;</a>(each field is&#160;32&#160;bits).</p>
<p style="position:absolute;top:748px;left:69px;white-space:nowrap" class="ft07">To&#160;ensure proper behavior&#160;in&#160;VMX&#160;operation,&#160;software&#160;should&#160;maintain the&#160;MSEG&#160;header&#160;in writeback&#160;cacheable&#160;<br/>memory. Future implementations may allow&#160;or&#160;require a&#160;different memory&#160;type.</p>
<p style="position:absolute;top:762px;left:604px;white-space:nowrap" class="ft04">2</p>
<p style="position:absolute;top:765px;left:611px;white-space:nowrap" class="ft03">&#160;Software should&#160;consult the VMX&#160;</p>
<p style="position:absolute;top:781px;left:69px;white-space:nowrap" class="ft07">capability MSR IA32_VMX_BASIC (see<a href="o_fe12b1e2a880e0ce-1943.html">&#160;Appendix A.1).<br/></a>SMM&#160;code&#160;should enable the dual-monitor treatment&#160;(by setting the valid&#160;bit in&#160;IA32_SMM_MONITOR_CTL MSR)&#160;<br/>only&#160;after establishing the content of&#160;the MSEG header as&#160;follows:</p>
<p style="position:absolute;top:844px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:844px;left:95px;white-space:nowrap" class="ft07">Bytes&#160;3:0 contain the&#160;<b>MSEG revision identifier</b>.&#160;Different processors may use different MSEG revision identi-<br/>fiers.&#160;These identifiers enable&#160;software&#160;to avoid using&#160;an MSEG header formatted&#160;for&#160;one processor on&#160;a&#160;<br/>processor that uses a different format. Software can discover the MSEG revision identifier that a processor uses&#160;<br/>by reading&#160;the&#160;VMX&#160;capability MSR&#160;IA32_VMX_MISC (see&#160;<a href="o_fe12b1e2a880e0ce-1947.html">Appendix A.6).</a></p>
<p style="position:absolute;top:967px;left:69px;white-space:nowrap" class="ft03">1.&#160;Software&#160;should consult the VMX capability MSR IA32_VMX_BASIC (see<a href="o_fe12b1e2a880e0ce-1943.html">&#160;Appendix A.1)</a>&#160;to&#160;determine whether the dual-monitor&#160;</p>
<p style="position:absolute;top:984px;left:91px;white-space:nowrap" class="ft03">treatment is supported.</p>
<p style="position:absolute;top:446px;left:325px;white-space:nowrap" class="ft06">Table 34-10. &#160;Format of&#160;MSEG Header</p>
<p style="position:absolute;top:480px;left:79px;white-space:nowrap" class="ft03">Byte&#160;Offset</p>
<p style="position:absolute;top:480px;left:192px;white-space:nowrap" class="ft03">Field</p>
<p style="position:absolute;top:508px;left:79px;white-space:nowrap" class="ft03">0</p>
<p style="position:absolute;top:508px;left:192px;white-space:nowrap" class="ft03">MSEG-header&#160;revision&#160;identifier</p>
<p style="position:absolute;top:537px;left:79px;white-space:nowrap" class="ft03">4</p>
<p style="position:absolute;top:537px;left:192px;white-space:nowrap" class="ft03">SMM-transfer monitor&#160;features</p>
<p style="position:absolute;top:565px;left:79px;white-space:nowrap" class="ft03">8</p>
<p style="position:absolute;top:565px;left:192px;white-space:nowrap" class="ft03">GDTR&#160;&#160;limit</p>
<p style="position:absolute;top:594px;left:79px;white-space:nowrap" class="ft03">12</p>
<p style="position:absolute;top:594px;left:192px;white-space:nowrap" class="ft03">GDTR base&#160;offset</p>
<p style="position:absolute;top:622px;left:79px;white-space:nowrap" class="ft03">16</p>
<p style="position:absolute;top:622px;left:192px;white-space:nowrap" class="ft03">CS&#160;selector</p>
<p style="position:absolute;top:651px;left:79px;white-space:nowrap" class="ft03">20</p>
<p style="position:absolute;top:651px;left:192px;white-space:nowrap" class="ft03">EIP offset</p>
<p style="position:absolute;top:679px;left:79px;white-space:nowrap" class="ft03">24</p>
<p style="position:absolute;top:679px;left:192px;white-space:nowrap" class="ft03">ESP offset</p>
<p style="position:absolute;top:708px;left:79px;white-space:nowrap" class="ft03">28</p>
<p style="position:absolute;top:708px;left:192px;white-space:nowrap" class="ft03">CR3&#160;offset</p>
<p style="position:absolute;top:1005px;left:69px;white-space:nowrap" class="ft03">2.&#160;Alternatively,&#160;software&#160;may map the&#160;MSEG header&#160;with&#160;the UC&#160;memory type; this may be&#160;necessary,&#160;depending on&#160;how memory is&#160;</p>
<p style="position:absolute;top:1021px;left:91px;white-space:nowrap" class="ft03">organized.&#160;Doing so&#160;is strongly discouraged unless&#160;necessary as&#160;it will cause the performance&#160;of&#160;transitions&#160;using&#160;those&#160;structures&#160;</p>
<p style="position:absolute;top:1038px;left:91px;white-space:nowrap" class="ft03">to&#160;suffer significantly. In addition, the processor will&#160;continue&#160;to use the memory type&#160;reported&#160;in&#160;the VMX capability MSR&#160;</p>
<p style="position:absolute;top:1054px;left:91px;white-space:nowrap" class="ft03">IA32_VMX_BASIC with exceptions&#160;noted&#160;in<a href="o_fe12b1e2a880e0ce-1943.html">&#160;Appendix A.1.</a></p>
</div>
</body>
</html>
