{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556642409644 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556642409769 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 30 19:40:09 2019 " "Processing started: Tue Apr 30 19:40:09 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556642409769 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642409769 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642409769 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1556642411060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1556642411060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oscill.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oscill.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oscill-BEH " "Found design unit 1: Oscill-BEH" {  } { { "Oscill.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436823 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oscill " "Found entity 1: Oscill" {  } { { "Oscill.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Oscill.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642436823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen-BEH " "Found design unit 1: gen-BEH" {  } { { "gen.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436838 ""} { "Info" "ISGN_ENTITY_NAME" "1 gen " "Found entity 1: gen" {  } { { "gen.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/gen.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642436838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer.vhd 2 1 " "Found 2 design units, including 1 entities, in source file timer.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Timer-BEH " "Found design unit 1: Timer-BEH" {  } { { "Timer.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436838 ""} { "Info" "ISGN_ENTITY_NAME" "1 Timer " "Found entity 1: Timer" {  } { { "Timer.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Timer.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642436838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Main-BEH " "Found design unit 1: Main-BEH" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436838 ""} { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642436838 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add-SYN " "Found design unit 1: add-SYN" {  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436854 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADD " "Found entity 1: ADD" {  } { { "ADD.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADD.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642436854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shll-SYN " "Found design unit 1: shll-SYN" {  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436854 ""} { "Info" "ISGN_ENTITY_NAME" "1 SHLL " "Found entity 1: SHLL" {  } { { "SHLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/SHLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642436854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romserial.vhd 2 1 " "Found 2 design units, including 1 entities, in source file romserial.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMSERIAL-BEH " "Found design unit 1: ROMSERIAL-BEH" {  } { { "ROMSERIAL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436854 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMSERIAL " "Found entity 1: ROMSERIAL" {  } { { "ROMSERIAL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROMSERIAL.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642436854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom1-SYN " "Found design unit 1: rom1-SYN" {  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436854 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM1 " "Found entity 1: ROM1" {  } { { "ROM1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ROM1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436854 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642436854 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll-SYN " "Found design unit 1: pll-SYN" {  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436869 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "PLL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/PLL.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642436869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uartrx.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uartrx.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uartRX-SYN " "Found design unit 1: uartRX-SYN" {  } { { "uartRX.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436869 ""} { "Info" "ISGN_ENTITY_NAME" "1 uartRX " "Found entity 1: uartRX" {  } { { "uartRX.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/uartRX.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436869 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642436869 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul.vhd 4 2 " "Found 4 design units, including 2 entities, in source file mul.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUL_altfp_mult_tao-RTL " "Found design unit 1: MUL_altfp_mult_tao-RTL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436948 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mul-RTL " "Found design unit 2: mul-RTL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1451 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436948 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUL_altfp_mult_tao " "Found entity 1: MUL_altfp_mult_tao" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436948 ""} { "Info" "ISGN_ENTITY_NAME" "2 MUL " "Found entity 2: MUL" {  } { { "MUL.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/MUL.vhd" 1439 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642436948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642436948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_int_to_float.vhd 20 10 " "Found 20 design units, including 10 entities, in source file conv_int_to_float.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_qvf-RTL " "Found design unit 1: CONV_INT_TO_FLOAT_altbarrel_shift_qvf-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL " "Found design unit 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 328 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL " "Found design unit 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 353 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL " "Found design unit 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 374 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL " "Found design unit 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 436 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL " "Found design unit 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 489 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL " "Found design unit 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL " "Found design unit 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 616 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_h1n-RTL " "Found design unit 9: CONV_INT_TO_FLOAT_altfp_convert_h1n-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 683 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 conv_int_to_float-RTL " "Found design unit 10: conv_int_to_float-RTL" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1084 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_INT_TO_FLOAT_altbarrel_shift_qvf " "Found entity 1: CONV_INT_TO_FLOAT_altbarrel_shift_qvf" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_INT_TO_FLOAT_altpriority_encoder_3v7 " "Found entity 2: CONV_INT_TO_FLOAT_altpriority_encoder_3v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 320 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_INT_TO_FLOAT_altpriority_encoder_3e8 " "Found entity 3: CONV_INT_TO_FLOAT_altpriority_encoder_3e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 344 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_ENTITY_NAME" "4 CONV_INT_TO_FLOAT_altpriority_encoder_6v7 " "Found entity 4: CONV_INT_TO_FLOAT_altpriority_encoder_6v7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 366 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_ENTITY_NAME" "5 CONV_INT_TO_FLOAT_altpriority_encoder_6e8 " "Found entity 5: CONV_INT_TO_FLOAT_altpriority_encoder_6e8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_ENTITY_NAME" "6 CONV_INT_TO_FLOAT_altpriority_encoder_bv7 " "Found entity 6: CONV_INT_TO_FLOAT_altpriority_encoder_bv7" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 481 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_ENTITY_NAME" "7 CONV_INT_TO_FLOAT_altpriority_encoder_be8 " "Found entity 7: CONV_INT_TO_FLOAT_altpriority_encoder_be8" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_ENTITY_NAME" "8 CONV_INT_TO_FLOAT_altpriority_encoder_rb6 " "Found entity 8: CONV_INT_TO_FLOAT_altpriority_encoder_rb6" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_ENTITY_NAME" "9 CONV_INT_TO_FLOAT_altfp_convert_h1n " "Found entity 9: CONV_INT_TO_FLOAT_altfp_convert_h1n" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 674 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""} { "Info" "ISGN_ENTITY_NAME" "10 CONV_INT_TO_FLOAT " "Found entity 10: CONV_INT_TO_FLOAT" {  } { { "CONV_INT_TO_FLOAT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_INT_TO_FLOAT.vhd" 1074 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642437057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addsub.vhd 44 22 " "Found 44 design units, including 22 entities, in source file addsub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADDSUB_altbarrel_shift_35e-RTL " "Found design unit 1: ADDSUB_altbarrel_shift_35e-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ADDSUB_altbarrel_shift_olb-RTL " "Found design unit 2: ADDSUB_altbarrel_shift_olb-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 314 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 ADDSUB_altpriority_encoder_3e8-RTL " "Found design unit 3: ADDSUB_altpriority_encoder_3e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 557 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 ADDSUB_altpriority_encoder_6e8-RTL " "Found design unit 4: ADDSUB_altpriority_encoder_6e8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 579 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 ADDSUB_altpriority_encoder_be8-RTL " "Found design unit 5: ADDSUB_altpriority_encoder_be8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 633 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 ADDSUB_altpriority_encoder_3v7-RTL " "Found design unit 6: ADDSUB_altpriority_encoder_3v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 704 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 ADDSUB_altpriority_encoder_6v7-RTL " "Found design unit 7: ADDSUB_altpriority_encoder_6v7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 724 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 ADDSUB_altpriority_encoder_bv7-RTL " "Found design unit 8: ADDSUB_altpriority_encoder_bv7-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 781 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 ADDSUB_altpriority_encoder_r08-RTL " "Found design unit 9: ADDSUB_altpriority_encoder_r08-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 844 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "10 ADDSUB_altpriority_encoder_rf8-RTL " "Found design unit 10: ADDSUB_altpriority_encoder_rf8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 912 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "11 ADDSUB_altpriority_encoder_qb6-RTL " "Found design unit 11: ADDSUB_altpriority_encoder_qb6-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 971 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "12 ADDSUB_altpriority_encoder_nh8-RTL " "Found design unit 12: ADDSUB_altpriority_encoder_nh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1055 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "13 ADDSUB_altpriority_encoder_qh8-RTL " "Found design unit 13: ADDSUB_altpriority_encoder_qh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1081 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "14 ADDSUB_altpriority_encoder_vh8-RTL " "Found design unit 14: ADDSUB_altpriority_encoder_vh8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1135 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "15 ADDSUB_altpriority_encoder_fj8-RTL " "Found design unit 15: ADDSUB_altpriority_encoder_fj8-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1195 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "16 ADDSUB_altpriority_encoder_n28-RTL " "Found design unit 16: ADDSUB_altpriority_encoder_n28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1270 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "17 ADDSUB_altpriority_encoder_q28-RTL " "Found design unit 17: ADDSUB_altpriority_encoder_q28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1294 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "18 ADDSUB_altpriority_encoder_v28-RTL " "Found design unit 18: ADDSUB_altpriority_encoder_v28-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1351 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "19 ADDSUB_altpriority_encoder_f48-RTL " "Found design unit 19: ADDSUB_altpriority_encoder_f48-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1414 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "20 ADDSUB_altpriority_encoder_e48-RTL " "Found design unit 20: ADDSUB_altpriority_encoder_e48-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1477 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "21 ADDSUB_altfp_add_sub_mal-RTL " "Found design unit 21: ADDSUB_altfp_add_sub_mal-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1548 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "22 addsub-RTL " "Found design unit 22: addsub-RTL" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4859 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADDSUB_altbarrel_shift_35e " "Found entity 1: ADDSUB_altbarrel_shift_35e" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "2 ADDSUB_altbarrel_shift_olb " "Found entity 2: ADDSUB_altbarrel_shift_olb" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 305 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "3 ADDSUB_altpriority_encoder_3e8 " "Found entity 3: ADDSUB_altpriority_encoder_3e8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 548 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "4 ADDSUB_altpriority_encoder_6e8 " "Found entity 4: ADDSUB_altpriority_encoder_6e8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 570 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "5 ADDSUB_altpriority_encoder_be8 " "Found entity 5: ADDSUB_altpriority_encoder_be8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "6 ADDSUB_altpriority_encoder_3v7 " "Found entity 6: ADDSUB_altpriority_encoder_3v7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 696 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "7 ADDSUB_altpriority_encoder_6v7 " "Found entity 7: ADDSUB_altpriority_encoder_6v7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 716 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "8 ADDSUB_altpriority_encoder_bv7 " "Found entity 8: ADDSUB_altpriority_encoder_bv7" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 773 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "9 ADDSUB_altpriority_encoder_r08 " "Found entity 9: ADDSUB_altpriority_encoder_r08" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 836 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "10 ADDSUB_altpriority_encoder_rf8 " "Found entity 10: ADDSUB_altpriority_encoder_rf8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 903 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "11 ADDSUB_altpriority_encoder_qb6 " "Found entity 11: ADDSUB_altpriority_encoder_qb6" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 963 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "12 ADDSUB_altpriority_encoder_nh8 " "Found entity 12: ADDSUB_altpriority_encoder_nh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1046 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "13 ADDSUB_altpriority_encoder_qh8 " "Found entity 13: ADDSUB_altpriority_encoder_qh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1072 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "14 ADDSUB_altpriority_encoder_vh8 " "Found entity 14: ADDSUB_altpriority_encoder_vh8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1126 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "15 ADDSUB_altpriority_encoder_fj8 " "Found entity 15: ADDSUB_altpriority_encoder_fj8" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1186 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "16 ADDSUB_altpriority_encoder_n28 " "Found entity 16: ADDSUB_altpriority_encoder_n28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1262 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "17 ADDSUB_altpriority_encoder_q28 " "Found entity 17: ADDSUB_altpriority_encoder_q28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1286 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "18 ADDSUB_altpriority_encoder_v28 " "Found entity 18: ADDSUB_altpriority_encoder_v28" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1343 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "19 ADDSUB_altpriority_encoder_f48 " "Found entity 19: ADDSUB_altpriority_encoder_f48" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1406 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "20 ADDSUB_altpriority_encoder_e48 " "Found entity 20: ADDSUB_altpriority_encoder_e48" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1469 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "21 ADDSUB_altfp_add_sub_mal " "Found entity 21: ADDSUB_altfp_add_sub_mal" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 1535 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "22 ADDSUB " "Found entity 22: ADDSUB" {  } { { "ADDSUB.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADDSUB.vhd" 4845 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642437128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adsr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adsr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ADSR-SYN " "Found design unit 1: ADSR-SYN" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""} { "Info" "ISGN_ENTITY_NAME" "1 ADSR " "Found entity 1: ADSR" {  } { { "ADSR.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ADSR.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642437128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conv_float_to_int.vhd 6 3 " "Found 6 design units, including 3 entities, in source file conv_float_to_int.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_00g-RTL " "Found design unit 1: CONV_FLOAT_TO_INT_altbarrel_shift_00g-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 59 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437191 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_h1n-RTL " "Found design unit 2: CONV_FLOAT_TO_INT_altfp_convert_h1n-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 405 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437191 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 conv_float_to_int-RTL " "Found design unit 3: conv_float_to_int-RTL" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1746 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437191 ""} { "Info" "ISGN_ENTITY_NAME" "1 CONV_FLOAT_TO_INT_altbarrel_shift_00g " "Found entity 1: CONV_FLOAT_TO_INT_altbarrel_shift_00g" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437191 ""} { "Info" "ISGN_ENTITY_NAME" "2 CONV_FLOAT_TO_INT_altfp_convert_h1n " "Found entity 2: CONV_FLOAT_TO_INT_altfp_convert_h1n" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 396 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437191 ""} { "Info" "ISGN_ENTITY_NAME" "3 CONV_FLOAT_TO_INT " "Found entity 3: CONV_FLOAT_TO_INT" {  } { { "CONV_FLOAT_TO_INT.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/CONV_FLOAT_TO_INT.vhd" 1736 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642437191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOCK " "Found entity 1: BLOCK" {  } { { "BLOCK.bdf" "" { Schematic "C:/Users/Evgeniy/Documents/GitHub/Diplom/BLOCK.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642437191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "block1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file block1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Block1-Syn " "Found design unit 1: Block1-Syn" {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437207 ""} { "Info" "ISGN_ENTITY_NAME" "1 Block1 " "Found entity 1: Block1" {  } { { "Block1.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Block1.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642437207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonproc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buttonproc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUTtonProc-SYN " "Found design unit 1: BUTtonProc-SYN" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437207 ""} { "Info" "ISGN_ENTITY_NAME" "1 ButtonProc " "Found entity 1: ButtonProc" {  } { { "ButtonProc.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/ButtonProc.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642437207 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "Main work " "Can't compile duplicate declarations of entity \"Main\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "Main Main.vhd work " "Instance could be entity \"Main\" in file Main.vhd compiled in library work" {  } { { "Main.vhd" "" { Text "C:/Users/Evgeniy/Documents/GitHub/Diplom/Main.vhd" 7 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1556642437207 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "MAIN MAIN.bdf work " "Instance could be entity \"MAIN\" in file MAIN.bdf compiled in library work" {  } { { "MAIN.bdf" "" { Schematic "C:/Users/Evgeniy/Documents/GitHub/Diplom/MAIN.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Design Software" 0 -1 1556642437207 ""}  } { { "MAIN.bdf" "" { Schematic "C:/Users/Evgeniy/Documents/GitHub/Diplom/MAIN.bdf" { } } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1556642437207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642437207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_oscill.bdf 1 1 " "Found 1 design units, including 1 entities, in source file tb_oscill.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TB_OSCILL " "Found entity 1: TB_OSCILL" {  } { { "TB_OSCILL.bdf" "" { Schematic "C:/Users/Evgeniy/Documents/GitHub/Diplom/TB_OSCILL.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556642437207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642437207 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "678 " "Peak virtual memory: 678 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556642437472 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 30 19:40:37 2019 " "Processing ended: Tue Apr 30 19:40:37 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556642437472 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556642437472 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556642437472 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642437472 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1556642438233 ""}
