/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.2
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* RX */
.set RX__0__INTTYPE, CYREG_PICU12_INTTYPE0
.set RX__0__MASK, 0x01
.set RX__0__PC, CYREG_PRT12_PC0
.set RX__0__PORT, 12
.set RX__0__SHIFT, 0
.set RX__AG, CYREG_PRT12_AG
.set RX__BIE, CYREG_PRT12_BIE
.set RX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set RX__BYP, CYREG_PRT12_BYP
.set RX__DM0, CYREG_PRT12_DM0
.set RX__DM1, CYREG_PRT12_DM1
.set RX__DM2, CYREG_PRT12_DM2
.set RX__DR, CYREG_PRT12_DR
.set RX__INP_DIS, CYREG_PRT12_INP_DIS
.set RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set RX__MASK, 0x01
.set RX__PORT, 12
.set RX__PRT, CYREG_PRT12_PRT
.set RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set RX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set RX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set RX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set RX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set RX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set RX__PS, CYREG_PRT12_PS
.set RX__SHIFT, 0
.set RX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set RX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set RX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set RX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set RX__SLW, CYREG_PRT12_SLW

/* TX */
.set TX__0__INTTYPE, CYREG_PICU12_INTTYPE1
.set TX__0__MASK, 0x02
.set TX__0__PC, CYREG_PRT12_PC1
.set TX__0__PORT, 12
.set TX__0__SHIFT, 1
.set TX__AG, CYREG_PRT12_AG
.set TX__BIE, CYREG_PRT12_BIE
.set TX__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TX__BYP, CYREG_PRT12_BYP
.set TX__DM0, CYREG_PRT12_DM0
.set TX__DM1, CYREG_PRT12_DM1
.set TX__DM2, CYREG_PRT12_DM2
.set TX__DR, CYREG_PRT12_DR
.set TX__INP_DIS, CYREG_PRT12_INP_DIS
.set TX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TX__MASK, 0x02
.set TX__PORT, 12
.set TX__PRT, CYREG_PRT12_PRT
.set TX__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TX__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TX__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TX__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TX__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TX__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TX__PS, CYREG_PRT12_PS
.set TX__SHIFT, 1
.set TX__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TX__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TX__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TX__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TX__SLW, CYREG_PRT12_SLW

/* CAN */
.set CAN_CanIP__CSR_BUF_SR, CYREG_CAN0_CSR_BUF_SR
.set CAN_CanIP__CSR_CFG, CYREG_CAN0_CSR_CFG
.set CAN_CanIP__CSR_CMD, CYREG_CAN0_CSR_CMD
.set CAN_CanIP__CSR_ERR_SR, CYREG_CAN0_CSR_ERR_SR
.set CAN_CanIP__CSR_INT_EN, CYREG_CAN0_CSR_INT_EN
.set CAN_CanIP__CSR_INT_SR, CYREG_CAN0_CSR_INT_SR
.set CAN_CanIP__PM_ACT_CFG, CYREG_PM_ACT_CFG6
.set CAN_CanIP__PM_ACT_MSK, 0x01
.set CAN_CanIP__PM_STBY_CFG, CYREG_PM_STBY_CFG6
.set CAN_CanIP__PM_STBY_MSK, 0x01
.set CAN_CanIP__RX0_ACR, CYREG_CAN0_RX0_ACR
.set CAN_CanIP__RX0_ACRD, CYREG_CAN0_RX0_ACRD
.set CAN_CanIP__RX0_AMR, CYREG_CAN0_RX0_AMR
.set CAN_CanIP__RX0_AMRD, CYREG_CAN0_RX0_AMRD
.set CAN_CanIP__RX0_CMD, CYREG_CAN0_RX0_CMD
.set CAN_CanIP__RX0_DH, CYREG_CAN0_RX0_DH
.set CAN_CanIP__RX0_DL, CYREG_CAN0_RX0_DL
.set CAN_CanIP__RX0_ID, CYREG_CAN0_RX0_ID
.set CAN_CanIP__RX1_ACR, CYREG_CAN0_RX1_ACR
.set CAN_CanIP__RX1_ACRD, CYREG_CAN0_RX1_ACRD
.set CAN_CanIP__RX1_AMR, CYREG_CAN0_RX1_AMR
.set CAN_CanIP__RX1_AMRD, CYREG_CAN0_RX1_AMRD
.set CAN_CanIP__RX1_CMD, CYREG_CAN0_RX1_CMD
.set CAN_CanIP__RX1_DH, CYREG_CAN0_RX1_DH
.set CAN_CanIP__RX1_DL, CYREG_CAN0_RX1_DL
.set CAN_CanIP__RX1_ID, CYREG_CAN0_RX1_ID
.set CAN_CanIP__RX10_ACR, CYREG_CAN0_RX10_ACR
.set CAN_CanIP__RX10_ACRD, CYREG_CAN0_RX10_ACRD
.set CAN_CanIP__RX10_AMR, CYREG_CAN0_RX10_AMR
.set CAN_CanIP__RX10_AMRD, CYREG_CAN0_RX10_AMRD
.set CAN_CanIP__RX10_CMD, CYREG_CAN0_RX10_CMD
.set CAN_CanIP__RX10_DH, CYREG_CAN0_RX10_DH
.set CAN_CanIP__RX10_DL, CYREG_CAN0_RX10_DL
.set CAN_CanIP__RX10_ID, CYREG_CAN0_RX10_ID
.set CAN_CanIP__RX11_ACR, CYREG_CAN0_RX11_ACR
.set CAN_CanIP__RX11_ACRD, CYREG_CAN0_RX11_ACRD
.set CAN_CanIP__RX11_AMR, CYREG_CAN0_RX11_AMR
.set CAN_CanIP__RX11_AMRD, CYREG_CAN0_RX11_AMRD
.set CAN_CanIP__RX11_CMD, CYREG_CAN0_RX11_CMD
.set CAN_CanIP__RX11_DH, CYREG_CAN0_RX11_DH
.set CAN_CanIP__RX11_DL, CYREG_CAN0_RX11_DL
.set CAN_CanIP__RX11_ID, CYREG_CAN0_RX11_ID
.set CAN_CanIP__RX12_ACR, CYREG_CAN0_RX12_ACR
.set CAN_CanIP__RX12_ACRD, CYREG_CAN0_RX12_ACRD
.set CAN_CanIP__RX12_AMR, CYREG_CAN0_RX12_AMR
.set CAN_CanIP__RX12_AMRD, CYREG_CAN0_RX12_AMRD
.set CAN_CanIP__RX12_CMD, CYREG_CAN0_RX12_CMD
.set CAN_CanIP__RX12_DH, CYREG_CAN0_RX12_DH
.set CAN_CanIP__RX12_DL, CYREG_CAN0_RX12_DL
.set CAN_CanIP__RX12_ID, CYREG_CAN0_RX12_ID
.set CAN_CanIP__RX13_ACR, CYREG_CAN0_RX13_ACR
.set CAN_CanIP__RX13_ACRD, CYREG_CAN0_RX13_ACRD
.set CAN_CanIP__RX13_AMR, CYREG_CAN0_RX13_AMR
.set CAN_CanIP__RX13_AMRD, CYREG_CAN0_RX13_AMRD
.set CAN_CanIP__RX13_CMD, CYREG_CAN0_RX13_CMD
.set CAN_CanIP__RX13_DH, CYREG_CAN0_RX13_DH
.set CAN_CanIP__RX13_DL, CYREG_CAN0_RX13_DL
.set CAN_CanIP__RX13_ID, CYREG_CAN0_RX13_ID
.set CAN_CanIP__RX14_ACR, CYREG_CAN0_RX14_ACR
.set CAN_CanIP__RX14_ACRD, CYREG_CAN0_RX14_ACRD
.set CAN_CanIP__RX14_AMR, CYREG_CAN0_RX14_AMR
.set CAN_CanIP__RX14_AMRD, CYREG_CAN0_RX14_AMRD
.set CAN_CanIP__RX14_CMD, CYREG_CAN0_RX14_CMD
.set CAN_CanIP__RX14_DH, CYREG_CAN0_RX14_DH
.set CAN_CanIP__RX14_DL, CYREG_CAN0_RX14_DL
.set CAN_CanIP__RX14_ID, CYREG_CAN0_RX14_ID
.set CAN_CanIP__RX15_ACR, CYREG_CAN0_RX15_ACR
.set CAN_CanIP__RX15_ACRD, CYREG_CAN0_RX15_ACRD
.set CAN_CanIP__RX15_AMR, CYREG_CAN0_RX15_AMR
.set CAN_CanIP__RX15_AMRD, CYREG_CAN0_RX15_AMRD
.set CAN_CanIP__RX15_CMD, CYREG_CAN0_RX15_CMD
.set CAN_CanIP__RX15_DH, CYREG_CAN0_RX15_DH
.set CAN_CanIP__RX15_DL, CYREG_CAN0_RX15_DL
.set CAN_CanIP__RX15_ID, CYREG_CAN0_RX15_ID
.set CAN_CanIP__RX2_ACR, CYREG_CAN0_RX2_ACR
.set CAN_CanIP__RX2_ACRD, CYREG_CAN0_RX2_ACRD
.set CAN_CanIP__RX2_AMR, CYREG_CAN0_RX2_AMR
.set CAN_CanIP__RX2_AMRD, CYREG_CAN0_RX2_AMRD
.set CAN_CanIP__RX2_CMD, CYREG_CAN0_RX2_CMD
.set CAN_CanIP__RX2_DH, CYREG_CAN0_RX2_DH
.set CAN_CanIP__RX2_DL, CYREG_CAN0_RX2_DL
.set CAN_CanIP__RX2_ID, CYREG_CAN0_RX2_ID
.set CAN_CanIP__RX3_ACR, CYREG_CAN0_RX3_ACR
.set CAN_CanIP__RX3_ACRD, CYREG_CAN0_RX3_ACRD
.set CAN_CanIP__RX3_AMR, CYREG_CAN0_RX3_AMR
.set CAN_CanIP__RX3_AMRD, CYREG_CAN0_RX3_AMRD
.set CAN_CanIP__RX3_CMD, CYREG_CAN0_RX3_CMD
.set CAN_CanIP__RX3_DH, CYREG_CAN0_RX3_DH
.set CAN_CanIP__RX3_DL, CYREG_CAN0_RX3_DL
.set CAN_CanIP__RX3_ID, CYREG_CAN0_RX3_ID
.set CAN_CanIP__RX4_ACR, CYREG_CAN0_RX4_ACR
.set CAN_CanIP__RX4_ACRD, CYREG_CAN0_RX4_ACRD
.set CAN_CanIP__RX4_AMR, CYREG_CAN0_RX4_AMR
.set CAN_CanIP__RX4_AMRD, CYREG_CAN0_RX4_AMRD
.set CAN_CanIP__RX4_CMD, CYREG_CAN0_RX4_CMD
.set CAN_CanIP__RX4_DH, CYREG_CAN0_RX4_DH
.set CAN_CanIP__RX4_DL, CYREG_CAN0_RX4_DL
.set CAN_CanIP__RX4_ID, CYREG_CAN0_RX4_ID
.set CAN_CanIP__RX5_ACR, CYREG_CAN0_RX5_ACR
.set CAN_CanIP__RX5_ACRD, CYREG_CAN0_RX5_ACRD
.set CAN_CanIP__RX5_AMR, CYREG_CAN0_RX5_AMR
.set CAN_CanIP__RX5_AMRD, CYREG_CAN0_RX5_AMRD
.set CAN_CanIP__RX5_CMD, CYREG_CAN0_RX5_CMD
.set CAN_CanIP__RX5_DH, CYREG_CAN0_RX5_DH
.set CAN_CanIP__RX5_DL, CYREG_CAN0_RX5_DL
.set CAN_CanIP__RX5_ID, CYREG_CAN0_RX5_ID
.set CAN_CanIP__RX6_ACR, CYREG_CAN0_RX6_ACR
.set CAN_CanIP__RX6_ACRD, CYREG_CAN0_RX6_ACRD
.set CAN_CanIP__RX6_AMR, CYREG_CAN0_RX6_AMR
.set CAN_CanIP__RX6_AMRD, CYREG_CAN0_RX6_AMRD
.set CAN_CanIP__RX6_CMD, CYREG_CAN0_RX6_CMD
.set CAN_CanIP__RX6_DH, CYREG_CAN0_RX6_DH
.set CAN_CanIP__RX6_DL, CYREG_CAN0_RX6_DL
.set CAN_CanIP__RX6_ID, CYREG_CAN0_RX6_ID
.set CAN_CanIP__RX7_ACR, CYREG_CAN0_RX7_ACR
.set CAN_CanIP__RX7_ACRD, CYREG_CAN0_RX7_ACRD
.set CAN_CanIP__RX7_AMR, CYREG_CAN0_RX7_AMR
.set CAN_CanIP__RX7_AMRD, CYREG_CAN0_RX7_AMRD
.set CAN_CanIP__RX7_CMD, CYREG_CAN0_RX7_CMD
.set CAN_CanIP__RX7_DH, CYREG_CAN0_RX7_DH
.set CAN_CanIP__RX7_DL, CYREG_CAN0_RX7_DL
.set CAN_CanIP__RX7_ID, CYREG_CAN0_RX7_ID
.set CAN_CanIP__RX8_ACR, CYREG_CAN0_RX8_ACR
.set CAN_CanIP__RX8_ACRD, CYREG_CAN0_RX8_ACRD
.set CAN_CanIP__RX8_AMR, CYREG_CAN0_RX8_AMR
.set CAN_CanIP__RX8_AMRD, CYREG_CAN0_RX8_AMRD
.set CAN_CanIP__RX8_CMD, CYREG_CAN0_RX8_CMD
.set CAN_CanIP__RX8_DH, CYREG_CAN0_RX8_DH
.set CAN_CanIP__RX8_DL, CYREG_CAN0_RX8_DL
.set CAN_CanIP__RX8_ID, CYREG_CAN0_RX8_ID
.set CAN_CanIP__RX9_ACR, CYREG_CAN0_RX9_ACR
.set CAN_CanIP__RX9_ACRD, CYREG_CAN0_RX9_ACRD
.set CAN_CanIP__RX9_AMR, CYREG_CAN0_RX9_AMR
.set CAN_CanIP__RX9_AMRD, CYREG_CAN0_RX9_AMRD
.set CAN_CanIP__RX9_CMD, CYREG_CAN0_RX9_CMD
.set CAN_CanIP__RX9_DH, CYREG_CAN0_RX9_DH
.set CAN_CanIP__RX9_DL, CYREG_CAN0_RX9_DL
.set CAN_CanIP__RX9_ID, CYREG_CAN0_RX9_ID
.set CAN_CanIP__TX0_CMD, CYREG_CAN0_TX0_CMD
.set CAN_CanIP__TX0_DH, CYREG_CAN0_TX0_DH
.set CAN_CanIP__TX0_DL, CYREG_CAN0_TX0_DL
.set CAN_CanIP__TX0_ID, CYREG_CAN0_TX0_ID
.set CAN_CanIP__TX1_CMD, CYREG_CAN0_TX1_CMD
.set CAN_CanIP__TX1_DH, CYREG_CAN0_TX1_DH
.set CAN_CanIP__TX1_DL, CYREG_CAN0_TX1_DL
.set CAN_CanIP__TX1_ID, CYREG_CAN0_TX1_ID
.set CAN_CanIP__TX2_CMD, CYREG_CAN0_TX2_CMD
.set CAN_CanIP__TX2_DH, CYREG_CAN0_TX2_DH
.set CAN_CanIP__TX2_DL, CYREG_CAN0_TX2_DL
.set CAN_CanIP__TX2_ID, CYREG_CAN0_TX2_ID
.set CAN_CanIP__TX3_CMD, CYREG_CAN0_TX3_CMD
.set CAN_CanIP__TX3_DH, CYREG_CAN0_TX3_DH
.set CAN_CanIP__TX3_DL, CYREG_CAN0_TX3_DL
.set CAN_CanIP__TX3_ID, CYREG_CAN0_TX3_ID
.set CAN_CanIP__TX4_CMD, CYREG_CAN0_TX4_CMD
.set CAN_CanIP__TX4_DH, CYREG_CAN0_TX4_DH
.set CAN_CanIP__TX4_DL, CYREG_CAN0_TX4_DL
.set CAN_CanIP__TX4_ID, CYREG_CAN0_TX4_ID
.set CAN_CanIP__TX5_CMD, CYREG_CAN0_TX5_CMD
.set CAN_CanIP__TX5_DH, CYREG_CAN0_TX5_DH
.set CAN_CanIP__TX5_DL, CYREG_CAN0_TX5_DL
.set CAN_CanIP__TX5_ID, CYREG_CAN0_TX5_ID
.set CAN_CanIP__TX6_CMD, CYREG_CAN0_TX6_CMD
.set CAN_CanIP__TX6_DH, CYREG_CAN0_TX6_DH
.set CAN_CanIP__TX6_DL, CYREG_CAN0_TX6_DL
.set CAN_CanIP__TX6_ID, CYREG_CAN0_TX6_ID
.set CAN_CanIP__TX7_CMD, CYREG_CAN0_TX7_CMD
.set CAN_CanIP__TX7_DH, CYREG_CAN0_TX7_DH
.set CAN_CanIP__TX7_DL, CYREG_CAN0_TX7_DL
.set CAN_CanIP__TX7_ID, CYREG_CAN0_TX7_ID
.set CAN_isr__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set CAN_isr__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set CAN_isr__INTC_MASK, 0x10000
.set CAN_isr__INTC_NUMBER, 16
.set CAN_isr__INTC_PRIOR_NUM, 7
.set CAN_isr__INTC_PRIOR_REG, CYREG_NVIC_PRI_16
.set CAN_isr__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set CAN_isr__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* Rx_1 */
.set Rx_1__0__INTTYPE, CYREG_PICU12_INTTYPE6
.set Rx_1__0__MASK, 0x40
.set Rx_1__0__PC, CYREG_PRT12_PC6
.set Rx_1__0__PORT, 12
.set Rx_1__0__SHIFT, 6
.set Rx_1__AG, CYREG_PRT12_AG
.set Rx_1__BIE, CYREG_PRT12_BIE
.set Rx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Rx_1__BYP, CYREG_PRT12_BYP
.set Rx_1__DM0, CYREG_PRT12_DM0
.set Rx_1__DM1, CYREG_PRT12_DM1
.set Rx_1__DM2, CYREG_PRT12_DM2
.set Rx_1__DR, CYREG_PRT12_DR
.set Rx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Rx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Rx_1__MASK, 0x40
.set Rx_1__PORT, 12
.set Rx_1__PRT, CYREG_PRT12_PRT
.set Rx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Rx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Rx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Rx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Rx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Rx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Rx_1__PS, CYREG_PRT12_PS
.set Rx_1__SHIFT, 6
.set Rx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Rx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Rx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Rx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Rx_1__SLW, CYREG_PRT12_SLW

/* Tx_1 */
.set Tx_1__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set Tx_1__0__MASK, 0x80
.set Tx_1__0__PC, CYREG_PRT12_PC7
.set Tx_1__0__PORT, 12
.set Tx_1__0__SHIFT, 7
.set Tx_1__AG, CYREG_PRT12_AG
.set Tx_1__BIE, CYREG_PRT12_BIE
.set Tx_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set Tx_1__BYP, CYREG_PRT12_BYP
.set Tx_1__DM0, CYREG_PRT12_DM0
.set Tx_1__DM1, CYREG_PRT12_DM1
.set Tx_1__DM2, CYREG_PRT12_DM2
.set Tx_1__DR, CYREG_PRT12_DR
.set Tx_1__INP_DIS, CYREG_PRT12_INP_DIS
.set Tx_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set Tx_1__MASK, 0x80
.set Tx_1__PORT, 12
.set Tx_1__PRT, CYREG_PRT12_PRT
.set Tx_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set Tx_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set Tx_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set Tx_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set Tx_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set Tx_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set Tx_1__PS, CYREG_PRT12_PS
.set Tx_1__SHIFT, 7
.set Tx_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set Tx_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set Tx_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set Tx_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set Tx_1__SLW, CYREG_PRT12_SLW

/* UART_1 */
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B1_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B1_UDB08_09_CTL
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B1_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B1_UDB08_09_MSK
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B1_UDB08_CTL
.set UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B1_UDB08_CTL
.set UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B1_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B1_UDB08_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B1_UDB08_09_ST
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B1_UDB08_MSK
.set UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B1_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B1_UDB08_ST_CTL
.set UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B1_UDB08_ST
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB08_09_A0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB08_09_A1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB08_09_D0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB08_09_D1
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB08_09_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB08_09_F0
.set UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB08_09_F1
.set UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B1_UDB08_A0_A1
.set UART_1_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B1_UDB08_A0
.set UART_1_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B1_UDB08_A1
.set UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B1_UDB08_D0_D1
.set UART_1_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B1_UDB08_D0
.set UART_1_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B1_UDB08_D1
.set UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB08_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B1_UDB08_F0_F1
.set UART_1_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B1_UDB08_F0
.set UART_1_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B1_UDB08_F1
.set UART_1_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG, CYREG_B1_UDB08_MSK_ACTL
.set UART_1_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_1_BUART_sRX_RxSts__3__POS, 3
.set UART_1_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_1_BUART_sRX_RxSts__4__POS, 4
.set UART_1_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_1_BUART_sRX_RxSts__5__POS, 5
.set UART_1_BUART_sRX_RxSts__MASK, 0x38
.set UART_1_BUART_sRX_RxSts__MASK_REG, CYREG_B1_UDB11_MSK
.set UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sRX_RxSts__STATUS_REG, CYREG_B1_UDB11_ST
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B1_UDB11_A0_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B1_UDB11_A0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B1_UDB11_A1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B1_UDB11_D0_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B1_UDB11_D0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B1_UDB11_D1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B1_UDB11_ACTL
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B1_UDB11_F0_F1
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B1_UDB11_F0
.set UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B1_UDB11_F1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B1_UDB10_11_A0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B1_UDB10_11_A1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B1_UDB10_11_D0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B1_UDB10_11_D1
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B1_UDB10_11_F0
.set UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B1_UDB10_11_F1
.set UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B1_UDB10_A0_A1
.set UART_1_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B1_UDB10_A0
.set UART_1_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B1_UDB10_A1
.set UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B1_UDB10_D0_D1
.set UART_1_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B1_UDB10_D0
.set UART_1_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B1_UDB10_D1
.set UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B1_UDB10_F0_F1
.set UART_1_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B1_UDB10_F0
.set UART_1_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B1_UDB10_F1
.set UART_1_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_1_BUART_sTX_TxSts__0__POS, 0
.set UART_1_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_1_BUART_sTX_TxSts__1__POS, 1
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B1_UDB10_11_ACTL
.set UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B1_UDB10_11_ST
.set UART_1_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_1_BUART_sTX_TxSts__2__POS, 2
.set UART_1_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_1_BUART_sTX_TxSts__3__POS, 3
.set UART_1_BUART_sTX_TxSts__MASK, 0x0F
.set UART_1_BUART_sTX_TxSts__MASK_REG, CYREG_B1_UDB10_MSK
.set UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B1_UDB10_ACTL
.set UART_1_BUART_sTX_TxSts__STATUS_REG, CYREG_B1_UDB10_ST
.set UART_1_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_1_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_1_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_1_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_1_IntClock__INDEX, 0x00
.set UART_1_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_1_IntClock__PM_ACT_MSK, 0x01
.set UART_1_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_1_IntClock__PM_STBY_MSK, 0x01

/* GND_TEST */
.set GND_TEST__0__INTTYPE, CYREG_PICU2_INTTYPE4
.set GND_TEST__0__MASK, 0x10
.set GND_TEST__0__PC, CYREG_PRT2_PC4
.set GND_TEST__0__PORT, 2
.set GND_TEST__0__SHIFT, 4
.set GND_TEST__AG, CYREG_PRT2_AG
.set GND_TEST__AMUX, CYREG_PRT2_AMUX
.set GND_TEST__BIE, CYREG_PRT2_BIE
.set GND_TEST__BIT_MASK, CYREG_PRT2_BIT_MASK
.set GND_TEST__BYP, CYREG_PRT2_BYP
.set GND_TEST__CTL, CYREG_PRT2_CTL
.set GND_TEST__DM0, CYREG_PRT2_DM0
.set GND_TEST__DM1, CYREG_PRT2_DM1
.set GND_TEST__DM2, CYREG_PRT2_DM2
.set GND_TEST__DR, CYREG_PRT2_DR
.set GND_TEST__INP_DIS, CYREG_PRT2_INP_DIS
.set GND_TEST__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set GND_TEST__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set GND_TEST__LCD_EN, CYREG_PRT2_LCD_EN
.set GND_TEST__MASK, 0x10
.set GND_TEST__PORT, 2
.set GND_TEST__PRT, CYREG_PRT2_PRT
.set GND_TEST__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set GND_TEST__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set GND_TEST__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set GND_TEST__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set GND_TEST__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set GND_TEST__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set GND_TEST__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set GND_TEST__PS, CYREG_PRT2_PS
.set GND_TEST__SHIFT, 4
.set GND_TEST__SLW, CYREG_PRT2_SLW

/* ADC_SAR_1 */
.set ADC_SAR_1_ADC_SAR__CLK, CYREG_SAR1_CLK
.set ADC_SAR_1_ADC_SAR__CSR0, CYREG_SAR1_CSR0
.set ADC_SAR_1_ADC_SAR__CSR1, CYREG_SAR1_CSR1
.set ADC_SAR_1_ADC_SAR__CSR2, CYREG_SAR1_CSR2
.set ADC_SAR_1_ADC_SAR__CSR3, CYREG_SAR1_CSR3
.set ADC_SAR_1_ADC_SAR__CSR4, CYREG_SAR1_CSR4
.set ADC_SAR_1_ADC_SAR__CSR5, CYREG_SAR1_CSR5
.set ADC_SAR_1_ADC_SAR__CSR6, CYREG_SAR1_CSR6
.set ADC_SAR_1_ADC_SAR__PM_ACT_CFG, CYREG_PM_ACT_CFG11
.set ADC_SAR_1_ADC_SAR__PM_ACT_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__PM_STBY_CFG, CYREG_PM_STBY_CFG11
.set ADC_SAR_1_ADC_SAR__PM_STBY_MSK, 0x02
.set ADC_SAR_1_ADC_SAR__SW0, CYREG_SAR1_SW0
.set ADC_SAR_1_ADC_SAR__SW2, CYREG_SAR1_SW2
.set ADC_SAR_1_ADC_SAR__SW3, CYREG_SAR1_SW3
.set ADC_SAR_1_ADC_SAR__SW4, CYREG_SAR1_SW4
.set ADC_SAR_1_ADC_SAR__SW6, CYREG_SAR1_SW6
.set ADC_SAR_1_ADC_SAR__TR0, CYREG_SAR1_TR0
.set ADC_SAR_1_ADC_SAR__WRK0, CYREG_SAR1_WRK0
.set ADC_SAR_1_ADC_SAR__WRK1, CYREG_SAR1_WRK1
.set ADC_SAR_1_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set ADC_SAR_1_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set ADC_SAR_1_IRQ__INTC_MASK, 0x02
.set ADC_SAR_1_IRQ__INTC_NUMBER, 1
.set ADC_SAR_1_IRQ__INTC_PRIOR_NUM, 7
.set ADC_SAR_1_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set ADC_SAR_1_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set ADC_SAR_1_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set ADC_SAR_1_theACLK__CFG0, CYREG_CLKDIST_ACFG0_CFG0
.set ADC_SAR_1_theACLK__CFG1, CYREG_CLKDIST_ACFG0_CFG1
.set ADC_SAR_1_theACLK__CFG2, CYREG_CLKDIST_ACFG0_CFG2
.set ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK, 0x07
.set ADC_SAR_1_theACLK__CFG3, CYREG_CLKDIST_ACFG0_CFG3
.set ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK, 0x0F
.set ADC_SAR_1_theACLK__INDEX, 0x00
.set ADC_SAR_1_theACLK__PM_ACT_CFG, CYREG_PM_ACT_CFG1
.set ADC_SAR_1_theACLK__PM_ACT_MSK, 0x01
.set ADC_SAR_1_theACLK__PM_STBY_CFG, CYREG_PM_STBY_CFG1
.set ADC_SAR_1_theACLK__PM_STBY_MSK, 0x01

/* Timer_Int */
.set Timer_Int__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set Timer_Int__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set Timer_Int__INTC_MASK, 0x01
.set Timer_Int__INTC_NUMBER, 0
.set Timer_Int__INTC_PRIOR_NUM, 7
.set Timer_Int__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set Timer_Int__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set Timer_Int__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* timer_clock */
.set timer_clock__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set timer_clock__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set timer_clock__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set timer_clock__CFG2_SRC_SEL_MASK, 0x07
.set timer_clock__INDEX, 0x01
.set timer_clock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set timer_clock__PM_ACT_MSK, 0x02
.set timer_clock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set timer_clock__PM_STBY_MSK, 0x02

/* Sensor_Pin_0 */
.set Sensor_Pin_0__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Sensor_Pin_0__0__MASK, 0x01
.set Sensor_Pin_0__0__PC, CYREG_PRT0_PC0
.set Sensor_Pin_0__0__PORT, 0
.set Sensor_Pin_0__0__SHIFT, 0
.set Sensor_Pin_0__AG, CYREG_PRT0_AG
.set Sensor_Pin_0__AMUX, CYREG_PRT0_AMUX
.set Sensor_Pin_0__BIE, CYREG_PRT0_BIE
.set Sensor_Pin_0__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sensor_Pin_0__BYP, CYREG_PRT0_BYP
.set Sensor_Pin_0__CTL, CYREG_PRT0_CTL
.set Sensor_Pin_0__DM0, CYREG_PRT0_DM0
.set Sensor_Pin_0__DM1, CYREG_PRT0_DM1
.set Sensor_Pin_0__DM2, CYREG_PRT0_DM2
.set Sensor_Pin_0__DR, CYREG_PRT0_DR
.set Sensor_Pin_0__INP_DIS, CYREG_PRT0_INP_DIS
.set Sensor_Pin_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sensor_Pin_0__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sensor_Pin_0__LCD_EN, CYREG_PRT0_LCD_EN
.set Sensor_Pin_0__MASK, 0x01
.set Sensor_Pin_0__PORT, 0
.set Sensor_Pin_0__PRT, CYREG_PRT0_PRT
.set Sensor_Pin_0__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sensor_Pin_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sensor_Pin_0__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sensor_Pin_0__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sensor_Pin_0__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sensor_Pin_0__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sensor_Pin_0__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sensor_Pin_0__PS, CYREG_PRT0_PS
.set Sensor_Pin_0__SHIFT, 0
.set Sensor_Pin_0__SLW, CYREG_PRT0_SLW

/* Sensor_Pin_1 */
.set Sensor_Pin_1__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Sensor_Pin_1__0__MASK, 0x02
.set Sensor_Pin_1__0__PC, CYREG_PRT0_PC1
.set Sensor_Pin_1__0__PORT, 0
.set Sensor_Pin_1__0__SHIFT, 1
.set Sensor_Pin_1__AG, CYREG_PRT0_AG
.set Sensor_Pin_1__AMUX, CYREG_PRT0_AMUX
.set Sensor_Pin_1__BIE, CYREG_PRT0_BIE
.set Sensor_Pin_1__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sensor_Pin_1__BYP, CYREG_PRT0_BYP
.set Sensor_Pin_1__CTL, CYREG_PRT0_CTL
.set Sensor_Pin_1__DM0, CYREG_PRT0_DM0
.set Sensor_Pin_1__DM1, CYREG_PRT0_DM1
.set Sensor_Pin_1__DM2, CYREG_PRT0_DM2
.set Sensor_Pin_1__DR, CYREG_PRT0_DR
.set Sensor_Pin_1__INP_DIS, CYREG_PRT0_INP_DIS
.set Sensor_Pin_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sensor_Pin_1__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sensor_Pin_1__LCD_EN, CYREG_PRT0_LCD_EN
.set Sensor_Pin_1__MASK, 0x02
.set Sensor_Pin_1__PORT, 0
.set Sensor_Pin_1__PRT, CYREG_PRT0_PRT
.set Sensor_Pin_1__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sensor_Pin_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sensor_Pin_1__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sensor_Pin_1__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sensor_Pin_1__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sensor_Pin_1__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sensor_Pin_1__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sensor_Pin_1__PS, CYREG_PRT0_PS
.set Sensor_Pin_1__SHIFT, 1
.set Sensor_Pin_1__SLW, CYREG_PRT0_SLW

/* Sensor_Pin_2 */
.set Sensor_Pin_2__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set Sensor_Pin_2__0__MASK, 0x04
.set Sensor_Pin_2__0__PC, CYREG_PRT0_PC2
.set Sensor_Pin_2__0__PORT, 0
.set Sensor_Pin_2__0__SHIFT, 2
.set Sensor_Pin_2__AG, CYREG_PRT0_AG
.set Sensor_Pin_2__AMUX, CYREG_PRT0_AMUX
.set Sensor_Pin_2__BIE, CYREG_PRT0_BIE
.set Sensor_Pin_2__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sensor_Pin_2__BYP, CYREG_PRT0_BYP
.set Sensor_Pin_2__CTL, CYREG_PRT0_CTL
.set Sensor_Pin_2__DM0, CYREG_PRT0_DM0
.set Sensor_Pin_2__DM1, CYREG_PRT0_DM1
.set Sensor_Pin_2__DM2, CYREG_PRT0_DM2
.set Sensor_Pin_2__DR, CYREG_PRT0_DR
.set Sensor_Pin_2__INP_DIS, CYREG_PRT0_INP_DIS
.set Sensor_Pin_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sensor_Pin_2__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sensor_Pin_2__LCD_EN, CYREG_PRT0_LCD_EN
.set Sensor_Pin_2__MASK, 0x04
.set Sensor_Pin_2__PORT, 0
.set Sensor_Pin_2__PRT, CYREG_PRT0_PRT
.set Sensor_Pin_2__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sensor_Pin_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sensor_Pin_2__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sensor_Pin_2__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sensor_Pin_2__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sensor_Pin_2__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sensor_Pin_2__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sensor_Pin_2__PS, CYREG_PRT0_PS
.set Sensor_Pin_2__SHIFT, 2
.set Sensor_Pin_2__SLW, CYREG_PRT0_SLW

/* Sensor_Pin_3 */
.set Sensor_Pin_3__0__INTTYPE, CYREG_PICU0_INTTYPE3
.set Sensor_Pin_3__0__MASK, 0x08
.set Sensor_Pin_3__0__PC, CYREG_PRT0_PC3
.set Sensor_Pin_3__0__PORT, 0
.set Sensor_Pin_3__0__SHIFT, 3
.set Sensor_Pin_3__AG, CYREG_PRT0_AG
.set Sensor_Pin_3__AMUX, CYREG_PRT0_AMUX
.set Sensor_Pin_3__BIE, CYREG_PRT0_BIE
.set Sensor_Pin_3__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sensor_Pin_3__BYP, CYREG_PRT0_BYP
.set Sensor_Pin_3__CTL, CYREG_PRT0_CTL
.set Sensor_Pin_3__DM0, CYREG_PRT0_DM0
.set Sensor_Pin_3__DM1, CYREG_PRT0_DM1
.set Sensor_Pin_3__DM2, CYREG_PRT0_DM2
.set Sensor_Pin_3__DR, CYREG_PRT0_DR
.set Sensor_Pin_3__INP_DIS, CYREG_PRT0_INP_DIS
.set Sensor_Pin_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sensor_Pin_3__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sensor_Pin_3__LCD_EN, CYREG_PRT0_LCD_EN
.set Sensor_Pin_3__MASK, 0x08
.set Sensor_Pin_3__PORT, 0
.set Sensor_Pin_3__PRT, CYREG_PRT0_PRT
.set Sensor_Pin_3__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sensor_Pin_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sensor_Pin_3__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sensor_Pin_3__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sensor_Pin_3__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sensor_Pin_3__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sensor_Pin_3__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sensor_Pin_3__PS, CYREG_PRT0_PS
.set Sensor_Pin_3__SHIFT, 3
.set Sensor_Pin_3__SLW, CYREG_PRT0_SLW

/* Sensor_Pin_4 */
.set Sensor_Pin_4__0__INTTYPE, CYREG_PICU0_INTTYPE4
.set Sensor_Pin_4__0__MASK, 0x10
.set Sensor_Pin_4__0__PC, CYREG_PRT0_PC4
.set Sensor_Pin_4__0__PORT, 0
.set Sensor_Pin_4__0__SHIFT, 4
.set Sensor_Pin_4__AG, CYREG_PRT0_AG
.set Sensor_Pin_4__AMUX, CYREG_PRT0_AMUX
.set Sensor_Pin_4__BIE, CYREG_PRT0_BIE
.set Sensor_Pin_4__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sensor_Pin_4__BYP, CYREG_PRT0_BYP
.set Sensor_Pin_4__CTL, CYREG_PRT0_CTL
.set Sensor_Pin_4__DM0, CYREG_PRT0_DM0
.set Sensor_Pin_4__DM1, CYREG_PRT0_DM1
.set Sensor_Pin_4__DM2, CYREG_PRT0_DM2
.set Sensor_Pin_4__DR, CYREG_PRT0_DR
.set Sensor_Pin_4__INP_DIS, CYREG_PRT0_INP_DIS
.set Sensor_Pin_4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sensor_Pin_4__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sensor_Pin_4__LCD_EN, CYREG_PRT0_LCD_EN
.set Sensor_Pin_4__MASK, 0x10
.set Sensor_Pin_4__PORT, 0
.set Sensor_Pin_4__PRT, CYREG_PRT0_PRT
.set Sensor_Pin_4__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sensor_Pin_4__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sensor_Pin_4__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sensor_Pin_4__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sensor_Pin_4__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sensor_Pin_4__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sensor_Pin_4__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sensor_Pin_4__PS, CYREG_PRT0_PS
.set Sensor_Pin_4__SHIFT, 4
.set Sensor_Pin_4__SLW, CYREG_PRT0_SLW

/* Sensor_Pin_5 */
.set Sensor_Pin_5__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Sensor_Pin_5__0__MASK, 0x20
.set Sensor_Pin_5__0__PC, CYREG_PRT0_PC5
.set Sensor_Pin_5__0__PORT, 0
.set Sensor_Pin_5__0__SHIFT, 5
.set Sensor_Pin_5__AG, CYREG_PRT0_AG
.set Sensor_Pin_5__AMUX, CYREG_PRT0_AMUX
.set Sensor_Pin_5__BIE, CYREG_PRT0_BIE
.set Sensor_Pin_5__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sensor_Pin_5__BYP, CYREG_PRT0_BYP
.set Sensor_Pin_5__CTL, CYREG_PRT0_CTL
.set Sensor_Pin_5__DM0, CYREG_PRT0_DM0
.set Sensor_Pin_5__DM1, CYREG_PRT0_DM1
.set Sensor_Pin_5__DM2, CYREG_PRT0_DM2
.set Sensor_Pin_5__DR, CYREG_PRT0_DR
.set Sensor_Pin_5__INP_DIS, CYREG_PRT0_INP_DIS
.set Sensor_Pin_5__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sensor_Pin_5__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sensor_Pin_5__LCD_EN, CYREG_PRT0_LCD_EN
.set Sensor_Pin_5__MASK, 0x20
.set Sensor_Pin_5__PORT, 0
.set Sensor_Pin_5__PRT, CYREG_PRT0_PRT
.set Sensor_Pin_5__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sensor_Pin_5__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sensor_Pin_5__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sensor_Pin_5__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sensor_Pin_5__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sensor_Pin_5__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sensor_Pin_5__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sensor_Pin_5__PS, CYREG_PRT0_PS
.set Sensor_Pin_5__SHIFT, 5
.set Sensor_Pin_5__SLW, CYREG_PRT0_SLW

/* Sensor_Pin_6 */
.set Sensor_Pin_6__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Sensor_Pin_6__0__MASK, 0x40
.set Sensor_Pin_6__0__PC, CYREG_PRT0_PC6
.set Sensor_Pin_6__0__PORT, 0
.set Sensor_Pin_6__0__SHIFT, 6
.set Sensor_Pin_6__AG, CYREG_PRT0_AG
.set Sensor_Pin_6__AMUX, CYREG_PRT0_AMUX
.set Sensor_Pin_6__BIE, CYREG_PRT0_BIE
.set Sensor_Pin_6__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sensor_Pin_6__BYP, CYREG_PRT0_BYP
.set Sensor_Pin_6__CTL, CYREG_PRT0_CTL
.set Sensor_Pin_6__DM0, CYREG_PRT0_DM0
.set Sensor_Pin_6__DM1, CYREG_PRT0_DM1
.set Sensor_Pin_6__DM2, CYREG_PRT0_DM2
.set Sensor_Pin_6__DR, CYREG_PRT0_DR
.set Sensor_Pin_6__INP_DIS, CYREG_PRT0_INP_DIS
.set Sensor_Pin_6__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sensor_Pin_6__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sensor_Pin_6__LCD_EN, CYREG_PRT0_LCD_EN
.set Sensor_Pin_6__MASK, 0x40
.set Sensor_Pin_6__PORT, 0
.set Sensor_Pin_6__PRT, CYREG_PRT0_PRT
.set Sensor_Pin_6__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sensor_Pin_6__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sensor_Pin_6__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sensor_Pin_6__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sensor_Pin_6__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sensor_Pin_6__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sensor_Pin_6__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sensor_Pin_6__PS, CYREG_PRT0_PS
.set Sensor_Pin_6__SHIFT, 6
.set Sensor_Pin_6__SLW, CYREG_PRT0_SLW

/* Sensor_Pin_7 */
.set Sensor_Pin_7__0__INTTYPE, CYREG_PICU0_INTTYPE7
.set Sensor_Pin_7__0__MASK, 0x80
.set Sensor_Pin_7__0__PC, CYREG_PRT0_PC7
.set Sensor_Pin_7__0__PORT, 0
.set Sensor_Pin_7__0__SHIFT, 7
.set Sensor_Pin_7__AG, CYREG_PRT0_AG
.set Sensor_Pin_7__AMUX, CYREG_PRT0_AMUX
.set Sensor_Pin_7__BIE, CYREG_PRT0_BIE
.set Sensor_Pin_7__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Sensor_Pin_7__BYP, CYREG_PRT0_BYP
.set Sensor_Pin_7__CTL, CYREG_PRT0_CTL
.set Sensor_Pin_7__DM0, CYREG_PRT0_DM0
.set Sensor_Pin_7__DM1, CYREG_PRT0_DM1
.set Sensor_Pin_7__DM2, CYREG_PRT0_DM2
.set Sensor_Pin_7__DR, CYREG_PRT0_DR
.set Sensor_Pin_7__INP_DIS, CYREG_PRT0_INP_DIS
.set Sensor_Pin_7__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Sensor_Pin_7__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Sensor_Pin_7__LCD_EN, CYREG_PRT0_LCD_EN
.set Sensor_Pin_7__MASK, 0x80
.set Sensor_Pin_7__PORT, 0
.set Sensor_Pin_7__PRT, CYREG_PRT0_PRT
.set Sensor_Pin_7__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Sensor_Pin_7__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Sensor_Pin_7__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Sensor_Pin_7__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Sensor_Pin_7__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Sensor_Pin_7__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Sensor_Pin_7__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Sensor_Pin_7__PS, CYREG_PRT0_PS
.set Sensor_Pin_7__SHIFT, 7
.set Sensor_Pin_7__SLW, CYREG_PRT0_SLW

/* Sensor_Pin_8 */
.set Sensor_Pin_8__0__INTTYPE, CYREG_PICU1_INTTYPE2
.set Sensor_Pin_8__0__MASK, 0x04
.set Sensor_Pin_8__0__PC, CYREG_PRT1_PC2
.set Sensor_Pin_8__0__PORT, 1
.set Sensor_Pin_8__0__SHIFT, 2
.set Sensor_Pin_8__AG, CYREG_PRT1_AG
.set Sensor_Pin_8__AMUX, CYREG_PRT1_AMUX
.set Sensor_Pin_8__BIE, CYREG_PRT1_BIE
.set Sensor_Pin_8__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Sensor_Pin_8__BYP, CYREG_PRT1_BYP
.set Sensor_Pin_8__CTL, CYREG_PRT1_CTL
.set Sensor_Pin_8__DM0, CYREG_PRT1_DM0
.set Sensor_Pin_8__DM1, CYREG_PRT1_DM1
.set Sensor_Pin_8__DM2, CYREG_PRT1_DM2
.set Sensor_Pin_8__DR, CYREG_PRT1_DR
.set Sensor_Pin_8__INP_DIS, CYREG_PRT1_INP_DIS
.set Sensor_Pin_8__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Sensor_Pin_8__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Sensor_Pin_8__LCD_EN, CYREG_PRT1_LCD_EN
.set Sensor_Pin_8__MASK, 0x04
.set Sensor_Pin_8__PORT, 1
.set Sensor_Pin_8__PRT, CYREG_PRT1_PRT
.set Sensor_Pin_8__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Sensor_Pin_8__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Sensor_Pin_8__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Sensor_Pin_8__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Sensor_Pin_8__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Sensor_Pin_8__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Sensor_Pin_8__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Sensor_Pin_8__PS, CYREG_PRT1_PS
.set Sensor_Pin_8__SHIFT, 2
.set Sensor_Pin_8__SLW, CYREG_PRT1_SLW

/* Sensor_Pin_9 */
.set Sensor_Pin_9__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set Sensor_Pin_9__0__MASK, 0x10
.set Sensor_Pin_9__0__PC, CYREG_PRT1_PC4
.set Sensor_Pin_9__0__PORT, 1
.set Sensor_Pin_9__0__SHIFT, 4
.set Sensor_Pin_9__AG, CYREG_PRT1_AG
.set Sensor_Pin_9__AMUX, CYREG_PRT1_AMUX
.set Sensor_Pin_9__BIE, CYREG_PRT1_BIE
.set Sensor_Pin_9__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Sensor_Pin_9__BYP, CYREG_PRT1_BYP
.set Sensor_Pin_9__CTL, CYREG_PRT1_CTL
.set Sensor_Pin_9__DM0, CYREG_PRT1_DM0
.set Sensor_Pin_9__DM1, CYREG_PRT1_DM1
.set Sensor_Pin_9__DM2, CYREG_PRT1_DM2
.set Sensor_Pin_9__DR, CYREG_PRT1_DR
.set Sensor_Pin_9__INP_DIS, CYREG_PRT1_INP_DIS
.set Sensor_Pin_9__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Sensor_Pin_9__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Sensor_Pin_9__LCD_EN, CYREG_PRT1_LCD_EN
.set Sensor_Pin_9__MASK, 0x10
.set Sensor_Pin_9__PORT, 1
.set Sensor_Pin_9__PRT, CYREG_PRT1_PRT
.set Sensor_Pin_9__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Sensor_Pin_9__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Sensor_Pin_9__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Sensor_Pin_9__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Sensor_Pin_9__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Sensor_Pin_9__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Sensor_Pin_9__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Sensor_Pin_9__PS, CYREG_PRT1_PS
.set Sensor_Pin_9__SHIFT, 4
.set Sensor_Pin_9__SLW, CYREG_PRT1_SLW

/* Sensor_Pin_10 */
.set Sensor_Pin_10__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set Sensor_Pin_10__0__MASK, 0x20
.set Sensor_Pin_10__0__PC, CYREG_PRT1_PC5
.set Sensor_Pin_10__0__PORT, 1
.set Sensor_Pin_10__0__SHIFT, 5
.set Sensor_Pin_10__AG, CYREG_PRT1_AG
.set Sensor_Pin_10__AMUX, CYREG_PRT1_AMUX
.set Sensor_Pin_10__BIE, CYREG_PRT1_BIE
.set Sensor_Pin_10__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Sensor_Pin_10__BYP, CYREG_PRT1_BYP
.set Sensor_Pin_10__CTL, CYREG_PRT1_CTL
.set Sensor_Pin_10__DM0, CYREG_PRT1_DM0
.set Sensor_Pin_10__DM1, CYREG_PRT1_DM1
.set Sensor_Pin_10__DM2, CYREG_PRT1_DM2
.set Sensor_Pin_10__DR, CYREG_PRT1_DR
.set Sensor_Pin_10__INP_DIS, CYREG_PRT1_INP_DIS
.set Sensor_Pin_10__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Sensor_Pin_10__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Sensor_Pin_10__LCD_EN, CYREG_PRT1_LCD_EN
.set Sensor_Pin_10__MASK, 0x20
.set Sensor_Pin_10__PORT, 1
.set Sensor_Pin_10__PRT, CYREG_PRT1_PRT
.set Sensor_Pin_10__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Sensor_Pin_10__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Sensor_Pin_10__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Sensor_Pin_10__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Sensor_Pin_10__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Sensor_Pin_10__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Sensor_Pin_10__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Sensor_Pin_10__PS, CYREG_PRT1_PS
.set Sensor_Pin_10__SHIFT, 5
.set Sensor_Pin_10__SLW, CYREG_PRT1_SLW

/* Sensor_Pin_11 */
.set Sensor_Pin_11__0__INTTYPE, CYREG_PICU1_INTTYPE6
.set Sensor_Pin_11__0__MASK, 0x40
.set Sensor_Pin_11__0__PC, CYREG_PRT1_PC6
.set Sensor_Pin_11__0__PORT, 1
.set Sensor_Pin_11__0__SHIFT, 6
.set Sensor_Pin_11__AG, CYREG_PRT1_AG
.set Sensor_Pin_11__AMUX, CYREG_PRT1_AMUX
.set Sensor_Pin_11__BIE, CYREG_PRT1_BIE
.set Sensor_Pin_11__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Sensor_Pin_11__BYP, CYREG_PRT1_BYP
.set Sensor_Pin_11__CTL, CYREG_PRT1_CTL
.set Sensor_Pin_11__DM0, CYREG_PRT1_DM0
.set Sensor_Pin_11__DM1, CYREG_PRT1_DM1
.set Sensor_Pin_11__DM2, CYREG_PRT1_DM2
.set Sensor_Pin_11__DR, CYREG_PRT1_DR
.set Sensor_Pin_11__INP_DIS, CYREG_PRT1_INP_DIS
.set Sensor_Pin_11__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Sensor_Pin_11__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Sensor_Pin_11__LCD_EN, CYREG_PRT1_LCD_EN
.set Sensor_Pin_11__MASK, 0x40
.set Sensor_Pin_11__PORT, 1
.set Sensor_Pin_11__PRT, CYREG_PRT1_PRT
.set Sensor_Pin_11__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Sensor_Pin_11__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Sensor_Pin_11__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Sensor_Pin_11__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Sensor_Pin_11__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Sensor_Pin_11__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Sensor_Pin_11__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Sensor_Pin_11__PS, CYREG_PRT1_PS
.set Sensor_Pin_11__SHIFT, 6
.set Sensor_Pin_11__SLW, CYREG_PRT1_SLW

/* Sensor_Pin_12 */
.set Sensor_Pin_12__0__INTTYPE, CYREG_PICU1_INTTYPE7
.set Sensor_Pin_12__0__MASK, 0x80
.set Sensor_Pin_12__0__PC, CYREG_PRT1_PC7
.set Sensor_Pin_12__0__PORT, 1
.set Sensor_Pin_12__0__SHIFT, 7
.set Sensor_Pin_12__AG, CYREG_PRT1_AG
.set Sensor_Pin_12__AMUX, CYREG_PRT1_AMUX
.set Sensor_Pin_12__BIE, CYREG_PRT1_BIE
.set Sensor_Pin_12__BIT_MASK, CYREG_PRT1_BIT_MASK
.set Sensor_Pin_12__BYP, CYREG_PRT1_BYP
.set Sensor_Pin_12__CTL, CYREG_PRT1_CTL
.set Sensor_Pin_12__DM0, CYREG_PRT1_DM0
.set Sensor_Pin_12__DM1, CYREG_PRT1_DM1
.set Sensor_Pin_12__DM2, CYREG_PRT1_DM2
.set Sensor_Pin_12__DR, CYREG_PRT1_DR
.set Sensor_Pin_12__INP_DIS, CYREG_PRT1_INP_DIS
.set Sensor_Pin_12__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set Sensor_Pin_12__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set Sensor_Pin_12__LCD_EN, CYREG_PRT1_LCD_EN
.set Sensor_Pin_12__MASK, 0x80
.set Sensor_Pin_12__PORT, 1
.set Sensor_Pin_12__PRT, CYREG_PRT1_PRT
.set Sensor_Pin_12__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set Sensor_Pin_12__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set Sensor_Pin_12__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set Sensor_Pin_12__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set Sensor_Pin_12__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set Sensor_Pin_12__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set Sensor_Pin_12__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set Sensor_Pin_12__PS, CYREG_PRT1_PS
.set Sensor_Pin_12__SHIFT, 7
.set Sensor_Pin_12__SLW, CYREG_PRT1_SLW

/* Sensor_Pin_13 */
.set Sensor_Pin_13__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set Sensor_Pin_13__0__MASK, 0x01
.set Sensor_Pin_13__0__PC, CYREG_PRT2_PC0
.set Sensor_Pin_13__0__PORT, 2
.set Sensor_Pin_13__0__SHIFT, 0
.set Sensor_Pin_13__AG, CYREG_PRT2_AG
.set Sensor_Pin_13__AMUX, CYREG_PRT2_AMUX
.set Sensor_Pin_13__BIE, CYREG_PRT2_BIE
.set Sensor_Pin_13__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Sensor_Pin_13__BYP, CYREG_PRT2_BYP
.set Sensor_Pin_13__CTL, CYREG_PRT2_CTL
.set Sensor_Pin_13__DM0, CYREG_PRT2_DM0
.set Sensor_Pin_13__DM1, CYREG_PRT2_DM1
.set Sensor_Pin_13__DM2, CYREG_PRT2_DM2
.set Sensor_Pin_13__DR, CYREG_PRT2_DR
.set Sensor_Pin_13__INP_DIS, CYREG_PRT2_INP_DIS
.set Sensor_Pin_13__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Sensor_Pin_13__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Sensor_Pin_13__LCD_EN, CYREG_PRT2_LCD_EN
.set Sensor_Pin_13__MASK, 0x01
.set Sensor_Pin_13__PORT, 2
.set Sensor_Pin_13__PRT, CYREG_PRT2_PRT
.set Sensor_Pin_13__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Sensor_Pin_13__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Sensor_Pin_13__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Sensor_Pin_13__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Sensor_Pin_13__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Sensor_Pin_13__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Sensor_Pin_13__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Sensor_Pin_13__PS, CYREG_PRT2_PS
.set Sensor_Pin_13__SHIFT, 0
.set Sensor_Pin_13__SLW, CYREG_PRT2_SLW

/* Sensor_Pin_14 */
.set Sensor_Pin_14__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set Sensor_Pin_14__0__MASK, 0x04
.set Sensor_Pin_14__0__PC, CYREG_PRT2_PC2
.set Sensor_Pin_14__0__PORT, 2
.set Sensor_Pin_14__0__SHIFT, 2
.set Sensor_Pin_14__AG, CYREG_PRT2_AG
.set Sensor_Pin_14__AMUX, CYREG_PRT2_AMUX
.set Sensor_Pin_14__BIE, CYREG_PRT2_BIE
.set Sensor_Pin_14__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Sensor_Pin_14__BYP, CYREG_PRT2_BYP
.set Sensor_Pin_14__CTL, CYREG_PRT2_CTL
.set Sensor_Pin_14__DM0, CYREG_PRT2_DM0
.set Sensor_Pin_14__DM1, CYREG_PRT2_DM1
.set Sensor_Pin_14__DM2, CYREG_PRT2_DM2
.set Sensor_Pin_14__DR, CYREG_PRT2_DR
.set Sensor_Pin_14__INP_DIS, CYREG_PRT2_INP_DIS
.set Sensor_Pin_14__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Sensor_Pin_14__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Sensor_Pin_14__LCD_EN, CYREG_PRT2_LCD_EN
.set Sensor_Pin_14__MASK, 0x04
.set Sensor_Pin_14__PORT, 2
.set Sensor_Pin_14__PRT, CYREG_PRT2_PRT
.set Sensor_Pin_14__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Sensor_Pin_14__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Sensor_Pin_14__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Sensor_Pin_14__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Sensor_Pin_14__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Sensor_Pin_14__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Sensor_Pin_14__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Sensor_Pin_14__PS, CYREG_PRT2_PS
.set Sensor_Pin_14__SHIFT, 2
.set Sensor_Pin_14__SLW, CYREG_PRT2_SLW

/* Sensor_Pin_15 */
.set Sensor_Pin_15__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set Sensor_Pin_15__0__MASK, 0x02
.set Sensor_Pin_15__0__PC, CYREG_PRT2_PC1
.set Sensor_Pin_15__0__PORT, 2
.set Sensor_Pin_15__0__SHIFT, 1
.set Sensor_Pin_15__AG, CYREG_PRT2_AG
.set Sensor_Pin_15__AMUX, CYREG_PRT2_AMUX
.set Sensor_Pin_15__BIE, CYREG_PRT2_BIE
.set Sensor_Pin_15__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Sensor_Pin_15__BYP, CYREG_PRT2_BYP
.set Sensor_Pin_15__CTL, CYREG_PRT2_CTL
.set Sensor_Pin_15__DM0, CYREG_PRT2_DM0
.set Sensor_Pin_15__DM1, CYREG_PRT2_DM1
.set Sensor_Pin_15__DM2, CYREG_PRT2_DM2
.set Sensor_Pin_15__DR, CYREG_PRT2_DR
.set Sensor_Pin_15__INP_DIS, CYREG_PRT2_INP_DIS
.set Sensor_Pin_15__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Sensor_Pin_15__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Sensor_Pin_15__LCD_EN, CYREG_PRT2_LCD_EN
.set Sensor_Pin_15__MASK, 0x02
.set Sensor_Pin_15__PORT, 2
.set Sensor_Pin_15__PRT, CYREG_PRT2_PRT
.set Sensor_Pin_15__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Sensor_Pin_15__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Sensor_Pin_15__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Sensor_Pin_15__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Sensor_Pin_15__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Sensor_Pin_15__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Sensor_Pin_15__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Sensor_Pin_15__PS, CYREG_PRT2_PS
.set Sensor_Pin_15__SHIFT, 1
.set Sensor_Pin_15__SLW, CYREG_PRT2_SLW

/* Sensor_Pin_16 */
.set Sensor_Pin_16__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set Sensor_Pin_16__0__MASK, 0x08
.set Sensor_Pin_16__0__PC, CYREG_PRT2_PC3
.set Sensor_Pin_16__0__PORT, 2
.set Sensor_Pin_16__0__SHIFT, 3
.set Sensor_Pin_16__AG, CYREG_PRT2_AG
.set Sensor_Pin_16__AMUX, CYREG_PRT2_AMUX
.set Sensor_Pin_16__BIE, CYREG_PRT2_BIE
.set Sensor_Pin_16__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Sensor_Pin_16__BYP, CYREG_PRT2_BYP
.set Sensor_Pin_16__CTL, CYREG_PRT2_CTL
.set Sensor_Pin_16__DM0, CYREG_PRT2_DM0
.set Sensor_Pin_16__DM1, CYREG_PRT2_DM1
.set Sensor_Pin_16__DM2, CYREG_PRT2_DM2
.set Sensor_Pin_16__DR, CYREG_PRT2_DR
.set Sensor_Pin_16__INP_DIS, CYREG_PRT2_INP_DIS
.set Sensor_Pin_16__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Sensor_Pin_16__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Sensor_Pin_16__LCD_EN, CYREG_PRT2_LCD_EN
.set Sensor_Pin_16__MASK, 0x08
.set Sensor_Pin_16__PORT, 2
.set Sensor_Pin_16__PRT, CYREG_PRT2_PRT
.set Sensor_Pin_16__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Sensor_Pin_16__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Sensor_Pin_16__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Sensor_Pin_16__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Sensor_Pin_16__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Sensor_Pin_16__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Sensor_Pin_16__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Sensor_Pin_16__PS, CYREG_PRT2_PS
.set Sensor_Pin_16__SHIFT, 3
.set Sensor_Pin_16__SLW, CYREG_PRT2_SLW

/* Sensor_Pin_17 */
.set Sensor_Pin_17__0__INTTYPE, CYREG_PICU15_INTTYPE5
.set Sensor_Pin_17__0__MASK, 0x20
.set Sensor_Pin_17__0__PC, CYREG_IO_PC_PRT15_PC5
.set Sensor_Pin_17__0__PORT, 15
.set Sensor_Pin_17__0__SHIFT, 5
.set Sensor_Pin_17__AG, CYREG_PRT15_AG
.set Sensor_Pin_17__AMUX, CYREG_PRT15_AMUX
.set Sensor_Pin_17__BIE, CYREG_PRT15_BIE
.set Sensor_Pin_17__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Sensor_Pin_17__BYP, CYREG_PRT15_BYP
.set Sensor_Pin_17__CTL, CYREG_PRT15_CTL
.set Sensor_Pin_17__DM0, CYREG_PRT15_DM0
.set Sensor_Pin_17__DM1, CYREG_PRT15_DM1
.set Sensor_Pin_17__DM2, CYREG_PRT15_DM2
.set Sensor_Pin_17__DR, CYREG_PRT15_DR
.set Sensor_Pin_17__INP_DIS, CYREG_PRT15_INP_DIS
.set Sensor_Pin_17__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Sensor_Pin_17__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Sensor_Pin_17__LCD_EN, CYREG_PRT15_LCD_EN
.set Sensor_Pin_17__MASK, 0x20
.set Sensor_Pin_17__PORT, 15
.set Sensor_Pin_17__PRT, CYREG_PRT15_PRT
.set Sensor_Pin_17__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Sensor_Pin_17__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Sensor_Pin_17__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Sensor_Pin_17__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Sensor_Pin_17__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Sensor_Pin_17__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Sensor_Pin_17__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Sensor_Pin_17__PS, CYREG_PRT15_PS
.set Sensor_Pin_17__SHIFT, 5
.set Sensor_Pin_17__SLW, CYREG_PRT15_SLW

/* Sensor_Pin_18 */
.set Sensor_Pin_18__0__INTTYPE, CYREG_PICU2_INTTYPE5
.set Sensor_Pin_18__0__MASK, 0x20
.set Sensor_Pin_18__0__PC, CYREG_PRT2_PC5
.set Sensor_Pin_18__0__PORT, 2
.set Sensor_Pin_18__0__SHIFT, 5
.set Sensor_Pin_18__AG, CYREG_PRT2_AG
.set Sensor_Pin_18__AMUX, CYREG_PRT2_AMUX
.set Sensor_Pin_18__BIE, CYREG_PRT2_BIE
.set Sensor_Pin_18__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Sensor_Pin_18__BYP, CYREG_PRT2_BYP
.set Sensor_Pin_18__CTL, CYREG_PRT2_CTL
.set Sensor_Pin_18__DM0, CYREG_PRT2_DM0
.set Sensor_Pin_18__DM1, CYREG_PRT2_DM1
.set Sensor_Pin_18__DM2, CYREG_PRT2_DM2
.set Sensor_Pin_18__DR, CYREG_PRT2_DR
.set Sensor_Pin_18__INP_DIS, CYREG_PRT2_INP_DIS
.set Sensor_Pin_18__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Sensor_Pin_18__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Sensor_Pin_18__LCD_EN, CYREG_PRT2_LCD_EN
.set Sensor_Pin_18__MASK, 0x20
.set Sensor_Pin_18__PORT, 2
.set Sensor_Pin_18__PRT, CYREG_PRT2_PRT
.set Sensor_Pin_18__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Sensor_Pin_18__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Sensor_Pin_18__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Sensor_Pin_18__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Sensor_Pin_18__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Sensor_Pin_18__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Sensor_Pin_18__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Sensor_Pin_18__PS, CYREG_PRT2_PS
.set Sensor_Pin_18__SHIFT, 5
.set Sensor_Pin_18__SLW, CYREG_PRT2_SLW

/* Sensor_Pin_19 */
.set Sensor_Pin_19__0__INTTYPE, CYREG_PICU2_INTTYPE6
.set Sensor_Pin_19__0__MASK, 0x40
.set Sensor_Pin_19__0__PC, CYREG_PRT2_PC6
.set Sensor_Pin_19__0__PORT, 2
.set Sensor_Pin_19__0__SHIFT, 6
.set Sensor_Pin_19__AG, CYREG_PRT2_AG
.set Sensor_Pin_19__AMUX, CYREG_PRT2_AMUX
.set Sensor_Pin_19__BIE, CYREG_PRT2_BIE
.set Sensor_Pin_19__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Sensor_Pin_19__BYP, CYREG_PRT2_BYP
.set Sensor_Pin_19__CTL, CYREG_PRT2_CTL
.set Sensor_Pin_19__DM0, CYREG_PRT2_DM0
.set Sensor_Pin_19__DM1, CYREG_PRT2_DM1
.set Sensor_Pin_19__DM2, CYREG_PRT2_DM2
.set Sensor_Pin_19__DR, CYREG_PRT2_DR
.set Sensor_Pin_19__INP_DIS, CYREG_PRT2_INP_DIS
.set Sensor_Pin_19__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Sensor_Pin_19__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Sensor_Pin_19__LCD_EN, CYREG_PRT2_LCD_EN
.set Sensor_Pin_19__MASK, 0x40
.set Sensor_Pin_19__PORT, 2
.set Sensor_Pin_19__PRT, CYREG_PRT2_PRT
.set Sensor_Pin_19__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Sensor_Pin_19__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Sensor_Pin_19__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Sensor_Pin_19__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Sensor_Pin_19__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Sensor_Pin_19__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Sensor_Pin_19__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Sensor_Pin_19__PS, CYREG_PRT2_PS
.set Sensor_Pin_19__SHIFT, 6
.set Sensor_Pin_19__SLW, CYREG_PRT2_SLW

/* Sensor_Pin_20 */
.set Sensor_Pin_20__0__INTTYPE, CYREG_PICU2_INTTYPE7
.set Sensor_Pin_20__0__MASK, 0x80
.set Sensor_Pin_20__0__PC, CYREG_PRT2_PC7
.set Sensor_Pin_20__0__PORT, 2
.set Sensor_Pin_20__0__SHIFT, 7
.set Sensor_Pin_20__AG, CYREG_PRT2_AG
.set Sensor_Pin_20__AMUX, CYREG_PRT2_AMUX
.set Sensor_Pin_20__BIE, CYREG_PRT2_BIE
.set Sensor_Pin_20__BIT_MASK, CYREG_PRT2_BIT_MASK
.set Sensor_Pin_20__BYP, CYREG_PRT2_BYP
.set Sensor_Pin_20__CTL, CYREG_PRT2_CTL
.set Sensor_Pin_20__DM0, CYREG_PRT2_DM0
.set Sensor_Pin_20__DM1, CYREG_PRT2_DM1
.set Sensor_Pin_20__DM2, CYREG_PRT2_DM2
.set Sensor_Pin_20__DR, CYREG_PRT2_DR
.set Sensor_Pin_20__INP_DIS, CYREG_PRT2_INP_DIS
.set Sensor_Pin_20__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set Sensor_Pin_20__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set Sensor_Pin_20__LCD_EN, CYREG_PRT2_LCD_EN
.set Sensor_Pin_20__MASK, 0x80
.set Sensor_Pin_20__PORT, 2
.set Sensor_Pin_20__PRT, CYREG_PRT2_PRT
.set Sensor_Pin_20__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set Sensor_Pin_20__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set Sensor_Pin_20__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set Sensor_Pin_20__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set Sensor_Pin_20__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set Sensor_Pin_20__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set Sensor_Pin_20__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set Sensor_Pin_20__PS, CYREG_PRT2_PS
.set Sensor_Pin_20__SHIFT, 7
.set Sensor_Pin_20__SLW, CYREG_PRT2_SLW

/* Sensor_Pin_21 */
.set Sensor_Pin_21__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set Sensor_Pin_21__0__MASK, 0x01
.set Sensor_Pin_21__0__PC, CYREG_PRT3_PC0
.set Sensor_Pin_21__0__PORT, 3
.set Sensor_Pin_21__0__SHIFT, 0
.set Sensor_Pin_21__AG, CYREG_PRT3_AG
.set Sensor_Pin_21__AMUX, CYREG_PRT3_AMUX
.set Sensor_Pin_21__BIE, CYREG_PRT3_BIE
.set Sensor_Pin_21__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sensor_Pin_21__BYP, CYREG_PRT3_BYP
.set Sensor_Pin_21__CTL, CYREG_PRT3_CTL
.set Sensor_Pin_21__DM0, CYREG_PRT3_DM0
.set Sensor_Pin_21__DM1, CYREG_PRT3_DM1
.set Sensor_Pin_21__DM2, CYREG_PRT3_DM2
.set Sensor_Pin_21__DR, CYREG_PRT3_DR
.set Sensor_Pin_21__INP_DIS, CYREG_PRT3_INP_DIS
.set Sensor_Pin_21__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sensor_Pin_21__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sensor_Pin_21__LCD_EN, CYREG_PRT3_LCD_EN
.set Sensor_Pin_21__MASK, 0x01
.set Sensor_Pin_21__PORT, 3
.set Sensor_Pin_21__PRT, CYREG_PRT3_PRT
.set Sensor_Pin_21__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sensor_Pin_21__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sensor_Pin_21__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sensor_Pin_21__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sensor_Pin_21__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sensor_Pin_21__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sensor_Pin_21__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sensor_Pin_21__PS, CYREG_PRT3_PS
.set Sensor_Pin_21__SHIFT, 0
.set Sensor_Pin_21__SLW, CYREG_PRT3_SLW

/* Sensor_Pin_22 */
.set Sensor_Pin_22__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set Sensor_Pin_22__0__MASK, 0x02
.set Sensor_Pin_22__0__PC, CYREG_PRT3_PC1
.set Sensor_Pin_22__0__PORT, 3
.set Sensor_Pin_22__0__SHIFT, 1
.set Sensor_Pin_22__AG, CYREG_PRT3_AG
.set Sensor_Pin_22__AMUX, CYREG_PRT3_AMUX
.set Sensor_Pin_22__BIE, CYREG_PRT3_BIE
.set Sensor_Pin_22__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sensor_Pin_22__BYP, CYREG_PRT3_BYP
.set Sensor_Pin_22__CTL, CYREG_PRT3_CTL
.set Sensor_Pin_22__DM0, CYREG_PRT3_DM0
.set Sensor_Pin_22__DM1, CYREG_PRT3_DM1
.set Sensor_Pin_22__DM2, CYREG_PRT3_DM2
.set Sensor_Pin_22__DR, CYREG_PRT3_DR
.set Sensor_Pin_22__INP_DIS, CYREG_PRT3_INP_DIS
.set Sensor_Pin_22__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sensor_Pin_22__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sensor_Pin_22__LCD_EN, CYREG_PRT3_LCD_EN
.set Sensor_Pin_22__MASK, 0x02
.set Sensor_Pin_22__PORT, 3
.set Sensor_Pin_22__PRT, CYREG_PRT3_PRT
.set Sensor_Pin_22__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sensor_Pin_22__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sensor_Pin_22__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sensor_Pin_22__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sensor_Pin_22__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sensor_Pin_22__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sensor_Pin_22__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sensor_Pin_22__PS, CYREG_PRT3_PS
.set Sensor_Pin_22__SHIFT, 1
.set Sensor_Pin_22__SLW, CYREG_PRT3_SLW

/* Sensor_Pin_23 */
.set Sensor_Pin_23__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set Sensor_Pin_23__0__MASK, 0x04
.set Sensor_Pin_23__0__PC, CYREG_PRT3_PC2
.set Sensor_Pin_23__0__PORT, 3
.set Sensor_Pin_23__0__SHIFT, 2
.set Sensor_Pin_23__AG, CYREG_PRT3_AG
.set Sensor_Pin_23__AMUX, CYREG_PRT3_AMUX
.set Sensor_Pin_23__BIE, CYREG_PRT3_BIE
.set Sensor_Pin_23__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sensor_Pin_23__BYP, CYREG_PRT3_BYP
.set Sensor_Pin_23__CTL, CYREG_PRT3_CTL
.set Sensor_Pin_23__DM0, CYREG_PRT3_DM0
.set Sensor_Pin_23__DM1, CYREG_PRT3_DM1
.set Sensor_Pin_23__DM2, CYREG_PRT3_DM2
.set Sensor_Pin_23__DR, CYREG_PRT3_DR
.set Sensor_Pin_23__INP_DIS, CYREG_PRT3_INP_DIS
.set Sensor_Pin_23__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sensor_Pin_23__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sensor_Pin_23__LCD_EN, CYREG_PRT3_LCD_EN
.set Sensor_Pin_23__MASK, 0x04
.set Sensor_Pin_23__PORT, 3
.set Sensor_Pin_23__PRT, CYREG_PRT3_PRT
.set Sensor_Pin_23__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sensor_Pin_23__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sensor_Pin_23__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sensor_Pin_23__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sensor_Pin_23__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sensor_Pin_23__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sensor_Pin_23__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sensor_Pin_23__PS, CYREG_PRT3_PS
.set Sensor_Pin_23__SHIFT, 2
.set Sensor_Pin_23__SLW, CYREG_PRT3_SLW

/* Sensor_Pin_24 */
.set Sensor_Pin_24__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set Sensor_Pin_24__0__MASK, 0x08
.set Sensor_Pin_24__0__PC, CYREG_PRT3_PC3
.set Sensor_Pin_24__0__PORT, 3
.set Sensor_Pin_24__0__SHIFT, 3
.set Sensor_Pin_24__AG, CYREG_PRT3_AG
.set Sensor_Pin_24__AMUX, CYREG_PRT3_AMUX
.set Sensor_Pin_24__BIE, CYREG_PRT3_BIE
.set Sensor_Pin_24__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sensor_Pin_24__BYP, CYREG_PRT3_BYP
.set Sensor_Pin_24__CTL, CYREG_PRT3_CTL
.set Sensor_Pin_24__DM0, CYREG_PRT3_DM0
.set Sensor_Pin_24__DM1, CYREG_PRT3_DM1
.set Sensor_Pin_24__DM2, CYREG_PRT3_DM2
.set Sensor_Pin_24__DR, CYREG_PRT3_DR
.set Sensor_Pin_24__INP_DIS, CYREG_PRT3_INP_DIS
.set Sensor_Pin_24__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sensor_Pin_24__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sensor_Pin_24__LCD_EN, CYREG_PRT3_LCD_EN
.set Sensor_Pin_24__MASK, 0x08
.set Sensor_Pin_24__PORT, 3
.set Sensor_Pin_24__PRT, CYREG_PRT3_PRT
.set Sensor_Pin_24__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sensor_Pin_24__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sensor_Pin_24__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sensor_Pin_24__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sensor_Pin_24__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sensor_Pin_24__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sensor_Pin_24__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sensor_Pin_24__PS, CYREG_PRT3_PS
.set Sensor_Pin_24__SHIFT, 3
.set Sensor_Pin_24__SLW, CYREG_PRT3_SLW

/* Sensor_Pin_25 */
.set Sensor_Pin_25__0__INTTYPE, CYREG_PICU3_INTTYPE4
.set Sensor_Pin_25__0__MASK, 0x10
.set Sensor_Pin_25__0__PC, CYREG_PRT3_PC4
.set Sensor_Pin_25__0__PORT, 3
.set Sensor_Pin_25__0__SHIFT, 4
.set Sensor_Pin_25__AG, CYREG_PRT3_AG
.set Sensor_Pin_25__AMUX, CYREG_PRT3_AMUX
.set Sensor_Pin_25__BIE, CYREG_PRT3_BIE
.set Sensor_Pin_25__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sensor_Pin_25__BYP, CYREG_PRT3_BYP
.set Sensor_Pin_25__CTL, CYREG_PRT3_CTL
.set Sensor_Pin_25__DM0, CYREG_PRT3_DM0
.set Sensor_Pin_25__DM1, CYREG_PRT3_DM1
.set Sensor_Pin_25__DM2, CYREG_PRT3_DM2
.set Sensor_Pin_25__DR, CYREG_PRT3_DR
.set Sensor_Pin_25__INP_DIS, CYREG_PRT3_INP_DIS
.set Sensor_Pin_25__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sensor_Pin_25__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sensor_Pin_25__LCD_EN, CYREG_PRT3_LCD_EN
.set Sensor_Pin_25__MASK, 0x10
.set Sensor_Pin_25__PORT, 3
.set Sensor_Pin_25__PRT, CYREG_PRT3_PRT
.set Sensor_Pin_25__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sensor_Pin_25__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sensor_Pin_25__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sensor_Pin_25__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sensor_Pin_25__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sensor_Pin_25__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sensor_Pin_25__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sensor_Pin_25__PS, CYREG_PRT3_PS
.set Sensor_Pin_25__SHIFT, 4
.set Sensor_Pin_25__SLW, CYREG_PRT3_SLW

/* Sensor_Pin_26 */
.set Sensor_Pin_26__0__INTTYPE, CYREG_PICU3_INTTYPE5
.set Sensor_Pin_26__0__MASK, 0x20
.set Sensor_Pin_26__0__PC, CYREG_PRT3_PC5
.set Sensor_Pin_26__0__PORT, 3
.set Sensor_Pin_26__0__SHIFT, 5
.set Sensor_Pin_26__AG, CYREG_PRT3_AG
.set Sensor_Pin_26__AMUX, CYREG_PRT3_AMUX
.set Sensor_Pin_26__BIE, CYREG_PRT3_BIE
.set Sensor_Pin_26__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sensor_Pin_26__BYP, CYREG_PRT3_BYP
.set Sensor_Pin_26__CTL, CYREG_PRT3_CTL
.set Sensor_Pin_26__DM0, CYREG_PRT3_DM0
.set Sensor_Pin_26__DM1, CYREG_PRT3_DM1
.set Sensor_Pin_26__DM2, CYREG_PRT3_DM2
.set Sensor_Pin_26__DR, CYREG_PRT3_DR
.set Sensor_Pin_26__INP_DIS, CYREG_PRT3_INP_DIS
.set Sensor_Pin_26__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sensor_Pin_26__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sensor_Pin_26__LCD_EN, CYREG_PRT3_LCD_EN
.set Sensor_Pin_26__MASK, 0x20
.set Sensor_Pin_26__PORT, 3
.set Sensor_Pin_26__PRT, CYREG_PRT3_PRT
.set Sensor_Pin_26__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sensor_Pin_26__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sensor_Pin_26__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sensor_Pin_26__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sensor_Pin_26__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sensor_Pin_26__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sensor_Pin_26__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sensor_Pin_26__PS, CYREG_PRT3_PS
.set Sensor_Pin_26__SHIFT, 5
.set Sensor_Pin_26__SLW, CYREG_PRT3_SLW

/* Sensor_Pin_27 */
.set Sensor_Pin_27__0__INTTYPE, CYREG_PICU3_INTTYPE6
.set Sensor_Pin_27__0__MASK, 0x40
.set Sensor_Pin_27__0__PC, CYREG_PRT3_PC6
.set Sensor_Pin_27__0__PORT, 3
.set Sensor_Pin_27__0__SHIFT, 6
.set Sensor_Pin_27__AG, CYREG_PRT3_AG
.set Sensor_Pin_27__AMUX, CYREG_PRT3_AMUX
.set Sensor_Pin_27__BIE, CYREG_PRT3_BIE
.set Sensor_Pin_27__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sensor_Pin_27__BYP, CYREG_PRT3_BYP
.set Sensor_Pin_27__CTL, CYREG_PRT3_CTL
.set Sensor_Pin_27__DM0, CYREG_PRT3_DM0
.set Sensor_Pin_27__DM1, CYREG_PRT3_DM1
.set Sensor_Pin_27__DM2, CYREG_PRT3_DM2
.set Sensor_Pin_27__DR, CYREG_PRT3_DR
.set Sensor_Pin_27__INP_DIS, CYREG_PRT3_INP_DIS
.set Sensor_Pin_27__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sensor_Pin_27__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sensor_Pin_27__LCD_EN, CYREG_PRT3_LCD_EN
.set Sensor_Pin_27__MASK, 0x40
.set Sensor_Pin_27__PORT, 3
.set Sensor_Pin_27__PRT, CYREG_PRT3_PRT
.set Sensor_Pin_27__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sensor_Pin_27__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sensor_Pin_27__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sensor_Pin_27__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sensor_Pin_27__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sensor_Pin_27__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sensor_Pin_27__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sensor_Pin_27__PS, CYREG_PRT3_PS
.set Sensor_Pin_27__SHIFT, 6
.set Sensor_Pin_27__SLW, CYREG_PRT3_SLW

/* Sensor_Pin_28 */
.set Sensor_Pin_28__0__INTTYPE, CYREG_PICU3_INTTYPE7
.set Sensor_Pin_28__0__MASK, 0x80
.set Sensor_Pin_28__0__PC, CYREG_PRT3_PC7
.set Sensor_Pin_28__0__PORT, 3
.set Sensor_Pin_28__0__SHIFT, 7
.set Sensor_Pin_28__AG, CYREG_PRT3_AG
.set Sensor_Pin_28__AMUX, CYREG_PRT3_AMUX
.set Sensor_Pin_28__BIE, CYREG_PRT3_BIE
.set Sensor_Pin_28__BIT_MASK, CYREG_PRT3_BIT_MASK
.set Sensor_Pin_28__BYP, CYREG_PRT3_BYP
.set Sensor_Pin_28__CTL, CYREG_PRT3_CTL
.set Sensor_Pin_28__DM0, CYREG_PRT3_DM0
.set Sensor_Pin_28__DM1, CYREG_PRT3_DM1
.set Sensor_Pin_28__DM2, CYREG_PRT3_DM2
.set Sensor_Pin_28__DR, CYREG_PRT3_DR
.set Sensor_Pin_28__INP_DIS, CYREG_PRT3_INP_DIS
.set Sensor_Pin_28__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set Sensor_Pin_28__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set Sensor_Pin_28__LCD_EN, CYREG_PRT3_LCD_EN
.set Sensor_Pin_28__MASK, 0x80
.set Sensor_Pin_28__PORT, 3
.set Sensor_Pin_28__PRT, CYREG_PRT3_PRT
.set Sensor_Pin_28__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set Sensor_Pin_28__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set Sensor_Pin_28__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set Sensor_Pin_28__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set Sensor_Pin_28__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set Sensor_Pin_28__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set Sensor_Pin_28__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set Sensor_Pin_28__PS, CYREG_PRT3_PS
.set Sensor_Pin_28__SHIFT, 7
.set Sensor_Pin_28__SLW, CYREG_PRT3_SLW

/* Sensor_Pin_29 */
.set Sensor_Pin_29__0__INTTYPE, CYREG_PICU15_INTTYPE0
.set Sensor_Pin_29__0__MASK, 0x01
.set Sensor_Pin_29__0__PC, CYREG_IO_PC_PRT15_PC0
.set Sensor_Pin_29__0__PORT, 15
.set Sensor_Pin_29__0__SHIFT, 0
.set Sensor_Pin_29__AG, CYREG_PRT15_AG
.set Sensor_Pin_29__AMUX, CYREG_PRT15_AMUX
.set Sensor_Pin_29__BIE, CYREG_PRT15_BIE
.set Sensor_Pin_29__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Sensor_Pin_29__BYP, CYREG_PRT15_BYP
.set Sensor_Pin_29__CTL, CYREG_PRT15_CTL
.set Sensor_Pin_29__DM0, CYREG_PRT15_DM0
.set Sensor_Pin_29__DM1, CYREG_PRT15_DM1
.set Sensor_Pin_29__DM2, CYREG_PRT15_DM2
.set Sensor_Pin_29__DR, CYREG_PRT15_DR
.set Sensor_Pin_29__INP_DIS, CYREG_PRT15_INP_DIS
.set Sensor_Pin_29__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Sensor_Pin_29__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Sensor_Pin_29__LCD_EN, CYREG_PRT15_LCD_EN
.set Sensor_Pin_29__MASK, 0x01
.set Sensor_Pin_29__PORT, 15
.set Sensor_Pin_29__PRT, CYREG_PRT15_PRT
.set Sensor_Pin_29__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Sensor_Pin_29__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Sensor_Pin_29__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Sensor_Pin_29__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Sensor_Pin_29__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Sensor_Pin_29__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Sensor_Pin_29__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Sensor_Pin_29__PS, CYREG_PRT15_PS
.set Sensor_Pin_29__SHIFT, 0
.set Sensor_Pin_29__SLW, CYREG_PRT15_SLW

/* Sensor_Pin_30 */
.set Sensor_Pin_30__0__INTTYPE, CYREG_PICU15_INTTYPE1
.set Sensor_Pin_30__0__MASK, 0x02
.set Sensor_Pin_30__0__PC, CYREG_IO_PC_PRT15_PC1
.set Sensor_Pin_30__0__PORT, 15
.set Sensor_Pin_30__0__SHIFT, 1
.set Sensor_Pin_30__AG, CYREG_PRT15_AG
.set Sensor_Pin_30__AMUX, CYREG_PRT15_AMUX
.set Sensor_Pin_30__BIE, CYREG_PRT15_BIE
.set Sensor_Pin_30__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Sensor_Pin_30__BYP, CYREG_PRT15_BYP
.set Sensor_Pin_30__CTL, CYREG_PRT15_CTL
.set Sensor_Pin_30__DM0, CYREG_PRT15_DM0
.set Sensor_Pin_30__DM1, CYREG_PRT15_DM1
.set Sensor_Pin_30__DM2, CYREG_PRT15_DM2
.set Sensor_Pin_30__DR, CYREG_PRT15_DR
.set Sensor_Pin_30__INP_DIS, CYREG_PRT15_INP_DIS
.set Sensor_Pin_30__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Sensor_Pin_30__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Sensor_Pin_30__LCD_EN, CYREG_PRT15_LCD_EN
.set Sensor_Pin_30__MASK, 0x02
.set Sensor_Pin_30__PORT, 15
.set Sensor_Pin_30__PRT, CYREG_PRT15_PRT
.set Sensor_Pin_30__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Sensor_Pin_30__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Sensor_Pin_30__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Sensor_Pin_30__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Sensor_Pin_30__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Sensor_Pin_30__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Sensor_Pin_30__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Sensor_Pin_30__PS, CYREG_PRT15_PS
.set Sensor_Pin_30__SHIFT, 1
.set Sensor_Pin_30__SLW, CYREG_PRT15_SLW

/* Sensor_Pin_31 */
.set Sensor_Pin_31__0__INTTYPE, CYREG_PICU15_INTTYPE2
.set Sensor_Pin_31__0__MASK, 0x04
.set Sensor_Pin_31__0__PC, CYREG_IO_PC_PRT15_PC2
.set Sensor_Pin_31__0__PORT, 15
.set Sensor_Pin_31__0__SHIFT, 2
.set Sensor_Pin_31__AG, CYREG_PRT15_AG
.set Sensor_Pin_31__AMUX, CYREG_PRT15_AMUX
.set Sensor_Pin_31__BIE, CYREG_PRT15_BIE
.set Sensor_Pin_31__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Sensor_Pin_31__BYP, CYREG_PRT15_BYP
.set Sensor_Pin_31__CTL, CYREG_PRT15_CTL
.set Sensor_Pin_31__DM0, CYREG_PRT15_DM0
.set Sensor_Pin_31__DM1, CYREG_PRT15_DM1
.set Sensor_Pin_31__DM2, CYREG_PRT15_DM2
.set Sensor_Pin_31__DR, CYREG_PRT15_DR
.set Sensor_Pin_31__INP_DIS, CYREG_PRT15_INP_DIS
.set Sensor_Pin_31__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Sensor_Pin_31__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Sensor_Pin_31__LCD_EN, CYREG_PRT15_LCD_EN
.set Sensor_Pin_31__MASK, 0x04
.set Sensor_Pin_31__PORT, 15
.set Sensor_Pin_31__PRT, CYREG_PRT15_PRT
.set Sensor_Pin_31__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Sensor_Pin_31__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Sensor_Pin_31__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Sensor_Pin_31__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Sensor_Pin_31__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Sensor_Pin_31__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Sensor_Pin_31__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Sensor_Pin_31__PS, CYREG_PRT15_PS
.set Sensor_Pin_31__SHIFT, 2
.set Sensor_Pin_31__SLW, CYREG_PRT15_SLW

/* Sensor_Pin_32 */
.set Sensor_Pin_32__0__INTTYPE, CYREG_PICU15_INTTYPE3
.set Sensor_Pin_32__0__MASK, 0x08
.set Sensor_Pin_32__0__PC, CYREG_IO_PC_PRT15_PC3
.set Sensor_Pin_32__0__PORT, 15
.set Sensor_Pin_32__0__SHIFT, 3
.set Sensor_Pin_32__AG, CYREG_PRT15_AG
.set Sensor_Pin_32__AMUX, CYREG_PRT15_AMUX
.set Sensor_Pin_32__BIE, CYREG_PRT15_BIE
.set Sensor_Pin_32__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Sensor_Pin_32__BYP, CYREG_PRT15_BYP
.set Sensor_Pin_32__CTL, CYREG_PRT15_CTL
.set Sensor_Pin_32__DM0, CYREG_PRT15_DM0
.set Sensor_Pin_32__DM1, CYREG_PRT15_DM1
.set Sensor_Pin_32__DM2, CYREG_PRT15_DM2
.set Sensor_Pin_32__DR, CYREG_PRT15_DR
.set Sensor_Pin_32__INP_DIS, CYREG_PRT15_INP_DIS
.set Sensor_Pin_32__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Sensor_Pin_32__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Sensor_Pin_32__LCD_EN, CYREG_PRT15_LCD_EN
.set Sensor_Pin_32__MASK, 0x08
.set Sensor_Pin_32__PORT, 15
.set Sensor_Pin_32__PRT, CYREG_PRT15_PRT
.set Sensor_Pin_32__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Sensor_Pin_32__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Sensor_Pin_32__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Sensor_Pin_32__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Sensor_Pin_32__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Sensor_Pin_32__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Sensor_Pin_32__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Sensor_Pin_32__PS, CYREG_PRT15_PS
.set Sensor_Pin_32__SHIFT, 3
.set Sensor_Pin_32__SLW, CYREG_PRT15_SLW

/* Sensor_Pin_33 */
.set Sensor_Pin_33__0__INTTYPE, CYREG_PICU15_INTTYPE4
.set Sensor_Pin_33__0__MASK, 0x10
.set Sensor_Pin_33__0__PC, CYREG_IO_PC_PRT15_PC4
.set Sensor_Pin_33__0__PORT, 15
.set Sensor_Pin_33__0__SHIFT, 4
.set Sensor_Pin_33__AG, CYREG_PRT15_AG
.set Sensor_Pin_33__AMUX, CYREG_PRT15_AMUX
.set Sensor_Pin_33__BIE, CYREG_PRT15_BIE
.set Sensor_Pin_33__BIT_MASK, CYREG_PRT15_BIT_MASK
.set Sensor_Pin_33__BYP, CYREG_PRT15_BYP
.set Sensor_Pin_33__CTL, CYREG_PRT15_CTL
.set Sensor_Pin_33__DM0, CYREG_PRT15_DM0
.set Sensor_Pin_33__DM1, CYREG_PRT15_DM1
.set Sensor_Pin_33__DM2, CYREG_PRT15_DM2
.set Sensor_Pin_33__DR, CYREG_PRT15_DR
.set Sensor_Pin_33__INP_DIS, CYREG_PRT15_INP_DIS
.set Sensor_Pin_33__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU15_BASE
.set Sensor_Pin_33__LCD_COM_SEG, CYREG_PRT15_LCD_COM_SEG
.set Sensor_Pin_33__LCD_EN, CYREG_PRT15_LCD_EN
.set Sensor_Pin_33__MASK, 0x10
.set Sensor_Pin_33__PORT, 15
.set Sensor_Pin_33__PRT, CYREG_PRT15_PRT
.set Sensor_Pin_33__PRTDSI__CAPS_SEL, CYREG_PRT15_CAPS_SEL
.set Sensor_Pin_33__PRTDSI__DBL_SYNC_IN, CYREG_PRT15_DBL_SYNC_IN
.set Sensor_Pin_33__PRTDSI__OE_SEL0, CYREG_PRT15_OE_SEL0
.set Sensor_Pin_33__PRTDSI__OE_SEL1, CYREG_PRT15_OE_SEL1
.set Sensor_Pin_33__PRTDSI__OUT_SEL0, CYREG_PRT15_OUT_SEL0
.set Sensor_Pin_33__PRTDSI__OUT_SEL1, CYREG_PRT15_OUT_SEL1
.set Sensor_Pin_33__PRTDSI__SYNC_OUT, CYREG_PRT15_SYNC_OUT
.set Sensor_Pin_33__PS, CYREG_PRT15_PS
.set Sensor_Pin_33__SHIFT, 4
.set Sensor_Pin_33__SLW, CYREG_PRT15_SLW

/* Timer_TimerHW */
.set Timer_TimerHW__CAP0, CYREG_TMR0_CAP0
.set Timer_TimerHW__CAP1, CYREG_TMR0_CAP1
.set Timer_TimerHW__CFG0, CYREG_TMR0_CFG0
.set Timer_TimerHW__CFG1, CYREG_TMR0_CFG1
.set Timer_TimerHW__CFG2, CYREG_TMR0_CFG2
.set Timer_TimerHW__CNT_CMP0, CYREG_TMR0_CNT_CMP0
.set Timer_TimerHW__CNT_CMP1, CYREG_TMR0_CNT_CMP1
.set Timer_TimerHW__PER0, CYREG_TMR0_PER0
.set Timer_TimerHW__PER1, CYREG_TMR0_PER1
.set Timer_TimerHW__PM_ACT_CFG, CYREG_PM_ACT_CFG3
.set Timer_TimerHW__PM_ACT_MSK, 0x01
.set Timer_TimerHW__PM_STBY_CFG, CYREG_PM_STBY_CFG3
.set Timer_TimerHW__PM_STBY_MSK, 0x01
.set Timer_TimerHW__RT0, CYREG_TMR0_RT0
.set Timer_TimerHW__RT1, CYREG_TMR0_RT1
.set Timer_TimerHW__SR0, CYREG_TMR0_SR0

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 18
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 18
.set CYDEV_CHIP_MEMBER_4D, 13
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 19
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 17
.set CYDEV_CHIP_MEMBER_4I, 23
.set CYDEV_CHIP_MEMBER_4J, 14
.set CYDEV_CHIP_MEMBER_4K, 15
.set CYDEV_CHIP_MEMBER_4L, 22
.set CYDEV_CHIP_MEMBER_4M, 21
.set CYDEV_CHIP_MEMBER_4N, 10
.set CYDEV_CHIP_MEMBER_4O, 7
.set CYDEV_CHIP_MEMBER_4P, 20
.set CYDEV_CHIP_MEMBER_4Q, 12
.set CYDEV_CHIP_MEMBER_4R, 8
.set CYDEV_CHIP_MEMBER_4S, 11
.set CYDEV_CHIP_MEMBER_4T, 9
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 16
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 24
.set CYDEV_CHIP_MEMBER_FM3, 28
.set CYDEV_CHIP_MEMBER_FM4, 29
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 25
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 26
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 27
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x1000
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x00000002
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x4000
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000000
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
