<?xml version="1.0" encoding="UTF-8"?>
<module id="AES" HW_revision="" XML_version="1.0" description="AES register offsets" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:noNamespaceSchemaLocation="setup_parser.xsd">
    <register acronym="AES_KEY2_6" width="32" description="AES Key 2_6" id="AES_KEY2_6" offset="0x00000000" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY2_6_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY2_7" width="32" description="AES Key 2_7" id="AES_KEY2_7" offset="0x00000004" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY2_7_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY2_4" width="32" description="AES Key 2_4" id="AES_KEY2_4" offset="0x00000008" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY2_4_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY2_5" width="32" description="AES Key 2_5" id="AES_KEY2_5" offset="0x0000000C" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY2_5_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY2_2" width="32" description="AES Key 2_2" id="AES_KEY2_2" offset="0x00000010" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY2_2_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY2_3" width="32" description="AES Key 2_3" id="AES_KEY2_3" offset="0x00000014" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY2_3_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY2_0" width="32" description="AES Key 2_0" id="AES_KEY2_0" offset="0x00000018" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY2_0_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY2_1" width="32" description="AES Key 2_1" id="AES_KEY2_1" offset="0x0000001C" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY2_1_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY1_6" width="32" description="AES Key 1_6" id="AES_KEY1_6" offset="0x00000020" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY1_6_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY1_7" width="32" description="AES Key 1_7" id="AES_KEY1_7" offset="0x00000024" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY1_7_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY1_4" width="32" description="AES Key 1_4" id="AES_KEY1_4" offset="0x00000028" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY1_4_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY1_5" width="32" description="AES Key 1_5" id="AES_KEY1_5" offset="0x0000002C" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY1_5_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY1_2" width="32" description="AES Key 1_2" id="AES_KEY1_2" offset="0x00000030" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY1_2_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY1_3" width="32" description="AES Key 1_3" id="AES_KEY1_3" offset="0x00000034" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY1_3_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY1_0" width="32" description="AES Key 1_0" id="AES_KEY1_0" offset="0x00000038" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY1_0_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_KEY1_1" width="32" description="AES Key 1_1" id="AES_KEY1_1" offset="0x0000003C" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Key Data" id="AES_KEY1_1_KEY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_IV_IN_0" width="32" description="AES Initialization Vector Input 0" id="AES_IV_IN_0" offset="0x00000040" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Initialization Vector Input" id="AES_IV_IN_0_DATA" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_IV_IN_1" width="32" description="AES Initialization Vector Input 1" id="AES_IV_IN_1" offset="0x00000044" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Initialization Vector Input" id="AES_IV_IN_1_DATA" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_IV_IN_2" width="32" description="AES Initialization Vector Input 2" id="AES_IV_IN_2" offset="0x00000048" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Initialization Vector Input" id="AES_IV_IN_2_DATA" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_IV_IN_3" width="32" description="AES Initialization Vector Input 3" id="AES_IV_IN_3" offset="0x0000004C" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Initialization Vector Input" id="AES_IV_IN_3_DATA" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_CTRL" width="32" description="AES Control" id="AES_CTRL" offset="0x00000050" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Output Ready Status" id="AES_CTRL_OUTPUT_READY" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Input Ready Status" id="AES_CTRL_INPUT_READY" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Encryption/Decryption Selection" id="AES_CTRL_DIRECTION" resetval="" >
        </bitfield>
        <bitfield range="" begin="4" width="2" end="3" rwaccess="RW" description="Key Size" id="AES_CTRL_KEY_SIZE" resetval="" >
            <bitenum id="AES_CTRL_KEY_SIZE_128" value="0x00000008" token="" description="Key is 128 bits"/>
            <bitenum id="AES_CTRL_KEY_SIZE_192" value="0x00000010" token="" description="Key is 192 bits"/>
            <bitenum id="AES_CTRL_KEY_SIZE_256" value="0x00000018" token="" description="Key is 256 bits"/>
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="ECB/CBC Mode" id="AES_CTRL_MODE" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="Counter Mode" id="AES_CTRL_CTR" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="2" end="7" rwaccess="RW" description="AES-CTR Mode Counter Width" id="AES_CTRL_CTR_WIDTH" resetval="" >
            <bitenum id="AES_CTRL_CTR_WIDTH_32" value="0x00000000" token="" description="Counter is 32 bits"/>
            <bitenum id="AES_CTRL_CTR_WIDTH_64" value="0x00000080" token="" description="Counter is 64 bits"/>
            <bitenum id="AES_CTRL_CTR_WIDTH_96" value="0x00000100" token="" description="Counter is 96 bits"/>
            <bitenum id="AES_CTRL_CTR_WIDTH_128" value="0x00000180" token="" description="Counter is 128 bits"/>
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="AES Integer Counter Mode (ICM) Enable" id="AES_CTRL_ICM" resetval="" >
        </bitfield>
        <bitfield range="" begin="10" width="1" end="10" rwaccess="RW" description="Full block AES cipher feedback mode (CFB128) Enable" id="AES_CTRL_CFB" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="2" end="11" rwaccess="RW" description="AES-XTS Operation Enabled" id="AES_CTRL_XTS" resetval="" >
            <bitenum id="AES_CTRL_XTS_NOP" value="0x00000000" token="" description="No operation"/>
            <bitenum id="AES_CTRL_XTS_TWEAKJL" value="0x00000800" token="" description="Previous/intermediate tweak value and j loaded (value is loaded via IV, j is loaded via the AAD length register)"/>
            <bitenum id="AES_CTRL_XTS_K2IJL" value="0x00001000" token="" description="Key2, n and j are loaded (n is loaded via IV, j is loaded via the AAD length register)"/>
            <bitenum id="AES_CTRL_XTS_K2ILJ0" value="0x00001800" token="" description="Key2 and n are loaded; j=0 (n is loaded via IV)"/>
        </bitfield>
        <bitfield range="" begin="13" width="1" end="13" rwaccess="RW" description="AES f8 Mode Enable" id="AES_CTRL_F8" resetval="" >
        </bitfield>
        <bitfield range="" begin="14" width="1" end="14" rwaccess="RW" description="AES f9 Mode Enable" id="AES_CTRL_F9" resetval="" >
        </bitfield>
        <bitfield range="" begin="15" width="1" end="15" rwaccess="RW" description="AES-CBC MAC Enable" id="AES_CTRL_CBCMAC" resetval="" >
        </bitfield>
        <bitfield range="" begin="17" width="2" end="16" rwaccess="RW" description="AES-GCM Mode Enable" id="AES_CTRL_GCM" resetval="" >
            <bitenum id="AES_CTRL_GCM_NOP" value="0x00000000" token="" description="No operation"/>
            <bitenum id="AES_CTRL_GCM_HLY0ZERO" value="0x00010000" token="" description="GHASH with H loaded and Y0-encrypted forced to zero"/>
            <bitenum id="AES_CTRL_GCM_HLY0CALC" value="0x00020000" token="" description="GHASH with H loaded and Y0-encrypted calculated internally"/>
            <bitenum id="AES_CTRL_GCM_HY0CALC" value="0x00030000" token="" description="Autonomous GHASH (both H and Y0-encrypted calculated internally)"/>
        </bitfield>
        <bitfield range="" begin="18" width="1" end="18" rwaccess="RW" description="AES-CCM Mode Enable" id="AES_CTRL_CCM" resetval="" >
        </bitfield>
        <bitfield range="" begin="21" width="3" end="19" rwaccess="RW" description="L Value" id="AES_CTRL_CCM_L" resetval="" >
            <bitenum id="AES_CTRL_CCM_L_2" value="0x00080000" token="" description="width = 2"/>
            <bitenum id="AES_CTRL_CCM_L_4" value="0x00180000" token="" description="width = 4"/>
            <bitenum id="AES_CTRL_CCM_L_8" value="0x00380000" token="" description="width = 8"/>
        </bitfield>
        <bitfield range="" begin="24" width="3" end="22" rwaccess="RW" description="Counter with CBC-MAC (CCM)" id="AES_CTRL_CCM_M" resetval="" >
        </bitfield>
        <bitfield range="" begin="29" width="1" end="29" rwaccess="RW" description="TAG or Result IV Save" id="AES_CTRL_SAVE_CONTEXT" resetval="" >
        </bitfield>
        <bitfield range="" begin="30" width="1" end="30" rwaccess="RW" description="AES TAG/IV Block(s) Ready" id="AES_CTRL_SVCTXTRDY" resetval="" >
        </bitfield>
        <bitfield range="" begin="31" width="1" end="31" rwaccess="RW" description="Context Data Registers Ready" id="AES_CTRL_CTXTRDY" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_C_LENGTH_0" width="32" description="AES Crypto Data Length 0" id="AES_C_LENGTH_0" offset="0x00000054" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Data Length" id="AES_C_LENGTH_0_LENGTH" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_C_LENGTH_1" width="32" description="AES Crypto Data Length 1" id="AES_C_LENGTH_1" offset="0x00000058" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Data Length" id="AES_C_LENGTH_1_LENGTH" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_AUTH_LENGTH" width="32" description="AES Authentication Data Length" id="AES_AUTH_LENGTH" offset="0x0000005C" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Authentication Data Length" id="AES_AUTH_LENGTH_AUTH" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_DATA_IN_0" width="32" description="AES Data RW Plaintext/Ciphertext 0" id="AES_DATA_IN_0" offset="0x00000060" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Secure Data RW Plaintext/Ciphertext" id="AES_DATA_IN_0_DATA" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_DATA_IN_1" width="32" description="AES Data RW Plaintext/Ciphertext 1" id="AES_DATA_IN_1" offset="0x00000064" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Secure Data RW Plaintext/Ciphertext" id="AES_DATA_IN_1_DATA" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_DATA_IN_2" width="32" description="AES Data RW Plaintext/Ciphertext 2" id="AES_DATA_IN_2" offset="0x00000068" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Secure Data RW Plaintext/Ciphertext" id="AES_DATA_IN_2_DATA" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_DATA_IN_3" width="32" description="AES Data RW Plaintext/Ciphertext 3" id="AES_DATA_IN_3" offset="0x0000006C" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Secure Data RW Plaintext/Ciphertext" id="AES_DATA_IN_3_DATA" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_TAG_OUT_0" width="32" description="AES Hash Tag Out 0" id="AES_TAG_OUT_0" offset="0x00000070" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Hash Result" id="AES_TAG_OUT_0_HASH" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_TAG_OUT_1" width="32" description="AES Hash Tag Out 1" id="AES_TAG_OUT_1" offset="0x00000074" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Hash Result" id="AES_TAG_OUT_1_HASH" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_TAG_OUT_2" width="32" description="AES Hash Tag Out 2" id="AES_TAG_OUT_2" offset="0x00000078" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Hash Result" id="AES_TAG_OUT_2_HASH" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_TAG_OUT_3" width="32" description="AES Hash Tag Out 3" id="AES_TAG_OUT_3" offset="0x0000007C" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="RW" description="Hash Result" id="AES_TAG_OUT_3_HASH" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_REVISION" width="32" description="AES IP Revision Identifier" id="AES_REVISION" offset="0x00000080" >
        <bitfield range="" begin="31" width="32" end="0" rwaccess="R" description="Revision number" id="AES_REVISION" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_SYSCONFIG" width="32" description="AES System Configuration" id="AES_SYSCONFIG" offset="0x00000084" >
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Soft reset" id="AES_SYSCONFIG_SOFTRESET" resetval="" >
        </bitfield>
        <bitfield range="" begin="5" width="1" end="5" rwaccess="RW" description="DMA Request Data In Enable" id="AES_SYSCONFIG_DMA_REQ_DATA_IN_EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="6" width="1" end="6" rwaccess="RW" description="DMA Request Data Out Enable" id="AES_SYSCONFIG_DMA_REQ_DATA_OUT_EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="7" width="1" end="7" rwaccess="RW" description="DMA Request Context In Enable" id="AES_SYSCONFIG_DMA_REQ_CONTEXT_IN_EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="8" width="1" end="8" rwaccess="RW" description="DMA Request Context Out Enable" id="AES_SYSCONFIG_DMA_REQ_CONTEXT_OUT_EN" resetval="" >
        </bitfield>
        <bitfield range="" begin="9" width="1" end="9" rwaccess="RW" description="Map Context Out on Data Out Enable" id="AES_SYSCONFIG_MAP_CONTEXT_OUT_ON_DATA_OUT" resetval="" >
        </bitfield>
        <bitfield range="" begin="11" width="1" end="11" rwaccess="RW" description="Key Encoding" id="AES_SYSCONFIG_KEYENC" resetval="" >
        </bitfield>
        <bitfield range="" begin="12" width="1" end="12" rwaccess="RW" description="K3 Select" id="AES_SYSCONFIG_K3" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_SYSSTATUS" width="32" description="AES System Status" id="AES_SYSSTATUS" offset="0x00000088" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Reset Done" id="AES_SYSSTATUS_RESETDONE" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_IRQSTATUS" width="32" description="AES Interrupt Status" id="AES_IRQSTATUS" offset="0x0000008C" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="R" description="Context In Interrupt Status" id="AES_IRQSTATUS_CONTEXT_IN" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="R" description="Data In Interrupt Status" id="AES_IRQSTATUS_DATA_IN" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="R" description="Data Out Interrupt Status" id="AES_IRQSTATUS_DATA_OUT" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="R" description="Context Output Interrupt Status" id="AES_IRQSTATUS_CONTEXT_OUT" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_IRQENABLE" width="32" description="AES Interrupt Enable" id="AES_IRQENABLE" offset="0x00000090" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="Context In Interrupt Enable" id="AES_IRQENABLE_CONTEXT_IN" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="Data In Interrupt Enable" id="AES_IRQENABLE_DATA_IN" resetval="" >
        </bitfield>
        <bitfield range="" begin="2" width="1" end="2" rwaccess="RW" description="Data Out Interrupt Enable" id="AES_IRQENABLE_DATA_OUT" resetval="" >
        </bitfield>
        <bitfield range="" begin="3" width="1" end="3" rwaccess="RW" description="Context Out Interrupt Enable" id="AES_IRQENABLE_CONTEXT_OUT" resetval="" >
        </bitfield>
    </register>
    <register acronym="AES_DIRTYBITS" width="32" description="AES Dirty Bits" id="AES_DIRTYBITS" offset="0x00000094" >
        <bitfield range="" begin="0" width="1" end="0" rwaccess="RW" description="AES Access Bit" id="AES_DIRTYBITS_S_ACCESS" resetval="" >
        </bitfield>
        <bitfield range="" begin="1" width="1" end="1" rwaccess="RW" description="AES Dirty Bit" id="AES_DIRTYBITS_S_DIRTY" resetval="" >
        </bitfield>
    </register>
</module>
