Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Nov 27 14:59:18 2022
| Host         : LAPTOP-799OM31Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab7_2_control_sets_placed.rpt
| Design       : lab7_2
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   104 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |    17 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              70 |           23 |
| No           | No                    | Yes                    |              64 |           28 |
| No           | Yes                   | No                     |              72 |           39 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              10 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+-------------------+-------------------------------+------------------+----------------+
|         Clock Signal        |   Enable Signal   |        Set/Reset Signal       | Slice Load Count | Bel Load Count |
+-----------------------------+-------------------+-------------------------------+------------------+----------------+
|  clk_wiz_0_inst/out_BUFG[0] |                   | rst_IBUF                      |                2 |              2 |
|  vga_inst/E[0]              |                   |                               |                1 |              4 |
|  n_0_215_BUFG               |                   |                               |                1 |              4 |
|  n_0_215_BUFG               |                   | op2/AS[6]                     |                3 |              4 |
|  n_0_215_BUFG               |                   | op2/AS[1]                     |                1 |              4 |
|  n_0_215_BUFG               |                   | op2/AS[7]                     |                2 |              4 |
|  n_0_215_BUFG               |                   | op2/AS[8]                     |                3 |              4 |
|  n_0_215_BUFG               |                   | op2/AS[2]                     |                1 |              4 |
|  n_0_215_BUFG               |                   | op2/AS[0]                     |                1 |              4 |
|  n_0_215_BUFG               |                   | op5/AS[0]                     |                1 |              4 |
|  n_0_215_BUFG               |                   | op3/AS[0]                     |                2 |              4 |
|  n_0_215_BUFG               |                   | op3/AS[2]                     |                3 |              4 |
|  n_0_215_BUFG               |                   | op3/AS[1]                     |                2 |              4 |
|  n_0_215_BUFG               |                   | op3/AS[3]                     |                3 |              4 |
|  n_0_215_BUFG               |                   | op3/AS[4]                     |                3 |              4 |
|  op3/E[0]                   |                   | op2/AS[4]                     |                3 |              4 |
|  op3/E[0]                   |                   | op2/AS[5]                     |                2 |              4 |
|  op3/E[0]                   |                   | op2/AS[3]                     |                2 |              4 |
|  clk_22_BUFG                |                   |                               |                3 |             10 |
|  clk_wiz_0_inst/out_BUFG[0] |                   |                               |                6 |             10 |
|  clk_wiz_0_inst/out_BUFG[0] |                   | vga_inst/pixel_cnt[9]_i_1_n_1 |                5 |             10 |
|  clk_wiz_0_inst/out_BUFG[0] | vga_inst/line_cnt | vga_inst/line_cnt[9]_i_1_n_1  |                4 |             10 |
|  clk_IBUF_BUFG              |                   |                               |               12 |             42 |
|  clk_22_BUFG                |                   | op1/AR[0]                     |               28 |             64 |
+-----------------------------+-------------------+-------------------------------+------------------+----------------+


