# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ECE-441-VHDL-project.srcs/sources_1/imports/Desktop/cordic_alu.vhdl" \
"../../../../ECE-441-VHDL-project.srcs/sim_1/imports/Desktop/testbench_cordic_alu.vhdl" \

# Do not sort compile order
nosort
