==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 32ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx550t-ffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 32 -name default 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 101.418 MB.
INFO: [HLS 200-10] Analyzing design file 'hcal_cluster_hls.cpp' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 6.78 seconds. CPU system time: 0.47 seconds. Elapsed time: 7.31 seconds; current allocated memory: 102.640 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<fadc_hits_t, 0>::read(fadc_hits_t&)' into 'hls::stream<fadc_hits_t, 0>::read()' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<fadc_hits_t, 0>::read()' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (hcal_cluster_hls.cpp:20:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<fiber_bins_t, 0>::write(fiber_bins_t const&)' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (hcal_cluster_hls.cpp:102:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<cluster_all_t, 0>::write(cluster_all_t const&)' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (hcal_cluster_hls.cpp:99:17)
INFO: [HLS 214-178] Inlining function 'Find_block(ap_uint<9>, ap_uint<1>)' into 'Find_nearby(ap_uint<9>, ap_uint<3>)' (hcal_cluster_hls.cpp:180:0)
INFO: [HLS 214-178] Inlining function 'hit_coin_t(ap_uint<4>, ap_uint<4>, ap_uint<3>)' into 'Find_cluster(hit_t*, hit_t*, hit_t*, ap_uint<3>, ap_uint<13>, ap_uint<5>, ap_uint<4>)' (hcal_cluster_hls.cpp:209:0)
INFO: [HLS 214-178] Inlining function 'Find_block(ap_uint<9>, ap_uint<1>)' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (hcal_cluster_hls.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'FiberOut(cluster_all_t, ap_uint<16>)' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (hcal_cluster_hls.cpp:19:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i13824.s_struct.cluster_all_ts' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2048.s_struct.fiber_bins_ts' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 170.45 seconds. CPU system time: 0.54 seconds. Elapsed time: 171.08 seconds; current allocated memory: 114.410 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 114.411 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 11.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 12 seconds; current allocated memory: 183.946 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 204.5 seconds. CPU system time: 0 seconds. Elapsed time: 204.52 seconds; current allocated memory: 179.704 MB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_170_1' (hcal_cluster_hls.cpp:169) in function 'Find_channel' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (hcal_cluster_hls.cpp:33) in function 'hcal_cluster_hls' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_37_2' (hcal_cluster_hls.cpp:33) in function 'hcal_cluster_hls' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_84_5' (hcal_cluster_hls.cpp:33) in function 'hcal_cluster_hls' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_120_1' (hcal_cluster_hls.cpp:119) in function 'hcal_cluster_hls' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_126_2' (hcal_cluster_hls.cpp:125) in function 'hcal_cluster_hls' automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (hcal_cluster_hls.cpp:128:33) to (hcal_cluster_hls.cpp:138:6) in function 'hcal_cluster_hls'... converting 3 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 243.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 243.74 seconds; current allocated memory: 217.581 MB.
INFO: [HLS 200-472] Inferring partial write operation for 'tmp.vxs_ch.e.V' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145:9)
INFO: [HLS 200-472] Inferring partial write operation for 'all_fadc_hits.e.V' (hcal_cluster_hls.cpp:35:25)
INFO: [HLS 200-472] Inferring partial write operation for 'all_fadc_hits.e.V' (hcal_cluster_hls.cpp:38:29)
INFO: [HLS 200-472] Inferring partial write operation for 'nearby_hit_pre.e.V' (hcal_cluster_hls.cpp:61:25)
INFO: [HLS 200-472] Inferring partial write operation for 'nearby_hit_cur.e.V' (hcal_cluster_hls.cpp:62:25)
INFO: [HLS 200-472] Inferring partial write operation for 'nearby_hit_aft.e.V' (hcal_cluster_hls.cpp:63:25)
INFO: [HLS 200-472] Inferring partial write operation for 'nearby_hit_pre.e.V' (hcal_cluster_hls.cpp:72:32)
INFO: [HLS 200-472] Inferring partial write operation for 'nearby_hit_cur.e.V' (hcal_cluster_hls.cpp:73:32)
INFO: [HLS 200-472] Inferring partial write operation for 'nearby_hit_aft.e.V' (hcal_cluster_hls.cpp:74:32)
INFO: [HLS 200-472] Inferring partial write operation for 'allc.c.x.V' (hcal_cluster_hls.cpp:78:18)
INFO: [HLS 200-472] Inferring partial write operation for 'all_fadc_hits_pre_pre.e.V' (hcal_cluster_hls.cpp:85:32)
INFO: [HLS 200-472] Inferring partial write operation for 'all_fadc_hits_pre.e.V' (hcal_cluster_hls.cpp:86:28)
INFO: [HLS 200-472] Inferring partial write operation for 'allc.c.e.V' (hcal_cluster_hls.cpp:116:37)
INFO: [HLS 200-472] Inferring partial write operation for 'allf.bins.t.V' (hcal_cluster_hls.cpp:121:28)
INFO: [HLS 200-472] Inferring partial write operation for 'allf.bins.valid.V' (hcal_cluster_hls.cpp:122:32)
INFO: [HLS 200-472] Inferring partial write operation for 'allf.bins.t.V' (hcal_cluster_hls.cpp:135:33)
INFO: [HLS 200-472] Inferring partial write operation for 'allf.bins.valid.V' (hcal_cluster_hls.cpp:136:37)
INFO: [HLS 200-472] Inferring partial write operation for 'nhits.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'nhits.V' (hcal_cluster_hls.cpp:231:27)
INFO: [HLS 200-472] Inferring partial write operation for 'nhits.V' (hcal_cluster_hls.cpp:237:27)
INFO: [HLS 200-472] Inferring partial write operation for 'nhits.V' (hcal_cluster_hls.cpp:243:27)
INFO: [HLS 200-472] Inferring partial write operation for 'nhits.V' (hcal_cluster_hls.cpp:248:20)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 62.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 63.02 seconds; current allocated memory: 270.273 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'hcal_cluster_hls' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Find_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_170_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_1')) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('icmp' operation ('icmp_ln870_1')) in the first pipeline iteration (II = 2 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 3, Depth = 3, loop 'VITIS_LOOP_170_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 3.53 seconds; current allocated memory: 274.412 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 274.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Find_nearby' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 274.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 275.022 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Find_cluster' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 275.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 276.041 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'hcal_cluster_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_37_2'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_84_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 5, loop 'VITIS_LOOP_84_5'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_120_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_120_1'
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_126_2'.
WARNING: [HLS 200-880] The II Violation in module 'hcal_cluster_hls' (loop 'VITIS_LOOP_126_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('allf_bins_t_V_addr_129_write_ln135', hcal_cluster_hls.cpp:135) of variable 'newt.V' on array 'allf.bins.t.V', hcal_cluster_hls.cpp:118 and 'load' operation ('allf_bins_t_V_load_128') on array 'allf.bins.t.V', hcal_cluster_hls.cpp:118.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 6, loop 'VITIS_LOOP_126_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 13.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 13.85 seconds; current allocated memory: 297.504 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 15.45 seconds; current allocated memory: 334.263 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Find_channel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Find_channel'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 4.24 seconds; current allocated memory: 334.618 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Find_nearby' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Find_nearby'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 335.610 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Find_cluster' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Find_cluster'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 337.416 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'hcal_cluster_hls' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'hcal_cluster_hls/hit_dt' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcal_cluster_hls/seed_threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcal_cluster_hls/cluster_threshold' to 'ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcal_cluster_hls/s_fadc_hits_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcal_cluster_hls/s_fiberout_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on port 'hcal_cluster_hls/s_cluster_all_V' to 'ap_fifo'.
INFO: [RTGEN 206-500] Setting interface mode on function 'hcal_cluster_hls' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-104] Estimated max fanout for 'hcal_cluster_hls' is 13833 from HDL expression: ((s_cluster_all_V_full_n == 1'b1) & (1'b1 == ap_CS_fsm_state421))
INFO: [RTGEN 206-100] Finished creating RTL model for 'hcal_cluster_hls'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8.92 seconds. CPU system time: 0.12 seconds. Elapsed time: 9.04 seconds; current allocated memory: 482.147 MB.
INFO: [RTMG 210-279] Implementing memory 'hcal_cluster_hls_Find_channel_block_map_nx_V_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'hcal_cluster_hls_Find_channel_block_map_ny_V_rom' using auto ROMs.
INFO: [RTMG 210-278]==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 32ns.
INFO: [HLS 200-10] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx550t-ffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 32 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name hcal_cluster_hls hcal_cluster_hls 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 -enable_flush hcal_cluster_hls 
WARNING: [HLS 200-484] The 'set_directive_pipeline -enable_flush' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 207.548 MB.
INFO: [HLS 200-10] Analyzing design file 'hcal_cluster_hls.cpp' ... 
WARNING: [HLS 207-5522] The 'enable_flush' option of the 'HLS pipeline' directive or pragma is deprecated, and it is suggested to use style=flp as replacement.: hcal_cluster_hls.cpp:20:39
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3.31 seconds. CPU system time: 0.37 seconds. Elapsed time: 4.31 seconds; current allocated memory: 208.827 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-131] Inlining function 'hls::stream<fadc_hits_t, 0>::read(fadc_hits_t&)' into 'hls::stream<fadc_hits_t, 0>::read()' (/daqfs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:156:9)
INFO: [HLS 214-131] Inlining function 'hls::stream<fadc_hits_t, 0>::read()' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (hcal_cluster_hls.cpp:20:39)
INFO: [HLS 214-131] Inlining function 'hls::stream<fiber_bins_t, 0>::write(fiber_bins_t const&)' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (hcal_cluster_hls.cpp:116:14)
INFO: [HLS 214-131] Inlining function 'hls::stream<cluster_all_t, 0>::write(cluster_all_t const&)' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (hcal_cluster_hls.cpp:113:17)
INFO: [HLS 214-178] Inlining function 'Find_block(ap_uint<9>, ap_uint<1>)' into 'Find_nearby(ap_uint<9>, ap_uint<3>)' (hcal_cluster_hls.cpp:193:0)
INFO: [HLS 214-178] Inlining function 'hit_coin_t(ap_uint<4>, ap_uint<4>, ap_uint<3>)' into 'Find_cluster(hit_t*, hit_t*, hit_t*, ap_uint<3>, ap_uint<13>, ap_uint<5>, ap_uint<4>)' (hcal_cluster_hls.cpp:222:0)
INFO: [HLS 214-178] Inlining function 'Find_block(ap_uint<9>, ap_uint<1>)' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (hcal_cluster_hls.cpp:19:0)
INFO: [HLS 214-178] Inlining function 'FiberOut(cluster_all_t, ap_uint<16>)' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (hcal_cluster_hls.cpp:19:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i960.s_struct.cluster_all_ts' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (/daqfs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i2048.s_struct.fiber_bins_ts' into 'hcal_cluster_hls(ap_uint<3>, ap_uint<13>, ap_uint<16>, hls::stream<fadc_hits_t, 0>&, hls::stream<fiber_bins_t, 0>&, hls::stream<cluster_all_t, 0>&)' (/daqfs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174:9)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 7.17 seconds. CPU system time: 0.42 seconds. Elapsed time: 8.44 seconds; current allocated memory: 212.646 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 212.647 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 227.642 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 7.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 7.67 seconds; current allocated memory: 242.317 MB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'hcal_cluster_hls' (hcal_cluster_hls.cpp:12).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Find_channel' (hcal_cluster_hls.cpp:180:7).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'Find_cluster' (hcal_cluster_hls.cpp:219:9).
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_34_1' (hcal_cluster_hls.cpp:33) in function 'hcal_cluster_hls' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_37_2' (hcal_cluster_hls.cpp:33) in function 'hcal_cluster_hls' completely with a factor of 10.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_56_3' (hcal_cluster_hls.cpp:57) in function 'hcal_cluster_hls' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_67_4' (hcal_cluster_hls.cpp:68) in function 'hcal_cluster_hls' completely with a factor of 8.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_93_5' (hcal_cluster_hls.cpp:33) in function 'hcal_cluster_hls' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_97_6' (hcal_cluster_hls.cpp:33) in function 'hcal_cluster_hls' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_134_1' (hcal_cluster_hls.cpp:133) in function 'hcal_cluster_hls' completely with a factor of 128.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_140_2' (hcal_cluster_hls.cpp:139) in function 'hcal_cluster_hls' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_184_1' (hcal_cluster_hls.cpp:183) in function 'Find_channel' completely with a factor of 20.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_241_1' (hcal_cluster_hls.cpp:238) in function 'Find_cluster' completely with a factor of 8.
INFO: [XFORM 203-102] Partitioning array 'nhits.V' (hcal_cluster_hls.cpp:234) automatically.
INFO: [XFORM 203-102] Partitioning array 'allc.c.e.V' (hcal_cluster_hls.cpp:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'allc.c.t.V' (hcal_cluster_hls.cpp:130) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.vxs_ch.e.V' (/daqfs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.vxs_ch.t.V' (/daqfs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.fiber_ch.e.V' (/daqfs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'tmp.fiber_ch.t.V' (/daqfs/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:155) automatically.
INFO: [XFORM 203-102] Partitioning array 'allc.c.x.V.2' (hcal_cluster_hls.cpp:54) automatically.
INFO: [XFORM 203-102] Partitioning array 'allc.c.y.V.2' (hcal_cluster_hls.cpp:54) automatically.
INFO: [XFORM 203-102] Partitioning array 'allc.c.e.V.2' (hcal_cluster_hls.cpp:54) automatically.
INFO: [XFORM 203-102] Partitioning array 'allc.c.t.V.2' (hcal_cluster_hls.cpp:54) automatically.
INFO: [XFORM 203-102] Partitioning array 'allc.c.nhits.V.2' (hcal_cluster_hls.cpp:54) automatically.
INFO: [XFORM 203-102] Partitioning array 'nearby_hit_pre.e.V' (hcal_cluster_hls.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'nearby_hit_pre.t.V' (hcal_cluster_hls.cpp:57) automatically.
INFO: [XFORM 203-102] Partitioning array 'nearby_hit_cur.e.V' (hcal_cluster_hls.cpp:58) automatically.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 32ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx550t-ffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 32 -name default 
INFO: [HLS 200-1510] Running: source ./GEp_trigger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hcal_cluster_hls hcal_cluster_hls 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 -enable_flush hcal_cluster_hls 
WARNING: [HLS 200-484] The 'set_directive_pipeline -enable_flush' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -profile -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.22 seconds. CPU system time: 0.17 seconds. Elapsed time: 2.3 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 32ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx550t-ffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 32 -name default 
INFO: [HLS 200-1510] Running: source ./GEp_trigger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hcal_cluster_hls hcal_cluster_hls 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 -enable_flush hcal_cluster_hls 
WARNING: [HLS 200-484] The 'set_directive_pipeline -enable_flush' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -profile -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.87 seconds. CPU system time: 0.31 seconds. Elapsed time: 4.03 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 32ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx550t-ffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 32 -name default 
INFO: [HLS 200-1510] Running: source ./GEp_trigger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hcal_cluster_hls hcal_cluster_hls 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 -enable_flush hcal_cluster_hls 
WARNING: [HLS 200-484] The 'set_directive_pipeline -enable_flush' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -profile -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.42 seconds. CPU system time: 0.2 seconds. Elapsed time: 1.68 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 32ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx550t-ffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 32 -name default 
INFO: [HLS 200-1510] Running: source ./GEp_trigger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hcal_cluster_hls hcal_cluster_hls 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 -enable_flush hcal_cluster_hls 
WARNING: [HLS 200-484] The 'set_directive_pipeline -enable_flush' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -profile -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.24 seconds. CPU system time: 0.28 seconds. Elapsed time: 3.16 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 32ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx550t-ffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 32 -name default 
INFO: [HLS 200-1510] Running: source ./GEp_trigger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hcal_cluster_hls hcal_cluster_hls 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 -enable_flush hcal_cluster_hls 
WARNING: [HLS 200-484] The 'set_directive_pipeline -enable_flush' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -profile -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.67 seconds. CPU system time: 0.24 seconds. Elapsed time: 2.13 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 32ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx550t-ffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 32 -name default 
INFO: [HLS 200-1510] Running: source ./GEp_trigger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hcal_cluster_hls hcal_cluster_hls 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 -enable_flush hcal_cluster_hls 
WARNING: [HLS 200-484] The 'set_directive_pipeline -enable_flush' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -profile -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.82 seconds. CPU system time: 0.22 seconds. Elapsed time: 2.15 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 32ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx550t-ffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 32 -name default 
INFO: [HLS 200-1510] Running: source ./GEp_trigger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hcal_cluster_hls hcal_cluster_hls 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 -enable_flush hcal_cluster_hls 
WARNING: [HLS 200-484] The 'set_directive_pipeline -enable_flush' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -profile -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 1.55 seconds. CPU system time: 0.21 seconds. Elapsed time: 1.85 seconds; current allocated memory: 0.000 MB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 32ns.
INFO: [HLS 200-1611] Setting target device to 'xc7vx550t-ffg1927-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7vx550t-ffg1927-1 
INFO: [HLS 200-1510] Running: create_clock -period 32 -name default 
INFO: [HLS 200-1510] Running: source ./GEp_trigger/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_top -name hcal_cluster_hls hcal_cluster_hls 
INFO: [HLS 200-1510] Running: set_directive_pipeline -II 1 -enable_flush hcal_cluster_hls 
WARNING: [HLS 200-484] The 'set_directive_pipeline -enable_flush' command is deprecated and will be removed in a future release.
INFO: [HLS 200-1510] Running: csim_design -profile -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
INFO: [HLS 200-2036] Building debug C Simulation binaries
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.29 seconds. CPU system time: 0.38 seconds. Elapsed time: 3.8 seconds; current allocated memory: 0.000 MB.
