12:04
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:09:40 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:09:40 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:09:40 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:09:40 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 12:09:40 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:09:40 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@E: CS187 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":15:26:15:26|Expecting =
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@E: CS187 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":15:26:15:26|Expecting =
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:09:40 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:09:40 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:10:30 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:10:30 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:10:30 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:10:30 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:10:32 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:10:32 2019

multi_srs_gen completed
# Sat Aug 24 12:10:32 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:10:32 2019

premap completed with warnings
# Sat Aug 24 12:10:32 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:10:32 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:10:32 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:10:33 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:10:30 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module quad
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:10:31 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:10:31 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:10:31 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Options changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:10:32 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:10:32 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

Reading constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist quad

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start              Requested     Requested     Clock        Clock                   Clock
Clock              Frequency     Period        Type         Group                   Load 
-----------------------------------------------------------------------------------------
pin3_clk_16mhz     16.0 MHz      62.500        declared     default_clkgroup        0    
quad|clk           1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     10   
=========================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":15:2:15:7|Found inferred clock quad|clk which controls 10 sequential elements including count[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None
@W: MF511 |Found issues with constraints. Please check constraint checker report "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:10:32 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:10:32 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT204 |Auto Constrain mode is disabled because clocks are defined in the SDC file

            pin3_clk_16mhz


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		   997.68ns		   9 /        10
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":4:8:4:10|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               10         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock quad|clk with period 1000.00ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:10:33 2019
#


Top view:               quad
Requested Frequency:    1.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 992.249

                   Requested     Estimated     Requested     Estimated                 Clock        Clock              
Starting Clock     Frequency     Frequency     Period        Period        Slack       Type         Group              
-----------------------------------------------------------------------------------------------------------------------
quad|clk           1.0 MHz       129.0 MHz     1000.000      7.751         992.249     inferred     Inferred_clkgroup_0
=======================================================================================================================
@W: MT548 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc":12:0:12:0|Source for clock pin3_clk_16mhz not found in netlist. Run the constraint checker to verify if constraints are applied correctly.





Clock Relationships
*******************

Clocks              |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
------------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
------------------------------------------------------------------------------------------------------------
quad|clk  quad|clk  |  1000.000    992.249  |  No paths    -      |  No paths    -      |  No paths    -    
============================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: quad|clk
====================================



Starting Points with Worst Slack
********************************

                  Starting                                            Arrival            
Instance          Reference     Type        Pin     Net               Time        Slack  
                  Clock                                                                  
-----------------------------------------------------------------------------------------
quadB_delayed     quad|clk      SB_DFF      Q       quadB_delayed     0.796       992.249
count[0]          quad|clk      SB_DFFE     Q       count_4           0.796       994.278
count[1]          quad|clk      SB_DFFE     Q       count_c[1]        0.796       994.520
count[2]          quad|clk      SB_DFFE     Q       count_c[2]        0.796       994.720
count[3]          quad|clk      SB_DFFE     Q       count_c[3]        0.796       994.920
count[4]          quad|clk      SB_DFFE     Q       count_c[4]        0.796       995.120
count[7]          quad|clk      SB_DFFE     Q       count_c[7]        0.796       995.282
count[5]          quad|clk      SB_DFFE     Q       count_c[5]        0.796       995.320
count[6]          quad|clk      SB_DFFE     Q       count_c[6]        0.796       995.385
quadA_delayed     quad|clk      SB_DFF      Q       quadA_delayed     0.796       995.509
=========================================================================================


Ending Points with Worst Slack
******************************

             Starting                                           Required            
Instance     Reference     Type        Pin     Net              Time         Slack  
             Clock                                                                  
------------------------------------------------------------------------------------
count[7]     quad|clk      SB_DFFE     D       count_4[7]       999.845      992.249
count[6]     quad|clk      SB_DFFE     D       count_4[6]       999.845      992.449
count[5]     quad|clk      SB_DFFE     D       count_4[5]       999.845      992.649
count[4]     quad|clk      SB_DFFE     D       count_4[4]       999.845      992.849
count[3]     quad|clk      SB_DFFE     D       count_4[3]       999.845      993.049
count[2]     quad|clk      SB_DFFE     D       count_4[2]       999.845      993.249
count[1]     quad|clk      SB_DFFE     D       count_4[1]       999.845      993.425
count[0]     quad|clk      SB_DFFE     D       count_4_i        999.845      995.282
count[0]     quad|clk      SB_DFFE     E       count_enable     1000.000     995.509
count[1]     quad|clk      SB_DFFE     E       count_enable     1000.000     995.509
====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      1000.000
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         999.845

    - Propagation time:                      7.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     992.249

    Number of logic level(s):                8
    Starting point:                          quadB_delayed / Q
    Ending point:                            count[7] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
quadB_delayed        SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed        Net          -        -       1.599     -           8         
count_RNI7EQI[1]     SB_LUT4      I2       In      -         2.395       -         
count_RNI7EQI[1]     SB_LUT4      O        Out     0.558     2.953       -         
count_RNI7EQI[1]     Net          -        -       0.905     -           2         
count_4_cry_1_c      SB_CARRY     I0       In      -         3.858       -         
count_4_cry_1_c      SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_1        Net          -        -       0.014     -           2         
count_4_cry_2_c      SB_CARRY     CI       In      -         4.252       -         
count_4_cry_2_c      SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_2        Net          -        -       0.014     -           2         
count_4_cry_3_c      SB_CARRY     CI       In      -         4.452       -         
count_4_cry_3_c      SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_3        Net          -        -       0.014     -           2         
count_4_cry_4_c      SB_CARRY     CI       In      -         4.652       -         
count_4_cry_4_c      SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_4        Net          -        -       0.014     -           2         
count_4_cry_5_c      SB_CARRY     CI       In      -         4.852       -         
count_4_cry_5_c      SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_5        Net          -        -       0.014     -           2         
count_4_cry_6_c      SB_CARRY     CI       In      -         5.051       -         
count_4_cry_6_c      SB_CARRY     CO       Out     0.186     5.237       -         
count_4_cry_6        Net          -        -       0.386     -           1         
count_RNO[7]         SB_LUT4      I3       In      -         5.623       -         
count_RNO[7]         SB_LUT4      O        Out     0.465     6.089       -         
count_4[7]           Net          -        -       1.507     -           1         
count[7]             SB_DFFE      D        In      -         7.596       -         
===================================================================================
Total path delay (propagation time + setup) of 7.751 is 3.284(42.4%) logic and 4.467(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for quad 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        7 uses
SB_DFF          2 uses
SB_DFFE         8 uses
SB_LUT4         15 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   10 (0%)
Total load per clock:
   quad|clk: 1

@S |Mapping Summary:
Total  LUTs: 15 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 15 = 15 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 30MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:10:33 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:12:45 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:12:45 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:12:45 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:12:45 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:12:46 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:12:46 2019

multi_srs_gen completed
# Sat Aug 24 12:12:47 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:12:47 2019

premap completed with warnings
# Sat Aug 24 12:12:47 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:12:47 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:12:47 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:12:48 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:12:45 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module quad
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.


At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:12:45 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:12:45 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:12:45 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Selected library: work cell: quad view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:12:47 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:12:47 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist quad

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start        Requested     Requested     Clock        Clock                     Clock
Clock        Frequency     Period        Type         Group                     Load 
-------------------------------------------------------------------------------------
quad|clk     321.1 MHz     3.114         inferred     Autoconstr_clkgroup_0     10   
=====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":15:2:15:7|Found inferred clock quad|clk which controls 10 sequential elements including count[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:12:47 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:12:47 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -0.81ns		   9 /        10
@N: FX271 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":19:6:19:7|Replicating instance count_4_i (in view: work.quad(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":4:8:4:10|SB_GB_IO inserted on the port clk.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 10 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       clk_ibuf_gb_io      SB_GB_IO               10         count[0]       
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock quad|clk with period 6.59ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:12:48 2019
#


Top view:               quad
Requested Frequency:    151.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.163

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
quad|clk           151.8 MHz     129.0 MHz     6.588         7.751         -1.163     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks              |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-----------------------------------------------------------------------------------------------------------
Starting  Ending    |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-----------------------------------------------------------------------------------------------------------
quad|clk  quad|clk  |  6.588       -1.163  |  No paths    -      |  No paths    -      |  No paths    -    
===========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: quad|clk
====================================



Starting Points with Worst Slack
********************************

                  Starting                                            Arrival           
Instance          Reference     Type        Pin     Net               Time        Slack 
                  Clock                                                                 
----------------------------------------------------------------------------------------
quadB_delayed     quad|clk      SB_DFF      Q       quadB_delayed     0.796       -1.163
count[0]          quad|clk      SB_DFFE     Q       count_4           0.796       0.866 
count[1]          quad|clk      SB_DFFE     Q       count_c[1]        0.796       1.108 
count[2]          quad|clk      SB_DFFE     Q       count_c[2]        0.796       1.308 
count[3]          quad|clk      SB_DFFE     Q       count_c[3]        0.796       1.508 
count[4]          quad|clk      SB_DFFE     Q       count_c[4]        0.796       1.708 
count[7]          quad|clk      SB_DFFE     Q       count_c[7]        0.796       1.870 
count[5]          quad|clk      SB_DFFE     Q       count_c[5]        0.796       1.908 
count[6]          quad|clk      SB_DFFE     Q       count_c[6]        0.796       1.973 
quadA_delayed     quad|clk      SB_DFF      Q       quadA_delayed     0.796       2.097 
========================================================================================


Ending Points with Worst Slack
******************************

             Starting                                             Required           
Instance     Reference     Type        Pin     Net                Time         Slack 
             Clock                                                                   
-------------------------------------------------------------------------------------
count[7]     quad|clk      SB_DFFE     D       count_4[7]         6.433        -1.163
count[6]     quad|clk      SB_DFFE     D       count_4[6]         6.433        -0.963
count[5]     quad|clk      SB_DFFE     D       count_4[5]         6.433        -0.763
count[4]     quad|clk      SB_DFFE     D       count_4[4]         6.433        -0.563
count[3]     quad|clk      SB_DFFE     D       count_4[3]         6.433        -0.363
count[2]     quad|clk      SB_DFFE     D       count_4[2]         6.433        -0.163
count[1]     quad|clk      SB_DFFE     D       count_4[1]         6.433        0.013 
count[0]     quad|clk      SB_DFFE     D       count_4_i_rep1     6.433        1.870 
count[0]     quad|clk      SB_DFFE     E       count_enable       6.588        2.097 
count[1]     quad|clk      SB_DFFE     E       count_enable       6.588        2.097 
=====================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.588
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.596
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.163

    Number of logic level(s):                8
    Starting point:                          quadB_delayed / Q
    Ending point:                            count[7] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
quadB_delayed        SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed        Net          -        -       1.599     -           8         
count_RNI7EQI[1]     SB_LUT4      I2       In      -         2.395       -         
count_RNI7EQI[1]     SB_LUT4      O        Out     0.558     2.953       -         
count_RNI7EQI[1]     Net          -        -       0.905     -           2         
count_4_cry_1_c      SB_CARRY     I0       In      -         3.858       -         
count_4_cry_1_c      SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_1        Net          -        -       0.014     -           2         
count_4_cry_2_c      SB_CARRY     CI       In      -         4.252       -         
count_4_cry_2_c      SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_2        Net          -        -       0.014     -           2         
count_4_cry_3_c      SB_CARRY     CI       In      -         4.452       -         
count_4_cry_3_c      SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_3        Net          -        -       0.014     -           2         
count_4_cry_4_c      SB_CARRY     CI       In      -         4.652       -         
count_4_cry_4_c      SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_4        Net          -        -       0.014     -           2         
count_4_cry_5_c      SB_CARRY     CI       In      -         4.852       -         
count_4_cry_5_c      SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_5        Net          -        -       0.014     -           2         
count_4_cry_6_c      SB_CARRY     CI       In      -         5.051       -         
count_4_cry_6_c      SB_CARRY     CO       Out     0.186     5.237       -         
count_4_cry_6        Net          -        -       0.386     -           1         
count_RNO[7]         SB_LUT4      I3       In      -         5.623       -         
count_RNO[7]         SB_LUT4      O        Out     0.465     6.089       -         
count_4[7]           Net          -        -       1.507     -           1         
count[7]             SB_DFFE      D        In      -         7.596       -         
===================================================================================
Total path delay (propagation time + setup) of 7.751 is 3.284(42.4%) logic and 4.467(57.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.588
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.396
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.963

    Number of logic level(s):                7
    Starting point:                          quadB_delayed / Q
    Ending point:                            count[7] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
quadB_delayed        SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed        Net          -        -       1.599     -           8         
count_RNI8FQI[2]     SB_LUT4      I2       In      -         2.395       -         
count_RNI8FQI[2]     SB_LUT4      O        Out     0.558     2.953       -         
count_RNI8FQI[2]     Net          -        -       0.905     -           2         
count_4_cry_2_c      SB_CARRY     I0       In      -         3.858       -         
count_4_cry_2_c      SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_2        Net          -        -       0.014     -           2         
count_4_cry_3_c      SB_CARRY     CI       In      -         4.252       -         
count_4_cry_3_c      SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_3        Net          -        -       0.014     -           2         
count_4_cry_4_c      SB_CARRY     CI       In      -         4.452       -         
count_4_cry_4_c      SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_4        Net          -        -       0.014     -           2         
count_4_cry_5_c      SB_CARRY     CI       In      -         4.652       -         
count_4_cry_5_c      SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_5        Net          -        -       0.014     -           2         
count_4_cry_6_c      SB_CARRY     CI       In      -         4.852       -         
count_4_cry_6_c      SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_6        Net          -        -       0.386     -           1         
count_RNO[7]         SB_LUT4      I3       In      -         5.424       -         
count_RNO[7]         SB_LUT4      O        Out     0.465     5.889       -         
count_4[7]           Net          -        -       1.507     -           1         
count[7]             SB_DFFE      D        In      -         7.396       -         
===================================================================================
Total path delay (propagation time + setup) of 7.551 is 3.098(41.0%) logic and 4.453(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.588
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.396
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.963

    Number of logic level(s):                7
    Starting point:                          quadB_delayed / Q
    Ending point:                            count[6] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
quadB_delayed        SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed        Net          -        -       1.599     -           8         
count_RNI7EQI[1]     SB_LUT4      I2       In      -         2.395       -         
count_RNI7EQI[1]     SB_LUT4      O        Out     0.558     2.953       -         
count_RNI7EQI[1]     Net          -        -       0.905     -           2         
count_4_cry_1_c      SB_CARRY     I0       In      -         3.858       -         
count_4_cry_1_c      SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_1        Net          -        -       0.014     -           2         
count_4_cry_2_c      SB_CARRY     CI       In      -         4.252       -         
count_4_cry_2_c      SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_2        Net          -        -       0.014     -           2         
count_4_cry_3_c      SB_CARRY     CI       In      -         4.452       -         
count_4_cry_3_c      SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_3        Net          -        -       0.014     -           2         
count_4_cry_4_c      SB_CARRY     CI       In      -         4.652       -         
count_4_cry_4_c      SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_4        Net          -        -       0.014     -           2         
count_4_cry_5_c      SB_CARRY     CI       In      -         4.852       -         
count_4_cry_5_c      SB_CARRY     CO       Out     0.186     5.038       -         
count_4_cry_5        Net          -        -       0.386     -           2         
count_RNO[6]         SB_LUT4      I3       In      -         5.424       -         
count_RNO[6]         SB_LUT4      O        Out     0.465     5.889       -         
count_4[6]           Net          -        -       1.507     -           1         
count[6]             SB_DFFE      D        In      -         7.396       -         
===================================================================================
Total path delay (propagation time + setup) of 7.551 is 3.098(41.0%) logic and 4.453(59.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.588
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.196
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.763

    Number of logic level(s):                6
    Starting point:                          quadB_delayed / Q
    Ending point:                            count[7] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
quadB_delayed        SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed        Net          -        -       1.599     -           8         
count_RNI9GQI[3]     SB_LUT4      I2       In      -         2.395       -         
count_RNI9GQI[3]     SB_LUT4      O        Out     0.558     2.953       -         
count_RNI9GQI[3]     Net          -        -       0.905     -           2         
count_4_cry_3_c      SB_CARRY     I0       In      -         3.858       -         
count_4_cry_3_c      SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_3        Net          -        -       0.014     -           2         
count_4_cry_4_c      SB_CARRY     CI       In      -         4.252       -         
count_4_cry_4_c      SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_4        Net          -        -       0.014     -           2         
count_4_cry_5_c      SB_CARRY     CI       In      -         4.452       -         
count_4_cry_5_c      SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_5        Net          -        -       0.014     -           2         
count_4_cry_6_c      SB_CARRY     CI       In      -         4.652       -         
count_4_cry_6_c      SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_6        Net          -        -       0.386     -           1         
count_RNO[7]         SB_LUT4      I3       In      -         5.224       -         
count_RNO[7]         SB_LUT4      O        Out     0.465     5.689       -         
count_4[7]           Net          -        -       1.507     -           1         
count[7]             SB_DFFE      D        In      -         7.196       -         
===================================================================================
Total path delay (propagation time + setup) of 7.351 is 2.912(39.6%) logic and 4.439(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.588
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.196
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.763

    Number of logic level(s):                6
    Starting point:                          quadB_delayed / Q
    Ending point:                            count[5] / D
    The start point is clocked by            quad|clk [rising] on pin C
    The end   point is clocked by            quad|clk [rising] on pin C

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                 Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
quadB_delayed        SB_DFF       Q        Out     0.796     0.796       -         
quadB_delayed        Net          -        -       1.599     -           8         
count_RNI7EQI[1]     SB_LUT4      I2       In      -         2.395       -         
count_RNI7EQI[1]     SB_LUT4      O        Out     0.558     2.953       -         
count_RNI7EQI[1]     Net          -        -       0.905     -           2         
count_4_cry_1_c      SB_CARRY     I0       In      -         3.858       -         
count_4_cry_1_c      SB_CARRY     CO       Out     0.380     4.237       -         
count_4_cry_1        Net          -        -       0.014     -           2         
count_4_cry_2_c      SB_CARRY     CI       In      -         4.252       -         
count_4_cry_2_c      SB_CARRY     CO       Out     0.186     4.438       -         
count_4_cry_2        Net          -        -       0.014     -           2         
count_4_cry_3_c      SB_CARRY     CI       In      -         4.452       -         
count_4_cry_3_c      SB_CARRY     CO       Out     0.186     4.638       -         
count_4_cry_3        Net          -        -       0.014     -           2         
count_4_cry_4_c      SB_CARRY     CI       In      -         4.652       -         
count_4_cry_4_c      SB_CARRY     CO       Out     0.186     4.838       -         
count_4_cry_4        Net          -        -       0.386     -           2         
count_RNO[5]         SB_LUT4      I3       In      -         5.224       -         
count_RNO[5]         SB_LUT4      O        Out     0.465     5.689       -         
count_4[5]           Net          -        -       1.507     -           1         
count[5]             SB_DFFE      D        In      -         7.196       -         
===================================================================================
Total path delay (propagation time + setup) of 7.351 is 2.912(39.6%) logic and 4.439(60.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for quad 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        7 uses
SB_DFF          2 uses
SB_DFFE         8 uses
SB_LUT4         15 uses

I/O ports: 11
I/O primitives: 11
SB_GB_IO       1 use
SB_IO          10 uses

I/O Register bits:                  0
Register bits not including I/Os:   10 (0%)
Total load per clock:
   quad|clk: 1

@S |Mapping Summary:
Total  LUTs: 15 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 15 = 15 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:12:48 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:13:19 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:13:19 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:13:19 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:13:19 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 12:13:19 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:13:19 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v changed - recompiling
Selecting top level module top
@E: CG906 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":150:9:150:22|Reference to unknown variable RX_FRAME_BYTES.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:13:19 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:13:19 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:14:03 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:14:03 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:14:03 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:14:03 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 12:14:03 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:14:03 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000100000
	LFSR_POLY=32'b00000100110000010001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000001000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_32s_79764919_GALOIS_0s_1s_8s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input LATCH_INPUT_VALUE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input CLOCK_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input INPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_1 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_0 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input LATCH_INPUT_VALUE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input CLOCK_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input INPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_1 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_0 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input LATCH_INPUT_VALUE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input CLOCK_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input INPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_1 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_0 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:40:136:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@E: CS164 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:40:136:56|Expecting wire for output connection, found position_encoder0
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:14:03 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:14:03 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:14:16 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:14:16 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:14:16 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:14:16 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 12:14:16 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:14:16 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000100000
	LFSR_POLY=32'b00000100110000010001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000001000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_32s_79764919_GALOIS_0s_1s_8s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input LATCH_INPUT_VALUE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input CLOCK_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input INPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_1 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_0 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input LATCH_INPUT_VALUE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input CLOCK_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input INPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_1 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_0 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input LATCH_INPUT_VALUE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input CLOCK_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input INPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_1 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_0 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:40:136:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:41:164:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:76:164:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@E: CS164 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:76:164:81|Expecting wire for output connection, found rx_crc
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:14:16 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:14:16 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:14:34 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:14:34 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:14:34 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:14:34 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:14:35 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:14:35 2019

multi_srs_gen completed
# Sat Aug 24 12:14:35 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:14:35 2019

premap completed with warnings
# Sat Aug 24 12:14:36 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:14:36 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:14:36 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:14:36 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:14:34 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000100000
	LFSR_POLY=32'b00000100110000010001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000001000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_32s_79764919_GALOIS_0s_1s_8s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input LATCH_INPUT_VALUE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input CLOCK_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input INPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_1 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_0 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input LATCH_INPUT_VALUE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input CLOCK_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input INPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_1 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_0 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input LATCH_INPUT_VALUE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input CLOCK_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input INPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_1 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_0 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:40:136:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:41:164:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:76:164:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:41:227:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:76:227:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":87:20:87:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":160:6:160:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":223:6:223:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:11:227:22|Removing instance crc_check_tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:11:164:22|Removing instance crc_check_rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:7:136:19|Removing instance quad_counter0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":165:10:165:11|Removing instance rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":228:10:228:11|Removing instance tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":12:8:12:12|Inout PIN_7 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":13:8:13:12|Inout PIN_8 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:13|Inout PIN_10 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":17:8:17:13|Inout PIN_12 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:14:34 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:14:34 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:14:34 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:14:35 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:14:35 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     254.8 MHz     3.924         inferred     Autoconstr_clkgroup_0     26   
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found inferred clock top|CLK which controls 26 sequential elements including blink_counter[25:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:14:36 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:14:36 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.65ns		  28 /        26
   2		0h:00m:00s		    -1.65ns		  28 /        26

   3		0h:00m:00s		    -1.65ns		  28 /        26


   4		0h:00m:00s		    -1.65ns		  28 /        26
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.92ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:14:36 2019
#


Top view:               top
Requested Frequency:    126.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.398

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            126.2 MHz     107.3 MHz     7.924         9.322         -1.398     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.924       -1.398  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                              Arrival           
Instance             Reference     Type       Pin     Net                  Time        Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
blink_counter[0]     top|CLK       SB_DFF     Q       blink_counter[0]     0.796       -1.398
blink_counter[1]     top|CLK       SB_DFF     Q       blink_counter[1]     0.796       -1.198
blink_counter[2]     top|CLK       SB_DFF     Q       blink_counter[2]     0.796       -0.998
blink_counter[3]     top|CLK       SB_DFF     Q       blink_counter[3]     0.796       -0.798
blink_counter[4]     top|CLK       SB_DFF     Q       blink_counter[4]     0.796       -0.598
blink_counter[5]     top|CLK       SB_DFF     Q       blink_counter[5]     0.796       -0.398
blink_counter[6]     top|CLK       SB_DFF     Q       blink_counter[6]     0.796       -0.198
blink_counter[7]     top|CLK       SB_DFF     Q       blink_counter[7]     0.796       0.002 
blink_counter[8]     top|CLK       SB_DFF     Q       blink_counter[8]     0.796       0.202 
blink_counter[9]     top|CLK       SB_DFF     Q       blink_counter[9]     0.796       0.402 
=============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                 Required           
Instance              Reference     Type       Pin     Net                     Time         Slack 
                      Clock                                                                       
--------------------------------------------------------------------------------------------------
blink_counter[25]     top|CLK       SB_DFF     D       blink_counter_s[25]     7.769        -1.398
blink_counter[24]     top|CLK       SB_DFF     D       blink_counter_s[24]     7.769        -1.198
blink_counter[23]     top|CLK       SB_DFF     D       blink_counter_s[23]     7.769        -0.998
blink_counter[22]     top|CLK       SB_DFF     D       blink_counter_s[22]     7.769        -0.798
blink_counter[21]     top|CLK       SB_DFF     D       blink_counter_s[21]     7.769        -0.598
blink_counter[20]     top|CLK       SB_DFF     D       blink_counter_s[20]     7.769        -0.398
blink_counter[19]     top|CLK       SB_DFF     D       blink_counter_s[19]     7.769        -0.198
blink_counter[18]     top|CLK       SB_DFF     D       blink_counter_s[18]     7.769        0.002 
blink_counter[17]     top|CLK       SB_DFF     D       blink_counter_s[17]     7.769        0.202 
blink_counter[16]     top|CLK       SB_DFF     D       blink_counter_s[16]     7.769        0.402 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.398

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.661       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           2         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           2         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.386     -           2         
blink_counter_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[23]         Net          -        -       1.507     -           1         
blink_counter[23]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        25 uses
SB_DFF          26 uses
SB_LUT4         29 uses

I/O ports: 27
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:14:36 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_13 doesn't exists in the package CM81. ignoring the set_io command on line 51 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_24 doesn't exists in the package CM81. ignoring the set_io command on line 63 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 85 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
parse file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top...
Warning: Unable to find port "pin3_clk_16mhz" in the design.Following line is ignored:(in the file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc)
    create_clock  -period 62.500000 -name {pin3_clk_16mhz} [get_ports {pin3_clk_16mhz}]

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning: dangling IO hall3_input
Warning: dangling IO hall2_input
Warning: dangling IO hall1_input
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.4 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: top|CLK | Frequency: 124.24 MHz | Target: 126.26 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Warning: dangling IO hall3_input
Warning: dangling IO hall2_input
Warning: dangling IO hall1_input
Total HPWL cost is 26
Warning: cannot find the IO pin Input/Output direction for hall1_input (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for hall2_input (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for hall3_input (ICE_IO)
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Warning: dangling IO hall3_input
Warning: dangling IO hall2_input
Warning: dangling IO hall1_input
Total HPWL cost is 26
Warning: cannot find the IO pin Input/Output direction for hall1_input (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for hall2_input (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for hall3_input (ICE_IO)
used logic cells: 29
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc
Warning: cannot find the IO pin Input/Output direction for hall1_input (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for hall2_input (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for hall3_input (ICE_IO)
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 56 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           323656K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/top_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/top_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerTimer run-time: 0 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
Unrecognizable name top
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:16:59 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:16:59 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:16:59 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:16:59 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:17:01 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:17:01 2019

multi_srs_gen completed
# Sat Aug 24 12:17:01 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:17:01 2019

premap completed with warnings
# Sat Aug 24 12:17:01 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:17:01 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:17:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:17:02 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:16:59 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000100000
	LFSR_POLY=32'b00000100110000010001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000001000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_32s_79764919_GALOIS_0s_1s_8s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input LATCH_INPUT_VALUE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input CLOCK_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input INPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_1 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_0 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input LATCH_INPUT_VALUE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input CLOCK_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input INPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_1 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_0 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input LATCH_INPUT_VALUE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input CLOCK_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input INPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_1 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_0 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:40:136:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:41:164:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:76:164:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:41:227:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:76:227:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":87:20:87:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":160:6:160:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":223:6:223:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:11:227:22|Removing instance crc_check_tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:11:164:22|Removing instance crc_check_rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:7:136:19|Removing instance quad_counter0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":165:10:165:11|Removing instance rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":228:10:228:11|Removing instance tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":12:8:12:12|Inout PIN_7 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":13:8:13:12|Inout PIN_8 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:13|Inout PIN_10 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":17:8:17:13|Inout PIN_12 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:17:00 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:17:00 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:17:00 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:17:01 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:17:01 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     254.8 MHz     3.924         inferred     Autoconstr_clkgroup_0     26   
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found inferred clock top|CLK which controls 26 sequential elements including blink_counter[25:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:17:01 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:17:01 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.65ns		  28 /        26
   2		0h:00m:00s		    -1.65ns		  28 /        26

   3		0h:00m:00s		    -1.65ns		  28 /        26


   4		0h:00m:00s		    -1.65ns		  28 /        26
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.92ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:17:02 2019
#


Top view:               top
Requested Frequency:    126.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.398

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            126.2 MHz     107.3 MHz     7.924         9.322         -1.398     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.924       -1.398  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                              Arrival           
Instance             Reference     Type       Pin     Net                  Time        Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
blink_counter[0]     top|CLK       SB_DFF     Q       blink_counter[0]     0.796       -1.398
blink_counter[1]     top|CLK       SB_DFF     Q       blink_counter[1]     0.796       -1.198
blink_counter[2]     top|CLK       SB_DFF     Q       blink_counter[2]     0.796       -0.998
blink_counter[3]     top|CLK       SB_DFF     Q       blink_counter[3]     0.796       -0.798
blink_counter[4]     top|CLK       SB_DFF     Q       blink_counter[4]     0.796       -0.598
blink_counter[5]     top|CLK       SB_DFF     Q       blink_counter[5]     0.796       -0.398
blink_counter[6]     top|CLK       SB_DFF     Q       blink_counter[6]     0.796       -0.198
blink_counter[7]     top|CLK       SB_DFF     Q       blink_counter[7]     0.796       0.002 
blink_counter[8]     top|CLK       SB_DFF     Q       blink_counter[8]     0.796       0.202 
blink_counter[9]     top|CLK       SB_DFF     Q       blink_counter[9]     0.796       0.402 
=============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                 Required           
Instance              Reference     Type       Pin     Net                     Time         Slack 
                      Clock                                                                       
--------------------------------------------------------------------------------------------------
blink_counter[25]     top|CLK       SB_DFF     D       blink_counter_s[25]     7.769        -1.398
blink_counter[24]     top|CLK       SB_DFF     D       blink_counter_s[24]     7.769        -1.198
blink_counter[23]     top|CLK       SB_DFF     D       blink_counter_s[23]     7.769        -0.998
blink_counter[22]     top|CLK       SB_DFF     D       blink_counter_s[22]     7.769        -0.798
blink_counter[21]     top|CLK       SB_DFF     D       blink_counter_s[21]     7.769        -0.598
blink_counter[20]     top|CLK       SB_DFF     D       blink_counter_s[20]     7.769        -0.398
blink_counter[19]     top|CLK       SB_DFF     D       blink_counter_s[19]     7.769        -0.198
blink_counter[18]     top|CLK       SB_DFF     D       blink_counter_s[18]     7.769        0.002 
blink_counter[17]     top|CLK       SB_DFF     D       blink_counter_s[17]     7.769        0.202 
blink_counter[16]     top|CLK       SB_DFF     D       blink_counter_s[16]     7.769        0.402 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.398

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.661       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           2         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           2         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.386     -           2         
blink_counter_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[23]         Net          -        -       1.507     -           1         
blink_counter[23]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        25 uses
SB_DFF          26 uses
SB_LUT4         29 uses

I/O ports: 27
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:17:02 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:17:19 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:17:19 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:17:19 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:17:19 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:17:20 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:17:20 2019

multi_srs_gen completed
# Sat Aug 24 12:17:21 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:17:21 2019

premap completed with warnings
# Sat Aug 24 12:17:21 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:17:21 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:17:21 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:17:22 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:17:19 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000100000
	LFSR_POLY=32'b00000100110000010001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000001000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_32s_79764919_GALOIS_0s_1s_8s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input LATCH_INPUT_VALUE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input CLOCK_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input INPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_1 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_0 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input LATCH_INPUT_VALUE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input CLOCK_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input INPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_1 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_0 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input LATCH_INPUT_VALUE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input CLOCK_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input INPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_1 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_0 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:40:136:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:41:164:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:76:164:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:41:227:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:76:227:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":87:20:87:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":160:6:160:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":223:6:223:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:11:227:22|Removing instance crc_check_tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:11:164:22|Removing instance crc_check_rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:7:136:19|Removing instance quad_counter0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":165:10:165:11|Removing instance rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":228:10:228:11|Removing instance tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":12:8:12:12|Inout PIN_7 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":13:8:13:12|Inout PIN_8 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:13|Inout PIN_10 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":17:8:17:13|Inout PIN_12 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:17:19 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:17:19 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:17:19 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:17:21 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:17:21 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     254.8 MHz     3.924         inferred     Autoconstr_clkgroup_0     26   
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found inferred clock top|CLK which controls 26 sequential elements including blink_counter[25:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:17:21 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:17:21 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.65ns		  28 /        26
   2		0h:00m:00s		    -1.65ns		  28 /        26

   3		0h:00m:00s		    -1.65ns		  28 /        26


   4		0h:00m:00s		    -1.65ns		  28 /        26
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.92ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:17:22 2019
#


Top view:               top
Requested Frequency:    126.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.398

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            126.2 MHz     107.3 MHz     7.924         9.322         -1.398     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.924       -1.398  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                              Arrival           
Instance             Reference     Type       Pin     Net                  Time        Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
blink_counter[0]     top|CLK       SB_DFF     Q       blink_counter[0]     0.796       -1.398
blink_counter[1]     top|CLK       SB_DFF     Q       blink_counter[1]     0.796       -1.198
blink_counter[2]     top|CLK       SB_DFF     Q       blink_counter[2]     0.796       -0.998
blink_counter[3]     top|CLK       SB_DFF     Q       blink_counter[3]     0.796       -0.798
blink_counter[4]     top|CLK       SB_DFF     Q       blink_counter[4]     0.796       -0.598
blink_counter[5]     top|CLK       SB_DFF     Q       blink_counter[5]     0.796       -0.398
blink_counter[6]     top|CLK       SB_DFF     Q       blink_counter[6]     0.796       -0.198
blink_counter[7]     top|CLK       SB_DFF     Q       blink_counter[7]     0.796       0.002 
blink_counter[8]     top|CLK       SB_DFF     Q       blink_counter[8]     0.796       0.202 
blink_counter[9]     top|CLK       SB_DFF     Q       blink_counter[9]     0.796       0.402 
=============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                 Required           
Instance              Reference     Type       Pin     Net                     Time         Slack 
                      Clock                                                                       
--------------------------------------------------------------------------------------------------
blink_counter[25]     top|CLK       SB_DFF     D       blink_counter_s[25]     7.769        -1.398
blink_counter[24]     top|CLK       SB_DFF     D       blink_counter_s[24]     7.769        -1.198
blink_counter[23]     top|CLK       SB_DFF     D       blink_counter_s[23]     7.769        -0.998
blink_counter[22]     top|CLK       SB_DFF     D       blink_counter_s[22]     7.769        -0.798
blink_counter[21]     top|CLK       SB_DFF     D       blink_counter_s[21]     7.769        -0.598
blink_counter[20]     top|CLK       SB_DFF     D       blink_counter_s[20]     7.769        -0.398
blink_counter[19]     top|CLK       SB_DFF     D       blink_counter_s[19]     7.769        -0.198
blink_counter[18]     top|CLK       SB_DFF     D       blink_counter_s[18]     7.769        0.002 
blink_counter[17]     top|CLK       SB_DFF     D       blink_counter_s[17]     7.769        0.202 
blink_counter[16]     top|CLK       SB_DFF     D       blink_counter_s[16]     7.769        0.402 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.398

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.661       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           2         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           2         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.386     -           2         
blink_counter_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[23]         Net          -        -       1.507     -           1         
blink_counter[23]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        25 uses
SB_DFF          26 uses
SB_LUT4         29 uses

I/O ports: 27
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:17:22 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:20:29 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:20:30 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:20:30 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:20:30 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:20:31 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:20:31 2019

multi_srs_gen completed
# Sat Aug 24 12:20:31 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:20:31 2019

premap completed with warnings
# Sat Aug 24 12:20:31 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:20:31 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:20:31 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:20:32 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:20:30 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000100000
	LFSR_POLY=32'b00000100110000010001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000001000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_32s_79764919_GALOIS_0s_1s_8s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input LATCH_INPUT_VALUE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input CLOCK_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input INPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_1 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_0 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input LATCH_INPUT_VALUE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input CLOCK_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input INPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_1 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_0 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input LATCH_INPUT_VALUE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input CLOCK_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input INPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_1 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_0 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:40:136:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:41:164:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:76:164:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:41:227:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:76:227:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":87:20:87:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":160:6:160:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":223:6:223:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:11:227:22|Removing instance crc_check_tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:11:164:22|Removing instance crc_check_rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:7:136:19|Removing instance quad_counter0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":165:10:165:11|Removing instance rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":228:10:228:11|Removing instance tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":12:8:12:12|Inout PIN_7 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":13:8:13:12|Inout PIN_8 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:13|Inout PIN_10 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":17:8:17:13|Inout PIN_12 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:20:30 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:20:30 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:20:30 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:20:31 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:20:31 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     254.8 MHz     3.924         inferred     Autoconstr_clkgroup_0     26   
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found inferred clock top|CLK which controls 26 sequential elements including blink_counter[25:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:20:31 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:20:31 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.65ns		  28 /        26
   2		0h:00m:00s		    -1.65ns		  28 /        26

   3		0h:00m:00s		    -1.65ns		  28 /        26


   4		0h:00m:00s		    -1.65ns		  28 /        26
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.92ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:20:32 2019
#


Top view:               top
Requested Frequency:    126.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.398

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            126.2 MHz     107.3 MHz     7.924         9.322         -1.398     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.924       -1.398  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                              Arrival           
Instance             Reference     Type       Pin     Net                  Time        Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
blink_counter[0]     top|CLK       SB_DFF     Q       blink_counter[0]     0.796       -1.398
blink_counter[1]     top|CLK       SB_DFF     Q       blink_counter[1]     0.796       -1.198
blink_counter[2]     top|CLK       SB_DFF     Q       blink_counter[2]     0.796       -0.998
blink_counter[3]     top|CLK       SB_DFF     Q       blink_counter[3]     0.796       -0.798
blink_counter[4]     top|CLK       SB_DFF     Q       blink_counter[4]     0.796       -0.598
blink_counter[5]     top|CLK       SB_DFF     Q       blink_counter[5]     0.796       -0.398
blink_counter[6]     top|CLK       SB_DFF     Q       blink_counter[6]     0.796       -0.198
blink_counter[7]     top|CLK       SB_DFF     Q       blink_counter[7]     0.796       0.002 
blink_counter[8]     top|CLK       SB_DFF     Q       blink_counter[8]     0.796       0.202 
blink_counter[9]     top|CLK       SB_DFF     Q       blink_counter[9]     0.796       0.402 
=============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                 Required           
Instance              Reference     Type       Pin     Net                     Time         Slack 
                      Clock                                                                       
--------------------------------------------------------------------------------------------------
blink_counter[25]     top|CLK       SB_DFF     D       blink_counter_s[25]     7.769        -1.398
blink_counter[24]     top|CLK       SB_DFF     D       blink_counter_s[24]     7.769        -1.198
blink_counter[23]     top|CLK       SB_DFF     D       blink_counter_s[23]     7.769        -0.998
blink_counter[22]     top|CLK       SB_DFF     D       blink_counter_s[22]     7.769        -0.798
blink_counter[21]     top|CLK       SB_DFF     D       blink_counter_s[21]     7.769        -0.598
blink_counter[20]     top|CLK       SB_DFF     D       blink_counter_s[20]     7.769        -0.398
blink_counter[19]     top|CLK       SB_DFF     D       blink_counter_s[19]     7.769        -0.198
blink_counter[18]     top|CLK       SB_DFF     D       blink_counter_s[18]     7.769        0.002 
blink_counter[17]     top|CLK       SB_DFF     D       blink_counter_s[17]     7.769        0.202 
blink_counter[16]     top|CLK       SB_DFF     D       blink_counter_s[16]     7.769        0.402 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.398

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.661       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           2         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           2         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.386     -           2         
blink_counter_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[23]         Net          -        -       1.507     -           1         
blink_counter[23]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        25 uses
SB_DFF          26 uses
SB_LUT4         29 uses

I/O ports: 27
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:20:32 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:21:06 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:21:06 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:21:06 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:21:06 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:21:07 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:21:07 2019

multi_srs_gen completed
# Sat Aug 24 12:21:07 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:21:07 2019

premap completed with warnings
# Sat Aug 24 12:21:07 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:21:07 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:21:07 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:21:08 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:21:06 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000100000
	LFSR_POLY=32'b00000100110000010001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000001000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_32s_79764919_GALOIS_0s_1s_8s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input LATCH_INPUT_VALUE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input CLOCK_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input INPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_CLK on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input OUTPUT_ENABLE on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_1 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":58:4:58:14|Input D_OUT_0 on instance hall1_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input LATCH_INPUT_VALUE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input CLOCK_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input INPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_CLK on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input OUTPUT_ENABLE on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_1 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:4:66:14|Input D_OUT_0 on instance hall2_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input LATCH_INPUT_VALUE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input CLOCK_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input INPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_CLK on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input OUTPUT_ENABLE on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_1 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":74:4:74:14|Input D_OUT_0 on instance hall3_input is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:40:136:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:41:164:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:76:164:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:41:227:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:76:227:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":87:20:87:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":160:6:160:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":223:6:223:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":227:11:227:22|Removing instance crc_check_tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":164:11:164:22|Removing instance crc_check_rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:7:136:19|Removing instance quad_counter0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":89:2:89:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":167:2:167:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":232:2:232:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":165:10:165:11|Removing instance rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":228:10:228:11|Removing instance tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":12:8:12:12|Inout PIN_7 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":13:8:13:12|Inout PIN_8 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:13|Inout PIN_10 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":17:8:17:13|Inout PIN_12 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:21:06 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:21:06 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:21:06 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:21:07 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:21:07 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     254.8 MHz     3.924         inferred     Autoconstr_clkgroup_0     26   
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found inferred clock top|CLK which controls 26 sequential elements including blink_counter[25:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:21:07 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:21:08 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.65ns		  28 /        26
   2		0h:00m:00s		    -1.65ns		  28 /        26

   3		0h:00m:00s		    -1.65ns		  28 /        26


   4		0h:00m:00s		    -1.65ns		  28 /        26
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 135MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.92ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:21:08 2019
#


Top view:               top
Requested Frequency:    126.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.398

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            126.2 MHz     107.3 MHz     7.924         9.322         -1.398     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.924       -1.398  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                              Arrival           
Instance             Reference     Type       Pin     Net                  Time        Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
blink_counter[0]     top|CLK       SB_DFF     Q       blink_counter[0]     0.796       -1.398
blink_counter[1]     top|CLK       SB_DFF     Q       blink_counter[1]     0.796       -1.198
blink_counter[2]     top|CLK       SB_DFF     Q       blink_counter[2]     0.796       -0.998
blink_counter[3]     top|CLK       SB_DFF     Q       blink_counter[3]     0.796       -0.798
blink_counter[4]     top|CLK       SB_DFF     Q       blink_counter[4]     0.796       -0.598
blink_counter[5]     top|CLK       SB_DFF     Q       blink_counter[5]     0.796       -0.398
blink_counter[6]     top|CLK       SB_DFF     Q       blink_counter[6]     0.796       -0.198
blink_counter[7]     top|CLK       SB_DFF     Q       blink_counter[7]     0.796       0.002 
blink_counter[8]     top|CLK       SB_DFF     Q       blink_counter[8]     0.796       0.202 
blink_counter[9]     top|CLK       SB_DFF     Q       blink_counter[9]     0.796       0.402 
=============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                 Required           
Instance              Reference     Type       Pin     Net                     Time         Slack 
                      Clock                                                                       
--------------------------------------------------------------------------------------------------
blink_counter[25]     top|CLK       SB_DFF     D       blink_counter_s[25]     7.769        -1.398
blink_counter[24]     top|CLK       SB_DFF     D       blink_counter_s[24]     7.769        -1.198
blink_counter[23]     top|CLK       SB_DFF     D       blink_counter_s[23]     7.769        -0.998
blink_counter[22]     top|CLK       SB_DFF     D       blink_counter_s[22]     7.769        -0.798
blink_counter[21]     top|CLK       SB_DFF     D       blink_counter_s[21]     7.769        -0.598
blink_counter[20]     top|CLK       SB_DFF     D       blink_counter_s[20]     7.769        -0.398
blink_counter[19]     top|CLK       SB_DFF     D       blink_counter_s[19]     7.769        -0.198
blink_counter[18]     top|CLK       SB_DFF     D       blink_counter_s[18]     7.769        0.002 
blink_counter[17]     top|CLK       SB_DFF     D       blink_counter_s[17]     7.769        0.202 
blink_counter[16]     top|CLK       SB_DFF     D       blink_counter_s[16]     7.769        0.402 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.398

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.661       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           2         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           2         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.386     -           2         
blink_counter_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[23]         Net          -        -       1.507     -           1         
blink_counter[23]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        25 uses
SB_DFF          26 uses
SB_LUT4         29 uses

I/O ports: 27
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:21:08 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_13 doesn't exists in the package CM81. ignoring the set_io command on line 51 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_24 doesn't exists in the package CM81. ignoring the set_io command on line 63 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 85 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
parse file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top...

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
Warning: dangling IO hall3_input
Warning: dangling IO hall2_input
Warning: dangling IO hall1_input
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.4 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 124.24 MHz | Target: 16.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 126.26 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Warning: dangling IO hall3_input
Warning: dangling IO hall2_input
Warning: dangling IO hall1_input
Total HPWL cost is 26
Warning: cannot find the IO pin Input/Output direction for hall1_input (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for hall2_input (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for hall3_input (ICE_IO)
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Warning: dangling IO hall3_input
Warning: dangling IO hall2_input
Warning: dangling IO hall1_input
Total HPWL cost is 26
Warning: cannot find the IO pin Input/Output direction for hall1_input (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for hall2_input (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for hall3_input (ICE_IO)
used logic cells: 29
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc
Warning: cannot find the IO pin Input/Output direction for hall1_input (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for hall2_input (ICE_IO)
Warning: cannot find the IO pin Input/Output direction for hall3_input (ICE_IO)
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 56 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           323664K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/top_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/top_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 0 seconds
running timertimer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
Unrecognizable name top
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:23:09 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:23:09 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:23:09 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:23:09 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:23:10 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:23:10 2019

multi_srs_gen completed
# Sat Aug 24 12:23:11 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:23:11 2019

premap completed with warnings
# Sat Aug 24 12:23:11 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:23:11 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:23:11 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:23:12 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:23:09 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v changed - recompiling
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000100000
	LFSR_POLY=32'b00000100110000010001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000001000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_32s_79764919_GALOIS_0s_1s_8s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:40:115:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":143:41:143:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":143:76:143:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":206:41:206:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":206:76:206:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":139:6:139:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":202:6:202:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":206:11:206:22|Removing instance crc_check_tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":143:11:143:22|Removing instance crc_check_rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:7:115:19|Removing instance quad_counter0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":144:10:144:11|Removing instance rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Removing instance tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":12:8:12:12|Inout PIN_7 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":13:8:13:12|Inout PIN_8 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:13|Inout PIN_10 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":17:8:17:13|Inout PIN_12 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 86MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:23:09 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:23:09 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:23:09 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:23:11 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:23:11 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     254.8 MHz     3.924         inferred     Autoconstr_clkgroup_0     26   
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found inferred clock top|CLK which controls 26 sequential elements including blink_counter[25:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:23:11 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:23:11 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.65ns		  28 /        26
   2		0h:00m:00s		    -1.65ns		  28 /        26

   3		0h:00m:00s		    -1.65ns		  28 /        26


   4		0h:00m:00s		    -1.65ns		  28 /        26
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 135MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.92ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:23:12 2019
#


Top view:               top
Requested Frequency:    126.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.398

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            126.2 MHz     107.3 MHz     7.924         9.322         -1.398     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.924       -1.398  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                              Arrival           
Instance             Reference     Type       Pin     Net                  Time        Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
blink_counter[0]     top|CLK       SB_DFF     Q       blink_counter[0]     0.796       -1.398
blink_counter[1]     top|CLK       SB_DFF     Q       blink_counter[1]     0.796       -1.198
blink_counter[2]     top|CLK       SB_DFF     Q       blink_counter[2]     0.796       -0.998
blink_counter[3]     top|CLK       SB_DFF     Q       blink_counter[3]     0.796       -0.798
blink_counter[4]     top|CLK       SB_DFF     Q       blink_counter[4]     0.796       -0.598
blink_counter[5]     top|CLK       SB_DFF     Q       blink_counter[5]     0.796       -0.398
blink_counter[6]     top|CLK       SB_DFF     Q       blink_counter[6]     0.796       -0.198
blink_counter[7]     top|CLK       SB_DFF     Q       blink_counter[7]     0.796       0.002 
blink_counter[8]     top|CLK       SB_DFF     Q       blink_counter[8]     0.796       0.202 
blink_counter[9]     top|CLK       SB_DFF     Q       blink_counter[9]     0.796       0.402 
=============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                 Required           
Instance              Reference     Type       Pin     Net                     Time         Slack 
                      Clock                                                                       
--------------------------------------------------------------------------------------------------
blink_counter[25]     top|CLK       SB_DFF     D       blink_counter_s[25]     7.769        -1.398
blink_counter[24]     top|CLK       SB_DFF     D       blink_counter_s[24]     7.769        -1.198
blink_counter[23]     top|CLK       SB_DFF     D       blink_counter_s[23]     7.769        -0.998
blink_counter[22]     top|CLK       SB_DFF     D       blink_counter_s[22]     7.769        -0.798
blink_counter[21]     top|CLK       SB_DFF     D       blink_counter_s[21]     7.769        -0.598
blink_counter[20]     top|CLK       SB_DFF     D       blink_counter_s[20]     7.769        -0.398
blink_counter[19]     top|CLK       SB_DFF     D       blink_counter_s[19]     7.769        -0.198
blink_counter[18]     top|CLK       SB_DFF     D       blink_counter_s[18]     7.769        0.002 
blink_counter[17]     top|CLK       SB_DFF     D       blink_counter_s[17]     7.769        0.202 
blink_counter[16]     top|CLK       SB_DFF     D       blink_counter_s[16]     7.769        0.402 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.398

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.661       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           2         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           2         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.386     -           2         
blink_counter_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[23]         Net          -        -       1.507     -           1         
blink_counter[23]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        25 uses
SB_DFF          26 uses
SB_LUT4         29 uses

I/O ports: 27
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:23:12 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
Warning: pin PIN_1 doesn't exists in the package CM81. ignoring the set_io command on line 39 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_2 doesn't exists in the package CM81. ignoring the set_io command on line 40 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_3 doesn't exists in the package CM81. ignoring the set_io command on line 41 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_4 doesn't exists in the package CM81. ignoring the set_io command on line 42 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_5 doesn't exists in the package CM81. ignoring the set_io command on line 43 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_6 doesn't exists in the package CM81. ignoring the set_io command on line 44 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_7 doesn't exists in the package CM81. ignoring the set_io command on line 45 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_8 doesn't exists in the package CM81. ignoring the set_io command on line 46 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_9 doesn't exists in the package CM81. ignoring the set_io command on line 47 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_10 doesn't exists in the package CM81. ignoring the set_io command on line 48 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_11 doesn't exists in the package CM81. ignoring the set_io command on line 49 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_12 doesn't exists in the package CM81. ignoring the set_io command on line 50 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_13 doesn't exists in the package CM81. ignoring the set_io command on line 51 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_14 doesn't exists in the package CM81. ignoring the set_io command on line 53 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_15 doesn't exists in the package CM81. ignoring the set_io command on line 54 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_16 doesn't exists in the package CM81. ignoring the set_io command on line 55 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_17 doesn't exists in the package CM81. ignoring the set_io command on line 56 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_18 doesn't exists in the package CM81. ignoring the set_io command on line 57 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_19 doesn't exists in the package CM81. ignoring the set_io command on line 58 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_20 doesn't exists in the package CM81. ignoring the set_io command on line 59 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_21 doesn't exists in the package CM81. ignoring the set_io command on line 60 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_22 doesn't exists in the package CM81. ignoring the set_io command on line 61 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_23 doesn't exists in the package CM81. ignoring the set_io command on line 62 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_24 doesn't exists in the package CM81. ignoring the set_io command on line 63 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_SS doesn't exists in the package CM81. ignoring the set_io command on line 65 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exists in the package CM81. ignoring the set_io command on line 66 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exists in the package CM81. ignoring the set_io command on line 67 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exists in the package CM81. ignoring the set_io command on line 68 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO2 doesn't exists in the package CM81. ignoring the set_io command on line 69 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exists in the package CM81. ignoring the set_io command on line 70 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_25 doesn't exists in the package CM81. ignoring the set_io command on line 72 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_26 doesn't exists in the package CM81. ignoring the set_io command on line 73 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_27 doesn't exists in the package CM81. ignoring the set_io command on line 74 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_28 doesn't exists in the package CM81. ignoring the set_io command on line 75 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_29 doesn't exists in the package CM81. ignoring the set_io command on line 76 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_30 doesn't exists in the package CM81. ignoring the set_io command on line 77 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_31 doesn't exists in the package CM81. ignoring the set_io command on line 78 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin LED doesn't exists in the package CM81. ignoring the set_io command on line 80 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBP doesn't exists in the package CM81. ignoring the set_io command on line 82 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBN doesn't exists in the package CM81. ignoring the set_io command on line 83 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBPU doesn't exists in the package CM81. ignoring the set_io command on line 84 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin CLK doesn't exists in the package CM81. ignoring the set_io command on line 85 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
parse file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top...

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.4 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 124.24 MHz | Target: 16.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 126.26 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 26
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 26
used logic cells: 29
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 56 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           323644K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/top_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/top_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
running timertimer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 56 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 0
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           323644K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/top_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/top_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
running timertimer succeed.
timer succeeded.
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:27:29 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:27:29 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:27:29 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:27:29 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:27:31 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:27:31 2019

multi_srs_gen completed
# Sat Aug 24 12:27:31 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:27:31 2019

premap completed with warnings
# Sat Aug 24 12:27:31 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:27:31 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:27:31 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:27:32 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:27:29 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000100000
	LFSR_POLY=32'b00000100110000010001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000001000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_32s_79764919_GALOIS_0s_1s_8s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:40:115:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":143:41:143:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":143:76:143:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":206:41:206:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":206:76:206:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":139:6:139:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":202:6:202:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":206:11:206:22|Removing instance crc_check_tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":143:11:143:22|Removing instance crc_check_rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:7:115:19|Removing instance quad_counter0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":144:10:144:11|Removing instance rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Removing instance tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":12:8:12:12|Inout PIN_7 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":13:8:13:12|Inout PIN_8 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:13|Inout PIN_10 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":17:8:17:13|Inout PIN_12 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:27:30 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:27:30 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:27:30 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:27:31 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:27:31 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     254.8 MHz     3.924         inferred     Autoconstr_clkgroup_0     26   
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found inferred clock top|CLK which controls 26 sequential elements including blink_counter[25:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:27:31 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:27:31 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.65ns		  28 /        26
   2		0h:00m:00s		    -1.65ns		  28 /        26

   3		0h:00m:00s		    -1.65ns		  28 /        26


   4		0h:00m:00s		    -1.65ns		  28 /        26
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 135MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|CLK with period 7.92ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:27:32 2019
#


Top view:               top
Requested Frequency:    126.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.398

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            126.2 MHz     107.3 MHz     7.924         9.322         -1.398     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.924       -1.398  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                              Arrival           
Instance             Reference     Type       Pin     Net                  Time        Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
blink_counter[0]     top|CLK       SB_DFF     Q       blink_counter[0]     0.796       -1.398
blink_counter[1]     top|CLK       SB_DFF     Q       blink_counter[1]     0.796       -1.198
blink_counter[2]     top|CLK       SB_DFF     Q       blink_counter[2]     0.796       -0.998
blink_counter[3]     top|CLK       SB_DFF     Q       blink_counter[3]     0.796       -0.798
blink_counter[4]     top|CLK       SB_DFF     Q       blink_counter[4]     0.796       -0.598
blink_counter[5]     top|CLK       SB_DFF     Q       blink_counter[5]     0.796       -0.398
blink_counter[6]     top|CLK       SB_DFF     Q       blink_counter[6]     0.796       -0.198
blink_counter[7]     top|CLK       SB_DFF     Q       blink_counter[7]     0.796       0.002 
blink_counter[8]     top|CLK       SB_DFF     Q       blink_counter[8]     0.796       0.202 
blink_counter[9]     top|CLK       SB_DFF     Q       blink_counter[9]     0.796       0.402 
=============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                 Required           
Instance              Reference     Type       Pin     Net                     Time         Slack 
                      Clock                                                                       
--------------------------------------------------------------------------------------------------
blink_counter[25]     top|CLK       SB_DFF     D       blink_counter_s[25]     7.769        -1.398
blink_counter[24]     top|CLK       SB_DFF     D       blink_counter_s[24]     7.769        -1.198
blink_counter[23]     top|CLK       SB_DFF     D       blink_counter_s[23]     7.769        -0.998
blink_counter[22]     top|CLK       SB_DFF     D       blink_counter_s[22]     7.769        -0.798
blink_counter[21]     top|CLK       SB_DFF     D       blink_counter_s[21]     7.769        -0.598
blink_counter[20]     top|CLK       SB_DFF     D       blink_counter_s[20]     7.769        -0.398
blink_counter[19]     top|CLK       SB_DFF     D       blink_counter_s[19]     7.769        -0.198
blink_counter[18]     top|CLK       SB_DFF     D       blink_counter_s[18]     7.769        0.002 
blink_counter[17]     top|CLK       SB_DFF     D       blink_counter_s[17]     7.769        0.202 
blink_counter[16]     top|CLK       SB_DFF     D       blink_counter_s[16]     7.769        0.402 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.398

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.661       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           2         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           2         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.386     -           2         
blink_counter_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[23]         Net          -        -       1.507     -           1         
blink_counter[23]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        25 uses
SB_DFF          26 uses
SB_LUT4         29 uses

I/O ports: 27
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:27:32 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 3 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
parse file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top...

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_10, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_12, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_13, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	1
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	3
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 0.4 (sec)

Final Design Statistics
    Number of LUTs      	:	29
    Number of DFFs      	:	26
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	10
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	29/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	10/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 124.19 MHz | Target: 16.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 126.26 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 0.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 34
used logic cells: 29
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
running packerpacker succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 34
used logic cells: 29
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 7
I1209: Started routing
I1223: Total Nets : 57 
I1212: Iteration  1 :     2 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
 total           323612K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/top_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/top_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
running timertimer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:PIN_9, when loading IO constraint.
Ignore unconnected port:PIN_8, when loading IO constraint.
Ignore unconnected port:PIN_7, when loading IO constraint.
Ignore unconnected port:PIN_6, when loading IO constraint.
Ignore unconnected port:PIN_5, when loading IO constraint.
Ignore unconnected port:PIN_4, when loading IO constraint.
Ignore unconnected port:PIN_21, when loading IO constraint.
Ignore unconnected port:PIN_20, when loading IO constraint.
Ignore unconnected port:PIN_19, when loading IO constraint.
Ignore unconnected port:PIN_18, when loading IO constraint.
Ignore unconnected port:PIN_17, when loading IO constraint.
Ignore unconnected port:PIN_16, when loading IO constraint.
Ignore unconnected port:PIN_15, when loading IO constraint.
Ignore unconnected port:PIN_14, when loading IO constraint.
Ignore unconnected port:PIN_13, when loading IO constraint.
Ignore unconnected port:PIN_12, when loading IO constraint.
Ignore unconnected port:PIN_10, when loading IO constraint.
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:29:52 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:29:52 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:29:52 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:29:52 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 12:29:52 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:29:52 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v changed - recompiling
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000100000
	LFSR_POLY=32'b00000100110000010001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000000001000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_32s_79764919_GALOIS_0s_1s_8s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:40:115:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":143:41:143:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":143:76:143:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":206:41:206:57|Port-width mismatch for port data_in. The port definition is 8 bits, but the actual port connection bit width is 128. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":206:76:206:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":139:6:139:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":202:6:202:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[7] is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@E: CL172 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":127:12:127:16|Only one always block can assign a given variable state[7:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:29:52 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:29:52 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:31:44 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:31:44 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:31:44 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:31:44 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 12:31:50 2019

Return Code: 2
Run Time:00h:00m:06s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:31:44 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@W: CS142 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:31:3:35|Range of port count in port declaration and body are different.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000100000
	LFSR_POLY=32'b00000100110000010001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_32s_79764919_GALOIS_0s_1s_128s_AUTO_LOOP_Z1

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:40:115:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":143:76:143:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":206:76:206:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":139:6:139:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":202:6:202:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[7] is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@E: CL172 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":127:12:127:16|Only one always block can assign a given variable state[7:0]
Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Sat Aug 24 12:31:50 2019

###########################################################]
@END
Process took 0h:00m:06s realtime, 0h:00m:06s cputime
# Sat Aug 24 12:31:50 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 8 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:31:57 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:31:57 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:31:57 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:31:57 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 12:32:02 2019

Return Code: 2
Run Time:00h:00m:05s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:31:57 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@W: CS142 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:31:3:35|Range of port count in port declaration and body are different.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000100000
	LFSR_POLY=32'b00000100110000010001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_32s_79764919_GALOIS_0s_1s_128s_AUTO_LOOP_Z1

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:40:115:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":143:76:143:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":206:76:206:81|Port-width mismatch for port crc_out. The port definition is 32 bits, but the actual port connection bit width is 16. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":139:6:139:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":202:6:202:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[7] is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@E: CL172 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":127:12:127:16|Only one always block can assign a given variable state[7:0]
Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sat Aug 24 12:32:02 2019

###########################################################]
@END
Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sat Aug 24 12:32:02 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:33:10 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:33:10 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:33:10 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:33:10 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 12:33:15 2019

Return Code: 2
Run Time:00h:00m:05s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:33:10 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@W: CS142 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:31:3:35|Range of port count in port declaration and body are different.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:40:115:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":139:6:139:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":202:6:202:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[7] is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@E: CL172 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":127:12:127:16|Only one always block can assign a given variable state[7:0]
Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Sat Aug 24 12:33:15 2019

###########################################################]
@END
Process took 0h:00m:04s realtime, 0h:00m:04s cputime
# Sat Aug 24 12:33:15 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:34:43 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:34:43 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:34:43 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:34:43 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:34:50 2019

Return Code: 0
Run Time:00h:00m:07s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:34:50 2019

multi_srs_gen completed
# Sat Aug 24 12:34:50 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:34:50 2019

premap completed with warnings
# Sat Aug 24 12:34:50 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:34:50 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:34:51 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:34:51 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:34:43 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":246:23:246:33|Ignoring property syn_noprune
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@W: CS142 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:31:3:35|Range of port count in port declaration and body are different.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:40:115:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":139:6:139:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":202:6:202:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":206:11:206:22|Removing instance crc_check_tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":143:11:143:22|Removing instance crc_check_rx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:7:115:19|Removing instance quad_counter0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Removing instance tx because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":12:8:12:12|Inout PIN_7 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":13:8:13:12|Inout PIN_8 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:13|Inout PIN_10 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 110MB peak: 226MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sat Aug 24 12:34:49 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:34:49 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sat Aug 24 12:34:49 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:34:50 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:34:50 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     144.2 MHz     6.935         inferred     Autoconstr_clkgroup_0     51   
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Found inferred clock top|CLK which controls 51 sequential elements including rx.r_Clock_Count[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:34:50 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:34:51 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_DV (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[0] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|Removing sequential instance rx.r_Rx_Data_R (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|Boundary register rx.r_Rx_Data_R (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|Removing sequential instance rx.r_Rx_Data (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_SM_Main[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_SM_Main[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_SM_Main[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Bit_Index[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Bit_Index[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Bit_Index[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.65ns		  28 /        26
   2		0h:00m:00s		    -1.65ns		  28 /        26

   3		0h:00m:00s		    -1.65ns		  28 /        26


   4		0h:00m:00s		    -1.65ns		  28 /        26
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 135MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock top|CLK with period 7.92ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:34:51 2019
#


Top view:               top
Requested Frequency:    126.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.398

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            126.2 MHz     107.3 MHz     7.924         9.322         -1.398     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.924       -1.398  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                              Arrival           
Instance             Reference     Type       Pin     Net                  Time        Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
blink_counter[0]     top|CLK       SB_DFF     Q       blink_counter[0]     0.796       -1.398
blink_counter[1]     top|CLK       SB_DFF     Q       blink_counter[1]     0.796       -1.198
blink_counter[2]     top|CLK       SB_DFF     Q       blink_counter[2]     0.796       -0.998
blink_counter[3]     top|CLK       SB_DFF     Q       blink_counter[3]     0.796       -0.798
blink_counter[4]     top|CLK       SB_DFF     Q       blink_counter[4]     0.796       -0.598
blink_counter[5]     top|CLK       SB_DFF     Q       blink_counter[5]     0.796       -0.398
blink_counter[6]     top|CLK       SB_DFF     Q       blink_counter[6]     0.796       -0.198
blink_counter[7]     top|CLK       SB_DFF     Q       blink_counter[7]     0.796       0.002 
blink_counter[8]     top|CLK       SB_DFF     Q       blink_counter[8]     0.796       0.202 
blink_counter[9]     top|CLK       SB_DFF     Q       blink_counter[9]     0.796       0.402 
=============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                 Required           
Instance              Reference     Type       Pin     Net                     Time         Slack 
                      Clock                                                                       
--------------------------------------------------------------------------------------------------
blink_counter[25]     top|CLK       SB_DFF     D       blink_counter_s[25]     7.769        -1.398
blink_counter[24]     top|CLK       SB_DFF     D       blink_counter_s[24]     7.769        -1.198
blink_counter[23]     top|CLK       SB_DFF     D       blink_counter_s[23]     7.769        -0.998
blink_counter[22]     top|CLK       SB_DFF     D       blink_counter_s[22]     7.769        -0.798
blink_counter[21]     top|CLK       SB_DFF     D       blink_counter_s[21]     7.769        -0.598
blink_counter[20]     top|CLK       SB_DFF     D       blink_counter_s[20]     7.769        -0.398
blink_counter[19]     top|CLK       SB_DFF     D       blink_counter_s[19]     7.769        -0.198
blink_counter[18]     top|CLK       SB_DFF     D       blink_counter_s[18]     7.769        0.002 
blink_counter[17]     top|CLK       SB_DFF     D       blink_counter_s[17]     7.769        0.202 
blink_counter[16]     top|CLK       SB_DFF     D       blink_counter_s[16]     7.769        0.402 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.398

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.661       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           2         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           2         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.386     -           2         
blink_counter_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[23]         Net          -        -       1.507     -           1         
blink_counter[23]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        25 uses
SB_DFF          26 uses
SB_LUT4         29 uses

I/O ports: 27
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:34:51 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:38:31 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:38:31 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:38:31 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:38:31 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 12:38:37 2019

Return Code: 2
Run Time:00h:00m:06s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:38:31 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v changed - recompiling
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@W: CS142 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:31:3:35|Range of port count in port declaration and body are different.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:40:115:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":139:6:139:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":202:6:202:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:7:115:19|Removing instance quad_counter0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[7] is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@E: CL172 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":127:12:127:16|Only one always block can assign a given variable state[7:0]
Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sat Aug 24 12:38:37 2019

###########################################################]
@END
Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sat Aug 24 12:38:37 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:39:34 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:39:34 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:39:34 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:39:34 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 12:39:40 2019

Return Code: 2
Run Time:00h:00m:06s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:39:34 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@W: CS142 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:31:3:35|Range of port count in port declaration and body are different.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CS263 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:40:115:56|Port-width mismatch for port count. The port definition is 8 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":139:6:139:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":202:6:202:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:7:115:19|Removing instance quad_counter0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[7] is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@E: CL172 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":127:12:127:16|Only one always block can assign a given variable state[7:0]
Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sat Aug 24 12:39:39 2019

###########################################################]
@END
Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sat Aug 24 12:39:40 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:41:51 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:41:51 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:41:51 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:41:51 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 12:41:57 2019

Return Code: 2
Run Time:00h:00m:06s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:41:51 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":139:6:139:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":202:6:202:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL168 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":115:7:115:19|Removing instance quad_counter0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[7] is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@E: CL172 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":127:12:127:16|Only one always block can assign a given variable state[7:0]
Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sat Aug 24 12:41:57 2019

###########################################################]
@END
Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sat Aug 24 12:41:57 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:42:32 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:42:32 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:42:32 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:42:32 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 12:42:37 2019

Return Code: 2
Run Time:00h:00m:05s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:42:32 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":139:6:139:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":202:6:202:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Register bit tx_byte_counter[7] is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":207:10:207:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:2:211:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:2:146:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@E: CL172 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":127:12:127:16|Only one always block can assign a given variable state[7:0]
Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sat Aug 24 12:42:37 2019

###########################################################]
@END
Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sat Aug 24 12:42:37 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 6 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:52:55 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:52:55 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:52:55 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:52:55 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:53:01 2019

Return Code: 0
Run Time:00h:00m:06s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:53:01 2019

multi_srs_gen completed
# Sat Aug 24 12:53:01 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:53:01 2019

premap completed with warnings
# Sat Aug 24 12:53:01 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:53:01 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:53:01 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:53:02 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:52:55 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[7] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning register bits 7 to 5 of tx_byte_counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Trying to extract state machine for register state.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Trying to extract state machine for register state.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Register bit state[1] is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Register bit rx_crc_calculate is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|*Unassigned bits of rx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|*Unassigned bits of tx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":195:34:195:50|*Input tx_data_container[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[0][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[1][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[2][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[3][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[4][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[5][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[6][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[7][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[8][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[9][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[10][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[11][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[12][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[13][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[14][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[15][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:13|Inout PIN_10 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 110MB peak: 226MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Sat Aug 24 12:52:59 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:52:59 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Sat Aug 24 12:52:59 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:53:01 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:53:01 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_15_[7:0] because it is equivalent to instance rx_data_frame_14_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_14_[7:0] because it is equivalent to instance rx_data_frame_13_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_13_[7:0] because it is equivalent to instance rx_data_frame_12_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_12_[7:0] because it is equivalent to instance rx_data_frame_11_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_11_[7:0] because it is equivalent to instance rx_data_frame_10_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_9_[7:0] because it is equivalent to instance rx_data_frame_10_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_8_[7:0] because it is equivalent to instance rx_data_frame_10_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_7_[7:0] because it is equivalent to instance rx_data_frame_10_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_6_[7:0] because it is equivalent to instance rx_data_frame_10_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_5_[7:0] because it is equivalent to instance rx_data_frame_10_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_1(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_0(verilog) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance output_reg[15:0] (in view: work.lfsr_crc_1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_0(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_1(verilog) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_0_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     144.2 MHz     6.935         inferred     Autoconstr_clkgroup_0     132  
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Found inferred clock top|CLK which controls 132 sequential elements including quad_counter0.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:53:01 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:53:01 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_crc_calculate (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_tx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Removing sequential instance quad_counter0.count[31:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":11:2:11:7|Removing sequential instance quad_counter0.quadB_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":10:2:10:7|Removing sequential instance quad_counter0.quadA_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Clock_Count[6:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Active is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Found counter in view:work.top(verilog) instance tx_byte_counter[4:0] 
@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[7] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_DV (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.o_Tx_Serial (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_tansmit (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_SM_Main[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_SM_Main[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_SM_Main[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Active (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Done (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Bit_Index[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Bit_Index[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Bit_Index[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|Removing sequential instance rx.r_Rx_Data_R (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|Boundary register rx.r_Rx_Data_R (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|Removing sequential instance rx.r_Rx_Data (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_SM_Main[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_SM_Main[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_SM_Main[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Bit_Index[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Bit_Index[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Bit_Index[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.65ns		  28 /        26
   2		0h:00m:00s		    -1.65ns		  28 /        26

   3		0h:00m:00s		    -1.65ns		  28 /        26


   4		0h:00m:00s		    -1.65ns		  28 /        26
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock top|CLK with period 7.92ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:53:02 2019
#


Top view:               top
Requested Frequency:    126.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.398

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            126.2 MHz     107.3 MHz     7.924         9.322         -1.398     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.924       -1.398  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                              Arrival           
Instance             Reference     Type       Pin     Net                  Time        Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
blink_counter[0]     top|CLK       SB_DFF     Q       blink_counter[0]     0.796       -1.398
blink_counter[1]     top|CLK       SB_DFF     Q       blink_counter[1]     0.796       -1.198
blink_counter[2]     top|CLK       SB_DFF     Q       blink_counter[2]     0.796       -0.998
blink_counter[3]     top|CLK       SB_DFF     Q       blink_counter[3]     0.796       -0.798
blink_counter[4]     top|CLK       SB_DFF     Q       blink_counter[4]     0.796       -0.598
blink_counter[5]     top|CLK       SB_DFF     Q       blink_counter[5]     0.796       -0.398
blink_counter[6]     top|CLK       SB_DFF     Q       blink_counter[6]     0.796       -0.198
blink_counter[7]     top|CLK       SB_DFF     Q       blink_counter[7]     0.796       0.002 
blink_counter[8]     top|CLK       SB_DFF     Q       blink_counter[8]     0.796       0.202 
blink_counter[9]     top|CLK       SB_DFF     Q       blink_counter[9]     0.796       0.402 
=============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                 Required           
Instance              Reference     Type       Pin     Net                     Time         Slack 
                      Clock                                                                       
--------------------------------------------------------------------------------------------------
blink_counter[25]     top|CLK       SB_DFF     D       blink_counter_s[25]     7.769        -1.398
blink_counter[24]     top|CLK       SB_DFF     D       blink_counter_s[24]     7.769        -1.198
blink_counter[23]     top|CLK       SB_DFF     D       blink_counter_s[23]     7.769        -0.998
blink_counter[22]     top|CLK       SB_DFF     D       blink_counter_s[22]     7.769        -0.798
blink_counter[21]     top|CLK       SB_DFF     D       blink_counter_s[21]     7.769        -0.598
blink_counter[20]     top|CLK       SB_DFF     D       blink_counter_s[20]     7.769        -0.398
blink_counter[19]     top|CLK       SB_DFF     D       blink_counter_s[19]     7.769        -0.198
blink_counter[18]     top|CLK       SB_DFF     D       blink_counter_s[18]     7.769        0.002 
blink_counter[17]     top|CLK       SB_DFF     D       blink_counter_s[17]     7.769        0.202 
blink_counter[16]     top|CLK       SB_DFF     D       blink_counter_s[16]     7.769        0.402 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.398

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.661       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           2         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           2         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.386     -           2         
blink_counter_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[23]         Net          -        -       1.507     -           1         
blink_counter[23]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        25 uses
SB_DFF          26 uses
SB_LUT4         29 uses

I/O ports: 27
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:53:02 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:56:12 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:56:12 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:56:12 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:56:12 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:56:18 2019

Return Code: 0
Run Time:00h:00m:06s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:56:18 2019

multi_srs_gen completed
# Sat Aug 24 12:56:18 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:56:18 2019

premap completed with warnings
# Sat Aug 24 12:56:18 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:56:18 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:56:18 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:56:19 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:56:12 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v changed - recompiling
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[7] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning register bits 7 to 5 of tx_byte_counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Trying to extract state machine for register state.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Trying to extract state machine for register state.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Register bit state[1] is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Register bit rx_crc_calculate is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[4:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|*Unassigned bits of rx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|*Unassigned bits of tx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":195:34:195:50|*Input tx_data_container[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[0][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[1][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[2][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[3][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[4][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[5][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[6][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[7][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[8][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[9][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[10][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[11][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[12][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[13][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[14][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[15][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:13|Inout PIN_10 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 110MB peak: 226MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Sat Aug 24 12:56:16 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:56:16 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Sat Aug 24 12:56:16 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:56:18 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:56:18 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_15_[7:0] because it is equivalent to instance rx_data_frame_14_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_14_[7:0] because it is equivalent to instance rx_data_frame_13_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_13_[7:0] because it is equivalent to instance rx_data_frame_12_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_12_[7:0] because it is equivalent to instance rx_data_frame_11_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_11_[7:0] because it is equivalent to instance rx_data_frame_10_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_9_[7:0] because it is equivalent to instance rx_data_frame_10_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_8_[7:0] because it is equivalent to instance rx_data_frame_10_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_7_[7:0] because it is equivalent to instance rx_data_frame_10_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_6_[7:0] because it is equivalent to instance rx_data_frame_10_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_5_[7:0] because it is equivalent to instance rx_data_frame_10_[7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_1(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_0(verilog) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance output_reg[15:0] (in view: work.lfsr_crc_1(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_0(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_1(verilog) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_0_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     144.2 MHz     6.935         inferred     Autoconstr_clkgroup_0     140  
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Found inferred clock top|CLK which controls 140 sequential elements including quad_counter0.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:56:18 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:56:18 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_crc_calculate (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_tx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Removing sequential instance quad_counter0.count[31:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":11:2:11:7|Removing sequential instance quad_counter0.quadB_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":10:2:10:7|Removing sequential instance quad_counter0.quadA_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Clock_Count[6:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Data[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Found counter in view:work.top(verilog) instance tx_byte_counter[4:0] 
@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[4] (in view: work.top(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_DV (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.o_Tx_Serial (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[2] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_tansmit (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance state[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_SM_Main[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_SM_Main[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_SM_Main[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Clock_Count[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Active (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Done (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Bit_Index[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Bit_Index[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Bit_Index[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|Removing sequential instance rx.r_Rx_Data_R (in view: work.top(verilog)) because it does not drive other instances.
@A: BN291 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|Boundary register rx.r_Rx_Data_R (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|Removing sequential instance rx.r_Rx_Data (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_SM_Main[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_SM_Main[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_SM_Main[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Clock_Count[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Bit_Index[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Bit_Index[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Bit_Index[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.65ns		  28 /        26
   2		0h:00m:00s		    -1.65ns		  28 /        26

   3		0h:00m:00s		    -1.65ns		  28 /        26


   4		0h:00m:00s		    -1.65ns		  28 /        26
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 26 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance  
-----------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               26         blink_counter[10]
=========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 110MB peak: 136MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock top|CLK with period 7.92ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:56:19 2019
#


Top view:               top
Requested Frequency:    126.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.398

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            126.2 MHz     107.3 MHz     7.924         9.322         -1.398     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  7.924       -1.398  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                     Starting                                              Arrival           
Instance             Reference     Type       Pin     Net                  Time        Slack 
                     Clock                                                                   
---------------------------------------------------------------------------------------------
blink_counter[0]     top|CLK       SB_DFF     Q       blink_counter[0]     0.796       -1.398
blink_counter[1]     top|CLK       SB_DFF     Q       blink_counter[1]     0.796       -1.198
blink_counter[2]     top|CLK       SB_DFF     Q       blink_counter[2]     0.796       -0.998
blink_counter[3]     top|CLK       SB_DFF     Q       blink_counter[3]     0.796       -0.798
blink_counter[4]     top|CLK       SB_DFF     Q       blink_counter[4]     0.796       -0.598
blink_counter[5]     top|CLK       SB_DFF     Q       blink_counter[5]     0.796       -0.398
blink_counter[6]     top|CLK       SB_DFF     Q       blink_counter[6]     0.796       -0.198
blink_counter[7]     top|CLK       SB_DFF     Q       blink_counter[7]     0.796       0.002 
blink_counter[8]     top|CLK       SB_DFF     Q       blink_counter[8]     0.796       0.202 
blink_counter[9]     top|CLK       SB_DFF     Q       blink_counter[9]     0.796       0.402 
=============================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                 Required           
Instance              Reference     Type       Pin     Net                     Time         Slack 
                      Clock                                                                       
--------------------------------------------------------------------------------------------------
blink_counter[25]     top|CLK       SB_DFF     D       blink_counter_s[25]     7.769        -1.398
blink_counter[24]     top|CLK       SB_DFF     D       blink_counter_s[24]     7.769        -1.198
blink_counter[23]     top|CLK       SB_DFF     D       blink_counter_s[23]     7.769        -0.998
blink_counter[22]     top|CLK       SB_DFF     D       blink_counter_s[22]     7.769        -0.798
blink_counter[21]     top|CLK       SB_DFF     D       blink_counter_s[21]     7.769        -0.598
blink_counter[20]     top|CLK       SB_DFF     D       blink_counter_s[20]     7.769        -0.398
blink_counter[19]     top|CLK       SB_DFF     D       blink_counter_s[19]     7.769        -0.198
blink_counter[18]     top|CLK       SB_DFF     D       blink_counter_s[18]     7.769        0.002 
blink_counter[17]     top|CLK       SB_DFF     D       blink_counter_s[17]     7.769        0.202 
blink_counter[16]     top|CLK       SB_DFF     D       blink_counter_s[16]     7.769        0.402 
==================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      9.168
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.398

    Number of logic level(s):                26
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.623       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.809       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         7.195       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.661       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         9.168       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.322 is 6.259(67.1%) logic and 3.063(32.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[1] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[1]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[1]            Net          -        -       0.834     -           2         
blink_counter_cry_c[1]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.968
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.198

    Number of logic level(s):                25
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[24] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.423       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.609       -         
blink_counter_cry[23]       Net          -        -       0.386     -           2         
blink_counter_RNO[24]       SB_LUT4      I3       In      -         6.995       -         
blink_counter_RNO[24]       SB_LUT4      O        Out     0.465     7.461       -         
blink_counter_s[24]         Net          -        -       1.507     -           1         
blink_counter[24]           SB_DFF       D        In      -         8.968       -         
==========================================================================================
Total path delay (propagation time + setup) of 9.123 is 6.073(66.6%) logic and 3.049(33.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[2] / Q
    Ending point:                            blink_counter[25] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[2]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[2]            Net          -        -       0.834     -           2         
blink_counter_cry_c[2]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[22]       Net          -        -       0.014     -           2         
blink_counter_cry_c[23]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[23]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[23]       Net          -        -       0.014     -           2         
blink_counter_cry_c[24]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[24]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[24]       Net          -        -       0.386     -           1         
blink_counter_RNO[25]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[25]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[25]         Net          -        -       1.507     -           1         
blink_counter[25]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.924
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.769

    - Propagation time:                      8.768
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.998

    Number of logic level(s):                24
    Starting point:                          blink_counter[0] / Q
    Ending point:                            blink_counter[23] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                           Pin      Pin               Arrival     No. of    
Name                        Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------
blink_counter[0]            SB_DFF       Q        Out     0.796     0.796       -         
blink_counter[0]            Net          -        -       0.834     -           2         
blink_counter_cry_c[0]      SB_CARRY     I0       In      -         1.630       -         
blink_counter_cry_c[0]      SB_CARRY     CO       Out     0.380     2.009       -         
blink_counter_cry[0]        Net          -        -       0.014     -           2         
blink_counter_cry_c[1]      SB_CARRY     CI       In      -         2.023       -         
blink_counter_cry_c[1]      SB_CARRY     CO       Out     0.186     2.209       -         
blink_counter_cry[1]        Net          -        -       0.014     -           2         
blink_counter_cry_c[2]      SB_CARRY     CI       In      -         2.223       -         
blink_counter_cry_c[2]      SB_CARRY     CO       Out     0.186     2.409       -         
blink_counter_cry[2]        Net          -        -       0.014     -           2         
blink_counter_cry_c[3]      SB_CARRY     CI       In      -         2.423       -         
blink_counter_cry_c[3]      SB_CARRY     CO       Out     0.186     2.609       -         
blink_counter_cry[3]        Net          -        -       0.014     -           2         
blink_counter_cry_c[4]      SB_CARRY     CI       In      -         2.623       -         
blink_counter_cry_c[4]      SB_CARRY     CO       Out     0.186     2.809       -         
blink_counter_cry[4]        Net          -        -       0.014     -           2         
blink_counter_cry_c[5]      SB_CARRY     CI       In      -         2.823       -         
blink_counter_cry_c[5]      SB_CARRY     CO       Out     0.186     3.009       -         
blink_counter_cry[5]        Net          -        -       0.014     -           2         
blink_counter_cry_c[6]      SB_CARRY     CI       In      -         3.023       -         
blink_counter_cry_c[6]      SB_CARRY     CO       Out     0.186     3.209       -         
blink_counter_cry[6]        Net          -        -       0.014     -           2         
blink_counter_cry_c[7]      SB_CARRY     CI       In      -         3.223       -         
blink_counter_cry_c[7]      SB_CARRY     CO       Out     0.186     3.409       -         
blink_counter_cry[7]        Net          -        -       0.014     -           2         
blink_counter_cry_c[8]      SB_CARRY     CI       In      -         3.423       -         
blink_counter_cry_c[8]      SB_CARRY     CO       Out     0.186     3.609       -         
blink_counter_cry[8]        Net          -        -       0.014     -           2         
blink_counter_cry_c[9]      SB_CARRY     CI       In      -         3.623       -         
blink_counter_cry_c[9]      SB_CARRY     CO       Out     0.186     3.809       -         
blink_counter_cry[9]        Net          -        -       0.014     -           2         
blink_counter_cry_c[10]     SB_CARRY     CI       In      -         3.823       -         
blink_counter_cry_c[10]     SB_CARRY     CO       Out     0.186     4.009       -         
blink_counter_cry[10]       Net          -        -       0.014     -           2         
blink_counter_cry_c[11]     SB_CARRY     CI       In      -         4.023       -         
blink_counter_cry_c[11]     SB_CARRY     CO       Out     0.186     4.209       -         
blink_counter_cry[11]       Net          -        -       0.014     -           2         
blink_counter_cry_c[12]     SB_CARRY     CI       In      -         4.223       -         
blink_counter_cry_c[12]     SB_CARRY     CO       Out     0.186     4.409       -         
blink_counter_cry[12]       Net          -        -       0.014     -           2         
blink_counter_cry_c[13]     SB_CARRY     CI       In      -         4.423       -         
blink_counter_cry_c[13]     SB_CARRY     CO       Out     0.186     4.609       -         
blink_counter_cry[13]       Net          -        -       0.014     -           2         
blink_counter_cry_c[14]     SB_CARRY     CI       In      -         4.623       -         
blink_counter_cry_c[14]     SB_CARRY     CO       Out     0.186     4.809       -         
blink_counter_cry[14]       Net          -        -       0.014     -           2         
blink_counter_cry_c[15]     SB_CARRY     CI       In      -         4.823       -         
blink_counter_cry_c[15]     SB_CARRY     CO       Out     0.186     5.009       -         
blink_counter_cry[15]       Net          -        -       0.014     -           2         
blink_counter_cry_c[16]     SB_CARRY     CI       In      -         5.023       -         
blink_counter_cry_c[16]     SB_CARRY     CO       Out     0.186     5.209       -         
blink_counter_cry[16]       Net          -        -       0.014     -           2         
blink_counter_cry_c[17]     SB_CARRY     CI       In      -         5.223       -         
blink_counter_cry_c[17]     SB_CARRY     CO       Out     0.186     5.409       -         
blink_counter_cry[17]       Net          -        -       0.014     -           2         
blink_counter_cry_c[18]     SB_CARRY     CI       In      -         5.423       -         
blink_counter_cry_c[18]     SB_CARRY     CO       Out     0.186     5.609       -         
blink_counter_cry[18]       Net          -        -       0.014     -           2         
blink_counter_cry_c[19]     SB_CARRY     CI       In      -         5.623       -         
blink_counter_cry_c[19]     SB_CARRY     CO       Out     0.186     5.809       -         
blink_counter_cry[19]       Net          -        -       0.014     -           2         
blink_counter_cry_c[20]     SB_CARRY     CI       In      -         5.823       -         
blink_counter_cry_c[20]     SB_CARRY     CO       Out     0.186     6.009       -         
blink_counter_cry[20]       Net          -        -       0.014     -           2         
blink_counter_cry_c[21]     SB_CARRY     CI       In      -         6.023       -         
blink_counter_cry_c[21]     SB_CARRY     CO       Out     0.186     6.209       -         
blink_counter_cry[21]       Net          -        -       0.014     -           2         
blink_counter_cry_c[22]     SB_CARRY     CI       In      -         6.223       -         
blink_counter_cry_c[22]     SB_CARRY     CO       Out     0.186     6.409       -         
blink_counter_cry[22]       Net          -        -       0.386     -           2         
blink_counter_RNO[23]       SB_LUT4      I3       In      -         6.795       -         
blink_counter_RNO[23]       SB_LUT4      O        Out     0.465     7.261       -         
blink_counter_s[23]         Net          -        -       1.507     -           1         
blink_counter[23]           SB_DFF       D        In      -         8.768       -         
==========================================================================================
Total path delay (propagation time + setup) of 8.922 is 5.887(66.0%) logic and 3.035(34.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
SB_CARRY        25 uses
SB_DFF          26 uses
SB_LUT4         29 uses

I/O ports: 27
I/O primitives: 10
SB_GB_IO       1 use
SB_IO          9 uses

I/O Register bits:                  0
Register bits not including I/Os:   26 (0%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 29 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 29 = 29 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:56:19 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:57:09 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:57:09 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:57:09 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:57:09 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:57:16 2019

Return Code: 0
Run Time:00h:00m:07s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:57:16 2019

multi_srs_gen completed
# Sat Aug 24 12:57:16 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:57:16 2019

premap completed with warnings
# Sat Aug 24 12:57:17 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:57:17 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:57:17 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:57:18 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:57:09 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v changed - recompiling
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[7] is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|*Unassigned bits of rx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|*Unassigned bits of tx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":195:34:195:50|*Input tx_data_container[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[0][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[1][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[2][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[3][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[4][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[5][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[6][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[7][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[8][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[9][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[10][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[11][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[12][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[13][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[14][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[15][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 110MB peak: 226MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sat Aug 24 12:57:15 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:57:15 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sat Aug 24 12:57:15 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:57:16 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:57:16 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_1(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_0(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_1(verilog) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_0_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_1_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_2_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_3_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_4_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_5_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_6_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_7_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_8_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_9_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_10_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_11_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_12_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_13_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_14_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_15_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     140.9 MHz     7.099         inferred     Autoconstr_clkgroup_0     176  
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Found inferred clock top|CLK which controls 176 sequential elements including quad_counter0.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:57:16 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:57:17 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_crc_calculate (in view: work.top(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_tx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_rx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Removing sequential instance quad_counter0.count[31:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":11:2:11:7|Removing sequential instance quad_counter0.quadB_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":10:2:10:7|Removing sequential instance quad_counter0.quadA_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Clock_Count[6:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Data[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.o_Tx_Serial (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[0] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 145 /        89
   2		0h:00m:00s		    -3.03ns		 143 /        89

   3		0h:00m:00s		    -0.23ns		 283 /        89
   4		0h:00m:01s		    -0.23ns		 286 /        89
   5		0h:00m:01s		    -0.23ns		 287 /        89


   6		0h:00m:01s		    -0.23ns		 282 /        89
   7		0h:00m:01s		    -0.23ns		 283 /        89
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 89 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               89         tx_byte_counter[3]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 144MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

@W: MT420 |Found inferred clock top|CLK with period 10.59ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:57:18 2019
#


Top view:               top
Requested Frequency:    94.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.868

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            94.5 MHz      80.3 MHz      10.587        12.456        -1.868     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  10.587      -1.868  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                Arrival           
Instance                Reference     Type         Pin     Net                  Time        Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     Q       r_Clock_Count[1]     0.796       -1.868
rx.r_Clock_Count[2]     top|CLK       SB_DFFSR     Q       r_Clock_Count[2]     0.796       -1.858
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     Q       r_Clock_Count[3]     0.796       -1.817
rx.r_Clock_Count[4]     top|CLK       SB_DFFSR     Q       r_Clock_Count[4]     0.796       -1.724
tx.r_Clock_Count[1]     top|CLK       SB_DFF       Q       r_Clock_Count[1]     0.796       -0.229
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     Q       r_Clock_Count[0]     0.796       -0.156
tx.r_Clock_Count[2]     top|CLK       SB_DFF       Q       r_Clock_Count[2]     0.796       -0.156
tx.r_Clock_Count[3]     top|CLK       SB_DFF       Q       r_Clock_Count[3]     0.796       -0.125
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     Q       r_Clock_Count[5]     0.796       -0.084
rx.r_Clock_Count[6]     top|CLK       SB_DFFSR     Q       r_Clock_Count[6]     0.796       -0.053
==================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                      Required           
Instance                Reference     Type         Pin     Net                        Time         Slack 
                        Clock                                                                            
---------------------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[3]     10.432       -1.868
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[0]     10.432       -1.724
tx.r_Tx_Done            top|CLK       SB_DFFSR     D       r_Tx_Done_en               10.432       -0.229
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[1]     10.432       -0.156
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[5]     10.432       -0.156
rx.r_Bit_Index[2]       top|CLK       SB_DFFSR     D       r_Bit_Index_5[2]           10.432       -0.022
tx.r_Clock_Count[1]     top|CLK       SB_DFF       D       r_Clock_Count_0            10.432       0.081 
tx.r_Clock_Count[2]     top|CLK       SB_DFF       D       r_Clock_Count_1            10.432       0.081 
tx.r_Clock_Count[4]     top|CLK       SB_DFF       D       r_Clock_Count_3            10.432       0.081 
rx.r_Bit_Index[0]       top|CLK       SB_DFFSR     D       r_Bit_Index_5[0]           10.432       0.133 
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.868

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[1] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[1]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.569     2.963       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.334       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.996       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.367       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.925       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.296       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.761       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.132      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.794      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.301      -         
================================================================================================
Total path delay (propagation time + setup) of 12.456 is 3.866(31.0%) logic and 8.590(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.290
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.858

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[2] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[2]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[2]                  Net          -        -       1.599     -           24        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I1       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.558     2.953       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.324       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.986       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.357       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.915       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.286       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.751       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.122      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.783      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.290      -         
================================================================================================
Total path delay (propagation time + setup) of 12.445 is 3.855(31.0%) logic and 8.590(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.249
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.817

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I2       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.517     2.912       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.283       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.944       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.315       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.873       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.244       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.709       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.080      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.742      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.249      -         
================================================================================================
Total path delay (propagation time + setup) of 12.404 is 3.814(30.7%) logic and 8.590(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.724

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[4] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[4]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[4]                  Net          -        -       1.599     -           24        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I3       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.424     2.819       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.190       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.851       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.222       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.780       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.151       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.616       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         9.987       -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.649      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.156      -         
================================================================================================
Total path delay (propagation time + setup) of 12.311 is 3.721(30.2%) logic and 8.590(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.724

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[1] / Q
    Ending point:                            rx.r_Clock_Count[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[1]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.569     2.963       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.334       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.996       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.367       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.925       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[0]         SB_LUT4      I2       In      -         8.296       -         
rx.r_Clock_Count_RNO_0[0]         SB_LUT4      O        Out     0.517     8.813       -         
un1_r_Clock_Count_2_sqmuxa_0      Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[0]           SB_LUT4      I3       In      -         10.184      -         
rx.r_Clock_Count_RNO[0]           SB_LUT4      O        Out     0.465     10.649      -         
r_Clock_Count_8_0_i[0]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[0]               SB_DFFSR     D        In      -         12.156      -         
================================================================================================
Total path delay (propagation time + setup) of 12.311 is 3.721(30.2%) logic and 8.590(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        25 uses
SB_DFF          65 uses
SB_DFFSR        24 uses
VCC             2 uses
SB_LUT4         287 uses

I/O ports: 27
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   89 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 287 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 287 = 287 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:57:18 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:57:38 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:57:38 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:57:38 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:57:38 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:57:39 2019

Return Code: 0
Run Time:00h:00m:01s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:57:39 2019

multi_srs_gen completed
# Sat Aug 24 12:57:40 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:57:40 2019

premap completed with warnings
# Sat Aug 24 12:57:40 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:57:40 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:57:40 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:57:42 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:57:38 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[7] is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|*Unassigned bits of rx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|*Unassigned bits of tx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":195:34:195:50|*Input tx_data_container[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[0][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[1][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[2][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[3][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[4][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[5][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[6][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[7][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[8][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[9][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[10][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[11][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[12][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[13][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[14][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[15][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:57:38 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:57:38 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:57:38 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:57:40 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:57:40 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_1(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_0(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_1(verilog) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_0_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_1_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_2_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_3_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_4_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_5_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_6_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_7_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_8_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_9_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_10_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_11_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_12_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_13_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_14_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_15_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     140.9 MHz     7.099         inferred     Autoconstr_clkgroup_0     176  
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Found inferred clock top|CLK which controls 176 sequential elements including quad_counter0.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:57:40 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:57:40 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_crc_calculate (in view: work.top(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_tx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_rx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Removing sequential instance quad_counter0.count[31:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":11:2:11:7|Removing sequential instance quad_counter0.quadB_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":10:2:10:7|Removing sequential instance quad_counter0.quadA_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Clock_Count[6:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Data[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.o_Tx_Serial (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[0] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 145 /        89
   2		0h:00m:00s		    -3.03ns		 143 /        89

   3		0h:00m:00s		    -0.23ns		 283 /        89
   4		0h:00m:01s		    -0.23ns		 286 /        89
   5		0h:00m:01s		    -0.23ns		 287 /        89


   6		0h:00m:01s		    -0.23ns		 282 /        89
   7		0h:00m:01s		    -0.23ns		 283 /        89
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 89 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               89         tx_byte_counter[3]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 144MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

@W: MT420 |Found inferred clock top|CLK with period 10.59ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:57:42 2019
#


Top view:               top
Requested Frequency:    94.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.868

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            94.5 MHz      80.3 MHz      10.587        12.456        -1.868     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  10.587      -1.868  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                Arrival           
Instance                Reference     Type         Pin     Net                  Time        Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     Q       r_Clock_Count[1]     0.796       -1.868
rx.r_Clock_Count[2]     top|CLK       SB_DFFSR     Q       r_Clock_Count[2]     0.796       -1.858
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     Q       r_Clock_Count[3]     0.796       -1.817
rx.r_Clock_Count[4]     top|CLK       SB_DFFSR     Q       r_Clock_Count[4]     0.796       -1.724
tx.r_Clock_Count[1]     top|CLK       SB_DFF       Q       r_Clock_Count[1]     0.796       -0.229
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     Q       r_Clock_Count[0]     0.796       -0.156
tx.r_Clock_Count[2]     top|CLK       SB_DFF       Q       r_Clock_Count[2]     0.796       -0.156
tx.r_Clock_Count[3]     top|CLK       SB_DFF       Q       r_Clock_Count[3]     0.796       -0.125
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     Q       r_Clock_Count[5]     0.796       -0.084
rx.r_Clock_Count[6]     top|CLK       SB_DFFSR     Q       r_Clock_Count[6]     0.796       -0.053
==================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                      Required           
Instance                Reference     Type         Pin     Net                        Time         Slack 
                        Clock                                                                            
---------------------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[3]     10.432       -1.868
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[0]     10.432       -1.724
tx.r_Tx_Done            top|CLK       SB_DFFSR     D       r_Tx_Done_en               10.432       -0.229
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[1]     10.432       -0.156
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[5]     10.432       -0.156
rx.r_Bit_Index[2]       top|CLK       SB_DFFSR     D       r_Bit_Index_5[2]           10.432       -0.022
tx.r_Clock_Count[1]     top|CLK       SB_DFF       D       r_Clock_Count_0            10.432       0.081 
tx.r_Clock_Count[2]     top|CLK       SB_DFF       D       r_Clock_Count_1            10.432       0.081 
tx.r_Clock_Count[4]     top|CLK       SB_DFF       D       r_Clock_Count_3            10.432       0.081 
rx.r_Bit_Index[0]       top|CLK       SB_DFFSR     D       r_Bit_Index_5[0]           10.432       0.133 
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.868

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[1] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[1]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.569     2.963       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.334       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.996       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.367       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.925       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.296       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.761       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.132      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.794      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.301      -         
================================================================================================
Total path delay (propagation time + setup) of 12.456 is 3.866(31.0%) logic and 8.590(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.290
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.858

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[2] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[2]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[2]                  Net          -        -       1.599     -           24        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I1       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.558     2.953       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.324       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.986       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.357       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.915       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.286       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.751       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.122      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.783      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.290      -         
================================================================================================
Total path delay (propagation time + setup) of 12.445 is 3.855(31.0%) logic and 8.590(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.249
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.817

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I2       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.517     2.912       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.283       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.944       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.315       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.873       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.244       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.709       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.080      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.742      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.249      -         
================================================================================================
Total path delay (propagation time + setup) of 12.404 is 3.814(30.7%) logic and 8.590(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.724

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[4] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[4]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[4]                  Net          -        -       1.599     -           24        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I3       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.424     2.819       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.190       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.851       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.222       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.780       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.151       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.616       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         9.987       -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.649      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.156      -         
================================================================================================
Total path delay (propagation time + setup) of 12.311 is 3.721(30.2%) logic and 8.590(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.724

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[1] / Q
    Ending point:                            rx.r_Clock_Count[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[1]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.569     2.963       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.334       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.996       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.367       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.925       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[0]         SB_LUT4      I2       In      -         8.296       -         
rx.r_Clock_Count_RNO_0[0]         SB_LUT4      O        Out     0.517     8.813       -         
un1_r_Clock_Count_2_sqmuxa_0      Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[0]           SB_LUT4      I3       In      -         10.184      -         
rx.r_Clock_Count_RNO[0]           SB_LUT4      O        Out     0.465     10.649      -         
r_Clock_Count_8_0_i[0]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[0]               SB_DFFSR     D        In      -         12.156      -         
================================================================================================
Total path delay (propagation time + setup) of 12.311 is 3.721(30.2%) logic and 8.590(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        25 uses
SB_DFF          65 uses
SB_DFFSR        24 uses
VCC             2 uses
SB_LUT4         287 uses

I/O ports: 27
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   89 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 287 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 287 = 287 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:57:42 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:58:20 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:58:20 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:58:20 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:58:20 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:58:27 2019

Return Code: 0
Run Time:00h:00m:07s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:58:27 2019

multi_srs_gen completed
# Sat Aug 24 12:58:27 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:58:27 2019

premap completed with warnings
# Sat Aug 24 12:58:27 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:58:27 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:58:27 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:58:29 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:58:20 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:103:146:110|Ignoring property syn_keep
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v changed - recompiling
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[7] is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|*Unassigned bits of rx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|*Unassigned bits of tx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":195:34:195:50|*Input tx_data_container[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[0][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[1][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[2][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[3][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[4][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[5][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[6][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[7][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[8][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[9][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[10][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[11][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[12][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[13][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[14][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[15][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 110MB peak: 226MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sat Aug 24 12:58:25 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:58:26 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sat Aug 24 12:58:26 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:58:27 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:58:27 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_1(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_0(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_1(verilog) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_0_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_1_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_2_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_3_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_4_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_5_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_6_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_7_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_8_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_9_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_10_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_11_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_12_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_13_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_14_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_15_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     140.9 MHz     7.099         inferred     Autoconstr_clkgroup_0     176  
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Found inferred clock top|CLK which controls 176 sequential elements including quad_counter0.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:58:27 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:58:27 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_crc_calculate (in view: work.top(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_tx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_rx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Removing sequential instance quad_counter0.count[31:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":11:2:11:7|Removing sequential instance quad_counter0.quadB_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":10:2:10:7|Removing sequential instance quad_counter0.quadA_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Clock_Count[6:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Data[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.o_Tx_Serial (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[0] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 145 /        89
   2		0h:00m:00s		    -3.03ns		 143 /        89

   3		0h:00m:00s		    -0.23ns		 283 /        89
   4		0h:00m:00s		    -0.23ns		 286 /        89
   5		0h:00m:01s		    -0.23ns		 287 /        89


   6		0h:00m:01s		    -0.23ns		 282 /        89
   7		0h:00m:01s		    -0.23ns		 283 /        89
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 89 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               89         tx_byte_counter[3]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 144MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

@W: MT420 |Found inferred clock top|CLK with period 10.59ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:58:29 2019
#


Top view:               top
Requested Frequency:    94.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.868

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            94.5 MHz      80.3 MHz      10.587        12.456        -1.868     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  10.587      -1.868  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                Arrival           
Instance                Reference     Type         Pin     Net                  Time        Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     Q       r_Clock_Count[1]     0.796       -1.868
rx.r_Clock_Count[2]     top|CLK       SB_DFFSR     Q       r_Clock_Count[2]     0.796       -1.858
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     Q       r_Clock_Count[3]     0.796       -1.817
rx.r_Clock_Count[4]     top|CLK       SB_DFFSR     Q       r_Clock_Count[4]     0.796       -1.724
tx.r_Clock_Count[1]     top|CLK       SB_DFF       Q       r_Clock_Count[1]     0.796       -0.229
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     Q       r_Clock_Count[0]     0.796       -0.156
tx.r_Clock_Count[2]     top|CLK       SB_DFF       Q       r_Clock_Count[2]     0.796       -0.156
tx.r_Clock_Count[3]     top|CLK       SB_DFF       Q       r_Clock_Count[3]     0.796       -0.125
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     Q       r_Clock_Count[5]     0.796       -0.084
rx.r_Clock_Count[6]     top|CLK       SB_DFFSR     Q       r_Clock_Count[6]     0.796       -0.053
==================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                      Required           
Instance                Reference     Type         Pin     Net                        Time         Slack 
                        Clock                                                                            
---------------------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[3]     10.432       -1.868
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[0]     10.432       -1.724
tx.r_Tx_Done            top|CLK       SB_DFFSR     D       r_Tx_Done_en               10.432       -0.229
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[1]     10.432       -0.156
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[5]     10.432       -0.156
rx.r_Bit_Index[2]       top|CLK       SB_DFFSR     D       r_Bit_Index_5[2]           10.432       -0.022
tx.r_Clock_Count[1]     top|CLK       SB_DFF       D       r_Clock_Count_0            10.432       0.081 
tx.r_Clock_Count[2]     top|CLK       SB_DFF       D       r_Clock_Count_1            10.432       0.081 
tx.r_Clock_Count[4]     top|CLK       SB_DFF       D       r_Clock_Count_3            10.432       0.081 
rx.r_Bit_Index[0]       top|CLK       SB_DFFSR     D       r_Bit_Index_5[0]           10.432       0.133 
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.868

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[1] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[1]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.569     2.963       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.334       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.996       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.367       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.925       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.296       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.761       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.132      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.794      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.301      -         
================================================================================================
Total path delay (propagation time + setup) of 12.456 is 3.866(31.0%) logic and 8.590(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.290
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.858

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[2] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[2]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[2]                  Net          -        -       1.599     -           24        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I1       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.558     2.953       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.324       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.986       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.357       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.915       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.286       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.751       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.122      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.783      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.290      -         
================================================================================================
Total path delay (propagation time + setup) of 12.445 is 3.855(31.0%) logic and 8.590(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.249
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.817

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I2       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.517     2.912       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.283       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.944       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.315       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.873       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.244       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.709       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.080      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.742      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.249      -         
================================================================================================
Total path delay (propagation time + setup) of 12.404 is 3.814(30.7%) logic and 8.590(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.724

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[4] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[4]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[4]                  Net          -        -       1.599     -           24        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I3       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.424     2.819       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.190       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.851       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.222       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.780       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.151       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.616       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         9.987       -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.649      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.156      -         
================================================================================================
Total path delay (propagation time + setup) of 12.311 is 3.721(30.2%) logic and 8.590(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.724

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[1] / Q
    Ending point:                            rx.r_Clock_Count[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[1]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.569     2.963       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.334       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.996       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.367       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.925       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[0]         SB_LUT4      I2       In      -         8.296       -         
rx.r_Clock_Count_RNO_0[0]         SB_LUT4      O        Out     0.517     8.813       -         
un1_r_Clock_Count_2_sqmuxa_0      Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[0]           SB_LUT4      I3       In      -         10.184      -         
rx.r_Clock_Count_RNO[0]           SB_LUT4      O        Out     0.465     10.649      -         
r_Clock_Count_8_0_i[0]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[0]               SB_DFFSR     D        In      -         12.156      -         
================================================================================================
Total path delay (propagation time + setup) of 12.311 is 3.721(30.2%) logic and 8.590(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        25 uses
SB_DFF          65 uses
SB_DFFSR        24 uses
VCC             2 uses
SB_LUT4         287 uses

I/O ports: 27
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   89 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 287 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 287 = 287 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:58:29 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 12:58:32 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 12:58:32 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 12:58:32 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 12:58:32 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 12:58:37 2019

Return Code: 0
Run Time:00h:00m:05s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 12:58:37 2019

multi_srs_gen completed
# Sat Aug 24 12:58:38 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 12:58:38 2019

premap completed with warnings
# Sat Aug 24 12:58:38 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 12:58:38 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 12:58:38 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 12:58:40 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 12:58:32 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:103:146:110|Ignoring property syn_keep
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":213:116:213:123|Ignoring property syn_keep
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v changed - recompiling
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[7] is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|*Unassigned bits of rx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|*Unassigned bits of tx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":195:34:195:50|*Input tx_data_container[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[0][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[1][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[2][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[3][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[4][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[5][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[6][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[7][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[8][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[9][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[10][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[11][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[12][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[13][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[14][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[15][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 110MB peak: 226MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Sat Aug 24 12:58:36 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:58:36 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Sat Aug 24 12:58:36 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 12:58:38 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 12:58:38 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_1(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_0(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_1(verilog) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_0_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_1_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_2_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_3_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_4_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_5_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_6_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_7_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_8_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_9_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_10_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_11_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_12_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_13_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_14_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_15_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     140.9 MHz     7.099         inferred     Autoconstr_clkgroup_0     176  
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Found inferred clock top|CLK which controls 176 sequential elements including quad_counter0.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:58:38 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 12:58:38 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_crc_calculate (in view: work.top(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_tx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_rx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Removing sequential instance quad_counter0.count[31:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":11:2:11:7|Removing sequential instance quad_counter0.quadB_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":10:2:10:7|Removing sequential instance quad_counter0.quadA_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Clock_Count[6:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Data[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.o_Tx_Serial (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[0] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 145 /        89
   2		0h:00m:00s		    -3.03ns		 143 /        89

   3		0h:00m:00s		    -0.23ns		 283 /        89
   4		0h:00m:00s		    -0.23ns		 286 /        89
   5		0h:00m:01s		    -0.23ns		 287 /        89


   6		0h:00m:01s		    -0.23ns		 282 /        89
   7		0h:00m:01s		    -0.23ns		 283 /        89
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 89 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               89         tx_byte_counter[3]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 144MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

@W: MT420 |Found inferred clock top|CLK with period 10.59ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 12:58:40 2019
#


Top view:               top
Requested Frequency:    94.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.868

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            94.5 MHz      80.3 MHz      10.587        12.456        -1.868     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  10.587      -1.868  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                Arrival           
Instance                Reference     Type         Pin     Net                  Time        Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     Q       r_Clock_Count[1]     0.796       -1.868
rx.r_Clock_Count[2]     top|CLK       SB_DFFSR     Q       r_Clock_Count[2]     0.796       -1.858
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     Q       r_Clock_Count[3]     0.796       -1.817
rx.r_Clock_Count[4]     top|CLK       SB_DFFSR     Q       r_Clock_Count[4]     0.796       -1.724
tx.r_Clock_Count[1]     top|CLK       SB_DFF       Q       r_Clock_Count[1]     0.796       -0.229
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     Q       r_Clock_Count[0]     0.796       -0.156
tx.r_Clock_Count[2]     top|CLK       SB_DFF       Q       r_Clock_Count[2]     0.796       -0.156
tx.r_Clock_Count[3]     top|CLK       SB_DFF       Q       r_Clock_Count[3]     0.796       -0.125
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     Q       r_Clock_Count[5]     0.796       -0.084
rx.r_Clock_Count[6]     top|CLK       SB_DFFSR     Q       r_Clock_Count[6]     0.796       -0.053
==================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                      Required           
Instance                Reference     Type         Pin     Net                        Time         Slack 
                        Clock                                                                            
---------------------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[3]     10.432       -1.868
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[0]     10.432       -1.724
tx.r_Tx_Done            top|CLK       SB_DFFSR     D       r_Tx_Done_en               10.432       -0.229
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[1]     10.432       -0.156
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[5]     10.432       -0.156
rx.r_Bit_Index[2]       top|CLK       SB_DFFSR     D       r_Bit_Index_5[2]           10.432       -0.022
tx.r_Clock_Count[1]     top|CLK       SB_DFF       D       r_Clock_Count_0            10.432       0.081 
tx.r_Clock_Count[2]     top|CLK       SB_DFF       D       r_Clock_Count_1            10.432       0.081 
tx.r_Clock_Count[4]     top|CLK       SB_DFF       D       r_Clock_Count_3            10.432       0.081 
rx.r_Bit_Index[0]       top|CLK       SB_DFFSR     D       r_Bit_Index_5[0]           10.432       0.133 
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.868

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[1] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[1]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.569     2.963       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.334       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.996       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.367       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.925       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.296       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.761       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.132      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.794      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.301      -         
================================================================================================
Total path delay (propagation time + setup) of 12.456 is 3.866(31.0%) logic and 8.590(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.290
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.858

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[2] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[2]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[2]                  Net          -        -       1.599     -           24        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I1       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.558     2.953       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.324       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.986       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.357       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.915       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.286       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.751       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.122      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.783      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.290      -         
================================================================================================
Total path delay (propagation time + setup) of 12.445 is 3.855(31.0%) logic and 8.590(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.249
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.817

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I2       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.517     2.912       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.283       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.944       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.315       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.873       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.244       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.709       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.080      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.742      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.249      -         
================================================================================================
Total path delay (propagation time + setup) of 12.404 is 3.814(30.7%) logic and 8.590(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.724

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[4] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[4]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[4]                  Net          -        -       1.599     -           24        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I3       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.424     2.819       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.190       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.851       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.222       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.780       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.151       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.616       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         9.987       -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.649      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.156      -         
================================================================================================
Total path delay (propagation time + setup) of 12.311 is 3.721(30.2%) logic and 8.590(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.724

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[1] / Q
    Ending point:                            rx.r_Clock_Count[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[1]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.569     2.963       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.334       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.996       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.367       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.925       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[0]         SB_LUT4      I2       In      -         8.296       -         
rx.r_Clock_Count_RNO_0[0]         SB_LUT4      O        Out     0.517     8.813       -         
un1_r_Clock_Count_2_sqmuxa_0      Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[0]           SB_LUT4      I3       In      -         10.184      -         
rx.r_Clock_Count_RNO[0]           SB_LUT4      O        Out     0.465     10.649      -         
r_Clock_Count_8_0_i[0]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[0]               SB_DFFSR     D        In      -         12.156      -         
================================================================================================
Total path delay (propagation time + setup) of 12.311 is 3.721(30.2%) logic and 8.590(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        25 uses
SB_DFF          65 uses
SB_DFFSR        24 uses
VCC             2 uses
SB_LUT4         287 uses

I/O ports: 27
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   89 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 287 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 287 = 287 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 12:58:40 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 13:00:35 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 13:00:35 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 13:00:35 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 13:00:35 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 13:00:41 2019

Return Code: 0
Run Time:00h:00m:06s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 13:00:41 2019

multi_srs_gen completed
# Sat Aug 24 13:00:42 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 13:00:42 2019

premap completed with warnings
# Sat Aug 24 13:00:42 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 13:00:42 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 13:00:42 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 13:00:44 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 13:00:35 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:103:146:110|Ignoring property syn_keep
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":213:116:213:123|Ignoring property syn_keep
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v changed - recompiling
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[7] is always 0.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register trigger_response. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_tansmit. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_byte_counter[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register state[7:0]. Make sure that there are no unused intermediate registers.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|*Unassigned bits of rx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|*Unassigned bits of tx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":195:34:195:50|*Input tx_data_container[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[0][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[1][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[2][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[3][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[4][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[5][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[6][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[7][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[8][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[9][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[10][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[11][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[12][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[13][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[14][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[15][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":18:8:18:13|Inout PIN_13 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 110MB peak: 226MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sat Aug 24 13:00:40 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 13:00:40 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sat Aug 24 13:00:40 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 13:00:41 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 13:00:42 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_1(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_0(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_1(verilog) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_0_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_1_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_2_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_3_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_4_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_5_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_6_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_7_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_8_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_9_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_10_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_11_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_12_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_13_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_14_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_15_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     140.9 MHz     7.099         inferred     Autoconstr_clkgroup_0     176  
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Found inferred clock top|CLK which controls 176 sequential elements including quad_counter0.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 13:00:42 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 13:00:42 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_crc_calculate (in view: work.top(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_tx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_rx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Removing sequential instance quad_counter0.count[31:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":11:2:11:7|Removing sequential instance quad_counter0.quadB_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":10:2:10:7|Removing sequential instance quad_counter0.quadA_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Clock_Count[6:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Data[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[5] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[6] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_byte_counter[7] (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.o_Tx_Serial (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Removing sequential instance tx.r_Tx_Data[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[0] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 145 /        89
   2		0h:00m:00s		    -3.03ns		 143 /        89

   3		0h:00m:00s		    -0.23ns		 283 /        89
   4		0h:00m:01s		    -0.23ns		 286 /        89
   5		0h:00m:01s		    -0.23ns		 287 /        89


   6		0h:00m:01s		    -0.23ns		 282 /        89
   7		0h:00m:01s		    -0.23ns		 283 /        89
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 144MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 89 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               89         tx_byte_counter[3]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 144MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

@W: MT420 |Found inferred clock top|CLK with period 10.59ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 13:00:44 2019
#


Top view:               top
Requested Frequency:    94.5 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.868

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            94.5 MHz      80.3 MHz      10.587        12.456        -1.868     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  10.587      -1.868  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                Arrival           
Instance                Reference     Type         Pin     Net                  Time        Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     Q       r_Clock_Count[1]     0.796       -1.868
rx.r_Clock_Count[2]     top|CLK       SB_DFFSR     Q       r_Clock_Count[2]     0.796       -1.858
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     Q       r_Clock_Count[3]     0.796       -1.817
rx.r_Clock_Count[4]     top|CLK       SB_DFFSR     Q       r_Clock_Count[4]     0.796       -1.724
tx.r_Clock_Count[1]     top|CLK       SB_DFF       Q       r_Clock_Count[1]     0.796       -0.229
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     Q       r_Clock_Count[0]     0.796       -0.156
tx.r_Clock_Count[2]     top|CLK       SB_DFF       Q       r_Clock_Count[2]     0.796       -0.156
tx.r_Clock_Count[3]     top|CLK       SB_DFF       Q       r_Clock_Count[3]     0.796       -0.125
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     Q       r_Clock_Count[5]     0.796       -0.084
rx.r_Clock_Count[6]     top|CLK       SB_DFFSR     Q       r_Clock_Count[6]     0.796       -0.053
==================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                      Required           
Instance                Reference     Type         Pin     Net                        Time         Slack 
                        Clock                                                                            
---------------------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[3]     10.432       -1.868
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[0]     10.432       -1.724
tx.r_Tx_Done            top|CLK       SB_DFFSR     D       r_Tx_Done_en               10.432       -0.229
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[1]     10.432       -0.156
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[5]     10.432       -0.156
rx.r_Bit_Index[2]       top|CLK       SB_DFFSR     D       r_Bit_Index_5[2]           10.432       -0.022
tx.r_Clock_Count[1]     top|CLK       SB_DFF       D       r_Clock_Count_0            10.432       0.081 
tx.r_Clock_Count[2]     top|CLK       SB_DFF       D       r_Clock_Count_1            10.432       0.081 
tx.r_Clock_Count[4]     top|CLK       SB_DFF       D       r_Clock_Count_3            10.432       0.081 
rx.r_Bit_Index[0]       top|CLK       SB_DFFSR     D       r_Bit_Index_5[0]           10.432       0.133 
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.301
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.868

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[1] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[1]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.569     2.963       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.334       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.996       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.367       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.925       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.296       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.761       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.132      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.794      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.301      -         
================================================================================================
Total path delay (propagation time + setup) of 12.456 is 3.866(31.0%) logic and 8.590(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.290
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.858

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[2] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[2]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[2]                  Net          -        -       1.599     -           24        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I1       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.558     2.953       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.324       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.986       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.357       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.915       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.286       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.751       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.122      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.783      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.290      -         
================================================================================================
Total path delay (propagation time + setup) of 12.445 is 3.855(31.0%) logic and 8.590(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.249
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.817

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I2       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.517     2.912       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.283       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.944       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.315       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.873       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.244       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.709       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         10.080      -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.742      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.249      -         
================================================================================================
Total path delay (propagation time + setup) of 12.404 is 3.814(30.7%) logic and 8.590(69.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.724

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[4] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[4]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[4]                  Net          -        -       1.599     -           24        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I3       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.424     2.819       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.190       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.851       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.222       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.780       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      I3       In      -         8.151       -         
rx.r_Clock_Count_RNO_0[3]         SB_LUT4      O        Out     0.465     8.616       -         
g1                                Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[3]           SB_LUT4      I0       In      -         9.987       -         
rx.r_Clock_Count_RNO[3]           SB_LUT4      O        Out     0.661     10.649      -         
r_Clock_Count_8_0_i[3]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]               SB_DFFSR     D        In      -         12.156      -         
================================================================================================
Total path delay (propagation time + setup) of 12.311 is 3.721(30.2%) logic and 8.590(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.587
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.432

    - Propagation time:                      12.156
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.724

    Number of logic level(s):                5
    Starting point:                          rx.r_Clock_Count[1] / Q
    Ending point:                            rx.r_Clock_Count[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
rx.r_Clock_Count[1]               SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[1]                  Net          -        -       1.599     -           26        
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNIUQFI_0[2]     SB_LUT4      O        Out     0.569     2.963       -         
g0_1_2                            Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      I0       In      -         4.334       -         
rx.r_SM_Main_RNI0VQI[0]           SB_LUT4      O        Out     0.661     4.996       -         
r_SM_Main_RNI0VQI[0]              Net          -        -       1.371     -           1         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      I2       In      -         6.367       -         
rx.r_SM_Main_RNI86M51[0]          SB_LUT4      O        Out     0.558     6.925       -         
r_Clock_Count_2_sqmuxa            Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO_0[0]         SB_LUT4      I2       In      -         8.296       -         
rx.r_Clock_Count_RNO_0[0]         SB_LUT4      O        Out     0.517     8.813       -         
un1_r_Clock_Count_2_sqmuxa_0      Net          -        -       1.371     -           1         
rx.r_Clock_Count_RNO[0]           SB_LUT4      I3       In      -         10.184      -         
rx.r_Clock_Count_RNO[0]           SB_LUT4      O        Out     0.465     10.649      -         
r_Clock_Count_8_0_i[0]            Net          -        -       1.507     -           1         
rx.r_Clock_Count[0]               SB_DFFSR     D        In      -         12.156      -         
================================================================================================
Total path delay (propagation time + setup) of 12.311 is 3.721(30.2%) logic and 8.590(69.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        25 uses
SB_DFF          65 uses
SB_DFFSR        24 uses
VCC             2 uses
SB_LUT4         287 uses

I/O ports: 27
I/O primitives: 12
SB_GB_IO       1 use
SB_IO          11 uses

I/O Register bits:                  0
Register bits not including I/Os:   89 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 287 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 287 = 287 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 13:00:44 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 13:02:14 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 13:02:14 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 13:02:14 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 13:02:14 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 13:02:20 2019

Return Code: 0
Run Time:00h:00m:06s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 13:02:20 2019

multi_srs_gen completed
# Sat Aug 24 13:02:20 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 13:02:20 2019

premap completed with warnings
# Sat Aug 24 13:02:21 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 13:02:21 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 13:02:21 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 13:02:23 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 13:02:14 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:103:146:110|Ignoring property syn_keep
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":213:116:213:123|Ignoring property syn_keep
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v changed - recompiling
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":193:7:193:15|Removing wire tx_serial, as there is no assignment to it.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[7] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning register bits 7 to 5 of tx_byte_counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|*Unassigned bits of rx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|*Unassigned bits of tx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":195:34:195:50|*Input tx_data_container[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[0][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[1][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[2][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[3][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[4][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[5][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[6][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[7][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[8][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[9][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[10][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[11][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[12][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[13][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[14][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[15][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 110MB peak: 226MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sat Aug 24 13:02:19 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 13:02:19 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sat Aug 24 13:02:19 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 13:02:20 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 13:02:20 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_1(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_0(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_1(verilog) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_0_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_1_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_2_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_3_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_4_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_5_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_6_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_7_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_8_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_9_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_10_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_11_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_12_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_13_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_14_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_15_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     140.9 MHz     7.099         inferred     Autoconstr_clkgroup_0     173  
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Found inferred clock top|CLK which controls 173 sequential elements including quad_counter0.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 13:02:21 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 13:02:21 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_crc_calculate (in view: work.top(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_tx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_rx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Removing sequential instance quad_counter0.count[31:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":11:2:11:7|Removing sequential instance quad_counter0.quadB_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":10:2:10:7|Removing sequential instance quad_counter0.quadA_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Clock_Count[6:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Data[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[7] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[6] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[5] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[4] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Removing sequential instance rx.r_Rx_Byte[0] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 162 /        98
   2		0h:00m:00s		    -3.03ns		 157 /        98
   3		0h:00m:00s		    -3.03ns		 156 /        98

   4		0h:00m:00s		    -0.23ns		 277 /        98
   5		0h:00m:00s		    -0.23ns		 275 /        98
   6		0h:00m:01s		    -0.23ns		 276 /        98
@N: FX271 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Replicating instance rx.r_SM_Main[2] (in view: work.top(verilog)) with 32 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication


   7		0h:00m:01s		    -0.23ns		 282 /       101
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 101 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               101        tx_byte_counter[1]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 114MB peak: 142MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 142MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 142MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)

@W: MT420 |Found inferred clock top|CLK with period 9.19ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 13:02:22 2019
#


Top view:               top
Requested Frequency:    108.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.622

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            108.8 MHz     92.5 MHz      9.194         10.816        -1.622     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  9.194       -1.622  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                Arrival           
Instance                Reference     Type         Pin     Net                  Time        Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
tx.r_Clock_Count[1]     top|CLK       SB_DFF       Q       r_Clock_Count[1]     0.796       -1.622
tx.r_Clock_Count[2]     top|CLK       SB_DFF       Q       r_Clock_Count[2]     0.796       -1.550
tx.r_Bit_Index[1]       top|CLK       SB_DFF       Q       r_Bit_Index[1]       0.796       -1.529
tx.r_Clock_Count[3]     top|CLK       SB_DFF       Q       r_Clock_Count[3]     0.796       -1.519
rx.r_Clock_Count[7]     top|CLK       SB_DFFSR     Q       r_Clock_Count[7]     0.796       -1.478
tx.r_Bit_Index[2]       top|CLK       SB_DFF       Q       r_Bit_Index[2]       0.796       -1.457
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     Q       r_Clock_Count[1]     0.796       -1.457
rx.r_Clock_Count[2]     top|CLK       SB_DFFSR     Q       r_Clock_Count[2]     0.796       -1.447
tx.r_Clock_Count[5]     top|CLK       SB_DFFSR     Q       r_Clock_Count[5]     0.796       -1.426
tx.r_Tx_Data[1]         top|CLK       SB_DFFE      Q       r_Tx_Data[1]         0.796       -1.426
==================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                      Required           
Instance                Reference     Type         Pin     Net                        Time         Slack 
                        Clock                                                                            
---------------------------------------------------------------------------------------------------------
tx.r_Tx_Done            top|CLK       SB_DFFSR     D       r_Tx_Done_en               9.039        -1.622
tx.r_Clock_Count[1]     top|CLK       SB_DFF       D       r_Clock_Count_0            9.039        -1.550
tx.o_Tx_Serial          top|CLK       SB_DFFSS     D       o_Tx_Serial                9.039        -1.529
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[5]     9.039        -1.478
rx.r_SM_Main[0]         top|CLK       SB_DFF       D       r_SM_Main_8[0]             9.039        -1.457
rx.r_Bit_Index[0]       top|CLK       SB_DFFSR     D       r_Bit_Index_5[0]           9.039        -1.416
rx.r_Bit_Index[2]       top|CLK       SB_DFFSR     D       r_Bit_Index_5[2]           9.039        -1.416
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[3]     9.039        -1.385
tx.r_Clock_Count[4]     top|CLK       SB_DFF       D       r_Clock_Count_3            9.039        -1.374
tx.r_Clock_Count[3]     top|CLK       SB_DFF       D       r_Clock_Count_2            9.039        -1.250
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.622

    Number of logic level(s):                4
    Starting point:                          tx.r_Clock_Count[1] / Q
    Ending point:                            tx.r_Tx_Done / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
tx.r_Clock_Count[1]              SB_DFF       Q        Out     0.796     0.796       -         
r_Clock_Count[1]                 Net          -        -       1.599     -           7         
tx.r_Clock_Count_RNI7CSO1[5]     SB_LUT4      I0       In      -         2.395       -         
tx.r_Clock_Count_RNI7CSO1[5]     SB_LUT4      O        Out     0.661     3.056       -         
r_Clock_Count12lto5_d            Net          -        -       1.371     -           3         
tx.r_Clock_Count_RNIBSH33[6]     SB_LUT4      I0       In      -         4.427       -         
tx.r_Clock_Count_RNIBSH33[6]     SB_LUT4      O        Out     0.661     5.089       -         
r_Clock_Count13                  Net          -        -       1.371     -           15        
tx.r_Tx_Done_RNO_0               SB_LUT4      I0       In      -         6.460       -         
tx.r_Tx_Done_RNO_0               SB_LUT4      O        Out     0.661     7.121       -         
un1_o_Tx_Serial8_0               Net          -        -       1.371     -           1         
tx.r_Tx_Done_RNO                 SB_LUT4      I0       In      -         8.492       -         
tx.r_Tx_Done_RNO                 SB_LUT4      O        Out     0.661     9.154       -         
r_Tx_Done_en                     Net          -        -       1.507     -           1         
tx.r_Tx_Done                     SB_DFFSR     D        In      -         10.661      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.816 is 3.597(33.3%) logic and 7.219(66.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          tx.r_Clock_Count[2] / Q
    Ending point:                            tx.r_Tx_Done / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
tx.r_Clock_Count[2]              SB_DFF       Q        Out     0.796     0.796       -         
r_Clock_Count[2]                 Net          -        -       1.599     -           6         
tx.r_Clock_Count_RNI7CSO1[5]     SB_LUT4      I1       In      -         2.395       -         
tx.r_Clock_Count_RNI7CSO1[5]     SB_LUT4      O        Out     0.589     2.984       -         
r_Clock_Count12lto5_d            Net          -        -       1.371     -           3         
tx.r_Clock_Count_RNIBSH33[6]     SB_LUT4      I0       In      -         4.355       -         
tx.r_Clock_Count_RNIBSH33[6]     SB_LUT4      O        Out     0.661     5.017       -         
r_Clock_Count13                  Net          -        -       1.371     -           15        
tx.r_Tx_Done_RNO_0               SB_LUT4      I0       In      -         6.388       -         
tx.r_Tx_Done_RNO_0               SB_LUT4      O        Out     0.661     7.049       -         
un1_o_Tx_Serial8_0               Net          -        -       1.371     -           1         
tx.r_Tx_Done_RNO                 SB_LUT4      I0       In      -         8.420       -         
tx.r_Tx_Done_RNO                 SB_LUT4      O        Out     0.661     9.082       -         
r_Tx_Done_en                     Net          -        -       1.507     -           1         
tx.r_Tx_Done                     SB_DFFSR     D        In      -         10.589      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          tx.r_Clock_Count[1] / Q
    Ending point:                            tx.r_Clock_Count[1] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                             Type        Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
tx.r_Clock_Count[1]              SB_DFF      Q        Out     0.796     0.796       -         
r_Clock_Count[1]                 Net         -        -       1.599     -           7         
tx.r_Clock_Count_RNI7CSO1[5]     SB_LUT4     I0       In      -         2.395       -         
tx.r_Clock_Count_RNI7CSO1[5]     SB_LUT4     O        Out     0.661     3.056       -         
r_Clock_Count12lto5_d            Net         -        -       1.371     -           3         
tx.r_Clock_Count_RNIBSH33[6]     SB_LUT4     I0       In      -         4.427       -         
tx.r_Clock_Count_RNIBSH33[6]     SB_LUT4     O        Out     0.661     5.089       -         
r_Clock_Count13                  Net         -        -       1.371     -           15        
tx.r_Clock_Count_RNO_0[1]        SB_LUT4     I0       In      -         6.460       -         
tx.r_Clock_Count_RNO_0[1]        SB_LUT4     O        Out     0.661     7.121       -         
r_Clock_Count_RNO_0[1]           Net         -        -       1.371     -           1         
tx.r_Clock_Count_RNO[1]          SB_LUT4     I1       In      -         8.492       -         
tx.r_Clock_Count_RNO[1]          SB_LUT4     O        Out     0.589     9.082       -         
r_Clock_Count_0                  Net         -        -       1.507     -           1         
tx.r_Clock_Count[1]              SB_DFF      D        In      -         10.589      -         
==============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.568
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.529

    Number of logic level(s):                4
    Starting point:                          tx.r_Bit_Index[1] / Q
    Ending point:                            tx.o_Tx_Serial / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
tx.r_Bit_Index[1]             SB_DFF       Q        Out     0.796     0.796       -         
r_Bit_Index[1]                Net          -        -       1.599     -           7         
tx.o_Tx_Serial_RNO_3          SB_LUT4      I0       In      -         2.395       -         
tx.o_Tx_Serial_RNO_3          SB_LUT4      O        Out     0.661     3.056       -         
o_Tx_Serial_2_6_i_m2_ns_1     Net          -        -       1.371     -           1         
tx.o_Tx_Serial_RNO_1          SB_LUT4      I0       In      -         4.427       -         
tx.o_Tx_Serial_RNO_1          SB_LUT4      O        Out     0.661     5.089       -         
o_Tx_Serial_RNO_1             Net          -        -       1.371     -           1         
tx.o_Tx_Serial_RNO_0          SB_LUT4      I0       In      -         6.460       -         
tx.o_Tx_Serial_RNO_0          SB_LUT4      O        Out     0.569     7.028       -         
o_Tx_Serial_RNO_0             Net          -        -       1.371     -           1         
tx.o_Tx_Serial_RNO            SB_LUT4      I0       In      -         8.399       -         
tx.o_Tx_Serial_RNO            SB_LUT4      O        Out     0.661     9.061       -         
o_Tx_Serial                   Net          -        -       1.507     -           1         
tx.o_Tx_Serial                SB_DFFSS     D        In      -         10.568      -         
============================================================================================
Total path delay (propagation time + setup) of 10.723 is 3.504(32.7%) logic and 7.219(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.558
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.519

    Number of logic level(s):                4
    Starting point:                          tx.r_Clock_Count[3] / Q
    Ending point:                            tx.r_Tx_Done / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
tx.r_Clock_Count[3]              SB_DFF       Q        Out     0.796     0.796       -         
r_Clock_Count[3]                 Net          -        -       1.599     -           6         
tx.r_Clock_Count_RNI7CSO1[5]     SB_LUT4      I2       In      -         2.395       -         
tx.r_Clock_Count_RNI7CSO1[5]     SB_LUT4      O        Out     0.558     2.953       -         
r_Clock_Count12lto5_d            Net          -        -       1.371     -           3         
tx.r_Clock_Count_RNIBSH33[6]     SB_LUT4      I0       In      -         4.324       -         
tx.r_Clock_Count_RNIBSH33[6]     SB_LUT4      O        Out     0.661     4.986       -         
r_Clock_Count13                  Net          -        -       1.371     -           15        
tx.r_Tx_Done_RNO_0               SB_LUT4      I0       In      -         6.357       -         
tx.r_Tx_Done_RNO_0               SB_LUT4      O        Out     0.661     7.018       -         
un1_o_Tx_Serial8_0               Net          -        -       1.371     -           1         
tx.r_Tx_Done_RNO                 SB_LUT4      I0       In      -         8.389       -         
tx.r_Tx_Done_RNO                 SB_LUT4      O        Out     0.661     9.051       -         
r_Tx_Done_en                     Net          -        -       1.507     -           1         
tx.r_Tx_Done                     SB_DFFSR     D        In      -         10.558      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.713 is 3.494(32.6%) logic and 7.219(67.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 142MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        25 uses
SB_DFF          65 uses
SB_DFFE         8 uses
SB_DFFSR        27 uses
SB_DFFSS        1 use
VCC             2 uses
SB_LUT4         285 uses

I/O ports: 27
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   101 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 285 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 285 = 285 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 142MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 13:02:22 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 13:05:00 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 13:05:00 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 13:05:00 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 13:05:00 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 13:05:05 2019

Return Code: 2
Run Time:00h:00m:05s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 13:05:00 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:103:146:110|Ignoring property syn_keep
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":213:116:213:123|Ignoring property syn_keep
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v changed - recompiling
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@E: CS164 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":143:38:143:44|Expecting wire for output connection, found rx_data
Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sat Aug 24 13:05:05 2019

###########################################################]
@END
Process took 0h:00m:05s realtime, 0h:00m:05s cputime
# Sat Aug 24 13:05:05 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 13:05:31 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 13:05:31 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 13:05:31 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 13:05:31 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 13:05:37 2019

Return Code: 0
Run Time:00h:00m:06s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 13:05:37 2019

multi_srs_gen completed
# Sat Aug 24 13:05:37 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 13:05:37 2019

premap completed with warnings
# Sat Aug 24 13:05:38 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 13:05:38 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 13:05:38 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 13:05:39 2019

Return Code: 1
Run Time:00h:00m:01s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 13:05:31 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:103:146:110|Ignoring property syn_keep
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":213:116:213:123|Ignoring property syn_keep
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":193:7:193:15|Removing wire tx_serial, as there is no assignment to it.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[7] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning register bits 7 to 5 of tx_byte_counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|*Unassigned bits of rx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|*Unassigned bits of tx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":195:34:195:50|*Input tx_data_container[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[0][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[1][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[2][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[3][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[4][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[5][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[6][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[7][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[8][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[9][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[10][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[11][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[12][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[13][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[14][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[15][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 110MB peak: 226MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Sat Aug 24 13:05:36 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 13:05:36 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:04s realtime, 0h:00m:04s cputime

Process completed successfully.
# Sat Aug 24 13:05:36 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 13:05:37 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 13:05:37 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_1(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_0(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_1(verilog) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_0_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_1_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_2_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_3_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_4_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_5_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_6_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_7_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_8_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_9_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_10_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_11_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_12_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_13_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_14_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_15_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     140.9 MHz     7.099         inferred     Autoconstr_clkgroup_0     173  
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Found inferred clock top|CLK which controls 173 sequential elements including quad_counter0.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 13:05:37 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 13:05:38 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_crc_calculate (in view: work.top(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_tx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_rx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Removing sequential instance quad_counter0.count[31:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":11:2:11:7|Removing sequential instance quad_counter0.quadB_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":10:2:10:7|Removing sequential instance quad_counter0.quadA_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Clock_Count[6:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Data[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 178 /       106
   2		0h:00m:00s		    -1.63ns		 172 /       106
   3		0h:00m:00s		    -1.63ns		 169 /       106
@N: FX271 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Replicating instance tx.r_SM_Main[2] (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":40:6:40:9|Replicating instance tx.un1_o_Tx_Serial8_0_a2 (in view: work.top(verilog)) with 3 loads 2 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:00s		    -0.23ns		 247 /       107
   5		0h:00m:01s		    -0.23ns		 252 /       107
   6		0h:00m:01s		    -0.23ns		 253 /       107


   7		0h:00m:01s		    -0.23ns		 251 /       107
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 107 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               107        tx_byte_counter[3]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 144MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 144MB)

@W: MT420 |Found inferred clock top|CLK with period 9.19ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 13:05:39 2019
#


Top view:               top
Requested Frequency:    108.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.622

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            108.8 MHz     92.5 MHz      9.194         10.816        -1.622     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  9.194       -1.622  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                Arrival           
Instance                Reference     Type         Pin     Net                  Time        Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
tx.r_Clock_Count[1]     top|CLK       SB_DFF       Q       r_Clock_Count[1]     0.796       -1.622
tx.r_Clock_Count[2]     top|CLK       SB_DFF       Q       r_Clock_Count[2]     0.796       -1.550
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     Q       r_Clock_Count[3]     0.796       -1.550
tx.r_Bit_Index[1]       top|CLK       SB_DFFSR     Q       r_Bit_Index[1]       0.796       -1.529
tx.r_Clock_Count[3]     top|CLK       SB_DFF       Q       r_Clock_Count[3]     0.796       -1.519
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     Q       r_Clock_Count[5]     0.796       -1.478
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     Q       r_Clock_Count[1]     0.796       -1.478
tx.r_Bit_Index[2]       top|CLK       SB_DFF       Q       r_Bit_Index[2]       0.796       -1.457
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     Q       r_Clock_Count[0]     0.796       -1.447
rx.r_Clock_Count[6]     top|CLK       SB_DFFSR     Q       r_Clock_Count[6]     0.796       -1.447
==================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                      Required           
Instance                Reference     Type         Pin     Net                        Time         Slack 
                        Clock                                                                            
---------------------------------------------------------------------------------------------------------
tx.r_Tx_Done            top|CLK       SB_DFFSR     D       r_Tx_Done_en               9.039        -1.622
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[0]     9.039        -1.550
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[3]     9.039        -1.550
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[5]     9.039        -1.550
tx.o_Tx_Serial          top|CLK       SB_DFFSS     D       o_Tx_Serial                9.039        -1.529
rx.r_SM_Main[0]         top|CLK       SB_DFF       D       r_SM_Main_8[0]             9.039        -1.529
tx.r_Tx_Active          top|CLK       SB_DFFSS     D       r_Tx_Active_en             9.039        -1.529
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[1]     9.039        -1.478
rx.r_Clock_Count[4]     top|CLK       SB_DFFSR     D       r_Clock_Count_8[4]         9.039        -1.478
rx.r_Clock_Count[2]     top|CLK       SB_DFFSR     D       r_Clock_Count_8[2]         9.039        -1.478
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.622

    Number of logic level(s):                4
    Starting point:                          tx.r_Clock_Count[1] / Q
    Ending point:                            tx.r_Tx_Done / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
tx.r_Clock_Count[1]              SB_DFF       Q        Out     0.796     0.796       -         
r_Clock_Count[1]                 Net          -        -       1.599     -           10        
tx.r_Clock_Count_RNI6BSO1[3]     SB_LUT4      I0       In      -         2.395       -         
tx.r_Clock_Count_RNI6BSO1[3]     SB_LUT4      O        Out     0.661     3.056       -         
r_Clock_Count12lt5_0             Net          -        -       1.371     -           5         
tx.r_Clock_Count_RNIVMAL2[5]     SB_LUT4      I0       In      -         4.427       -         
tx.r_Clock_Count_RNIVMAL2[5]     SB_LUT4      O        Out     0.661     5.089       -         
r_Clock_Count13                  Net          -        -       1.371     -           6         
tx.r_Tx_Done_RNO_0               SB_LUT4      I0       In      -         6.460       -         
tx.r_Tx_Done_RNO_0               SB_LUT4      O        Out     0.661     7.121       -         
un1_o_Tx_Serial8_0               Net          -        -       1.371     -           1         
tx.r_Tx_Done_RNO                 SB_LUT4      I0       In      -         8.492       -         
tx.r_Tx_Done_RNO                 SB_LUT4      O        Out     0.661     9.154       -         
r_Tx_Done_en                     Net          -        -       1.507     -           1         
tx.r_Tx_Done                     SB_DFFSR     D        In      -         10.661      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.816 is 3.597(33.3%) logic and 7.219(66.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          tx.r_Clock_Count[2] / Q
    Ending point:                            tx.r_Tx_Done / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
tx.r_Clock_Count[2]              SB_DFF       Q        Out     0.796     0.796       -         
r_Clock_Count[2]                 Net          -        -       1.599     -           9         
tx.r_Clock_Count_RNI6BSO1[3]     SB_LUT4      I1       In      -         2.395       -         
tx.r_Clock_Count_RNI6BSO1[3]     SB_LUT4      O        Out     0.589     2.984       -         
r_Clock_Count12lt5_0             Net          -        -       1.371     -           5         
tx.r_Clock_Count_RNIVMAL2[5]     SB_LUT4      I0       In      -         4.355       -         
tx.r_Clock_Count_RNIVMAL2[5]     SB_LUT4      O        Out     0.661     5.017       -         
r_Clock_Count13                  Net          -        -       1.371     -           6         
tx.r_Tx_Done_RNO_0               SB_LUT4      I0       In      -         6.388       -         
tx.r_Tx_Done_RNO_0               SB_LUT4      O        Out     0.661     7.049       -         
un1_o_Tx_Serial8_0               Net          -        -       1.371     -           1         
tx.r_Tx_Done_RNO                 SB_LUT4      I0       In      -         8.420       -         
tx.r_Tx_Done_RNO                 SB_LUT4      O        Out     0.661     9.082       -         
r_Tx_Done_en                     Net          -        -       1.507     -           1         
tx.r_Tx_Done                     SB_DFFSR     D        In      -         10.589      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]              SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                 Net          -        -       1.599     -           9         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      O        Out     0.661     3.056       -         
r_Clock_Count14_4                Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      I0       In      -         4.427       -         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      O        Out     0.661     5.089       -         
r_Clock_Count14                  Net          -        -       1.371     -           9         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      I0       In      -         6.460       -         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      O        Out     0.661     7.121       -         
r_Clock_Count_1_sqmuxa           Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO[0]          SB_LUT4      I1       In      -         8.492       -         
rx.r_Clock_Count_RNO[0]          SB_LUT4      O        Out     0.589     9.082       -         
r_Clock_Count_8_0_i[0]           Net          -        -       1.507     -           1         
rx.r_Clock_Count[0]              SB_DFFSR     D        In      -         10.589      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]              SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                 Net          -        -       1.599     -           9         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      O        Out     0.661     3.056       -         
r_Clock_Count14_4                Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      I0       In      -         4.427       -         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      O        Out     0.661     5.089       -         
r_Clock_Count14                  Net          -        -       1.371     -           9         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      I0       In      -         6.460       -         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      O        Out     0.661     7.121       -         
r_Clock_Count_1_sqmuxa           Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO[5]          SB_LUT4      I1       In      -         8.492       -         
rx.r_Clock_Count_RNO[5]          SB_LUT4      O        Out     0.589     9.082       -         
r_Clock_Count_8_0_i[5]           Net          -        -       1.507     -           1         
rx.r_Clock_Count[5]              SB_DFFSR     D        In      -         10.589      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]              SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                 Net          -        -       1.599     -           9         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      O        Out     0.661     3.056       -         
r_Clock_Count14_4                Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      I0       In      -         4.427       -         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      O        Out     0.661     5.089       -         
r_Clock_Count14                  Net          -        -       1.371     -           9         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      I0       In      -         6.460       -         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      O        Out     0.661     7.121       -         
r_Clock_Count_1_sqmuxa           Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO[3]          SB_LUT4      I1       In      -         8.492       -         
rx.r_Clock_Count_RNO[3]          SB_LUT4      O        Out     0.589     9.082       -         
r_Clock_Count_8_0_i[3]           Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]              SB_DFFSR     D        In      -         10.589      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 144MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        25 uses
SB_DFF          71 uses
SB_DFFE         8 uses
SB_DFFSR        26 uses
SB_DFFSS        2 uses
VCC             2 uses
SB_LUT4         254 uses

I/O ports: 27
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   107 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 254 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 254 = 254 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 13:05:39 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 13:06:15 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 13:06:15 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 13:06:15 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 13:06:15 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 13:06:17 2019

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 13:06:17 2019

multi_srs_gen completed
# Sat Aug 24 13:06:17 2019

Return Code: 0
Run Time:00h:00m:00s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 13:06:17 2019

premap completed with warnings
# Sat Aug 24 13:06:17 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 13:06:17 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 13:06:17 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 13:06:19 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 13:06:15 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":146:103:146:110|Ignoring property syn_keep
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":213:116:213:123|Ignoring property syn_keep
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":66:20:66:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":193:7:193:15|Removing wire tx_serial, as there is no assignment to it.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":68:2:68:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Register bit tx_byte_counter[7] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning register bits 7 to 5 of tx_byte_counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":145:2:145:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":138:6:138:17|*Unassigned bits of rx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:6:203:17|*Unassigned bits of tx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":195:34:195:50|*Input tx_data_container[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[0][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[1][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[2][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[3][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[4][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[5][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[6][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[7][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[8][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[9][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[10][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[11][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[12][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[13][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[14][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":189:13:189:25|*Input tx_data_frame[15][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":9:8:9:12|Inout PIN_4 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":10:8:10:12|Inout PIN_5 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":11:8:11:12|Inout PIN_6 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":20:8:20:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":21:8:21:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":22:8:22:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":23:8:23:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_21 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 13:06:16 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 13:06:16 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 13:06:16 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 13:06:17 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 13:06:17 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_1(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_0(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_1(verilog) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_0_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_1_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_2_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_3_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_4_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_5_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_6_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_7_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_8_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_9_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_10_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_11_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_12_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_13_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_14_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":208:10:208:11|Removing sequential instance rx_data_frame_15_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     140.9 MHz     7.099         inferred     Autoconstr_clkgroup_0     173  
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Found inferred clock top|CLK which controls 173 sequential elements including quad_counter0.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 13:06:17 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 13:06:17 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":212:2:212:7|Removing sequential instance tx_crc_calculate (in view: work.top(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_tx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_rx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Removing sequential instance quad_counter0.count[31:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":11:2:11:7|Removing sequential instance quad_counter0.quadB_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":10:2:10:7|Removing sequential instance quad_counter0.quadA_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":50:15:50:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Clock_Count[6:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Data[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":45:2:45:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 178 /       106
   2		0h:00m:00s		    -1.63ns		 172 /       106
   3		0h:00m:00s		    -1.63ns		 169 /       106
@N: FX271 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Replicating instance tx.r_SM_Main[2] (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":40:6:40:9|Replicating instance tx.un1_o_Tx_Serial8_0_a2 (in view: work.top(verilog)) with 3 loads 2 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:00s		    -0.23ns		 247 /       107
   5		0h:00m:01s		    -0.23ns		 252 /       107
   6		0h:00m:01s		    -0.23ns		 253 /       107


   7		0h:00m:01s		    -0.23ns		 251 /       107
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 107 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               107        tx_byte_counter[3]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 144MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 144MB)

@W: MT420 |Found inferred clock top|CLK with period 9.19ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 13:06:19 2019
#


Top view:               top
Requested Frequency:    108.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.622

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            108.8 MHz     92.5 MHz      9.194         10.816        -1.622     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  9.194       -1.622  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                Arrival           
Instance                Reference     Type         Pin     Net                  Time        Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
tx.r_Clock_Count[1]     top|CLK       SB_DFF       Q       r_Clock_Count[1]     0.796       -1.622
tx.r_Clock_Count[2]     top|CLK       SB_DFF       Q       r_Clock_Count[2]     0.796       -1.550
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     Q       r_Clock_Count[3]     0.796       -1.550
tx.r_Bit_Index[1]       top|CLK       SB_DFFSR     Q       r_Bit_Index[1]       0.796       -1.529
tx.r_Clock_Count[3]     top|CLK       SB_DFF       Q       r_Clock_Count[3]     0.796       -1.519
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     Q       r_Clock_Count[5]     0.796       -1.478
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     Q       r_Clock_Count[1]     0.796       -1.478
tx.r_Bit_Index[2]       top|CLK       SB_DFF       Q       r_Bit_Index[2]       0.796       -1.457
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     Q       r_Clock_Count[0]     0.796       -1.447
rx.r_Clock_Count[6]     top|CLK       SB_DFFSR     Q       r_Clock_Count[6]     0.796       -1.447
==================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                      Required           
Instance                Reference     Type         Pin     Net                        Time         Slack 
                        Clock                                                                            
---------------------------------------------------------------------------------------------------------
tx.r_Tx_Done            top|CLK       SB_DFFSR     D       r_Tx_Done_en               9.039        -1.622
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[0]     9.039        -1.550
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[3]     9.039        -1.550
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[5]     9.039        -1.550
tx.o_Tx_Serial          top|CLK       SB_DFFSS     D       o_Tx_Serial                9.039        -1.529
rx.r_SM_Main[0]         top|CLK       SB_DFF       D       r_SM_Main_8[0]             9.039        -1.529
tx.r_Tx_Active          top|CLK       SB_DFFSS     D       r_Tx_Active_en             9.039        -1.529
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[1]     9.039        -1.478
rx.r_Clock_Count[4]     top|CLK       SB_DFFSR     D       r_Clock_Count_8[4]         9.039        -1.478
rx.r_Clock_Count[2]     top|CLK       SB_DFFSR     D       r_Clock_Count_8[2]         9.039        -1.478
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.622

    Number of logic level(s):                4
    Starting point:                          tx.r_Clock_Count[1] / Q
    Ending point:                            tx.r_Tx_Done / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
tx.r_Clock_Count[1]              SB_DFF       Q        Out     0.796     0.796       -         
r_Clock_Count[1]                 Net          -        -       1.599     -           10        
tx.r_Clock_Count_RNI6BSO1[3]     SB_LUT4      I0       In      -         2.395       -         
tx.r_Clock_Count_RNI6BSO1[3]     SB_LUT4      O        Out     0.661     3.056       -         
r_Clock_Count12lt5_0             Net          -        -       1.371     -           5         
tx.r_Clock_Count_RNIVMAL2[5]     SB_LUT4      I0       In      -         4.427       -         
tx.r_Clock_Count_RNIVMAL2[5]     SB_LUT4      O        Out     0.661     5.089       -         
r_Clock_Count13                  Net          -        -       1.371     -           6         
tx.r_Tx_Done_RNO_0               SB_LUT4      I0       In      -         6.460       -         
tx.r_Tx_Done_RNO_0               SB_LUT4      O        Out     0.661     7.121       -         
un1_o_Tx_Serial8_0               Net          -        -       1.371     -           1         
tx.r_Tx_Done_RNO                 SB_LUT4      I0       In      -         8.492       -         
tx.r_Tx_Done_RNO                 SB_LUT4      O        Out     0.661     9.154       -         
r_Tx_Done_en                     Net          -        -       1.507     -           1         
tx.r_Tx_Done                     SB_DFFSR     D        In      -         10.661      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.816 is 3.597(33.3%) logic and 7.219(66.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          tx.r_Clock_Count[2] / Q
    Ending point:                            tx.r_Tx_Done / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
tx.r_Clock_Count[2]              SB_DFF       Q        Out     0.796     0.796       -         
r_Clock_Count[2]                 Net          -        -       1.599     -           9         
tx.r_Clock_Count_RNI6BSO1[3]     SB_LUT4      I1       In      -         2.395       -         
tx.r_Clock_Count_RNI6BSO1[3]     SB_LUT4      O        Out     0.589     2.984       -         
r_Clock_Count12lt5_0             Net          -        -       1.371     -           5         
tx.r_Clock_Count_RNIVMAL2[5]     SB_LUT4      I0       In      -         4.355       -         
tx.r_Clock_Count_RNIVMAL2[5]     SB_LUT4      O        Out     0.661     5.017       -         
r_Clock_Count13                  Net          -        -       1.371     -           6         
tx.r_Tx_Done_RNO_0               SB_LUT4      I0       In      -         6.388       -         
tx.r_Tx_Done_RNO_0               SB_LUT4      O        Out     0.661     7.049       -         
un1_o_Tx_Serial8_0               Net          -        -       1.371     -           1         
tx.r_Tx_Done_RNO                 SB_LUT4      I0       In      -         8.420       -         
tx.r_Tx_Done_RNO                 SB_LUT4      O        Out     0.661     9.082       -         
r_Tx_Done_en                     Net          -        -       1.507     -           1         
tx.r_Tx_Done                     SB_DFFSR     D        In      -         10.589      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]              SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                 Net          -        -       1.599     -           9         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      O        Out     0.661     3.056       -         
r_Clock_Count14_4                Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      I0       In      -         4.427       -         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      O        Out     0.661     5.089       -         
r_Clock_Count14                  Net          -        -       1.371     -           9         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      I0       In      -         6.460       -         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      O        Out     0.661     7.121       -         
r_Clock_Count_1_sqmuxa           Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO[0]          SB_LUT4      I1       In      -         8.492       -         
rx.r_Clock_Count_RNO[0]          SB_LUT4      O        Out     0.589     9.082       -         
r_Clock_Count_8_0_i[0]           Net          -        -       1.507     -           1         
rx.r_Clock_Count[0]              SB_DFFSR     D        In      -         10.589      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]              SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                 Net          -        -       1.599     -           9         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      O        Out     0.661     3.056       -         
r_Clock_Count14_4                Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      I0       In      -         4.427       -         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      O        Out     0.661     5.089       -         
r_Clock_Count14                  Net          -        -       1.371     -           9         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      I0       In      -         6.460       -         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      O        Out     0.661     7.121       -         
r_Clock_Count_1_sqmuxa           Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO[5]          SB_LUT4      I1       In      -         8.492       -         
rx.r_Clock_Count_RNO[5]          SB_LUT4      O        Out     0.589     9.082       -         
r_Clock_Count_8_0_i[5]           Net          -        -       1.507     -           1         
rx.r_Clock_Count[5]              SB_DFFSR     D        In      -         10.589      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]              SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                 Net          -        -       1.599     -           9         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      O        Out     0.661     3.056       -         
r_Clock_Count14_4                Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      I0       In      -         4.427       -         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      O        Out     0.661     5.089       -         
r_Clock_Count14                  Net          -        -       1.371     -           9         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      I0       In      -         6.460       -         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      O        Out     0.661     7.121       -         
r_Clock_Count_1_sqmuxa           Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO[3]          SB_LUT4      I1       In      -         8.492       -         
rx.r_Clock_Count_RNO[3]          SB_LUT4      O        Out     0.589     9.082       -         
r_Clock_Count_8_0_i[3]           Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]              SB_DFFSR     D        In      -         10.589      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 144MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        25 uses
SB_DFF          71 uses
SB_DFFE         8 uses
SB_DFFSR        26 uses
SB_DFFSS        2 uses
VCC             2 uses
SB_LUT4         254 uses

I/O ports: 27
I/O primitives: 13
SB_GB_IO       1 use
SB_IO          12 uses

I/O Register bits:                  0
Register bits not including I/Os:   107 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 254 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 254 = 254 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 13:06:19 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
parse file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top...

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_14, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_15, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_16, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_17, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_18, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_19, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_20, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_21, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_4, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_5, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_6, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_7, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_8, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for PIN_9, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top
SDC file             - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	254
    Number of DFFs      	:	107
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	12
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	22
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	22
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2216: SB_GB_IO 'CLK_ibuf_gb_io' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_ibuf_gb_io' and SB_GB 'CLK_ibuf_gb_io_gb'

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_ibuf_gb_io", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.

Design Statistics after Packing
    Number of LUTs      	:	276
    Number of DFFs      	:	107
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	82
        LUT, DFF and CARRY	:	25
    Combinational LogicCells
        Only LUT         	:	169
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	276/7680
    PLBs                        :	36/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 31.4 (sec)

Final Design Statistics
    Number of LUTs      	:	276
    Number of DFFs      	:	107
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	13
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	276/7680
    PLBs                        :	43/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	13/63
    PLLs                        :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 2
Clock: CLK | Frequency: 124.16 MHz | Target: 16.00 MHz
Clock: top|CLK | Frequency: N/A | Target: 108.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 32.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 512
used logic cells: 276
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc" --dst_sdc_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 512
used logic cells: 276
Translating sdc file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/placer/top_pl.sdc...
Translated sdc file is /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc --outdir /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Read device time: 8
I1209: Started routing
I1223: Total Nets : 324 
I1212: Iteration  1 :    73 unrouted : 0 seconds
I1212: Iteration  2 :    14 unrouted : 0 seconds
I1212: Iteration  3 :     3 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
 total           326892K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v" --vhdl "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd" --lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/packer/top_pk.sdc" --out-sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.v
Writing /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc" --sdf-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf" --report-file "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/top_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/netlister/top_sbt.sdc --sdf-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/simulation_netlist/top_sbt.sdf --report-file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/timer/top_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_gb_io_preio", in the clock network. Converting the timing arc to positive-unate
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
Unrecognizable name top
Ignore unconnected port:PIN_9, when loading IO constraint.
Ignore unconnected port:PIN_8, when loading IO constraint.
Ignore unconnected port:PIN_7, when loading IO constraint.
Ignore unconnected port:PIN_6, when loading IO constraint.
Ignore unconnected port:PIN_5, when loading IO constraint.
Ignore unconnected port:PIN_4, when loading IO constraint.
Ignore unconnected port:PIN_21, when loading IO constraint.
Ignore unconnected port:PIN_20, when loading IO constraint.
Ignore unconnected port:PIN_19, when loading IO constraint.
Ignore unconnected port:PIN_18, when loading IO constraint.
Ignore unconnected port:PIN_17, when loading IO constraint.
Ignore unconnected port:PIN_16, when loading IO constraint.
Ignore unconnected port:PIN_15, when loading IO constraint.
Ignore unconnected port:PIN_14, when loading IO constraint.
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
QPainter::setCompositionMode: Blend modes not supported on device
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -options "template_syn.prj" 
starting Synplify_ProCurrent Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
running Synplify_ProCurrent Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Information : Using arguments of synplify instead, will not check them here.
Child process exit with 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synplify_Pro succeed.
Synthesis runtime 453 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
parse file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top...

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
Warning: pin SPI_SS doesn't exist in the design netlist.ignoring the set_io command on line 65 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_SCK doesn't exist in the design netlist.ignoring the set_io command on line 66 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO0 doesn't exist in the design netlist.ignoring the set_io command on line 67 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO1 doesn't exist in the design netlist.ignoring the set_io command on line 68 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO2 doesn't exist in the design netlist.ignoring the set_io command on line 69 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin SPI_IO3 doesn't exist in the design netlist.ignoring the set_io command on line 70 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_25 doesn't exist in the design netlist.ignoring the set_io command on line 72 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_26 doesn't exist in the design netlist.ignoring the set_io command on line 73 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_27 doesn't exist in the design netlist.ignoring the set_io command on line 74 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_28 doesn't exist in the design netlist.ignoring the set_io command on line 75 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_29 doesn't exist in the design netlist.ignoring the set_io command on line 76 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_30 doesn't exist in the design netlist.ignoring the set_io command on line 77 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin PIN_31 doesn't exist in the design netlist.ignoring the set_io command on line 78 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
parse file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top...

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.
"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 13:24:49 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 13:24:49 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 13:24:49 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 13:24:49 2019
compiler exited with errors
Job failed on: template_syn|template_Implmnt

Job: "compiler" terminated with error status: 2
See log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synlog/template_compiler.srr"
# Sat Aug 24 13:24:49 2019

Return Code: 2
Run Time:00h:00m:00s
Complete: Compile Process on template_syn|template_Implmnt
Complete: Compile on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=2

exit status=2

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 2.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 13:24:49 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@E: CG243 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:2:14:6|Expecting ) or comma delimiter
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":76:32:76:39|Ignoring property syn_keep
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":127:72:127:82|Ignoring property syn_noprune
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":136:34:136:41|Ignoring property syn_keep
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":140:45:140:55|Ignoring property syn_noprune
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:97:154:107|Ignoring property syn_noprune
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":155:60:155:70|Ignoring property syn_noprune
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":158:103:158:110|Ignoring property syn_keep
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":159:33:159:40|Ignoring property syn_keep
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":201:46:201:56|Ignoring property syn_noprune
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":202:34:202:41|Ignoring property syn_keep
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":218:97:218:107|Ignoring property syn_noprune
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":219:75:219:85|Ignoring property syn_noprune
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":224:116:224:123|Ignoring property syn_keep
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":225:33:225:40|Ignoring property syn_keep
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 13:24:49 2019

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 13:24:49 2019

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 0 seconds"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/synpwrap/synpwrap" -prj "template_syn.prj" -log "template_Implmnt/template.srr"
starting Synthesisrunning SynthesisRunning in Lattice mode


Starting:    /home/letrend/lscc/iCEcube2.2017.08/synpbase/linux_a_64/mbin/synbatch
Install:     /home/letrend/lscc/iCEcube2.2017.08/synpbase
Hostname:    base
Date:        Sat Aug 24 13:25:10 2019
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch template_syn.prj
ProductType: synplify_pro





auto_infer_blackbox is not supported in current product.
log file: "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srr"
Running: template_Implmnt in foreground

Running template_syn|template_Implmnt

Running: compile (Compile) on template_syn|template_Implmnt
# Sat Aug 24 13:25:10 2019

Running: compile_flow (Compile Process) on template_syn|template_Implmnt
# Sat Aug 24 13:25:10 2019

Running: compiler (Compile Input) on template_syn|template_Implmnt
# Sat Aug 24 13:25:10 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs

compiler completed
# Sat Aug 24 13:25:16 2019

Return Code: 0
Run Time:00h:00m:06s

Running: multi_srs_gen (Multi-srs Generator) on template_syn|template_Implmnt
# Sat Aug 24 13:25:16 2019

multi_srs_gen completed
# Sat Aug 24 13:25:17 2019

Return Code: 0
Run Time:00h:00m:01s
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_mult.srs to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srs
Complete: Compile Process on template_syn|template_Implmnt

Running: premap (Pre-mapping) on template_syn|template_Implmnt
# Sat Aug 24 13:25:17 2019

premap completed with warnings
# Sat Aug 24 13:25:17 2019

Return Code: 1
Run Time:00h:00m:00s
Complete: Compile on template_syn|template_Implmnt

Running: map (Map) on template_syn|template_Implmnt
# Sat Aug 24 13:25:17 2019
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on template_syn|template_Implmnt
# Sat Aug 24 13:25:17 2019
Copied /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.srm

fpga_mapper completed with warnings
# Sat Aug 24 13:25:19 2019

Return Code: 1
Run Time:00h:00m:02s
Complete: Map on template_syn|template_Implmnt
Complete: Logic Synthesis on template_syn|template_Implmnt

exit status=0

exit status=0

Copyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.
Child process exit with 0.

==contents of template_Implmnt/template.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: /home/letrend/lscc/iCEcube2.2017.08/synpbase
#OS: Linux 
#Hostname: base

# Sat Aug 24 13:25:10 2019

#Implementation: template_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Running on host :base
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/generic/sb_ice40.v" (library work)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/umr_capim.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/letrend/lscc/iCEcube2.2017.08/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v" (library work)
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":155:103:155:110|Ignoring property syn_keep
@W: CS133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":221:116:221:123|Ignoring property syn_keep
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v" (library work)
@N: CG334 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":355:13:355:25|Read directive translate_off.
@N: CG333 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":357:13:357:24|Read directive translate_on.
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v" (library work)
@I::"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":3:7:3:10|Synthesizing module quad in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":32:7:32:10|Synthesizing module lfsr in library work.

	LFSR_WIDTH=32'b00000000000000000000000000010000
	LFSR_POLY=16'b0001110110110111
	LFSR_CONFIG=48'b010001110100000101001100010011110100100101010011
	LFSR_FEED_FORWARD=32'b00000000000000000000000000000000
	REVERSE=32'b00000000000000000000000000000001
	DATA_WIDTH=32'b00000000000000000000000010000000
	STYLE=32'b01000001010101010101010001001111
	STYLE_INT=32'b01001100010011110100111101010000
   Generated name = lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP

@W: CG532 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":209:0:209:6|Within an initial block, only Verilog force statements and memory $readmemh/$readmemb initialization statements are recognized, and all other content is ignored.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":207:14:207:14|Object k is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":367:7:367:7|Object n is declared but not assigned. Either assign a value or remove the declaration.
@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":32:7:32:14|Synthesizing module lfsr_crc in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":14:7:14:13|Synthesizing module uart_rx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":14:7:14:13|Synthesizing module uart_tx in library work.

@N: CG364 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Synthesizing module top in library work.

@W: CG360 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":39:9:39:14|Removing wire SPI_SS, as there is no assignment to it.
@W: CG360 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":40:9:40:15|Removing wire SPI_SCK, as there is no assignment to it.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":75:20:75:22|Object pwm is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":147:6:147:17|Object rx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:6:211:17|Object tx_crc_reset is declared but not assigned. Either assign a value or remove the declaration.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register WAIT_FOR_TRANSMISSION[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register TX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register IDLE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register RECEIVE[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register TRANSMIT[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register CRC[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register RX_ERROR[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Pruning unused register pwm_delay[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Register bit PHASES[0] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Register bit PHASES[1] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Register bit PHASES[2] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Register bit PHASES[3] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Register bit PHASES[4] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":77:2:77:7|Register bit PHASES[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Register bit tx_transmission is always 1.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Register bit tx_byte_counter[5] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Register bit tx_byte_counter[6] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Register bit tx_byte_counter[7] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning register bits 7 to 5 of tx_byte_counter[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Pruning unused register rx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL177 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":154:2:154:7|Sharing sequential element trigger_response. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_0_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_1_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_2_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_3_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_4_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_5_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_6_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_7_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_8_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_9_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_10_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_11_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_12_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_13_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_14_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Pruning unused register rx_data_frame_15_[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Pruning unused register tx_crc_calculate. Make sure that there are no unused intermediate registers.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":147:6:147:17|*Unassigned bits of rx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@A: CL153 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":211:6:211:17|*Unassigned bits of tx_crc_reset are referenced and tied to 0 -- simulation mismatch possible.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":203:34:203:50|*Input tx_data_container[127:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[0][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[1][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[2][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[3][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[4][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[5][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[6][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[7][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[8][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[9][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[10][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[11][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[12][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[13][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[14][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":198:13:198:25|*Input tx_data_frame[15][7:0] to expression [pmux] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":39:9:39:14|*Output SPI_SS has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":40:9:40:15|*Output SPI_SCK has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":14:8:14:12|Input PIN_4 is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":15:8:15:12|Input PIN_5 is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":16:8:16:12|Input PIN_6 is unused.
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":19:8:19:12|Inout PIN_9 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":24:8:24:13|Inout PIN_14 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":25:8:25:13|Inout PIN_15 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":26:8:26:13|Inout PIN_16 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":27:8:27:13|Inout PIN_17 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":28:8:28:13|Inout PIN_18 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":29:8:29:13|Inout PIN_19 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":30:8:30:13|Inout PIN_20 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":31:8:31:13|Inout PIN_21 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":32:8:32:13|Inout PIN_25 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":33:8:33:13|Inout PIN_26 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":34:8:34:13|Inout PIN_27 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":35:8:35:13|Inout PIN_28 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":36:8:36:13|Inout PIN_29 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":37:8:37:13|Inout PIN_30 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":38:8:38:13|Inout PIN_31 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":41:8:41:14|Inout SPI_IO0 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":42:8:42:14|Inout SPI_IO1 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":43:8:43:14|Inout SPI_IO2 is unused
@W: CL158 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":44:8:44:14|Inout SPI_IO3 is unused
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[7] is always 0.
@N: CL189 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Register bit r_Clock_Count[8] is always 0.
@W: CL279 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Pruning register bits 8 to 7 of r_Clock_Count[8:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Trying to extract state machine for register r_SM_Main.
@N: CL201 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|Trying to extract state machine for register r_SM_Main.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":50:33:50:39|Input data_in is unused.
@N: CL159 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr.v":51:33:51:40|Input state_in is unused.

At c_ver Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 110MB peak: 226MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sat Aug 24 13:25:15 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 13:25:15 2019

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 4MB peak: 5MB)

Process took 0h:00m:05s realtime, 0h:00m:05s cputime

Process completed successfully.
# Sat Aug 24 13:25:15 2019

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_comp.srs changed - recompiling
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":2:7:2:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Aug 24 13:25:16 2019

###########################################################]
Pre-mapping Report

# Sat Aug 24 13:25:17 2019

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt 
Printing clock  summary report in "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 104MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 103MB peak: 105MB)

@N: MO111 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":40:9:40:15|Tristate driver SPI_SCK (in view: work.top(verilog)) on net SPI_SCK (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":39:9:39:14|Tristate driver SPI_SS (in view: work.top(verilog)) on net SPI_SS (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_1(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_0(verilog) because it does not drive other instances.
@N: BN115 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":200:0:200:8|Removing instance lfsr_inst (in view: work.lfsr_crc_0(verilog)) of type view:work.lfsr_16s_7607_GALOIS_0s_1s_128s_AUTO_LOOP_1(verilog) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_1(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance state_reg[15:0] (in view: work.lfsr_crc_0(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_0_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_1_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_2_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_3_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_4_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_5_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_6_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_7_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_8_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_9_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_10_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_11_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_12_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_13_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_14_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":216:10:216:11|Removing sequential instance rx_data_frame_15_[7:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
top|CLK     140.9 MHz     7.099         inferred     Autoconstr_clkgroup_0     173  
====================================================================================

@W: MT529 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Found inferred clock top|CLK which controls 173 sequential elements including quad_counter0.count[31:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":40:9:40:15|Tristate driver SPI_SCK (in view: work.top(verilog)) on net SPI_SCK (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":39:9:39:14|Tristate driver SPI_SS (in view: work.top(verilog)) on net SPI_SS (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 13:25:17 2019

###########################################################]
Map & Optimize Report

# Sat Aug 24 13:25:17 2019

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 09:30:53
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 102MB peak: 104MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO111 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":40:9:40:15|Tristate driver SPI_SCK (in view: work.top(verilog)) on net SPI_SCK (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":39:9:39:14|Tristate driver SPI_SS (in view: work.top(verilog)) on net SPI_SS (in view: work.top(verilog)) has its enable tied to GND.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":220:2:220:7|Removing sequential instance tx_crc_calculate (in view: work.top(verilog)) of type view:PrimLib.sdffr(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_tx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog-lfsr/rtl/lfsr_crc.v":207:0:207:5|Removing sequential instance crc_check_rx.output_reg[15:0] (in view: work.top(verilog)) of type view:PrimLib.sdffre(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":16:2:16:7|Removing sequential instance quad_counter0.count[31:0] (in view: work.top(verilog)) of type view:PrimLib.dffe(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":11:2:11:7|Removing sequential instance quad_counter0.quadB_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.
@N: BN362 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/quad.v":10:2:10:7|Removing sequential instance quad_counter0.quadA_delayed (in view: work.top(verilog)) of type view:PrimLib.dff(prim) because it does not drive other instances.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":65:15:65:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@W: FA239 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":65:15:65:50|ROM LED_1 (in view: work.top(verilog)) mapped in logic. To map to a technology ROM, apply attribute syn_romstyle on this instance.
@N: MO106 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":65:15:65:50|Found ROM .delname. (in view: work.top(verilog)) with 32 words by 1 bit.
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Clock_Count[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_DV is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":49:2:49:7|User-specified initial value defined for instance rx.r_Rx_Byte[7:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data_R is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_rx.v":41:2:41:7|User-specified initial value defined for instance rx.r_Rx_Data is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_SM_Main[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Clock_Count[6:0] is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Done is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Active is being ignored. 
@W: FX1039 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|User-specified initial value defined for instance tx.r_Tx_Data[7:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@N: MO231 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":60:2:60:7|Found counter in view:work.top(verilog) instance blink_counter[25:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 178 /       106
   2		0h:00m:00s		    -1.63ns		 172 /       106
   3		0h:00m:00s		    -1.63ns		 169 /       106
@N: FX271 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":37:2:37:7|Replicating instance tx.r_SM_Main[2] (in view: work.top(verilog)) with 16 loads 1 time to improve timing.
@N: FX271 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/roboy_fpga_code/roboy_fpga_code/uart/uart_tx.v":40:6:40:9|Replicating instance tx.un1_o_Tx_Serial8_0_a2 (in view: work.top(verilog)) with 3 loads 2 time(s) to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   4		0h:00m:00s		    -0.23ns		 247 /       107
   5		0h:00m:01s		    -0.23ns		 252 /       107
   6		0h:00m:01s		    -0.23ns		 253 /       107


   7		0h:00m:01s		    -0.23ns		 251 /       107
@N: FX1016 :"/home/letrend/workspace/bldc_motorboard/software/icecube2_template/verilog/TinyFPGA_B.v":3:8:3:10|SB_GB_IO inserted on the port CLK.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 139MB peak: 144MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 107 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf_gb_io      SB_GB_IO               107        tx_byte_counter[3]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 112MB peak: 144MB)

Writing Analyst data base /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/synwork/template_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 144MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 138MB peak: 144MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 144MB)

@W: MT420 |Found inferred clock top|CLK with period 9.19ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Aug 24 13:25:19 2019
#


Top view:               top
Requested Frequency:    108.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.622

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
top|CLK            108.8 MHz     92.5 MHz      9.194         10.816        -1.622     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
top|CLK   top|CLK  |  9.194       -1.622  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|CLK
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                Arrival           
Instance                Reference     Type         Pin     Net                  Time        Slack 
                        Clock                                                                     
--------------------------------------------------------------------------------------------------
tx.r_Clock_Count[1]     top|CLK       SB_DFF       Q       r_Clock_Count[1]     0.796       -1.622
tx.r_Clock_Count[2]     top|CLK       SB_DFF       Q       r_Clock_Count[2]     0.796       -1.550
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     Q       r_Clock_Count[3]     0.796       -1.550
tx.r_Bit_Index[1]       top|CLK       SB_DFFSR     Q       r_Bit_Index[1]       0.796       -1.529
tx.r_Clock_Count[3]     top|CLK       SB_DFF       Q       r_Clock_Count[3]     0.796       -1.519
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     Q       r_Clock_Count[5]     0.796       -1.478
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     Q       r_Clock_Count[1]     0.796       -1.478
tx.r_Bit_Index[2]       top|CLK       SB_DFF       Q       r_Bit_Index[2]       0.796       -1.457
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     Q       r_Clock_Count[0]     0.796       -1.447
rx.r_Clock_Count[6]     top|CLK       SB_DFFSR     Q       r_Clock_Count[6]     0.796       -1.447
==================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                      Required           
Instance                Reference     Type         Pin     Net                        Time         Slack 
                        Clock                                                                            
---------------------------------------------------------------------------------------------------------
tx.r_Tx_Done            top|CLK       SB_DFFSR     D       r_Tx_Done_en               9.039        -1.622
rx.r_Clock_Count[0]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[0]     9.039        -1.550
rx.r_Clock_Count[3]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[3]     9.039        -1.550
rx.r_Clock_Count[5]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[5]     9.039        -1.550
tx.o_Tx_Serial          top|CLK       SB_DFFSS     D       o_Tx_Serial                9.039        -1.529
rx.r_SM_Main[0]         top|CLK       SB_DFF       D       r_SM_Main_8[0]             9.039        -1.529
tx.r_Tx_Active          top|CLK       SB_DFFSS     D       r_Tx_Active_en             9.039        -1.529
rx.r_Clock_Count[1]     top|CLK       SB_DFFSR     D       r_Clock_Count_8_0_i[1]     9.039        -1.478
rx.r_Clock_Count[4]     top|CLK       SB_DFFSR     D       r_Clock_Count_8[4]         9.039        -1.478
rx.r_Clock_Count[2]     top|CLK       SB_DFFSR     D       r_Clock_Count_8[2]         9.039        -1.478
=========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.661
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.622

    Number of logic level(s):                4
    Starting point:                          tx.r_Clock_Count[1] / Q
    Ending point:                            tx.r_Tx_Done / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
tx.r_Clock_Count[1]              SB_DFF       Q        Out     0.796     0.796       -         
r_Clock_Count[1]                 Net          -        -       1.599     -           10        
tx.r_Clock_Count_RNI6BSO1[3]     SB_LUT4      I0       In      -         2.395       -         
tx.r_Clock_Count_RNI6BSO1[3]     SB_LUT4      O        Out     0.661     3.056       -         
r_Clock_Count12lt5_0             Net          -        -       1.371     -           5         
tx.r_Clock_Count_RNIVMAL2[5]     SB_LUT4      I0       In      -         4.427       -         
tx.r_Clock_Count_RNIVMAL2[5]     SB_LUT4      O        Out     0.661     5.089       -         
r_Clock_Count13                  Net          -        -       1.371     -           6         
tx.r_Tx_Done_RNO_0               SB_LUT4      I0       In      -         6.460       -         
tx.r_Tx_Done_RNO_0               SB_LUT4      O        Out     0.661     7.121       -         
un1_o_Tx_Serial8_0               Net          -        -       1.371     -           1         
tx.r_Tx_Done_RNO                 SB_LUT4      I0       In      -         8.492       -         
tx.r_Tx_Done_RNO                 SB_LUT4      O        Out     0.661     9.154       -         
r_Tx_Done_en                     Net          -        -       1.507     -           1         
tx.r_Tx_Done                     SB_DFFSR     D        In      -         10.661      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.816 is 3.597(33.3%) logic and 7.219(66.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          tx.r_Clock_Count[2] / Q
    Ending point:                            tx.r_Tx_Done / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
tx.r_Clock_Count[2]              SB_DFF       Q        Out     0.796     0.796       -         
r_Clock_Count[2]                 Net          -        -       1.599     -           9         
tx.r_Clock_Count_RNI6BSO1[3]     SB_LUT4      I1       In      -         2.395       -         
tx.r_Clock_Count_RNI6BSO1[3]     SB_LUT4      O        Out     0.589     2.984       -         
r_Clock_Count12lt5_0             Net          -        -       1.371     -           5         
tx.r_Clock_Count_RNIVMAL2[5]     SB_LUT4      I0       In      -         4.355       -         
tx.r_Clock_Count_RNIVMAL2[5]     SB_LUT4      O        Out     0.661     5.017       -         
r_Clock_Count13                  Net          -        -       1.371     -           6         
tx.r_Tx_Done_RNO_0               SB_LUT4      I0       In      -         6.388       -         
tx.r_Tx_Done_RNO_0               SB_LUT4      O        Out     0.661     7.049       -         
un1_o_Tx_Serial8_0               Net          -        -       1.371     -           1         
tx.r_Tx_Done_RNO                 SB_LUT4      I0       In      -         8.420       -         
tx.r_Tx_Done_RNO                 SB_LUT4      O        Out     0.661     9.082       -         
r_Tx_Done_en                     Net          -        -       1.507     -           1         
tx.r_Tx_Done                     SB_DFFSR     D        In      -         10.589      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[0] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]              SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                 Net          -        -       1.599     -           9         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      O        Out     0.661     3.056       -         
r_Clock_Count14_4                Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      I0       In      -         4.427       -         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      O        Out     0.661     5.089       -         
r_Clock_Count14                  Net          -        -       1.371     -           9         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      I0       In      -         6.460       -         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      O        Out     0.661     7.121       -         
r_Clock_Count_1_sqmuxa           Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO[0]          SB_LUT4      I1       In      -         8.492       -         
rx.r_Clock_Count_RNO[0]          SB_LUT4      O        Out     0.589     9.082       -         
r_Clock_Count_8_0_i[0]           Net          -        -       1.507     -           1         
rx.r_Clock_Count[0]              SB_DFFSR     D        In      -         10.589      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[5] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]              SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                 Net          -        -       1.599     -           9         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      O        Out     0.661     3.056       -         
r_Clock_Count14_4                Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      I0       In      -         4.427       -         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      O        Out     0.661     5.089       -         
r_Clock_Count14                  Net          -        -       1.371     -           9         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      I0       In      -         6.460       -         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      O        Out     0.661     7.121       -         
r_Clock_Count_1_sqmuxa           Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO[5]          SB_LUT4      I1       In      -         8.492       -         
rx.r_Clock_Count_RNO[5]          SB_LUT4      O        Out     0.589     9.082       -         
r_Clock_Count_8_0_i[5]           Net          -        -       1.507     -           1         
rx.r_Clock_Count[5]              SB_DFFSR     D        In      -         10.589      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.194
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.039

    - Propagation time:                      10.589
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.550

    Number of logic level(s):                4
    Starting point:                          rx.r_Clock_Count[3] / Q
    Ending point:                            rx.r_Clock_Count[3] / D
    The start point is clocked by            top|CLK [rising] on pin C
    The end   point is clocked by            top|CLK [rising] on pin C

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
rx.r_Clock_Count[3]              SB_DFFSR     Q        Out     0.796     0.796       -         
r_Clock_Count[3]                 Net          -        -       1.599     -           9         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      I0       In      -         2.395       -         
rx.r_Clock_Count_RNI96GI[3]      SB_LUT4      O        Out     0.661     3.056       -         
r_Clock_Count14_4                Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      I0       In      -         4.427       -         
rx.r_Clock_Count_RNI4UV41[0]     SB_LUT4      O        Out     0.661     5.089       -         
r_Clock_Count14                  Net          -        -       1.371     -           9         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      I0       In      -         6.460       -         
rx.r_Rx_Data_RNII5BC1            SB_LUT4      O        Out     0.661     7.121       -         
r_Clock_Count_1_sqmuxa           Net          -        -       1.371     -           3         
rx.r_Clock_Count_RNO[3]          SB_LUT4      I1       In      -         8.492       -         
rx.r_Clock_Count_RNO[3]          SB_LUT4      O        Out     0.589     9.082       -         
r_Clock_Count_8_0_i[3]           Net          -        -       1.507     -           1         
rx.r_Clock_Count[3]              SB_DFFSR     D        In      -         10.589      -         
===============================================================================================
Total path delay (propagation time + setup) of 10.744 is 3.525(32.8%) logic and 7.219(67.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 144MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 144MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40lp8kcm81
Cell usage:
GND             2 uses
SB_CARRY        25 uses
SB_DFF          71 uses
SB_DFFE         8 uses
SB_DFFSR        26 uses
SB_DFFSS        2 uses
VCC             2 uses
SB_LUT4         254 uses

I/O ports: 40
I/O primitives: 15
SB_GB_IO       1 use
SB_IO          14 uses

I/O Register bits:                  0
Register bits not including I/Os:   107 (1%)
Total load per clock:
   top|CLK: 1

@S |Mapping Summary:
Total  LUTs: 254 (3%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 254 = 254 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 31MB peak: 144MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Aug 24 13:25:19 2019

###########################################################]


Synthesis exit by 0.
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf " "/home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf " "-s/home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf...
Warning: pin USBP doesn't exist in the design netlist.ignoring the set_io command on line 82 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
Warning: pin USBN doesn't exist in the design netlist.ignoring the set_io command on line 83 of file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf
parse file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/pins.pcf error. But they are ignored
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/template.scf
start to read sdc/scf file /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
sdc_reader OK /home/letrend/workspace/bldc_motorboard/software/icecube2_template/constraints/clk.sdc
Stored edif netlist at /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/netlist/oadb-top...
Warning: The terminal SPI_SS_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal SPI_SCK_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to /home/letrend/workspace/bldc_motorboard/software/icecube2_template/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.
