# digital-design-verification-verilog
All basic logic gates implemented in Verilog using multiple modeling styles and verified using a self-checking SystemVerilog testbench.
