;redcode
;assert 1
	SPL 0, #332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SLT 20, @12
	SLT 20, @12
	MOV 12, @10
	MOV 12, @10
	MOV 12, @10
	MOV 12, @10
	MOV 12, @10
	MOV 12, @10
	JMP 12, #10
	MOV 12, @10
	MOV 12, @10
	MOV -4, <-20
	SUB @121, 103
	SUB @127, 106
	SUB @121, 103
	SUB 0, -100
	SPL 0, #332
	ADD 210, 60
	SUB @-127, 100
	MOV -7, <-20
	SLT 32, @317
	ADD #270, <1
	ADD 210, 60
	MOV -1, <-20
	JMZ -4, @-20
	MOV 32, @317
	SLT 20, @12
	SLT 20, @12
	SPL 0, #332
	SPL 0, #332
	SPL 0, #332
	ADD 210, <60
	JMP @42, #205
	DJN 100, 90
	SUB @121, 106
	SUB @121, 106
	ADD <-10, 9
	DJN 100, 90
	DJN 100, 90
	SUB 121, 0
	ADD #270, <1
	SUB @-127, 100
	ADD #270, <1
	ADD <-10, 9
	ADD <-10, 9
	MOV -1, <-20
