
right_project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ef90  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001c34  0800f120  0800f120  00010120  2**5
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010d54  08010d54  000129a0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010d54  08010d54  00011d54  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010d5c  08010d5c  000129a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010d5c  08010d5c  00011d5c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010d60  08010d60  00011d60  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000009a0  20000000  08010d64  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001a88  200009a0  08011704  000129a0  2**2
                  ALLOC
 10 ._user_heap_stack 00001000  20002428  08011704  00013428  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000129a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0002f188  00000000  00000000  000129d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004f9d  00000000  00000000  00041b58  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002790  00000000  00000000  00046af8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001eb8  00000000  00000000  00049288  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002fd31  00000000  00000000  0004b140  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002a817  00000000  00000000  0007ae71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011621c  00000000  00000000  000a5688  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000086  00000000  00000000  001bb8a4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000bb68  00000000  00000000  001bb92c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  001c7494  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200009a0 	.word	0x200009a0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f108 	.word	0x0800f108

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200009a4 	.word	0x200009a4
 80001cc:	0800f108 	.word	0x0800f108

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2f>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bb0:	bf24      	itt	cs
 8000bb2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bb6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bba:	d90d      	bls.n	8000bd8 <__aeabi_d2f+0x30>
 8000bbc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bc0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bc4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bc8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bcc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bd0:	bf08      	it	eq
 8000bd2:	f020 0001 	biceq.w	r0, r0, #1
 8000bd6:	4770      	bx	lr
 8000bd8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bdc:	d121      	bne.n	8000c22 <__aeabi_d2f+0x7a>
 8000bde:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000be2:	bfbc      	itt	lt
 8000be4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	4770      	bxlt	lr
 8000bea:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bee:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000bf2:	f1c2 0218 	rsb	r2, r2, #24
 8000bf6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bfa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bfe:	fa20 f002 	lsr.w	r0, r0, r2
 8000c02:	bf18      	it	ne
 8000c04:	f040 0001 	orrne.w	r0, r0, #1
 8000c08:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c0c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c10:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c14:	ea40 000c 	orr.w	r0, r0, ip
 8000c18:	fa23 f302 	lsr.w	r3, r3, r2
 8000c1c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c20:	e7cc      	b.n	8000bbc <__aeabi_d2f+0x14>
 8000c22:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c26:	d107      	bne.n	8000c38 <__aeabi_d2f+0x90>
 8000c28:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c2c:	bf1e      	ittt	ne
 8000c2e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c32:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c36:	4770      	bxne	lr
 8000c38:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c3c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c40:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c44:	4770      	bx	lr
 8000c46:	bf00      	nop

08000c48 <__aeabi_uldivmod>:
 8000c48:	b953      	cbnz	r3, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4a:	b94a      	cbnz	r2, 8000c60 <__aeabi_uldivmod+0x18>
 8000c4c:	2900      	cmp	r1, #0
 8000c4e:	bf08      	it	eq
 8000c50:	2800      	cmpeq	r0, #0
 8000c52:	bf1c      	itt	ne
 8000c54:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c58:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c5c:	f000 b988 	b.w	8000f70 <__aeabi_idiv0>
 8000c60:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c64:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c68:	f000 f806 	bl	8000c78 <__udivmoddi4>
 8000c6c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c70:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c74:	b004      	add	sp, #16
 8000c76:	4770      	bx	lr

08000c78 <__udivmoddi4>:
 8000c78:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c7c:	9d08      	ldr	r5, [sp, #32]
 8000c7e:	468e      	mov	lr, r1
 8000c80:	4604      	mov	r4, r0
 8000c82:	4688      	mov	r8, r1
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d14a      	bne.n	8000d1e <__udivmoddi4+0xa6>
 8000c88:	428a      	cmp	r2, r1
 8000c8a:	4617      	mov	r7, r2
 8000c8c:	d962      	bls.n	8000d54 <__udivmoddi4+0xdc>
 8000c8e:	fab2 f682 	clz	r6, r2
 8000c92:	b14e      	cbz	r6, 8000ca8 <__udivmoddi4+0x30>
 8000c94:	f1c6 0320 	rsb	r3, r6, #32
 8000c98:	fa01 f806 	lsl.w	r8, r1, r6
 8000c9c:	fa20 f303 	lsr.w	r3, r0, r3
 8000ca0:	40b7      	lsls	r7, r6
 8000ca2:	ea43 0808 	orr.w	r8, r3, r8
 8000ca6:	40b4      	lsls	r4, r6
 8000ca8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cac:	fa1f fc87 	uxth.w	ip, r7
 8000cb0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cb4:	0c23      	lsrs	r3, r4, #16
 8000cb6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cba:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cbe:	fb01 f20c 	mul.w	r2, r1, ip
 8000cc2:	429a      	cmp	r2, r3
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0x62>
 8000cc6:	18fb      	adds	r3, r7, r3
 8000cc8:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000ccc:	f080 80ea 	bcs.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd0:	429a      	cmp	r2, r3
 8000cd2:	f240 80e7 	bls.w	8000ea4 <__udivmoddi4+0x22c>
 8000cd6:	3902      	subs	r1, #2
 8000cd8:	443b      	add	r3, r7
 8000cda:	1a9a      	subs	r2, r3, r2
 8000cdc:	b2a3      	uxth	r3, r4
 8000cde:	fbb2 f0fe 	udiv	r0, r2, lr
 8000ce2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000ce6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cea:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cee:	459c      	cmp	ip, r3
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x8e>
 8000cf2:	18fb      	adds	r3, r7, r3
 8000cf4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000cf8:	f080 80d6 	bcs.w	8000ea8 <__udivmoddi4+0x230>
 8000cfc:	459c      	cmp	ip, r3
 8000cfe:	f240 80d3 	bls.w	8000ea8 <__udivmoddi4+0x230>
 8000d02:	443b      	add	r3, r7
 8000d04:	3802      	subs	r0, #2
 8000d06:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d0a:	eba3 030c 	sub.w	r3, r3, ip
 8000d0e:	2100      	movs	r1, #0
 8000d10:	b11d      	cbz	r5, 8000d1a <__udivmoddi4+0xa2>
 8000d12:	40f3      	lsrs	r3, r6
 8000d14:	2200      	movs	r2, #0
 8000d16:	e9c5 3200 	strd	r3, r2, [r5]
 8000d1a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d1e:	428b      	cmp	r3, r1
 8000d20:	d905      	bls.n	8000d2e <__udivmoddi4+0xb6>
 8000d22:	b10d      	cbz	r5, 8000d28 <__udivmoddi4+0xb0>
 8000d24:	e9c5 0100 	strd	r0, r1, [r5]
 8000d28:	2100      	movs	r1, #0
 8000d2a:	4608      	mov	r0, r1
 8000d2c:	e7f5      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d2e:	fab3 f183 	clz	r1, r3
 8000d32:	2900      	cmp	r1, #0
 8000d34:	d146      	bne.n	8000dc4 <__udivmoddi4+0x14c>
 8000d36:	4573      	cmp	r3, lr
 8000d38:	d302      	bcc.n	8000d40 <__udivmoddi4+0xc8>
 8000d3a:	4282      	cmp	r2, r0
 8000d3c:	f200 8105 	bhi.w	8000f4a <__udivmoddi4+0x2d2>
 8000d40:	1a84      	subs	r4, r0, r2
 8000d42:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d46:	2001      	movs	r0, #1
 8000d48:	4690      	mov	r8, r2
 8000d4a:	2d00      	cmp	r5, #0
 8000d4c:	d0e5      	beq.n	8000d1a <__udivmoddi4+0xa2>
 8000d4e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d52:	e7e2      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000d54:	2a00      	cmp	r2, #0
 8000d56:	f000 8090 	beq.w	8000e7a <__udivmoddi4+0x202>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	2e00      	cmp	r6, #0
 8000d60:	f040 80a4 	bne.w	8000eac <__udivmoddi4+0x234>
 8000d64:	1a8a      	subs	r2, r1, r2
 8000d66:	0c03      	lsrs	r3, r0, #16
 8000d68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d6c:	b280      	uxth	r0, r0
 8000d6e:	b2bc      	uxth	r4, r7
 8000d70:	2101      	movs	r1, #1
 8000d72:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d76:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d7a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d7e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d82:	429a      	cmp	r2, r3
 8000d84:	d907      	bls.n	8000d96 <__udivmoddi4+0x11e>
 8000d86:	18fb      	adds	r3, r7, r3
 8000d88:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d8c:	d202      	bcs.n	8000d94 <__udivmoddi4+0x11c>
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	f200 80e0 	bhi.w	8000f54 <__udivmoddi4+0x2dc>
 8000d94:	46c4      	mov	ip, r8
 8000d96:	1a9b      	subs	r3, r3, r2
 8000d98:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d9c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000da0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000da4:	fb02 f404 	mul.w	r4, r2, r4
 8000da8:	429c      	cmp	r4, r3
 8000daa:	d907      	bls.n	8000dbc <__udivmoddi4+0x144>
 8000dac:	18fb      	adds	r3, r7, r3
 8000dae:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000db2:	d202      	bcs.n	8000dba <__udivmoddi4+0x142>
 8000db4:	429c      	cmp	r4, r3
 8000db6:	f200 80ca 	bhi.w	8000f4e <__udivmoddi4+0x2d6>
 8000dba:	4602      	mov	r2, r0
 8000dbc:	1b1b      	subs	r3, r3, r4
 8000dbe:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dc2:	e7a5      	b.n	8000d10 <__udivmoddi4+0x98>
 8000dc4:	f1c1 0620 	rsb	r6, r1, #32
 8000dc8:	408b      	lsls	r3, r1
 8000dca:	fa22 f706 	lsr.w	r7, r2, r6
 8000dce:	431f      	orrs	r7, r3
 8000dd0:	fa0e f401 	lsl.w	r4, lr, r1
 8000dd4:	fa20 f306 	lsr.w	r3, r0, r6
 8000dd8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ddc:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000de0:	4323      	orrs	r3, r4
 8000de2:	fa00 f801 	lsl.w	r8, r0, r1
 8000de6:	fa1f fc87 	uxth.w	ip, r7
 8000dea:	fbbe f0f9 	udiv	r0, lr, r9
 8000dee:	0c1c      	lsrs	r4, r3, #16
 8000df0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000df4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000df8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dfc:	45a6      	cmp	lr, r4
 8000dfe:	fa02 f201 	lsl.w	r2, r2, r1
 8000e02:	d909      	bls.n	8000e18 <__udivmoddi4+0x1a0>
 8000e04:	193c      	adds	r4, r7, r4
 8000e06:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000e0a:	f080 809c 	bcs.w	8000f46 <__udivmoddi4+0x2ce>
 8000e0e:	45a6      	cmp	lr, r4
 8000e10:	f240 8099 	bls.w	8000f46 <__udivmoddi4+0x2ce>
 8000e14:	3802      	subs	r0, #2
 8000e16:	443c      	add	r4, r7
 8000e18:	eba4 040e 	sub.w	r4, r4, lr
 8000e1c:	fa1f fe83 	uxth.w	lr, r3
 8000e20:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e24:	fb09 4413 	mls	r4, r9, r3, r4
 8000e28:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e2c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e30:	45a4      	cmp	ip, r4
 8000e32:	d908      	bls.n	8000e46 <__udivmoddi4+0x1ce>
 8000e34:	193c      	adds	r4, r7, r4
 8000e36:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000e3a:	f080 8082 	bcs.w	8000f42 <__udivmoddi4+0x2ca>
 8000e3e:	45a4      	cmp	ip, r4
 8000e40:	d97f      	bls.n	8000f42 <__udivmoddi4+0x2ca>
 8000e42:	3b02      	subs	r3, #2
 8000e44:	443c      	add	r4, r7
 8000e46:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e4a:	eba4 040c 	sub.w	r4, r4, ip
 8000e4e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e52:	4564      	cmp	r4, ip
 8000e54:	4673      	mov	r3, lr
 8000e56:	46e1      	mov	r9, ip
 8000e58:	d362      	bcc.n	8000f20 <__udivmoddi4+0x2a8>
 8000e5a:	d05f      	beq.n	8000f1c <__udivmoddi4+0x2a4>
 8000e5c:	b15d      	cbz	r5, 8000e76 <__udivmoddi4+0x1fe>
 8000e5e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e62:	eb64 0409 	sbc.w	r4, r4, r9
 8000e66:	fa04 f606 	lsl.w	r6, r4, r6
 8000e6a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e6e:	431e      	orrs	r6, r3
 8000e70:	40cc      	lsrs	r4, r1
 8000e72:	e9c5 6400 	strd	r6, r4, [r5]
 8000e76:	2100      	movs	r1, #0
 8000e78:	e74f      	b.n	8000d1a <__udivmoddi4+0xa2>
 8000e7a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e7e:	0c01      	lsrs	r1, r0, #16
 8000e80:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e84:	b280      	uxth	r0, r0
 8000e86:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e8a:	463b      	mov	r3, r7
 8000e8c:	4638      	mov	r0, r7
 8000e8e:	463c      	mov	r4, r7
 8000e90:	46b8      	mov	r8, r7
 8000e92:	46be      	mov	lr, r7
 8000e94:	2620      	movs	r6, #32
 8000e96:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e9a:	eba2 0208 	sub.w	r2, r2, r8
 8000e9e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ea2:	e766      	b.n	8000d72 <__udivmoddi4+0xfa>
 8000ea4:	4601      	mov	r1, r0
 8000ea6:	e718      	b.n	8000cda <__udivmoddi4+0x62>
 8000ea8:	4610      	mov	r0, r2
 8000eaa:	e72c      	b.n	8000d06 <__udivmoddi4+0x8e>
 8000eac:	f1c6 0220 	rsb	r2, r6, #32
 8000eb0:	fa2e f302 	lsr.w	r3, lr, r2
 8000eb4:	40b7      	lsls	r7, r6
 8000eb6:	40b1      	lsls	r1, r6
 8000eb8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ebc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ec0:	430a      	orrs	r2, r1
 8000ec2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ec6:	b2bc      	uxth	r4, r7
 8000ec8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000ecc:	0c11      	lsrs	r1, r2, #16
 8000ece:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ed2:	fb08 f904 	mul.w	r9, r8, r4
 8000ed6:	40b0      	lsls	r0, r6
 8000ed8:	4589      	cmp	r9, r1
 8000eda:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ede:	b280      	uxth	r0, r0
 8000ee0:	d93e      	bls.n	8000f60 <__udivmoddi4+0x2e8>
 8000ee2:	1879      	adds	r1, r7, r1
 8000ee4:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000ee8:	d201      	bcs.n	8000eee <__udivmoddi4+0x276>
 8000eea:	4589      	cmp	r9, r1
 8000eec:	d81f      	bhi.n	8000f2e <__udivmoddi4+0x2b6>
 8000eee:	eba1 0109 	sub.w	r1, r1, r9
 8000ef2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ef6:	fb09 f804 	mul.w	r8, r9, r4
 8000efa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000efe:	b292      	uxth	r2, r2
 8000f00:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f04:	4542      	cmp	r2, r8
 8000f06:	d229      	bcs.n	8000f5c <__udivmoddi4+0x2e4>
 8000f08:	18ba      	adds	r2, r7, r2
 8000f0a:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000f0e:	d2c4      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f10:	4542      	cmp	r2, r8
 8000f12:	d2c2      	bcs.n	8000e9a <__udivmoddi4+0x222>
 8000f14:	f1a9 0102 	sub.w	r1, r9, #2
 8000f18:	443a      	add	r2, r7
 8000f1a:	e7be      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f1c:	45f0      	cmp	r8, lr
 8000f1e:	d29d      	bcs.n	8000e5c <__udivmoddi4+0x1e4>
 8000f20:	ebbe 0302 	subs.w	r3, lr, r2
 8000f24:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f28:	3801      	subs	r0, #1
 8000f2a:	46e1      	mov	r9, ip
 8000f2c:	e796      	b.n	8000e5c <__udivmoddi4+0x1e4>
 8000f2e:	eba7 0909 	sub.w	r9, r7, r9
 8000f32:	4449      	add	r1, r9
 8000f34:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f38:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f3c:	fb09 f804 	mul.w	r8, r9, r4
 8000f40:	e7db      	b.n	8000efa <__udivmoddi4+0x282>
 8000f42:	4673      	mov	r3, lr
 8000f44:	e77f      	b.n	8000e46 <__udivmoddi4+0x1ce>
 8000f46:	4650      	mov	r0, sl
 8000f48:	e766      	b.n	8000e18 <__udivmoddi4+0x1a0>
 8000f4a:	4608      	mov	r0, r1
 8000f4c:	e6fd      	b.n	8000d4a <__udivmoddi4+0xd2>
 8000f4e:	443b      	add	r3, r7
 8000f50:	3a02      	subs	r2, #2
 8000f52:	e733      	b.n	8000dbc <__udivmoddi4+0x144>
 8000f54:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f58:	443b      	add	r3, r7
 8000f5a:	e71c      	b.n	8000d96 <__udivmoddi4+0x11e>
 8000f5c:	4649      	mov	r1, r9
 8000f5e:	e79c      	b.n	8000e9a <__udivmoddi4+0x222>
 8000f60:	eba1 0109 	sub.w	r1, r1, r9
 8000f64:	46c4      	mov	ip, r8
 8000f66:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f6a:	fb09 f804 	mul.w	r8, r9, r4
 8000f6e:	e7c4      	b.n	8000efa <__udivmoddi4+0x282>

08000f70 <__aeabi_idiv0>:
 8000f70:	4770      	bx	lr
 8000f72:	bf00      	nop

08000f74 <MX_BlueNRG_MS_Init>:
  PRINT_CSV("%02ld:%02ld:%02ld.%03ld", (long)(ms/(60*60*1000)%24), (long)(ms/(60*1000)%60), (long)((ms/1000)%60), (long)(ms%1000));
}
#endif

void MX_BlueNRG_MS_Init(void)
{
 8000f74:	b5b0      	push	{r4, r5, r7, lr}
 8000f76:	b08a      	sub	sp, #40	@ 0x28
 8000f78:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN BlueNRG_MS_Init_PreTreatment */

  /* USER CODE END BlueNRG_MS_Init_PreTreatment */

  /* Initialize the peripherals and the BLE Stack */
  const char *name = "BlueNRG";
 8000f7a:	4b4e      	ldr	r3, [pc, #312]	@ (80010b4 <MX_BlueNRG_MS_Init+0x140>)
 8000f7c:	617b      	str	r3, [r7, #20]
  uint8_t  bdaddr_len_out;
  uint8_t  hwVersion;
  uint16_t fwVersion;
  int ret;

  User_Init();
 8000f7e:	f000 f8ad 	bl	80010dc <User_Init>

  /* Get the User Button initial state */
  user_button_init_state = BSP_PB_GetState(BUTTON_KEY);
 8000f82:	2000      	movs	r0, #0
 8000f84:	f001 fcae 	bl	80028e4 <BSP_PB_GetState>
 8000f88:	4603      	mov	r3, r0
 8000f8a:	b2da      	uxtb	r2, r3
 8000f8c:	4b4a      	ldr	r3, [pc, #296]	@ (80010b8 <MX_BlueNRG_MS_Init+0x144>)
 8000f8e:	701a      	strb	r2, [r3, #0]

  hci_init(user_notify, NULL);
 8000f90:	2100      	movs	r1, #0
 8000f92:	484a      	ldr	r0, [pc, #296]	@ (80010bc <MX_BlueNRG_MS_Init+0x148>)
 8000f94:	f008 fb5e 	bl	8009654 <hci_init>

  /* get the BlueNRG HW and FW versions */
  getBlueNRGVersion(&hwVersion, &fwVersion);
 8000f98:	1dba      	adds	r2, r7, #6
 8000f9a:	f107 0308 	add.w	r3, r7, #8
 8000f9e:	4611      	mov	r1, r2
 8000fa0:	4618      	mov	r0, r3
 8000fa2:	f008 f9cc 	bl	800933e <getBlueNRGVersion>
   * Reset BlueNRG again otherwise we won't
   * be able to change its MAC address.
   * aci_hal_write_config_data() must be the first
   * command after reset otherwise it will fail.
   */
  hci_reset();
 8000fa6:	f008 fa0c 	bl	80093c2 <hci_reset>
  HAL_Delay(100);
 8000faa:	2064      	movs	r0, #100	@ 0x64
 8000fac:	f003 f872 	bl	8004094 <HAL_Delay>

  PRINTF("HWver %d\nFWver %d\n", hwVersion, fwVersion);
  if (hwVersion > 0x30) { /* X-NUCLEO-IDB05A1 expansion board is used */
 8000fb0:	7a3b      	ldrb	r3, [r7, #8]
 8000fb2:	2b30      	cmp	r3, #48	@ 0x30
 8000fb4:	d902      	bls.n	8000fbc <MX_BlueNRG_MS_Init+0x48>
    bnrg_expansion_board = IDB05A1;
 8000fb6:	4b42      	ldr	r3, [pc, #264]	@ (80010c0 <MX_BlueNRG_MS_Init+0x14c>)
 8000fb8:	2201      	movs	r2, #1
 8000fba:	701a      	strb	r2, [r3, #0]
  }

  ret = aci_hal_read_config_data(CONFIG_DATA_RANDOM_ADDRESS, BDADDR_SIZE, &bdaddr_len_out, bdaddr);
 8000fbc:	f107 0209 	add.w	r2, r7, #9
 8000fc0:	4b40      	ldr	r3, [pc, #256]	@ (80010c4 <MX_BlueNRG_MS_Init+0x150>)
 8000fc2:	2106      	movs	r1, #6
 8000fc4:	2080      	movs	r0, #128	@ 0x80
 8000fc6:	f008 f934 	bl	8009232 <aci_hal_read_config_data>
 8000fca:	4603      	mov	r3, r0
 8000fcc:	613b      	str	r3, [r7, #16]

  if (ret) {
    PRINTF("Read Static Random address failed.\n");
  }

  if ((bdaddr[5] & 0xC0) != 0xC0) {
 8000fce:	4b3d      	ldr	r3, [pc, #244]	@ (80010c4 <MX_BlueNRG_MS_Init+0x150>)
 8000fd0:	795b      	ldrb	r3, [r3, #5]
 8000fd2:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8000fd6:	2bc0      	cmp	r3, #192	@ 0xc0
 8000fd8:	d001      	beq.n	8000fde <MX_BlueNRG_MS_Init+0x6a>
    PRINTF("Static Random address not well formed.\n");
    while(1);
 8000fda:	bf00      	nop
 8000fdc:	e7fd      	b.n	8000fda <MX_BlueNRG_MS_Init+0x66>
  }

  /* GATT Init */
  ret = aci_gatt_init();
 8000fde:	f007 fef4 	bl	8008dca <aci_gatt_init>
 8000fe2:	4603      	mov	r3, r0
 8000fe4:	613b      	str	r3, [r7, #16]
  if(ret){
    PRINTF("GATT_Init failed.\n");
  }

  /* GAP Init */
  if (bnrg_expansion_board == IDB05A1) {
 8000fe6:	4b36      	ldr	r3, [pc, #216]	@ (80010c0 <MX_BlueNRG_MS_Init+0x14c>)
 8000fe8:	781b      	ldrb	r3, [r3, #0]
 8000fea:	2b01      	cmp	r3, #1
 8000fec:	d110      	bne.n	8001010 <MX_BlueNRG_MS_Init+0x9c>
    ret = aci_gap_init_IDB05A1(GAP_PERIPHERAL_ROLE_IDB05A1, 0, 0x07, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8000fee:	f107 020e 	add.w	r2, r7, #14
 8000ff2:	f107 030a 	add.w	r3, r7, #10
 8000ff6:	9301      	str	r3, [sp, #4]
 8000ff8:	f107 030c 	add.w	r3, r7, #12
 8000ffc:	9300      	str	r3, [sp, #0]
 8000ffe:	4613      	mov	r3, r2
 8001000:	2207      	movs	r2, #7
 8001002:	2100      	movs	r1, #0
 8001004:	2001      	movs	r0, #1
 8001006:	f007 fcb4 	bl	8008972 <aci_gap_init_IDB05A1>
 800100a:	4603      	mov	r3, r0
 800100c:	613b      	str	r3, [r7, #16]
 800100e:	e00a      	b.n	8001026 <MX_BlueNRG_MS_Init+0xb2>
  }
  else {
    ret = aci_gap_init_IDB04A1(GAP_PERIPHERAL_ROLE_IDB04A1, &service_handle, &dev_name_char_handle, &appearance_char_handle);
 8001010:	f107 030a 	add.w	r3, r7, #10
 8001014:	f107 020c 	add.w	r2, r7, #12
 8001018:	f107 010e 	add.w	r1, r7, #14
 800101c:	2001      	movs	r0, #1
 800101e:	f007 fcf8 	bl	8008a12 <aci_gap_init_IDB04A1>
 8001022:	4603      	mov	r3, r0
 8001024:	613b      	str	r3, [r7, #16]
  if (ret != BLE_STATUS_SUCCESS) {
    PRINTF("GAP_Init failed.\n");
  }

  /* Update device name */
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8001026:	89fc      	ldrh	r4, [r7, #14]
 8001028:	89bd      	ldrh	r5, [r7, #12]
                                   strlen(name), (uint8_t *)name);
 800102a:	6978      	ldr	r0, [r7, #20]
 800102c:	f7ff f920 	bl	8000270 <strlen>
 8001030:	4603      	mov	r3, r0
  ret = aci_gatt_update_char_value(service_handle, dev_name_char_handle, 0,
 8001032:	b2da      	uxtb	r2, r3
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	9300      	str	r3, [sp, #0]
 8001038:	4613      	mov	r3, r2
 800103a:	2200      	movs	r2, #0
 800103c:	4629      	mov	r1, r5
 800103e:	4620      	mov	r0, r4
 8001040:	f008 f83a 	bl	80090b8 <aci_gatt_update_char_value>
 8001044:	4603      	mov	r3, r0
 8001046:	613b      	str	r3, [r7, #16]
  if (ret) {
 8001048:	693b      	ldr	r3, [r7, #16]
 800104a:	2b00      	cmp	r3, #0
 800104c:	d001      	beq.n	8001052 <MX_BlueNRG_MS_Init+0xde>
    PRINTF("aci_gatt_update_char_value failed.\n");
    while(1);
 800104e:	bf00      	nop
 8001050:	e7fd      	b.n	800104e <MX_BlueNRG_MS_Init+0xda>
  }

  ret = aci_gap_set_auth_requirement(MITM_PROTECTION_REQUIRED,
 8001052:	2301      	movs	r3, #1
 8001054:	9303      	str	r3, [sp, #12]
 8001056:	4b1c      	ldr	r3, [pc, #112]	@ (80010c8 <MX_BlueNRG_MS_Init+0x154>)
 8001058:	9302      	str	r3, [sp, #8]
 800105a:	2300      	movs	r3, #0
 800105c:	9301      	str	r3, [sp, #4]
 800105e:	2310      	movs	r3, #16
 8001060:	9300      	str	r3, [sp, #0]
 8001062:	2307      	movs	r3, #7
 8001064:	2200      	movs	r2, #0
 8001066:	2100      	movs	r1, #0
 8001068:	2001      	movs	r0, #1
 800106a:	f007 fe06 	bl	8008c7a <aci_gap_set_auth_requirement>
 800106e:	4603      	mov	r3, r0
 8001070:	613b      	str	r3, [r7, #16]
                                     7,
                                     16,
                                     USE_FIXED_PIN_FOR_PAIRING,
                                     123456,
                                     BONDING);
  if (ret) {
 8001072:	693b      	ldr	r3, [r7, #16]
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <MX_BlueNRG_MS_Init+0x108>
    PRINTF("aci_gap_set_authentication_requirement failed.\n");
    while(1);
 8001078:	bf00      	nop
 800107a:	e7fd      	b.n	8001078 <MX_BlueNRG_MS_Init+0x104>
  }

  PRINTF("BLE Stack Initialized\n");

  ret = Add_HWServW2ST_Service();
 800107c:	f000 f864 	bl	8001148 <Add_HWServW2ST_Service>
 8001080:	4603      	mov	r3, r0
 8001082:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 8001084:	693b      	ldr	r3, [r7, #16]
 8001086:	2b00      	cmp	r3, #0
 8001088:	d001      	beq.n	800108e <MX_BlueNRG_MS_Init+0x11a>
    PRINTF("BlueMS HW service added successfully.\n");
  } else {
    PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
    while(1);
 800108a:	bf00      	nop
 800108c:	e7fd      	b.n	800108a <MX_BlueNRG_MS_Init+0x116>
  }

  ret = Add_SWServW2ST_Service();
 800108e:	f000 f92d 	bl	80012ec <Add_SWServW2ST_Service>
 8001092:	4603      	mov	r3, r0
 8001094:	613b      	str	r3, [r7, #16]
  if(ret == BLE_STATUS_SUCCESS) {
 8001096:	693b      	ldr	r3, [r7, #16]
 8001098:	2b00      	cmp	r3, #0
 800109a:	d001      	beq.n	80010a0 <MX_BlueNRG_MS_Init+0x12c>
     PRINTF("BlueMS SW service added successfully.\n");
  } else {
     PRINTF("Error while adding BlueMS HW service: 0x%02x\r\n", ret);
     while(1);
 800109c:	bf00      	nop
 800109e:	e7fd      	b.n	800109c <MX_BlueNRG_MS_Init+0x128>
  }

  /* Set output power level */
  ret = aci_hal_set_tx_power_level(1,4);
 80010a0:	2104      	movs	r1, #4
 80010a2:	2001      	movs	r0, #1
 80010a4:	f008 f91a 	bl	80092dc <aci_hal_set_tx_power_level>
 80010a8:	4603      	mov	r3, r0
 80010aa:	613b      	str	r3, [r7, #16]

  /* USER CODE BEGIN BlueNRG_MS_Init_PostTreatment */

  /* USER CODE END BlueNRG_MS_Init_PostTreatment */
}
 80010ac:	bf00      	nop
 80010ae:	3718      	adds	r7, #24
 80010b0:	46bd      	mov	sp, r7
 80010b2:	bdb0      	pop	{r4, r5, r7, pc}
 80010b4:	0800f120 	.word	0x0800f120
 80010b8:	20000000 	.word	0x20000000
 80010bc:	08001825 	.word	0x08001825
 80010c0:	200009bc 	.word	0x200009bc
 80010c4:	200009c0 	.word	0x200009c0
 80010c8:	0001e240 	.word	0x0001e240

080010cc <MX_BlueNRG_MS_Process>:

/*
 * BlueNRG-MS background task
 */
void MX_BlueNRG_MS_Process(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BlueNRG_MS_Process_PreTreatment */

  /* USER CODE END BlueNRG_MS_Process_PreTreatment */

  User_Process();
 80010d0:	f000 f812 	bl	80010f8 <User_Process>
  hci_user_evt_proc();
 80010d4:	f008 fc38 	bl	8009948 <hci_user_evt_proc>

  /* USER CODE BEGIN BlueNRG_MS_Process_PostTreatment */

  /* USER CODE END BlueNRG_MS_Process_PostTreatment */
}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}

080010dc <User_Init>:
 *
 * @param  None
 * @retval None
 */
static void User_Init(void)
{
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
  BSP_PB_Init(BUTTON_KEY, BUTTON_MODE_EXTI);
 80010e0:	2101      	movs	r1, #1
 80010e2:	2000      	movs	r0, #0
 80010e4:	f001 fbaa 	bl	800283c <BSP_PB_Init>
  BSP_LED_Init(LED2);
 80010e8:	2000      	movs	r0, #0
 80010ea:	f001 fb3f 	bl	800276c <BSP_LED_Init>

  BSP_COM_Init(COM1);
 80010ee:	2000      	movs	r0, #0
 80010f0:	f001 fc52 	bl	8002998 <BSP_COM_Init>
}
 80010f4:	bf00      	nop
 80010f6:	bd80      	pop	{r7, pc}

080010f8 <User_Process>:
 *
 * @param  None
 * @retval None
 */
static void User_Process(void)
{
 80010f8:	b580      	push	{r7, lr}
 80010fa:	af00      	add	r7, sp, #0
  float data_t;
  float data_p;
  static uint32_t counter = 0;

  if (set_connectable)
 80010fc:	4b08      	ldr	r3, [pc, #32]	@ (8001120 <User_Process+0x28>)
 80010fe:	781b      	ldrb	r3, [r3, #0]
 8001100:	b2db      	uxtb	r3, r3
 8001102:	2b00      	cmp	r3, #0
 8001104:	d004      	beq.n	8001110 <User_Process+0x18>
  {
    Set_DeviceConnectable();
 8001106:	f000 fb19 	bl	800173c <Set_DeviceConnectable>
    set_connectable = FALSE;
 800110a:	4b05      	ldr	r3, [pc, #20]	@ (8001120 <User_Process+0x28>)
 800110c:	2200      	movs	r2, #0
 800110e:	701a      	strb	r2, [r3, #0]
    while (BSP_PB_GetState(BUTTON_KEY) == !user_button_init_state);

    /* Debouncing */
    HAL_Delay(50);
#endif
    BSP_LED_Toggle(LED2);
 8001110:	2000      	movs	r0, #0
 8001112:	f001 fb3d 	bl	8002790 <BSP_LED_Toggle>

    if (connected)
 8001116:	4b03      	ldr	r3, [pc, #12]	@ (8001124 <User_Process+0x2c>)
 8001118:	681b      	ldr	r3, [r3, #0]
#if USE_BUTTON
    /* Reset the User Button flag */
    user_button_pressed = 0;
  }
#endif
}
 800111a:	bf00      	nop
 800111c:	bd80      	pop	{r7, pc}
 800111e:	bf00      	nop
 8001120:	20000001 	.word	0x20000001
 8001124:	200009f8 	.word	0x200009f8

08001128 <BSP_PB_Callback>:
  * @brief  BSP Push Button callback
  * @param  Button Specifies the pin connected EXTI line
  * @retval None.
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8001128:	b480      	push	{r7}
 800112a:	b083      	sub	sp, #12
 800112c:	af00      	add	r7, sp, #0
 800112e:	4603      	mov	r3, r0
 8001130:	71fb      	strb	r3, [r7, #7]
  /* Set the User Button flag */
  user_button_pressed = 1;
 8001132:	4b04      	ldr	r3, [pc, #16]	@ (8001144 <BSP_PB_Callback+0x1c>)
 8001134:	2201      	movs	r2, #1
 8001136:	701a      	strb	r2, [r3, #0]
}
 8001138:	bf00      	nop
 800113a:	370c      	adds	r7, #12
 800113c:	46bd      	mov	sp, r7
 800113e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001142:	4770      	bx	lr
 8001144:	200009c6 	.word	0x200009c6

08001148 <Add_HWServW2ST_Service>:
 * @brief  Add the 'HW' service (and the Environmental and AccGyr characteristics).
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_HWServW2ST_Service(void)
{
 8001148:	b590      	push	{r4, r7, lr}
 800114a:	b08d      	sub	sp, #52	@ 0x34
 800114c:	af06      	add	r7, sp, #24
  tBleStatus ret;
  uint8_t uuid[16];

  /* Add_HWServW2ST_Service */
  COPY_HW_SENS_W2ST_SERVICE_UUID(uuid);
 800114e:	231b      	movs	r3, #27
 8001150:	713b      	strb	r3, [r7, #4]
 8001152:	23c5      	movs	r3, #197	@ 0xc5
 8001154:	717b      	strb	r3, [r7, #5]
 8001156:	23d5      	movs	r3, #213	@ 0xd5
 8001158:	71bb      	strb	r3, [r7, #6]
 800115a:	23a5      	movs	r3, #165	@ 0xa5
 800115c:	71fb      	strb	r3, [r7, #7]
 800115e:	2302      	movs	r3, #2
 8001160:	723b      	strb	r3, [r7, #8]
 8001162:	2300      	movs	r3, #0
 8001164:	727b      	strb	r3, [r7, #9]
 8001166:	23b4      	movs	r3, #180	@ 0xb4
 8001168:	72bb      	strb	r3, [r7, #10]
 800116a:	239a      	movs	r3, #154	@ 0x9a
 800116c:	72fb      	strb	r3, [r7, #11]
 800116e:	23e1      	movs	r3, #225	@ 0xe1
 8001170:	733b      	strb	r3, [r7, #12]
 8001172:	2311      	movs	r3, #17
 8001174:	737b      	strb	r3, [r7, #13]
 8001176:	2301      	movs	r3, #1
 8001178:	73bb      	strb	r3, [r7, #14]
 800117a:	2300      	movs	r3, #0
 800117c:	73fb      	strb	r3, [r7, #15]
 800117e:	2300      	movs	r3, #0
 8001180:	743b      	strb	r3, [r7, #16]
 8001182:	2300      	movs	r3, #0
 8001184:	747b      	strb	r3, [r7, #17]
 8001186:	2300      	movs	r3, #0
 8001188:	74bb      	strb	r3, [r7, #18]
 800118a:	2300      	movs	r3, #0
 800118c:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 800118e:	4b52      	ldr	r3, [pc, #328]	@ (80012d8 <Add_HWServW2ST_Service+0x190>)
 8001190:	461c      	mov	r4, r3
 8001192:	1d3b      	adds	r3, r7, #4
 8001194:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001196:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 800119a:	4b50      	ldr	r3, [pc, #320]	@ (80012dc <Add_HWServW2ST_Service+0x194>)
 800119c:	9300      	str	r3, [sp, #0]
 800119e:	2310      	movs	r3, #16
 80011a0:	2201      	movs	r2, #1
 80011a2:	494d      	ldr	r1, [pc, #308]	@ (80012d8 <Add_HWServW2ST_Service+0x190>)
 80011a4:	2002      	movs	r0, #2
 80011a6:	f007 fe33 	bl	8008e10 <aci_gatt_add_serv>
 80011aa:	4603      	mov	r3, r0
 80011ac:	75fb      	strb	r3, [r7, #23]
                          1+3*5, &HWServW2STHandle);
  if (ret != BLE_STATUS_SUCCESS)
 80011ae:	7dfb      	ldrb	r3, [r7, #23]
 80011b0:	2b00      	cmp	r3, #0
 80011b2:	d001      	beq.n	80011b8 <Add_HWServW2ST_Service+0x70>
    return BLE_STATUS_ERROR;
 80011b4:	2347      	movs	r3, #71	@ 0x47
 80011b6:	e08a      	b.n	80012ce <Add_HWServW2ST_Service+0x186>

  /* Fill the Environmental BLE Characteristc */
  COPY_ENVIRONMENTAL_W2ST_CHAR_UUID(uuid);
 80011b8:	231b      	movs	r3, #27
 80011ba:	713b      	strb	r3, [r7, #4]
 80011bc:	23c5      	movs	r3, #197	@ 0xc5
 80011be:	717b      	strb	r3, [r7, #5]
 80011c0:	23d5      	movs	r3, #213	@ 0xd5
 80011c2:	71bb      	strb	r3, [r7, #6]
 80011c4:	23a5      	movs	r3, #165	@ 0xa5
 80011c6:	71fb      	strb	r3, [r7, #7]
 80011c8:	2302      	movs	r3, #2
 80011ca:	723b      	strb	r3, [r7, #8]
 80011cc:	2300      	movs	r3, #0
 80011ce:	727b      	strb	r3, [r7, #9]
 80011d0:	2336      	movs	r3, #54	@ 0x36
 80011d2:	72bb      	strb	r3, [r7, #10]
 80011d4:	23ac      	movs	r3, #172	@ 0xac
 80011d6:	72fb      	strb	r3, [r7, #11]
 80011d8:	23e1      	movs	r3, #225	@ 0xe1
 80011da:	733b      	strb	r3, [r7, #12]
 80011dc:	2311      	movs	r3, #17
 80011de:	737b      	strb	r3, [r7, #13]
 80011e0:	2301      	movs	r3, #1
 80011e2:	73bb      	strb	r3, [r7, #14]
 80011e4:	2300      	movs	r3, #0
 80011e6:	73fb      	strb	r3, [r7, #15]
 80011e8:	2300      	movs	r3, #0
 80011ea:	743b      	strb	r3, [r7, #16]
 80011ec:	2300      	movs	r3, #0
 80011ee:	747b      	strb	r3, [r7, #17]
 80011f0:	2300      	movs	r3, #0
 80011f2:	74bb      	strb	r3, [r7, #18]
 80011f4:	2300      	movs	r3, #0
 80011f6:	74fb      	strb	r3, [r7, #19]
  uuid[14] |= 0x04; /* One Temperature value*/
 80011f8:	7cbb      	ldrb	r3, [r7, #18]
 80011fa:	f043 0304 	orr.w	r3, r3, #4
 80011fe:	b2db      	uxtb	r3, r3
 8001200:	74bb      	strb	r3, [r7, #18]
  uuid[14] |= 0x10; /* Pressure value*/
 8001202:	7cbb      	ldrb	r3, [r7, #18]
 8001204:	f043 0310 	orr.w	r3, r3, #16
 8001208:	b2db      	uxtb	r3, r3
 800120a:	74bb      	strb	r3, [r7, #18]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 800120c:	4b34      	ldr	r3, [pc, #208]	@ (80012e0 <Add_HWServW2ST_Service+0x198>)
 800120e:	461c      	mov	r4, r3
 8001210:	1d3b      	adds	r3, r7, #4
 8001212:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001214:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8001218:	4b30      	ldr	r3, [pc, #192]	@ (80012dc <Add_HWServW2ST_Service+0x194>)
 800121a:	8818      	ldrh	r0, [r3, #0]
 800121c:	4b31      	ldr	r3, [pc, #196]	@ (80012e4 <Add_HWServW2ST_Service+0x19c>)
 800121e:	9305      	str	r3, [sp, #20]
 8001220:	2300      	movs	r3, #0
 8001222:	9304      	str	r3, [sp, #16]
 8001224:	2310      	movs	r3, #16
 8001226:	9303      	str	r3, [sp, #12]
 8001228:	2304      	movs	r3, #4
 800122a:	9302      	str	r3, [sp, #8]
 800122c:	2300      	movs	r3, #0
 800122e:	9301      	str	r3, [sp, #4]
 8001230:	2312      	movs	r3, #18
 8001232:	9300      	str	r3, [sp, #0]
 8001234:	2308      	movs	r3, #8
 8001236:	4a2a      	ldr	r2, [pc, #168]	@ (80012e0 <Add_HWServW2ST_Service+0x198>)
 8001238:	2102      	movs	r1, #2
 800123a:	f007 fe72 	bl	8008f22 <aci_gatt_add_char>
 800123e:	4603      	mov	r3, r0
 8001240:	75fb      	strb	r3, [r7, #23]
                           2+2+4,
                           CHAR_PROP_NOTIFY|CHAR_PROP_READ,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &EnvironmentalCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 8001242:	7dfb      	ldrb	r3, [r7, #23]
 8001244:	2b00      	cmp	r3, #0
 8001246:	d001      	beq.n	800124c <Add_HWServW2ST_Service+0x104>
    return BLE_STATUS_ERROR;
 8001248:	2347      	movs	r3, #71	@ 0x47
 800124a:	e040      	b.n	80012ce <Add_HWServW2ST_Service+0x186>

  /* Fill the AccGyroMag BLE Characteristc */
  COPY_ACC_GYRO_MAG_W2ST_CHAR_UUID(uuid);
 800124c:	231b      	movs	r3, #27
 800124e:	713b      	strb	r3, [r7, #4]
 8001250:	23c5      	movs	r3, #197	@ 0xc5
 8001252:	717b      	strb	r3, [r7, #5]
 8001254:	23d5      	movs	r3, #213	@ 0xd5
 8001256:	71bb      	strb	r3, [r7, #6]
 8001258:	23a5      	movs	r3, #165	@ 0xa5
 800125a:	71fb      	strb	r3, [r7, #7]
 800125c:	2302      	movs	r3, #2
 800125e:	723b      	strb	r3, [r7, #8]
 8001260:	2300      	movs	r3, #0
 8001262:	727b      	strb	r3, [r7, #9]
 8001264:	2336      	movs	r3, #54	@ 0x36
 8001266:	72bb      	strb	r3, [r7, #10]
 8001268:	23ac      	movs	r3, #172	@ 0xac
 800126a:	72fb      	strb	r3, [r7, #11]
 800126c:	23e1      	movs	r3, #225	@ 0xe1
 800126e:	733b      	strb	r3, [r7, #12]
 8001270:	2311      	movs	r3, #17
 8001272:	737b      	strb	r3, [r7, #13]
 8001274:	2301      	movs	r3, #1
 8001276:	73bb      	strb	r3, [r7, #14]
 8001278:	2300      	movs	r3, #0
 800127a:	73fb      	strb	r3, [r7, #15]
 800127c:	2300      	movs	r3, #0
 800127e:	743b      	strb	r3, [r7, #16]
 8001280:	2300      	movs	r3, #0
 8001282:	747b      	strb	r3, [r7, #17]
 8001284:	23e0      	movs	r3, #224	@ 0xe0
 8001286:	74bb      	strb	r3, [r7, #18]
 8001288:	2300      	movs	r3, #0
 800128a:	74fb      	strb	r3, [r7, #19]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 800128c:	4b14      	ldr	r3, [pc, #80]	@ (80012e0 <Add_HWServW2ST_Service+0x198>)
 800128e:	461c      	mov	r4, r3
 8001290:	1d3b      	adds	r3, r7, #4
 8001292:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001294:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(HWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 8001298:	4b10      	ldr	r3, [pc, #64]	@ (80012dc <Add_HWServW2ST_Service+0x194>)
 800129a:	8818      	ldrh	r0, [r3, #0]
 800129c:	4b12      	ldr	r3, [pc, #72]	@ (80012e8 <Add_HWServW2ST_Service+0x1a0>)
 800129e:	9305      	str	r3, [sp, #20]
 80012a0:	2300      	movs	r3, #0
 80012a2:	9304      	str	r3, [sp, #16]
 80012a4:	2310      	movs	r3, #16
 80012a6:	9303      	str	r3, [sp, #12]
 80012a8:	2304      	movs	r3, #4
 80012aa:	9302      	str	r3, [sp, #8]
 80012ac:	2300      	movs	r3, #0
 80012ae:	9301      	str	r3, [sp, #4]
 80012b0:	2310      	movs	r3, #16
 80012b2:	9300      	str	r3, [sp, #0]
 80012b4:	2314      	movs	r3, #20
 80012b6:	4a0a      	ldr	r2, [pc, #40]	@ (80012e0 <Add_HWServW2ST_Service+0x198>)
 80012b8:	2102      	movs	r1, #2
 80012ba:	f007 fe32 	bl	8008f22 <aci_gatt_add_char>
 80012be:	4603      	mov	r3, r0
 80012c0:	75fb      	strb	r3, [r7, #23]
                           2+3*3*2,
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &AccGyroMagCharHandle);
  if (ret != BLE_STATUS_SUCCESS)
 80012c2:	7dfb      	ldrb	r3, [r7, #23]
 80012c4:	2b00      	cmp	r3, #0
 80012c6:	d001      	beq.n	80012cc <Add_HWServW2ST_Service+0x184>
    return BLE_STATUS_ERROR;
 80012c8:	2347      	movs	r3, #71	@ 0x47
 80012ca:	e000      	b.n	80012ce <Add_HWServW2ST_Service+0x186>

  return BLE_STATUS_SUCCESS;
 80012cc:	2300      	movs	r3, #0
}
 80012ce:	4618      	mov	r0, r3
 80012d0:	371c      	adds	r7, #28
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bd90      	pop	{r4, r7, pc}
 80012d6:	bf00      	nop
 80012d8:	200009d4 	.word	0x200009d4
 80012dc:	200009c8 	.word	0x200009c8
 80012e0:	200009e4 	.word	0x200009e4
 80012e4:	200009ca 	.word	0x200009ca
 80012e8:	200009cc 	.word	0x200009cc

080012ec <Add_SWServW2ST_Service>:
 * @brief  Add the SW Feature service using a vendor specific profile
 * @param  None
 * @retval tBleStatus Status
 */
tBleStatus Add_SWServW2ST_Service(void)
{
 80012ec:	b590      	push	{r4, r7, lr}
 80012ee:	b08d      	sub	sp, #52	@ 0x34
 80012f0:	af06      	add	r7, sp, #24
  tBleStatus ret;
  int32_t NumberOfRecords=1;
 80012f2:	2301      	movs	r3, #1
 80012f4:	617b      	str	r3, [r7, #20]
  uint8_t uuid[16];

  COPY_SW_SENS_W2ST_SERVICE_UUID(uuid);
 80012f6:	231b      	movs	r3, #27
 80012f8:	703b      	strb	r3, [r7, #0]
 80012fa:	23c5      	movs	r3, #197	@ 0xc5
 80012fc:	707b      	strb	r3, [r7, #1]
 80012fe:	23d5      	movs	r3, #213	@ 0xd5
 8001300:	70bb      	strb	r3, [r7, #2]
 8001302:	23a5      	movs	r3, #165	@ 0xa5
 8001304:	70fb      	strb	r3, [r7, #3]
 8001306:	2302      	movs	r3, #2
 8001308:	713b      	strb	r3, [r7, #4]
 800130a:	2300      	movs	r3, #0
 800130c:	717b      	strb	r3, [r7, #5]
 800130e:	23b4      	movs	r3, #180	@ 0xb4
 8001310:	71bb      	strb	r3, [r7, #6]
 8001312:	239a      	movs	r3, #154	@ 0x9a
 8001314:	71fb      	strb	r3, [r7, #7]
 8001316:	23e1      	movs	r3, #225	@ 0xe1
 8001318:	723b      	strb	r3, [r7, #8]
 800131a:	2311      	movs	r3, #17
 800131c:	727b      	strb	r3, [r7, #9]
 800131e:	2302      	movs	r3, #2
 8001320:	72bb      	strb	r3, [r7, #10]
 8001322:	2300      	movs	r3, #0
 8001324:	72fb      	strb	r3, [r7, #11]
 8001326:	2300      	movs	r3, #0
 8001328:	733b      	strb	r3, [r7, #12]
 800132a:	2300      	movs	r3, #0
 800132c:	737b      	strb	r3, [r7, #13]
 800132e:	2300      	movs	r3, #0
 8001330:	73bb      	strb	r3, [r7, #14]
 8001332:	2300      	movs	r3, #0
 8001334:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&service_uuid.Service_UUID_128, uuid, 16);
 8001336:	4b31      	ldr	r3, [pc, #196]	@ (80013fc <Add_SWServW2ST_Service+0x110>)
 8001338:	461c      	mov	r4, r3
 800133a:	463b      	mov	r3, r7
 800133c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800133e:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret = aci_gatt_add_serv(UUID_TYPE_128, service_uuid.Service_UUID_128, PRIMARY_SERVICE,
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	b2db      	uxtb	r3, r3
 8001346:	461a      	mov	r2, r3
 8001348:	0052      	lsls	r2, r2, #1
 800134a:	4413      	add	r3, r2
 800134c:	b2db      	uxtb	r3, r3
 800134e:	3301      	adds	r3, #1
 8001350:	b2db      	uxtb	r3, r3
 8001352:	4a2b      	ldr	r2, [pc, #172]	@ (8001400 <Add_SWServW2ST_Service+0x114>)
 8001354:	9200      	str	r2, [sp, #0]
 8001356:	2201      	movs	r2, #1
 8001358:	4928      	ldr	r1, [pc, #160]	@ (80013fc <Add_SWServW2ST_Service+0x110>)
 800135a:	2002      	movs	r0, #2
 800135c:	f007 fd58 	bl	8008e10 <aci_gatt_add_serv>
 8001360:	4603      	mov	r3, r0
 8001362:	74fb      	strb	r3, [r7, #19]
                          1+3*NumberOfRecords, &SWServW2STHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 8001364:	7cfb      	ldrb	r3, [r7, #19]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d13f      	bne.n	80013ea <Add_SWServW2ST_Service+0xfe>
    goto fail;
  }

  COPY_QUATERNIONS_W2ST_CHAR_UUID(uuid);
 800136a:	231b      	movs	r3, #27
 800136c:	703b      	strb	r3, [r7, #0]
 800136e:	23c5      	movs	r3, #197	@ 0xc5
 8001370:	707b      	strb	r3, [r7, #1]
 8001372:	23d5      	movs	r3, #213	@ 0xd5
 8001374:	70bb      	strb	r3, [r7, #2]
 8001376:	23a5      	movs	r3, #165	@ 0xa5
 8001378:	70fb      	strb	r3, [r7, #3]
 800137a:	2302      	movs	r3, #2
 800137c:	713b      	strb	r3, [r7, #4]
 800137e:	2300      	movs	r3, #0
 8001380:	717b      	strb	r3, [r7, #5]
 8001382:	2336      	movs	r3, #54	@ 0x36
 8001384:	71bb      	strb	r3, [r7, #6]
 8001386:	23ac      	movs	r3, #172	@ 0xac
 8001388:	71fb      	strb	r3, [r7, #7]
 800138a:	23e1      	movs	r3, #225	@ 0xe1
 800138c:	723b      	strb	r3, [r7, #8]
 800138e:	2311      	movs	r3, #17
 8001390:	727b      	strb	r3, [r7, #9]
 8001392:	2301      	movs	r3, #1
 8001394:	72bb      	strb	r3, [r7, #10]
 8001396:	2300      	movs	r3, #0
 8001398:	72fb      	strb	r3, [r7, #11]
 800139a:	2300      	movs	r3, #0
 800139c:	733b      	strb	r3, [r7, #12]
 800139e:	2301      	movs	r3, #1
 80013a0:	737b      	strb	r3, [r7, #13]
 80013a2:	2300      	movs	r3, #0
 80013a4:	73bb      	strb	r3, [r7, #14]
 80013a6:	2300      	movs	r3, #0
 80013a8:	73fb      	strb	r3, [r7, #15]
  BLUENRG_memcpy(&char_uuid.Char_UUID_128, uuid, 16);
 80013aa:	4b16      	ldr	r3, [pc, #88]	@ (8001404 <Add_SWServW2ST_Service+0x118>)
 80013ac:	461c      	mov	r4, r3
 80013ae:	463b      	mov	r3, r7
 80013b0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80013b2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  ret =  aci_gatt_add_char(SWServW2STHandle, UUID_TYPE_128, char_uuid.Char_UUID_128,
 80013b6:	4b12      	ldr	r3, [pc, #72]	@ (8001400 <Add_SWServW2ST_Service+0x114>)
 80013b8:	8818      	ldrh	r0, [r3, #0]
 80013ba:	4b13      	ldr	r3, [pc, #76]	@ (8001408 <Add_SWServW2ST_Service+0x11c>)
 80013bc:	9305      	str	r3, [sp, #20]
 80013be:	2300      	movs	r3, #0
 80013c0:	9304      	str	r3, [sp, #16]
 80013c2:	2310      	movs	r3, #16
 80013c4:	9303      	str	r3, [sp, #12]
 80013c6:	2304      	movs	r3, #4
 80013c8:	9302      	str	r3, [sp, #8]
 80013ca:	2300      	movs	r3, #0
 80013cc:	9301      	str	r3, [sp, #4]
 80013ce:	2310      	movs	r3, #16
 80013d0:	9300      	str	r3, [sp, #0]
 80013d2:	2308      	movs	r3, #8
 80013d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001404 <Add_SWServW2ST_Service+0x118>)
 80013d6:	2102      	movs	r1, #2
 80013d8:	f007 fda3 	bl	8008f22 <aci_gatt_add_char>
 80013dc:	4603      	mov	r3, r0
 80013de:	74fb      	strb	r3, [r7, #19]
                           CHAR_PROP_NOTIFY,
                           ATTR_PERMISSION_NONE,
                           GATT_NOTIFY_READ_REQ_AND_WAIT_FOR_APPL_RESP,
                           16, 0, &QuaternionsCharHandle);

  if (ret != BLE_STATUS_SUCCESS) {
 80013e0:	7cfb      	ldrb	r3, [r7, #19]
 80013e2:	2b00      	cmp	r3, #0
 80013e4:	d103      	bne.n	80013ee <Add_SWServW2ST_Service+0x102>
    goto fail;
  }

  return BLE_STATUS_SUCCESS;
 80013e6:	2300      	movs	r3, #0
 80013e8:	e003      	b.n	80013f2 <Add_SWServW2ST_Service+0x106>
    goto fail;
 80013ea:	bf00      	nop
 80013ec:	e000      	b.n	80013f0 <Add_SWServW2ST_Service+0x104>
    goto fail;
 80013ee:	bf00      	nop

fail:
  return BLE_STATUS_ERROR;
 80013f0:	2347      	movs	r3, #71	@ 0x47
}
 80013f2:	4618      	mov	r0, r3
 80013f4:	371c      	adds	r7, #28
 80013f6:	46bd      	mov	sp, r7
 80013f8:	bd90      	pop	{r4, r7, pc}
 80013fa:	bf00      	nop
 80013fc:	200009d4 	.word	0x200009d4
 8001400:	200009ce 	.word	0x200009ce
 8001404:	200009e4 	.word	0x200009e4
 8001408:	200009d0 	.word	0x200009d0

0800140c <Acc_Update>:
 * @brief  Update acceleration characteristic value
 * @param  AxesRaw_t structure containing acceleration value in mg.
 * @retval tBleStatus Status
 */
tBleStatus Acc_Update(AxesRaw_t *x_axes, AxesRaw_t *g_axes, AxesRaw_t *m_axes)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b08c      	sub	sp, #48	@ 0x30
 8001410:	af02      	add	r7, sp, #8
 8001412:	60f8      	str	r0, [r7, #12]
 8001414:	60b9      	str	r1, [r7, #8]
 8001416:	607a      	str	r2, [r7, #4]
  uint8_t buff[2+2*3*3];
  tBleStatus ret;

  HOST_TO_LE_16(buff,(HAL_GetTick()>>3));
 8001418:	f002 fe30 	bl	800407c <HAL_GetTick>
 800141c:	4603      	mov	r3, r0
 800141e:	08db      	lsrs	r3, r3, #3
 8001420:	b2db      	uxtb	r3, r3
 8001422:	743b      	strb	r3, [r7, #16]
 8001424:	f002 fe2a 	bl	800407c <HAL_GetTick>
 8001428:	4603      	mov	r3, r0
 800142a:	0adb      	lsrs	r3, r3, #11
 800142c:	b2db      	uxtb	r3, r3
 800142e:	747b      	strb	r3, [r7, #17]

  HOST_TO_LE_16(buff+2,-x_axes->AXIS_Y);
 8001430:	68fb      	ldr	r3, [r7, #12]
 8001432:	685b      	ldr	r3, [r3, #4]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	425b      	negs	r3, r3
 8001438:	b2db      	uxtb	r3, r3
 800143a:	74bb      	strb	r3, [r7, #18]
 800143c:	68fb      	ldr	r3, [r7, #12]
 800143e:	685b      	ldr	r3, [r3, #4]
 8001440:	425b      	negs	r3, r3
 8001442:	121b      	asrs	r3, r3, #8
 8001444:	b2db      	uxtb	r3, r3
 8001446:	74fb      	strb	r3, [r7, #19]
  HOST_TO_LE_16(buff+4, x_axes->AXIS_X);
 8001448:	68fb      	ldr	r3, [r7, #12]
 800144a:	681b      	ldr	r3, [r3, #0]
 800144c:	b2db      	uxtb	r3, r3
 800144e:	753b      	strb	r3, [r7, #20]
 8001450:	68fb      	ldr	r3, [r7, #12]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	121b      	asrs	r3, r3, #8
 8001456:	b2db      	uxtb	r3, r3
 8001458:	757b      	strb	r3, [r7, #21]
  HOST_TO_LE_16(buff+6,-x_axes->AXIS_Z);
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	689b      	ldr	r3, [r3, #8]
 800145e:	b2db      	uxtb	r3, r3
 8001460:	425b      	negs	r3, r3
 8001462:	b2db      	uxtb	r3, r3
 8001464:	75bb      	strb	r3, [r7, #22]
 8001466:	68fb      	ldr	r3, [r7, #12]
 8001468:	689b      	ldr	r3, [r3, #8]
 800146a:	425b      	negs	r3, r3
 800146c:	121b      	asrs	r3, r3, #8
 800146e:	b2db      	uxtb	r3, r3
 8001470:	75fb      	strb	r3, [r7, #23]

  HOST_TO_LE_16(buff+8,g_axes->AXIS_Y);
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	685b      	ldr	r3, [r3, #4]
 8001476:	b2db      	uxtb	r3, r3
 8001478:	763b      	strb	r3, [r7, #24]
 800147a:	68bb      	ldr	r3, [r7, #8]
 800147c:	685b      	ldr	r3, [r3, #4]
 800147e:	121b      	asrs	r3, r3, #8
 8001480:	b2db      	uxtb	r3, r3
 8001482:	767b      	strb	r3, [r7, #25]
  HOST_TO_LE_16(buff+10,g_axes->AXIS_X);
 8001484:	68bb      	ldr	r3, [r7, #8]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	b2db      	uxtb	r3, r3
 800148a:	76bb      	strb	r3, [r7, #26]
 800148c:	68bb      	ldr	r3, [r7, #8]
 800148e:	681b      	ldr	r3, [r3, #0]
 8001490:	121b      	asrs	r3, r3, #8
 8001492:	b2db      	uxtb	r3, r3
 8001494:	76fb      	strb	r3, [r7, #27]
  HOST_TO_LE_16(buff+12,g_axes->AXIS_Z);
 8001496:	68bb      	ldr	r3, [r7, #8]
 8001498:	689b      	ldr	r3, [r3, #8]
 800149a:	b2db      	uxtb	r3, r3
 800149c:	773b      	strb	r3, [r7, #28]
 800149e:	68bb      	ldr	r3, [r7, #8]
 80014a0:	689b      	ldr	r3, [r3, #8]
 80014a2:	121b      	asrs	r3, r3, #8
 80014a4:	b2db      	uxtb	r3, r3
 80014a6:	777b      	strb	r3, [r7, #29]

  HOST_TO_LE_16(buff+14,m_axes->AXIS_Y);
 80014a8:	687b      	ldr	r3, [r7, #4]
 80014aa:	685b      	ldr	r3, [r3, #4]
 80014ac:	b2db      	uxtb	r3, r3
 80014ae:	77bb      	strb	r3, [r7, #30]
 80014b0:	687b      	ldr	r3, [r7, #4]
 80014b2:	685b      	ldr	r3, [r3, #4]
 80014b4:	121b      	asrs	r3, r3, #8
 80014b6:	b2db      	uxtb	r3, r3
 80014b8:	77fb      	strb	r3, [r7, #31]
  HOST_TO_LE_16(buff+16,m_axes->AXIS_X);
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	b2db      	uxtb	r3, r3
 80014c0:	f887 3020 	strb.w	r3, [r7, #32]
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	681b      	ldr	r3, [r3, #0]
 80014c8:	121b      	asrs	r3, r3, #8
 80014ca:	b2db      	uxtb	r3, r3
 80014cc:	f887 3021 	strb.w	r3, [r7, #33]	@ 0x21
  HOST_TO_LE_16(buff+18,m_axes->AXIS_Z);
 80014d0:	687b      	ldr	r3, [r7, #4]
 80014d2:	689b      	ldr	r3, [r3, #8]
 80014d4:	b2db      	uxtb	r3, r3
 80014d6:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80014da:	687b      	ldr	r3, [r7, #4]
 80014dc:	689b      	ldr	r3, [r3, #8]
 80014de:	121b      	asrs	r3, r3, #8
 80014e0:	b2db      	uxtb	r3, r3
 80014e2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  ret = aci_gatt_update_char_value(HWServW2STHandle, AccGyroMagCharHandle,
 80014e6:	4b0c      	ldr	r3, [pc, #48]	@ (8001518 <Acc_Update+0x10c>)
 80014e8:	8818      	ldrh	r0, [r3, #0]
 80014ea:	4b0c      	ldr	r3, [pc, #48]	@ (800151c <Acc_Update+0x110>)
 80014ec:	8819      	ldrh	r1, [r3, #0]
 80014ee:	f107 0310 	add.w	r3, r7, #16
 80014f2:	9300      	str	r3, [sp, #0]
 80014f4:	2314      	movs	r3, #20
 80014f6:	2200      	movs	r2, #0
 80014f8:	f007 fdde 	bl	80090b8 <aci_gatt_update_char_value>
 80014fc:	4603      	mov	r3, r0
 80014fe:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
				   0, 2+2*3*3, buff);
  if (ret != BLE_STATUS_SUCCESS){
 8001502:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001506:	2b00      	cmp	r3, #0
 8001508:	d001      	beq.n	800150e <Acc_Update+0x102>
    PRINTF("Error while updating Acceleration characteristic: 0x%02X\n",ret) ;
    return BLE_STATUS_ERROR ;
 800150a:	2347      	movs	r3, #71	@ 0x47
 800150c:	e000      	b.n	8001510 <Acc_Update+0x104>
  }

  return BLE_STATUS_SUCCESS;
 800150e:	2300      	movs	r3, #0
}
 8001510:	4618      	mov	r0, r3
 8001512:	3728      	adds	r7, #40	@ 0x28
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	200009c8 	.word	0x200009c8
 800151c:	200009cc 	.word	0x200009cc

08001520 <Read_Request_CB>:
* Description    : Update the sensor values.
* Input          : Handle of the characteristic to update.
* Return         : None.
*******************************************************************************/
void Read_Request_CB(uint16_t handle)
{
 8001520:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001524:	b08e      	sub	sp, #56	@ 0x38
 8001526:	af00      	add	r7, sp, #0
 8001528:	4603      	mov	r3, r0
 800152a:	84fb      	strh	r3, [r7, #38]	@ 0x26
  tBleStatus ret;

  if(handle == AccGyroMagCharHandle + 1)
 800152c:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 800152e:	4b57      	ldr	r3, [pc, #348]	@ (800168c <Read_Request_CB+0x16c>)
 8001530:	881b      	ldrh	r3, [r3, #0]
 8001532:	3301      	adds	r3, #1
 8001534:	429a      	cmp	r2, r3
 8001536:	d105      	bne.n	8001544 <Read_Request_CB+0x24>
  {
    Acc_Update(&x_axes, &g_axes, &m_axes);
 8001538:	4a55      	ldr	r2, [pc, #340]	@ (8001690 <Read_Request_CB+0x170>)
 800153a:	4956      	ldr	r1, [pc, #344]	@ (8001694 <Read_Request_CB+0x174>)
 800153c:	4856      	ldr	r0, [pc, #344]	@ (8001698 <Read_Request_CB+0x178>)
 800153e:	f7ff ff65 	bl	800140c <Acc_Update>
 8001542:	e091      	b.n	8001668 <Read_Request_CB+0x148>
  }
  else if (handle == EnvironmentalCharHandle + 1)
 8001544:	8cfa      	ldrh	r2, [r7, #38]	@ 0x26
 8001546:	4b55      	ldr	r3, [pc, #340]	@ (800169c <Read_Request_CB+0x17c>)
 8001548:	881b      	ldrh	r3, [r3, #0]
 800154a:	3301      	adds	r3, #1
 800154c:	429a      	cmp	r2, r3
 800154e:	f040 808b 	bne.w	8001668 <Read_Request_CB+0x148>
  {
    float data_t, data_p;
    data_t = 27.0 + ((uint64_t)rand()*5)/RAND_MAX; //T sensor emulation
 8001552:	f00a fff3 	bl	800c53c <rand>
 8001556:	4603      	mov	r3, r0
 8001558:	17da      	asrs	r2, r3, #31
 800155a:	61bb      	str	r3, [r7, #24]
 800155c:	61fa      	str	r2, [r7, #28]
 800155e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001562:	f04f 0000 	mov.w	r0, #0
 8001566:	f04f 0100 	mov.w	r1, #0
 800156a:	0099      	lsls	r1, r3, #2
 800156c:	ea41 7192 	orr.w	r1, r1, r2, lsr #30
 8001570:	0090      	lsls	r0, r2, #2
 8001572:	4602      	mov	r2, r0
 8001574:	460b      	mov	r3, r1
 8001576:	69b9      	ldr	r1, [r7, #24]
 8001578:	1851      	adds	r1, r2, r1
 800157a:	6139      	str	r1, [r7, #16]
 800157c:	69f9      	ldr	r1, [r7, #28]
 800157e:	eb43 0101 	adc.w	r1, r3, r1
 8001582:	6179      	str	r1, [r7, #20]
 8001584:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001588:	f04f 0300 	mov.w	r3, #0
 800158c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001590:	f7ff fb5a 	bl	8000c48 <__aeabi_uldivmod>
 8001594:	4602      	mov	r2, r0
 8001596:	460b      	mov	r3, r1
 8001598:	4610      	mov	r0, r2
 800159a:	4619      	mov	r1, r3
 800159c:	f7fe fff6 	bl	800058c <__aeabi_ul2d>
 80015a0:	f04f 0200 	mov.w	r2, #0
 80015a4:	4b3e      	ldr	r3, [pc, #248]	@ (80016a0 <Read_Request_CB+0x180>)
 80015a6:	f7fe fe71 	bl	800028c <__adddf3>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4610      	mov	r0, r2
 80015b0:	4619      	mov	r1, r3
 80015b2:	f7ff faf9 	bl	8000ba8 <__aeabi_d2f>
 80015b6:	4603      	mov	r3, r0
 80015b8:	637b      	str	r3, [r7, #52]	@ 0x34
    data_p = 1000.0 + ((uint64_t)rand()*100)/RAND_MAX; //P sensor emulation
 80015ba:	f00a ffbf 	bl	800c53c <rand>
 80015be:	4603      	mov	r3, r0
 80015c0:	17da      	asrs	r2, r3, #31
 80015c2:	4698      	mov	r8, r3
 80015c4:	4691      	mov	r9, r2
 80015c6:	4642      	mov	r2, r8
 80015c8:	464b      	mov	r3, r9
 80015ca:	1891      	adds	r1, r2, r2
 80015cc:	6039      	str	r1, [r7, #0]
 80015ce:	415b      	adcs	r3, r3
 80015d0:	607b      	str	r3, [r7, #4]
 80015d2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80015d6:	eb12 0408 	adds.w	r4, r2, r8
 80015da:	eb43 0509 	adc.w	r5, r3, r9
 80015de:	f04f 0200 	mov.w	r2, #0
 80015e2:	f04f 0300 	mov.w	r3, #0
 80015e6:	016b      	lsls	r3, r5, #5
 80015e8:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80015ec:	0162      	lsls	r2, r4, #5
 80015ee:	eb14 0a02 	adds.w	sl, r4, r2
 80015f2:	eb45 0b03 	adc.w	fp, r5, r3
 80015f6:	eb1a 0308 	adds.w	r3, sl, r8
 80015fa:	60bb      	str	r3, [r7, #8]
 80015fc:	eb4b 0309 	adc.w	r3, fp, r9
 8001600:	60fb      	str	r3, [r7, #12]
 8001602:	f06f 4200 	mvn.w	r2, #2147483648	@ 0x80000000
 8001606:	f04f 0300 	mov.w	r3, #0
 800160a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800160e:	f7ff fb1b 	bl	8000c48 <__aeabi_uldivmod>
 8001612:	4602      	mov	r2, r0
 8001614:	460b      	mov	r3, r1
 8001616:	4610      	mov	r0, r2
 8001618:	4619      	mov	r1, r3
 800161a:	f7fe ffb7 	bl	800058c <__aeabi_ul2d>
 800161e:	f04f 0200 	mov.w	r2, #0
 8001622:	4b20      	ldr	r3, [pc, #128]	@ (80016a4 <Read_Request_CB+0x184>)
 8001624:	f7fe fe32 	bl	800028c <__adddf3>
 8001628:	4602      	mov	r2, r0
 800162a:	460b      	mov	r3, r1
 800162c:	4610      	mov	r0, r2
 800162e:	4619      	mov	r1, r3
 8001630:	f7ff faba 	bl	8000ba8 <__aeabi_d2f>
 8001634:	4603      	mov	r3, r0
 8001636:	633b      	str	r3, [r7, #48]	@ 0x30
    BlueMS_Environmental_Update((int32_t)(data_p *100), (int16_t)(data_t * 10));
 8001638:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800163c:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 80016a8 <Read_Request_CB+0x188>
 8001640:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001644:	eefd 6ae7 	vcvt.s32.f32	s13, s15
 8001648:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800164c:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001650:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001654:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001658:	ee17 3a90 	vmov	r3, s15
 800165c:	b21b      	sxth	r3, r3
 800165e:	4619      	mov	r1, r3
 8001660:	ee16 0a90 	vmov	r0, s13
 8001664:	f000 f824 	bl	80016b0 <BlueMS_Environmental_Update>
  }

  if(connection_handle !=0)
 8001668:	4b10      	ldr	r3, [pc, #64]	@ (80016ac <Read_Request_CB+0x18c>)
 800166a:	881b      	ldrh	r3, [r3, #0]
 800166c:	2b00      	cmp	r3, #0
 800166e:	d007      	beq.n	8001680 <Read_Request_CB+0x160>
  {
    ret = aci_gatt_allow_read(connection_handle);
 8001670:	4b0e      	ldr	r3, [pc, #56]	@ (80016ac <Read_Request_CB+0x18c>)
 8001672:	881b      	ldrh	r3, [r3, #0]
 8001674:	4618      	mov	r0, r3
 8001676:	f007 fdaf 	bl	80091d8 <aci_gatt_allow_read>
 800167a:	4603      	mov	r3, r0
 800167c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (ret != BLE_STATUS_SUCCESS)
    {
      PRINTF("aci_gatt_allow_read() failed: 0x%02x\r\n", ret);
    }
  }
}
 8001680:	bf00      	nop
 8001682:	3738      	adds	r7, #56	@ 0x38
 8001684:	46bd      	mov	sp, r7
 8001686:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800168a:	bf00      	nop
 800168c:	200009cc 	.word	0x200009cc
 8001690:	20000a14 	.word	0x20000a14
 8001694:	20000a08 	.word	0x20000a08
 8001698:	200009fc 	.word	0x200009fc
 800169c:	200009ca 	.word	0x200009ca
 80016a0:	403b0000 	.word	0x403b0000
 80016a4:	408f4000 	.word	0x408f4000
 80016a8:	42c80000 	.word	0x42c80000
 80016ac:	200009f4 	.word	0x200009f4

080016b0 <BlueMS_Environmental_Update>:

tBleStatus BlueMS_Environmental_Update(int32_t press, int16_t temp)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b088      	sub	sp, #32
 80016b4:	af02      	add	r7, sp, #8
 80016b6:	6078      	str	r0, [r7, #4]
 80016b8:	460b      	mov	r3, r1
 80016ba:	807b      	strh	r3, [r7, #2]
  tBleStatus ret;
  uint8_t buff[8];
  HOST_TO_LE_16(buff, HAL_GetTick()>>3);
 80016bc:	f002 fcde 	bl	800407c <HAL_GetTick>
 80016c0:	4603      	mov	r3, r0
 80016c2:	08db      	lsrs	r3, r3, #3
 80016c4:	b2db      	uxtb	r3, r3
 80016c6:	733b      	strb	r3, [r7, #12]
 80016c8:	f002 fcd8 	bl	800407c <HAL_GetTick>
 80016cc:	4603      	mov	r3, r0
 80016ce:	0adb      	lsrs	r3, r3, #11
 80016d0:	b2db      	uxtb	r3, r3
 80016d2:	737b      	strb	r3, [r7, #13]

  HOST_TO_LE_32(buff+2,press);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	b2db      	uxtb	r3, r3
 80016d8:	73bb      	strb	r3, [r7, #14]
 80016da:	687b      	ldr	r3, [r7, #4]
 80016dc:	121b      	asrs	r3, r3, #8
 80016de:	b2db      	uxtb	r3, r3
 80016e0:	73fb      	strb	r3, [r7, #15]
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	141b      	asrs	r3, r3, #16
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	743b      	strb	r3, [r7, #16]
 80016ea:	687b      	ldr	r3, [r7, #4]
 80016ec:	161b      	asrs	r3, r3, #24
 80016ee:	b2db      	uxtb	r3, r3
 80016f0:	747b      	strb	r3, [r7, #17]
  HOST_TO_LE_16(buff+6,temp);
 80016f2:	887b      	ldrh	r3, [r7, #2]
 80016f4:	b2db      	uxtb	r3, r3
 80016f6:	74bb      	strb	r3, [r7, #18]
 80016f8:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80016fc:	121b      	asrs	r3, r3, #8
 80016fe:	b21b      	sxth	r3, r3
 8001700:	b2db      	uxtb	r3, r3
 8001702:	74fb      	strb	r3, [r7, #19]

  ret = aci_gatt_update_char_value(HWServW2STHandle, EnvironmentalCharHandle,
 8001704:	4b0b      	ldr	r3, [pc, #44]	@ (8001734 <BlueMS_Environmental_Update+0x84>)
 8001706:	8818      	ldrh	r0, [r3, #0]
 8001708:	4b0b      	ldr	r3, [pc, #44]	@ (8001738 <BlueMS_Environmental_Update+0x88>)
 800170a:	8819      	ldrh	r1, [r3, #0]
 800170c:	f107 030c 	add.w	r3, r7, #12
 8001710:	9300      	str	r3, [sp, #0]
 8001712:	2308      	movs	r3, #8
 8001714:	2200      	movs	r2, #0
 8001716:	f007 fccf 	bl	80090b8 <aci_gatt_update_char_value>
 800171a:	4603      	mov	r3, r0
 800171c:	75fb      	strb	r3, [r7, #23]
                                   0, 8, buff);

  if (ret != BLE_STATUS_SUCCESS){
 800171e:	7dfb      	ldrb	r3, [r7, #23]
 8001720:	2b00      	cmp	r3, #0
 8001722:	d001      	beq.n	8001728 <BlueMS_Environmental_Update+0x78>
    PRINTF("Error while updating TEMP characteristic: 0x%04X\n",ret) ;
    return BLE_STATUS_ERROR ;
 8001724:	2347      	movs	r3, #71	@ 0x47
 8001726:	e000      	b.n	800172a <BlueMS_Environmental_Update+0x7a>
  }

  return BLE_STATUS_SUCCESS;
 8001728:	2300      	movs	r3, #0
}
 800172a:	4618      	mov	r0, r3
 800172c:	3718      	adds	r7, #24
 800172e:	46bd      	mov	sp, r7
 8001730:	bd80      	pop	{r7, pc}
 8001732:	bf00      	nop
 8001734:	200009c8 	.word	0x200009c8
 8001738:	200009ca 	.word	0x200009ca

0800173c <Set_DeviceConnectable>:
 * Input          : None.
 * Output         : None.
 * Return         : None.
 *******************************************************************************/
void Set_DeviceConnectable(void)
{
 800173c:	b580      	push	{r7, lr}
 800173e:	b092      	sub	sp, #72	@ 0x48
 8001740:	af08      	add	r7, sp, #32
  uint8_t ret;
  const char local_name[] = {AD_TYPE_COMPLETE_LOCAL_NAME,SENSOR_DEMO_NAME};
 8001742:	4a36      	ldr	r2, [pc, #216]	@ (800181c <Set_DeviceConnectable+0xe0>)
 8001744:	f107 031c 	add.w	r3, r7, #28
 8001748:	e892 0003 	ldmia.w	r2, {r0, r1}
 800174c:	e883 0003 	stmia.w	r3, {r0, r1}

  uint8_t manuf_data[26] = {
 8001750:	2302      	movs	r3, #2
 8001752:	703b      	strb	r3, [r7, #0]
 8001754:	230a      	movs	r3, #10
 8001756:	707b      	strb	r3, [r7, #1]
 8001758:	2300      	movs	r3, #0
 800175a:	70bb      	strb	r3, [r7, #2]
 800175c:	2308      	movs	r3, #8
 800175e:	70fb      	strb	r3, [r7, #3]
 8001760:	2309      	movs	r3, #9
 8001762:	713b      	strb	r3, [r7, #4]
 8001764:	2342      	movs	r3, #66	@ 0x42
 8001766:	717b      	strb	r3, [r7, #5]
 8001768:	236c      	movs	r3, #108	@ 0x6c
 800176a:	71bb      	strb	r3, [r7, #6]
 800176c:	2375      	movs	r3, #117	@ 0x75
 800176e:	71fb      	strb	r3, [r7, #7]
 8001770:	2365      	movs	r3, #101	@ 0x65
 8001772:	723b      	strb	r3, [r7, #8]
 8001774:	234e      	movs	r3, #78	@ 0x4e
 8001776:	727b      	strb	r3, [r7, #9]
 8001778:	2352      	movs	r3, #82	@ 0x52
 800177a:	72bb      	strb	r3, [r7, #10]
 800177c:	2347      	movs	r3, #71	@ 0x47
 800177e:	72fb      	strb	r3, [r7, #11]
 8001780:	230d      	movs	r3, #13
 8001782:	733b      	strb	r3, [r7, #12]
 8001784:	23ff      	movs	r3, #255	@ 0xff
 8001786:	737b      	strb	r3, [r7, #13]
 8001788:	2301      	movs	r3, #1
 800178a:	73bb      	strb	r3, [r7, #14]
 800178c:	2380      	movs	r3, #128	@ 0x80
 800178e:	73fb      	strb	r3, [r7, #15]
 8001790:	2300      	movs	r3, #0
 8001792:	743b      	strb	r3, [r7, #16]
 8001794:	23f4      	movs	r3, #244	@ 0xf4
 8001796:	747b      	strb	r3, [r7, #17]
 8001798:	2300      	movs	r3, #0
 800179a:	74bb      	strb	r3, [r7, #18]
 800179c:	2300      	movs	r3, #0
 800179e:	74fb      	strb	r3, [r7, #19]
    0x80,
    0x00,
    0xF4, /* ACC+Gyro+Mag 0xE0 | 0x04 Temp | 0x10 Pressure */
    0x00, /*  */
    0x00, /*  */
    bdaddr[5], /* BLE MAC start -MSB first- */
 80017a0:	4b1f      	ldr	r3, [pc, #124]	@ (8001820 <Set_DeviceConnectable+0xe4>)
 80017a2:	795b      	ldrb	r3, [r3, #5]
  uint8_t manuf_data[26] = {
 80017a4:	753b      	strb	r3, [r7, #20]
    bdaddr[4],
 80017a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001820 <Set_DeviceConnectable+0xe4>)
 80017a8:	791b      	ldrb	r3, [r3, #4]
  uint8_t manuf_data[26] = {
 80017aa:	757b      	strb	r3, [r7, #21]
    bdaddr[3],
 80017ac:	4b1c      	ldr	r3, [pc, #112]	@ (8001820 <Set_DeviceConnectable+0xe4>)
 80017ae:	78db      	ldrb	r3, [r3, #3]
  uint8_t manuf_data[26] = {
 80017b0:	75bb      	strb	r3, [r7, #22]
    bdaddr[2],
 80017b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001820 <Set_DeviceConnectable+0xe4>)
 80017b4:	789b      	ldrb	r3, [r3, #2]
  uint8_t manuf_data[26] = {
 80017b6:	75fb      	strb	r3, [r7, #23]
    bdaddr[1],
 80017b8:	4b19      	ldr	r3, [pc, #100]	@ (8001820 <Set_DeviceConnectable+0xe4>)
 80017ba:	785b      	ldrb	r3, [r3, #1]
  uint8_t manuf_data[26] = {
 80017bc:	763b      	strb	r3, [r7, #24]
    bdaddr[0]  /* BLE MAC stop */
 80017be:	4b18      	ldr	r3, [pc, #96]	@ (8001820 <Set_DeviceConnectable+0xe4>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
  uint8_t manuf_data[26] = {
 80017c2:	767b      	strb	r3, [r7, #25]
  };

  manuf_data[18] |= 0x01; /* Sensor Fusion */
 80017c4:	7cbb      	ldrb	r3, [r7, #18]
 80017c6:	f043 0301 	orr.w	r3, r3, #1
 80017ca:	b2db      	uxtb	r3, r3
 80017cc:	74bb      	strb	r3, [r7, #18]

  hci_le_set_scan_resp_data(0, NULL);
 80017ce:	2100      	movs	r1, #0
 80017d0:	2000      	movs	r0, #0
 80017d2:	f007 fe62 	bl	800949a <hci_le_set_scan_resp_data>

  PRINTF("Set General Discoverable Mode.\n");

  ret = aci_gap_set_discoverable(ADV_DATA_TYPE,
 80017d6:	2300      	movs	r3, #0
 80017d8:	9306      	str	r3, [sp, #24]
 80017da:	2300      	movs	r3, #0
 80017dc:	9305      	str	r3, [sp, #20]
 80017de:	2300      	movs	r3, #0
 80017e0:	9304      	str	r3, [sp, #16]
 80017e2:	2300      	movs	r3, #0
 80017e4:	9303      	str	r3, [sp, #12]
 80017e6:	f107 031c 	add.w	r3, r7, #28
 80017ea:	9302      	str	r3, [sp, #8]
 80017ec:	2308      	movs	r3, #8
 80017ee:	9301      	str	r3, [sp, #4]
 80017f0:	2300      	movs	r3, #0
 80017f2:	9300      	str	r3, [sp, #0]
 80017f4:	2301      	movs	r3, #1
 80017f6:	f44f 62f0 	mov.w	r2, #1920	@ 0x780
 80017fa:	f44f 61c8 	mov.w	r1, #1600	@ 0x640
 80017fe:	2000      	movs	r0, #0
 8001800:	f007 f951 	bl	8008aa6 <aci_gap_set_discoverable>
 8001804:	4603      	mov	r3, r0
 8001806:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                                (ADV_INTERVAL_MIN_MS*1000)/625,(ADV_INTERVAL_MAX_MS*1000)/625,
                                 STATIC_RANDOM_ADDR, NO_WHITE_LIST_USE,
                                 sizeof(local_name), local_name, 0, NULL, 0, 0);

  aci_gap_update_adv_data(26, manuf_data);
 800180a:	463b      	mov	r3, r7
 800180c:	4619      	mov	r1, r3
 800180e:	201a      	movs	r0, #26
 8001810:	f007 fa8a 	bl	8008d28 <aci_gap_update_adv_data>
  {
    PRINTF("aci_gap_set_discoverable() failed: 0x%02x\r\n", ret);
  }
  else
    PRINTF("aci_gap_set_discoverable() --> SUCCESS\r\n");
}
 8001814:	bf00      	nop
 8001816:	3728      	adds	r7, #40	@ 0x28
 8001818:	46bd      	mov	sp, r7
 800181a:	bd80      	pop	{r7, pc}
 800181c:	0800f128 	.word	0x0800f128
 8001820:	200009c0 	.word	0x200009c0

08001824 <user_notify>:
 *         parsed.
 * @param  void* Pointer to the ACI packet
 * @retval None
 */
void user_notify(void * pData)
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b088      	sub	sp, #32
 8001828:	af00      	add	r7, sp, #0
 800182a:	6078      	str	r0, [r7, #4]
  hci_uart_pckt *hci_pckt = pData;
 800182c:	687b      	ldr	r3, [r7, #4]
 800182e:	61fb      	str	r3, [r7, #28]
  /* obtain event packet */
  hci_event_pckt *event_pckt = (hci_event_pckt*)hci_pckt->data;
 8001830:	69fb      	ldr	r3, [r7, #28]
 8001832:	3301      	adds	r3, #1
 8001834:	61bb      	str	r3, [r7, #24]

  if(hci_pckt->type != HCI_EVENT_PKT)
 8001836:	69fb      	ldr	r3, [r7, #28]
 8001838:	781b      	ldrb	r3, [r3, #0]
 800183a:	2b04      	cmp	r3, #4
 800183c:	d139      	bne.n	80018b2 <user_notify+0x8e>
    return;

  switch(event_pckt->evt){
 800183e:	69bb      	ldr	r3, [r7, #24]
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2bff      	cmp	r3, #255	@ 0xff
 8001844:	d01f      	beq.n	8001886 <user_notify+0x62>
 8001846:	2bff      	cmp	r3, #255	@ 0xff
 8001848:	dc38      	bgt.n	80018bc <user_notify+0x98>
 800184a:	2b05      	cmp	r3, #5
 800184c:	d002      	beq.n	8001854 <user_notify+0x30>
 800184e:	2b3e      	cmp	r3, #62	@ 0x3e
 8001850:	d003      	beq.n	800185a <user_notify+0x36>
 8001852:	e033      	b.n	80018bc <user_notify+0x98>

  case EVT_DISCONN_COMPLETE:
    {
      GAP_DisconnectionComplete_CB();
 8001854:	f000 f836 	bl	80018c4 <GAP_DisconnectionComplete_CB>
    }
    break;
 8001858:	e030      	b.n	80018bc <user_notify+0x98>

  case EVT_LE_META_EVENT:
    {
      evt_le_meta_event *evt = (void *)event_pckt->data;
 800185a:	69bb      	ldr	r3, [r7, #24]
 800185c:	3302      	adds	r3, #2
 800185e:	60fb      	str	r3, [r7, #12]

      switch(evt->subevent){
 8001860:	68fb      	ldr	r3, [r7, #12]
 8001862:	781b      	ldrb	r3, [r3, #0]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d126      	bne.n	80018b6 <user_notify+0x92>
      case EVT_LE_CONN_COMPLETE:
        {
          evt_le_connection_complete *cc = (void *)evt->data;
 8001868:	68fb      	ldr	r3, [r7, #12]
 800186a:	3301      	adds	r3, #1
 800186c:	60bb      	str	r3, [r7, #8]
          GAP_ConnectionComplete_CB(cc->peer_bdaddr, cc->handle);
 800186e:	68bb      	ldr	r3, [r7, #8]
 8001870:	1d5a      	adds	r2, r3, #5
 8001872:	68bb      	ldr	r3, [r7, #8]
 8001874:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8001878:	b29b      	uxth	r3, r3
 800187a:	4619      	mov	r1, r3
 800187c:	4610      	mov	r0, r2
 800187e:	f000 f837 	bl	80018f0 <GAP_ConnectionComplete_CB>
        }
        break;
 8001882:	bf00      	nop
      }
    }
    break;
 8001884:	e017      	b.n	80018b6 <user_notify+0x92>

  case EVT_VENDOR:
    {
      evt_blue_aci *blue_evt = (void*)event_pckt->data;
 8001886:	69bb      	ldr	r3, [r7, #24]
 8001888:	3302      	adds	r3, #2
 800188a:	617b      	str	r3, [r7, #20]
      switch(blue_evt->ecode){
 800188c:	697b      	ldr	r3, [r7, #20]
 800188e:	881b      	ldrh	r3, [r3, #0]
 8001890:	b29b      	uxth	r3, r3
 8001892:	461a      	mov	r2, r3
 8001894:	f640 4314 	movw	r3, #3092	@ 0xc14
 8001898:	429a      	cmp	r2, r3
 800189a:	d10e      	bne.n	80018ba <user_notify+0x96>

      case EVT_BLUE_GATT_READ_PERMIT_REQ:
        {
          evt_gatt_read_permit_req *pr = (void*)blue_evt->data;
 800189c:	697b      	ldr	r3, [r7, #20]
 800189e:	3302      	adds	r3, #2
 80018a0:	613b      	str	r3, [r7, #16]
          Read_Request_CB(pr->attr_handle);
 80018a2:	693b      	ldr	r3, [r7, #16]
 80018a4:	885b      	ldrh	r3, [r3, #2]
 80018a6:	b29b      	uxth	r3, r3
 80018a8:	4618      	mov	r0, r3
 80018aa:	f7ff fe39 	bl	8001520 <Read_Request_CB>
        }
        break;
 80018ae:	bf00      	nop
      }

    }
    break;
 80018b0:	e003      	b.n	80018ba <user_notify+0x96>
    return;
 80018b2:	bf00      	nop
 80018b4:	e002      	b.n	80018bc <user_notify+0x98>
    break;
 80018b6:	bf00      	nop
 80018b8:	e000      	b.n	80018bc <user_notify+0x98>
    break;
 80018ba:	bf00      	nop
  }
}
 80018bc:	3720      	adds	r7, #32
 80018be:	46bd      	mov	sp, r7
 80018c0:	bd80      	pop	{r7, pc}
	...

080018c4 <GAP_DisconnectionComplete_CB>:
 * @brief  This function is called when the peer device gets disconnected.
 * @param  None
 * @retval None
 */
void GAP_DisconnectionComplete_CB(void)
{
 80018c4:	b480      	push	{r7}
 80018c6:	af00      	add	r7, sp, #0
  connected = FALSE;
 80018c8:	4b06      	ldr	r3, [pc, #24]	@ (80018e4 <GAP_DisconnectionComplete_CB+0x20>)
 80018ca:	2200      	movs	r2, #0
 80018cc:	601a      	str	r2, [r3, #0]
  PRINTF("Disconnected\n");
  /* Make the device connectable again. */
  set_connectable = TRUE;
 80018ce:	4b06      	ldr	r3, [pc, #24]	@ (80018e8 <GAP_DisconnectionComplete_CB+0x24>)
 80018d0:	2201      	movs	r2, #1
 80018d2:	701a      	strb	r2, [r3, #0]
  notification_enabled = FALSE;
 80018d4:	4b05      	ldr	r3, [pc, #20]	@ (80018ec <GAP_DisconnectionComplete_CB+0x28>)
 80018d6:	2200      	movs	r2, #0
 80018d8:	701a      	strb	r2, [r3, #0]
}
 80018da:	bf00      	nop
 80018dc:	46bd      	mov	sp, r7
 80018de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e2:	4770      	bx	lr
 80018e4:	200009f8 	.word	0x200009f8
 80018e8:	20000001 	.word	0x20000001
 80018ec:	200009f6 	.word	0x200009f6

080018f0 <GAP_ConnectionComplete_CB>:
 * @param  uint8_t Address of peer device
 * @param  uint16_t Connection handle
 * @retval None
 */
void GAP_ConnectionComplete_CB(uint8_t addr[6], uint16_t handle)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b085      	sub	sp, #20
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	6078      	str	r0, [r7, #4]
 80018f8:	460b      	mov	r3, r1
 80018fa:	807b      	strh	r3, [r7, #2]
  connected = TRUE;
 80018fc:	4b0a      	ldr	r3, [pc, #40]	@ (8001928 <GAP_ConnectionComplete_CB+0x38>)
 80018fe:	2201      	movs	r2, #1
 8001900:	601a      	str	r2, [r3, #0]
  connection_handle = handle;
 8001902:	4a0a      	ldr	r2, [pc, #40]	@ (800192c <GAP_ConnectionComplete_CB+0x3c>)
 8001904:	887b      	ldrh	r3, [r7, #2]
 8001906:	8013      	strh	r3, [r2, #0]

  PRINTF("Connected to device:");
  for(uint32_t i = 5; i > 0; i--){
 8001908:	2305      	movs	r3, #5
 800190a:	60fb      	str	r3, [r7, #12]
 800190c:	e002      	b.n	8001914 <GAP_ConnectionComplete_CB+0x24>
 800190e:	68fb      	ldr	r3, [r7, #12]
 8001910:	3b01      	subs	r3, #1
 8001912:	60fb      	str	r3, [r7, #12]
 8001914:	68fb      	ldr	r3, [r7, #12]
 8001916:	2b00      	cmp	r3, #0
 8001918:	d1f9      	bne.n	800190e <GAP_ConnectionComplete_CB+0x1e>
    PRINTF("%02X-", addr[i]);
  }
  PRINTF("%02X\n", addr[0]);
}
 800191a:	bf00      	nop
 800191c:	bf00      	nop
 800191e:	3714      	adds	r7, #20
 8001920:	46bd      	mov	sp, r7
 8001922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001926:	4770      	bx	lr
 8001928:	200009f8 	.word	0x200009f8
 800192c:	200009f4 	.word	0x200009f4

08001930 <HCI_TL_SPI_Init>:
 *
 * @param  void* Pointer to configuration struct
 * @retval int32_t Status
 */
int32_t HCI_TL_SPI_Init(void* pConf)
{
 8001930:	b580      	push	{r7, lr}
 8001932:	b088      	sub	sp, #32
 8001934:	af00      	add	r7, sp, #0
 8001936:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;

  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001938:	4b1f      	ldr	r3, [pc, #124]	@ (80019b8 <HCI_TL_SPI_Init+0x88>)
 800193a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800193c:	4a1e      	ldr	r2, [pc, #120]	@ (80019b8 <HCI_TL_SPI_Init+0x88>)
 800193e:	f043 0301 	orr.w	r3, r3, #1
 8001942:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001944:	4b1c      	ldr	r3, [pc, #112]	@ (80019b8 <HCI_TL_SPI_Init+0x88>)
 8001946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001948:	f003 0301 	and.w	r3, r3, #1
 800194c:	60bb      	str	r3, [r7, #8]
 800194e:	68bb      	ldr	r3, [r7, #8]

  /* Configure EXTI Line */
  GPIO_InitStruct.Pin = HCI_TL_SPI_EXTI_PIN;
 8001950:	2340      	movs	r3, #64	@ 0x40
 8001952:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001954:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001958:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800195a:	2300      	movs	r3, #0
 800195c:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(HCI_TL_SPI_EXTI_PORT, &GPIO_InitStruct);
 800195e:	f107 030c 	add.w	r3, r7, #12
 8001962:	4619      	mov	r1, r3
 8001964:	4815      	ldr	r0, [pc, #84]	@ (80019bc <HCI_TL_SPI_Init+0x8c>)
 8001966:	f002 fd69 	bl	800443c <HAL_GPIO_Init>

  /* Configure RESET Line */
  GPIO_InitStruct.Pin =  HCI_TL_RST_PIN ;
 800196a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800196e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001970:	2301      	movs	r3, #1
 8001972:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001974:	2300      	movs	r3, #0
 8001976:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001978:	2300      	movs	r3, #0
 800197a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_RST_PORT, &GPIO_InitStruct);
 800197c:	f107 030c 	add.w	r3, r7, #12
 8001980:	4619      	mov	r1, r3
 8001982:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001986:	f002 fd59 	bl	800443c <HAL_GPIO_Init>

  /* Configure CS */
  GPIO_InitStruct.Pin = HCI_TL_SPI_CS_PIN ;
 800198a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800198e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001990:	2301      	movs	r3, #1
 8001992:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001994:	2300      	movs	r3, #0
 8001996:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001998:	2300      	movs	r3, #0
 800199a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(HCI_TL_SPI_CS_PORT, &GPIO_InitStruct);
 800199c:	f107 030c 	add.w	r3, r7, #12
 80019a0:	4619      	mov	r1, r3
 80019a2:	4807      	ldr	r0, [pc, #28]	@ (80019c0 <HCI_TL_SPI_Init+0x90>)
 80019a4:	f002 fd4a 	bl	800443c <HAL_GPIO_Init>

  return BSP_SPI3_Init();
 80019a8:	f001 f8c6 	bl	8002b38 <BSP_SPI3_Init>
 80019ac:	4603      	mov	r3, r0
}
 80019ae:	4618      	mov	r0, r3
 80019b0:	3720      	adds	r7, #32
 80019b2:	46bd      	mov	sp, r7
 80019b4:	bd80      	pop	{r7, pc}
 80019b6:	bf00      	nop
 80019b8:	40021000 	.word	0x40021000
 80019bc:	48001000 	.word	0x48001000
 80019c0:	48000c00 	.word	0x48000c00

080019c4 <HCI_TL_SPI_DeInit>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_DeInit(void)
{
 80019c4:	b580      	push	{r7, lr}
 80019c6:	af00      	add	r7, sp, #0
  HAL_GPIO_DeInit(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN);
 80019c8:	2140      	movs	r1, #64	@ 0x40
 80019ca:	4808      	ldr	r0, [pc, #32]	@ (80019ec <HCI_TL_SPI_DeInit+0x28>)
 80019cc:	f002 fee0 	bl	8004790 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN);
 80019d0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019d4:	4806      	ldr	r0, [pc, #24]	@ (80019f0 <HCI_TL_SPI_DeInit+0x2c>)
 80019d6:	f002 fedb 	bl	8004790 <HAL_GPIO_DeInit>
  HAL_GPIO_DeInit(HCI_TL_RST_PORT, HCI_TL_RST_PIN);
 80019da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80019de:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80019e2:	f002 fed5 	bl	8004790 <HAL_GPIO_DeInit>
  return 0;
 80019e6:	2300      	movs	r3, #0
}
 80019e8:	4618      	mov	r0, r3
 80019ea:	bd80      	pop	{r7, pc}
 80019ec:	48001000 	.word	0x48001000
 80019f0:	48000c00 	.word	0x48000c00

080019f4 <HCI_TL_SPI_Reset>:
 *
 * @param  None
 * @retval int32_t 0
 */
int32_t HCI_TL_SPI_Reset(void)
{
 80019f4:	b580      	push	{r7, lr}
 80019f6:	af00      	add	r7, sp, #0
  // Deselect CS PIN for BlueNRG to avoid spurious commands
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 80019f8:	2201      	movs	r2, #1
 80019fa:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80019fe:	480d      	ldr	r0, [pc, #52]	@ (8001a34 <HCI_TL_SPI_Reset+0x40>)
 8001a00:	f002 ffd2 	bl	80049a8 <HAL_GPIO_WritePin>

  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_RESET);
 8001a04:	2200      	movs	r2, #0
 8001a06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a0a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a0e:	f002 ffcb 	bl	80049a8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001a12:	2005      	movs	r0, #5
 8001a14:	f002 fb3e 	bl	8004094 <HAL_Delay>
  HAL_GPIO_WritePin(HCI_TL_RST_PORT, HCI_TL_RST_PIN, GPIO_PIN_SET);
 8001a18:	2201      	movs	r2, #1
 8001a1a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a1e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001a22:	f002 ffc1 	bl	80049a8 <HAL_GPIO_WritePin>
  HAL_Delay(5);
 8001a26:	2005      	movs	r0, #5
 8001a28:	f002 fb34 	bl	8004094 <HAL_Delay>
  return 0;
 8001a2c:	2300      	movs	r3, #0
}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	bd80      	pop	{r7, pc}
 8001a32:	bf00      	nop
 8001a34:	48000c00 	.word	0x48000c00

08001a38 <HCI_TL_SPI_Receive>:
 * @param  buffer : Buffer where data from SPI are stored
 * @param  size   : Buffer size
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Receive(uint8_t* buffer, uint16_t size)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b088      	sub	sp, #32
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
 8001a40:	460b      	mov	r3, r1
 8001a42:	807b      	strh	r3, [r7, #2]
  uint16_t byte_count;
  uint8_t len = 0;
 8001a44:	2300      	movs	r3, #0
 8001a46:	777b      	strb	r3, [r7, #29]
  uint8_t char_ff = 0xff;
 8001a48:	23ff      	movs	r3, #255	@ 0xff
 8001a4a:	773b      	strb	r3, [r7, #28]
  volatile uint8_t read_char;

  uint8_t header_master[HEADER_SIZE] = {0x0b, 0x00, 0x00, 0x00, 0x00};
 8001a4c:	230b      	movs	r3, #11
 8001a4e:	617b      	str	r3, [r7, #20]
 8001a50:	2300      	movs	r3, #0
 8001a52:	763b      	strb	r3, [r7, #24]
  uint8_t header_slave[HEADER_SIZE];

  /* CS reset */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8001a54:	2200      	movs	r2, #0
 8001a56:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001a5a:	4822      	ldr	r0, [pc, #136]	@ (8001ae4 <HCI_TL_SPI_Receive+0xac>)
 8001a5c:	f002 ffa4 	bl	80049a8 <HAL_GPIO_WritePin>

  /* Read the header */
  BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 8001a60:	f107 010c 	add.w	r1, r7, #12
 8001a64:	f107 0314 	add.w	r3, r7, #20
 8001a68:	2205      	movs	r2, #5
 8001a6a:	4618      	mov	r0, r3
 8001a6c:	f001 f894 	bl	8002b98 <BSP_SPI3_SendRecv>

  if(header_slave[0] == 0x02)
 8001a70:	7b3b      	ldrb	r3, [r7, #12]
 8001a72:	2b02      	cmp	r3, #2
 8001a74:	d12a      	bne.n	8001acc <HCI_TL_SPI_Receive+0x94>
  {
    /* device is ready */
    byte_count = (header_slave[4] << 8)| header_slave[3];
 8001a76:	7c3b      	ldrb	r3, [r7, #16]
 8001a78:	b21b      	sxth	r3, r3
 8001a7a:	021b      	lsls	r3, r3, #8
 8001a7c:	b21a      	sxth	r2, r3
 8001a7e:	7bfb      	ldrb	r3, [r7, #15]
 8001a80:	b21b      	sxth	r3, r3
 8001a82:	4313      	orrs	r3, r2
 8001a84:	b21b      	sxth	r3, r3
 8001a86:	83fb      	strh	r3, [r7, #30]

    if(byte_count > 0)
 8001a88:	8bfb      	ldrh	r3, [r7, #30]
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d01e      	beq.n	8001acc <HCI_TL_SPI_Receive+0x94>
    {
      /* avoid to read more data than the size of the buffer */
      if (byte_count > size){
 8001a8e:	8bfa      	ldrh	r2, [r7, #30]
 8001a90:	887b      	ldrh	r3, [r7, #2]
 8001a92:	429a      	cmp	r2, r3
 8001a94:	d901      	bls.n	8001a9a <HCI_TL_SPI_Receive+0x62>
        byte_count = size;
 8001a96:	887b      	ldrh	r3, [r7, #2]
 8001a98:	83fb      	strh	r3, [r7, #30]
      }

      for(len = 0; len < byte_count; len++)
 8001a9a:	2300      	movs	r3, #0
 8001a9c:	777b      	strb	r3, [r7, #29]
 8001a9e:	e010      	b.n	8001ac2 <HCI_TL_SPI_Receive+0x8a>
      {
        BSP_SPI3_SendRecv(&char_ff, (uint8_t*)&read_char, 1);
 8001aa0:	f107 011b 	add.w	r1, r7, #27
 8001aa4:	f107 031c 	add.w	r3, r7, #28
 8001aa8:	2201      	movs	r2, #1
 8001aaa:	4618      	mov	r0, r3
 8001aac:	f001 f874 	bl	8002b98 <BSP_SPI3_SendRecv>
        buffer[len] = read_char;
 8001ab0:	7f7b      	ldrb	r3, [r7, #29]
 8001ab2:	687a      	ldr	r2, [r7, #4]
 8001ab4:	4413      	add	r3, r2
 8001ab6:	7efa      	ldrb	r2, [r7, #27]
 8001ab8:	b2d2      	uxtb	r2, r2
 8001aba:	701a      	strb	r2, [r3, #0]
      for(len = 0; len < byte_count; len++)
 8001abc:	7f7b      	ldrb	r3, [r7, #29]
 8001abe:	3301      	adds	r3, #1
 8001ac0:	777b      	strb	r3, [r7, #29]
 8001ac2:	7f7b      	ldrb	r3, [r7, #29]
 8001ac4:	b29b      	uxth	r3, r3
 8001ac6:	8bfa      	ldrh	r2, [r7, #30]
 8001ac8:	429a      	cmp	r2, r3
 8001aca:	d8e9      	bhi.n	8001aa0 <HCI_TL_SPI_Receive+0x68>
      }
    }
  }
  /* Release CS line */
  HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001acc:	2201      	movs	r2, #1
 8001ace:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001ad2:	4804      	ldr	r0, [pc, #16]	@ (8001ae4 <HCI_TL_SPI_Receive+0xac>)
 8001ad4:	f002 ff68 	bl	80049a8 <HAL_GPIO_WritePin>
    }
    PRINT_CSV("\n");
  }
#endif

  return len;
 8001ad8:	7f7b      	ldrb	r3, [r7, #29]
}
 8001ada:	4618      	mov	r0, r3
 8001adc:	3720      	adds	r7, #32
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	48000c00 	.word	0x48000c00

08001ae8 <HCI_TL_SPI_Send>:
 * @param  buffer : data buffer to be written
 * @param  size   : size of first data buffer to be written
 * @retval int32_t: Number of read bytes
 */
int32_t HCI_TL_SPI_Send(uint8_t* buffer, uint16_t size)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b088      	sub	sp, #32
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
 8001af0:	460b      	mov	r3, r1
 8001af2:	807b      	strh	r3, [r7, #2]
  int32_t result;

  uint8_t header_master[HEADER_SIZE] = {0x0a, 0x00, 0x00, 0x00, 0x00};
 8001af4:	230a      	movs	r3, #10
 8001af6:	613b      	str	r3, [r7, #16]
 8001af8:	2300      	movs	r3, #0
 8001afa:	753b      	strb	r3, [r7, #20]
  uint8_t header_slave[HEADER_SIZE];

  static uint8_t read_char_buf[MAX_BUFFER_SIZE];
  uint32_t tickstart = HAL_GetTick();
 8001afc:	f002 fabe 	bl	800407c <HAL_GetTick>
 8001b00:	61b8      	str	r0, [r7, #24]

  do
  {
    result = 0;
 8001b02:	2300      	movs	r3, #0
 8001b04:	61fb      	str	r3, [r7, #28]

    /* CS reset */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_RESET);
 8001b06:	2200      	movs	r2, #0
 8001b08:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b0c:	481c      	ldr	r0, [pc, #112]	@ (8001b80 <HCI_TL_SPI_Send+0x98>)
 8001b0e:	f002 ff4b 	bl	80049a8 <HAL_GPIO_WritePin>

    /* Read header */
    BSP_SPI3_SendRecv(header_master, header_slave, HEADER_SIZE);
 8001b12:	f107 0108 	add.w	r1, r7, #8
 8001b16:	f107 0310 	add.w	r3, r7, #16
 8001b1a:	2205      	movs	r2, #5
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f001 f83b 	bl	8002b98 <BSP_SPI3_SendRecv>

    if(header_slave[0] == 0x02)
 8001b22:	7a3b      	ldrb	r3, [r7, #8]
 8001b24:	2b02      	cmp	r3, #2
 8001b26:	d10f      	bne.n	8001b48 <HCI_TL_SPI_Send+0x60>
    {
      /* SPI is ready */
      if(header_slave[1] >= size)
 8001b28:	7a7b      	ldrb	r3, [r7, #9]
 8001b2a:	461a      	mov	r2, r3
 8001b2c:	887b      	ldrh	r3, [r7, #2]
 8001b2e:	4293      	cmp	r3, r2
 8001b30:	d806      	bhi.n	8001b40 <HCI_TL_SPI_Send+0x58>
      {
        BSP_SPI3_SendRecv(buffer, read_char_buf, size);
 8001b32:	887b      	ldrh	r3, [r7, #2]
 8001b34:	461a      	mov	r2, r3
 8001b36:	4913      	ldr	r1, [pc, #76]	@ (8001b84 <HCI_TL_SPI_Send+0x9c>)
 8001b38:	6878      	ldr	r0, [r7, #4]
 8001b3a:	f001 f82d 	bl	8002b98 <BSP_SPI3_SendRecv>
 8001b3e:	e006      	b.n	8001b4e <HCI_TL_SPI_Send+0x66>
      }
      else
      {
        /* Buffer is too small */
        result = -2;
 8001b40:	f06f 0301 	mvn.w	r3, #1
 8001b44:	61fb      	str	r3, [r7, #28]
 8001b46:	e002      	b.n	8001b4e <HCI_TL_SPI_Send+0x66>
      }
    } else {
      /* SPI is not ready */
      result = -1;
 8001b48:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001b4c:	61fb      	str	r3, [r7, #28]
    }

    /* Release CS line */
    HAL_GPIO_WritePin(HCI_TL_SPI_CS_PORT, HCI_TL_SPI_CS_PIN, GPIO_PIN_SET);
 8001b4e:	2201      	movs	r2, #1
 8001b50:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001b54:	480a      	ldr	r0, [pc, #40]	@ (8001b80 <HCI_TL_SPI_Send+0x98>)
 8001b56:	f002 ff27 	bl	80049a8 <HAL_GPIO_WritePin>

    if((HAL_GetTick() - tickstart) > TIMEOUT_DURATION)
 8001b5a:	f002 fa8f 	bl	800407c <HAL_GetTick>
 8001b5e:	4602      	mov	r2, r0
 8001b60:	69bb      	ldr	r3, [r7, #24]
 8001b62:	1ad3      	subs	r3, r2, r3
 8001b64:	2b0f      	cmp	r3, #15
 8001b66:	d903      	bls.n	8001b70 <HCI_TL_SPI_Send+0x88>
    {
      result = -3;
 8001b68:	f06f 0302 	mvn.w	r3, #2
 8001b6c:	61fb      	str	r3, [r7, #28]
      break;
 8001b6e:	e002      	b.n	8001b76 <HCI_TL_SPI_Send+0x8e>
    }
  } while(result < 0);
 8001b70:	69fb      	ldr	r3, [r7, #28]
 8001b72:	2b00      	cmp	r3, #0
 8001b74:	dbc5      	blt.n	8001b02 <HCI_TL_SPI_Send+0x1a>

  return result;
 8001b76:	69fb      	ldr	r3, [r7, #28]
}
 8001b78:	4618      	mov	r0, r3
 8001b7a:	3720      	adds	r7, #32
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	48000c00 	.word	0x48000c00
 8001b84:	20000a28 	.word	0x20000a28

08001b88 <IsDataAvailable>:
 *
 * @param  None
 * @retval int32_t: 1 if data are present, 0 otherwise
 */
static int32_t IsDataAvailable(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  return (HAL_GPIO_ReadPin(HCI_TL_SPI_EXTI_PORT, HCI_TL_SPI_EXTI_PIN) == GPIO_PIN_SET);
 8001b8c:	2140      	movs	r1, #64	@ 0x40
 8001b8e:	4805      	ldr	r0, [pc, #20]	@ (8001ba4 <IsDataAvailable+0x1c>)
 8001b90:	f002 fef2 	bl	8004978 <HAL_GPIO_ReadPin>
 8001b94:	4603      	mov	r3, r0
 8001b96:	2b01      	cmp	r3, #1
 8001b98:	bf0c      	ite	eq
 8001b9a:	2301      	moveq	r3, #1
 8001b9c:	2300      	movne	r3, #0
 8001b9e:	b2db      	uxtb	r3, r3
}
 8001ba0:	4618      	mov	r0, r3
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	48001000 	.word	0x48001000

08001ba8 <hci_tl_lowlevel_init>:
 *
 * @param  None
 * @retval None
 */
void hci_tl_lowlevel_init(void)
{
 8001ba8:	b580      	push	{r7, lr}
 8001baa:	b088      	sub	sp, #32
 8001bac:	af00      	add	r7, sp, #0

  /* USER CODE END hci_tl_lowlevel_init 1 */
  tHciIO fops;

  /* Register IO bus services */
  fops.Init    = HCI_TL_SPI_Init;
 8001bae:	4b12      	ldr	r3, [pc, #72]	@ (8001bf8 <hci_tl_lowlevel_init+0x50>)
 8001bb0:	607b      	str	r3, [r7, #4]
  fops.DeInit  = HCI_TL_SPI_DeInit;
 8001bb2:	4b12      	ldr	r3, [pc, #72]	@ (8001bfc <hci_tl_lowlevel_init+0x54>)
 8001bb4:	60bb      	str	r3, [r7, #8]
  fops.Send    = HCI_TL_SPI_Send;
 8001bb6:	4b12      	ldr	r3, [pc, #72]	@ (8001c00 <hci_tl_lowlevel_init+0x58>)
 8001bb8:	617b      	str	r3, [r7, #20]
  fops.Receive = HCI_TL_SPI_Receive;
 8001bba:	4b12      	ldr	r3, [pc, #72]	@ (8001c04 <hci_tl_lowlevel_init+0x5c>)
 8001bbc:	613b      	str	r3, [r7, #16]
  fops.Reset   = HCI_TL_SPI_Reset;
 8001bbe:	4b12      	ldr	r3, [pc, #72]	@ (8001c08 <hci_tl_lowlevel_init+0x60>)
 8001bc0:	60fb      	str	r3, [r7, #12]
  fops.GetTick = BSP_GetTick;
 8001bc2:	4b12      	ldr	r3, [pc, #72]	@ (8001c0c <hci_tl_lowlevel_init+0x64>)
 8001bc4:	61fb      	str	r3, [r7, #28]

  hci_register_io_bus (&fops);
 8001bc6:	1d3b      	adds	r3, r7, #4
 8001bc8:	4618      	mov	r0, r3
 8001bca:	f007 fd85 	bl	80096d8 <hci_register_io_bus>
  /* USER CODE BEGIN hci_tl_lowlevel_init 2 */

  /* USER CODE END hci_tl_lowlevel_init 2 */

  /* Register event irq handler */
  HAL_EXTI_GetHandle(&hexti6, EXTI_LINE_6);
 8001bce:	4910      	ldr	r1, [pc, #64]	@ (8001c10 <hci_tl_lowlevel_init+0x68>)
 8001bd0:	4810      	ldr	r0, [pc, #64]	@ (8001c14 <hci_tl_lowlevel_init+0x6c>)
 8001bd2:	f002 fbef 	bl	80043b4 <HAL_EXTI_GetHandle>
  HAL_EXTI_RegisterCallback(&hexti6, HAL_EXTI_COMMON_CB_ID, hci_tl_lowlevel_isr);
 8001bd6:	4a10      	ldr	r2, [pc, #64]	@ (8001c18 <hci_tl_lowlevel_init+0x70>)
 8001bd8:	2100      	movs	r1, #0
 8001bda:	480e      	ldr	r0, [pc, #56]	@ (8001c14 <hci_tl_lowlevel_init+0x6c>)
 8001bdc:	f002 fbd0 	bl	8004380 <HAL_EXTI_RegisterCallback>
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001be0:	2200      	movs	r2, #0
 8001be2:	2100      	movs	r1, #0
 8001be4:	2017      	movs	r0, #23
 8001be6:	f002 fb54 	bl	8004292 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001bea:	2017      	movs	r0, #23
 8001bec:	f002 fb6d 	bl	80042ca <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN hci_tl_lowlevel_init 3 */

  /* USER CODE END hci_tl_lowlevel_init 3 */

}
 8001bf0:	bf00      	nop
 8001bf2:	3720      	adds	r7, #32
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	bd80      	pop	{r7, pc}
 8001bf8:	08001931 	.word	0x08001931
 8001bfc:	080019c5 	.word	0x080019c5
 8001c00:	08001ae9 	.word	0x08001ae9
 8001c04:	08001a39 	.word	0x08001a39
 8001c08:	080019f5 	.word	0x080019f5
 8001c0c:	08002d6d 	.word	0x08002d6d
 8001c10:	16000006 	.word	0x16000006
 8001c14:	20000a20 	.word	0x20000a20
 8001c18:	08001c1d 	.word	0x08001c1d

08001c1c <hci_tl_lowlevel_isr>:
  *
  * @param  None
  * @retval None
  */
void hci_tl_lowlevel_isr(void)
{
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	af00      	add	r7, sp, #0
  /* Call hci_notify_asynch_evt() */
  while(IsDataAvailable())
 8001c20:	e005      	b.n	8001c2e <hci_tl_lowlevel_isr+0x12>
  {
    if (hci_notify_asynch_evt(NULL))
 8001c22:	2000      	movs	r0, #0
 8001c24:	f007 febc 	bl	80099a0 <hci_notify_asynch_evt>
 8001c28:	4603      	mov	r3, r0
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d105      	bne.n	8001c3a <hci_tl_lowlevel_isr+0x1e>
  while(IsDataAvailable())
 8001c2e:	f7ff ffab 	bl	8001b88 <IsDataAvailable>
 8001c32:	4603      	mov	r3, r0
 8001c34:	2b00      	cmp	r3, #0
 8001c36:	d1f4      	bne.n	8001c22 <hci_tl_lowlevel_isr+0x6>
 8001c38:	e000      	b.n	8001c3c <hci_tl_lowlevel_isr+0x20>
    {
      return;
 8001c3a:	bf00      	nop
  }

  /* USER CODE BEGIN hci_tl_lowlevel_isr */

  /* USER CODE END hci_tl_lowlevel_isr */
}
 8001c3c:	bd80      	pop	{r7, pc}
	...

08001c40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b086      	sub	sp, #24
 8001c44:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001c46:	f002 f9b1 	bl	8003fac <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001c4a:	f000 f89f 	bl	8001d8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001c4e:	f000 f93d 	bl	8001ecc <MX_GPIO_Init>
  MX_TIM2_Init();
 8001c52:	f000 f8ed 	bl	8001e30 <MX_TIM2_Init>
  MX_BlueNRG_MS_Init();
 8001c56:	f7ff f98d 	bl	8000f74 <MX_BlueNRG_MS_Init>
  /* USER CODE BEGIN 2 */

  dataRdyIntReceived = 0;
 8001c5a:	4b43      	ldr	r3, [pc, #268]	@ (8001d68 <main+0x128>)
 8001c5c:	2200      	movs	r2, #0
 8001c5e:	601a      	str	r2, [r3, #0]
  MEMS_Init();
 8001c60:	f000 fb1a 	bl	8002298 <MEMS_Init>
  AI_Init();
 8001c64:	f000 fb7e 	bl	8002364 <AI_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */

  uint32_t write_index = 0;
 8001c68:	2300      	movs	r3, #0
 8001c6a:	617b      	str	r3, [r7, #20]

  while (1)
  {
    if (dataRdyIntReceived != 0) {
 8001c6c:	4b3e      	ldr	r3, [pc, #248]	@ (8001d68 <main+0x128>)
 8001c6e:	681b      	ldr	r3, [r3, #0]
 8001c70:	2b00      	cmp	r3, #0
 8001c72:	d075      	beq.n	8001d60 <main+0x120>
      dataRdyIntReceived = 0;
 8001c74:	4b3c      	ldr	r3, [pc, #240]	@ (8001d68 <main+0x128>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	601a      	str	r2, [r3, #0]
      LSM6DSL_Axes_t acc_axes;
      LSM6DSL_ACC_GetAxes(&MotionSensor, &acc_axes);
 8001c7a:	463b      	mov	r3, r7
 8001c7c:	4619      	mov	r1, r3
 8001c7e:	483b      	ldr	r0, [pc, #236]	@ (8001d6c <main+0x12c>)
 8001c80:	f001 fb9a 	bl	80033b8 <LSM6DSL_ACC_GetAxes>
      /* Normalize data to [-1; 1] and accumulate into input buffer */

      /* Note: window overlapping can be managed here */
//      printf("x: %d, y: %d, z: %d\n", acc_axes.x , acc_axes.y, acc_axes.z);

      aiInData[write_index + 0] = (float) acc_axes.x / ACCELERATION_SCALE_FACTOR;
 8001c84:	683b      	ldr	r3, [r7, #0]
 8001c86:	ee07 3a90 	vmov	s15, r3
 8001c8a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001c8e:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8001d70 <main+0x130>
 8001c92:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001c96:	4a37      	ldr	r2, [pc, #220]	@ (8001d74 <main+0x134>)
 8001c98:	697b      	ldr	r3, [r7, #20]
 8001c9a:	009b      	lsls	r3, r3, #2
 8001c9c:	4413      	add	r3, r2
 8001c9e:	edc3 7a00 	vstr	s15, [r3]

      aiInData[write_index + 1] = (float) acc_axes.y / ACCELERATION_SCALE_FACTOR;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	ee07 3a90 	vmov	s15, r3
 8001ca8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001cac:	eddf 6a30 	vldr	s13, [pc, #192]	@ 8001d70 <main+0x130>
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	3301      	adds	r3, #1
 8001cb4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cb8:	4a2e      	ldr	r2, [pc, #184]	@ (8001d74 <main+0x134>)
 8001cba:	009b      	lsls	r3, r3, #2
 8001cbc:	4413      	add	r3, r2
 8001cbe:	edc3 7a00 	vstr	s15, [r3]

      aiInData[write_index + 2] = (float) acc_axes.z / ACCELERATION_SCALE_FACTOR;
 8001cc2:	68bb      	ldr	r3, [r7, #8]
 8001cc4:	ee07 3a90 	vmov	s15, r3
 8001cc8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ccc:	eddf 6a28 	vldr	s13, [pc, #160]	@ 8001d70 <main+0x130>
 8001cd0:	697b      	ldr	r3, [r7, #20]
 8001cd2:	3302      	adds	r3, #2
 8001cd4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001cd8:	4a26      	ldr	r2, [pc, #152]	@ (8001d74 <main+0x134>)
 8001cda:	009b      	lsls	r3, r3, #2
 8001cdc:	4413      	add	r3, r2
 8001cde:	edc3 7a00 	vstr	s15, [r3]

      write_index += 3;
 8001ce2:	697b      	ldr	r3, [r7, #20]
 8001ce4:	3303      	adds	r3, #3
 8001ce6:	617b      	str	r3, [r7, #20]




      if (write_index == AI_NETWORK_IN_1_SIZE) {
 8001ce8:	697b      	ldr	r3, [r7, #20]
 8001cea:	2b48      	cmp	r3, #72	@ 0x48
 8001cec:	d138      	bne.n	8001d60 <main+0x120>

        write_index = 0;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	617b      	str	r3, [r7, #20]



        printf("Running inference\r\n");
 8001cf2:	4821      	ldr	r0, [pc, #132]	@ (8001d78 <main+0x138>)
 8001cf4:	f00b f9e0 	bl	800d0b8 <puts>

        AI_Run(aiInData, aiOutData);
 8001cf8:	4920      	ldr	r1, [pc, #128]	@ (8001d7c <main+0x13c>)
 8001cfa:	481e      	ldr	r0, [pc, #120]	@ (8001d74 <main+0x134>)
 8001cfc:	f000 fb6e 	bl	80023dc <AI_Run>



        /* Output results */

        for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8001d00:	2300      	movs	r3, #0
 8001d02:	613b      	str	r3, [r7, #16]
 8001d04:	e00f      	b.n	8001d26 <main+0xe6>

          printf("%8.6f ", aiOutData[i]);
 8001d06:	4a1d      	ldr	r2, [pc, #116]	@ (8001d7c <main+0x13c>)
 8001d08:	693b      	ldr	r3, [r7, #16]
 8001d0a:	009b      	lsls	r3, r3, #2
 8001d0c:	4413      	add	r3, r2
 8001d0e:	681b      	ldr	r3, [r3, #0]
 8001d10:	4618      	mov	r0, r3
 8001d12:	f7fe fc19 	bl	8000548 <__aeabi_f2d>
 8001d16:	4602      	mov	r2, r0
 8001d18:	460b      	mov	r3, r1
 8001d1a:	4819      	ldr	r0, [pc, #100]	@ (8001d80 <main+0x140>)
 8001d1c:	f00b f964 	bl	800cfe8 <iprintf>
        for (uint32_t i = 0; i < AI_NETWORK_OUT_1_SIZE; i++) {
 8001d20:	693b      	ldr	r3, [r7, #16]
 8001d22:	3301      	adds	r3, #1
 8001d24:	613b      	str	r3, [r7, #16]
 8001d26:	693b      	ldr	r3, [r7, #16]
 8001d28:	2b03      	cmp	r3, #3
 8001d2a:	d9ec      	bls.n	8001d06 <main+0xc6>

        }

        uint32_t class = argmax(aiOutData, AI_NETWORK_OUT_1_SIZE);
 8001d2c:	2104      	movs	r1, #4
 8001d2e:	4813      	ldr	r0, [pc, #76]	@ (8001d7c <main+0x13c>)
 8001d30:	f000 fb8c 	bl	800244c <argmax>
 8001d34:	60f8      	str	r0, [r7, #12]

        printf(": %d - %s\r\n", (int) class, activities[class]);
 8001d36:	68f9      	ldr	r1, [r7, #12]
 8001d38:	4a12      	ldr	r2, [pc, #72]	@ (8001d84 <main+0x144>)
 8001d3a:	68fb      	ldr	r3, [r7, #12]
 8001d3c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d40:	461a      	mov	r2, r3
 8001d42:	4811      	ldr	r0, [pc, #68]	@ (8001d88 <main+0x148>)
 8001d44:	f00b f950 	bl	800cfe8 <iprintf>

        BlueMS_Environmental_Update(0, (int16_t)(class * 10));
 8001d48:	68fb      	ldr	r3, [r7, #12]
 8001d4a:	b29b      	uxth	r3, r3
 8001d4c:	461a      	mov	r2, r3
 8001d4e:	0092      	lsls	r2, r2, #2
 8001d50:	4413      	add	r3, r2
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	b29b      	uxth	r3, r3
 8001d56:	b21b      	sxth	r3, r3
 8001d58:	4619      	mov	r1, r3
 8001d5a:	2000      	movs	r0, #0
 8001d5c:	f7ff fca8 	bl	80016b0 <BlueMS_Environmental_Update>

    }

    /* USER CODE END WHILE */

  MX_BlueNRG_MS_Process();
 8001d60:	f7ff f9b4 	bl	80010cc <MX_BlueNRG_MS_Process>
    if (dataRdyIntReceived != 0) {
 8001d64:	e782      	b.n	8001c6c <main+0x2c>
 8001d66:	bf00      	nop
 8001d68:	20000bac 	.word	0x20000bac
 8001d6c:	20000b74 	.word	0x20000b74
 8001d70:	43480000 	.word	0x43480000
 8001d74:	20000bb4 	.word	0x20000bb4
 8001d78:	0800f154 	.word	0x0800f154
 8001d7c:	20000cd4 	.word	0x20000cd4
 8001d80:	0800f168 	.word	0x0800f168
 8001d84:	20000004 	.word	0x20000004
 8001d88:	0800f170 	.word	0x0800f170

08001d8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b096      	sub	sp, #88	@ 0x58
 8001d90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001d92:	f107 0314 	add.w	r3, r7, #20
 8001d96:	2244      	movs	r2, #68	@ 0x44
 8001d98:	2100      	movs	r1, #0
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	f00b fa6c 	bl	800d278 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001da0:	463b      	mov	r3, r7
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	605a      	str	r2, [r3, #4]
 8001da8:	609a      	str	r2, [r3, #8]
 8001daa:	60da      	str	r2, [r3, #12]
 8001dac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8001dae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001db2:	f003 fcd1 	bl	8005758 <HAL_PWREx_ControlVoltageScaling>
 8001db6:	4603      	mov	r3, r0
 8001db8:	2b00      	cmp	r3, #0
 8001dba:	d001      	beq.n	8001dc0 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8001dbc:	f000 fb8c 	bl	80024d8 <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8001dc0:	2310      	movs	r3, #16
 8001dc2:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8001dc8:	2300      	movs	r3, #0
 8001dca:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8001dcc:	2360      	movs	r3, #96	@ 0x60
 8001dce:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001dd0:	2302      	movs	r3, #2
 8001dd2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 8001dd8:	2301      	movs	r3, #1
 8001dda:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLN = 40;
 8001ddc:	2328      	movs	r3, #40	@ 0x28
 8001dde:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV7;
 8001de0:	2307      	movs	r3, #7
 8001de2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001de4:	2302      	movs	r3, #2
 8001de6:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8001de8:	2302      	movs	r3, #2
 8001dea:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001dec:	f107 0314 	add.w	r3, r7, #20
 8001df0:	4618      	mov	r0, r3
 8001df2:	f003 fd07 	bl	8005804 <HAL_RCC_OscConfig>
 8001df6:	4603      	mov	r3, r0
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	d001      	beq.n	8001e00 <SystemClock_Config+0x74>
  {
    Error_Handler();
 8001dfc:	f000 fb6c 	bl	80024d8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e00:	230f      	movs	r3, #15
 8001e02:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e04:	2303      	movs	r3, #3
 8001e06:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e08:	2300      	movs	r3, #0
 8001e0a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001e0c:	2300      	movs	r3, #0
 8001e0e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001e10:	2300      	movs	r3, #0
 8001e12:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8001e14:	463b      	mov	r3, r7
 8001e16:	2104      	movs	r1, #4
 8001e18:	4618      	mov	r0, r3
 8001e1a:	f004 f8cf 	bl	8005fbc <HAL_RCC_ClockConfig>
 8001e1e:	4603      	mov	r3, r0
 8001e20:	2b00      	cmp	r3, #0
 8001e22:	d001      	beq.n	8001e28 <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8001e24:	f000 fb58 	bl	80024d8 <Error_Handler>
  }
}
 8001e28:	bf00      	nop
 8001e2a:	3758      	adds	r7, #88	@ 0x58
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b088      	sub	sp, #32
 8001e34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001e36:	f107 0310 	add.w	r3, r7, #16
 8001e3a:	2200      	movs	r2, #0
 8001e3c:	601a      	str	r2, [r3, #0]
 8001e3e:	605a      	str	r2, [r3, #4]
 8001e40:	609a      	str	r2, [r3, #8]
 8001e42:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001e44:	1d3b      	adds	r3, r7, #4
 8001e46:	2200      	movs	r2, #0
 8001e48:	601a      	str	r2, [r3, #0]
 8001e4a:	605a      	str	r2, [r3, #4]
 8001e4c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001e4e:	4b1e      	ldr	r3, [pc, #120]	@ (8001ec8 <MX_TIM2_Init+0x98>)
 8001e50:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001e54:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 8001e56:	4b1c      	ldr	r3, [pc, #112]	@ (8001ec8 <MX_TIM2_Init+0x98>)
 8001e58:	2200      	movs	r2, #0
 8001e5a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001e5c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ec8 <MX_TIM2_Init+0x98>)
 8001e5e:	2200      	movs	r2, #0
 8001e60:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8001e62:	4b19      	ldr	r3, [pc, #100]	@ (8001ec8 <MX_TIM2_Init+0x98>)
 8001e64:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001e68:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001e6a:	4b17      	ldr	r3, [pc, #92]	@ (8001ec8 <MX_TIM2_Init+0x98>)
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001e70:	4b15      	ldr	r3, [pc, #84]	@ (8001ec8 <MX_TIM2_Init+0x98>)
 8001e72:	2200      	movs	r2, #0
 8001e74:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001e76:	4814      	ldr	r0, [pc, #80]	@ (8001ec8 <MX_TIM2_Init+0x98>)
 8001e78:	f005 fcde 	bl	8007838 <HAL_TIM_Base_Init>
 8001e7c:	4603      	mov	r3, r0
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d001      	beq.n	8001e86 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001e82:	f000 fb29 	bl	80024d8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001e86:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001e8a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001e8c:	f107 0310 	add.w	r3, r7, #16
 8001e90:	4619      	mov	r1, r3
 8001e92:	480d      	ldr	r0, [pc, #52]	@ (8001ec8 <MX_TIM2_Init+0x98>)
 8001e94:	f005 fd27 	bl	80078e6 <HAL_TIM_ConfigClockSource>
 8001e98:	4603      	mov	r3, r0
 8001e9a:	2b00      	cmp	r3, #0
 8001e9c:	d001      	beq.n	8001ea2 <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001e9e:	f000 fb1b 	bl	80024d8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ea6:	2300      	movs	r3, #0
 8001ea8:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001eaa:	1d3b      	adds	r3, r7, #4
 8001eac:	4619      	mov	r1, r3
 8001eae:	4806      	ldr	r0, [pc, #24]	@ (8001ec8 <MX_TIM2_Init+0x98>)
 8001eb0:	f005 ff22 	bl	8007cf8 <HAL_TIMEx_MasterConfigSynchronization>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d001      	beq.n	8001ebe <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001eba:	f000 fb0d 	bl	80024d8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001ebe:	bf00      	nop
 8001ec0:	3720      	adds	r7, #32
 8001ec2:	46bd      	mov	sp, r7
 8001ec4:	bd80      	pop	{r7, pc}
 8001ec6:	bf00      	nop
 8001ec8:	20000b28 	.word	0x20000b28

08001ecc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ecc:	b580      	push	{r7, lr}
 8001ece:	b08a      	sub	sp, #40	@ 0x28
 8001ed0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ed2:	f107 0314 	add.w	r3, r7, #20
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	601a      	str	r2, [r3, #0]
 8001eda:	605a      	str	r2, [r3, #4]
 8001edc:	609a      	str	r2, [r3, #8]
 8001ede:	60da      	str	r2, [r3, #12]
 8001ee0:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001ee2:	4bbd      	ldr	r3, [pc, #756]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001ee4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ee6:	4abc      	ldr	r2, [pc, #752]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001ee8:	f043 0310 	orr.w	r3, r3, #16
 8001eec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001eee:	4bba      	ldr	r3, [pc, #744]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001ef0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001ef2:	f003 0310 	and.w	r3, r3, #16
 8001ef6:	613b      	str	r3, [r7, #16]
 8001ef8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001efa:	4bb7      	ldr	r3, [pc, #732]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001efc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001efe:	4ab6      	ldr	r2, [pc, #728]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001f00:	f043 0304 	orr.w	r3, r3, #4
 8001f04:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f06:	4bb4      	ldr	r3, [pc, #720]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001f08:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f0a:	f003 0304 	and.w	r3, r3, #4
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f12:	4bb1      	ldr	r3, [pc, #708]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001f14:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f16:	4ab0      	ldr	r2, [pc, #704]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001f18:	f043 0301 	orr.w	r3, r3, #1
 8001f1c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f1e:	4bae      	ldr	r3, [pc, #696]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001f20:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	60bb      	str	r3, [r7, #8]
 8001f28:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f2a:	4bab      	ldr	r3, [pc, #684]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001f2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f2e:	4aaa      	ldr	r2, [pc, #680]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001f30:	f043 0302 	orr.w	r3, r3, #2
 8001f34:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f36:	4ba8      	ldr	r3, [pc, #672]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001f38:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f3a:	f003 0302 	and.w	r3, r3, #2
 8001f3e:	607b      	str	r3, [r7, #4]
 8001f40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001f42:	4ba5      	ldr	r3, [pc, #660]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001f44:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f46:	4aa4      	ldr	r2, [pc, #656]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001f48:	f043 0308 	orr.w	r3, r3, #8
 8001f4c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001f4e:	4ba2      	ldr	r3, [pc, #648]	@ (80021d8 <MX_GPIO_Init+0x30c>)
 8001f50:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001f52:	f003 0308 	and.w	r3, r3, #8
 8001f56:	603b      	str	r3, [r7, #0]
 8001f58:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin, GPIO_PIN_RESET);
 8001f5a:	2200      	movs	r2, #0
 8001f5c:	f44f 718a 	mov.w	r1, #276	@ 0x114
 8001f60:	489e      	ldr	r0, [pc, #632]	@ (80021dc <MX_GPIO_Init+0x310>)
 8001f62:	f002 fd21 	bl	80049a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin, GPIO_PIN_RESET);
 8001f66:	2200      	movs	r2, #0
 8001f68:	f248 1104 	movw	r1, #33028	@ 0x8104
 8001f6c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001f70:	f002 fd1a 	bl	80049a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 8001f74:	2200      	movs	r2, #0
 8001f76:	f24f 0114 	movw	r1, #61460	@ 0xf014
 8001f7a:	4899      	ldr	r0, [pc, #612]	@ (80021e0 <MX_GPIO_Init+0x314>)
 8001f7c:	f002 fd14 	bl	80049a8 <HAL_GPIO_WritePin>
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, USB_OTG_FS_PWR_EN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin, GPIO_PIN_RESET);
 8001f80:	2200      	movs	r2, #0
 8001f82:	f241 0181 	movw	r1, #4225	@ 0x1081
 8001f86:	4897      	ldr	r0, [pc, #604]	@ (80021e4 <MX_GPIO_Init+0x318>)
 8001f88:	f002 fd0e 	bl	80049a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPBTLE_RF_SPI3_CSN_GPIO_Port, SPBTLE_RF_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001f8c:	2201      	movs	r2, #1
 8001f8e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001f92:	4894      	ldr	r0, [pc, #592]	@ (80021e4 <MX_GPIO_Init+0x318>)
 8001f94:	f002 fd08 	bl	80049a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(VL53L0X_XSHUT_GPIO_Port, VL53L0X_XSHUT_Pin, GPIO_PIN_RESET);
 8001f98:	2200      	movs	r2, #0
 8001f9a:	2140      	movs	r1, #64	@ 0x40
 8001f9c:	4892      	ldr	r0, [pc, #584]	@ (80021e8 <MX_GPIO_Init+0x31c>)
 8001f9e:	f002 fd03 	bl	80049a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPSGRF_915_SPI3_CSN_GPIO_Port, SPSGRF_915_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001fa2:	2201      	movs	r2, #1
 8001fa4:	2120      	movs	r1, #32
 8001fa6:	488e      	ldr	r0, [pc, #568]	@ (80021e0 <MX_GPIO_Init+0x314>)
 8001fa8:	f002 fcfe 	bl	80049a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ISM43362_SPI3_CSN_GPIO_Port, ISM43362_SPI3_CSN_Pin, GPIO_PIN_SET);
 8001fac:	2201      	movs	r2, #1
 8001fae:	2101      	movs	r1, #1
 8001fb0:	488a      	ldr	r0, [pc, #552]	@ (80021dc <MX_GPIO_Init+0x310>)
 8001fb2:	f002 fcf9 	bl	80049a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M24SR64_Y_RF_DISABLE_Pin M24SR64_Y_GPO_Pin ISM43362_RST_Pin ISM43362_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = M24SR64_Y_RF_DISABLE_Pin|M24SR64_Y_GPO_Pin|ISM43362_RST_Pin|ISM43362_SPI3_CSN_Pin;
 8001fb6:	f240 1315 	movw	r3, #277	@ 0x115
 8001fba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001fbc:	2301      	movs	r3, #1
 8001fbe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fc0:	2300      	movs	r3, #0
 8001fc2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fc4:	2300      	movs	r3, #0
 8001fc6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fc8:	f107 0314 	add.w	r3, r7, #20
 8001fcc:	4619      	mov	r1, r3
 8001fce:	4883      	ldr	r0, [pc, #524]	@ (80021dc <MX_GPIO_Init+0x310>)
 8001fd0:	f002 fa34 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_OVRCR_EXTI3_Pin SPSGRF_915_GPIO3_EXTI5_Pin SPBTLE_RF_IRQ_EXTI6_Pin ISM43362_DRDY_EXTI1_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_OVRCR_EXTI3_Pin|SPSGRF_915_GPIO3_EXTI5_Pin|SPBTLE_RF_IRQ_EXTI6_Pin|ISM43362_DRDY_EXTI1_Pin;
 8001fd4:	236a      	movs	r3, #106	@ 0x6a
 8001fd6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001fd8:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8001fdc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001fe2:	f107 0314 	add.w	r3, r7, #20
 8001fe6:	4619      	mov	r1, r3
 8001fe8:	487c      	ldr	r0, [pc, #496]	@ (80021dc <MX_GPIO_Init+0x310>)
 8001fea:	f002 fa27 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pin : BUTTON_EXTI13_Pin */
  GPIO_InitStruct.Pin = BUTTON_EXTI13_Pin;
 8001fee:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001ff2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001ff4:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001ff8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BUTTON_EXTI13_GPIO_Port, &GPIO_InitStruct);
 8001ffe:	f107 0314 	add.w	r3, r7, #20
 8002002:	4619      	mov	r1, r3
 8002004:	4878      	ldr	r0, [pc, #480]	@ (80021e8 <MX_GPIO_Init+0x31c>)
 8002006:	f002 fa19 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_A5_Pin ARD_A4_Pin ARD_A3_Pin ARD_A2_Pin
                           ARD_A1_Pin ARD_A0_Pin */
  GPIO_InitStruct.Pin = ARD_A5_Pin|ARD_A4_Pin|ARD_A3_Pin|ARD_A2_Pin
 800200a:	233f      	movs	r3, #63	@ 0x3f
 800200c:	617b      	str	r3, [r7, #20]
                          |ARD_A1_Pin|ARD_A0_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 800200e:	230b      	movs	r3, #11
 8002010:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002012:	2300      	movs	r3, #0
 8002014:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002016:	f107 0314 	add.w	r3, r7, #20
 800201a:	4619      	mov	r1, r3
 800201c:	4872      	ldr	r0, [pc, #456]	@ (80021e8 <MX_GPIO_Init+0x31c>)
 800201e:	f002 fa0d 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D1_Pin ARD_D0_Pin */
  GPIO_InitStruct.Pin = ARD_D1_Pin|ARD_D0_Pin;
 8002022:	2303      	movs	r3, #3
 8002024:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002026:	2302      	movs	r3, #2
 8002028:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800202a:	2300      	movs	r3, #0
 800202c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800202e:	2303      	movs	r3, #3
 8002030:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8002032:	2308      	movs	r3, #8
 8002034:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002036:	f107 0314 	add.w	r3, r7, #20
 800203a:	4619      	mov	r1, r3
 800203c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002040:	f002 f9fc 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D10_Pin SPBTLE_RF_RST_Pin ARD_D9_Pin */
  GPIO_InitStruct.Pin = ARD_D10_Pin|SPBTLE_RF_RST_Pin|ARD_D9_Pin;
 8002044:	f248 1304 	movw	r3, #33028	@ 0x8104
 8002048:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800204a:	2301      	movs	r3, #1
 800204c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800204e:	2300      	movs	r3, #0
 8002050:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002052:	2300      	movs	r3, #0
 8002054:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002056:	f107 0314 	add.w	r3, r7, #20
 800205a:	4619      	mov	r1, r3
 800205c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002060:	f002 f9ec 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D7_Pin */
  GPIO_InitStruct.Pin = ARD_D7_Pin;
 8002064:	2310      	movs	r3, #16
 8002066:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 8002068:	230b      	movs	r3, #11
 800206a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800206c:	2300      	movs	r3, #0
 800206e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D7_GPIO_Port, &GPIO_InitStruct);
 8002070:	f107 0314 	add.w	r3, r7, #20
 8002074:	4619      	mov	r1, r3
 8002076:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800207a:	f002 f9df 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D13_Pin ARD_D12_Pin ARD_D11_Pin */
  GPIO_InitStruct.Pin = ARD_D13_Pin|ARD_D12_Pin|ARD_D11_Pin;
 800207e:	23e0      	movs	r3, #224	@ 0xe0
 8002080:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002082:	2302      	movs	r3, #2
 8002084:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002086:	2300      	movs	r3, #0
 8002088:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800208a:	2303      	movs	r3, #3
 800208c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800208e:	2305      	movs	r3, #5
 8002090:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002092:	f107 0314 	add.w	r3, r7, #20
 8002096:	4619      	mov	r1, r3
 8002098:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800209c:	f002 f9ce 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pin : ARD_D6_Pin */
  GPIO_InitStruct.Pin = ARD_D6_Pin;
 80020a0:	2302      	movs	r3, #2
 80020a2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG_ADC_CONTROL;
 80020a4:	230b      	movs	r3, #11
 80020a6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020a8:	2300      	movs	r3, #0
 80020aa:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ARD_D6_GPIO_Port, &GPIO_InitStruct);
 80020ac:	f107 0314 	add.w	r3, r7, #20
 80020b0:	4619      	mov	r1, r3
 80020b2:	484b      	ldr	r0, [pc, #300]	@ (80021e0 <MX_GPIO_Init+0x314>)
 80020b4:	f002 f9c2 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D8_Pin ISM43362_BOOT0_Pin ISM43362_WAKEUP_Pin LED2_Pin
                           SPSGRF_915_SDN_Pin ARD_D5_Pin SPSGRF_915_SPI3_CSN_Pin */
  GPIO_InitStruct.Pin = ARD_D8_Pin|ISM43362_BOOT0_Pin|ISM43362_WAKEUP_Pin|LED2_Pin
 80020b8:	f24f 0334 	movw	r3, #61492	@ 0xf034
 80020bc:	617b      	str	r3, [r7, #20]
                          |SPSGRF_915_SDN_Pin|ARD_D5_Pin|SPSGRF_915_SPI3_CSN_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80020be:	2301      	movs	r3, #1
 80020c0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020c2:	2300      	movs	r3, #0
 80020c4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020c6:	2300      	movs	r3, #0
 80020c8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020ca:	f107 0314 	add.w	r3, r7, #20
 80020ce:	4619      	mov	r1, r3
 80020d0:	4843      	ldr	r0, [pc, #268]	@ (80021e0 <MX_GPIO_Init+0x314>)
 80020d2:	f002 f9b3 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : DFSDM1_DATIN2_Pin DFSDM1_CKOUT_Pin */
  GPIO_InitStruct.Pin = DFSDM1_DATIN2_Pin|DFSDM1_CKOUT_Pin;
 80020d6:	f44f 7320 	mov.w	r3, #640	@ 0x280
 80020da:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020dc:	2302      	movs	r3, #2
 80020de:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020e0:	2300      	movs	r3, #0
 80020e2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020e4:	2300      	movs	r3, #0
 80020e6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF6_DFSDM1;
 80020e8:	2306      	movs	r3, #6
 80020ea:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80020ec:	f107 0314 	add.w	r3, r7, #20
 80020f0:	4619      	mov	r1, r3
 80020f2:	483a      	ldr	r0, [pc, #232]	@ (80021dc <MX_GPIO_Init+0x310>)
 80020f4:	f002 f9a2 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : QUADSPI_CLK_Pin QUADSPI_NCS_Pin OQUADSPI_BK1_IO0_Pin QUADSPI_BK1_IO1_Pin
                           QUAD_SPI_BK1_IO2_Pin QUAD_SPI_BK1_IO3_Pin */
  GPIO_InitStruct.Pin = QUADSPI_CLK_Pin|QUADSPI_NCS_Pin|OQUADSPI_BK1_IO0_Pin|QUADSPI_BK1_IO1_Pin
 80020f8:	f44f 437c 	mov.w	r3, #64512	@ 0xfc00
 80020fc:	617b      	str	r3, [r7, #20]
                          |QUAD_SPI_BK1_IO2_Pin|QUAD_SPI_BK1_IO3_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020fe:	2302      	movs	r3, #2
 8002100:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002102:	2300      	movs	r3, #0
 8002104:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002106:	2303      	movs	r3, #3
 8002108:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_QUADSPI;
 800210a:	230a      	movs	r3, #10
 800210c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800210e:	f107 0314 	add.w	r3, r7, #20
 8002112:	4619      	mov	r1, r3
 8002114:	4831      	ldr	r0, [pc, #196]	@ (80021dc <MX_GPIO_Init+0x310>)
 8002116:	f002 f991 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : INTERNAL_UART3_TX_Pin INTERNAL_UART3_RX_Pin */
  GPIO_InitStruct.Pin = INTERNAL_UART3_TX_Pin|INTERNAL_UART3_RX_Pin;
 800211a:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800211e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002120:	2302      	movs	r3, #2
 8002122:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002124:	2300      	movs	r3, #0
 8002126:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002128:	2303      	movs	r3, #3
 800212a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 800212c:	2307      	movs	r3, #7
 800212e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002130:	f107 0314 	add.w	r3, r7, #20
 8002134:	4619      	mov	r1, r3
 8002136:	482b      	ldr	r0, [pc, #172]	@ (80021e4 <MX_GPIO_Init+0x318>)
 8002138:	f002 f980 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : LPS22HB_INT_DRDY_EXTI0_Pin LSM6DSL_INT1_EXTI11_Pin ARD_D2_Pin HTS221_DRDY_EXTI15_Pin
                           PMOD_IRQ_EXTI12_Pin */
  GPIO_InitStruct.Pin = LPS22HB_INT_DRDY_EXTI0_Pin|LSM6DSL_INT1_EXTI11_Pin|ARD_D2_Pin|HTS221_DRDY_EXTI15_Pin
 800213c:	f64c 4304 	movw	r3, #52228	@ 0xcc04
 8002140:	617b      	str	r3, [r7, #20]
                          |PMOD_IRQ_EXTI12_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002142:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002146:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002148:	2300      	movs	r3, #0
 800214a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800214c:	f107 0314 	add.w	r3, r7, #20
 8002150:	4619      	mov	r1, r3
 8002152:	4824      	ldr	r0, [pc, #144]	@ (80021e4 <MX_GPIO_Init+0x318>)
 8002154:	f002 f972 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_PWR_EN_Pin SPBTLE_RF_SPI3_CSN_Pin PMOD_RESET_Pin STSAFE_A100_RESET_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_PWR_EN_Pin|SPBTLE_RF_SPI3_CSN_Pin|PMOD_RESET_Pin|STSAFE_A100_RESET_Pin;
 8002158:	f243 0381 	movw	r3, #12417	@ 0x3081
 800215c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800215e:	2301      	movs	r3, #1
 8002160:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002162:	2300      	movs	r3, #0
 8002164:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002166:	2300      	movs	r3, #0
 8002168:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800216a:	f107 0314 	add.w	r3, r7, #20
 800216e:	4619      	mov	r1, r3
 8002170:	481c      	ldr	r0, [pc, #112]	@ (80021e4 <MX_GPIO_Init+0x318>)
 8002172:	f002 f963 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pin : VL53L0X_XSHUT_Pin */
  GPIO_InitStruct.Pin = VL53L0X_XSHUT_Pin;
 8002176:	2340      	movs	r3, #64	@ 0x40
 8002178:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800217a:	2301      	movs	r3, #1
 800217c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800217e:	2300      	movs	r3, #0
 8002180:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002182:	2300      	movs	r3, #0
 8002184:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(VL53L0X_XSHUT_GPIO_Port, &GPIO_InitStruct);
 8002186:	f107 0314 	add.w	r3, r7, #20
 800218a:	4619      	mov	r1, r3
 800218c:	4816      	ldr	r0, [pc, #88]	@ (80021e8 <MX_GPIO_Init+0x31c>)
 800218e:	f002 f955 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : VL53L0X_GPIO1_EXTI7_Pin LSM3MDL_DRDY_EXTI8_Pin */
  GPIO_InitStruct.Pin = VL53L0X_GPIO1_EXTI7_Pin|LSM3MDL_DRDY_EXTI8_Pin;
 8002192:	f44f 73c0 	mov.w	r3, #384	@ 0x180
 8002196:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002198:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800219c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800219e:	2300      	movs	r3, #0
 80021a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80021a2:	f107 0314 	add.w	r3, r7, #20
 80021a6:	4619      	mov	r1, r3
 80021a8:	480f      	ldr	r0, [pc, #60]	@ (80021e8 <MX_GPIO_Init+0x31c>)
 80021aa:	f002 f947 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OTG_FS_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_VBUS_Pin;
 80021ae:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80021b2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80021b4:	2300      	movs	r3, #0
 80021b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021b8:	2300      	movs	r3, #0
 80021ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USB_OTG_FS_VBUS_GPIO_Port, &GPIO_InitStruct);
 80021bc:	f107 0314 	add.w	r3, r7, #20
 80021c0:	4619      	mov	r1, r3
 80021c2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80021c6:	f002 f939 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_OTG_FS_ID_Pin USB_OTG_FS_DM_Pin USB_OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = USB_OTG_FS_ID_Pin|USB_OTG_FS_DM_Pin|USB_OTG_FS_DP_Pin;
 80021ca:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 80021ce:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021d0:	2302      	movs	r3, #2
 80021d2:	61bb      	str	r3, [r7, #24]
 80021d4:	e00a      	b.n	80021ec <MX_GPIO_Init+0x320>
 80021d6:	bf00      	nop
 80021d8:	40021000 	.word	0x40021000
 80021dc:	48001000 	.word	0x48001000
 80021e0:	48000400 	.word	0x48000400
 80021e4:	48000c00 	.word	0x48000c00
 80021e8:	48000800 	.word	0x48000800
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021ec:	2300      	movs	r3, #0
 80021ee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021f0:	2303      	movs	r3, #3
 80021f2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 80021f4:	230a      	movs	r3, #10
 80021f6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80021f8:	f107 0314 	add.w	r3, r7, #20
 80021fc:	4619      	mov	r1, r3
 80021fe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002202:	f002 f91b 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pin : PMOD_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = PMOD_SPI2_SCK_Pin;
 8002206:	2302      	movs	r3, #2
 8002208:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800220a:	2302      	movs	r3, #2
 800220c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800220e:	2300      	movs	r3, #0
 8002210:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002212:	2303      	movs	r3, #3
 8002214:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002216:	2305      	movs	r3, #5
 8002218:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(PMOD_SPI2_SCK_GPIO_Port, &GPIO_InitStruct);
 800221a:	f107 0314 	add.w	r3, r7, #20
 800221e:	4619      	mov	r1, r3
 8002220:	481b      	ldr	r0, [pc, #108]	@ (8002290 <MX_GPIO_Init+0x3c4>)
 8002222:	f002 f90b 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : PMOD_UART2_CTS_Pin PMOD_UART2_RTS_Pin PMOD_UART2_TX_Pin PMOD_UART2_RX_Pin */
  GPIO_InitStruct.Pin = PMOD_UART2_CTS_Pin|PMOD_UART2_RTS_Pin|PMOD_UART2_TX_Pin|PMOD_UART2_RX_Pin;
 8002226:	2378      	movs	r3, #120	@ 0x78
 8002228:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800222a:	2302      	movs	r3, #2
 800222c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800222e:	2300      	movs	r3, #0
 8002230:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002232:	2303      	movs	r3, #3
 8002234:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002236:	2307      	movs	r3, #7
 8002238:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800223a:	f107 0314 	add.w	r3, r7, #20
 800223e:	4619      	mov	r1, r3
 8002240:	4813      	ldr	r0, [pc, #76]	@ (8002290 <MX_GPIO_Init+0x3c4>)
 8002242:	f002 f8fb 	bl	800443c <HAL_GPIO_Init>

  /*Configure GPIO pins : ARD_D15_Pin ARD_D14_Pin */
  GPIO_InitStruct.Pin = ARD_D15_Pin|ARD_D14_Pin;
 8002246:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800224a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800224c:	2312      	movs	r3, #18
 800224e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002250:	2300      	movs	r3, #0
 8002252:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002254:	2303      	movs	r3, #3
 8002256:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002258:	2304      	movs	r3, #4
 800225a:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800225c:	f107 0314 	add.w	r3, r7, #20
 8002260:	4619      	mov	r1, r3
 8002262:	480c      	ldr	r0, [pc, #48]	@ (8002294 <MX_GPIO_Init+0x3c8>)
 8002264:	f002 f8ea 	bl	800443c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8002268:	2200      	movs	r2, #0
 800226a:	2100      	movs	r1, #0
 800226c:	2017      	movs	r0, #23
 800226e:	f002 f810 	bl	8004292 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8002272:	2017      	movs	r0, #23
 8002274:	f002 f829 	bl	80042ca <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 8002278:	2200      	movs	r2, #0
 800227a:	2100      	movs	r1, #0
 800227c:	2028      	movs	r0, #40	@ 0x28
 800227e:	f002 f808 	bl	8004292 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002282:	2028      	movs	r0, #40	@ 0x28
 8002284:	f002 f821 	bl	80042ca <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002288:	bf00      	nop
 800228a:	3728      	adds	r7, #40	@ 0x28
 800228c:	46bd      	mov	sp, r7
 800228e:	bd80      	pop	{r7, pc}
 8002290:	48000c00 	.word	0x48000c00
 8002294:	48000400 	.word	0x48000400

08002298 <MEMS_Init>:

/* USER CODE BEGIN 4 */

static void MEMS_Init(void)

{
 8002298:	b580      	push	{r7, lr}
 800229a:	b08a      	sub	sp, #40	@ 0x28
 800229c:	af00      	add	r7, sp, #0



  /* Link I2C functions to the LSM6DSL driver */

  io_ctx.BusType     = LSM6DSL_I2C_BUS;
 800229e:	2300      	movs	r3, #0
 80022a0:	613b      	str	r3, [r7, #16]

  io_ctx.Address     = LSM6DSL_I2C_ADD_L;
 80022a2:	23d5      	movs	r3, #213	@ 0xd5
 80022a4:	753b      	strb	r3, [r7, #20]

  io_ctx.Init        = BSP_I2C2_Init;
 80022a6:	4b1d      	ldr	r3, [pc, #116]	@ (800231c <MEMS_Init+0x84>)
 80022a8:	60bb      	str	r3, [r7, #8]

  io_ctx.DeInit      = BSP_I2C2_DeInit;
 80022aa:	4b1d      	ldr	r3, [pc, #116]	@ (8002320 <MEMS_Init+0x88>)
 80022ac:	60fb      	str	r3, [r7, #12]

  io_ctx.ReadReg     = BSP_I2C2_ReadReg;
 80022ae:	4b1d      	ldr	r3, [pc, #116]	@ (8002324 <MEMS_Init+0x8c>)
 80022b0:	61fb      	str	r3, [r7, #28]

  io_ctx.WriteReg    = BSP_I2C2_WriteReg;
 80022b2:	4b1d      	ldr	r3, [pc, #116]	@ (8002328 <MEMS_Init+0x90>)
 80022b4:	61bb      	str	r3, [r7, #24]

  io_ctx.GetTick     = BSP_GetTick;
 80022b6:	4b1d      	ldr	r3, [pc, #116]	@ (800232c <MEMS_Init+0x94>)
 80022b8:	623b      	str	r3, [r7, #32]

  LSM6DSL_RegisterBusIO(&MotionSensor, &io_ctx);
 80022ba:	f107 0308 	add.w	r3, r7, #8
 80022be:	4619      	mov	r1, r3
 80022c0:	481b      	ldr	r0, [pc, #108]	@ (8002330 <MEMS_Init+0x98>)
 80022c2:	f000 febd 	bl	8003040 <LSM6DSL_RegisterBusIO>



  /* Read the LSM6DSL WHO_AM_I register */

  LSM6DSL_ReadID(&MotionSensor, &id);
 80022c6:	1dfb      	adds	r3, r7, #7
 80022c8:	4619      	mov	r1, r3
 80022ca:	4819      	ldr	r0, [pc, #100]	@ (8002330 <MEMS_Init+0x98>)
 80022cc:	f000 ff8b 	bl	80031e6 <LSM6DSL_ReadID>

  if (id != LSM6DSL_ID) {
 80022d0:	79fb      	ldrb	r3, [r7, #7]
 80022d2:	2b6a      	cmp	r3, #106	@ 0x6a
 80022d4:	d001      	beq.n	80022da <MEMS_Init+0x42>

    Error_Handler();
 80022d6:	f000 f8ff 	bl	80024d8 <Error_Handler>



  /* Initialize the LSM6DSL sensor */

  LSM6DSL_Init(&MotionSensor);
 80022da:	4815      	ldr	r0, [pc, #84]	@ (8002330 <MEMS_Init+0x98>)
 80022dc:	f000 ff1a 	bl	8003114 <LSM6DSL_Init>



  /* Configure the LSM6DSL accelerometer (ODR, scale and interrupt) */

  LSM6DSL_ACC_SetOutputDataRate(&MotionSensor, ACCELEROMETR_SAMPLING_RATE); /* 20 Hz */
 80022e0:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8002334 <MEMS_Init+0x9c>
 80022e4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80022e8:	eeb0 0a67 	vmov.f32	s0, s15
 80022ec:	4810      	ldr	r0, [pc, #64]	@ (8002330 <MEMS_Init+0x98>)
 80022ee:	f000 fffb 	bl	80032e8 <LSM6DSL_ACC_SetOutputDataRate>

  LSM6DSL_ACC_SetFullScale(&MotionSensor, ACCELERATION_RANGE);          /* [-4000mg; +4000mg] */
 80022f2:	2304      	movs	r3, #4
 80022f4:	4619      	mov	r1, r3
 80022f6:	480e      	ldr	r0, [pc, #56]	@ (8002330 <MEMS_Init+0x98>)
 80022f8:	f001 f812 	bl	8003320 <LSM6DSL_ACC_SetFullScale>

  LSM6DSL_ACC_Set_INT1_DRDY(&MotionSensor, ENABLE);    /* Enable DRDY */
 80022fc:	2101      	movs	r1, #1
 80022fe:	480c      	ldr	r0, [pc, #48]	@ (8002330 <MEMS_Init+0x98>)
 8002300:	f001 f8cc 	bl	800349c <LSM6DSL_ACC_Set_INT1_DRDY>

  LSM6DSL_ACC_GetAxesRaw(&MotionSensor, &axes);        /* Clear DRDY */
 8002304:	463b      	mov	r3, r7
 8002306:	4619      	mov	r1, r3
 8002308:	4809      	ldr	r0, [pc, #36]	@ (8002330 <MEMS_Init+0x98>)
 800230a:	f001 f831 	bl	8003370 <LSM6DSL_ACC_GetAxesRaw>



  /* Start the LSM6DSL accelerometer */

  LSM6DSL_ACC_Enable(&MotionSensor);
 800230e:	4808      	ldr	r0, [pc, #32]	@ (8002330 <MEMS_Init+0x98>)
 8002310:	f000 ff7f 	bl	8003212 <LSM6DSL_ACC_Enable>

}
 8002314:	bf00      	nop
 8002316:	3728      	adds	r7, #40	@ 0x28
 8002318:	46bd      	mov	sp, r7
 800231a:	bd80      	pop	{r7, pc}
 800231c:	08002bd9 	.word	0x08002bd9
 8002320:	08002c55 	.word	0x08002c55
 8002324:	08002d09 	.word	0x08002d09
 8002328:	08002ca5 	.word	0x08002ca5
 800232c:	08002d6d 	.word	0x08002d6d
 8002330:	20000b74 	.word	0x20000b74
 8002334:	00000014 	.word	0x00000014

08002338 <_write>:


int _write(int fd, char * ptr, int len)
{
 8002338:	b580      	push	{r7, lr}
 800233a:	b084      	sub	sp, #16
 800233c:	af00      	add	r7, sp, #0
 800233e:	60f8      	str	r0, [r7, #12]
 8002340:	60b9      	str	r1, [r7, #8]
 8002342:	607a      	str	r2, [r7, #4]
  HAL_UART_Transmit(&huart1, (uint8_t *) ptr, len, HAL_MAX_DELAY);
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	b29a      	uxth	r2, r3
 8002348:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800234c:	68b9      	ldr	r1, [r7, #8]
 800234e:	4804      	ldr	r0, [pc, #16]	@ (8002360 <_write+0x28>)
 8002350:	f005 fdb2 	bl	8007eb8 <HAL_UART_Transmit>

  return len;
 8002354:	687b      	ldr	r3, [r7, #4]
}
 8002356:	4618      	mov	r0, r3
 8002358:	3710      	adds	r7, #16
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}
 800235e:	bf00      	nop
 8002360:	20001df0 	.word	0x20001df0

08002364 <AI_Init>:
/*...*/


static void AI_Init(void)

{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0



  /* Create a local array with the addresses of the activations buffers */

  const ai_handle act_addr[] = { activations };
 800236a:	4b17      	ldr	r3, [pc, #92]	@ (80023c8 <AI_Init+0x64>)
 800236c:	603b      	str	r3, [r7, #0]

  /* Create an instance of the model */

  err = ai_network_create_and_init(&network, act_addr, NULL);
 800236e:	463b      	mov	r3, r7
 8002370:	2200      	movs	r2, #0
 8002372:	4619      	mov	r1, r3
 8002374:	4815      	ldr	r0, [pc, #84]	@ (80023cc <AI_Init+0x68>)
 8002376:	f007 fda9 	bl	8009ecc <ai_network_create_and_init>
 800237a:	4603      	mov	r3, r0
 800237c:	607b      	str	r3, [r7, #4]

  if (err.type != AI_ERROR_NONE) {
 800237e:	793b      	ldrb	r3, [r7, #4]
 8002380:	2b00      	cmp	r3, #0
 8002382:	d00a      	beq.n	800239a <AI_Init+0x36>

    printf("ai_network_create error - type=%d code=%d\r\n", err.type, err.code);
 8002384:	793b      	ldrb	r3, [r7, #4]
 8002386:	4619      	mov	r1, r3
 8002388:	687b      	ldr	r3, [r7, #4]
 800238a:	f3c3 2317 	ubfx	r3, r3, #8, #24
 800238e:	461a      	mov	r2, r3
 8002390:	480f      	ldr	r0, [pc, #60]	@ (80023d0 <AI_Init+0x6c>)
 8002392:	f00a fe29 	bl	800cfe8 <iprintf>

    Error_Handler();
 8002396:	f000 f89f 	bl	80024d8 <Error_Handler>

  }

  ai_input = ai_network_inputs_get(network, NULL);
 800239a:	4b0c      	ldr	r3, [pc, #48]	@ (80023cc <AI_Init+0x68>)
 800239c:	681b      	ldr	r3, [r3, #0]
 800239e:	2100      	movs	r1, #0
 80023a0:	4618      	mov	r0, r3
 80023a2:	f007 fe11 	bl	8009fc8 <ai_network_inputs_get>
 80023a6:	4603      	mov	r3, r0
 80023a8:	4a0a      	ldr	r2, [pc, #40]	@ (80023d4 <AI_Init+0x70>)
 80023aa:	6013      	str	r3, [r2, #0]

  ai_output = ai_network_outputs_get(network, NULL);
 80023ac:	4b07      	ldr	r3, [pc, #28]	@ (80023cc <AI_Init+0x68>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	2100      	movs	r1, #0
 80023b2:	4618      	mov	r0, r3
 80023b4:	f007 fe22 	bl	8009ffc <ai_network_outputs_get>
 80023b8:	4603      	mov	r3, r0
 80023ba:	4a07      	ldr	r2, [pc, #28]	@ (80023d8 <AI_Init+0x74>)
 80023bc:	6013      	str	r3, [r2, #0]

}
 80023be:	bf00      	nop
 80023c0:	3708      	adds	r7, #8
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}
 80023c6:	bf00      	nop
 80023c8:	20000ce4 	.word	0x20000ce4
 80023cc:	20000bb0 	.word	0x20000bb0
 80023d0:	0800f17c 	.word	0x0800f17c
 80023d4:	20001de4 	.word	0x20001de4
 80023d8:	20001de8 	.word	0x20001de8

080023dc <AI_Run>:
/*...*/


static void AI_Run(float *pIn, float *pOut)

{
 80023dc:	b580      	push	{r7, lr}
 80023de:	b084      	sub	sp, #16
 80023e0:	af00      	add	r7, sp, #0
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]



  /* Update IO handlers with the data payload */

  ai_input[0].data = AI_HANDLE_PTR(pIn);
 80023e6:	4b15      	ldr	r3, [pc, #84]	@ (800243c <AI_Run+0x60>)
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	687a      	ldr	r2, [r7, #4]
 80023ec:	605a      	str	r2, [r3, #4]

  ai_output[0].data = AI_HANDLE_PTR(pOut);
 80023ee:	4b14      	ldr	r3, [pc, #80]	@ (8002440 <AI_Run+0x64>)
 80023f0:	681b      	ldr	r3, [r3, #0]
 80023f2:	683a      	ldr	r2, [r7, #0]
 80023f4:	605a      	str	r2, [r3, #4]



  batch = ai_network_run(network, ai_input, ai_output);
 80023f6:	4b13      	ldr	r3, [pc, #76]	@ (8002444 <AI_Run+0x68>)
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a10      	ldr	r2, [pc, #64]	@ (800243c <AI_Run+0x60>)
 80023fc:	6811      	ldr	r1, [r2, #0]
 80023fe:	4a10      	ldr	r2, [pc, #64]	@ (8002440 <AI_Run+0x64>)
 8002400:	6812      	ldr	r2, [r2, #0]
 8002402:	4618      	mov	r0, r3
 8002404:	f007 fe50 	bl	800a0a8 <ai_network_run>
 8002408:	60f8      	str	r0, [r7, #12]

  if (batch != 1) {
 800240a:	68fb      	ldr	r3, [r7, #12]
 800240c:	2b01      	cmp	r3, #1
 800240e:	d011      	beq.n	8002434 <AI_Run+0x58>

    err = ai_network_get_error(network);
 8002410:	4b0c      	ldr	r3, [pc, #48]	@ (8002444 <AI_Run+0x68>)
 8002412:	681b      	ldr	r3, [r3, #0]
 8002414:	4618      	mov	r0, r3
 8002416:	f007 fd37 	bl	8009e88 <ai_network_get_error>
 800241a:	4603      	mov	r3, r0
 800241c:	60bb      	str	r3, [r7, #8]

    printf("AI ai_network_run error - type=%d code=%d\r\n", err.type, err.code);
 800241e:	7a3b      	ldrb	r3, [r7, #8]
 8002420:	4619      	mov	r1, r3
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8002428:	461a      	mov	r2, r3
 800242a:	4807      	ldr	r0, [pc, #28]	@ (8002448 <AI_Run+0x6c>)
 800242c:	f00a fddc 	bl	800cfe8 <iprintf>

    Error_Handler();
 8002430:	f000 f852 	bl	80024d8 <Error_Handler>

  }

}
 8002434:	bf00      	nop
 8002436:	3710      	adds	r7, #16
 8002438:	46bd      	mov	sp, r7
 800243a:	bd80      	pop	{r7, pc}
 800243c:	20001de4 	.word	0x20001de4
 8002440:	20001de8 	.word	0x20001de8
 8002444:	20000bb0 	.word	0x20000bb0
 8002448:	0800f1a8 	.word	0x0800f1a8

0800244c <argmax>:
/*...*/


static uint32_t argmax(const float * values, uint32_t len)

{
 800244c:	b480      	push	{r7}
 800244e:	b087      	sub	sp, #28
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
 8002454:	6039      	str	r1, [r7, #0]

  float max_value = values[0];
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	617b      	str	r3, [r7, #20]

  uint32_t max_index = 0;
 800245c:	2300      	movs	r3, #0
 800245e:	613b      	str	r3, [r7, #16]

  for (uint32_t i = 1; i < len; i++) {
 8002460:	2301      	movs	r3, #1
 8002462:	60fb      	str	r3, [r7, #12]
 8002464:	e017      	b.n	8002496 <argmax+0x4a>

    if (values[i] > max_value) {
 8002466:	68fb      	ldr	r3, [r7, #12]
 8002468:	009b      	lsls	r3, r3, #2
 800246a:	687a      	ldr	r2, [r7, #4]
 800246c:	4413      	add	r3, r2
 800246e:	edd3 7a00 	vldr	s15, [r3]
 8002472:	ed97 7a05 	vldr	s14, [r7, #20]
 8002476:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800247a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800247e:	d507      	bpl.n	8002490 <argmax+0x44>

      max_value = values[i];
 8002480:	68fb      	ldr	r3, [r7, #12]
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	687a      	ldr	r2, [r7, #4]
 8002486:	4413      	add	r3, r2
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	617b      	str	r3, [r7, #20]

      max_index = i;
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	613b      	str	r3, [r7, #16]
  for (uint32_t i = 1; i < len; i++) {
 8002490:	68fb      	ldr	r3, [r7, #12]
 8002492:	3301      	adds	r3, #1
 8002494:	60fb      	str	r3, [r7, #12]
 8002496:	68fa      	ldr	r2, [r7, #12]
 8002498:	683b      	ldr	r3, [r7, #0]
 800249a:	429a      	cmp	r2, r3
 800249c:	d3e3      	bcc.n	8002466 <argmax+0x1a>

    }

  }

  return max_index;
 800249e:	693b      	ldr	r3, [r7, #16]

}
 80024a0:	4618      	mov	r0, r3
 80024a2:	371c      	adds	r7, #28
 80024a4:	46bd      	mov	sp, r7
 80024a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024aa:	4770      	bx	lr

080024ac <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 80024ac:	b480      	push	{r7}
 80024ae:	b083      	sub	sp, #12
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	4603      	mov	r3, r0
 80024b4:	80fb      	strh	r3, [r7, #6]
  if (GPIO_Pin == GPIO_PIN_11) {
 80024b6:	88fb      	ldrh	r3, [r7, #6]
 80024b8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80024bc:	d104      	bne.n	80024c8 <HAL_GPIO_EXTI_Callback+0x1c>
    dataRdyIntReceived++;
 80024be:	4b05      	ldr	r3, [pc, #20]	@ (80024d4 <HAL_GPIO_EXTI_Callback+0x28>)
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	3301      	adds	r3, #1
 80024c4:	4a03      	ldr	r2, [pc, #12]	@ (80024d4 <HAL_GPIO_EXTI_Callback+0x28>)
 80024c6:	6013      	str	r3, [r2, #0]
  }
}
 80024c8:	bf00      	nop
 80024ca:	370c      	adds	r7, #12
 80024cc:	46bd      	mov	sp, r7
 80024ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024d2:	4770      	bx	lr
 80024d4:	20000bac 	.word	0x20000bac

080024d8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80024d8:	b580      	push	{r7, lr}
 80024da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
	while(1) {
	    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80024dc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80024e0:	4803      	ldr	r0, [pc, #12]	@ (80024f0 <Error_Handler+0x18>)
 80024e2:	f002 fa79 	bl	80049d8 <HAL_GPIO_TogglePin>
	    HAL_Delay(50); /* wait 50 ms */
 80024e6:	2032      	movs	r0, #50	@ 0x32
 80024e8:	f001 fdd4 	bl	8004094 <HAL_Delay>
	    HAL_GPIO_TogglePin(LED2_GPIO_Port, LED2_Pin);
 80024ec:	bf00      	nop
 80024ee:	e7f5      	b.n	80024dc <Error_Handler+0x4>
 80024f0:	48000400 	.word	0x48000400

080024f4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	b083      	sub	sp, #12
 80024f8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80024fa:	4b0f      	ldr	r3, [pc, #60]	@ (8002538 <HAL_MspInit+0x44>)
 80024fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80024fe:	4a0e      	ldr	r2, [pc, #56]	@ (8002538 <HAL_MspInit+0x44>)
 8002500:	f043 0301 	orr.w	r3, r3, #1
 8002504:	6613      	str	r3, [r2, #96]	@ 0x60
 8002506:	4b0c      	ldr	r3, [pc, #48]	@ (8002538 <HAL_MspInit+0x44>)
 8002508:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800250a:	f003 0301 	and.w	r3, r3, #1
 800250e:	607b      	str	r3, [r7, #4]
 8002510:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002512:	4b09      	ldr	r3, [pc, #36]	@ (8002538 <HAL_MspInit+0x44>)
 8002514:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002516:	4a08      	ldr	r2, [pc, #32]	@ (8002538 <HAL_MspInit+0x44>)
 8002518:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800251c:	6593      	str	r3, [r2, #88]	@ 0x58
 800251e:	4b06      	ldr	r3, [pc, #24]	@ (8002538 <HAL_MspInit+0x44>)
 8002520:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002522:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002526:	603b      	str	r3, [r7, #0]
 8002528:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002534:	4770      	bx	lr
 8002536:	bf00      	nop
 8002538:	40021000 	.word	0x40021000

0800253c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800253c:	b580      	push	{r7, lr}
 800253e:	b08a      	sub	sp, #40	@ 0x28
 8002540:	af00      	add	r7, sp, #0
 8002542:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002544:	f107 0314 	add.w	r3, r7, #20
 8002548:	2200      	movs	r2, #0
 800254a:	601a      	str	r2, [r3, #0]
 800254c:	605a      	str	r2, [r3, #4]
 800254e:	609a      	str	r2, [r3, #8]
 8002550:	60da      	str	r2, [r3, #12]
 8002552:	611a      	str	r2, [r3, #16]
  if(htim_base->Instance==TIM2)
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800255c:	d128      	bne.n	80025b0 <HAL_TIM_Base_MspInit+0x74>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800255e:	4b16      	ldr	r3, [pc, #88]	@ (80025b8 <HAL_TIM_Base_MspInit+0x7c>)
 8002560:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002562:	4a15      	ldr	r2, [pc, #84]	@ (80025b8 <HAL_TIM_Base_MspInit+0x7c>)
 8002564:	f043 0301 	orr.w	r3, r3, #1
 8002568:	6593      	str	r3, [r2, #88]	@ 0x58
 800256a:	4b13      	ldr	r3, [pc, #76]	@ (80025b8 <HAL_TIM_Base_MspInit+0x7c>)
 800256c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800256e:	f003 0301 	and.w	r3, r3, #1
 8002572:	613b      	str	r3, [r7, #16]
 8002574:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002576:	4b10      	ldr	r3, [pc, #64]	@ (80025b8 <HAL_TIM_Base_MspInit+0x7c>)
 8002578:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800257a:	4a0f      	ldr	r2, [pc, #60]	@ (80025b8 <HAL_TIM_Base_MspInit+0x7c>)
 800257c:	f043 0301 	orr.w	r3, r3, #1
 8002580:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002582:	4b0d      	ldr	r3, [pc, #52]	@ (80025b8 <HAL_TIM_Base_MspInit+0x7c>)
 8002584:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	60fb      	str	r3, [r7, #12]
 800258c:	68fb      	ldr	r3, [r7, #12]
    /**TIM2 GPIO Configuration
    PA3     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = ARD_D4_Pin;
 800258e:	2308      	movs	r3, #8
 8002590:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002592:	2302      	movs	r3, #2
 8002594:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002596:	2300      	movs	r3, #0
 8002598:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800259a:	2300      	movs	r3, #0
 800259c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 800259e:	2301      	movs	r3, #1
 80025a0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(ARD_D4_GPIO_Port, &GPIO_InitStruct);
 80025a2:	f107 0314 	add.w	r3, r7, #20
 80025a6:	4619      	mov	r1, r3
 80025a8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80025ac:	f001 ff46 	bl	800443c <HAL_GPIO_Init>

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 80025b0:	bf00      	nop
 80025b2:	3728      	adds	r7, #40	@ 0x28
 80025b4:	46bd      	mov	sp, r7
 80025b6:	bd80      	pop	{r7, pc}
 80025b8:	40021000 	.word	0x40021000

080025bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80025bc:	b480      	push	{r7}
 80025be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80025c0:	bf00      	nop
 80025c2:	e7fd      	b.n	80025c0 <NMI_Handler+0x4>

080025c4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80025c4:	b480      	push	{r7}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80025c8:	bf00      	nop
 80025ca:	e7fd      	b.n	80025c8 <HardFault_Handler+0x4>

080025cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80025cc:	b480      	push	{r7}
 80025ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80025d0:	bf00      	nop
 80025d2:	e7fd      	b.n	80025d0 <MemManage_Handler+0x4>

080025d4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80025d4:	b480      	push	{r7}
 80025d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80025d8:	bf00      	nop
 80025da:	e7fd      	b.n	80025d8 <BusFault_Handler+0x4>

080025dc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80025dc:	b480      	push	{r7}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80025e0:	bf00      	nop
 80025e2:	e7fd      	b.n	80025e0 <UsageFault_Handler+0x4>

080025e4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80025e4:	b480      	push	{r7}
 80025e6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80025e8:	bf00      	nop
 80025ea:	46bd      	mov	sp, r7
 80025ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025f0:	4770      	bx	lr

080025f2 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80025f2:	b480      	push	{r7}
 80025f4:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80025f6:	bf00      	nop
 80025f8:	46bd      	mov	sp, r7
 80025fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025fe:	4770      	bx	lr

08002600 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002600:	b480      	push	{r7}
 8002602:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002604:	bf00      	nop
 8002606:	46bd      	mov	sp, r7
 8002608:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260c:	4770      	bx	lr

0800260e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800260e:	b580      	push	{r7, lr}
 8002610:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002612:	f001 fd1f 	bl	8004054 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002616:	bf00      	nop
 8002618:	bd80      	pop	{r7, pc}
	...

0800261c <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(SPSGRF_915_GPIO3_EXTI5_Pin);
 8002620:	2020      	movs	r0, #32
 8002622:	f002 f9f3 	bl	8004a0c <HAL_GPIO_EXTI_IRQHandler>
  HAL_EXTI_IRQHandler(&H_EXTI_6);
 8002626:	4806      	ldr	r0, [pc, #24]	@ (8002640 <EXTI9_5_IRQHandler+0x24>)
 8002628:	f001 fed8 	bl	80043dc <HAL_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(VL53L0X_GPIO1_EXTI7_Pin);
 800262c:	2080      	movs	r0, #128	@ 0x80
 800262e:	f002 f9ed 	bl	8004a0c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM3MDL_DRDY_EXTI8_Pin);
 8002632:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8002636:	f002 f9e9 	bl	8004a0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 800263a:	bf00      	nop
 800263c:	bd80      	pop	{r7, pc}
 800263e:	bf00      	nop
 8002640:	20000a20 	.word	0x20000a20

08002644 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(LPS22HB_INT_DRDY_EXTI0_Pin);
 8002648:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 800264c:	f002 f9de 	bl	8004a0c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(LSM6DSL_INT1_EXTI11_Pin);
 8002650:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8002654:	f002 f9da 	bl	8004a0c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(BUTTON_EXTI13_Pin);
 8002658:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800265c:	f002 f9d6 	bl	8004a0c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(ARD_D2_Pin);
 8002660:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002664:	f002 f9d2 	bl	8004a0c <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(HTS221_DRDY_EXTI15_Pin);
 8002668:	f44f 4000 	mov.w	r0, #32768	@ 0x8000
 800266c:	f002 f9ce 	bl	8004a0c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002670:	bf00      	nop
 8002672:	bd80      	pop	{r7, pc}

08002674 <SPI3_IRQHandler>:

/**
  * @brief This function handles SPI3 global interrupt.
  */
void SPI3_IRQHandler(void)
{
 8002674:	b580      	push	{r7, lr}
 8002676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI3_IRQn 0 */

  /* USER CODE END SPI3_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi3);
 8002678:	4802      	ldr	r0, [pc, #8]	@ (8002684 <SPI3_IRQHandler+0x10>)
 800267a:	f004 fe4b 	bl	8007314 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI3_IRQn 1 */

  /* USER CODE END SPI3_IRQn 1 */
}
 800267e:	bf00      	nop
 8002680:	bd80      	pop	{r7, pc}
 8002682:	bf00      	nop
 8002684:	20001e78 	.word	0x20001e78

08002688 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	b086      	sub	sp, #24
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002690:	4a14      	ldr	r2, [pc, #80]	@ (80026e4 <_sbrk+0x5c>)
 8002692:	4b15      	ldr	r3, [pc, #84]	@ (80026e8 <_sbrk+0x60>)
 8002694:	1ad3      	subs	r3, r2, r3
 8002696:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800269c:	4b13      	ldr	r3, [pc, #76]	@ (80026ec <_sbrk+0x64>)
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d102      	bne.n	80026aa <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80026a4:	4b11      	ldr	r3, [pc, #68]	@ (80026ec <_sbrk+0x64>)
 80026a6:	4a12      	ldr	r2, [pc, #72]	@ (80026f0 <_sbrk+0x68>)
 80026a8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80026aa:	4b10      	ldr	r3, [pc, #64]	@ (80026ec <_sbrk+0x64>)
 80026ac:	681a      	ldr	r2, [r3, #0]
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4413      	add	r3, r2
 80026b2:	693a      	ldr	r2, [r7, #16]
 80026b4:	429a      	cmp	r2, r3
 80026b6:	d207      	bcs.n	80026c8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80026b8:	f00a fe40 	bl	800d33c <__errno>
 80026bc:	4603      	mov	r3, r0
 80026be:	220c      	movs	r2, #12
 80026c0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80026c2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80026c6:	e009      	b.n	80026dc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80026c8:	4b08      	ldr	r3, [pc, #32]	@ (80026ec <_sbrk+0x64>)
 80026ca:	681b      	ldr	r3, [r3, #0]
 80026cc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80026ce:	4b07      	ldr	r3, [pc, #28]	@ (80026ec <_sbrk+0x64>)
 80026d0:	681a      	ldr	r2, [r3, #0]
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	4413      	add	r3, r2
 80026d6:	4a05      	ldr	r2, [pc, #20]	@ (80026ec <_sbrk+0x64>)
 80026d8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80026da:	68fb      	ldr	r3, [r7, #12]
}
 80026dc:	4618      	mov	r0, r3
 80026de:	3718      	adds	r7, #24
 80026e0:	46bd      	mov	sp, r7
 80026e2:	bd80      	pop	{r7, pc}
 80026e4:	20018000 	.word	0x20018000
 80026e8:	00000800 	.word	0x00000800
 80026ec:	20001dec 	.word	0x20001dec
 80026f0:	20002428 	.word	0x20002428

080026f4 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 80026f4:	b480      	push	{r7}
 80026f6:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 80026f8:	4b06      	ldr	r3, [pc, #24]	@ (8002714 <SystemInit+0x20>)
 80026fa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026fe:	4a05      	ldr	r2, [pc, #20]	@ (8002714 <SystemInit+0x20>)
 8002700:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002704:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif
}
 8002708:	bf00      	nop
 800270a:	46bd      	mov	sp, r7
 800270c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002710:	4770      	bx	lr
 8002712:	bf00      	nop
 8002714:	e000ed00 	.word	0xe000ed00

08002718 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8002718:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002750 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 800271c:	f7ff ffea 	bl	80026f4 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002720:	480c      	ldr	r0, [pc, #48]	@ (8002754 <LoopForever+0x6>)
  ldr r1, =_edata
 8002722:	490d      	ldr	r1, [pc, #52]	@ (8002758 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002724:	4a0d      	ldr	r2, [pc, #52]	@ (800275c <LoopForever+0xe>)
  movs r3, #0
 8002726:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002728:	e002      	b.n	8002730 <LoopCopyDataInit>

0800272a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800272a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800272c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800272e:	3304      	adds	r3, #4

08002730 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002730:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002732:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002734:	d3f9      	bcc.n	800272a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002736:	4a0a      	ldr	r2, [pc, #40]	@ (8002760 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002738:	4c0a      	ldr	r4, [pc, #40]	@ (8002764 <LoopForever+0x16>)
  movs r3, #0
 800273a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800273c:	e001      	b.n	8002742 <LoopFillZerobss>

0800273e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800273e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002740:	3204      	adds	r2, #4

08002742 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002742:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002744:	d3fb      	bcc.n	800273e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8002746:	f00a fdff 	bl	800d348 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800274a:	f7ff fa79 	bl	8001c40 <main>

0800274e <LoopForever>:

LoopForever:
    b LoopForever
 800274e:	e7fe      	b.n	800274e <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8002750:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002754:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002758:	200009a0 	.word	0x200009a0
  ldr r2, =_sidata
 800275c:	08010d64 	.word	0x08010d64
  ldr r2, =_sbss
 8002760:	200009a0 	.word	0x200009a0
  ldr r4, =_ebss
 8002764:	20002428 	.word	0x20002428

08002768 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002768:	e7fe      	b.n	8002768 <ADC1_2_IRQHandler>
	...

0800276c <BSP_LED_Init>:
 *              This parameter can be one of the following values:
 *              @arg  LED2, LED4, ...
 * @retval HAL status
 */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 800276c:	b580      	push	{r7, lr}
 800276e:	b082      	sub	sp, #8
 8002770:	af00      	add	r7, sp, #0
 8002772:	4603      	mov	r3, r0
 8002774:	71fb      	strb	r3, [r7, #7]
  static const BSP_LED_GPIO_Init LedGpioInit[LEDn] = {LED_USER_GPIO_Init};
  LedGpioInit[Led]();
 8002776:	79fb      	ldrb	r3, [r7, #7]
 8002778:	4a04      	ldr	r2, [pc, #16]	@ (800278c <BSP_LED_Init+0x20>)
 800277a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800277e:	4798      	blx	r3
  return BSP_ERROR_NONE;
 8002780:	2300      	movs	r3, #0
}
 8002782:	4618      	mov	r0, r3
 8002784:	3708      	adds	r7, #8
 8002786:	46bd      	mov	sp, r7
 8002788:	bd80      	pop	{r7, pc}
 800278a:	bf00      	nop
 800278c:	0800f24c 	.word	0x0800f24c

08002790 <BSP_LED_Toggle>:
 *              @arg  LED3
 *              @arg  LED4
 * @retval HAL status
 */
int32_t BSP_LED_Toggle(Led_TypeDef Led)
{
 8002790:	b580      	push	{r7, lr}
 8002792:	b082      	sub	sp, #8
 8002794:	af00      	add	r7, sp, #0
 8002796:	4603      	mov	r3, r0
 8002798:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_TogglePin(LED_PORT[Led], LED_PIN[Led]);
 800279a:	79fb      	ldrb	r3, [r7, #7]
 800279c:	4a06      	ldr	r2, [pc, #24]	@ (80027b8 <BSP_LED_Toggle+0x28>)
 800279e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80027a2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80027a6:	4611      	mov	r1, r2
 80027a8:	4618      	mov	r0, r3
 80027aa:	f002 f915 	bl	80049d8 <HAL_GPIO_TogglePin>

  return BSP_ERROR_NONE;
 80027ae:	2300      	movs	r3, #0
}
 80027b0:	4618      	mov	r0, r3
 80027b2:	3708      	adds	r7, #8
 80027b4:	46bd      	mov	sp, r7
 80027b6:	bd80      	pop	{r7, pc}
 80027b8:	20000018 	.word	0x20000018

080027bc <LED_USER_GPIO_Init>:
}
/**
  * @brief
  * @retval None
  */
static void LED_USER_GPIO_Init(void) {
 80027bc:	b580      	push	{r7, lr}
 80027be:	b088      	sub	sp, #32
 80027c0:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027c2:	4b1c      	ldr	r3, [pc, #112]	@ (8002834 <LED_USER_GPIO_Init+0x78>)
 80027c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027c6:	4a1b      	ldr	r2, [pc, #108]	@ (8002834 <LED_USER_GPIO_Init+0x78>)
 80027c8:	f043 0304 	orr.w	r3, r3, #4
 80027cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027ce:	4b19      	ldr	r3, [pc, #100]	@ (8002834 <LED_USER_GPIO_Init+0x78>)
 80027d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027d2:	f003 0304 	and.w	r3, r3, #4
 80027d6:	60bb      	str	r3, [r7, #8]
 80027d8:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027da:	f107 030c 	add.w	r3, r7, #12
 80027de:	2200      	movs	r2, #0
 80027e0:	601a      	str	r2, [r3, #0]
 80027e2:	605a      	str	r2, [r3, #4]
 80027e4:	609a      	str	r2, [r3, #8]
 80027e6:	60da      	str	r2, [r3, #12]
 80027e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80027ea:	4b12      	ldr	r3, [pc, #72]	@ (8002834 <LED_USER_GPIO_Init+0x78>)
 80027ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027ee:	4a11      	ldr	r2, [pc, #68]	@ (8002834 <LED_USER_GPIO_Init+0x78>)
 80027f0:	f043 0304 	orr.w	r3, r3, #4
 80027f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80027f6:	4b0f      	ldr	r3, [pc, #60]	@ (8002834 <LED_USER_GPIO_Init+0x78>)
 80027f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80027fa:	f003 0304 	and.w	r3, r3, #4
 80027fe:	607b      	str	r3, [r7, #4]
 8002800:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BUS_BSP_LED_GPIO_PORT, BUS_BSP_LED_GPIO_PIN, GPIO_PIN_RESET);
 8002802:	2200      	movs	r2, #0
 8002804:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002808:	480b      	ldr	r0, [pc, #44]	@ (8002838 <LED_USER_GPIO_Init+0x7c>)
 800280a:	f002 f8cd 	bl	80049a8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_LED_GPIO_PIN;
 800280e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002812:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002814:	2301      	movs	r3, #1
 8002816:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002818:	2300      	movs	r3, #0
 800281a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800281c:	2300      	movs	r3, #0
 800281e:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(BUS_BSP_LED_GPIO_PORT, &GPIO_InitStruct);
 8002820:	f107 030c 	add.w	r3, r7, #12
 8002824:	4619      	mov	r1, r3
 8002826:	4804      	ldr	r0, [pc, #16]	@ (8002838 <LED_USER_GPIO_Init+0x7c>)
 8002828:	f001 fe08 	bl	800443c <HAL_GPIO_Init>

}
 800282c:	bf00      	nop
 800282e:	3720      	adds	r7, #32
 8002830:	46bd      	mov	sp, r7
 8002832:	bd80      	pop	{r7, pc}
 8002834:	40021000 	.word	0x40021000
 8002838:	48000800 	.word	0x48000800

0800283c <BSP_PB_Init>:
  *                    @arg  BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                            with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b084      	sub	sp, #16
 8002840:	af00      	add	r7, sp, #0
 8002842:	4603      	mov	r3, r0
 8002844:	460a      	mov	r2, r1
 8002846:	71fb      	strb	r3, [r7, #7]
 8002848:	4613      	mov	r3, r2
 800284a:	71bb      	strb	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 800284c:	2300      	movs	r3, #0
 800284e:	60fb      	str	r3, [r7, #12]
  static const BSP_EXTI_LineCallback ButtonCallback[BUTTONn] ={BUTTON_USER_EXTI_Callback};
  static const uint32_t  BSP_BUTTON_PRIO [BUTTONn] ={BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] ={USER_BUTTON_EXTI_LINE};
  static const BSP_BUTTON_GPIO_Init ButtonGpioInit[BUTTONn] = {BUTTON_USER_GPIO_Init};

  ButtonGpioInit[Button]();
 8002850:	79fb      	ldrb	r3, [r7, #7]
 8002852:	4a1f      	ldr	r2, [pc, #124]	@ (80028d0 <BSP_PB_Init+0x94>)
 8002854:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002858:	4798      	blx	r3

  if (ButtonMode == BUTTON_MODE_EXTI)
 800285a:	79bb      	ldrb	r3, [r7, #6]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d132      	bne.n	80028c6 <BSP_PB_Init+0x8a>
  {
    if(HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]) != HAL_OK)
 8002860:	79fb      	ldrb	r3, [r7, #7]
 8002862:	00db      	lsls	r3, r3, #3
 8002864:	4a1b      	ldr	r2, [pc, #108]	@ (80028d4 <BSP_PB_Init+0x98>)
 8002866:	441a      	add	r2, r3
 8002868:	79fb      	ldrb	r3, [r7, #7]
 800286a:	491b      	ldr	r1, [pc, #108]	@ (80028d8 <BSP_PB_Init+0x9c>)
 800286c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8002870:	4619      	mov	r1, r3
 8002872:	4610      	mov	r0, r2
 8002874:	f001 fd9e 	bl	80043b4 <HAL_EXTI_GetHandle>
 8002878:	4603      	mov	r3, r0
 800287a:	2b00      	cmp	r3, #0
 800287c:	d003      	beq.n	8002886 <BSP_PB_Init+0x4a>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 800287e:	f06f 0303 	mvn.w	r3, #3
 8002882:	60fb      	str	r3, [r7, #12]
 8002884:	e01f      	b.n	80028c6 <BSP_PB_Init+0x8a>
    }
    else if (HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]) != HAL_OK)
 8002886:	79fb      	ldrb	r3, [r7, #7]
 8002888:	00db      	lsls	r3, r3, #3
 800288a:	4a12      	ldr	r2, [pc, #72]	@ (80028d4 <BSP_PB_Init+0x98>)
 800288c:	1898      	adds	r0, r3, r2
 800288e:	79fb      	ldrb	r3, [r7, #7]
 8002890:	4a12      	ldr	r2, [pc, #72]	@ (80028dc <BSP_PB_Init+0xa0>)
 8002892:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002896:	461a      	mov	r2, r3
 8002898:	2100      	movs	r1, #0
 800289a:	f001 fd71 	bl	8004380 <HAL_EXTI_RegisterCallback>
 800289e:	4603      	mov	r3, r0
 80028a0:	2b00      	cmp	r3, #0
 80028a2:	d003      	beq.n	80028ac <BSP_PB_Init+0x70>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80028a4:	f06f 0303 	mvn.w	r3, #3
 80028a8:	60fb      	str	r3, [r7, #12]
 80028aa:	e00c      	b.n	80028c6 <BSP_PB_Init+0x8a>
    }
	else
    {
      /* Enable and set Button EXTI Interrupt to the lowest priority */
      HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 80028ac:	2006      	movs	r0, #6
 80028ae:	79fb      	ldrb	r3, [r7, #7]
 80028b0:	4a0b      	ldr	r2, [pc, #44]	@ (80028e0 <BSP_PB_Init+0xa4>)
 80028b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028b6:	2200      	movs	r2, #0
 80028b8:	4619      	mov	r1, r3
 80028ba:	f001 fcea 	bl	8004292 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 80028be:	2306      	movs	r3, #6
 80028c0:	4618      	mov	r0, r3
 80028c2:	f001 fd02 	bl	80042ca <HAL_NVIC_EnableIRQ>
    }
  }

  return ret;
 80028c6:	68fb      	ldr	r3, [r7, #12]
}
 80028c8:	4618      	mov	r0, r3
 80028ca:	3710      	adds	r7, #16
 80028cc:	46bd      	mov	sp, r7
 80028ce:	bd80      	pop	{r7, pc}
 80028d0:	0800f250 	.word	0x0800f250
 80028d4:	20000020 	.word	0x20000020
 80028d8:	0800f254 	.word	0x0800f254
 80028dc:	0800f258 	.word	0x0800f258
 80028e0:	0800f25c 	.word	0x0800f25c

080028e4 <BSP_PB_GetState>:
 *                This parameter can be one of the following values:
 *                @arg  BUTTON_USER
 * @retval The Button GPIO pin value (GPIO_PIN_RESET = button pressed)
 */
int32_t BSP_PB_GetState(Button_TypeDef Button)
{
 80028e4:	b580      	push	{r7, lr}
 80028e6:	b082      	sub	sp, #8
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	4603      	mov	r3, r0
 80028ec:	71fb      	strb	r3, [r7, #7]
  return (int32_t)(HAL_GPIO_ReadPin(BUTTON_PORT[Button], BUTTON_PIN[Button]) == GPIO_PIN_RESET);
 80028ee:	79fb      	ldrb	r3, [r7, #7]
 80028f0:	4a08      	ldr	r2, [pc, #32]	@ (8002914 <BSP_PB_GetState+0x30>)
 80028f2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028f6:	2201      	movs	r2, #1
 80028f8:	4611      	mov	r1, r2
 80028fa:	4618      	mov	r0, r3
 80028fc:	f002 f83c 	bl	8004978 <HAL_GPIO_ReadPin>
 8002900:	4603      	mov	r3, r0
 8002902:	2b00      	cmp	r3, #0
 8002904:	bf0c      	ite	eq
 8002906:	2301      	moveq	r3, #1
 8002908:	2300      	movne	r3, #0
 800290a:	b2db      	uxtb	r3, r3
}
 800290c:	4618      	mov	r0, r3
 800290e:	3708      	adds	r7, #8
 8002910:	46bd      	mov	sp, r7
 8002912:	bd80      	pop	{r7, pc}
 8002914:	2000001c 	.word	0x2000001c

08002918 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  User EXTI line detection callbacks.
  * @retval None
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8002918:	b580      	push	{r7, lr}
 800291a:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 800291c:	2000      	movs	r0, #0
 800291e:	f7fe fc03 	bl	8001128 <BSP_PB_Callback>
}
 8002922:	bf00      	nop
 8002924:	bd80      	pop	{r7, pc}
	...

08002928 <BUTTON_USER_GPIO_Init>:

/**
  * @brief
  * @retval None
  */
static void BUTTON_USER_GPIO_Init(void) {
 8002928:	b580      	push	{r7, lr}
 800292a:	b088      	sub	sp, #32
 800292c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800292e:	4b18      	ldr	r3, [pc, #96]	@ (8002990 <BUTTON_USER_GPIO_Init+0x68>)
 8002930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002932:	4a17      	ldr	r2, [pc, #92]	@ (8002990 <BUTTON_USER_GPIO_Init+0x68>)
 8002934:	f043 0302 	orr.w	r3, r3, #2
 8002938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800293a:	4b15      	ldr	r3, [pc, #84]	@ (8002990 <BUTTON_USER_GPIO_Init+0x68>)
 800293c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800293e:	f003 0302 	and.w	r3, r3, #2
 8002942:	60bb      	str	r3, [r7, #8]
 8002944:	68bb      	ldr	r3, [r7, #8]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002946:	f107 030c 	add.w	r3, r7, #12
 800294a:	2200      	movs	r2, #0
 800294c:	601a      	str	r2, [r3, #0]
 800294e:	605a      	str	r2, [r3, #4]
 8002950:	609a      	str	r2, [r3, #8]
 8002952:	60da      	str	r2, [r3, #12]
 8002954:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002956:	4b0e      	ldr	r3, [pc, #56]	@ (8002990 <BUTTON_USER_GPIO_Init+0x68>)
 8002958:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800295a:	4a0d      	ldr	r2, [pc, #52]	@ (8002990 <BUTTON_USER_GPIO_Init+0x68>)
 800295c:	f043 0302 	orr.w	r3, r3, #2
 8002960:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002962:	4b0b      	ldr	r3, [pc, #44]	@ (8002990 <BUTTON_USER_GPIO_Init+0x68>)
 8002964:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002966:	f003 0302 	and.w	r3, r3, #2
 800296a:	607b      	str	r3, [r7, #4]
 800296c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin : PTPIN */
  GPIO_InitStruct.Pin = BUS_BSP_BUTTON_GPIO_PIN;
 800296e:	2301      	movs	r3, #1
 8002970:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8002972:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8002976:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002978:	2300      	movs	r3, #0
 800297a:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(BUS_BSP_BUTTON_GPIO_PORT, &GPIO_InitStruct);
 800297c:	f107 030c 	add.w	r3, r7, #12
 8002980:	4619      	mov	r1, r3
 8002982:	4804      	ldr	r0, [pc, #16]	@ (8002994 <BUTTON_USER_GPIO_Init+0x6c>)
 8002984:	f001 fd5a 	bl	800443c <HAL_GPIO_Init>

}
 8002988:	bf00      	nop
 800298a:	3720      	adds	r7, #32
 800298c:	46bd      	mov	sp, r7
 800298e:	bd80      	pop	{r7, pc}
 8002990:	40021000 	.word	0x40021000
 8002994:	48000400 	.word	0x48000400

08002998 <BSP_COM_Init>:
 * @param  UART_Init: Pointer to a UART_HandleTypeDef structure that contains the
 *                    configuration information for the specified USART peripheral.
 * @retval BSP error code
 */
int32_t BSP_COM_Init(COM_TypeDef COM)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b084      	sub	sp, #16
 800299c:	af00      	add	r7, sp, #0
 800299e:	4603      	mov	r3, r0
 80029a0:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 80029a2:	2300      	movs	r3, #0
 80029a4:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 80029a6:	79fb      	ldrb	r3, [r7, #7]
 80029a8:	2b01      	cmp	r3, #1
 80029aa:	d903      	bls.n	80029b4 <BSP_COM_Init+0x1c>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 80029ac:	f06f 0301 	mvn.w	r3, #1
 80029b0:	60fb      	str	r3, [r7, #12]
 80029b2:	e025      	b.n	8002a00 <BSP_COM_Init+0x68>
  }
  else
  {
     hcom_uart[COM].Instance = COM_USART[COM];
 80029b4:	79fb      	ldrb	r3, [r7, #7]
 80029b6:	79fa      	ldrb	r2, [r7, #7]
 80029b8:	4914      	ldr	r1, [pc, #80]	@ (8002a0c <BSP_COM_Init+0x74>)
 80029ba:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80029be:	4814      	ldr	r0, [pc, #80]	@ (8002a10 <BSP_COM_Init+0x78>)
 80029c0:	4613      	mov	r3, r2
 80029c2:	011b      	lsls	r3, r3, #4
 80029c4:	4413      	add	r3, r2
 80029c6:	00db      	lsls	r3, r3, #3
 80029c8:	4403      	add	r3, r0
 80029ca:	6019      	str	r1, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0U)
    /* Init the UART Msp */
    USART1_MspInit(&hcom_uart[COM]);
 80029cc:	79fa      	ldrb	r2, [r7, #7]
 80029ce:	4613      	mov	r3, r2
 80029d0:	011b      	lsls	r3, r3, #4
 80029d2:	4413      	add	r3, r2
 80029d4:	00db      	lsls	r3, r3, #3
 80029d6:	4a0e      	ldr	r2, [pc, #56]	@ (8002a10 <BSP_COM_Init+0x78>)
 80029d8:	4413      	add	r3, r2
 80029da:	4618      	mov	r0, r3
 80029dc:	f000 f84e 	bl	8002a7c <USART1_MspInit>
      {
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif
    if (MX_USART1_UART_Init(&hcom_uart[COM]))
 80029e0:	79fa      	ldrb	r2, [r7, #7]
 80029e2:	4613      	mov	r3, r2
 80029e4:	011b      	lsls	r3, r3, #4
 80029e6:	4413      	add	r3, r2
 80029e8:	00db      	lsls	r3, r3, #3
 80029ea:	4a09      	ldr	r2, [pc, #36]	@ (8002a10 <BSP_COM_Init+0x78>)
 80029ec:	4413      	add	r3, r2
 80029ee:	4618      	mov	r0, r3
 80029f0:	f000 f810 	bl	8002a14 <MX_USART1_UART_Init>
 80029f4:	4603      	mov	r3, r0
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	d002      	beq.n	8002a00 <BSP_COM_Init+0x68>
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 80029fa:	f06f 0303 	mvn.w	r3, #3
 80029fe:	60fb      	str	r3, [r7, #12]
    }
  }

  return ret;
 8002a00:	68fb      	ldr	r3, [r7, #12]
}
 8002a02:	4618      	mov	r0, r3
 8002a04:	3710      	adds	r7, #16
 8002a06:	46bd      	mov	sp, r7
 8002a08:	bd80      	pop	{r7, pc}
 8002a0a:	bf00      	nop
 8002a0c:	20000028 	.word	0x20000028
 8002a10:	20001df0 	.word	0x20001df0

08002a14 <MX_USART1_UART_Init>:
 */

/* USART1 init function */

__weak HAL_StatusTypeDef MX_USART1_UART_Init(UART_HandleTypeDef* huart)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	73fb      	strb	r3, [r7, #15]

  huart->Instance = USART1;
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	4a15      	ldr	r2, [pc, #84]	@ (8002a78 <MX_USART1_UART_Init+0x64>)
 8002a24:	601a      	str	r2, [r3, #0]
  huart->Init.BaudRate = 115200;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002a2c:	605a      	str	r2, [r3, #4]
  huart->Init.WordLength = UART_WORDLENGTH_8B;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	2200      	movs	r2, #0
 8002a32:	609a      	str	r2, [r3, #8]
  huart->Init.StopBits = UART_STOPBITS_1;
 8002a34:	687b      	ldr	r3, [r7, #4]
 8002a36:	2200      	movs	r2, #0
 8002a38:	60da      	str	r2, [r3, #12]
  huart->Init.Parity = UART_PARITY_NONE;
 8002a3a:	687b      	ldr	r3, [r7, #4]
 8002a3c:	2200      	movs	r2, #0
 8002a3e:	611a      	str	r2, [r3, #16]
  huart->Init.Mode = UART_MODE_TX_RX;
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	220c      	movs	r2, #12
 8002a44:	615a      	str	r2, [r3, #20]
  huart->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	2200      	movs	r2, #0
 8002a4a:	619a      	str	r2, [r3, #24]
  huart->Init.OverSampling = UART_OVERSAMPLING_16;
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	61da      	str	r2, [r3, #28]
  huart->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	2200      	movs	r2, #0
 8002a56:	621a      	str	r2, [r3, #32]
  huart->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(huart) != HAL_OK)
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f005 f9d2 	bl	8007e08 <HAL_UART_Init>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d001      	beq.n	8002a6e <MX_USART1_UART_Init+0x5a>
  {
    ret = HAL_ERROR;
 8002a6a:	2301      	movs	r3, #1
 8002a6c:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a70:	4618      	mov	r0, r3
 8002a72:	3710      	adds	r7, #16
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	40013800 	.word	0x40013800

08002a7c <USART1_MspInit>:
 * @param  huart USART1 handle
 * @retval None
 */

static void USART1_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002a7c:	b580      	push	{r7, lr}
 8002a7e:	b0ac      	sub	sp, #176	@ 0xb0
 8002a80:	af00      	add	r7, sp, #0
 8002a82:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002a84:	f107 0314 	add.w	r3, r7, #20
 8002a88:	2288      	movs	r2, #136	@ 0x88
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	4618      	mov	r0, r3
 8002a8e:	f00a fbf3 	bl	800d278 <memset>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8002a92:	2301      	movs	r3, #1
 8002a94:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8002a96:	2300      	movs	r3, #0
 8002a98:	64fb      	str	r3, [r7, #76]	@ 0x4c
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8002a9a:	f107 0314 	add.w	r3, r7, #20
 8002a9e:	4618      	mov	r0, r3
 8002aa0:	f003 fcb0 	bl	8006404 <HAL_RCCEx_PeriphCLKConfig>

    /* Enable Peripheral clock */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002aa4:	4b22      	ldr	r3, [pc, #136]	@ (8002b30 <USART1_MspInit+0xb4>)
 8002aa6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002aa8:	4a21      	ldr	r2, [pc, #132]	@ (8002b30 <USART1_MspInit+0xb4>)
 8002aaa:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002aae:	6613      	str	r3, [r2, #96]	@ 0x60
 8002ab0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b30 <USART1_MspInit+0xb4>)
 8002ab2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002ab4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002ab8:	613b      	str	r3, [r7, #16]
 8002aba:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002abc:	4b1c      	ldr	r3, [pc, #112]	@ (8002b30 <USART1_MspInit+0xb4>)
 8002abe:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ac0:	4a1b      	ldr	r2, [pc, #108]	@ (8002b30 <USART1_MspInit+0xb4>)
 8002ac2:	f043 0302 	orr.w	r3, r3, #2
 8002ac6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ac8:	4b19      	ldr	r3, [pc, #100]	@ (8002b30 <USART1_MspInit+0xb4>)
 8002aca:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002acc:	f003 0302 	and.w	r3, r3, #2
 8002ad0:	60fb      	str	r3, [r7, #12]
 8002ad2:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = BUS_USART1_TX_GPIO_PIN;
 8002ad4:	2340      	movs	r3, #64	@ 0x40
 8002ad6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ada:	2302      	movs	r3, #2
 8002adc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ae0:	2300      	movs	r3, #0
 8002ae2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ae6:	2303      	movs	r3, #3
 8002ae8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART1_TX_GPIO_AF;
 8002aec:	2307      	movs	r3, #7
 8002aee:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART1_TX_GPIO_PORT, &GPIO_InitStruct);
 8002af2:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002af6:	4619      	mov	r1, r3
 8002af8:	480e      	ldr	r0, [pc, #56]	@ (8002b34 <USART1_MspInit+0xb8>)
 8002afa:	f001 fc9f 	bl	800443c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_USART1_RX_GPIO_PIN;
 8002afe:	2380      	movs	r3, #128	@ 0x80
 8002b00:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b04:	2302      	movs	r3, #2
 8002b06:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b0a:	2300      	movs	r3, #0
 8002b0c:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002b10:	2303      	movs	r3, #3
 8002b12:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_USART1_RX_GPIO_AF;
 8002b16:	2307      	movs	r3, #7
 8002b18:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_USART1_RX_GPIO_PORT, &GPIO_InitStruct);
 8002b1c:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002b20:	4619      	mov	r1, r3
 8002b22:	4804      	ldr	r0, [pc, #16]	@ (8002b34 <USART1_MspInit+0xb8>)
 8002b24:	f001 fc8a 	bl	800443c <HAL_GPIO_Init>

  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
}
 8002b28:	bf00      	nop
 8002b2a:	37b0      	adds	r7, #176	@ 0xb0
 8002b2c:	46bd      	mov	sp, r7
 8002b2e:	bd80      	pop	{r7, pc}
 8002b30:	40021000 	.word	0x40021000
 8002b34:	48000400 	.word	0x48000400

08002b38 <BSP_SPI3_Init>:
/**
  * @brief  Initializes SPI HAL.
  * @retval BSP status
  */
int32_t BSP_SPI3_Init(void)
{
 8002b38:	b580      	push	{r7, lr}
 8002b3a:	b082      	sub	sp, #8
 8002b3c:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002b3e:	2300      	movs	r3, #0
 8002b40:	607b      	str	r3, [r7, #4]

  hspi3.Instance  = SPI3;
 8002b42:	4b12      	ldr	r3, [pc, #72]	@ (8002b8c <BSP_SPI3_Init+0x54>)
 8002b44:	4a12      	ldr	r2, [pc, #72]	@ (8002b90 <BSP_SPI3_Init+0x58>)
 8002b46:	601a      	str	r2, [r3, #0]

  if(SPI3InitCounter++ == 0)
 8002b48:	4b12      	ldr	r3, [pc, #72]	@ (8002b94 <BSP_SPI3_Init+0x5c>)
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	1c5a      	adds	r2, r3, #1
 8002b4e:	4911      	ldr	r1, [pc, #68]	@ (8002b94 <BSP_SPI3_Init+0x5c>)
 8002b50:	600a      	str	r2, [r1, #0]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d114      	bne.n	8002b80 <BSP_SPI3_Init+0x48>
  {
    if (HAL_SPI_GetState(&hspi3) == HAL_SPI_STATE_RESET)
 8002b56:	480d      	ldr	r0, [pc, #52]	@ (8002b8c <BSP_SPI3_Init+0x54>)
 8002b58:	f004 fce6 	bl	8007528 <HAL_SPI_GetState>
 8002b5c:	4603      	mov	r3, r0
 8002b5e:	2b00      	cmp	r3, #0
 8002b60:	d10e      	bne.n	8002b80 <BSP_SPI3_Init+0x48>
    {
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 0U)
        /* Init the SPI Msp */
        SPI3_MspInit(&hspi3);
 8002b62:	480a      	ldr	r0, [pc, #40]	@ (8002b8c <BSP_SPI3_Init+0x54>)
 8002b64:	f000 f94c 	bl	8002e00 <SPI3_MspInit>
            {
                return BSP_ERROR_MSP_FAILURE;
            }
        }
#endif
        if(ret == BSP_ERROR_NONE)
 8002b68:	687b      	ldr	r3, [r7, #4]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d108      	bne.n	8002b80 <BSP_SPI3_Init+0x48>
        {
            /* Init the SPI */
            if (MX_SPI3_Init(&hspi3) != HAL_OK)
 8002b6e:	4807      	ldr	r0, [pc, #28]	@ (8002b8c <BSP_SPI3_Init+0x54>)
 8002b70:	f000 f904 	bl	8002d7c <MX_SPI3_Init>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d002      	beq.n	8002b80 <BSP_SPI3_Init+0x48>
            {
                ret = BSP_ERROR_BUS_FAILURE;
 8002b7a:	f06f 0307 	mvn.w	r3, #7
 8002b7e:	607b      	str	r3, [r7, #4]
            }
        }
    }
  }

  return ret;
 8002b80:	687b      	ldr	r3, [r7, #4]
}
 8002b82:	4618      	mov	r0, r3
 8002b84:	3708      	adds	r7, #8
 8002b86:	46bd      	mov	sp, r7
 8002b88:	bd80      	pop	{r7, pc}
 8002b8a:	bf00      	nop
 8002b8c:	20001e78 	.word	0x20001e78
 8002b90:	40003c00 	.word	0x40003c00
 8002b94:	20001f30 	.word	0x20001f30

08002b98 <BSP_SPI3_SendRecv>:
  * @param  pData: Pointer to data buffer to send/receive
  * @param  Length: Length of data in byte
  * @retval BSP status
  */
int32_t BSP_SPI3_SendRecv(uint8_t *pTxData, uint8_t *pRxData, uint16_t Length)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b088      	sub	sp, #32
 8002b9c:	af02      	add	r7, sp, #8
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	4613      	mov	r3, r2
 8002ba4:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002ba6:	2300      	movs	r3, #0
 8002ba8:	617b      	str	r3, [r7, #20]

  if(HAL_SPI_TransmitReceive(&hspi3, pTxData, pRxData, Length, BUS_SPI3_POLL_TIMEOUT) != HAL_OK)
 8002baa:	88fb      	ldrh	r3, [r7, #6]
 8002bac:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002bb0:	9200      	str	r2, [sp, #0]
 8002bb2:	68ba      	ldr	r2, [r7, #8]
 8002bb4:	68f9      	ldr	r1, [r7, #12]
 8002bb6:	4807      	ldr	r0, [pc, #28]	@ (8002bd4 <BSP_SPI3_SendRecv+0x3c>)
 8002bb8:	f004 f98d 	bl	8006ed6 <HAL_SPI_TransmitReceive>
 8002bbc:	4603      	mov	r3, r0
 8002bbe:	2b00      	cmp	r3, #0
 8002bc0:	d002      	beq.n	8002bc8 <BSP_SPI3_SendRecv+0x30>
  {
      ret = BSP_ERROR_UNKNOWN_FAILURE;
 8002bc2:	f06f 0305 	mvn.w	r3, #5
 8002bc6:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8002bc8:	697b      	ldr	r3, [r7, #20]
}
 8002bca:	4618      	mov	r0, r3
 8002bcc:	3718      	adds	r7, #24
 8002bce:	46bd      	mov	sp, r7
 8002bd0:	bd80      	pop	{r7, pc}
 8002bd2:	bf00      	nop
 8002bd4:	20001e78 	.word	0x20001e78

08002bd8 <BSP_I2C2_Init>:
/**
  * @brief  Initialize I2C HAL
  * @retval BSP status
  */
int32_t BSP_I2C2_Init(void)
{
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b082      	sub	sp, #8
 8002bdc:	af00      	add	r7, sp, #0

  int32_t ret = BSP_ERROR_NONE;
 8002bde:	2300      	movs	r3, #0
 8002be0:	607b      	str	r3, [r7, #4]

  hi2c2.Instance  = I2C2;
 8002be2:	4b19      	ldr	r3, [pc, #100]	@ (8002c48 <BSP_I2C2_Init+0x70>)
 8002be4:	4a19      	ldr	r2, [pc, #100]	@ (8002c4c <BSP_I2C2_Init+0x74>)
 8002be6:	601a      	str	r2, [r3, #0]

  if(I2C2InitCounter++ == 0)
 8002be8:	4b19      	ldr	r3, [pc, #100]	@ (8002c50 <BSP_I2C2_Init+0x78>)
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	1c5a      	adds	r2, r3, #1
 8002bee:	4918      	ldr	r1, [pc, #96]	@ (8002c50 <BSP_I2C2_Init+0x78>)
 8002bf0:	600a      	str	r2, [r1, #0]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d122      	bne.n	8002c3c <BSP_I2C2_Init+0x64>
  {
    if (HAL_I2C_GetState(&hi2c2) == HAL_I2C_STATE_RESET)
 8002bf6:	4814      	ldr	r0, [pc, #80]	@ (8002c48 <BSP_I2C2_Init+0x70>)
 8002bf8:	f002 fa2c 	bl	8005054 <HAL_I2C_GetState>
 8002bfc:	4603      	mov	r3, r0
 8002bfe:	2b00      	cmp	r3, #0
 8002c00:	d11c      	bne.n	8002c3c <BSP_I2C2_Init+0x64>
    {
    #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* Init the I2C Msp */
      I2C2_MspInit(&hi2c2);
 8002c02:	4811      	ldr	r0, [pc, #68]	@ (8002c48 <BSP_I2C2_Init+0x70>)
 8002c04:	f000 f9a0 	bl	8002f48 <I2C2_MspInit>
        {
          return BSP_ERROR_MSP_FAILURE;
        }
      }
    #endif
      if(ret == BSP_ERROR_NONE)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d116      	bne.n	8002c3c <BSP_I2C2_Init+0x64>
      {
        /* Init the I2C */
        if(MX_I2C2_Init(&hi2c2) != HAL_OK)
 8002c0e:	480e      	ldr	r0, [pc, #56]	@ (8002c48 <BSP_I2C2_Init+0x70>)
 8002c10:	f000 f956 	bl	8002ec0 <MX_I2C2_Init>
 8002c14:	4603      	mov	r3, r0
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d003      	beq.n	8002c22 <BSP_I2C2_Init+0x4a>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8002c1a:	f06f 0307 	mvn.w	r3, #7
 8002c1e:	607b      	str	r3, [r7, #4]
 8002c20:	e00c      	b.n	8002c3c <BSP_I2C2_Init+0x64>
        }
        else if(HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002c22:	2100      	movs	r1, #0
 8002c24:	4808      	ldr	r0, [pc, #32]	@ (8002c48 <BSP_I2C2_Init+0x70>)
 8002c26:	f002 fcf1 	bl	800560c <HAL_I2CEx_ConfigAnalogFilter>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d003      	beq.n	8002c38 <BSP_I2C2_Init+0x60>
        {
          ret = BSP_ERROR_BUS_FAILURE;
 8002c30:	f06f 0307 	mvn.w	r3, #7
 8002c34:	607b      	str	r3, [r7, #4]
 8002c36:	e001      	b.n	8002c3c <BSP_I2C2_Init+0x64>
        }
        else
        {
          ret = BSP_ERROR_NONE;
 8002c38:	2300      	movs	r3, #0
 8002c3a:	607b      	str	r3, [r7, #4]
        }
      }
    }
  }
  return ret;
 8002c3c:	687b      	ldr	r3, [r7, #4]
}
 8002c3e:	4618      	mov	r0, r3
 8002c40:	3708      	adds	r7, #8
 8002c42:	46bd      	mov	sp, r7
 8002c44:	bd80      	pop	{r7, pc}
 8002c46:	bf00      	nop
 8002c48:	20001edc 	.word	0x20001edc
 8002c4c:	40005800 	.word	0x40005800
 8002c50:	20001f34 	.word	0x20001f34

08002c54 <BSP_I2C2_DeInit>:
/**
  * @brief  DeInitialize I2C HAL.
  * @retval BSP status
  */
int32_t BSP_I2C2_DeInit(void)
{
 8002c54:	b580      	push	{r7, lr}
 8002c56:	b082      	sub	sp, #8
 8002c58:	af00      	add	r7, sp, #0
  int32_t ret = BSP_ERROR_NONE;
 8002c5a:	2300      	movs	r3, #0
 8002c5c:	607b      	str	r3, [r7, #4]

  if (I2C2InitCounter > 0)
 8002c5e:	4b0f      	ldr	r3, [pc, #60]	@ (8002c9c <BSP_I2C2_DeInit+0x48>)
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	2b00      	cmp	r3, #0
 8002c64:	d014      	beq.n	8002c90 <BSP_I2C2_DeInit+0x3c>
  {
    if (--I2C2InitCounter == 0)
 8002c66:	4b0d      	ldr	r3, [pc, #52]	@ (8002c9c <BSP_I2C2_DeInit+0x48>)
 8002c68:	681b      	ldr	r3, [r3, #0]
 8002c6a:	3b01      	subs	r3, #1
 8002c6c:	4a0b      	ldr	r2, [pc, #44]	@ (8002c9c <BSP_I2C2_DeInit+0x48>)
 8002c6e:	6013      	str	r3, [r2, #0]
 8002c70:	4b0a      	ldr	r3, [pc, #40]	@ (8002c9c <BSP_I2C2_DeInit+0x48>)
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	2b00      	cmp	r3, #0
 8002c76:	d10b      	bne.n	8002c90 <BSP_I2C2_DeInit+0x3c>
    {
  #if (USE_HAL_I2C_REGISTER_CALLBACKS == 0U)
      /* DeInit the I2C */
      I2C2_MspDeInit(&hi2c2);
 8002c78:	4809      	ldr	r0, [pc, #36]	@ (8002ca0 <BSP_I2C2_DeInit+0x4c>)
 8002c7a:	f000 f9c5 	bl	8003008 <I2C2_MspDeInit>
  #endif
      /* DeInit the I2C */
      if (HAL_I2C_DeInit(&hi2c2) != HAL_OK)
 8002c7e:	4808      	ldr	r0, [pc, #32]	@ (8002ca0 <BSP_I2C2_DeInit+0x4c>)
 8002c80:	f001 ff77 	bl	8004b72 <HAL_I2C_DeInit>
 8002c84:	4603      	mov	r3, r0
 8002c86:	2b00      	cmp	r3, #0
 8002c88:	d002      	beq.n	8002c90 <BSP_I2C2_DeInit+0x3c>
      {
        ret = BSP_ERROR_BUS_FAILURE;
 8002c8a:	f06f 0307 	mvn.w	r3, #7
 8002c8e:	607b      	str	r3, [r7, #4]
      }
    }
  }
  return ret;
 8002c90:	687b      	ldr	r3, [r7, #4]
}
 8002c92:	4618      	mov	r0, r3
 8002c94:	3708      	adds	r7, #8
 8002c96:	46bd      	mov	sp, r7
 8002c98:	bd80      	pop	{r7, pc}
 8002c9a:	bf00      	nop
 8002c9c:	20001f34 	.word	0x20001f34
 8002ca0:	20001edc 	.word	0x20001edc

08002ca4 <BSP_I2C2_WriteReg>:
  * @param  Length Data Length
  * @retval BSP status
  */

int32_t BSP_I2C2_WriteReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002ca4:	b580      	push	{r7, lr}
 8002ca6:	b08a      	sub	sp, #40	@ 0x28
 8002ca8:	af04      	add	r7, sp, #16
 8002caa:	60ba      	str	r2, [r7, #8]
 8002cac:	461a      	mov	r2, r3
 8002cae:	4603      	mov	r3, r0
 8002cb0:	81fb      	strh	r3, [r7, #14]
 8002cb2:	460b      	mov	r3, r1
 8002cb4:	81bb      	strh	r3, [r7, #12]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002cba:	2300      	movs	r3, #0
 8002cbc:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Write(&hi2c2, DevAddr,Reg, I2C_MEMADD_SIZE_8BIT,pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8002cbe:	89ba      	ldrh	r2, [r7, #12]
 8002cc0:	89f9      	ldrh	r1, [r7, #14]
 8002cc2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002cc6:	9302      	str	r3, [sp, #8]
 8002cc8:	88fb      	ldrh	r3, [r7, #6]
 8002cca:	9301      	str	r3, [sp, #4]
 8002ccc:	68bb      	ldr	r3, [r7, #8]
 8002cce:	9300      	str	r3, [sp, #0]
 8002cd0:	2301      	movs	r3, #1
 8002cd2:	480c      	ldr	r0, [pc, #48]	@ (8002d04 <BSP_I2C2_WriteReg+0x60>)
 8002cd4:	f001 ff90 	bl	8004bf8 <HAL_I2C_Mem_Write>
 8002cd8:	4603      	mov	r3, r0
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d00c      	beq.n	8002cf8 <BSP_I2C2_WriteReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8002cde:	4809      	ldr	r0, [pc, #36]	@ (8002d04 <BSP_I2C2_WriteReg+0x60>)
 8002ce0:	f002 f9c6 	bl	8005070 <HAL_I2C_GetError>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	d103      	bne.n	8002cf2 <BSP_I2C2_WriteReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002cea:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8002cee:	617b      	str	r3, [r7, #20]
 8002cf0:	e002      	b.n	8002cf8 <BSP_I2C2_WriteReg+0x54>
    }
    else
    {
      ret =  BSP_ERROR_PERIPH_FAILURE;
 8002cf2:	f06f 0303 	mvn.w	r3, #3
 8002cf6:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002cf8:	697b      	ldr	r3, [r7, #20]
}
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	3718      	adds	r7, #24
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}
 8002d02:	bf00      	nop
 8002d04:	20001edc 	.word	0x20001edc

08002d08 <BSP_I2C2_ReadReg>:
  * @param  pData  Pointer to data buffer to read
  * @param  Length Data Length
  * @retval BSP status
  */
int32_t  BSP_I2C2_ReadReg(uint16_t DevAddr, uint16_t Reg, uint8_t *pData, uint16_t Length)
{
 8002d08:	b580      	push	{r7, lr}
 8002d0a:	b08a      	sub	sp, #40	@ 0x28
 8002d0c:	af04      	add	r7, sp, #16
 8002d0e:	60ba      	str	r2, [r7, #8]
 8002d10:	461a      	mov	r2, r3
 8002d12:	4603      	mov	r3, r0
 8002d14:	81fb      	strh	r3, [r7, #14]
 8002d16:	460b      	mov	r3, r1
 8002d18:	81bb      	strh	r3, [r7, #12]
 8002d1a:	4613      	mov	r3, r2
 8002d1c:	80fb      	strh	r3, [r7, #6]
  int32_t ret = BSP_ERROR_NONE;
 8002d1e:	2300      	movs	r3, #0
 8002d20:	617b      	str	r3, [r7, #20]

  if (HAL_I2C_Mem_Read(&hi2c2, DevAddr, Reg, I2C_MEMADD_SIZE_8BIT, pData, Length, BUS_I2C2_POLL_TIMEOUT) != HAL_OK)
 8002d22:	89ba      	ldrh	r2, [r7, #12]
 8002d24:	89f9      	ldrh	r1, [r7, #14]
 8002d26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d2a:	9302      	str	r3, [sp, #8]
 8002d2c:	88fb      	ldrh	r3, [r7, #6]
 8002d2e:	9301      	str	r3, [sp, #4]
 8002d30:	68bb      	ldr	r3, [r7, #8]
 8002d32:	9300      	str	r3, [sp, #0]
 8002d34:	2301      	movs	r3, #1
 8002d36:	480c      	ldr	r0, [pc, #48]	@ (8002d68 <BSP_I2C2_ReadReg+0x60>)
 8002d38:	f002 f872 	bl	8004e20 <HAL_I2C_Mem_Read>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	2b00      	cmp	r3, #0
 8002d40:	d00c      	beq.n	8002d5c <BSP_I2C2_ReadReg+0x54>
  {
    if (HAL_I2C_GetError(&hi2c2) == HAL_I2C_ERROR_AF)
 8002d42:	4809      	ldr	r0, [pc, #36]	@ (8002d68 <BSP_I2C2_ReadReg+0x60>)
 8002d44:	f002 f994 	bl	8005070 <HAL_I2C_GetError>
 8002d48:	4603      	mov	r3, r0
 8002d4a:	2b04      	cmp	r3, #4
 8002d4c:	d103      	bne.n	8002d56 <BSP_I2C2_ReadReg+0x4e>
    {
      ret = BSP_ERROR_BUS_ACKNOWLEDGE_FAILURE;
 8002d4e:	f06f 0365 	mvn.w	r3, #101	@ 0x65
 8002d52:	617b      	str	r3, [r7, #20]
 8002d54:	e002      	b.n	8002d5c <BSP_I2C2_ReadReg+0x54>
    }
    else
    {
      ret = BSP_ERROR_PERIPH_FAILURE;
 8002d56:	f06f 0303 	mvn.w	r3, #3
 8002d5a:	617b      	str	r3, [r7, #20]
    }
  }
  return ret;
 8002d5c:	697b      	ldr	r3, [r7, #20]
}
 8002d5e:	4618      	mov	r0, r3
 8002d60:	3718      	adds	r7, #24
 8002d62:	46bd      	mov	sp, r7
 8002d64:	bd80      	pop	{r7, pc}
 8002d66:	bf00      	nop
 8002d68:	20001edc 	.word	0x20001edc

08002d6c <BSP_GetTick>:

/**
  * @brief  Return system tick in ms
  * @retval Current HAL time base time stamp
  */
int32_t BSP_GetTick(void) {
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8002d70:	f001 f984 	bl	800407c <HAL_GetTick>
 8002d74:	4603      	mov	r3, r0
}
 8002d76:	4618      	mov	r0, r3
 8002d78:	bd80      	pop	{r7, pc}
	...

08002d7c <MX_SPI3_Init>:

/* SPI3 init function */

__weak HAL_StatusTypeDef MX_SPI3_Init(SPI_HandleTypeDef* hspi)
{
 8002d7c:	b580      	push	{r7, lr}
 8002d7e:	b084      	sub	sp, #16
 8002d80:	af00      	add	r7, sp, #0
 8002d82:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002d84:	2300      	movs	r3, #0
 8002d86:	73fb      	strb	r3, [r7, #15]

  hspi->Instance = SPI3;
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	4a1c      	ldr	r2, [pc, #112]	@ (8002dfc <MX_SPI3_Init+0x80>)
 8002d8c:	601a      	str	r2, [r3, #0]
  hspi->Init.Mode = SPI_MODE_MASTER;
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d94:	605a      	str	r2, [r3, #4]
  hspi->Init.Direction = SPI_DIRECTION_2LINES;
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	2200      	movs	r2, #0
 8002d9a:	609a      	str	r2, [r3, #8]
  hspi->Init.DataSize = SPI_DATASIZE_8BIT;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8002da2:	60da      	str	r2, [r3, #12]
  hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	2200      	movs	r2, #0
 8002da8:	611a      	str	r2, [r3, #16]
  hspi->Init.CLKPhase = SPI_PHASE_1EDGE;
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	2200      	movs	r2, #0
 8002dae:	615a      	str	r2, [r3, #20]
  hspi->Init.NSS = SPI_NSS_SOFT;
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002db6:	619a      	str	r2, [r3, #24]
  hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	2218      	movs	r2, #24
 8002dbc:	61da      	str	r2, [r3, #28]
  hspi->Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	2200      	movs	r2, #0
 8002dc2:	621a      	str	r2, [r3, #32]
  hspi->Init.TIMode = SPI_TIMODE_DISABLE;
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	2200      	movs	r2, #0
 8002dc8:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2200      	movs	r2, #0
 8002dce:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi->Init.CRCPolynomial = 7;
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	2207      	movs	r2, #7
 8002dd4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi->Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	2200      	movs	r2, #0
 8002dda:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	2208      	movs	r2, #8
 8002de0:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(hspi) != HAL_OK)
 8002de2:	6878      	ldr	r0, [r7, #4]
 8002de4:	f003 ffca 	bl	8006d7c <HAL_SPI_Init>
 8002de8:	4603      	mov	r3, r0
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d001      	beq.n	8002df2 <MX_SPI3_Init+0x76>
  {
    ret = HAL_ERROR;
 8002dee:	2301      	movs	r3, #1
 8002df0:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002df2:	7bfb      	ldrb	r3, [r7, #15]
}
 8002df4:	4618      	mov	r0, r3
 8002df6:	3710      	adds	r7, #16
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}
 8002dfc:	40003c00 	.word	0x40003c00

08002e00 <SPI3_MspInit>:

static void SPI3_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002e00:	b580      	push	{r7, lr}
 8002e02:	b08a      	sub	sp, #40	@ 0x28
 8002e04:	af00      	add	r7, sp, #0
 8002e06:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Enable Peripheral clock */
    __HAL_RCC_SPI3_CLK_ENABLE();
 8002e08:	4b2b      	ldr	r3, [pc, #172]	@ (8002eb8 <SPI3_MspInit+0xb8>)
 8002e0a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e0c:	4a2a      	ldr	r2, [pc, #168]	@ (8002eb8 <SPI3_MspInit+0xb8>)
 8002e0e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e12:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e14:	4b28      	ldr	r3, [pc, #160]	@ (8002eb8 <SPI3_MspInit+0xb8>)
 8002e16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e18:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002e1c:	613b      	str	r3, [r7, #16]
 8002e1e:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e20:	4b25      	ldr	r3, [pc, #148]	@ (8002eb8 <SPI3_MspInit+0xb8>)
 8002e22:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e24:	4a24      	ldr	r2, [pc, #144]	@ (8002eb8 <SPI3_MspInit+0xb8>)
 8002e26:	f043 0304 	orr.w	r3, r3, #4
 8002e2a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e2c:	4b22      	ldr	r3, [pc, #136]	@ (8002eb8 <SPI3_MspInit+0xb8>)
 8002e2e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e30:	f003 0304 	and.w	r3, r3, #4
 8002e34:	60fb      	str	r3, [r7, #12]
 8002e36:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = BUS_SPI3_SCK_GPIO_PIN;
 8002e38:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002e3c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e3e:	2302      	movs	r3, #2
 8002e40:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e42:	2300      	movs	r3, #0
 8002e44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e46:	2303      	movs	r3, #3
 8002e48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_SCK_GPIO_AF;
 8002e4a:	2306      	movs	r3, #6
 8002e4c:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_SCK_GPIO_PORT, &GPIO_InitStruct);
 8002e4e:	f107 0314 	add.w	r3, r7, #20
 8002e52:	4619      	mov	r1, r3
 8002e54:	4819      	ldr	r0, [pc, #100]	@ (8002ebc <SPI3_MspInit+0xbc>)
 8002e56:	f001 faf1 	bl	800443c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MISO_GPIO_PIN;
 8002e5a:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002e5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e60:	2302      	movs	r3, #2
 8002e62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e64:	2300      	movs	r3, #0
 8002e66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MISO_GPIO_AF;
 8002e6c:	2306      	movs	r3, #6
 8002e6e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MISO_GPIO_PORT, &GPIO_InitStruct);
 8002e70:	f107 0314 	add.w	r3, r7, #20
 8002e74:	4619      	mov	r1, r3
 8002e76:	4811      	ldr	r0, [pc, #68]	@ (8002ebc <SPI3_MspInit+0xbc>)
 8002e78:	f001 fae0 	bl	800443c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_SPI3_MOSI_GPIO_PIN;
 8002e7c:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002e80:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e82:	2302      	movs	r3, #2
 8002e84:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e86:	2300      	movs	r3, #0
 8002e88:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e8a:	2303      	movs	r3, #3
 8002e8c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = BUS_SPI3_MOSI_GPIO_AF;
 8002e8e:	2306      	movs	r3, #6
 8002e90:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(BUS_SPI3_MOSI_GPIO_PORT, &GPIO_InitStruct);
 8002e92:	f107 0314 	add.w	r3, r7, #20
 8002e96:	4619      	mov	r1, r3
 8002e98:	4808      	ldr	r0, [pc, #32]	@ (8002ebc <SPI3_MspInit+0xbc>)
 8002e9a:	f001 facf 	bl	800443c <HAL_GPIO_Init>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(SPI3_IRQn, 0, 0);
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	2100      	movs	r1, #0
 8002ea2:	2033      	movs	r0, #51	@ 0x33
 8002ea4:	f001 f9f5 	bl	8004292 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI3_IRQn);
 8002ea8:	2033      	movs	r0, #51	@ 0x33
 8002eaa:	f001 fa0e 	bl	80042ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
}
 8002eae:	bf00      	nop
 8002eb0:	3728      	adds	r7, #40	@ 0x28
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	40021000 	.word	0x40021000
 8002ebc:	48000800 	.word	0x48000800

08002ec0 <MX_I2C2_Init>:
}

/* I2C2 init function */

__weak HAL_StatusTypeDef MX_I2C2_Init(I2C_HandleTypeDef* hi2c)
{
 8002ec0:	b580      	push	{r7, lr}
 8002ec2:	b084      	sub	sp, #16
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef ret = HAL_OK;
 8002ec8:	2300      	movs	r3, #0
 8002eca:	73fb      	strb	r3, [r7, #15]

  hi2c->Instance = I2C2;
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	4a1c      	ldr	r2, [pc, #112]	@ (8002f40 <MX_I2C2_Init+0x80>)
 8002ed0:	601a      	str	r2, [r3, #0]
  hi2c->Init.Timing = 0x00F12981;
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	4a1b      	ldr	r2, [pc, #108]	@ (8002f44 <MX_I2C2_Init+0x84>)
 8002ed6:	605a      	str	r2, [r3, #4]
  hi2c->Init.OwnAddress1 = 0;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	2200      	movs	r2, #0
 8002edc:	609a      	str	r2, [r3, #8]
  hi2c->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	2201      	movs	r2, #1
 8002ee2:	60da      	str	r2, [r3, #12]
  hi2c->Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	611a      	str	r2, [r3, #16]
  hi2c->Init.OwnAddress2 = 0;
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	2200      	movs	r2, #0
 8002eee:	615a      	str	r2, [r3, #20]
  hi2c->Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	2200      	movs	r2, #0
 8002ef4:	619a      	str	r2, [r3, #24]
  hi2c->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	2200      	movs	r2, #0
 8002efa:	61da      	str	r2, [r3, #28]
  hi2c->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	2200      	movs	r2, #0
 8002f00:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(hi2c) != HAL_OK)
 8002f02:	6878      	ldr	r0, [r7, #4]
 8002f04:	f001 fd9a 	bl	8004a3c <HAL_I2C_Init>
 8002f08:	4603      	mov	r3, r0
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	d001      	beq.n	8002f12 <MX_I2C2_Init+0x52>
  {
    ret = HAL_ERROR;
 8002f0e:	2301      	movs	r3, #1
 8002f10:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigAnalogFilter(hi2c, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8002f12:	2100      	movs	r1, #0
 8002f14:	6878      	ldr	r0, [r7, #4]
 8002f16:	f002 fb79 	bl	800560c <HAL_I2CEx_ConfigAnalogFilter>
 8002f1a:	4603      	mov	r3, r0
 8002f1c:	2b00      	cmp	r3, #0
 8002f1e:	d001      	beq.n	8002f24 <MX_I2C2_Init+0x64>
  {
    ret = HAL_ERROR;
 8002f20:	2301      	movs	r3, #1
 8002f22:	73fb      	strb	r3, [r7, #15]
  }

  if (HAL_I2CEx_ConfigDigitalFilter(hi2c, 0) != HAL_OK)
 8002f24:	2100      	movs	r1, #0
 8002f26:	6878      	ldr	r0, [r7, #4]
 8002f28:	f002 fbbb 	bl	80056a2 <HAL_I2CEx_ConfigDigitalFilter>
 8002f2c:	4603      	mov	r3, r0
 8002f2e:	2b00      	cmp	r3, #0
 8002f30:	d001      	beq.n	8002f36 <MX_I2C2_Init+0x76>
  {
    ret = HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8002f36:	7bfb      	ldrb	r3, [r7, #15]
}
 8002f38:	4618      	mov	r0, r3
 8002f3a:	3710      	adds	r7, #16
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	bd80      	pop	{r7, pc}
 8002f40:	40005800 	.word	0x40005800
 8002f44:	00f12981 	.word	0x00f12981

08002f48 <I2C2_MspInit>:

static void I2C2_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002f48:	b580      	push	{r7, lr}
 8002f4a:	b0ac      	sub	sp, #176	@ 0xb0
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002f50:	f107 0314 	add.w	r3, r7, #20
 8002f54:	2288      	movs	r2, #136	@ 0x88
 8002f56:	2100      	movs	r1, #0
 8002f58:	4618      	mov	r0, r3
 8002f5a:	f00a f98d 	bl	800d278 <memset>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8002f5e:	2380      	movs	r3, #128	@ 0x80
 8002f60:	617b      	str	r3, [r7, #20]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8002f62:	2300      	movs	r3, #0
 8002f64:	66bb      	str	r3, [r7, #104]	@ 0x68
    HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit);
 8002f66:	f107 0314 	add.w	r3, r7, #20
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f003 fa4a 	bl	8006404 <HAL_RCCEx_PeriphCLKConfig>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002f70:	4b23      	ldr	r3, [pc, #140]	@ (8003000 <I2C2_MspInit+0xb8>)
 8002f72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f74:	4a22      	ldr	r2, [pc, #136]	@ (8003000 <I2C2_MspInit+0xb8>)
 8002f76:	f043 0302 	orr.w	r3, r3, #2
 8002f7a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002f7c:	4b20      	ldr	r3, [pc, #128]	@ (8003000 <I2C2_MspInit+0xb8>)
 8002f7e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002f80:	f003 0302 	and.w	r3, r3, #2
 8002f84:	613b      	str	r3, [r7, #16]
 8002f86:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = BUS_I2C2_SCL_GPIO_PIN;
 8002f88:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8002f8c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002f90:	2312      	movs	r3, #18
 8002f92:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f96:	2300      	movs	r3, #0
 8002f98:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_I2C2_SCL_GPIO_AF;
 8002fa2:	2304      	movs	r3, #4
 8002fa4:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_I2C2_SCL_GPIO_PORT, &GPIO_InitStruct);
 8002fa8:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002fac:	4619      	mov	r1, r3
 8002fae:	4815      	ldr	r0, [pc, #84]	@ (8003004 <I2C2_MspInit+0xbc>)
 8002fb0:	f001 fa44 	bl	800443c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = BUS_I2C2_SDA_GPIO_PIN;
 8002fb4:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002fb8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002fbc:	2312      	movs	r3, #18
 8002fbe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fc2:	2300      	movs	r3, #0
 8002fc4:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002fc8:	2303      	movs	r3, #3
 8002fca:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Alternate = BUS_I2C2_SDA_GPIO_AF;
 8002fce:	2304      	movs	r3, #4
 8002fd0:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(BUS_I2C2_SDA_GPIO_PORT, &GPIO_InitStruct);
 8002fd4:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8002fd8:	4619      	mov	r1, r3
 8002fda:	480a      	ldr	r0, [pc, #40]	@ (8003004 <I2C2_MspInit+0xbc>)
 8002fdc:	f001 fa2e 	bl	800443c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8002fe0:	4b07      	ldr	r3, [pc, #28]	@ (8003000 <I2C2_MspInit+0xb8>)
 8002fe2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002fe4:	4a06      	ldr	r2, [pc, #24]	@ (8003000 <I2C2_MspInit+0xb8>)
 8002fe6:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002fea:	6593      	str	r3, [r2, #88]	@ 0x58
 8002fec:	4b04      	ldr	r3, [pc, #16]	@ (8003000 <I2C2_MspInit+0xb8>)
 8002fee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ff0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002ff4:	60fb      	str	r3, [r7, #12]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
}
 8002ff8:	bf00      	nop
 8002ffa:	37b0      	adds	r7, #176	@ 0xb0
 8002ffc:	46bd      	mov	sp, r7
 8002ffe:	bd80      	pop	{r7, pc}
 8003000:	40021000 	.word	0x40021000
 8003004:	48000400 	.word	0x48000400

08003008 <I2C2_MspDeInit>:

static void I2C2_MspDeInit(I2C_HandleTypeDef* i2cHandle)
{
 8003008:	b580      	push	{r7, lr}
 800300a:	b082      	sub	sp, #8
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 8003010:	4b09      	ldr	r3, [pc, #36]	@ (8003038 <I2C2_MspDeInit+0x30>)
 8003012:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003014:	4a08      	ldr	r2, [pc, #32]	@ (8003038 <I2C2_MspDeInit+0x30>)
 8003016:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800301a:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(BUS_I2C2_SCL_GPIO_PORT, BUS_I2C2_SCL_GPIO_PIN);
 800301c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003020:	4806      	ldr	r0, [pc, #24]	@ (800303c <I2C2_MspDeInit+0x34>)
 8003022:	f001 fbb5 	bl	8004790 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(BUS_I2C2_SDA_GPIO_PORT, BUS_I2C2_SDA_GPIO_PIN);
 8003026:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800302a:	4804      	ldr	r0, [pc, #16]	@ (800303c <I2C2_MspDeInit+0x34>)
 800302c:	f001 fbb0 	bl	8004790 <HAL_GPIO_DeInit>

  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
}
 8003030:	bf00      	nop
 8003032:	3708      	adds	r7, #8
 8003034:	46bd      	mov	sp, r7
 8003036:	bd80      	pop	{r7, pc}
 8003038:	40021000 	.word	0x40021000
 800303c:	48000400 	.word	0x48000400

08003040 <LSM6DSL_RegisterBusIO>:
  * @brief  Register Component Bus IO operations
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_RegisterBusIO(LSM6DSL_Object_t *pObj, LSM6DSL_IO_t *pIO)
{
 8003040:	b580      	push	{r7, lr}
 8003042:	b084      	sub	sp, #16
 8003044:	af00      	add	r7, sp, #0
 8003046:	6078      	str	r0, [r7, #4]
 8003048:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 800304a:	2300      	movs	r3, #0
 800304c:	60fb      	str	r3, [r7, #12]

  if (pObj == NULL)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d103      	bne.n	800305c <LSM6DSL_RegisterBusIO+0x1c>
  {
    ret = LSM6DSL_ERROR;
 8003054:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003058:	60fb      	str	r3, [r7, #12]
 800305a:	e051      	b.n	8003100 <LSM6DSL_RegisterBusIO+0xc0>
  }
  else
  {
    pObj->IO.Init      = pIO->Init;
 800305c:	683b      	ldr	r3, [r7, #0]
 800305e:	681a      	ldr	r2, [r3, #0]
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	601a      	str	r2, [r3, #0]
    pObj->IO.DeInit    = pIO->DeInit;
 8003064:	683b      	ldr	r3, [r7, #0]
 8003066:	685a      	ldr	r2, [r3, #4]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	605a      	str	r2, [r3, #4]
    pObj->IO.BusType   = pIO->BusType;
 800306c:	683b      	ldr	r3, [r7, #0]
 800306e:	689a      	ldr	r2, [r3, #8]
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	609a      	str	r2, [r3, #8]
    pObj->IO.Address   = pIO->Address;
 8003074:	683b      	ldr	r3, [r7, #0]
 8003076:	7b1a      	ldrb	r2, [r3, #12]
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	731a      	strb	r2, [r3, #12]
    pObj->IO.WriteReg  = pIO->WriteReg;
 800307c:	683b      	ldr	r3, [r7, #0]
 800307e:	691a      	ldr	r2, [r3, #16]
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	611a      	str	r2, [r3, #16]
    pObj->IO.ReadReg   = pIO->ReadReg;
 8003084:	683b      	ldr	r3, [r7, #0]
 8003086:	695a      	ldr	r2, [r3, #20]
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	615a      	str	r2, [r3, #20]
    pObj->IO.GetTick   = pIO->GetTick;
 800308c:	683b      	ldr	r3, [r7, #0]
 800308e:	699a      	ldr	r2, [r3, #24]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	619a      	str	r2, [r3, #24]

    pObj->Ctx.read_reg  = ReadRegWrap;
 8003094:	687b      	ldr	r3, [r7, #4]
 8003096:	4a1d      	ldr	r2, [pc, #116]	@ (800310c <LSM6DSL_RegisterBusIO+0xcc>)
 8003098:	625a      	str	r2, [r3, #36]	@ 0x24
    pObj->Ctx.write_reg = WriteRegWrap;
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	4a1c      	ldr	r2, [pc, #112]	@ (8003110 <LSM6DSL_RegisterBusIO+0xd0>)
 800309e:	621a      	str	r2, [r3, #32]
    pObj->Ctx.mdelay    = pIO->Delay;
 80030a0:	683b      	ldr	r3, [r7, #0]
 80030a2:	69da      	ldr	r2, [r3, #28]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	629a      	str	r2, [r3, #40]	@ 0x28
    pObj->Ctx.handle   = pObj;
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	687a      	ldr	r2, [r7, #4]
 80030ac:	62da      	str	r2, [r3, #44]	@ 0x2c

    if (pObj->IO.Init == NULL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d103      	bne.n	80030be <LSM6DSL_RegisterBusIO+0x7e>
    {
      ret = LSM6DSL_ERROR;
 80030b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80030ba:	60fb      	str	r3, [r7, #12]
 80030bc:	e020      	b.n	8003100 <LSM6DSL_RegisterBusIO+0xc0>
    }
    else if (pObj->IO.Init() != LSM6DSL_OK)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	4798      	blx	r3
 80030c4:	4603      	mov	r3, r0
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d003      	beq.n	80030d2 <LSM6DSL_RegisterBusIO+0x92>
    {
      ret = LSM6DSL_ERROR;
 80030ca:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80030ce:	60fb      	str	r3, [r7, #12]
 80030d0:	e016      	b.n	8003100 <LSM6DSL_RegisterBusIO+0xc0>
    }
    else
    {
      if (pObj->IO.BusType == LSM6DSL_SPI_3WIRES_BUS) /* SPI 3-Wires */
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	689b      	ldr	r3, [r3, #8]
 80030d6:	2b02      	cmp	r3, #2
 80030d8:	d112      	bne.n	8003100 <LSM6DSL_RegisterBusIO+0xc0>
      {
        /* Enable the SPI 3-Wires support only the first time */
        if (pObj->is_initialized == 0U)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d10d      	bne.n	8003100 <LSM6DSL_RegisterBusIO+0xc0>
        {
          /* Enable SPI 3-Wires on the component */
          uint8_t data = 0x0C;
 80030e4:	230c      	movs	r3, #12
 80030e6:	72fb      	strb	r3, [r7, #11]

          if (LSM6DSL_Write_Reg(pObj, LSM6DSL_CTRL3_C, data) != LSM6DSL_OK)
 80030e8:	7afb      	ldrb	r3, [r7, #11]
 80030ea:	461a      	mov	r2, r3
 80030ec:	2112      	movs	r1, #18
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	f000 f9b9 	bl	8003466 <LSM6DSL_Write_Reg>
 80030f4:	4603      	mov	r3, r0
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d002      	beq.n	8003100 <LSM6DSL_RegisterBusIO+0xc0>
          {
            ret = LSM6DSL_ERROR;
 80030fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80030fe:	60fb      	str	r3, [r7, #12]
        }
      }
    }
  }

  return ret;
 8003100:	68fb      	ldr	r3, [r7, #12]
}
 8003102:	4618      	mov	r0, r3
 8003104:	3710      	adds	r7, #16
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	08003721 	.word	0x08003721
 8003110:	08003757 	.word	0x08003757

08003114 <LSM6DSL_Init>:
  * @brief  Initialize the LSM6DSL sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_Init(LSM6DSL_Object_t *pObj)
{
 8003114:	b580      	push	{r7, lr}
 8003116:	b082      	sub	sp, #8
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  /* Enable register address automatically incremented during a multiple byte
  access with a serial interface. */
  if (lsm6dsl_auto_increment_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	3320      	adds	r3, #32
 8003120:	2101      	movs	r1, #1
 8003122:	4618      	mov	r0, r3
 8003124:	f000 fcbd 	bl	8003aa2 <lsm6dsl_auto_increment_set>
 8003128:	4603      	mov	r3, r0
 800312a:	2b00      	cmp	r3, #0
 800312c:	d002      	beq.n	8003134 <LSM6DSL_Init+0x20>
  {
    return LSM6DSL_ERROR;
 800312e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003132:	e054      	b.n	80031de <LSM6DSL_Init+0xca>
  }

  /* Enable BDU */
  if (lsm6dsl_block_data_update_set(&(pObj->Ctx), PROPERTY_ENABLE) != LSM6DSL_OK)
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	3320      	adds	r3, #32
 8003138:	2101      	movs	r1, #1
 800313a:	4618      	mov	r0, r3
 800313c:	f000 fc32 	bl	80039a4 <lsm6dsl_block_data_update_set>
 8003140:	4603      	mov	r3, r0
 8003142:	2b00      	cmp	r3, #0
 8003144:	d002      	beq.n	800314c <LSM6DSL_Init+0x38>
  {
    return LSM6DSL_ERROR;
 8003146:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800314a:	e048      	b.n	80031de <LSM6DSL_Init+0xca>
  }

  /* FIFO mode selection */
  if (lsm6dsl_fifo_mode_set(&(pObj->Ctx), LSM6DSL_BYPASS_MODE) != LSM6DSL_OK)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	3320      	adds	r3, #32
 8003150:	2100      	movs	r1, #0
 8003152:	4618      	mov	r0, r3
 8003154:	f000 ff04 	bl	8003f60 <lsm6dsl_fifo_mode_set>
 8003158:	4603      	mov	r3, r0
 800315a:	2b00      	cmp	r3, #0
 800315c:	d002      	beq.n	8003164 <LSM6DSL_Init+0x50>
  {
    return LSM6DSL_ERROR;
 800315e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003162:	e03c      	b.n	80031de <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->acc_odr = LSM6DSL_XL_ODR_104Hz;
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	2204      	movs	r2, #4
 8003168:	f883 2033 	strb.w	r2, [r3, #51]	@ 0x33

  /* Output data rate selection - power down. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), LSM6DSL_XL_ODR_OFF) != LSM6DSL_OK)
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	3320      	adds	r3, #32
 8003170:	2100      	movs	r1, #0
 8003172:	4618      	mov	r0, r3
 8003174:	f000 fba4 	bl	80038c0 <lsm6dsl_xl_data_rate_set>
 8003178:	4603      	mov	r3, r0
 800317a:	2b00      	cmp	r3, #0
 800317c:	d002      	beq.n	8003184 <LSM6DSL_Init+0x70>
  {
    return LSM6DSL_ERROR;
 800317e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003182:	e02c      	b.n	80031de <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), LSM6DSL_2g) != LSM6DSL_OK)
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	3320      	adds	r3, #32
 8003188:	2100      	movs	r1, #0
 800318a:	4618      	mov	r0, r3
 800318c:	f000 fb3a 	bl	8003804 <lsm6dsl_xl_full_scale_set>
 8003190:	4603      	mov	r3, r0
 8003192:	2b00      	cmp	r3, #0
 8003194:	d002      	beq.n	800319c <LSM6DSL_Init+0x88>
  {
    return LSM6DSL_ERROR;
 8003196:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800319a:	e020      	b.n	80031de <LSM6DSL_Init+0xca>
  }

  /* Select default output data rate. */
  pObj->gyro_odr = LSM6DSL_GY_ODR_104Hz;
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	2204      	movs	r2, #4
 80031a0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Output data rate selection - power down. */
  if (lsm6dsl_gy_data_rate_set(&(pObj->Ctx), LSM6DSL_GY_ODR_OFF) != LSM6DSL_OK)
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	3320      	adds	r3, #32
 80031a8:	2100      	movs	r1, #0
 80031aa:	4618      	mov	r0, r3
 80031ac:	f000 fbd4 	bl	8003958 <lsm6dsl_gy_data_rate_set>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d002      	beq.n	80031bc <LSM6DSL_Init+0xa8>
  {
    return LSM6DSL_ERROR;
 80031b6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031ba:	e010      	b.n	80031de <LSM6DSL_Init+0xca>
  }

  /* Full scale selection. */
  if (lsm6dsl_gy_full_scale_set(&(pObj->Ctx), LSM6DSL_2000dps) != LSM6DSL_OK)
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	3320      	adds	r3, #32
 80031c0:	2106      	movs	r1, #6
 80031c2:	4618      	mov	r0, r3
 80031c4:	f000 fba2 	bl	800390c <lsm6dsl_gy_full_scale_set>
 80031c8:	4603      	mov	r3, r0
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d002      	beq.n	80031d4 <LSM6DSL_Init+0xc0>
  {
    return LSM6DSL_ERROR;
 80031ce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80031d2:	e004      	b.n	80031de <LSM6DSL_Init+0xca>
  }

  pObj->is_initialized = 1;
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	2201      	movs	r2, #1
 80031d8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30

  return LSM6DSL_OK;
 80031dc:	2300      	movs	r3, #0
}
 80031de:	4618      	mov	r0, r3
 80031e0:	3708      	adds	r7, #8
 80031e2:	46bd      	mov	sp, r7
 80031e4:	bd80      	pop	{r7, pc}

080031e6 <LSM6DSL_ReadID>:
  * @param  pObj the device pObj
  * @param  Id the WHO_AM_I value
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ReadID(LSM6DSL_Object_t *pObj, uint8_t *Id)
{
 80031e6:	b580      	push	{r7, lr}
 80031e8:	b082      	sub	sp, #8
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	6078      	str	r0, [r7, #4]
 80031ee:	6039      	str	r1, [r7, #0]
  if (lsm6dsl_device_id_get(&(pObj->Ctx), Id) != LSM6DSL_OK)
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	3320      	adds	r3, #32
 80031f4:	6839      	ldr	r1, [r7, #0]
 80031f6:	4618      	mov	r0, r3
 80031f8:	f000 fc42 	bl	8003a80 <lsm6dsl_device_id_get>
 80031fc:	4603      	mov	r3, r0
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d002      	beq.n	8003208 <LSM6DSL_ReadID+0x22>
  {
    return LSM6DSL_ERROR;
 8003202:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003206:	e000      	b.n	800320a <LSM6DSL_ReadID+0x24>
  }

  return LSM6DSL_OK;
 8003208:	2300      	movs	r3, #0
}
 800320a:	4618      	mov	r0, r3
 800320c:	3708      	adds	r7, #8
 800320e:	46bd      	mov	sp, r7
 8003210:	bd80      	pop	{r7, pc}

08003212 <LSM6DSL_ACC_Enable>:
  * @brief  Enable the LSM6DSL accelerometer sensor
  * @param  pObj the device pObj
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_Enable(LSM6DSL_Object_t *pObj)
{
 8003212:	b580      	push	{r7, lr}
 8003214:	b082      	sub	sp, #8
 8003216:	af00      	add	r7, sp, #0
 8003218:	6078      	str	r0, [r7, #4]
  /* Check if the component is already enabled */
  if (pObj->acc_is_enabled == 1U)
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 8003220:	2b01      	cmp	r3, #1
 8003222:	d101      	bne.n	8003228 <LSM6DSL_ACC_Enable+0x16>
  {
    return LSM6DSL_OK;
 8003224:	2300      	movs	r3, #0
 8003226:	e014      	b.n	8003252 <LSM6DSL_ACC_Enable+0x40>
  }

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), pObj->acc_odr) != LSM6DSL_OK)
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	f103 0220 	add.w	r2, r3, #32
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 3033 	ldrb.w	r3, [r3, #51]	@ 0x33
 8003234:	4619      	mov	r1, r3
 8003236:	4610      	mov	r0, r2
 8003238:	f000 fb42 	bl	80038c0 <lsm6dsl_xl_data_rate_set>
 800323c:	4603      	mov	r3, r0
 800323e:	2b00      	cmp	r3, #0
 8003240:	d002      	beq.n	8003248 <LSM6DSL_ACC_Enable+0x36>
  {
    return LSM6DSL_ERROR;
 8003242:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003246:	e004      	b.n	8003252 <LSM6DSL_ACC_Enable+0x40>
  }

  pObj->acc_is_enabled = 1;
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 2031 	strb.w	r2, [r3, #49]	@ 0x31

  return LSM6DSL_OK;
 8003250:	2300      	movs	r3, #0
}
 8003252:	4618      	mov	r0, r3
 8003254:	3708      	adds	r7, #8
 8003256:	46bd      	mov	sp, r7
 8003258:	bd80      	pop	{r7, pc}
	...

0800325c <LSM6DSL_ACC_GetSensitivity>:
  * @param  pObj the device pObj
  * @param  Sensitivity pointer
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetSensitivity(LSM6DSL_Object_t *pObj, float *Sensitivity)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b084      	sub	sp, #16
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
 8003264:	6039      	str	r1, [r7, #0]
  int32_t ret = LSM6DSL_OK;
 8003266:	2300      	movs	r3, #0
 8003268:	60fb      	str	r3, [r7, #12]
  lsm6dsl_fs_xl_t full_scale;

  /* Read actual full scale selection from sensor. */
  if (lsm6dsl_xl_full_scale_get(&(pObj->Ctx), &full_scale) != LSM6DSL_OK)
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	3320      	adds	r3, #32
 800326e:	f107 020b 	add.w	r2, r7, #11
 8003272:	4611      	mov	r1, r2
 8003274:	4618      	mov	r0, r3
 8003276:	f000 faeb 	bl	8003850 <lsm6dsl_xl_full_scale_get>
 800327a:	4603      	mov	r3, r0
 800327c:	2b00      	cmp	r3, #0
 800327e:	d002      	beq.n	8003286 <LSM6DSL_ACC_GetSensitivity+0x2a>
  {
    return LSM6DSL_ERROR;
 8003280:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003284:	e023      	b.n	80032ce <LSM6DSL_ACC_GetSensitivity+0x72>
  }

  /* Store the Sensitivity based on actual full scale. */
  switch (full_scale)
 8003286:	7afb      	ldrb	r3, [r7, #11]
 8003288:	2b03      	cmp	r3, #3
 800328a:	d81b      	bhi.n	80032c4 <LSM6DSL_ACC_GetSensitivity+0x68>
 800328c:	a201      	add	r2, pc, #4	@ (adr r2, 8003294 <LSM6DSL_ACC_GetSensitivity+0x38>)
 800328e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003292:	bf00      	nop
 8003294:	080032a5 	.word	0x080032a5
 8003298:	080032bd 	.word	0x080032bd
 800329c:	080032ad 	.word	0x080032ad
 80032a0:	080032b5 	.word	0x080032b5
  {
    case LSM6DSL_2g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_2G;
 80032a4:	683b      	ldr	r3, [r7, #0]
 80032a6:	4a0c      	ldr	r2, [pc, #48]	@ (80032d8 <LSM6DSL_ACC_GetSensitivity+0x7c>)
 80032a8:	601a      	str	r2, [r3, #0]
      break;
 80032aa:	e00f      	b.n	80032cc <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_4g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_4G;
 80032ac:	683b      	ldr	r3, [r7, #0]
 80032ae:	4a0b      	ldr	r2, [pc, #44]	@ (80032dc <LSM6DSL_ACC_GetSensitivity+0x80>)
 80032b0:	601a      	str	r2, [r3, #0]
      break;
 80032b2:	e00b      	b.n	80032cc <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_8g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_8G;
 80032b4:	683b      	ldr	r3, [r7, #0]
 80032b6:	4a0a      	ldr	r2, [pc, #40]	@ (80032e0 <LSM6DSL_ACC_GetSensitivity+0x84>)
 80032b8:	601a      	str	r2, [r3, #0]
      break;
 80032ba:	e007      	b.n	80032cc <LSM6DSL_ACC_GetSensitivity+0x70>

    case LSM6DSL_16g:
      *Sensitivity = LSM6DSL_ACC_SENSITIVITY_FS_16G;
 80032bc:	683b      	ldr	r3, [r7, #0]
 80032be:	4a09      	ldr	r2, [pc, #36]	@ (80032e4 <LSM6DSL_ACC_GetSensitivity+0x88>)
 80032c0:	601a      	str	r2, [r3, #0]
      break;
 80032c2:	e003      	b.n	80032cc <LSM6DSL_ACC_GetSensitivity+0x70>

    default:
      ret = LSM6DSL_ERROR;
 80032c4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80032c8:	60fb      	str	r3, [r7, #12]
      break;
 80032ca:	bf00      	nop
  }

  return ret;
 80032cc:	68fb      	ldr	r3, [r7, #12]
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}
 80032d6:	bf00      	nop
 80032d8:	3d79db23 	.word	0x3d79db23
 80032dc:	3df9db23 	.word	0x3df9db23
 80032e0:	3e79db23 	.word	0x3e79db23
 80032e4:	3ef9db23 	.word	0x3ef9db23

080032e8 <LSM6DSL_ACC_SetOutputDataRate>:
  * @param  pObj the device pObj
  * @param  Odr the output data rate value to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_SetOutputDataRate(LSM6DSL_Object_t *pObj, float Odr)
{
 80032e8:	b580      	push	{r7, lr}
 80032ea:	b082      	sub	sp, #8
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
 80032f0:	ed87 0a00 	vstr	s0, [r7]
  /* Check if the component is enabled */
  if (pObj->acc_is_enabled == 1U)
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	f893 3031 	ldrb.w	r3, [r3, #49]	@ 0x31
 80032fa:	2b01      	cmp	r3, #1
 80032fc:	d106      	bne.n	800330c <LSM6DSL_ACC_SetOutputDataRate+0x24>
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Enabled(pObj, Odr);
 80032fe:	ed97 0a00 	vldr	s0, [r7]
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f000 f8fe 	bl	8003504 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>
 8003308:	4603      	mov	r3, r0
 800330a:	e005      	b.n	8003318 <LSM6DSL_ACC_SetOutputDataRate+0x30>
  }
  else
  {
    return LSM6DSL_ACC_SetOutputDataRate_When_Disabled(pObj, Odr);
 800330c:	ed97 0a00 	vldr	s0, [r7]
 8003310:	6878      	ldr	r0, [r7, #4]
 8003312:	f000 f983 	bl	800361c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>
 8003316:	4603      	mov	r3, r0
  }
}
 8003318:	4618      	mov	r0, r3
 800331a:	3708      	adds	r7, #8
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <LSM6DSL_ACC_SetFullScale>:
  * @param  pObj the device pObj
  * @param  FullScale the functional full scale to be set
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_SetFullScale(LSM6DSL_Object_t *pObj, int32_t FullScale)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
 8003328:	6039      	str	r1, [r7, #0]
  lsm6dsl_fs_xl_t new_fs;

  /* Seems like MISRA C-2012 rule 14.3a violation but only from single file statical analysis point of view because
     the parameter passed to the function is not known at the moment of analysis */
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
           : (FullScale <= 4) ? LSM6DSL_4g
 800332a:	683b      	ldr	r3, [r7, #0]
 800332c:	2b02      	cmp	r3, #2
 800332e:	dd0b      	ble.n	8003348 <LSM6DSL_ACC_SetFullScale+0x28>
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	2b04      	cmp	r3, #4
 8003334:	dd06      	ble.n	8003344 <LSM6DSL_ACC_SetFullScale+0x24>
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	2b08      	cmp	r3, #8
 800333a:	dc01      	bgt.n	8003340 <LSM6DSL_ACC_SetFullScale+0x20>
 800333c:	2303      	movs	r3, #3
 800333e:	e004      	b.n	800334a <LSM6DSL_ACC_SetFullScale+0x2a>
 8003340:	2301      	movs	r3, #1
 8003342:	e002      	b.n	800334a <LSM6DSL_ACC_SetFullScale+0x2a>
 8003344:	2302      	movs	r3, #2
 8003346:	e000      	b.n	800334a <LSM6DSL_ACC_SetFullScale+0x2a>
 8003348:	2300      	movs	r3, #0
  new_fs = (FullScale <= 2) ? LSM6DSL_2g
 800334a:	73fb      	strb	r3, [r7, #15]
           : (FullScale <= 8) ? LSM6DSL_8g
           :                    LSM6DSL_16g;

  if (lsm6dsl_xl_full_scale_set(&(pObj->Ctx), new_fs) != LSM6DSL_OK)
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	3320      	adds	r3, #32
 8003350:	7bfa      	ldrb	r2, [r7, #15]
 8003352:	4611      	mov	r1, r2
 8003354:	4618      	mov	r0, r3
 8003356:	f000 fa55 	bl	8003804 <lsm6dsl_xl_full_scale_set>
 800335a:	4603      	mov	r3, r0
 800335c:	2b00      	cmp	r3, #0
 800335e:	d002      	beq.n	8003366 <LSM6DSL_ACC_SetFullScale+0x46>
  {
    return LSM6DSL_ERROR;
 8003360:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003364:	e000      	b.n	8003368 <LSM6DSL_ACC_SetFullScale+0x48>
  }

  return LSM6DSL_OK;
 8003366:	2300      	movs	r3, #0
}
 8003368:	4618      	mov	r0, r3
 800336a:	3710      	adds	r7, #16
 800336c:	46bd      	mov	sp, r7
 800336e:	bd80      	pop	{r7, pc}

08003370 <LSM6DSL_ACC_GetAxesRaw>:
  * @param  pObj the device pObj
  * @param  Value pointer where the raw values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetAxesRaw(LSM6DSL_Object_t *pObj, LSM6DSL_AxesRaw_t *Value)
{
 8003370:	b580      	push	{r7, lr}
 8003372:	b084      	sub	sp, #16
 8003374:	af00      	add	r7, sp, #0
 8003376:	6078      	str	r0, [r7, #4]
 8003378:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 800337a:	687b      	ldr	r3, [r7, #4]
 800337c:	3320      	adds	r3, #32
 800337e:	f107 0208 	add.w	r2, r7, #8
 8003382:	4611      	mov	r1, r2
 8003384:	4618      	mov	r0, r3
 8003386:	f000 fb33 	bl	80039f0 <lsm6dsl_acceleration_raw_get>
 800338a:	4603      	mov	r3, r0
 800338c:	2b00      	cmp	r3, #0
 800338e:	d002      	beq.n	8003396 <LSM6DSL_ACC_GetAxesRaw+0x26>
  {
    return LSM6DSL_ERROR;
 8003390:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003394:	e00c      	b.n	80033b0 <LSM6DSL_ACC_GetAxesRaw+0x40>
  }

  /* Format the data. */
  Value->x = data_raw.i16bit[0];
 8003396:	f9b7 2008 	ldrsh.w	r2, [r7, #8]
 800339a:	683b      	ldr	r3, [r7, #0]
 800339c:	801a      	strh	r2, [r3, #0]
  Value->y = data_raw.i16bit[1];
 800339e:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	805a      	strh	r2, [r3, #2]
  Value->z = data_raw.i16bit[2];
 80033a6:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80033aa:	683b      	ldr	r3, [r7, #0]
 80033ac:	809a      	strh	r2, [r3, #4]

  return LSM6DSL_OK;
 80033ae:	2300      	movs	r3, #0
}
 80033b0:	4618      	mov	r0, r3
 80033b2:	3710      	adds	r7, #16
 80033b4:	46bd      	mov	sp, r7
 80033b6:	bd80      	pop	{r7, pc}

080033b8 <LSM6DSL_ACC_GetAxes>:
  * @param  pObj the device pObj
  * @param  Acceleration pointer where the values of the axes are written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_GetAxes(LSM6DSL_Object_t *pObj, LSM6DSL_Axes_t *Acceleration)
{
 80033b8:	b580      	push	{r7, lr}
 80033ba:	b086      	sub	sp, #24
 80033bc:	af00      	add	r7, sp, #0
 80033be:	6078      	str	r0, [r7, #4]
 80033c0:	6039      	str	r1, [r7, #0]
  lsm6dsl_axis3bit16_t data_raw;
  float sensitivity = 0.0f;
 80033c2:	f04f 0300 	mov.w	r3, #0
 80033c6:	60fb      	str	r3, [r7, #12]

  /* Read raw data values. */
  if (lsm6dsl_acceleration_raw_get(&(pObj->Ctx), data_raw.i16bit) != LSM6DSL_OK)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	3320      	adds	r3, #32
 80033cc:	f107 0210 	add.w	r2, r7, #16
 80033d0:	4611      	mov	r1, r2
 80033d2:	4618      	mov	r0, r3
 80033d4:	f000 fb0c 	bl	80039f0 <lsm6dsl_acceleration_raw_get>
 80033d8:	4603      	mov	r3, r0
 80033da:	2b00      	cmp	r3, #0
 80033dc:	d002      	beq.n	80033e4 <LSM6DSL_ACC_GetAxes+0x2c>
  {
    return LSM6DSL_ERROR;
 80033de:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80033e2:	e03c      	b.n	800345e <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Get LSM6DSL actual sensitivity. */
  if (LSM6DSL_ACC_GetSensitivity(pObj, &sensitivity) != LSM6DSL_OK)
 80033e4:	f107 030c 	add.w	r3, r7, #12
 80033e8:	4619      	mov	r1, r3
 80033ea:	6878      	ldr	r0, [r7, #4]
 80033ec:	f7ff ff36 	bl	800325c <LSM6DSL_ACC_GetSensitivity>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d002      	beq.n	80033fc <LSM6DSL_ACC_GetAxes+0x44>
  {
    return LSM6DSL_ERROR;
 80033f6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80033fa:	e030      	b.n	800345e <LSM6DSL_ACC_GetAxes+0xa6>
  }

  /* Calculate the data. */
  Acceleration->x = (int32_t)((float)((float)data_raw.i16bit[0] * sensitivity));
 80033fc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8003400:	ee07 3a90 	vmov	s15, r3
 8003404:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003408:	edd7 7a03 	vldr	s15, [r7, #12]
 800340c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003410:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003414:	ee17 2a90 	vmov	r2, s15
 8003418:	683b      	ldr	r3, [r7, #0]
 800341a:	601a      	str	r2, [r3, #0]
  Acceleration->y = (int32_t)((float)((float)data_raw.i16bit[1] * sensitivity));
 800341c:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8003420:	ee07 3a90 	vmov	s15, r3
 8003424:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003428:	edd7 7a03 	vldr	s15, [r7, #12]
 800342c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003430:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003434:	ee17 2a90 	vmov	r2, s15
 8003438:	683b      	ldr	r3, [r7, #0]
 800343a:	605a      	str	r2, [r3, #4]
  Acceleration->z = (int32_t)((float)((float)data_raw.i16bit[2] * sensitivity));
 800343c:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 8003440:	ee07 3a90 	vmov	s15, r3
 8003444:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8003448:	edd7 7a03 	vldr	s15, [r7, #12]
 800344c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003450:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003454:	ee17 2a90 	vmov	r2, s15
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	609a      	str	r2, [r3, #8]

  return LSM6DSL_OK;
 800345c:	2300      	movs	r3, #0
}
 800345e:	4618      	mov	r0, r3
 8003460:	3718      	adds	r7, #24
 8003462:	46bd      	mov	sp, r7
 8003464:	bd80      	pop	{r7, pc}

08003466 <LSM6DSL_Write_Reg>:
  * @param  Reg address to be written
  * @param  Data value to be written
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_Write_Reg(LSM6DSL_Object_t *pObj, uint8_t Reg, uint8_t Data)
{
 8003466:	b580      	push	{r7, lr}
 8003468:	b082      	sub	sp, #8
 800346a:	af00      	add	r7, sp, #0
 800346c:	6078      	str	r0, [r7, #4]
 800346e:	460b      	mov	r3, r1
 8003470:	70fb      	strb	r3, [r7, #3]
 8003472:	4613      	mov	r3, r2
 8003474:	70bb      	strb	r3, [r7, #2]
  if (lsm6dsl_write_reg(&(pObj->Ctx), Reg, &Data, 1) != LSM6DSL_OK)
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	f103 0020 	add.w	r0, r3, #32
 800347c:	1cba      	adds	r2, r7, #2
 800347e:	78f9      	ldrb	r1, [r7, #3]
 8003480:	2301      	movs	r3, #1
 8003482:	f000 f9a1 	bl	80037c8 <lsm6dsl_write_reg>
 8003486:	4603      	mov	r3, r0
 8003488:	2b00      	cmp	r3, #0
 800348a:	d002      	beq.n	8003492 <LSM6DSL_Write_Reg+0x2c>
  {
    return LSM6DSL_ERROR;
 800348c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003490:	e000      	b.n	8003494 <LSM6DSL_Write_Reg+0x2e>
  }

  return LSM6DSL_OK;
 8003492:	2300      	movs	r3, #0
}
 8003494:	4618      	mov	r0, r3
 8003496:	3708      	adds	r7, #8
 8003498:	46bd      	mov	sp, r7
 800349a:	bd80      	pop	{r7, pc}

0800349c <LSM6DSL_ACC_Set_INT1_DRDY>:
  * @param  pObj the device pObj
  * @param  Val the value of int1_drdy_xl in reg INT1_CTRL
  * @retval 0 in case of success, an error code otherwise
  */
int32_t LSM6DSL_ACC_Set_INT1_DRDY(LSM6DSL_Object_t *pObj, uint8_t Val)
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b084      	sub	sp, #16
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	460b      	mov	r3, r1
 80034a6:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_int1_route_t reg;

  if (lsm6dsl_pin_int1_route_get(&(pObj->Ctx), &reg) != LSM6DSL_OK)
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	3320      	adds	r3, #32
 80034ac:	f107 020c 	add.w	r2, r7, #12
 80034b0:	4611      	mov	r1, r2
 80034b2:	4618      	mov	r0, r3
 80034b4:	f000 fc7e 	bl	8003db4 <lsm6dsl_pin_int1_route_get>
 80034b8:	4603      	mov	r3, r0
 80034ba:	2b00      	cmp	r3, #0
 80034bc:	d002      	beq.n	80034c4 <LSM6DSL_ACC_Set_INT1_DRDY+0x28>
  {
    return LSM6DSL_ERROR;
 80034be:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80034c2:	e01b      	b.n	80034fc <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  if (Val <= 1)
 80034c4:	78fb      	ldrb	r3, [r7, #3]
 80034c6:	2b01      	cmp	r3, #1
 80034c8:	d811      	bhi.n	80034ee <LSM6DSL_ACC_Set_INT1_DRDY+0x52>
  {
    reg.int1_drdy_xl = Val;
 80034ca:	78fb      	ldrb	r3, [r7, #3]
 80034cc:	f003 0301 	and.w	r3, r3, #1
 80034d0:	b2da      	uxtb	r2, r3
 80034d2:	7b3b      	ldrb	r3, [r7, #12]
 80034d4:	f362 0300 	bfi	r3, r2, #0, #1
 80034d8:	733b      	strb	r3, [r7, #12]
  else
  {
    return LSM6DSL_ERROR;
  }

  if (lsm6dsl_pin_int1_route_set(&(pObj->Ctx), reg) != LSM6DSL_OK)
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	3320      	adds	r3, #32
 80034de:	68f9      	ldr	r1, [r7, #12]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f000 fb04 	bl	8003aee <lsm6dsl_pin_int1_route_set>
 80034e6:	4603      	mov	r3, r0
 80034e8:	2b00      	cmp	r3, #0
 80034ea:	d006      	beq.n	80034fa <LSM6DSL_ACC_Set_INT1_DRDY+0x5e>
 80034ec:	e002      	b.n	80034f4 <LSM6DSL_ACC_Set_INT1_DRDY+0x58>
    return LSM6DSL_ERROR;
 80034ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80034f2:	e003      	b.n	80034fc <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  {
    return LSM6DSL_ERROR;
 80034f4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80034f8:	e000      	b.n	80034fc <LSM6DSL_ACC_Set_INT1_DRDY+0x60>
  }

  return LSM6DSL_OK;
 80034fa:	2300      	movs	r3, #0
}
 80034fc:	4618      	mov	r0, r3
 80034fe:	3710      	adds	r7, #16
 8003500:	46bd      	mov	sp, r7
 8003502:	bd80      	pop	{r7, pc}

08003504 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Enabled(LSM6DSL_Object_t *pObj, float Odr)
{
 8003504:	b580      	push	{r7, lr}
 8003506:	b084      	sub	sp, #16
 8003508:	af00      	add	r7, sp, #0
 800350a:	6078      	str	r0, [r7, #4]
 800350c:	ed87 0a00 	vstr	s0, [r7]
  lsm6dsl_odr_xl_t new_odr;

  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
            : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8003510:	edd7 7a00 	vldr	s15, [r7]
 8003514:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8003518:	eef4 7ac7 	vcmpe.f32	s15, s14
 800351c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003520:	d801      	bhi.n	8003526 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x22>
 8003522:	2301      	movs	r3, #1
 8003524:	e058      	b.n	80035d8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8003526:	edd7 7a00 	vldr	s15, [r7]
 800352a:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 800352e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003532:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003536:	d801      	bhi.n	800353c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x38>
 8003538:	2302      	movs	r3, #2
 800353a:	e04d      	b.n	80035d8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800353c:	edd7 7a00 	vldr	s15, [r7]
 8003540:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8003600 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xfc>
 8003544:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003548:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800354c:	d801      	bhi.n	8003552 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x4e>
 800354e:	2303      	movs	r3, #3
 8003550:	e042      	b.n	80035d8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8003552:	edd7 7a00 	vldr	s15, [r7]
 8003556:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 8003604 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x100>
 800355a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800355e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003562:	d801      	bhi.n	8003568 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x64>
 8003564:	2304      	movs	r3, #4
 8003566:	e037      	b.n	80035d8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8003568:	edd7 7a00 	vldr	s15, [r7]
 800356c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8003608 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x104>
 8003570:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003578:	d801      	bhi.n	800357e <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x7a>
 800357a:	2305      	movs	r3, #5
 800357c:	e02c      	b.n	80035d8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 800357e:	edd7 7a00 	vldr	s15, [r7]
 8003582:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800360c <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x108>
 8003586:	eef4 7ac7 	vcmpe.f32	s15, s14
 800358a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800358e:	d801      	bhi.n	8003594 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x90>
 8003590:	2306      	movs	r3, #6
 8003592:	e021      	b.n	80035d8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 8003594:	edd7 7a00 	vldr	s15, [r7]
 8003598:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003610 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x10c>
 800359c:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035a4:	d801      	bhi.n	80035aa <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xa6>
 80035a6:	2307      	movs	r3, #7
 80035a8:	e016      	b.n	80035d8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80035aa:	edd7 7a00 	vldr	s15, [r7]
 80035ae:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 8003614 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x110>
 80035b2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035ba:	d801      	bhi.n	80035c0 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xbc>
 80035bc:	2308      	movs	r3, #8
 80035be:	e00b      	b.n	80035d8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80035c0:	edd7 7a00 	vldr	s15, [r7]
 80035c4:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8003618 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0x114>
 80035c8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80035cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80035d0:	d801      	bhi.n	80035d6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd2>
 80035d2:	2309      	movs	r3, #9
 80035d4:	e000      	b.n	80035d8 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xd4>
 80035d6:	230a      	movs	r3, #10
  new_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 80035d8:	73fb      	strb	r3, [r7, #15]
            : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
            : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
            :                    LSM6DSL_XL_ODR_6k66Hz;

  /* Output data rate selection. */
  if (lsm6dsl_xl_data_rate_set(&(pObj->Ctx), new_odr) != LSM6DSL_OK)
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	3320      	adds	r3, #32
 80035de:	7bfa      	ldrb	r2, [r7, #15]
 80035e0:	4611      	mov	r1, r2
 80035e2:	4618      	mov	r0, r3
 80035e4:	f000 f96c 	bl	80038c0 <lsm6dsl_xl_data_rate_set>
 80035e8:	4603      	mov	r3, r0
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d002      	beq.n	80035f4 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf0>
  {
    return LSM6DSL_ERROR;
 80035ee:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80035f2:	e000      	b.n	80035f6 <LSM6DSL_ACC_SetOutputDataRate_When_Enabled+0xf2>
  }

  return LSM6DSL_OK;
 80035f4:	2300      	movs	r3, #0
}
 80035f6:	4618      	mov	r0, r3
 80035f8:	3710      	adds	r7, #16
 80035fa:	46bd      	mov	sp, r7
 80035fc:	bd80      	pop	{r7, pc}
 80035fe:	bf00      	nop
 8003600:	42500000 	.word	0x42500000
 8003604:	42d00000 	.word	0x42d00000
 8003608:	43500000 	.word	0x43500000
 800360c:	43d00000 	.word	0x43d00000
 8003610:	44504000 	.word	0x44504000
 8003614:	44cf8000 	.word	0x44cf8000
 8003618:	45502000 	.word	0x45502000

0800361c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled>:
  * @param  pObj the device pObj
  * @param  Odr the functional output data rate to be set
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t LSM6DSL_ACC_SetOutputDataRate_When_Disabled(LSM6DSL_Object_t *pObj, float Odr)
{
 800361c:	b480      	push	{r7}
 800361e:	b083      	sub	sp, #12
 8003620:	af00      	add	r7, sp, #0
 8003622:	6078      	str	r0, [r7, #4]
 8003624:	ed87 0a00 	vstr	s0, [r7]
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
                  : (Odr <=   26.0f) ? LSM6DSL_XL_ODR_26Hz
 8003628:	edd7 7a00 	vldr	s15, [r7]
 800362c:	eeb2 7a09 	vmov.f32	s14, #41	@ 0x41480000  12.5
 8003630:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003634:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003638:	d801      	bhi.n	800363e <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x22>
 800363a:	2301      	movs	r3, #1
 800363c:	e058      	b.n	80036f0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800363e:	edd7 7a00 	vldr	s15, [r7]
 8003642:	eeb3 7a0a 	vmov.f32	s14, #58	@ 0x41d00000  26.0
 8003646:	eef4 7ac7 	vcmpe.f32	s15, s14
 800364a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800364e:	d801      	bhi.n	8003654 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x38>
 8003650:	2302      	movs	r3, #2
 8003652:	e04d      	b.n	80036f0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003654:	edd7 7a00 	vldr	s15, [r7]
 8003658:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8003704 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xe8>
 800365c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003664:	d801      	bhi.n	800366a <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x4e>
 8003666:	2303      	movs	r3, #3
 8003668:	e042      	b.n	80036f0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 800366a:	edd7 7a00 	vldr	s15, [r7]
 800366e:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8003708 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xec>
 8003672:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003676:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800367a:	d801      	bhi.n	8003680 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x64>
 800367c:	2304      	movs	r3, #4
 800367e:	e037      	b.n	80036f0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003680:	edd7 7a00 	vldr	s15, [r7]
 8003684:	ed9f 7a21 	vldr	s14, [pc, #132]	@ 800370c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf0>
 8003688:	eef4 7ac7 	vcmpe.f32	s15, s14
 800368c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003690:	d801      	bhi.n	8003696 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x7a>
 8003692:	2305      	movs	r3, #5
 8003694:	e02c      	b.n	80036f0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 8003696:	edd7 7a00 	vldr	s15, [r7]
 800369a:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8003710 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf4>
 800369e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036a6:	d801      	bhi.n	80036ac <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x90>
 80036a8:	2306      	movs	r3, #6
 80036aa:	e021      	b.n	80036f0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80036ac:	edd7 7a00 	vldr	s15, [r7]
 80036b0:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8003714 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xf8>
 80036b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036bc:	d801      	bhi.n	80036c2 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xa6>
 80036be:	2307      	movs	r3, #7
 80036c0:	e016      	b.n	80036f0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80036c2:	edd7 7a00 	vldr	s15, [r7]
 80036c6:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8003718 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xfc>
 80036ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036d2:	d801      	bhi.n	80036d8 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xbc>
 80036d4:	2308      	movs	r3, #8
 80036d6:	e00b      	b.n	80036f0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80036d8:	edd7 7a00 	vldr	s15, [r7]
 80036dc:	ed9f 7a0f 	vldr	s14, [pc, #60]	@ 800371c <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0x100>
 80036e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80036e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80036e8:	d801      	bhi.n	80036ee <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd2>
 80036ea:	2309      	movs	r3, #9
 80036ec:	e000      	b.n	80036f0 <LSM6DSL_ACC_SetOutputDataRate_When_Disabled+0xd4>
 80036ee:	230a      	movs	r3, #10
  pObj->acc_odr = (Odr <=   12.5f) ? LSM6DSL_XL_ODR_12Hz5
 80036f0:	687a      	ldr	r2, [r7, #4]
 80036f2:	f882 3033 	strb.w	r3, [r2, #51]	@ 0x33
                  : (Odr <=  833.0f) ? LSM6DSL_XL_ODR_833Hz
                  : (Odr <= 1660.0f) ? LSM6DSL_XL_ODR_1k66Hz
                  : (Odr <= 3330.0f) ? LSM6DSL_XL_ODR_3k33Hz
                  :                    LSM6DSL_XL_ODR_6k66Hz;

  return LSM6DSL_OK;
 80036f6:	2300      	movs	r3, #0
}
 80036f8:	4618      	mov	r0, r3
 80036fa:	370c      	adds	r7, #12
 80036fc:	46bd      	mov	sp, r7
 80036fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003702:	4770      	bx	lr
 8003704:	42500000 	.word	0x42500000
 8003708:	42d00000 	.word	0x42d00000
 800370c:	43500000 	.word	0x43500000
 8003710:	43d00000 	.word	0x43d00000
 8003714:	44504000 	.word	0x44504000
 8003718:	44cf8000 	.word	0x44cf8000
 800371c:	45502000 	.word	0x45502000

08003720 <ReadRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t ReadRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003720:	b590      	push	{r4, r7, lr}
 8003722:	b087      	sub	sp, #28
 8003724:	af00      	add	r7, sp, #0
 8003726:	60f8      	str	r0, [r7, #12]
 8003728:	607a      	str	r2, [r7, #4]
 800372a:	461a      	mov	r2, r3
 800372c:	460b      	mov	r3, r1
 800372e:	72fb      	strb	r3, [r7, #11]
 8003730:	4613      	mov	r3, r2
 8003732:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	617b      	str	r3, [r7, #20]

  return pObj->IO.ReadReg(pObj->IO.Address, Reg, pData, Length);
 8003738:	697b      	ldr	r3, [r7, #20]
 800373a:	695c      	ldr	r4, [r3, #20]
 800373c:	697b      	ldr	r3, [r7, #20]
 800373e:	7b1b      	ldrb	r3, [r3, #12]
 8003740:	4618      	mov	r0, r3
 8003742:	7afb      	ldrb	r3, [r7, #11]
 8003744:	b299      	uxth	r1, r3
 8003746:	893b      	ldrh	r3, [r7, #8]
 8003748:	687a      	ldr	r2, [r7, #4]
 800374a:	47a0      	blx	r4
 800374c:	4603      	mov	r3, r0
}
 800374e:	4618      	mov	r0, r3
 8003750:	371c      	adds	r7, #28
 8003752:	46bd      	mov	sp, r7
 8003754:	bd90      	pop	{r4, r7, pc}

08003756 <WriteRegWrap>:
  * @param  pData the stored data pointer
  * @param  Length the length
  * @retval 0 in case of success, an error code otherwise
  */
static int32_t WriteRegWrap(void *Handle, uint8_t Reg, uint8_t *pData, uint16_t Length)
{
 8003756:	b590      	push	{r4, r7, lr}
 8003758:	b087      	sub	sp, #28
 800375a:	af00      	add	r7, sp, #0
 800375c:	60f8      	str	r0, [r7, #12]
 800375e:	607a      	str	r2, [r7, #4]
 8003760:	461a      	mov	r2, r3
 8003762:	460b      	mov	r3, r1
 8003764:	72fb      	strb	r3, [r7, #11]
 8003766:	4613      	mov	r3, r2
 8003768:	813b      	strh	r3, [r7, #8]
  LSM6DSL_Object_t *pObj = (LSM6DSL_Object_t *)Handle;
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	617b      	str	r3, [r7, #20]

  return pObj->IO.WriteReg(pObj->IO.Address, Reg, pData, Length);
 800376e:	697b      	ldr	r3, [r7, #20]
 8003770:	691c      	ldr	r4, [r3, #16]
 8003772:	697b      	ldr	r3, [r7, #20]
 8003774:	7b1b      	ldrb	r3, [r3, #12]
 8003776:	4618      	mov	r0, r3
 8003778:	7afb      	ldrb	r3, [r7, #11]
 800377a:	b299      	uxth	r1, r3
 800377c:	893b      	ldrh	r3, [r7, #8]
 800377e:	687a      	ldr	r2, [r7, #4]
 8003780:	47a0      	blx	r4
 8003782:	4603      	mov	r3, r0
}
 8003784:	4618      	mov	r0, r3
 8003786:	371c      	adds	r7, #28
 8003788:	46bd      	mov	sp, r7
 800378a:	bd90      	pop	{r4, r7, pc}

0800378c <lsm6dsl_read_reg>:
  *
  */
int32_t __weak lsm6dsl_read_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                uint8_t *data,
                                uint16_t len)
{
 800378c:	b590      	push	{r4, r7, lr}
 800378e:	b087      	sub	sp, #28
 8003790:	af00      	add	r7, sp, #0
 8003792:	60f8      	str	r0, [r7, #12]
 8003794:	607a      	str	r2, [r7, #4]
 8003796:	461a      	mov	r2, r3
 8003798:	460b      	mov	r3, r1
 800379a:	72fb      	strb	r3, [r7, #11]
 800379c:	4613      	mov	r3, r2
 800379e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d102      	bne.n	80037ac <lsm6dsl_read_reg+0x20>
  {
    return -1;
 80037a6:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80037aa:	e009      	b.n	80037c0 <lsm6dsl_read_reg+0x34>
  }

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80037ac:	68fb      	ldr	r3, [r7, #12]
 80037ae:	685c      	ldr	r4, [r3, #4]
 80037b0:	68fb      	ldr	r3, [r7, #12]
 80037b2:	68d8      	ldr	r0, [r3, #12]
 80037b4:	893b      	ldrh	r3, [r7, #8]
 80037b6:	7af9      	ldrb	r1, [r7, #11]
 80037b8:	687a      	ldr	r2, [r7, #4]
 80037ba:	47a0      	blx	r4
 80037bc:	6178      	str	r0, [r7, #20]

  return ret;
 80037be:	697b      	ldr	r3, [r7, #20]
}
 80037c0:	4618      	mov	r0, r3
 80037c2:	371c      	adds	r7, #28
 80037c4:	46bd      	mov	sp, r7
 80037c6:	bd90      	pop	{r4, r7, pc}

080037c8 <lsm6dsl_write_reg>:
  *
  */
int32_t __weak lsm6dsl_write_reg(const stmdev_ctx_t *ctx, uint8_t reg,
                                 uint8_t *data,
                                 uint16_t len)
{
 80037c8:	b590      	push	{r4, r7, lr}
 80037ca:	b087      	sub	sp, #28
 80037cc:	af00      	add	r7, sp, #0
 80037ce:	60f8      	str	r0, [r7, #12]
 80037d0:	607a      	str	r2, [r7, #4]
 80037d2:	461a      	mov	r2, r3
 80037d4:	460b      	mov	r3, r1
 80037d6:	72fb      	strb	r3, [r7, #11]
 80037d8:	4613      	mov	r3, r2
 80037da:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  if (ctx == NULL)
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d102      	bne.n	80037e8 <lsm6dsl_write_reg+0x20>
  {
    return -1;
 80037e2:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80037e6:	e009      	b.n	80037fc <lsm6dsl_write_reg+0x34>
  }

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681c      	ldr	r4, [r3, #0]
 80037ec:	68fb      	ldr	r3, [r7, #12]
 80037ee:	68d8      	ldr	r0, [r3, #12]
 80037f0:	893b      	ldrh	r3, [r7, #8]
 80037f2:	7af9      	ldrb	r1, [r7, #11]
 80037f4:	687a      	ldr	r2, [r7, #4]
 80037f6:	47a0      	blx	r4
 80037f8:	6178      	str	r0, [r7, #20]

  return ret;
 80037fa:	697b      	ldr	r3, [r7, #20]
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	371c      	adds	r7, #28
 8003800:	46bd      	mov	sp, r7
 8003802:	bd90      	pop	{r4, r7, pc}

08003804 <lsm6dsl_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_set(const stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t val)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b084      	sub	sp, #16
 8003808:	af00      	add	r7, sp, #0
 800380a:	6078      	str	r0, [r7, #4]
 800380c:	460b      	mov	r3, r1
 800380e:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8003810:	f107 0208 	add.w	r2, r7, #8
 8003814:	2301      	movs	r3, #1
 8003816:	2110      	movs	r1, #16
 8003818:	6878      	ldr	r0, [r7, #4]
 800381a:	f7ff ffb7 	bl	800378c <lsm6dsl_read_reg>
 800381e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	2b00      	cmp	r3, #0
 8003824:	d10f      	bne.n	8003846 <lsm6dsl_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t) val;
 8003826:	78fb      	ldrb	r3, [r7, #3]
 8003828:	f003 0303 	and.w	r3, r3, #3
 800382c:	b2da      	uxtb	r2, r3
 800382e:	7a3b      	ldrb	r3, [r7, #8]
 8003830:	f362 0383 	bfi	r3, r2, #2, #2
 8003834:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 8003836:	f107 0208 	add.w	r2, r7, #8
 800383a:	2301      	movs	r3, #1
 800383c:	2110      	movs	r1, #16
 800383e:	6878      	ldr	r0, [r7, #4]
 8003840:	f7ff ffc2 	bl	80037c8 <lsm6dsl_write_reg>
 8003844:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003846:	68fb      	ldr	r3, [r7, #12]
}
 8003848:	4618      	mov	r0, r3
 800384a:	3710      	adds	r7, #16
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}

08003850 <lsm6dsl_xl_full_scale_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_full_scale_get(const stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_xl_t *val)
{
 8003850:	b580      	push	{r7, lr}
 8003852:	b084      	sub	sp, #16
 8003854:	af00      	add	r7, sp, #0
 8003856:	6078      	str	r0, [r7, #4]
 8003858:	6039      	str	r1, [r7, #0]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 800385a:	f107 0208 	add.w	r2, r7, #8
 800385e:	2301      	movs	r3, #1
 8003860:	2110      	movs	r1, #16
 8003862:	6878      	ldr	r0, [r7, #4]
 8003864:	f7ff ff92 	bl	800378c <lsm6dsl_read_reg>
 8003868:	60f8      	str	r0, [r7, #12]

  switch (ctrl1_xl.fs_xl)
 800386a:	7a3b      	ldrb	r3, [r7, #8]
 800386c:	f3c3 0381 	ubfx	r3, r3, #2, #2
 8003870:	b2db      	uxtb	r3, r3
 8003872:	2b03      	cmp	r3, #3
 8003874:	d81a      	bhi.n	80038ac <lsm6dsl_xl_full_scale_get+0x5c>
 8003876:	a201      	add	r2, pc, #4	@ (adr r2, 800387c <lsm6dsl_xl_full_scale_get+0x2c>)
 8003878:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800387c:	0800388d 	.word	0x0800388d
 8003880:	08003895 	.word	0x08003895
 8003884:	0800389d 	.word	0x0800389d
 8003888:	080038a5 	.word	0x080038a5
  {
    case LSM6DSL_2g:
      *val = LSM6DSL_2g;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	2200      	movs	r2, #0
 8003890:	701a      	strb	r2, [r3, #0]
      break;
 8003892:	e00f      	b.n	80038b4 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_16g:
      *val = LSM6DSL_16g;
 8003894:	683b      	ldr	r3, [r7, #0]
 8003896:	2201      	movs	r2, #1
 8003898:	701a      	strb	r2, [r3, #0]
      break;
 800389a:	e00b      	b.n	80038b4 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_4g:
      *val = LSM6DSL_4g;
 800389c:	683b      	ldr	r3, [r7, #0]
 800389e:	2202      	movs	r2, #2
 80038a0:	701a      	strb	r2, [r3, #0]
      break;
 80038a2:	e007      	b.n	80038b4 <lsm6dsl_xl_full_scale_get+0x64>

    case LSM6DSL_8g:
      *val = LSM6DSL_8g;
 80038a4:	683b      	ldr	r3, [r7, #0]
 80038a6:	2203      	movs	r2, #3
 80038a8:	701a      	strb	r2, [r3, #0]
      break;
 80038aa:	e003      	b.n	80038b4 <lsm6dsl_xl_full_scale_get+0x64>

    default:
      *val = LSM6DSL_XL_FS_ND;
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	2204      	movs	r2, #4
 80038b0:	701a      	strb	r2, [r3, #0]
      break;
 80038b2:	bf00      	nop
  }

  return ret;
 80038b4:	68fb      	ldr	r3, [r7, #12]
}
 80038b6:	4618      	mov	r0, r3
 80038b8:	3710      	adds	r7, #16
 80038ba:	46bd      	mov	sp, r7
 80038bc:	bd80      	pop	{r7, pc}
 80038be:	bf00      	nop

080038c0 <lsm6dsl_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_xl_data_rate_set(const stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_xl_t val)
{
 80038c0:	b580      	push	{r7, lr}
 80038c2:	b084      	sub	sp, #16
 80038c4:	af00      	add	r7, sp, #0
 80038c6:	6078      	str	r0, [r7, #4]
 80038c8:	460b      	mov	r3, r1
 80038ca:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80038cc:	f107 0208 	add.w	r2, r7, #8
 80038d0:	2301      	movs	r3, #1
 80038d2:	2110      	movs	r1, #16
 80038d4:	6878      	ldr	r0, [r7, #4]
 80038d6:	f7ff ff59 	bl	800378c <lsm6dsl_read_reg>
 80038da:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2b00      	cmp	r3, #0
 80038e0:	d10f      	bne.n	8003902 <lsm6dsl_xl_data_rate_set+0x42>
  {
    ctrl1_xl.odr_xl = (uint8_t) val;
 80038e2:	78fb      	ldrb	r3, [r7, #3]
 80038e4:	f003 030f 	and.w	r3, r3, #15
 80038e8:	b2da      	uxtb	r2, r3
 80038ea:	7a3b      	ldrb	r3, [r7, #8]
 80038ec:	f362 1307 	bfi	r3, r2, #4, #4
 80038f0:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80038f2:	f107 0208 	add.w	r2, r7, #8
 80038f6:	2301      	movs	r3, #1
 80038f8:	2110      	movs	r1, #16
 80038fa:	6878      	ldr	r0, [r7, #4]
 80038fc:	f7ff ff64 	bl	80037c8 <lsm6dsl_write_reg>
 8003900:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003902:	68fb      	ldr	r3, [r7, #12]
}
 8003904:	4618      	mov	r0, r3
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <lsm6dsl_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_full_scale_set(const stmdev_ctx_t *ctx,
                                  lsm6dsl_fs_g_t val)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	6078      	str	r0, [r7, #4]
 8003914:	460b      	mov	r3, r1
 8003916:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8003918:	f107 0208 	add.w	r2, r7, #8
 800391c:	2301      	movs	r3, #1
 800391e:	2111      	movs	r1, #17
 8003920:	6878      	ldr	r0, [r7, #4]
 8003922:	f7ff ff33 	bl	800378c <lsm6dsl_read_reg>
 8003926:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003928:	68fb      	ldr	r3, [r7, #12]
 800392a:	2b00      	cmp	r3, #0
 800392c:	d10f      	bne.n	800394e <lsm6dsl_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t) val;
 800392e:	78fb      	ldrb	r3, [r7, #3]
 8003930:	f003 0307 	and.w	r3, r3, #7
 8003934:	b2da      	uxtb	r2, r3
 8003936:	7a3b      	ldrb	r3, [r7, #8]
 8003938:	f362 0343 	bfi	r3, r2, #1, #3
 800393c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800393e:	f107 0208 	add.w	r2, r7, #8
 8003942:	2301      	movs	r3, #1
 8003944:	2111      	movs	r1, #17
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f7ff ff3e 	bl	80037c8 <lsm6dsl_write_reg>
 800394c:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800394e:	68fb      	ldr	r3, [r7, #12]
}
 8003950:	4618      	mov	r0, r3
 8003952:	3710      	adds	r7, #16
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <lsm6dsl_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_gy_data_rate_set(const stmdev_ctx_t *ctx,
                                 lsm6dsl_odr_g_t val)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b084      	sub	sp, #16
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
 8003960:	460b      	mov	r3, r1
 8003962:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8003964:	f107 0208 	add.w	r2, r7, #8
 8003968:	2301      	movs	r3, #1
 800396a:	2111      	movs	r1, #17
 800396c:	6878      	ldr	r0, [r7, #4]
 800396e:	f7ff ff0d 	bl	800378c <lsm6dsl_read_reg>
 8003972:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	2b00      	cmp	r3, #0
 8003978:	d10f      	bne.n	800399a <lsm6dsl_gy_data_rate_set+0x42>
  {
    ctrl2_g.odr_g = (uint8_t) val;
 800397a:	78fb      	ldrb	r3, [r7, #3]
 800397c:	f003 030f 	and.w	r3, r3, #15
 8003980:	b2da      	uxtb	r2, r3
 8003982:	7a3b      	ldrb	r3, [r7, #8]
 8003984:	f362 1307 	bfi	r3, r2, #4, #4
 8003988:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800398a:	f107 0208 	add.w	r2, r7, #8
 800398e:	2301      	movs	r3, #1
 8003990:	2111      	movs	r1, #17
 8003992:	6878      	ldr	r0, [r7, #4]
 8003994:	f7ff ff18 	bl	80037c8 <lsm6dsl_write_reg>
 8003998:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 800399a:	68fb      	ldr	r3, [r7, #12]
}
 800399c:	4618      	mov	r0, r3
 800399e:	3710      	adds	r7, #16
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <lsm6dsl_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_block_data_update_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 80039a4:	b580      	push	{r7, lr}
 80039a6:	b084      	sub	sp, #16
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
 80039ac:	460b      	mov	r3, r1
 80039ae:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80039b0:	f107 0208 	add.w	r2, r7, #8
 80039b4:	2301      	movs	r3, #1
 80039b6:	2112      	movs	r1, #18
 80039b8:	6878      	ldr	r0, [r7, #4]
 80039ba:	f7ff fee7 	bl	800378c <lsm6dsl_read_reg>
 80039be:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	2b00      	cmp	r3, #0
 80039c4:	d10f      	bne.n	80039e6 <lsm6dsl_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = val;
 80039c6:	78fb      	ldrb	r3, [r7, #3]
 80039c8:	f003 0301 	and.w	r3, r3, #1
 80039cc:	b2da      	uxtb	r2, r3
 80039ce:	7a3b      	ldrb	r3, [r7, #8]
 80039d0:	f362 1386 	bfi	r3, r2, #6, #1
 80039d4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80039d6:	f107 0208 	add.w	r2, r7, #8
 80039da:	2301      	movs	r3, #1
 80039dc:	2112      	movs	r1, #18
 80039de:	6878      	ldr	r0, [r7, #4]
 80039e0:	f7ff fef2 	bl	80037c8 <lsm6dsl_write_reg>
 80039e4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80039e6:	68fb      	ldr	r3, [r7, #12]
}
 80039e8:	4618      	mov	r0, r3
 80039ea:	3710      	adds	r7, #16
 80039ec:	46bd      	mov	sp, r7
 80039ee:	bd80      	pop	{r7, pc}

080039f0 <lsm6dsl_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_acceleration_raw_get(const stmdev_ctx_t *ctx, int16_t *val)
{
 80039f0:	b580      	push	{r7, lr}
 80039f2:	b086      	sub	sp, #24
 80039f4:	af00      	add	r7, sp, #0
 80039f6:	6078      	str	r0, [r7, #4]
 80039f8:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_OUTX_L_XL, buff, 6);
 80039fa:	f107 020c 	add.w	r2, r7, #12
 80039fe:	2306      	movs	r3, #6
 8003a00:	2128      	movs	r1, #40	@ 0x28
 8003a02:	6878      	ldr	r0, [r7, #4]
 8003a04:	f7ff fec2 	bl	800378c <lsm6dsl_read_reg>
 8003a08:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8003a0a:	7b7b      	ldrb	r3, [r7, #13]
 8003a0c:	b21a      	sxth	r2, r3
 8003a0e:	683b      	ldr	r3, [r7, #0]
 8003a10:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8003a12:	683b      	ldr	r3, [r7, #0]
 8003a14:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a18:	b29b      	uxth	r3, r3
 8003a1a:	021b      	lsls	r3, r3, #8
 8003a1c:	b29b      	uxth	r3, r3
 8003a1e:	7b3a      	ldrb	r2, [r7, #12]
 8003a20:	4413      	add	r3, r2
 8003a22:	b29b      	uxth	r3, r3
 8003a24:	b21a      	sxth	r2, r3
 8003a26:	683b      	ldr	r3, [r7, #0]
 8003a28:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8003a2a:	7bfa      	ldrb	r2, [r7, #15]
 8003a2c:	683b      	ldr	r3, [r7, #0]
 8003a2e:	3302      	adds	r3, #2
 8003a30:	b212      	sxth	r2, r2
 8003a32:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8003a34:	683b      	ldr	r3, [r7, #0]
 8003a36:	3302      	adds	r3, #2
 8003a38:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a3c:	b29b      	uxth	r3, r3
 8003a3e:	021b      	lsls	r3, r3, #8
 8003a40:	b29b      	uxth	r3, r3
 8003a42:	7bba      	ldrb	r2, [r7, #14]
 8003a44:	4413      	add	r3, r2
 8003a46:	b29a      	uxth	r2, r3
 8003a48:	683b      	ldr	r3, [r7, #0]
 8003a4a:	3302      	adds	r3, #2
 8003a4c:	b212      	sxth	r2, r2
 8003a4e:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8003a50:	7c7a      	ldrb	r2, [r7, #17]
 8003a52:	683b      	ldr	r3, [r7, #0]
 8003a54:	3304      	adds	r3, #4
 8003a56:	b212      	sxth	r2, r2
 8003a58:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8003a5a:	683b      	ldr	r3, [r7, #0]
 8003a5c:	3304      	adds	r3, #4
 8003a5e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	021b      	lsls	r3, r3, #8
 8003a66:	b29b      	uxth	r3, r3
 8003a68:	7c3a      	ldrb	r2, [r7, #16]
 8003a6a:	4413      	add	r3, r2
 8003a6c:	b29a      	uxth	r2, r3
 8003a6e:	683b      	ldr	r3, [r7, #0]
 8003a70:	3304      	adds	r3, #4
 8003a72:	b212      	sxth	r2, r2
 8003a74:	801a      	strh	r2, [r3, #0]

  return ret;
 8003a76:	697b      	ldr	r3, [r7, #20]
}
 8003a78:	4618      	mov	r0, r3
 8003a7a:	3718      	adds	r7, #24
 8003a7c:	46bd      	mov	sp, r7
 8003a7e:	bd80      	pop	{r7, pc}

08003a80 <lsm6dsl_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_device_id_get(const stmdev_ctx_t *ctx, uint8_t *buff)
{
 8003a80:	b580      	push	{r7, lr}
 8003a82:	b084      	sub	sp, #16
 8003a84:	af00      	add	r7, sp, #0
 8003a86:	6078      	str	r0, [r7, #4]
 8003a88:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_WHO_AM_I, buff, 1);
 8003a8a:	2301      	movs	r3, #1
 8003a8c:	683a      	ldr	r2, [r7, #0]
 8003a8e:	210f      	movs	r1, #15
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	f7ff fe7b 	bl	800378c <lsm6dsl_read_reg>
 8003a96:	60f8      	str	r0, [r7, #12]

  return ret;
 8003a98:	68fb      	ldr	r3, [r7, #12]
}
 8003a9a:	4618      	mov	r0, r3
 8003a9c:	3710      	adds	r7, #16
 8003a9e:	46bd      	mov	sp, r7
 8003aa0:	bd80      	pop	{r7, pc}

08003aa2 <lsm6dsl_auto_increment_set>:
  * @param  val    Change the values of if_inc in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_auto_increment_set(const stmdev_ctx_t *ctx, uint8_t val)
{
 8003aa2:	b580      	push	{r7, lr}
 8003aa4:	b084      	sub	sp, #16
 8003aa6:	af00      	add	r7, sp, #0
 8003aa8:	6078      	str	r0, [r7, #4]
 8003aaa:	460b      	mov	r3, r1
 8003aac:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8003aae:	f107 0208 	add.w	r2, r7, #8
 8003ab2:	2301      	movs	r3, #1
 8003ab4:	2112      	movs	r1, #18
 8003ab6:	6878      	ldr	r0, [r7, #4]
 8003ab8:	f7ff fe68 	bl	800378c <lsm6dsl_read_reg>
 8003abc:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	d10f      	bne.n	8003ae4 <lsm6dsl_auto_increment_set+0x42>
  {
    ctrl3_c.if_inc = val;
 8003ac4:	78fb      	ldrb	r3, [r7, #3]
 8003ac6:	f003 0301 	and.w	r3, r3, #1
 8003aca:	b2da      	uxtb	r2, r3
 8003acc:	7a3b      	ldrb	r3, [r7, #8]
 8003ace:	f362 0382 	bfi	r3, r2, #2, #1
 8003ad2:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8003ad4:	f107 0208 	add.w	r2, r7, #8
 8003ad8:	2301      	movs	r3, #1
 8003ada:	2112      	movs	r1, #18
 8003adc:	6878      	ldr	r0, [r7, #4]
 8003ade:	f7ff fe73 	bl	80037c8 <lsm6dsl_write_reg>
 8003ae2:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8003ae4:	68fb      	ldr	r3, [r7, #12]
}
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	3710      	adds	r7, #16
 8003aea:	46bd      	mov	sp, r7
 8003aec:	bd80      	pop	{r7, pc}

08003aee <lsm6dsl_pin_int1_route_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_set(const stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t val)
{
 8003aee:	b580      	push	{r7, lr}
 8003af0:	b08a      	sub	sp, #40	@ 0x28
 8003af2:	af00      	add	r7, sp, #0
 8003af4:	6078      	str	r0, [r7, #4]
 8003af6:	6039      	str	r1, [r7, #0]
  lsm6dsl_md2_cfg_t md2_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  lsm6dsl_tap_cfg_t tap_cfg;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8003af8:	f107 021c 	add.w	r2, r7, #28
 8003afc:	2301      	movs	r3, #1
 8003afe:	210d      	movs	r1, #13
 8003b00:	6878      	ldr	r0, [r7, #4]
 8003b02:	f7ff fe43 	bl	800378c <lsm6dsl_read_reg>
 8003b06:	6278      	str	r0, [r7, #36]	@ 0x24

  if (ret == 0)
 8003b08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d147      	bne.n	8003b9e <lsm6dsl_pin_int1_route_set+0xb0>
  {
    int1_ctrl.int1_drdy_xl        = val.int1_drdy_xl;
 8003b0e:	783b      	ldrb	r3, [r7, #0]
 8003b10:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003b14:	b2da      	uxtb	r2, r3
 8003b16:	7f3b      	ldrb	r3, [r7, #28]
 8003b18:	f362 0300 	bfi	r3, r2, #0, #1
 8003b1c:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_drdy_g         = val.int1_drdy_g;
 8003b1e:	783b      	ldrb	r3, [r7, #0]
 8003b20:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003b24:	b2da      	uxtb	r2, r3
 8003b26:	7f3b      	ldrb	r3, [r7, #28]
 8003b28:	f362 0341 	bfi	r3, r2, #1, #1
 8003b2c:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_boot           = val.int1_boot;
 8003b2e:	783b      	ldrb	r3, [r7, #0]
 8003b30:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003b34:	b2da      	uxtb	r2, r3
 8003b36:	7f3b      	ldrb	r3, [r7, #28]
 8003b38:	f362 0382 	bfi	r3, r2, #2, #1
 8003b3c:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fth            = val.int1_fth;
 8003b3e:	783b      	ldrb	r3, [r7, #0]
 8003b40:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003b44:	b2da      	uxtb	r2, r3
 8003b46:	7f3b      	ldrb	r3, [r7, #28]
 8003b48:	f362 03c3 	bfi	r3, r2, #3, #1
 8003b4c:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_fifo_ovr       = val.int1_fifo_ovr;
 8003b4e:	783b      	ldrb	r3, [r7, #0]
 8003b50:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003b54:	b2da      	uxtb	r2, r3
 8003b56:	7f3b      	ldrb	r3, [r7, #28]
 8003b58:	f362 1304 	bfi	r3, r2, #4, #1
 8003b5c:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_full_flag      = val.int1_full_flag;
 8003b5e:	783b      	ldrb	r3, [r7, #0]
 8003b60:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003b64:	b2da      	uxtb	r2, r3
 8003b66:	7f3b      	ldrb	r3, [r7, #28]
 8003b68:	f362 1345 	bfi	r3, r2, #5, #1
 8003b6c:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_sign_mot       = val.int1_sign_mot;
 8003b6e:	783b      	ldrb	r3, [r7, #0]
 8003b70:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003b74:	b2da      	uxtb	r2, r3
 8003b76:	7f3b      	ldrb	r3, [r7, #28]
 8003b78:	f362 1386 	bfi	r3, r2, #6, #1
 8003b7c:	773b      	strb	r3, [r7, #28]
    int1_ctrl.int1_step_detector  = val.int1_step_detector;
 8003b7e:	783b      	ldrb	r3, [r7, #0]
 8003b80:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003b84:	b2da      	uxtb	r2, r3
 8003b86:	7f3b      	ldrb	r3, [r7, #28]
 8003b88:	f362 13c7 	bfi	r3, r2, #7, #1
 8003b8c:	773b      	strb	r3, [r7, #28]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8003b8e:	f107 021c 	add.w	r2, r7, #28
 8003b92:	2301      	movs	r3, #1
 8003b94:	210d      	movs	r1, #13
 8003b96:	6878      	ldr	r0, [r7, #4]
 8003b98:	f7ff fe16 	bl	80037c8 <lsm6dsl_write_reg>
 8003b9c:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8003b9e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba0:	2b00      	cmp	r3, #0
 8003ba2:	d107      	bne.n	8003bb4 <lsm6dsl_pin_int1_route_set+0xc6>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8003ba4:	f107 0218 	add.w	r2, r7, #24
 8003ba8:	2301      	movs	r3, #1
 8003baa:	215e      	movs	r1, #94	@ 0x5e
 8003bac:	6878      	ldr	r0, [r7, #4]
 8003bae:	f7ff fded 	bl	800378c <lsm6dsl_read_reg>
 8003bb2:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8003bb4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d107      	bne.n	8003bca <lsm6dsl_pin_int1_route_set+0xdc>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD2_CFG, (uint8_t *)&md2_cfg, 1);
 8003bba:	f107 0214 	add.w	r2, r7, #20
 8003bbe:	2301      	movs	r3, #1
 8003bc0:	215f      	movs	r1, #95	@ 0x5f
 8003bc2:	6878      	ldr	r0, [r7, #4]
 8003bc4:	f7ff fde2 	bl	800378c <lsm6dsl_read_reg>
 8003bc8:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8003bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d147      	bne.n	8003c60 <lsm6dsl_pin_int1_route_set+0x172>
  {
    md1_cfg.int1_timer           = val.int1_timer;
 8003bd0:	787b      	ldrb	r3, [r7, #1]
 8003bd2:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003bd6:	b2da      	uxtb	r2, r3
 8003bd8:	7e3b      	ldrb	r3, [r7, #24]
 8003bda:	f362 0300 	bfi	r3, r2, #0, #1
 8003bde:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_tilt            = val.int1_tilt;
 8003be0:	787b      	ldrb	r3, [r7, #1]
 8003be2:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003be6:	b2da      	uxtb	r2, r3
 8003be8:	7e3b      	ldrb	r3, [r7, #24]
 8003bea:	f362 0341 	bfi	r3, r2, #1, #1
 8003bee:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_6d              = val.int1_6d;
 8003bf0:	787b      	ldrb	r3, [r7, #1]
 8003bf2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003bf6:	b2da      	uxtb	r2, r3
 8003bf8:	7e3b      	ldrb	r3, [r7, #24]
 8003bfa:	f362 0382 	bfi	r3, r2, #2, #1
 8003bfe:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_double_tap      = val.int1_double_tap;
 8003c00:	787b      	ldrb	r3, [r7, #1]
 8003c02:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003c06:	b2da      	uxtb	r2, r3
 8003c08:	7e3b      	ldrb	r3, [r7, #24]
 8003c0a:	f362 03c3 	bfi	r3, r2, #3, #1
 8003c0e:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_ff              = val.int1_ff;
 8003c10:	787b      	ldrb	r3, [r7, #1]
 8003c12:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003c16:	b2da      	uxtb	r2, r3
 8003c18:	7e3b      	ldrb	r3, [r7, #24]
 8003c1a:	f362 1304 	bfi	r3, r2, #4, #1
 8003c1e:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_wu              = val.int1_wu;
 8003c20:	787b      	ldrb	r3, [r7, #1]
 8003c22:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003c26:	b2da      	uxtb	r2, r3
 8003c28:	7e3b      	ldrb	r3, [r7, #24]
 8003c2a:	f362 1345 	bfi	r3, r2, #5, #1
 8003c2e:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_single_tap      = val.int1_single_tap;
 8003c30:	787b      	ldrb	r3, [r7, #1]
 8003c32:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003c36:	b2da      	uxtb	r2, r3
 8003c38:	7e3b      	ldrb	r3, [r7, #24]
 8003c3a:	f362 1386 	bfi	r3, r2, #6, #1
 8003c3e:	763b      	strb	r3, [r7, #24]
    md1_cfg.int1_inact_state     = val.int1_inact_state;
 8003c40:	787b      	ldrb	r3, [r7, #1]
 8003c42:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003c46:	b2da      	uxtb	r2, r3
 8003c48:	7e3b      	ldrb	r3, [r7, #24]
 8003c4a:	f362 13c7 	bfi	r3, r2, #7, #1
 8003c4e:	763b      	strb	r3, [r7, #24]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8003c50:	f107 0218 	add.w	r2, r7, #24
 8003c54:	2301      	movs	r3, #1
 8003c56:	215e      	movs	r1, #94	@ 0x5e
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	f7ff fdb5 	bl	80037c8 <lsm6dsl_write_reg>
 8003c5e:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8003c60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d107      	bne.n	8003c76 <lsm6dsl_pin_int1_route_set+0x188>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8003c66:	f107 0210 	add.w	r2, r7, #16
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	2113      	movs	r1, #19
 8003c6e:	6878      	ldr	r0, [r7, #4]
 8003c70:	f7ff fd8c 	bl	800378c <lsm6dsl_read_reg>
 8003c74:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8003c76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d10f      	bne.n	8003c9c <lsm6dsl_pin_int1_route_set+0x1ae>
  {
    ctrl4_c.den_drdy_int1 = val.den_drdy_int1;
 8003c7c:	78bb      	ldrb	r3, [r7, #2]
 8003c7e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003c82:	b2da      	uxtb	r2, r3
 8003c84:	7c3b      	ldrb	r3, [r7, #16]
 8003c86:	f362 1304 	bfi	r3, r2, #4, #1
 8003c8a:	743b      	strb	r3, [r7, #16]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8003c8c:	f107 0210 	add.w	r2, r7, #16
 8003c90:	2301      	movs	r3, #1
 8003c92:	2113      	movs	r1, #19
 8003c94:	6878      	ldr	r0, [r7, #4]
 8003c96:	f7ff fd97 	bl	80037c8 <lsm6dsl_write_reg>
 8003c9a:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  if (ret == 0)
 8003c9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d107      	bne.n	8003cb2 <lsm6dsl_pin_int1_route_set+0x1c4>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8003ca2:	f107 0220 	add.w	r2, r7, #32
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	211a      	movs	r1, #26
 8003caa:	6878      	ldr	r0, [r7, #4]
 8003cac:	f7ff fd6e 	bl	800378c <lsm6dsl_read_reg>
 8003cb0:	6278      	str	r0, [r7, #36]	@ 0x24
                           (uint8_t *)&master_config, 1);
  }

  if (ret == 0)
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb4:	2b00      	cmp	r3, #0
 8003cb6:	d111      	bne.n	8003cdc <lsm6dsl_pin_int1_route_set+0x1ee>
  {
    master_config.drdy_on_int1   = val.den_drdy_int1;
 8003cb8:	78bb      	ldrb	r3, [r7, #2]
 8003cba:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003cbe:	b2da      	uxtb	r2, r3
 8003cc0:	f897 3020 	ldrb.w	r3, [r7, #32]
 8003cc4:	f362 13c7 	bfi	r3, r2, #7, #1
 8003cc8:	f887 3020 	strb.w	r3, [r7, #32]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8003ccc:	f107 0220 	add.w	r2, r7, #32
 8003cd0:	2301      	movs	r3, #1
 8003cd2:	211a      	movs	r1, #26
 8003cd4:	6878      	ldr	r0, [r7, #4]
 8003cd6:	f7ff fd77 	bl	80037c8 <lsm6dsl_write_reg>
 8003cda:	6278      	str	r0, [r7, #36]	@ 0x24
                            (uint8_t *)&master_config, 1);
  }

  if (ret == 0)
 8003cdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d158      	bne.n	8003d94 <lsm6dsl_pin_int1_route_set+0x2a6>
  {
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 8003ce2:	f107 020c 	add.w	r2, r7, #12
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	2158      	movs	r1, #88	@ 0x58
 8003cea:	6878      	ldr	r0, [r7, #4]
 8003cec:	f7ff fd4e 	bl	800378c <lsm6dsl_read_reg>
 8003cf0:	6278      	str	r0, [r7, #36]	@ 0x24

    if ((val.int1_6d != 0x00U) ||
 8003cf2:	787b      	ldrb	r3, [r7, #1]
 8003cf4:	f003 0304 	and.w	r3, r3, #4
 8003cf8:	b2db      	uxtb	r3, r3
 8003cfa:	2b00      	cmp	r3, #0
 8003cfc:	d141      	bne.n	8003d82 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_ff != 0x00U) ||
 8003cfe:	787b      	ldrb	r3, [r7, #1]
 8003d00:	f003 0310 	and.w	r3, r3, #16
 8003d04:	b2db      	uxtb	r3, r3
    if ((val.int1_6d != 0x00U) ||
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d13b      	bne.n	8003d82 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_wu != 0x00U) ||
 8003d0a:	787b      	ldrb	r3, [r7, #1]
 8003d0c:	f003 0320 	and.w	r3, r3, #32
 8003d10:	b2db      	uxtb	r3, r3
        (val.int1_ff != 0x00U) ||
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d135      	bne.n	8003d82 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_single_tap != 0x00U) ||
 8003d16:	787b      	ldrb	r3, [r7, #1]
 8003d18:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d1c:	b2db      	uxtb	r3, r3
        (val.int1_wu != 0x00U) ||
 8003d1e:	2b00      	cmp	r3, #0
 8003d20:	d12f      	bne.n	8003d82 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_double_tap != 0x00U) ||
 8003d22:	787b      	ldrb	r3, [r7, #1]
 8003d24:	f003 0308 	and.w	r3, r3, #8
 8003d28:	b2db      	uxtb	r3, r3
        (val.int1_single_tap != 0x00U) ||
 8003d2a:	2b00      	cmp	r3, #0
 8003d2c:	d129      	bne.n	8003d82 <lsm6dsl_pin_int1_route_set+0x294>
        (val.int1_inact_state != 0x00U) ||
 8003d2e:	787b      	ldrb	r3, [r7, #1]
 8003d30:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8003d34:	b2db      	uxtb	r3, r3
        (val.int1_double_tap != 0x00U) ||
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d123      	bne.n	8003d82 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_6d != 0x00U) ||
 8003d3a:	7d3b      	ldrb	r3, [r7, #20]
 8003d3c:	f003 0304 	and.w	r3, r3, #4
 8003d40:	b2db      	uxtb	r3, r3
        (val.int1_inact_state != 0x00U) ||
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d11d      	bne.n	8003d82 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_ff != 0x00U) ||
 8003d46:	7d3b      	ldrb	r3, [r7, #20]
 8003d48:	f003 0310 	and.w	r3, r3, #16
 8003d4c:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_6d != 0x00U) ||
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d117      	bne.n	8003d82 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_wu != 0x00U) ||
 8003d52:	7d3b      	ldrb	r3, [r7, #20]
 8003d54:	f003 0320 	and.w	r3, r3, #32
 8003d58:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_ff != 0x00U) ||
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d111      	bne.n	8003d82 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_single_tap != 0x00U) ||
 8003d5e:	7d3b      	ldrb	r3, [r7, #20]
 8003d60:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003d64:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_wu != 0x00U) ||
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d10b      	bne.n	8003d82 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_double_tap != 0x00U) ||
 8003d6a:	7d3b      	ldrb	r3, [r7, #20]
 8003d6c:	f003 0308 	and.w	r3, r3, #8
 8003d70:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_single_tap != 0x00U) ||
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d105      	bne.n	8003d82 <lsm6dsl_pin_int1_route_set+0x294>
        (md2_cfg.int2_inact_state != 0x00U))
 8003d76:	7d3b      	ldrb	r3, [r7, #20]
 8003d78:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8003d7c:	b2db      	uxtb	r3, r3
        (md2_cfg.int2_double_tap != 0x00U) ||
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	d004      	beq.n	8003d8c <lsm6dsl_pin_int1_route_set+0x29e>
    {
      tap_cfg.interrupts_enable = PROPERTY_ENABLE;
 8003d82:	7b3b      	ldrb	r3, [r7, #12]
 8003d84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003d88:	733b      	strb	r3, [r7, #12]
 8003d8a:	e003      	b.n	8003d94 <lsm6dsl_pin_int1_route_set+0x2a6>
    }

    else
    {
      tap_cfg.interrupts_enable = PROPERTY_DISABLE;
 8003d8c:	7b3b      	ldrb	r3, [r7, #12]
 8003d8e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003d92:	733b      	strb	r3, [r7, #12]
    }
  }

  if (ret == 0)
 8003d94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d107      	bne.n	8003daa <lsm6dsl_pin_int1_route_set+0x2bc>
  {
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_TAP_CFG, (uint8_t *)&tap_cfg, 1);
 8003d9a:	f107 020c 	add.w	r2, r7, #12
 8003d9e:	2301      	movs	r3, #1
 8003da0:	2158      	movs	r1, #88	@ 0x58
 8003da2:	6878      	ldr	r0, [r7, #4]
 8003da4:	f7ff fd10 	bl	80037c8 <lsm6dsl_write_reg>
 8003da8:	6278      	str	r0, [r7, #36]	@ 0x24
  }

  return ret;
 8003daa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8003dac:	4618      	mov	r0, r3
 8003dae:	3728      	adds	r7, #40	@ 0x28
 8003db0:	46bd      	mov	sp, r7
 8003db2:	bd80      	pop	{r7, pc}

08003db4 <lsm6dsl_pin_int1_route_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_pin_int1_route_get(const stmdev_ctx_t *ctx,
                                   lsm6dsl_int1_route_t *val)
{
 8003db4:	b580      	push	{r7, lr}
 8003db6:	b088      	sub	sp, #32
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	6078      	str	r0, [r7, #4]
 8003dbc:	6039      	str	r1, [r7, #0]
  lsm6dsl_int1_ctrl_t int1_ctrl;
  lsm6dsl_md1_cfg_t md1_cfg;
  lsm6dsl_ctrl4_c_t ctrl4_c;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_INT1_CTRL, (uint8_t *)&int1_ctrl, 1);
 8003dbe:	f107 0214 	add.w	r2, r7, #20
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	210d      	movs	r1, #13
 8003dc6:	6878      	ldr	r0, [r7, #4]
 8003dc8:	f7ff fce0 	bl	800378c <lsm6dsl_read_reg>
 8003dcc:	61f8      	str	r0, [r7, #28]

  if (ret == 0)
 8003dce:	69fb      	ldr	r3, [r7, #28]
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	f040 80c0 	bne.w	8003f56 <lsm6dsl_pin_int1_route_get+0x1a2>
  {
    val->int1_drdy_xl       = int1_ctrl.int1_drdy_xl;
 8003dd6:	7d3b      	ldrb	r3, [r7, #20]
 8003dd8:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003ddc:	b2d9      	uxtb	r1, r3
 8003dde:	683a      	ldr	r2, [r7, #0]
 8003de0:	7813      	ldrb	r3, [r2, #0]
 8003de2:	f361 0300 	bfi	r3, r1, #0, #1
 8003de6:	7013      	strb	r3, [r2, #0]
    val->int1_drdy_g        = int1_ctrl.int1_drdy_g;
 8003de8:	7d3b      	ldrb	r3, [r7, #20]
 8003dea:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003dee:	b2d9      	uxtb	r1, r3
 8003df0:	683a      	ldr	r2, [r7, #0]
 8003df2:	7813      	ldrb	r3, [r2, #0]
 8003df4:	f361 0341 	bfi	r3, r1, #1, #1
 8003df8:	7013      	strb	r3, [r2, #0]
    val->int1_boot          = int1_ctrl.int1_boot;
 8003dfa:	7d3b      	ldrb	r3, [r7, #20]
 8003dfc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003e00:	b2d9      	uxtb	r1, r3
 8003e02:	683a      	ldr	r2, [r7, #0]
 8003e04:	7813      	ldrb	r3, [r2, #0]
 8003e06:	f361 0382 	bfi	r3, r1, #2, #1
 8003e0a:	7013      	strb	r3, [r2, #0]
    val->int1_fth           = int1_ctrl.int1_fth;
 8003e0c:	7d3b      	ldrb	r3, [r7, #20]
 8003e0e:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003e12:	b2d9      	uxtb	r1, r3
 8003e14:	683a      	ldr	r2, [r7, #0]
 8003e16:	7813      	ldrb	r3, [r2, #0]
 8003e18:	f361 03c3 	bfi	r3, r1, #3, #1
 8003e1c:	7013      	strb	r3, [r2, #0]
    val->int1_fifo_ovr      = int1_ctrl.int1_fifo_ovr;
 8003e1e:	7d3b      	ldrb	r3, [r7, #20]
 8003e20:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003e24:	b2d9      	uxtb	r1, r3
 8003e26:	683a      	ldr	r2, [r7, #0]
 8003e28:	7813      	ldrb	r3, [r2, #0]
 8003e2a:	f361 1304 	bfi	r3, r1, #4, #1
 8003e2e:	7013      	strb	r3, [r2, #0]
    val->int1_full_flag     = int1_ctrl.int1_full_flag;
 8003e30:	7d3b      	ldrb	r3, [r7, #20]
 8003e32:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003e36:	b2d9      	uxtb	r1, r3
 8003e38:	683a      	ldr	r2, [r7, #0]
 8003e3a:	7813      	ldrb	r3, [r2, #0]
 8003e3c:	f361 1345 	bfi	r3, r1, #5, #1
 8003e40:	7013      	strb	r3, [r2, #0]
    val->int1_sign_mot      = int1_ctrl.int1_sign_mot;
 8003e42:	7d3b      	ldrb	r3, [r7, #20]
 8003e44:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003e48:	b2d9      	uxtb	r1, r3
 8003e4a:	683a      	ldr	r2, [r7, #0]
 8003e4c:	7813      	ldrb	r3, [r2, #0]
 8003e4e:	f361 1386 	bfi	r3, r1, #6, #1
 8003e52:	7013      	strb	r3, [r2, #0]
    val->int1_step_detector = int1_ctrl.int1_step_detector ;
 8003e54:	7d3b      	ldrb	r3, [r7, #20]
 8003e56:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003e5a:	b2d9      	uxtb	r1, r3
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	7813      	ldrb	r3, [r2, #0]
 8003e60:	f361 13c7 	bfi	r3, r1, #7, #1
 8003e64:	7013      	strb	r3, [r2, #0]
    ret = lsm6dsl_read_reg(ctx, LSM6DSL_MD1_CFG, (uint8_t *)&md1_cfg, 1);
 8003e66:	f107 0210 	add.w	r2, r7, #16
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	215e      	movs	r1, #94	@ 0x5e
 8003e6e:	6878      	ldr	r0, [r7, #4]
 8003e70:	f7ff fc8c 	bl	800378c <lsm6dsl_read_reg>
 8003e74:	61f8      	str	r0, [r7, #28]

    if (ret == 0)
 8003e76:	69fb      	ldr	r3, [r7, #28]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d16c      	bne.n	8003f56 <lsm6dsl_pin_int1_route_get+0x1a2>
    {
      val->int1_timer       = md1_cfg.int1_timer;
 8003e7c:	7c3b      	ldrb	r3, [r7, #16]
 8003e7e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8003e82:	b2d9      	uxtb	r1, r3
 8003e84:	683a      	ldr	r2, [r7, #0]
 8003e86:	7853      	ldrb	r3, [r2, #1]
 8003e88:	f361 0300 	bfi	r3, r1, #0, #1
 8003e8c:	7053      	strb	r3, [r2, #1]
      val->int1_tilt        = md1_cfg.int1_tilt;
 8003e8e:	7c3b      	ldrb	r3, [r7, #16]
 8003e90:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8003e94:	b2d9      	uxtb	r1, r3
 8003e96:	683a      	ldr	r2, [r7, #0]
 8003e98:	7853      	ldrb	r3, [r2, #1]
 8003e9a:	f361 0341 	bfi	r3, r1, #1, #1
 8003e9e:	7053      	strb	r3, [r2, #1]
      val->int1_6d          = md1_cfg.int1_6d;
 8003ea0:	7c3b      	ldrb	r3, [r7, #16]
 8003ea2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8003ea6:	b2d9      	uxtb	r1, r3
 8003ea8:	683a      	ldr	r2, [r7, #0]
 8003eaa:	7853      	ldrb	r3, [r2, #1]
 8003eac:	f361 0382 	bfi	r3, r1, #2, #1
 8003eb0:	7053      	strb	r3, [r2, #1]
      val->int1_double_tap  = md1_cfg.int1_double_tap;
 8003eb2:	7c3b      	ldrb	r3, [r7, #16]
 8003eb4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8003eb8:	b2d9      	uxtb	r1, r3
 8003eba:	683a      	ldr	r2, [r7, #0]
 8003ebc:	7853      	ldrb	r3, [r2, #1]
 8003ebe:	f361 03c3 	bfi	r3, r1, #3, #1
 8003ec2:	7053      	strb	r3, [r2, #1]
      val->int1_ff          = md1_cfg.int1_ff;
 8003ec4:	7c3b      	ldrb	r3, [r7, #16]
 8003ec6:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003eca:	b2d9      	uxtb	r1, r3
 8003ecc:	683a      	ldr	r2, [r7, #0]
 8003ece:	7853      	ldrb	r3, [r2, #1]
 8003ed0:	f361 1304 	bfi	r3, r1, #4, #1
 8003ed4:	7053      	strb	r3, [r2, #1]
      val->int1_wu          = md1_cfg.int1_wu;
 8003ed6:	7c3b      	ldrb	r3, [r7, #16]
 8003ed8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8003edc:	b2d9      	uxtb	r1, r3
 8003ede:	683a      	ldr	r2, [r7, #0]
 8003ee0:	7853      	ldrb	r3, [r2, #1]
 8003ee2:	f361 1345 	bfi	r3, r1, #5, #1
 8003ee6:	7053      	strb	r3, [r2, #1]
      val->int1_single_tap  = md1_cfg.int1_single_tap;
 8003ee8:	7c3b      	ldrb	r3, [r7, #16]
 8003eea:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8003eee:	b2d9      	uxtb	r1, r3
 8003ef0:	683a      	ldr	r2, [r7, #0]
 8003ef2:	7853      	ldrb	r3, [r2, #1]
 8003ef4:	f361 1386 	bfi	r3, r1, #6, #1
 8003ef8:	7053      	strb	r3, [r2, #1]
      val->int1_inact_state = md1_cfg.int1_inact_state;
 8003efa:	7c3b      	ldrb	r3, [r7, #16]
 8003efc:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003f00:	b2d9      	uxtb	r1, r3
 8003f02:	683a      	ldr	r2, [r7, #0]
 8003f04:	7853      	ldrb	r3, [r2, #1]
 8003f06:	f361 13c7 	bfi	r3, r1, #7, #1
 8003f0a:	7053      	strb	r3, [r2, #1]
      ret = lsm6dsl_read_reg(ctx, LSM6DSL_CTRL4_C, (uint8_t *)&ctrl4_c, 1);
 8003f0c:	f107 020c 	add.w	r2, r7, #12
 8003f10:	2301      	movs	r3, #1
 8003f12:	2113      	movs	r1, #19
 8003f14:	6878      	ldr	r0, [r7, #4]
 8003f16:	f7ff fc39 	bl	800378c <lsm6dsl_read_reg>
 8003f1a:	61f8      	str	r0, [r7, #28]

      if (ret == 0)
 8003f1c:	69fb      	ldr	r3, [r7, #28]
 8003f1e:	2b00      	cmp	r3, #0
 8003f20:	d119      	bne.n	8003f56 <lsm6dsl_pin_int1_route_get+0x1a2>
      {
        val->den_drdy_int1 = ctrl4_c.den_drdy_int1;
 8003f22:	7b3b      	ldrb	r3, [r7, #12]
 8003f24:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8003f28:	b2d9      	uxtb	r1, r3
 8003f2a:	683a      	ldr	r2, [r7, #0]
 8003f2c:	7893      	ldrb	r3, [r2, #2]
 8003f2e:	f361 0300 	bfi	r3, r1, #0, #1
 8003f32:	7093      	strb	r3, [r2, #2]
        ret = lsm6dsl_read_reg(ctx, LSM6DSL_MASTER_CONFIG,
 8003f34:	f107 0218 	add.w	r2, r7, #24
 8003f38:	2301      	movs	r3, #1
 8003f3a:	211a      	movs	r1, #26
 8003f3c:	6878      	ldr	r0, [r7, #4]
 8003f3e:	f7ff fc25 	bl	800378c <lsm6dsl_read_reg>
 8003f42:	61f8      	str	r0, [r7, #28]
                               (uint8_t *)&master_config, 1);
        val->den_drdy_int1 = master_config.drdy_on_int1;
 8003f44:	7e3b      	ldrb	r3, [r7, #24]
 8003f46:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8003f4a:	b2d9      	uxtb	r1, r3
 8003f4c:	683a      	ldr	r2, [r7, #0]
 8003f4e:	7893      	ldrb	r3, [r2, #2]
 8003f50:	f361 0300 	bfi	r3, r1, #0, #1
 8003f54:	7093      	strb	r3, [r2, #2]
      }
    }
  }

  return ret;
 8003f56:	69fb      	ldr	r3, [r7, #28]
}
 8003f58:	4618      	mov	r0, r3
 8003f5a:	3720      	adds	r7, #32
 8003f5c:	46bd      	mov	sp, r7
 8003f5e:	bd80      	pop	{r7, pc}

08003f60 <lsm6dsl_fifo_mode_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsl_fifo_mode_set(const stmdev_ctx_t *ctx,
                              lsm6dsl_fifo_mode_t val)
{
 8003f60:	b580      	push	{r7, lr}
 8003f62:	b084      	sub	sp, #16
 8003f64:	af00      	add	r7, sp, #0
 8003f66:	6078      	str	r0, [r7, #4]
 8003f68:	460b      	mov	r3, r1
 8003f6a:	70fb      	strb	r3, [r7, #3]
  lsm6dsl_fifo_ctrl5_t fifo_ctrl5;
  int32_t ret;

  ret = lsm6dsl_read_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8003f6c:	f107 0208 	add.w	r2, r7, #8
 8003f70:	2301      	movs	r3, #1
 8003f72:	210a      	movs	r1, #10
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	f7ff fc09 	bl	800378c <lsm6dsl_read_reg>
 8003f7a:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&fifo_ctrl5, 1);

  if (ret == 0)
 8003f7c:	68fb      	ldr	r3, [r7, #12]
 8003f7e:	2b00      	cmp	r3, #0
 8003f80:	d10f      	bne.n	8003fa2 <lsm6dsl_fifo_mode_set+0x42>
  {
    fifo_ctrl5.fifo_mode = (uint8_t)val;
 8003f82:	78fb      	ldrb	r3, [r7, #3]
 8003f84:	f003 0307 	and.w	r3, r3, #7
 8003f88:	b2da      	uxtb	r2, r3
 8003f8a:	7a3b      	ldrb	r3, [r7, #8]
 8003f8c:	f362 0302 	bfi	r3, r2, #0, #3
 8003f90:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsl_write_reg(ctx, LSM6DSL_FIFO_CTRL5,
 8003f92:	f107 0208 	add.w	r2, r7, #8
 8003f96:	2301      	movs	r3, #1
 8003f98:	210a      	movs	r1, #10
 8003f9a:	6878      	ldr	r0, [r7, #4]
 8003f9c:	f7ff fc14 	bl	80037c8 <lsm6dsl_write_reg>
 8003fa0:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&fifo_ctrl5, 1);
  }

  return ret;
 8003fa2:	68fb      	ldr	r3, [r7, #12]
}
 8003fa4:	4618      	mov	r0, r3
 8003fa6:	3710      	adds	r7, #16
 8003fa8:	46bd      	mov	sp, r7
 8003faa:	bd80      	pop	{r7, pc}

08003fac <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003fac:	b580      	push	{r7, lr}
 8003fae:	b082      	sub	sp, #8
 8003fb0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003fb6:	2003      	movs	r0, #3
 8003fb8:	f000 f960 	bl	800427c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8003fbc:	2000      	movs	r0, #0
 8003fbe:	f000 f80d 	bl	8003fdc <HAL_InitTick>
 8003fc2:	4603      	mov	r3, r0
 8003fc4:	2b00      	cmp	r3, #0
 8003fc6:	d002      	beq.n	8003fce <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8003fc8:	2301      	movs	r3, #1
 8003fca:	71fb      	strb	r3, [r7, #7]
 8003fcc:	e001      	b.n	8003fd2 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8003fce:	f7fe fa91 	bl	80024f4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8003fd2:	79fb      	ldrb	r3, [r7, #7]
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3708      	adds	r7, #8
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}

08003fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b084      	sub	sp, #16
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8003fe4:	2300      	movs	r3, #0
 8003fe6:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8003fe8:	4b17      	ldr	r3, [pc, #92]	@ (8004048 <HAL_InitTick+0x6c>)
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	2b00      	cmp	r3, #0
 8003fee:	d023      	beq.n	8004038 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8003ff0:	4b16      	ldr	r3, [pc, #88]	@ (800404c <HAL_InitTick+0x70>)
 8003ff2:	681a      	ldr	r2, [r3, #0]
 8003ff4:	4b14      	ldr	r3, [pc, #80]	@ (8004048 <HAL_InitTick+0x6c>)
 8003ff6:	781b      	ldrb	r3, [r3, #0]
 8003ff8:	4619      	mov	r1, r3
 8003ffa:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ffe:	fbb3 f3f1 	udiv	r3, r3, r1
 8004002:	fbb2 f3f3 	udiv	r3, r2, r3
 8004006:	4618      	mov	r0, r3
 8004008:	f000 f96d 	bl	80042e6 <HAL_SYSTICK_Config>
 800400c:	4603      	mov	r3, r0
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10f      	bne.n	8004032 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004012:	687b      	ldr	r3, [r7, #4]
 8004014:	2b0f      	cmp	r3, #15
 8004016:	d809      	bhi.n	800402c <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004018:	2200      	movs	r2, #0
 800401a:	6879      	ldr	r1, [r7, #4]
 800401c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8004020:	f000 f937 	bl	8004292 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004024:	4a0a      	ldr	r2, [pc, #40]	@ (8004050 <HAL_InitTick+0x74>)
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	6013      	str	r3, [r2, #0]
 800402a:	e007      	b.n	800403c <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 800402c:	2301      	movs	r3, #1
 800402e:	73fb      	strb	r3, [r7, #15]
 8004030:	e004      	b.n	800403c <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8004032:	2301      	movs	r3, #1
 8004034:	73fb      	strb	r3, [r7, #15]
 8004036:	e001      	b.n	800403c <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8004038:	2301      	movs	r3, #1
 800403a:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800403c:	7bfb      	ldrb	r3, [r7, #15]
}
 800403e:	4618      	mov	r0, r3
 8004040:	3710      	adds	r7, #16
 8004042:	46bd      	mov	sp, r7
 8004044:	bd80      	pop	{r7, pc}
 8004046:	bf00      	nop
 8004048:	20000030 	.word	0x20000030
 800404c:	20000014 	.word	0x20000014
 8004050:	2000002c 	.word	0x2000002c

08004054 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004054:	b480      	push	{r7}
 8004056:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8004058:	4b06      	ldr	r3, [pc, #24]	@ (8004074 <HAL_IncTick+0x20>)
 800405a:	781b      	ldrb	r3, [r3, #0]
 800405c:	461a      	mov	r2, r3
 800405e:	4b06      	ldr	r3, [pc, #24]	@ (8004078 <HAL_IncTick+0x24>)
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4413      	add	r3, r2
 8004064:	4a04      	ldr	r2, [pc, #16]	@ (8004078 <HAL_IncTick+0x24>)
 8004066:	6013      	str	r3, [r2, #0]
}
 8004068:	bf00      	nop
 800406a:	46bd      	mov	sp, r7
 800406c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004070:	4770      	bx	lr
 8004072:	bf00      	nop
 8004074:	20000030 	.word	0x20000030
 8004078:	20001f38 	.word	0x20001f38

0800407c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800407c:	b480      	push	{r7}
 800407e:	af00      	add	r7, sp, #0
  return uwTick;
 8004080:	4b03      	ldr	r3, [pc, #12]	@ (8004090 <HAL_GetTick+0x14>)
 8004082:	681b      	ldr	r3, [r3, #0]
}
 8004084:	4618      	mov	r0, r3
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	20001f38 	.word	0x20001f38

08004094 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004094:	b580      	push	{r7, lr}
 8004096:	b084      	sub	sp, #16
 8004098:	af00      	add	r7, sp, #0
 800409a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800409c:	f7ff ffee 	bl	800407c <HAL_GetTick>
 80040a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 80040a6:	68fb      	ldr	r3, [r7, #12]
 80040a8:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80040ac:	d005      	beq.n	80040ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 80040ae:	4b0a      	ldr	r3, [pc, #40]	@ (80040d8 <HAL_Delay+0x44>)
 80040b0:	781b      	ldrb	r3, [r3, #0]
 80040b2:	461a      	mov	r2, r3
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	4413      	add	r3, r2
 80040b8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80040ba:	bf00      	nop
 80040bc:	f7ff ffde 	bl	800407c <HAL_GetTick>
 80040c0:	4602      	mov	r2, r0
 80040c2:	68bb      	ldr	r3, [r7, #8]
 80040c4:	1ad3      	subs	r3, r2, r3
 80040c6:	68fa      	ldr	r2, [r7, #12]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d8f7      	bhi.n	80040bc <HAL_Delay+0x28>
  {
  }
}
 80040cc:	bf00      	nop
 80040ce:	bf00      	nop
 80040d0:	3710      	adds	r7, #16
 80040d2:	46bd      	mov	sp, r7
 80040d4:	bd80      	pop	{r7, pc}
 80040d6:	bf00      	nop
 80040d8:	20000030 	.word	0x20000030

080040dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040dc:	b480      	push	{r7}
 80040de:	b085      	sub	sp, #20
 80040e0:	af00      	add	r7, sp, #0
 80040e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	f003 0307 	and.w	r3, r3, #7
 80040ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040ec:	4b0c      	ldr	r3, [pc, #48]	@ (8004120 <__NVIC_SetPriorityGrouping+0x44>)
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040f2:	68ba      	ldr	r2, [r7, #8]
 80040f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80040f8:	4013      	ands	r3, r2
 80040fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040fc:	68fb      	ldr	r3, [r7, #12]
 80040fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004104:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8004108:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800410c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800410e:	4a04      	ldr	r2, [pc, #16]	@ (8004120 <__NVIC_SetPriorityGrouping+0x44>)
 8004110:	68bb      	ldr	r3, [r7, #8]
 8004112:	60d3      	str	r3, [r2, #12]
}
 8004114:	bf00      	nop
 8004116:	3714      	adds	r7, #20
 8004118:	46bd      	mov	sp, r7
 800411a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411e:	4770      	bx	lr
 8004120:	e000ed00 	.word	0xe000ed00

08004124 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004124:	b480      	push	{r7}
 8004126:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004128:	4b04      	ldr	r3, [pc, #16]	@ (800413c <__NVIC_GetPriorityGrouping+0x18>)
 800412a:	68db      	ldr	r3, [r3, #12]
 800412c:	0a1b      	lsrs	r3, r3, #8
 800412e:	f003 0307 	and.w	r3, r3, #7
}
 8004132:	4618      	mov	r0, r3
 8004134:	46bd      	mov	sp, r7
 8004136:	f85d 7b04 	ldr.w	r7, [sp], #4
 800413a:	4770      	bx	lr
 800413c:	e000ed00 	.word	0xe000ed00

08004140 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004140:	b480      	push	{r7}
 8004142:	b083      	sub	sp, #12
 8004144:	af00      	add	r7, sp, #0
 8004146:	4603      	mov	r3, r0
 8004148:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800414a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800414e:	2b00      	cmp	r3, #0
 8004150:	db0b      	blt.n	800416a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8004152:	79fb      	ldrb	r3, [r7, #7]
 8004154:	f003 021f 	and.w	r2, r3, #31
 8004158:	4907      	ldr	r1, [pc, #28]	@ (8004178 <__NVIC_EnableIRQ+0x38>)
 800415a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800415e:	095b      	lsrs	r3, r3, #5
 8004160:	2001      	movs	r0, #1
 8004162:	fa00 f202 	lsl.w	r2, r0, r2
 8004166:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800416a:	bf00      	nop
 800416c:	370c      	adds	r7, #12
 800416e:	46bd      	mov	sp, r7
 8004170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004174:	4770      	bx	lr
 8004176:	bf00      	nop
 8004178:	e000e100 	.word	0xe000e100

0800417c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800417c:	b480      	push	{r7}
 800417e:	b083      	sub	sp, #12
 8004180:	af00      	add	r7, sp, #0
 8004182:	4603      	mov	r3, r0
 8004184:	6039      	str	r1, [r7, #0]
 8004186:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004188:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800418c:	2b00      	cmp	r3, #0
 800418e:	db0a      	blt.n	80041a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004190:	683b      	ldr	r3, [r7, #0]
 8004192:	b2da      	uxtb	r2, r3
 8004194:	490c      	ldr	r1, [pc, #48]	@ (80041c8 <__NVIC_SetPriority+0x4c>)
 8004196:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800419a:	0112      	lsls	r2, r2, #4
 800419c:	b2d2      	uxtb	r2, r2
 800419e:	440b      	add	r3, r1
 80041a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80041a4:	e00a      	b.n	80041bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80041a6:	683b      	ldr	r3, [r7, #0]
 80041a8:	b2da      	uxtb	r2, r3
 80041aa:	4908      	ldr	r1, [pc, #32]	@ (80041cc <__NVIC_SetPriority+0x50>)
 80041ac:	79fb      	ldrb	r3, [r7, #7]
 80041ae:	f003 030f 	and.w	r3, r3, #15
 80041b2:	3b04      	subs	r3, #4
 80041b4:	0112      	lsls	r2, r2, #4
 80041b6:	b2d2      	uxtb	r2, r2
 80041b8:	440b      	add	r3, r1
 80041ba:	761a      	strb	r2, [r3, #24]
}
 80041bc:	bf00      	nop
 80041be:	370c      	adds	r7, #12
 80041c0:	46bd      	mov	sp, r7
 80041c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c6:	4770      	bx	lr
 80041c8:	e000e100 	.word	0xe000e100
 80041cc:	e000ed00 	.word	0xe000ed00

080041d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041d0:	b480      	push	{r7}
 80041d2:	b089      	sub	sp, #36	@ 0x24
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	60f8      	str	r0, [r7, #12]
 80041d8:	60b9      	str	r1, [r7, #8]
 80041da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f003 0307 	and.w	r3, r3, #7
 80041e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041e4:	69fb      	ldr	r3, [r7, #28]
 80041e6:	f1c3 0307 	rsb	r3, r3, #7
 80041ea:	2b04      	cmp	r3, #4
 80041ec:	bf28      	it	cs
 80041ee:	2304      	movcs	r3, #4
 80041f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041f2:	69fb      	ldr	r3, [r7, #28]
 80041f4:	3304      	adds	r3, #4
 80041f6:	2b06      	cmp	r3, #6
 80041f8:	d902      	bls.n	8004200 <NVIC_EncodePriority+0x30>
 80041fa:	69fb      	ldr	r3, [r7, #28]
 80041fc:	3b03      	subs	r3, #3
 80041fe:	e000      	b.n	8004202 <NVIC_EncodePriority+0x32>
 8004200:	2300      	movs	r3, #0
 8004202:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004204:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8004208:	69bb      	ldr	r3, [r7, #24]
 800420a:	fa02 f303 	lsl.w	r3, r2, r3
 800420e:	43da      	mvns	r2, r3
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	401a      	ands	r2, r3
 8004214:	697b      	ldr	r3, [r7, #20]
 8004216:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004218:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800421c:	697b      	ldr	r3, [r7, #20]
 800421e:	fa01 f303 	lsl.w	r3, r1, r3
 8004222:	43d9      	mvns	r1, r3
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004228:	4313      	orrs	r3, r2
         );
}
 800422a:	4618      	mov	r0, r3
 800422c:	3724      	adds	r7, #36	@ 0x24
 800422e:	46bd      	mov	sp, r7
 8004230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004234:	4770      	bx	lr
	...

08004238 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004238:	b580      	push	{r7, lr}
 800423a:	b082      	sub	sp, #8
 800423c:	af00      	add	r7, sp, #0
 800423e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	3b01      	subs	r3, #1
 8004244:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004248:	d301      	bcc.n	800424e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800424a:	2301      	movs	r3, #1
 800424c:	e00f      	b.n	800426e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800424e:	4a0a      	ldr	r2, [pc, #40]	@ (8004278 <SysTick_Config+0x40>)
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	3b01      	subs	r3, #1
 8004254:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8004256:	210f      	movs	r1, #15
 8004258:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800425c:	f7ff ff8e 	bl	800417c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004260:	4b05      	ldr	r3, [pc, #20]	@ (8004278 <SysTick_Config+0x40>)
 8004262:	2200      	movs	r2, #0
 8004264:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8004266:	4b04      	ldr	r3, [pc, #16]	@ (8004278 <SysTick_Config+0x40>)
 8004268:	2207      	movs	r2, #7
 800426a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800426c:	2300      	movs	r3, #0
}
 800426e:	4618      	mov	r0, r3
 8004270:	3708      	adds	r7, #8
 8004272:	46bd      	mov	sp, r7
 8004274:	bd80      	pop	{r7, pc}
 8004276:	bf00      	nop
 8004278:	e000e010 	.word	0xe000e010

0800427c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800427c:	b580      	push	{r7, lr}
 800427e:	b082      	sub	sp, #8
 8004280:	af00      	add	r7, sp, #0
 8004282:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004284:	6878      	ldr	r0, [r7, #4]
 8004286:	f7ff ff29 	bl	80040dc <__NVIC_SetPriorityGrouping>
}
 800428a:	bf00      	nop
 800428c:	3708      	adds	r7, #8
 800428e:	46bd      	mov	sp, r7
 8004290:	bd80      	pop	{r7, pc}

08004292 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004292:	b580      	push	{r7, lr}
 8004294:	b086      	sub	sp, #24
 8004296:	af00      	add	r7, sp, #0
 8004298:	4603      	mov	r3, r0
 800429a:	60b9      	str	r1, [r7, #8]
 800429c:	607a      	str	r2, [r7, #4]
 800429e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80042a0:	2300      	movs	r3, #0
 80042a2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80042a4:	f7ff ff3e 	bl	8004124 <__NVIC_GetPriorityGrouping>
 80042a8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80042aa:	687a      	ldr	r2, [r7, #4]
 80042ac:	68b9      	ldr	r1, [r7, #8]
 80042ae:	6978      	ldr	r0, [r7, #20]
 80042b0:	f7ff ff8e 	bl	80041d0 <NVIC_EncodePriority>
 80042b4:	4602      	mov	r2, r0
 80042b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042ba:	4611      	mov	r1, r2
 80042bc:	4618      	mov	r0, r3
 80042be:	f7ff ff5d 	bl	800417c <__NVIC_SetPriority>
}
 80042c2:	bf00      	nop
 80042c4:	3718      	adds	r7, #24
 80042c6:	46bd      	mov	sp, r7
 80042c8:	bd80      	pop	{r7, pc}

080042ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042ca:	b580      	push	{r7, lr}
 80042cc:	b082      	sub	sp, #8
 80042ce:	af00      	add	r7, sp, #0
 80042d0:	4603      	mov	r3, r0
 80042d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042d8:	4618      	mov	r0, r3
 80042da:	f7ff ff31 	bl	8004140 <__NVIC_EnableIRQ>
}
 80042de:	bf00      	nop
 80042e0:	3708      	adds	r7, #8
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b082      	sub	sp, #8
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042ee:	6878      	ldr	r0, [r7, #4]
 80042f0:	f7ff ffa2 	bl	8004238 <SysTick_Config>
 80042f4:	4603      	mov	r3, r0
}
 80042f6:	4618      	mov	r0, r3
 80042f8:	3708      	adds	r7, #8
 80042fa:	46bd      	mov	sp, r7
 80042fc:	bd80      	pop	{r7, pc}

080042fe <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80042fe:	b580      	push	{r7, lr}
 8004300:	b084      	sub	sp, #16
 8004302:	af00      	add	r7, sp, #0
 8004304:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004306:	2300      	movs	r3, #0
 8004308:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8004310:	b2db      	uxtb	r3, r3
 8004312:	2b02      	cmp	r3, #2
 8004314:	d005      	beq.n	8004322 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2204      	movs	r2, #4
 800431a:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 800431c:	2301      	movs	r3, #1
 800431e:	73fb      	strb	r3, [r7, #15]
 8004320:	e029      	b.n	8004376 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f022 020e 	bic.w	r2, r2, #14
 8004330:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	681a      	ldr	r2, [r3, #0]
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f022 0201 	bic.w	r2, r2, #1
 8004340:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004346:	f003 021c 	and.w	r2, r3, #28
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434e:	2101      	movs	r1, #1
 8004350:	fa01 f202 	lsl.w	r2, r1, r2
 8004354:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2201      	movs	r2, #1
 800435a:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800436a:	2b00      	cmp	r3, #0
 800436c:	d003      	beq.n	8004376 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	4798      	blx	r3
    }
  }
  return status;
 8004376:	7bfb      	ldrb	r3, [r7, #15]
}
 8004378:	4618      	mov	r0, r3
 800437a:	3710      	adds	r7, #16
 800437c:	46bd      	mov	sp, r7
 800437e:	bd80      	pop	{r7, pc}

08004380 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004380:	b480      	push	{r7}
 8004382:	b087      	sub	sp, #28
 8004384:	af00      	add	r7, sp, #0
 8004386:	60f8      	str	r0, [r7, #12]
 8004388:	460b      	mov	r3, r1
 800438a:	607a      	str	r2, [r7, #4]
 800438c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 800438e:	2300      	movs	r3, #0
 8004390:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 8004392:	7afb      	ldrb	r3, [r7, #11]
 8004394:	2b00      	cmp	r3, #0
 8004396:	d103      	bne.n	80043a0 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	687a      	ldr	r2, [r7, #4]
 800439c:	605a      	str	r2, [r3, #4]
      break;
 800439e:	e002      	b.n	80043a6 <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80043a0:	2301      	movs	r3, #1
 80043a2:	75fb      	strb	r3, [r7, #23]
      break;
 80043a4:	bf00      	nop
  }

  return status;
 80043a6:	7dfb      	ldrb	r3, [r7, #23]
}
 80043a8:	4618      	mov	r0, r3
 80043aa:	371c      	adds	r7, #28
 80043ac:	46bd      	mov	sp, r7
 80043ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043b2:	4770      	bx	lr

080043b4 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80043b4:	b480      	push	{r7}
 80043b6:	b083      	sub	sp, #12
 80043b8:	af00      	add	r7, sp, #0
 80043ba:	6078      	str	r0, [r7, #4]
 80043bc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d101      	bne.n	80043c8 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	e003      	b.n	80043d0 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	683a      	ldr	r2, [r7, #0]
 80043cc:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80043ce:	2300      	movs	r3, #0
  }
}
 80043d0:	4618      	mov	r0, r3
 80043d2:	370c      	adds	r7, #12
 80043d4:	46bd      	mov	sp, r7
 80043d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043da:	4770      	bx	lr

080043dc <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b086      	sub	sp, #24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset and line mask */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	0c1b      	lsrs	r3, r3, #16
 80043ea:	f003 0301 	and.w	r3, r3, #1
 80043ee:	617b      	str	r3, [r7, #20]
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	681b      	ldr	r3, [r3, #0]
 80043f4:	f003 031f 	and.w	r3, r3, #31
 80043f8:	2201      	movs	r2, #1
 80043fa:	fa02 f303 	lsl.w	r3, r2, r3
 80043fe:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8004400:	697b      	ldr	r3, [r7, #20]
 8004402:	015a      	lsls	r2, r3, #5
 8004404:	4b0c      	ldr	r3, [pc, #48]	@ (8004438 <HAL_EXTI_IRQHandler+0x5c>)
 8004406:	4413      	add	r3, r2
 8004408:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	693a      	ldr	r2, [r7, #16]
 8004410:	4013      	ands	r3, r2
 8004412:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8004414:	68bb      	ldr	r3, [r7, #8]
 8004416:	2b00      	cmp	r3, #0
 8004418:	d009      	beq.n	800442e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800441a:	68fb      	ldr	r3, [r7, #12]
 800441c:	693a      	ldr	r2, [r7, #16]
 800441e:	601a      	str	r2, [r3, #0]

    /* Call callback */
    if (hexti->PendingCallback != NULL)
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	685b      	ldr	r3, [r3, #4]
 8004424:	2b00      	cmp	r3, #0
 8004426:	d002      	beq.n	800442e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	685b      	ldr	r3, [r3, #4]
 800442c:	4798      	blx	r3
    }
  }
}
 800442e:	bf00      	nop
 8004430:	3718      	adds	r7, #24
 8004432:	46bd      	mov	sp, r7
 8004434:	bd80      	pop	{r7, pc}
 8004436:	bf00      	nop
 8004438:	40010414 	.word	0x40010414

0800443c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800443c:	b480      	push	{r7}
 800443e:	b087      	sub	sp, #28
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
 8004444:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004446:	2300      	movs	r3, #0
 8004448:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800444a:	e17f      	b.n	800474c <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800444c:	683b      	ldr	r3, [r7, #0]
 800444e:	681a      	ldr	r2, [r3, #0]
 8004450:	2101      	movs	r1, #1
 8004452:	697b      	ldr	r3, [r7, #20]
 8004454:	fa01 f303 	lsl.w	r3, r1, r3
 8004458:	4013      	ands	r3, r2
 800445a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	2b00      	cmp	r3, #0
 8004460:	f000 8171 	beq.w	8004746 <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004464:	683b      	ldr	r3, [r7, #0]
 8004466:	685b      	ldr	r3, [r3, #4]
 8004468:	f003 0303 	and.w	r3, r3, #3
 800446c:	2b01      	cmp	r3, #1
 800446e:	d005      	beq.n	800447c <HAL_GPIO_Init+0x40>
 8004470:	683b      	ldr	r3, [r7, #0]
 8004472:	685b      	ldr	r3, [r3, #4]
 8004474:	f003 0303 	and.w	r3, r3, #3
 8004478:	2b02      	cmp	r3, #2
 800447a:	d130      	bne.n	80044de <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	689b      	ldr	r3, [r3, #8]
 8004480:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8004482:	697b      	ldr	r3, [r7, #20]
 8004484:	005b      	lsls	r3, r3, #1
 8004486:	2203      	movs	r2, #3
 8004488:	fa02 f303 	lsl.w	r3, r2, r3
 800448c:	43db      	mvns	r3, r3
 800448e:	693a      	ldr	r2, [r7, #16]
 8004490:	4013      	ands	r3, r2
 8004492:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8004494:	683b      	ldr	r3, [r7, #0]
 8004496:	68da      	ldr	r2, [r3, #12]
 8004498:	697b      	ldr	r3, [r7, #20]
 800449a:	005b      	lsls	r3, r3, #1
 800449c:	fa02 f303 	lsl.w	r3, r2, r3
 80044a0:	693a      	ldr	r2, [r7, #16]
 80044a2:	4313      	orrs	r3, r2
 80044a4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	693a      	ldr	r2, [r7, #16]
 80044aa:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80044b2:	2201      	movs	r2, #1
 80044b4:	697b      	ldr	r3, [r7, #20]
 80044b6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ba:	43db      	mvns	r3, r3
 80044bc:	693a      	ldr	r2, [r7, #16]
 80044be:	4013      	ands	r3, r2
 80044c0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80044c2:	683b      	ldr	r3, [r7, #0]
 80044c4:	685b      	ldr	r3, [r3, #4]
 80044c6:	091b      	lsrs	r3, r3, #4
 80044c8:	f003 0201 	and.w	r2, r3, #1
 80044cc:	697b      	ldr	r3, [r7, #20]
 80044ce:	fa02 f303 	lsl.w	r3, r2, r3
 80044d2:	693a      	ldr	r2, [r7, #16]
 80044d4:	4313      	orrs	r3, r2
 80044d6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	693a      	ldr	r2, [r7, #16]
 80044dc:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	685b      	ldr	r3, [r3, #4]
 80044e2:	f003 0303 	and.w	r3, r3, #3
 80044e6:	2b03      	cmp	r3, #3
 80044e8:	d118      	bne.n	800451c <HAL_GPIO_Init+0xe0>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ee:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 80044f0:	2201      	movs	r2, #1
 80044f2:	697b      	ldr	r3, [r7, #20]
 80044f4:	fa02 f303 	lsl.w	r3, r2, r3
 80044f8:	43db      	mvns	r3, r3
 80044fa:	693a      	ldr	r2, [r7, #16]
 80044fc:	4013      	ands	r3, r2
 80044fe:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_MODE_ANALOG_ADC_CONTROL) >> 3) << position);
 8004500:	683b      	ldr	r3, [r7, #0]
 8004502:	685b      	ldr	r3, [r3, #4]
 8004504:	08db      	lsrs	r3, r3, #3
 8004506:	f003 0201 	and.w	r2, r3, #1
 800450a:	697b      	ldr	r3, [r7, #20]
 800450c:	fa02 f303 	lsl.w	r3, r2, r3
 8004510:	693a      	ldr	r2, [r7, #16]
 8004512:	4313      	orrs	r3, r2
 8004514:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	693a      	ldr	r2, [r7, #16]
 800451a:	62da      	str	r2, [r3, #44]	@ 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800451c:	683b      	ldr	r3, [r7, #0]
 800451e:	685b      	ldr	r3, [r3, #4]
 8004520:	f003 0303 	and.w	r3, r3, #3
 8004524:	2b03      	cmp	r3, #3
 8004526:	d017      	beq.n	8004558 <HAL_GPIO_Init+0x11c>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	68db      	ldr	r3, [r3, #12]
 800452c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 800452e:	697b      	ldr	r3, [r7, #20]
 8004530:	005b      	lsls	r3, r3, #1
 8004532:	2203      	movs	r2, #3
 8004534:	fa02 f303 	lsl.w	r3, r2, r3
 8004538:	43db      	mvns	r3, r3
 800453a:	693a      	ldr	r2, [r7, #16]
 800453c:	4013      	ands	r3, r2
 800453e:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004540:	683b      	ldr	r3, [r7, #0]
 8004542:	689a      	ldr	r2, [r3, #8]
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	fa02 f303 	lsl.w	r3, r2, r3
 800454c:	693a      	ldr	r2, [r7, #16]
 800454e:	4313      	orrs	r3, r2
 8004550:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8004552:	687b      	ldr	r3, [r7, #4]
 8004554:	693a      	ldr	r2, [r7, #16]
 8004556:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004558:	683b      	ldr	r3, [r7, #0]
 800455a:	685b      	ldr	r3, [r3, #4]
 800455c:	f003 0303 	and.w	r3, r3, #3
 8004560:	2b02      	cmp	r3, #2
 8004562:	d123      	bne.n	80045ac <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8004564:	697b      	ldr	r3, [r7, #20]
 8004566:	08da      	lsrs	r2, r3, #3
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	3208      	adds	r2, #8
 800456c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004570:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8004572:	697b      	ldr	r3, [r7, #20]
 8004574:	f003 0307 	and.w	r3, r3, #7
 8004578:	009b      	lsls	r3, r3, #2
 800457a:	220f      	movs	r2, #15
 800457c:	fa02 f303 	lsl.w	r3, r2, r3
 8004580:	43db      	mvns	r3, r3
 8004582:	693a      	ldr	r2, [r7, #16]
 8004584:	4013      	ands	r3, r2
 8004586:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8004588:	683b      	ldr	r3, [r7, #0]
 800458a:	691a      	ldr	r2, [r3, #16]
 800458c:	697b      	ldr	r3, [r7, #20]
 800458e:	f003 0307 	and.w	r3, r3, #7
 8004592:	009b      	lsls	r3, r3, #2
 8004594:	fa02 f303 	lsl.w	r3, r2, r3
 8004598:	693a      	ldr	r2, [r7, #16]
 800459a:	4313      	orrs	r3, r2
 800459c:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 800459e:	697b      	ldr	r3, [r7, #20]
 80045a0:	08da      	lsrs	r2, r3, #3
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	3208      	adds	r2, #8
 80045a6:	6939      	ldr	r1, [r7, #16]
 80045a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80045b2:	697b      	ldr	r3, [r7, #20]
 80045b4:	005b      	lsls	r3, r3, #1
 80045b6:	2203      	movs	r2, #3
 80045b8:	fa02 f303 	lsl.w	r3, r2, r3
 80045bc:	43db      	mvns	r3, r3
 80045be:	693a      	ldr	r2, [r7, #16]
 80045c0:	4013      	ands	r3, r2
 80045c2:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	685b      	ldr	r3, [r3, #4]
 80045c8:	f003 0203 	and.w	r2, r3, #3
 80045cc:	697b      	ldr	r3, [r7, #20]
 80045ce:	005b      	lsls	r3, r3, #1
 80045d0:	fa02 f303 	lsl.w	r3, r2, r3
 80045d4:	693a      	ldr	r2, [r7, #16]
 80045d6:	4313      	orrs	r3, r2
 80045d8:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80045da:	687b      	ldr	r3, [r7, #4]
 80045dc:	693a      	ldr	r2, [r7, #16]
 80045de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80045e0:	683b      	ldr	r3, [r7, #0]
 80045e2:	685b      	ldr	r3, [r3, #4]
 80045e4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	f000 80ac 	beq.w	8004746 <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80045ee:	4b5f      	ldr	r3, [pc, #380]	@ (800476c <HAL_GPIO_Init+0x330>)
 80045f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045f2:	4a5e      	ldr	r2, [pc, #376]	@ (800476c <HAL_GPIO_Init+0x330>)
 80045f4:	f043 0301 	orr.w	r3, r3, #1
 80045f8:	6613      	str	r3, [r2, #96]	@ 0x60
 80045fa:	4b5c      	ldr	r3, [pc, #368]	@ (800476c <HAL_GPIO_Init+0x330>)
 80045fc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80045fe:	f003 0301 	and.w	r3, r3, #1
 8004602:	60bb      	str	r3, [r7, #8]
 8004604:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8004606:	4a5a      	ldr	r2, [pc, #360]	@ (8004770 <HAL_GPIO_Init+0x334>)
 8004608:	697b      	ldr	r3, [r7, #20]
 800460a:	089b      	lsrs	r3, r3, #2
 800460c:	3302      	adds	r3, #2
 800460e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004612:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8004614:	697b      	ldr	r3, [r7, #20]
 8004616:	f003 0303 	and.w	r3, r3, #3
 800461a:	009b      	lsls	r3, r3, #2
 800461c:	220f      	movs	r2, #15
 800461e:	fa02 f303 	lsl.w	r3, r2, r3
 8004622:	43db      	mvns	r3, r3
 8004624:	693a      	ldr	r2, [r7, #16]
 8004626:	4013      	ands	r3, r2
 8004628:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8004630:	d025      	beq.n	800467e <HAL_GPIO_Init+0x242>
 8004632:	687b      	ldr	r3, [r7, #4]
 8004634:	4a4f      	ldr	r2, [pc, #316]	@ (8004774 <HAL_GPIO_Init+0x338>)
 8004636:	4293      	cmp	r3, r2
 8004638:	d01f      	beq.n	800467a <HAL_GPIO_Init+0x23e>
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	4a4e      	ldr	r2, [pc, #312]	@ (8004778 <HAL_GPIO_Init+0x33c>)
 800463e:	4293      	cmp	r3, r2
 8004640:	d019      	beq.n	8004676 <HAL_GPIO_Init+0x23a>
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	4a4d      	ldr	r2, [pc, #308]	@ (800477c <HAL_GPIO_Init+0x340>)
 8004646:	4293      	cmp	r3, r2
 8004648:	d013      	beq.n	8004672 <HAL_GPIO_Init+0x236>
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	4a4c      	ldr	r2, [pc, #304]	@ (8004780 <HAL_GPIO_Init+0x344>)
 800464e:	4293      	cmp	r3, r2
 8004650:	d00d      	beq.n	800466e <HAL_GPIO_Init+0x232>
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	4a4b      	ldr	r2, [pc, #300]	@ (8004784 <HAL_GPIO_Init+0x348>)
 8004656:	4293      	cmp	r3, r2
 8004658:	d007      	beq.n	800466a <HAL_GPIO_Init+0x22e>
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	4a4a      	ldr	r2, [pc, #296]	@ (8004788 <HAL_GPIO_Init+0x34c>)
 800465e:	4293      	cmp	r3, r2
 8004660:	d101      	bne.n	8004666 <HAL_GPIO_Init+0x22a>
 8004662:	2306      	movs	r3, #6
 8004664:	e00c      	b.n	8004680 <HAL_GPIO_Init+0x244>
 8004666:	2307      	movs	r3, #7
 8004668:	e00a      	b.n	8004680 <HAL_GPIO_Init+0x244>
 800466a:	2305      	movs	r3, #5
 800466c:	e008      	b.n	8004680 <HAL_GPIO_Init+0x244>
 800466e:	2304      	movs	r3, #4
 8004670:	e006      	b.n	8004680 <HAL_GPIO_Init+0x244>
 8004672:	2303      	movs	r3, #3
 8004674:	e004      	b.n	8004680 <HAL_GPIO_Init+0x244>
 8004676:	2302      	movs	r3, #2
 8004678:	e002      	b.n	8004680 <HAL_GPIO_Init+0x244>
 800467a:	2301      	movs	r3, #1
 800467c:	e000      	b.n	8004680 <HAL_GPIO_Init+0x244>
 800467e:	2300      	movs	r3, #0
 8004680:	697a      	ldr	r2, [r7, #20]
 8004682:	f002 0203 	and.w	r2, r2, #3
 8004686:	0092      	lsls	r2, r2, #2
 8004688:	4093      	lsls	r3, r2
 800468a:	693a      	ldr	r2, [r7, #16]
 800468c:	4313      	orrs	r3, r2
 800468e:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004690:	4937      	ldr	r1, [pc, #220]	@ (8004770 <HAL_GPIO_Init+0x334>)
 8004692:	697b      	ldr	r3, [r7, #20]
 8004694:	089b      	lsrs	r3, r3, #2
 8004696:	3302      	adds	r3, #2
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800469e:	4b3b      	ldr	r3, [pc, #236]	@ (800478c <HAL_GPIO_Init+0x350>)
 80046a0:	689b      	ldr	r3, [r3, #8]
 80046a2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046a4:	68fb      	ldr	r3, [r7, #12]
 80046a6:	43db      	mvns	r3, r3
 80046a8:	693a      	ldr	r2, [r7, #16]
 80046aa:	4013      	ands	r3, r2
 80046ac:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80046ae:	683b      	ldr	r3, [r7, #0]
 80046b0:	685b      	ldr	r3, [r3, #4]
 80046b2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d003      	beq.n	80046c2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80046ba:	693a      	ldr	r2, [r7, #16]
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	4313      	orrs	r3, r2
 80046c0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80046c2:	4a32      	ldr	r2, [pc, #200]	@ (800478c <HAL_GPIO_Init+0x350>)
 80046c4:	693b      	ldr	r3, [r7, #16]
 80046c6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80046c8:	4b30      	ldr	r3, [pc, #192]	@ (800478c <HAL_GPIO_Init+0x350>)
 80046ca:	68db      	ldr	r3, [r3, #12]
 80046cc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	43db      	mvns	r3, r3
 80046d2:	693a      	ldr	r2, [r7, #16]
 80046d4:	4013      	ands	r3, r2
 80046d6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80046d8:	683b      	ldr	r3, [r7, #0]
 80046da:	685b      	ldr	r3, [r3, #4]
 80046dc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d003      	beq.n	80046ec <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 80046e4:	693a      	ldr	r2, [r7, #16]
 80046e6:	68fb      	ldr	r3, [r7, #12]
 80046e8:	4313      	orrs	r3, r2
 80046ea:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80046ec:	4a27      	ldr	r2, [pc, #156]	@ (800478c <HAL_GPIO_Init+0x350>)
 80046ee:	693b      	ldr	r3, [r7, #16]
 80046f0:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80046f2:	4b26      	ldr	r3, [pc, #152]	@ (800478c <HAL_GPIO_Init+0x350>)
 80046f4:	685b      	ldr	r3, [r3, #4]
 80046f6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	43db      	mvns	r3, r3
 80046fc:	693a      	ldr	r2, [r7, #16]
 80046fe:	4013      	ands	r3, r2
 8004700:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8004702:	683b      	ldr	r3, [r7, #0]
 8004704:	685b      	ldr	r3, [r3, #4]
 8004706:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800470a:	2b00      	cmp	r3, #0
 800470c:	d003      	beq.n	8004716 <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 800470e:	693a      	ldr	r2, [r7, #16]
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	4313      	orrs	r3, r2
 8004714:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8004716:	4a1d      	ldr	r2, [pc, #116]	@ (800478c <HAL_GPIO_Init+0x350>)
 8004718:	693b      	ldr	r3, [r7, #16]
 800471a:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 800471c:	4b1b      	ldr	r3, [pc, #108]	@ (800478c <HAL_GPIO_Init+0x350>)
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004722:	68fb      	ldr	r3, [r7, #12]
 8004724:	43db      	mvns	r3, r3
 8004726:	693a      	ldr	r2, [r7, #16]
 8004728:	4013      	ands	r3, r2
 800472a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800472c:	683b      	ldr	r3, [r7, #0]
 800472e:	685b      	ldr	r3, [r3, #4]
 8004730:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004734:	2b00      	cmp	r3, #0
 8004736:	d003      	beq.n	8004740 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8004738:	693a      	ldr	r2, [r7, #16]
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	4313      	orrs	r3, r2
 800473e:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8004740:	4a12      	ldr	r2, [pc, #72]	@ (800478c <HAL_GPIO_Init+0x350>)
 8004742:	693b      	ldr	r3, [r7, #16]
 8004744:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8004746:	697b      	ldr	r3, [r7, #20]
 8004748:	3301      	adds	r3, #1
 800474a:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800474c:	683b      	ldr	r3, [r7, #0]
 800474e:	681a      	ldr	r2, [r3, #0]
 8004750:	697b      	ldr	r3, [r7, #20]
 8004752:	fa22 f303 	lsr.w	r3, r2, r3
 8004756:	2b00      	cmp	r3, #0
 8004758:	f47f ae78 	bne.w	800444c <HAL_GPIO_Init+0x10>
  }
}
 800475c:	bf00      	nop
 800475e:	bf00      	nop
 8004760:	371c      	adds	r7, #28
 8004762:	46bd      	mov	sp, r7
 8004764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004768:	4770      	bx	lr
 800476a:	bf00      	nop
 800476c:	40021000 	.word	0x40021000
 8004770:	40010000 	.word	0x40010000
 8004774:	48000400 	.word	0x48000400
 8004778:	48000800 	.word	0x48000800
 800477c:	48000c00 	.word	0x48000c00
 8004780:	48001000 	.word	0x48001000
 8004784:	48001400 	.word	0x48001400
 8004788:	48001800 	.word	0x48001800
 800478c:	40010400 	.word	0x40010400

08004790 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004790:	b480      	push	{r7}
 8004792:	b087      	sub	sp, #28
 8004794:	af00      	add	r7, sp, #0
 8004796:	6078      	str	r0, [r7, #4]
 8004798:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800479a:	2300      	movs	r3, #0
 800479c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800479e:	e0cd      	b.n	800493c <HAL_GPIO_DeInit+0x1ac>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 80047a0:	2201      	movs	r2, #1
 80047a2:	697b      	ldr	r3, [r7, #20]
 80047a4:	fa02 f303 	lsl.w	r3, r2, r3
 80047a8:	683a      	ldr	r2, [r7, #0]
 80047aa:	4013      	ands	r3, r2
 80047ac:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 80047ae:	693b      	ldr	r3, [r7, #16]
 80047b0:	2b00      	cmp	r3, #0
 80047b2:	f000 80c0 	beq.w	8004936 <HAL_GPIO_DeInit+0x1a6>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 80047b6:	4a68      	ldr	r2, [pc, #416]	@ (8004958 <HAL_GPIO_DeInit+0x1c8>)
 80047b8:	697b      	ldr	r3, [r7, #20]
 80047ba:	089b      	lsrs	r3, r3, #2
 80047bc:	3302      	adds	r3, #2
 80047be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80047c2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 80047c4:	697b      	ldr	r3, [r7, #20]
 80047c6:	f003 0303 	and.w	r3, r3, #3
 80047ca:	009b      	lsls	r3, r3, #2
 80047cc:	220f      	movs	r2, #15
 80047ce:	fa02 f303 	lsl.w	r3, r2, r3
 80047d2:	68fa      	ldr	r2, [r7, #12]
 80047d4:	4013      	ands	r3, r2
 80047d6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 80047d8:	687b      	ldr	r3, [r7, #4]
 80047da:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80047de:	d025      	beq.n	800482c <HAL_GPIO_DeInit+0x9c>
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	4a5e      	ldr	r2, [pc, #376]	@ (800495c <HAL_GPIO_DeInit+0x1cc>)
 80047e4:	4293      	cmp	r3, r2
 80047e6:	d01f      	beq.n	8004828 <HAL_GPIO_DeInit+0x98>
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	4a5d      	ldr	r2, [pc, #372]	@ (8004960 <HAL_GPIO_DeInit+0x1d0>)
 80047ec:	4293      	cmp	r3, r2
 80047ee:	d019      	beq.n	8004824 <HAL_GPIO_DeInit+0x94>
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	4a5c      	ldr	r2, [pc, #368]	@ (8004964 <HAL_GPIO_DeInit+0x1d4>)
 80047f4:	4293      	cmp	r3, r2
 80047f6:	d013      	beq.n	8004820 <HAL_GPIO_DeInit+0x90>
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	4a5b      	ldr	r2, [pc, #364]	@ (8004968 <HAL_GPIO_DeInit+0x1d8>)
 80047fc:	4293      	cmp	r3, r2
 80047fe:	d00d      	beq.n	800481c <HAL_GPIO_DeInit+0x8c>
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	4a5a      	ldr	r2, [pc, #360]	@ (800496c <HAL_GPIO_DeInit+0x1dc>)
 8004804:	4293      	cmp	r3, r2
 8004806:	d007      	beq.n	8004818 <HAL_GPIO_DeInit+0x88>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	4a59      	ldr	r2, [pc, #356]	@ (8004970 <HAL_GPIO_DeInit+0x1e0>)
 800480c:	4293      	cmp	r3, r2
 800480e:	d101      	bne.n	8004814 <HAL_GPIO_DeInit+0x84>
 8004810:	2306      	movs	r3, #6
 8004812:	e00c      	b.n	800482e <HAL_GPIO_DeInit+0x9e>
 8004814:	2307      	movs	r3, #7
 8004816:	e00a      	b.n	800482e <HAL_GPIO_DeInit+0x9e>
 8004818:	2305      	movs	r3, #5
 800481a:	e008      	b.n	800482e <HAL_GPIO_DeInit+0x9e>
 800481c:	2304      	movs	r3, #4
 800481e:	e006      	b.n	800482e <HAL_GPIO_DeInit+0x9e>
 8004820:	2303      	movs	r3, #3
 8004822:	e004      	b.n	800482e <HAL_GPIO_DeInit+0x9e>
 8004824:	2302      	movs	r3, #2
 8004826:	e002      	b.n	800482e <HAL_GPIO_DeInit+0x9e>
 8004828:	2301      	movs	r3, #1
 800482a:	e000      	b.n	800482e <HAL_GPIO_DeInit+0x9e>
 800482c:	2300      	movs	r3, #0
 800482e:	697a      	ldr	r2, [r7, #20]
 8004830:	f002 0203 	and.w	r2, r2, #3
 8004834:	0092      	lsls	r2, r2, #2
 8004836:	4093      	lsls	r3, r2
 8004838:	68fa      	ldr	r2, [r7, #12]
 800483a:	429a      	cmp	r2, r3
 800483c:	d132      	bne.n	80048a4 <HAL_GPIO_DeInit+0x114>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 800483e:	4b4d      	ldr	r3, [pc, #308]	@ (8004974 <HAL_GPIO_DeInit+0x1e4>)
 8004840:	681a      	ldr	r2, [r3, #0]
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	43db      	mvns	r3, r3
 8004846:	494b      	ldr	r1, [pc, #300]	@ (8004974 <HAL_GPIO_DeInit+0x1e4>)
 8004848:	4013      	ands	r3, r2
 800484a:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 800484c:	4b49      	ldr	r3, [pc, #292]	@ (8004974 <HAL_GPIO_DeInit+0x1e4>)
 800484e:	685a      	ldr	r2, [r3, #4]
 8004850:	693b      	ldr	r3, [r7, #16]
 8004852:	43db      	mvns	r3, r3
 8004854:	4947      	ldr	r1, [pc, #284]	@ (8004974 <HAL_GPIO_DeInit+0x1e4>)
 8004856:	4013      	ands	r3, r2
 8004858:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 800485a:	4b46      	ldr	r3, [pc, #280]	@ (8004974 <HAL_GPIO_DeInit+0x1e4>)
 800485c:	68da      	ldr	r2, [r3, #12]
 800485e:	693b      	ldr	r3, [r7, #16]
 8004860:	43db      	mvns	r3, r3
 8004862:	4944      	ldr	r1, [pc, #272]	@ (8004974 <HAL_GPIO_DeInit+0x1e4>)
 8004864:	4013      	ands	r3, r2
 8004866:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8004868:	4b42      	ldr	r3, [pc, #264]	@ (8004974 <HAL_GPIO_DeInit+0x1e4>)
 800486a:	689a      	ldr	r2, [r3, #8]
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	43db      	mvns	r3, r3
 8004870:	4940      	ldr	r1, [pc, #256]	@ (8004974 <HAL_GPIO_DeInit+0x1e4>)
 8004872:	4013      	ands	r3, r2
 8004874:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8004876:	697b      	ldr	r3, [r7, #20]
 8004878:	f003 0303 	and.w	r3, r3, #3
 800487c:	009b      	lsls	r3, r3, #2
 800487e:	220f      	movs	r2, #15
 8004880:	fa02 f303 	lsl.w	r3, r2, r3
 8004884:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004886:	4a34      	ldr	r2, [pc, #208]	@ (8004958 <HAL_GPIO_DeInit+0x1c8>)
 8004888:	697b      	ldr	r3, [r7, #20]
 800488a:	089b      	lsrs	r3, r3, #2
 800488c:	3302      	adds	r3, #2
 800488e:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004892:	68fb      	ldr	r3, [r7, #12]
 8004894:	43da      	mvns	r2, r3
 8004896:	4830      	ldr	r0, [pc, #192]	@ (8004958 <HAL_GPIO_DeInit+0x1c8>)
 8004898:	697b      	ldr	r3, [r7, #20]
 800489a:	089b      	lsrs	r3, r3, #2
 800489c:	400a      	ands	r2, r1
 800489e:	3302      	adds	r3, #2
 80048a0:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	681a      	ldr	r2, [r3, #0]
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	005b      	lsls	r3, r3, #1
 80048ac:	2103      	movs	r1, #3
 80048ae:	fa01 f303 	lsl.w	r3, r1, r3
 80048b2:	431a      	orrs	r2, r3
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	08da      	lsrs	r2, r3, #3
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	3208      	adds	r2, #8
 80048c0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80048c4:	697b      	ldr	r3, [r7, #20]
 80048c6:	f003 0307 	and.w	r3, r3, #7
 80048ca:	009b      	lsls	r3, r3, #2
 80048cc:	220f      	movs	r2, #15
 80048ce:	fa02 f303 	lsl.w	r3, r2, r3
 80048d2:	43db      	mvns	r3, r3
 80048d4:	697a      	ldr	r2, [r7, #20]
 80048d6:	08d2      	lsrs	r2, r2, #3
 80048d8:	4019      	ands	r1, r3
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	3208      	adds	r2, #8
 80048de:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	689a      	ldr	r2, [r3, #8]
 80048e6:	697b      	ldr	r3, [r7, #20]
 80048e8:	005b      	lsls	r3, r3, #1
 80048ea:	2103      	movs	r1, #3
 80048ec:	fa01 f303 	lsl.w	r3, r1, r3
 80048f0:	43db      	mvns	r3, r3
 80048f2:	401a      	ands	r2, r3
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	685a      	ldr	r2, [r3, #4]
 80048fc:	2101      	movs	r1, #1
 80048fe:	697b      	ldr	r3, [r7, #20]
 8004900:	fa01 f303 	lsl.w	r3, r1, r3
 8004904:	43db      	mvns	r3, r3
 8004906:	401a      	ands	r2, r3
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	68da      	ldr	r2, [r3, #12]
 8004910:	697b      	ldr	r3, [r7, #20]
 8004912:	005b      	lsls	r3, r3, #1
 8004914:	2103      	movs	r1, #3
 8004916:	fa01 f303 	lsl.w	r3, r1, r3
 800491a:	43db      	mvns	r3, r3
 800491c:	401a      	ands	r2, r3
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	60da      	str	r2, [r3, #12]

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004926:	2101      	movs	r1, #1
 8004928:	697b      	ldr	r3, [r7, #20]
 800492a:	fa01 f303 	lsl.w	r3, r1, r3
 800492e:	43db      	mvns	r3, r3
 8004930:	401a      	ands	r2, r3
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 8004936:	697b      	ldr	r3, [r7, #20]
 8004938:	3301      	adds	r3, #1
 800493a:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 800493c:	683a      	ldr	r2, [r7, #0]
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	fa22 f303 	lsr.w	r3, r2, r3
 8004944:	2b00      	cmp	r3, #0
 8004946:	f47f af2b 	bne.w	80047a0 <HAL_GPIO_DeInit+0x10>
  }
}
 800494a:	bf00      	nop
 800494c:	bf00      	nop
 800494e:	371c      	adds	r7, #28
 8004950:	46bd      	mov	sp, r7
 8004952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004956:	4770      	bx	lr
 8004958:	40010000 	.word	0x40010000
 800495c:	48000400 	.word	0x48000400
 8004960:	48000800 	.word	0x48000800
 8004964:	48000c00 	.word	0x48000c00
 8004968:	48001000 	.word	0x48001000
 800496c:	48001400 	.word	0x48001400
 8004970:	48001800 	.word	0x48001800
 8004974:	40010400 	.word	0x40010400

08004978 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004978:	b480      	push	{r7}
 800497a:	b085      	sub	sp, #20
 800497c:	af00      	add	r7, sp, #0
 800497e:	6078      	str	r0, [r7, #4]
 8004980:	460b      	mov	r3, r1
 8004982:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	691a      	ldr	r2, [r3, #16]
 8004988:	887b      	ldrh	r3, [r7, #2]
 800498a:	4013      	ands	r3, r2
 800498c:	2b00      	cmp	r3, #0
 800498e:	d002      	beq.n	8004996 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004990:	2301      	movs	r3, #1
 8004992:	73fb      	strb	r3, [r7, #15]
 8004994:	e001      	b.n	800499a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004996:	2300      	movs	r3, #0
 8004998:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800499a:	7bfb      	ldrb	r3, [r7, #15]
}
 800499c:	4618      	mov	r0, r3
 800499e:	3714      	adds	r7, #20
 80049a0:	46bd      	mov	sp, r7
 80049a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049a6:	4770      	bx	lr

080049a8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80049a8:	b480      	push	{r7}
 80049aa:	b083      	sub	sp, #12
 80049ac:	af00      	add	r7, sp, #0
 80049ae:	6078      	str	r0, [r7, #4]
 80049b0:	460b      	mov	r3, r1
 80049b2:	807b      	strh	r3, [r7, #2]
 80049b4:	4613      	mov	r3, r2
 80049b6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80049b8:	787b      	ldrb	r3, [r7, #1]
 80049ba:	2b00      	cmp	r3, #0
 80049bc:	d003      	beq.n	80049c6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80049be:	887a      	ldrh	r2, [r7, #2]
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80049c4:	e002      	b.n	80049cc <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80049c6:	887a      	ldrh	r2, [r7, #2]
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80049cc:	bf00      	nop
 80049ce:	370c      	adds	r7, #12
 80049d0:	46bd      	mov	sp, r7
 80049d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d6:	4770      	bx	lr

080049d8 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..H) to select the GPIO peripheral for STM32L4 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80049d8:	b480      	push	{r7}
 80049da:	b085      	sub	sp, #20
 80049dc:	af00      	add	r7, sp, #0
 80049de:	6078      	str	r0, [r7, #4]
 80049e0:	460b      	mov	r3, r1
 80049e2:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	695b      	ldr	r3, [r3, #20]
 80049e8:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80049ea:	887a      	ldrh	r2, [r7, #2]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4013      	ands	r3, r2
 80049f0:	041a      	lsls	r2, r3, #16
 80049f2:	68fb      	ldr	r3, [r7, #12]
 80049f4:	43d9      	mvns	r1, r3
 80049f6:	887b      	ldrh	r3, [r7, #2]
 80049f8:	400b      	ands	r3, r1
 80049fa:	431a      	orrs	r2, r3
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	619a      	str	r2, [r3, #24]
}
 8004a00:	bf00      	nop
 8004a02:	3714      	adds	r7, #20
 8004a04:	46bd      	mov	sp, r7
 8004a06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a0a:	4770      	bx	lr

08004a0c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004a0c:	b580      	push	{r7, lr}
 8004a0e:	b082      	sub	sp, #8
 8004a10:	af00      	add	r7, sp, #0
 8004a12:	4603      	mov	r3, r0
 8004a14:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004a16:	4b08      	ldr	r3, [pc, #32]	@ (8004a38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a18:	695a      	ldr	r2, [r3, #20]
 8004a1a:	88fb      	ldrh	r3, [r7, #6]
 8004a1c:	4013      	ands	r3, r2
 8004a1e:	2b00      	cmp	r3, #0
 8004a20:	d006      	beq.n	8004a30 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004a22:	4a05      	ldr	r2, [pc, #20]	@ (8004a38 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004a24:	88fb      	ldrh	r3, [r7, #6]
 8004a26:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004a28:	88fb      	ldrh	r3, [r7, #6]
 8004a2a:	4618      	mov	r0, r3
 8004a2c:	f7fd fd3e 	bl	80024ac <HAL_GPIO_EXTI_Callback>
  }
}
 8004a30:	bf00      	nop
 8004a32:	3708      	adds	r7, #8
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}
 8004a38:	40010400 	.word	0x40010400

08004a3c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004a3c:	b580      	push	{r7, lr}
 8004a3e:	b082      	sub	sp, #8
 8004a40:	af00      	add	r7, sp, #0
 8004a42:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d101      	bne.n	8004a4e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004a4a:	2301      	movs	r3, #1
 8004a4c:	e08d      	b.n	8004b6a <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a54:	b2db      	uxtb	r3, r3
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d106      	bne.n	8004a68 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004a62:	6878      	ldr	r0, [r7, #4]
 8004a64:	f000 f8b4 	bl	8004bd0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	2224      	movs	r2, #36	@ 0x24
 8004a6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	681a      	ldr	r2, [r3, #0]
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f022 0201 	bic.w	r2, r2, #1
 8004a7e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	685a      	ldr	r2, [r3, #4]
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004a8c:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	689a      	ldr	r2, [r3, #8]
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a9c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	68db      	ldr	r3, [r3, #12]
 8004aa2:	2b01      	cmp	r3, #1
 8004aa4:	d107      	bne.n	8004ab6 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	689a      	ldr	r2, [r3, #8]
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004ab2:	609a      	str	r2, [r3, #8]
 8004ab4:	e006      	b.n	8004ac4 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	689a      	ldr	r2, [r3, #8]
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 8004ac2:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	68db      	ldr	r3, [r3, #12]
 8004ac8:	2b02      	cmp	r3, #2
 8004aca:	d108      	bne.n	8004ade <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	685a      	ldr	r2, [r3, #4]
 8004ad2:	687b      	ldr	r3, [r7, #4]
 8004ad4:	681b      	ldr	r3, [r3, #0]
 8004ad6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ada:	605a      	str	r2, [r3, #4]
 8004adc:	e007      	b.n	8004aee <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	685a      	ldr	r2, [r3, #4]
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004aec:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	685b      	ldr	r3, [r3, #4]
 8004af4:	687a      	ldr	r2, [r7, #4]
 8004af6:	6812      	ldr	r2, [r2, #0]
 8004af8:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8004afc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004b00:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68da      	ldr	r2, [r3, #12]
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004b10:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	691a      	ldr	r2, [r3, #16]
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	695b      	ldr	r3, [r3, #20]
 8004b1a:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	699b      	ldr	r3, [r3, #24]
 8004b22:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	430a      	orrs	r2, r1
 8004b2a:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	69d9      	ldr	r1, [r3, #28]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	6a1a      	ldr	r2, [r3, #32]
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	430a      	orrs	r2, r1
 8004b3a:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	681b      	ldr	r3, [r3, #0]
 8004b40:	681a      	ldr	r2, [r3, #0]
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	681b      	ldr	r3, [r3, #0]
 8004b46:	f042 0201 	orr.w	r2, r2, #1
 8004b4a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2200      	movs	r2, #0
 8004b50:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2220      	movs	r2, #32
 8004b56:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004b5a:	687b      	ldr	r3, [r7, #4]
 8004b5c:	2200      	movs	r2, #0
 8004b5e:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b60:	687b      	ldr	r3, [r7, #4]
 8004b62:	2200      	movs	r2, #0
 8004b64:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004b68:	2300      	movs	r3, #0
}
 8004b6a:	4618      	mov	r0, r3
 8004b6c:	3708      	adds	r7, #8
 8004b6e:	46bd      	mov	sp, r7
 8004b70:	bd80      	pop	{r7, pc}

08004b72 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 8004b72:	b580      	push	{r7, lr}
 8004b74:	b082      	sub	sp, #8
 8004b76:	af00      	add	r7, sp, #0
 8004b78:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d101      	bne.n	8004b84 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	e021      	b.n	8004bc8 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2224      	movs	r2, #36	@ 0x24
 8004b88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	681b      	ldr	r3, [r3, #0]
 8004b90:	681a      	ldr	r2, [r3, #0]
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	f022 0201 	bic.w	r2, r2, #1
 8004b9a:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8004b9c:	6878      	ldr	r0, [r7, #4]
 8004b9e:	f000 f821 	bl	8004be4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	2200      	movs	r2, #0
 8004bb4:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	2200      	movs	r2, #0
 8004bc2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004bc6:	2300      	movs	r3, #0
}
 8004bc8:	4618      	mov	r0, r3
 8004bca:	3708      	adds	r7, #8
 8004bcc:	46bd      	mov	sp, r7
 8004bce:	bd80      	pop	{r7, pc}

08004bd0 <HAL_I2C_MspInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspInit(I2C_HandleTypeDef *hi2c)
{
 8004bd0:	b480      	push	{r7}
 8004bd2:	b083      	sub	sp, #12
 8004bd4:	af00      	add	r7, sp, #0
 8004bd6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspInit could be implemented in the user file
   */
}
 8004bd8:	bf00      	nop
 8004bda:	370c      	adds	r7, #12
 8004bdc:	46bd      	mov	sp, r7
 8004bde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be2:	4770      	bx	lr

08004be4 <HAL_I2C_MspDeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MspDeInit(I2C_HandleTypeDef *hi2c)
{
 8004be4:	b480      	push	{r7}
 8004be6:	b083      	sub	sp, #12
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MspDeInit could be implemented in the user file
   */
}
 8004bec:	bf00      	nop
 8004bee:	370c      	adds	r7, #12
 8004bf0:	46bd      	mov	sp, r7
 8004bf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bf6:	4770      	bx	lr

08004bf8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004bf8:	b580      	push	{r7, lr}
 8004bfa:	b088      	sub	sp, #32
 8004bfc:	af02      	add	r7, sp, #8
 8004bfe:	60f8      	str	r0, [r7, #12]
 8004c00:	4608      	mov	r0, r1
 8004c02:	4611      	mov	r1, r2
 8004c04:	461a      	mov	r2, r3
 8004c06:	4603      	mov	r3, r0
 8004c08:	817b      	strh	r3, [r7, #10]
 8004c0a:	460b      	mov	r3, r1
 8004c0c:	813b      	strh	r3, [r7, #8]
 8004c0e:	4613      	mov	r3, r2
 8004c10:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	2b20      	cmp	r3, #32
 8004c1c:	f040 80f9 	bne.w	8004e12 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004c20:	6a3b      	ldr	r3, [r7, #32]
 8004c22:	2b00      	cmp	r3, #0
 8004c24:	d002      	beq.n	8004c2c <HAL_I2C_Mem_Write+0x34>
 8004c26:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004c28:	2b00      	cmp	r3, #0
 8004c2a:	d105      	bne.n	8004c38 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004c32:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004c34:	2301      	movs	r3, #1
 8004c36:	e0ed      	b.n	8004e14 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c38:	68fb      	ldr	r3, [r7, #12]
 8004c3a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c3e:	2b01      	cmp	r3, #1
 8004c40:	d101      	bne.n	8004c46 <HAL_I2C_Mem_Write+0x4e>
 8004c42:	2302      	movs	r3, #2
 8004c44:	e0e6      	b.n	8004e14 <HAL_I2C_Mem_Write+0x21c>
 8004c46:	68fb      	ldr	r3, [r7, #12]
 8004c48:	2201      	movs	r2, #1
 8004c4a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004c4e:	f7ff fa15 	bl	800407c <HAL_GetTick>
 8004c52:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	9300      	str	r3, [sp, #0]
 8004c58:	2319      	movs	r3, #25
 8004c5a:	2201      	movs	r2, #1
 8004c5c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004c60:	68f8      	ldr	r0, [r7, #12]
 8004c62:	f000 fadd 	bl	8005220 <I2C_WaitOnFlagUntilTimeout>
 8004c66:	4603      	mov	r3, r0
 8004c68:	2b00      	cmp	r3, #0
 8004c6a:	d001      	beq.n	8004c70 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004c6c:	2301      	movs	r3, #1
 8004c6e:	e0d1      	b.n	8004e14 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004c70:	68fb      	ldr	r3, [r7, #12]
 8004c72:	2221      	movs	r2, #33	@ 0x21
 8004c74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	2240      	movs	r2, #64	@ 0x40
 8004c7c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004c80:	68fb      	ldr	r3, [r7, #12]
 8004c82:	2200      	movs	r2, #0
 8004c84:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	6a3a      	ldr	r2, [r7, #32]
 8004c8a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004c8c:	68fb      	ldr	r3, [r7, #12]
 8004c8e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004c90:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004c92:	68fb      	ldr	r3, [r7, #12]
 8004c94:	2200      	movs	r2, #0
 8004c96:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004c98:	88f8      	ldrh	r0, [r7, #6]
 8004c9a:	893a      	ldrh	r2, [r7, #8]
 8004c9c:	8979      	ldrh	r1, [r7, #10]
 8004c9e:	697b      	ldr	r3, [r7, #20]
 8004ca0:	9301      	str	r3, [sp, #4]
 8004ca2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ca4:	9300      	str	r3, [sp, #0]
 8004ca6:	4603      	mov	r3, r0
 8004ca8:	68f8      	ldr	r0, [r7, #12]
 8004caa:	f000 f9ed 	bl	8005088 <I2C_RequestMemoryWrite>
 8004cae:	4603      	mov	r3, r0
 8004cb0:	2b00      	cmp	r3, #0
 8004cb2:	d005      	beq.n	8004cc0 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004cb4:	68fb      	ldr	r3, [r7, #12]
 8004cb6:	2200      	movs	r2, #0
 8004cb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004cbc:	2301      	movs	r3, #1
 8004cbe:	e0a9      	b.n	8004e14 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004cc0:	68fb      	ldr	r3, [r7, #12]
 8004cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cc4:	b29b      	uxth	r3, r3
 8004cc6:	2bff      	cmp	r3, #255	@ 0xff
 8004cc8:	d90e      	bls.n	8004ce8 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004cca:	68fb      	ldr	r3, [r7, #12]
 8004ccc:	22ff      	movs	r2, #255	@ 0xff
 8004cce:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8004cd0:	68fb      	ldr	r3, [r7, #12]
 8004cd2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cd4:	b2da      	uxtb	r2, r3
 8004cd6:	8979      	ldrh	r1, [r7, #10]
 8004cd8:	2300      	movs	r3, #0
 8004cda:	9300      	str	r3, [sp, #0]
 8004cdc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004ce0:	68f8      	ldr	r0, [r7, #12]
 8004ce2:	f000 fc61 	bl	80055a8 <I2C_TransferConfig>
 8004ce6:	e00f      	b.n	8004d08 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004cec:	b29a      	uxth	r2, r3
 8004cee:	68fb      	ldr	r3, [r7, #12]
 8004cf0:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004cf2:	68fb      	ldr	r3, [r7, #12]
 8004cf4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004cf6:	b2da      	uxtb	r2, r3
 8004cf8:	8979      	ldrh	r1, [r7, #10]
 8004cfa:	2300      	movs	r3, #0
 8004cfc:	9300      	str	r3, [sp, #0]
 8004cfe:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004d02:	68f8      	ldr	r0, [r7, #12]
 8004d04:	f000 fc50 	bl	80055a8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d08:	697a      	ldr	r2, [r7, #20]
 8004d0a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d0c:	68f8      	ldr	r0, [r7, #12]
 8004d0e:	f000 fae0 	bl	80052d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8004d12:	4603      	mov	r3, r0
 8004d14:	2b00      	cmp	r3, #0
 8004d16:	d001      	beq.n	8004d1c <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8004d18:	2301      	movs	r3, #1
 8004d1a:	e07b      	b.n	8004e14 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004d1c:	68fb      	ldr	r3, [r7, #12]
 8004d1e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d20:	781a      	ldrb	r2, [r3, #0]
 8004d22:	68fb      	ldr	r3, [r7, #12]
 8004d24:	681b      	ldr	r3, [r3, #0]
 8004d26:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d2c:	1c5a      	adds	r2, r3, #1
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004d32:	68fb      	ldr	r3, [r7, #12]
 8004d34:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d36:	b29b      	uxth	r3, r3
 8004d38:	3b01      	subs	r3, #1
 8004d3a:	b29a      	uxth	r2, r3
 8004d3c:	68fb      	ldr	r3, [r7, #12]
 8004d3e:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d44:	3b01      	subs	r3, #1
 8004d46:	b29a      	uxth	r2, r3
 8004d48:	68fb      	ldr	r3, [r7, #12]
 8004d4a:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d50:	b29b      	uxth	r3, r3
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d034      	beq.n	8004dc0 <HAL_I2C_Mem_Write+0x1c8>
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d130      	bne.n	8004dc0 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004d5e:	697b      	ldr	r3, [r7, #20]
 8004d60:	9300      	str	r3, [sp, #0]
 8004d62:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004d64:	2200      	movs	r2, #0
 8004d66:	2180      	movs	r1, #128	@ 0x80
 8004d68:	68f8      	ldr	r0, [r7, #12]
 8004d6a:	f000 fa59 	bl	8005220 <I2C_WaitOnFlagUntilTimeout>
 8004d6e:	4603      	mov	r3, r0
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d001      	beq.n	8004d78 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004d74:	2301      	movs	r3, #1
 8004d76:	e04d      	b.n	8004e14 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d7c:	b29b      	uxth	r3, r3
 8004d7e:	2bff      	cmp	r3, #255	@ 0xff
 8004d80:	d90e      	bls.n	8004da0 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8004d82:	68fb      	ldr	r3, [r7, #12]
 8004d84:	22ff      	movs	r2, #255	@ 0xff
 8004d86:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d8c:	b2da      	uxtb	r2, r3
 8004d8e:	8979      	ldrh	r1, [r7, #10]
 8004d90:	2300      	movs	r3, #0
 8004d92:	9300      	str	r3, [sp, #0]
 8004d94:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004d98:	68f8      	ldr	r0, [r7, #12]
 8004d9a:	f000 fc05 	bl	80055a8 <I2C_TransferConfig>
 8004d9e:	e00f      	b.n	8004dc0 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da4:	b29a      	uxth	r2, r3
 8004da6:	68fb      	ldr	r3, [r7, #12]
 8004da8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004dae:	b2da      	uxtb	r2, r3
 8004db0:	8979      	ldrh	r1, [r7, #10]
 8004db2:	2300      	movs	r3, #0
 8004db4:	9300      	str	r3, [sp, #0]
 8004db6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004dba:	68f8      	ldr	r0, [r7, #12]
 8004dbc:	f000 fbf4 	bl	80055a8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004dc4:	b29b      	uxth	r3, r3
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d19e      	bne.n	8004d08 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004dca:	697a      	ldr	r2, [r7, #20]
 8004dcc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004dce:	68f8      	ldr	r0, [r7, #12]
 8004dd0:	f000 fac6 	bl	8005360 <I2C_WaitOnSTOPFlagUntilTimeout>
 8004dd4:	4603      	mov	r3, r0
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d001      	beq.n	8004dde <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8004dda:	2301      	movs	r3, #1
 8004ddc:	e01a      	b.n	8004e14 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004dde:	68fb      	ldr	r3, [r7, #12]
 8004de0:	681b      	ldr	r3, [r3, #0]
 8004de2:	2220      	movs	r2, #32
 8004de4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	6859      	ldr	r1, [r3, #4]
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	681a      	ldr	r2, [r3, #0]
 8004df0:	4b0a      	ldr	r3, [pc, #40]	@ (8004e1c <HAL_I2C_Mem_Write+0x224>)
 8004df2:	400b      	ands	r3, r1
 8004df4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	2220      	movs	r2, #32
 8004dfa:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004dfe:	68fb      	ldr	r3, [r7, #12]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004e0e:	2300      	movs	r3, #0
 8004e10:	e000      	b.n	8004e14 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004e12:	2302      	movs	r3, #2
  }
}
 8004e14:	4618      	mov	r0, r3
 8004e16:	3718      	adds	r7, #24
 8004e18:	46bd      	mov	sp, r7
 8004e1a:	bd80      	pop	{r7, pc}
 8004e1c:	fe00e800 	.word	0xfe00e800

08004e20 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e20:	b580      	push	{r7, lr}
 8004e22:	b088      	sub	sp, #32
 8004e24:	af02      	add	r7, sp, #8
 8004e26:	60f8      	str	r0, [r7, #12]
 8004e28:	4608      	mov	r0, r1
 8004e2a:	4611      	mov	r1, r2
 8004e2c:	461a      	mov	r2, r3
 8004e2e:	4603      	mov	r3, r0
 8004e30:	817b      	strh	r3, [r7, #10]
 8004e32:	460b      	mov	r3, r1
 8004e34:	813b      	strh	r3, [r7, #8]
 8004e36:	4613      	mov	r3, r2
 8004e38:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e3a:	68fb      	ldr	r3, [r7, #12]
 8004e3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	2b20      	cmp	r3, #32
 8004e44:	f040 80fd 	bne.w	8005042 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 8004e48:	6a3b      	ldr	r3, [r7, #32]
 8004e4a:	2b00      	cmp	r3, #0
 8004e4c:	d002      	beq.n	8004e54 <HAL_I2C_Mem_Read+0x34>
 8004e4e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d105      	bne.n	8004e60 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004e54:	68fb      	ldr	r3, [r7, #12]
 8004e56:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004e5a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e0f1      	b.n	8005044 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004e66:	2b01      	cmp	r3, #1
 8004e68:	d101      	bne.n	8004e6e <HAL_I2C_Mem_Read+0x4e>
 8004e6a:	2302      	movs	r3, #2
 8004e6c:	e0ea      	b.n	8005044 <HAL_I2C_Mem_Read+0x224>
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2201      	movs	r2, #1
 8004e72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004e76:	f7ff f901 	bl	800407c <HAL_GetTick>
 8004e7a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004e7c:	697b      	ldr	r3, [r7, #20]
 8004e7e:	9300      	str	r3, [sp, #0]
 8004e80:	2319      	movs	r3, #25
 8004e82:	2201      	movs	r2, #1
 8004e84:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004e88:	68f8      	ldr	r0, [r7, #12]
 8004e8a:	f000 f9c9 	bl	8005220 <I2C_WaitOnFlagUntilTimeout>
 8004e8e:	4603      	mov	r3, r0
 8004e90:	2b00      	cmp	r3, #0
 8004e92:	d001      	beq.n	8004e98 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8004e94:	2301      	movs	r3, #1
 8004e96:	e0d5      	b.n	8005044 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004e98:	68fb      	ldr	r3, [r7, #12]
 8004e9a:	2222      	movs	r2, #34	@ 0x22
 8004e9c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2240      	movs	r2, #64	@ 0x40
 8004ea4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	2200      	movs	r2, #0
 8004eac:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	6a3a      	ldr	r2, [r7, #32]
 8004eb2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8004eb4:	68fb      	ldr	r3, [r7, #12]
 8004eb6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004eb8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8004eba:	68fb      	ldr	r3, [r7, #12]
 8004ebc:	2200      	movs	r2, #0
 8004ebe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ec0:	88f8      	ldrh	r0, [r7, #6]
 8004ec2:	893a      	ldrh	r2, [r7, #8]
 8004ec4:	8979      	ldrh	r1, [r7, #10]
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	9301      	str	r3, [sp, #4]
 8004eca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004ecc:	9300      	str	r3, [sp, #0]
 8004ece:	4603      	mov	r3, r0
 8004ed0:	68f8      	ldr	r0, [r7, #12]
 8004ed2:	f000 f92d 	bl	8005130 <I2C_RequestMemoryRead>
 8004ed6:	4603      	mov	r3, r0
 8004ed8:	2b00      	cmp	r3, #0
 8004eda:	d005      	beq.n	8004ee8 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	2200      	movs	r2, #0
 8004ee0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8004ee4:	2301      	movs	r3, #1
 8004ee6:	e0ad      	b.n	8005044 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004eec:	b29b      	uxth	r3, r3
 8004eee:	2bff      	cmp	r3, #255	@ 0xff
 8004ef0:	d90e      	bls.n	8004f10 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = 1U;
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	2201      	movs	r2, #1
 8004ef6:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8004ef8:	68fb      	ldr	r3, [r7, #12]
 8004efa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004efc:	b2da      	uxtb	r2, r3
 8004efe:	8979      	ldrh	r1, [r7, #10]
 8004f00:	4b52      	ldr	r3, [pc, #328]	@ (800504c <HAL_I2C_Mem_Read+0x22c>)
 8004f02:	9300      	str	r3, [sp, #0]
 8004f04:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004f08:	68f8      	ldr	r0, [r7, #12]
 8004f0a:	f000 fb4d 	bl	80055a8 <I2C_TransferConfig>
 8004f0e:	e00f      	b.n	8004f30 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f14:	b29a      	uxth	r2, r3
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004f1a:	68fb      	ldr	r3, [r7, #12]
 8004f1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f1e:	b2da      	uxtb	r2, r3
 8004f20:	8979      	ldrh	r1, [r7, #10]
 8004f22:	4b4a      	ldr	r3, [pc, #296]	@ (800504c <HAL_I2C_Mem_Read+0x22c>)
 8004f24:	9300      	str	r3, [sp, #0]
 8004f26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004f2a:	68f8      	ldr	r0, [r7, #12]
 8004f2c:	f000 fb3c 	bl	80055a8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8004f30:	697b      	ldr	r3, [r7, #20]
 8004f32:	9300      	str	r3, [sp, #0]
 8004f34:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f36:	2200      	movs	r2, #0
 8004f38:	2104      	movs	r1, #4
 8004f3a:	68f8      	ldr	r0, [r7, #12]
 8004f3c:	f000 f970 	bl	8005220 <I2C_WaitOnFlagUntilTimeout>
 8004f40:	4603      	mov	r3, r0
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d001      	beq.n	8004f4a <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8004f46:	2301      	movs	r3, #1
 8004f48:	e07c      	b.n	8005044 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004f50:	68fb      	ldr	r3, [r7, #12]
 8004f52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f54:	b2d2      	uxtb	r2, r2
 8004f56:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004f5c:	1c5a      	adds	r2, r3, #1
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8004f62:	68fb      	ldr	r3, [r7, #12]
 8004f64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f66:	3b01      	subs	r3, #1
 8004f68:	b29a      	uxth	r2, r3
 8004f6a:	68fb      	ldr	r3, [r7, #12]
 8004f6c:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004f6e:	68fb      	ldr	r3, [r7, #12]
 8004f70:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f72:	b29b      	uxth	r3, r3
 8004f74:	3b01      	subs	r3, #1
 8004f76:	b29a      	uxth	r2, r3
 8004f78:	68fb      	ldr	r3, [r7, #12]
 8004f7a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f80:	b29b      	uxth	r3, r3
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d034      	beq.n	8004ff0 <HAL_I2C_Mem_Read+0x1d0>
 8004f86:	68fb      	ldr	r3, [r7, #12]
 8004f88:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d130      	bne.n	8004ff0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004f8e:	697b      	ldr	r3, [r7, #20]
 8004f90:	9300      	str	r3, [sp, #0]
 8004f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004f94:	2200      	movs	r2, #0
 8004f96:	2180      	movs	r1, #128	@ 0x80
 8004f98:	68f8      	ldr	r0, [r7, #12]
 8004f9a:	f000 f941 	bl	8005220 <I2C_WaitOnFlagUntilTimeout>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d001      	beq.n	8004fa8 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8004fa4:	2301      	movs	r3, #1
 8004fa6:	e04d      	b.n	8005044 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fac:	b29b      	uxth	r3, r3
 8004fae:	2bff      	cmp	r3, #255	@ 0xff
 8004fb0:	d90e      	bls.n	8004fd0 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = 1U;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	2201      	movs	r2, #1
 8004fb6:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fbc:	b2da      	uxtb	r2, r3
 8004fbe:	8979      	ldrh	r1, [r7, #10]
 8004fc0:	2300      	movs	r3, #0
 8004fc2:	9300      	str	r3, [sp, #0]
 8004fc4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004fc8:	68f8      	ldr	r0, [r7, #12]
 8004fca:	f000 faed 	bl	80055a8 <I2C_TransferConfig>
 8004fce:	e00f      	b.n	8004ff0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004fd4:	b29a      	uxth	r2, r3
 8004fd6:	68fb      	ldr	r3, [r7, #12]
 8004fd8:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fde:	b2da      	uxtb	r2, r3
 8004fe0:	8979      	ldrh	r1, [r7, #10]
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	9300      	str	r3, [sp, #0]
 8004fe6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004fea:	68f8      	ldr	r0, [r7, #12]
 8004fec:	f000 fadc 	bl	80055a8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ff4:	b29b      	uxth	r3, r3
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d19a      	bne.n	8004f30 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004ffa:	697a      	ldr	r2, [r7, #20]
 8004ffc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004ffe:	68f8      	ldr	r0, [r7, #12]
 8005000:	f000 f9ae 	bl	8005360 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005004:	4603      	mov	r3, r0
 8005006:	2b00      	cmp	r3, #0
 8005008:	d001      	beq.n	800500e <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e01a      	b.n	8005044 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800500e:	68fb      	ldr	r3, [r7, #12]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	2220      	movs	r2, #32
 8005014:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	681b      	ldr	r3, [r3, #0]
 800501a:	6859      	ldr	r1, [r3, #4]
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	681a      	ldr	r2, [r3, #0]
 8005020:	4b0b      	ldr	r3, [pc, #44]	@ (8005050 <HAL_I2C_Mem_Read+0x230>)
 8005022:	400b      	ands	r3, r1
 8005024:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	2220      	movs	r2, #32
 800502a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	2200      	movs	r2, #0
 800503a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800503e:	2300      	movs	r3, #0
 8005040:	e000      	b.n	8005044 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8005042:	2302      	movs	r3, #2
  }
}
 8005044:	4618      	mov	r0, r3
 8005046:	3718      	adds	r7, #24
 8005048:	46bd      	mov	sp, r7
 800504a:	bd80      	pop	{r7, pc}
 800504c:	80002400 	.word	0x80002400
 8005050:	fe00e800 	.word	0xfe00e800

08005054 <HAL_I2C_GetState>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL state
  */
HAL_I2C_StateTypeDef HAL_I2C_GetState(const I2C_HandleTypeDef *hi2c)
{
 8005054:	b480      	push	{r7}
 8005056:	b083      	sub	sp, #12
 8005058:	af00      	add	r7, sp, #0
 800505a:	6078      	str	r0, [r7, #4]
  /* Return I2C handle state */
  return hi2c->State;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005062:	b2db      	uxtb	r3, r3
}
 8005064:	4618      	mov	r0, r3
 8005066:	370c      	adds	r7, #12
 8005068:	46bd      	mov	sp, r7
 800506a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800506e:	4770      	bx	lr

08005070 <HAL_I2C_GetError>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *              the configuration information for the specified I2C.
  * @retval I2C Error Code
  */
uint32_t HAL_I2C_GetError(const I2C_HandleTypeDef *hi2c)
{
 8005070:	b480      	push	{r7}
 8005072:	b083      	sub	sp, #12
 8005074:	af00      	add	r7, sp, #0
 8005076:	6078      	str	r0, [r7, #4]
  return hi2c->ErrorCode;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
}
 800507c:	4618      	mov	r0, r3
 800507e:	370c      	adds	r7, #12
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b086      	sub	sp, #24
 800508c:	af02      	add	r7, sp, #8
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	4608      	mov	r0, r1
 8005092:	4611      	mov	r1, r2
 8005094:	461a      	mov	r2, r3
 8005096:	4603      	mov	r3, r0
 8005098:	817b      	strh	r3, [r7, #10]
 800509a:	460b      	mov	r3, r1
 800509c:	813b      	strh	r3, [r7, #8]
 800509e:	4613      	mov	r3, r2
 80050a0:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80050a2:	88fb      	ldrh	r3, [r7, #6]
 80050a4:	b2da      	uxtb	r2, r3
 80050a6:	8979      	ldrh	r1, [r7, #10]
 80050a8:	4b20      	ldr	r3, [pc, #128]	@ (800512c <I2C_RequestMemoryWrite+0xa4>)
 80050aa:	9300      	str	r3, [sp, #0]
 80050ac:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80050b0:	68f8      	ldr	r0, [r7, #12]
 80050b2:	f000 fa79 	bl	80055a8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050b6:	69fa      	ldr	r2, [r7, #28]
 80050b8:	69b9      	ldr	r1, [r7, #24]
 80050ba:	68f8      	ldr	r0, [r7, #12]
 80050bc:	f000 f909 	bl	80052d2 <I2C_WaitOnTXISFlagUntilTimeout>
 80050c0:	4603      	mov	r3, r0
 80050c2:	2b00      	cmp	r3, #0
 80050c4:	d001      	beq.n	80050ca <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80050c6:	2301      	movs	r3, #1
 80050c8:	e02c      	b.n	8005124 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80050ca:	88fb      	ldrh	r3, [r7, #6]
 80050cc:	2b01      	cmp	r3, #1
 80050ce:	d105      	bne.n	80050dc <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050d0:	893b      	ldrh	r3, [r7, #8]
 80050d2:	b2da      	uxtb	r2, r3
 80050d4:	68fb      	ldr	r3, [r7, #12]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	629a      	str	r2, [r3, #40]	@ 0x28
 80050da:	e015      	b.n	8005108 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80050dc:	893b      	ldrh	r3, [r7, #8]
 80050de:	0a1b      	lsrs	r3, r3, #8
 80050e0:	b29b      	uxth	r3, r3
 80050e2:	b2da      	uxtb	r2, r3
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80050ea:	69fa      	ldr	r2, [r7, #28]
 80050ec:	69b9      	ldr	r1, [r7, #24]
 80050ee:	68f8      	ldr	r0, [r7, #12]
 80050f0:	f000 f8ef 	bl	80052d2 <I2C_WaitOnTXISFlagUntilTimeout>
 80050f4:	4603      	mov	r3, r0
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d001      	beq.n	80050fe <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 80050fa:	2301      	movs	r3, #1
 80050fc:	e012      	b.n	8005124 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80050fe:	893b      	ldrh	r3, [r7, #8]
 8005100:	b2da      	uxtb	r2, r3
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8005108:	69fb      	ldr	r3, [r7, #28]
 800510a:	9300      	str	r3, [sp, #0]
 800510c:	69bb      	ldr	r3, [r7, #24]
 800510e:	2200      	movs	r2, #0
 8005110:	2180      	movs	r1, #128	@ 0x80
 8005112:	68f8      	ldr	r0, [r7, #12]
 8005114:	f000 f884 	bl	8005220 <I2C_WaitOnFlagUntilTimeout>
 8005118:	4603      	mov	r3, r0
 800511a:	2b00      	cmp	r3, #0
 800511c:	d001      	beq.n	8005122 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800511e:	2301      	movs	r3, #1
 8005120:	e000      	b.n	8005124 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8005122:	2300      	movs	r3, #0
}
 8005124:	4618      	mov	r0, r3
 8005126:	3710      	adds	r7, #16
 8005128:	46bd      	mov	sp, r7
 800512a:	bd80      	pop	{r7, pc}
 800512c:	80002000 	.word	0x80002000

08005130 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8005130:	b580      	push	{r7, lr}
 8005132:	b086      	sub	sp, #24
 8005134:	af02      	add	r7, sp, #8
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	4608      	mov	r0, r1
 800513a:	4611      	mov	r1, r2
 800513c:	461a      	mov	r2, r3
 800513e:	4603      	mov	r3, r0
 8005140:	817b      	strh	r3, [r7, #10]
 8005142:	460b      	mov	r3, r1
 8005144:	813b      	strh	r3, [r7, #8]
 8005146:	4613      	mov	r3, r2
 8005148:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800514a:	88fb      	ldrh	r3, [r7, #6]
 800514c:	b2da      	uxtb	r2, r3
 800514e:	8979      	ldrh	r1, [r7, #10]
 8005150:	4b20      	ldr	r3, [pc, #128]	@ (80051d4 <I2C_RequestMemoryRead+0xa4>)
 8005152:	9300      	str	r3, [sp, #0]
 8005154:	2300      	movs	r3, #0
 8005156:	68f8      	ldr	r0, [r7, #12]
 8005158:	f000 fa26 	bl	80055a8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800515c:	69fa      	ldr	r2, [r7, #28]
 800515e:	69b9      	ldr	r1, [r7, #24]
 8005160:	68f8      	ldr	r0, [r7, #12]
 8005162:	f000 f8b6 	bl	80052d2 <I2C_WaitOnTXISFlagUntilTimeout>
 8005166:	4603      	mov	r3, r0
 8005168:	2b00      	cmp	r3, #0
 800516a:	d001      	beq.n	8005170 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 800516c:	2301      	movs	r3, #1
 800516e:	e02c      	b.n	80051ca <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8005170:	88fb      	ldrh	r3, [r7, #6]
 8005172:	2b01      	cmp	r3, #1
 8005174:	d105      	bne.n	8005182 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8005176:	893b      	ldrh	r3, [r7, #8]
 8005178:	b2da      	uxtb	r2, r3
 800517a:	68fb      	ldr	r3, [r7, #12]
 800517c:	681b      	ldr	r3, [r3, #0]
 800517e:	629a      	str	r2, [r3, #40]	@ 0x28
 8005180:	e015      	b.n	80051ae <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8005182:	893b      	ldrh	r3, [r7, #8]
 8005184:	0a1b      	lsrs	r3, r3, #8
 8005186:	b29b      	uxth	r3, r3
 8005188:	b2da      	uxtb	r2, r3
 800518a:	68fb      	ldr	r3, [r7, #12]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8005190:	69fa      	ldr	r2, [r7, #28]
 8005192:	69b9      	ldr	r1, [r7, #24]
 8005194:	68f8      	ldr	r0, [r7, #12]
 8005196:	f000 f89c 	bl	80052d2 <I2C_WaitOnTXISFlagUntilTimeout>
 800519a:	4603      	mov	r3, r0
 800519c:	2b00      	cmp	r3, #0
 800519e:	d001      	beq.n	80051a4 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80051a0:	2301      	movs	r3, #1
 80051a2:	e012      	b.n	80051ca <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80051a4:	893b      	ldrh	r3, [r7, #8]
 80051a6:	b2da      	uxtb	r2, r3
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	681b      	ldr	r3, [r3, #0]
 80051ac:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80051ae:	69fb      	ldr	r3, [r7, #28]
 80051b0:	9300      	str	r3, [sp, #0]
 80051b2:	69bb      	ldr	r3, [r7, #24]
 80051b4:	2200      	movs	r2, #0
 80051b6:	2140      	movs	r1, #64	@ 0x40
 80051b8:	68f8      	ldr	r0, [r7, #12]
 80051ba:	f000 f831 	bl	8005220 <I2C_WaitOnFlagUntilTimeout>
 80051be:	4603      	mov	r3, r0
 80051c0:	2b00      	cmp	r3, #0
 80051c2:	d001      	beq.n	80051c8 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80051c4:	2301      	movs	r3, #1
 80051c6:	e000      	b.n	80051ca <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80051c8:	2300      	movs	r3, #0
}
 80051ca:	4618      	mov	r0, r3
 80051cc:	3710      	adds	r7, #16
 80051ce:	46bd      	mov	sp, r7
 80051d0:	bd80      	pop	{r7, pc}
 80051d2:	bf00      	nop
 80051d4:	80002000 	.word	0x80002000

080051d8 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80051d8:	b480      	push	{r7}
 80051da:	b083      	sub	sp, #12
 80051dc:	af00      	add	r7, sp, #0
 80051de:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80051e0:	687b      	ldr	r3, [r7, #4]
 80051e2:	681b      	ldr	r3, [r3, #0]
 80051e4:	699b      	ldr	r3, [r3, #24]
 80051e6:	f003 0302 	and.w	r3, r3, #2
 80051ea:	2b02      	cmp	r3, #2
 80051ec:	d103      	bne.n	80051f6 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	2200      	movs	r2, #0
 80051f4:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	699b      	ldr	r3, [r3, #24]
 80051fc:	f003 0301 	and.w	r3, r3, #1
 8005200:	2b01      	cmp	r3, #1
 8005202:	d007      	beq.n	8005214 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8005204:	687b      	ldr	r3, [r7, #4]
 8005206:	681b      	ldr	r3, [r3, #0]
 8005208:	699a      	ldr	r2, [r3, #24]
 800520a:	687b      	ldr	r3, [r7, #4]
 800520c:	681b      	ldr	r3, [r3, #0]
 800520e:	f042 0201 	orr.w	r2, r2, #1
 8005212:	619a      	str	r2, [r3, #24]
  }
}
 8005214:	bf00      	nop
 8005216:	370c      	adds	r7, #12
 8005218:	46bd      	mov	sp, r7
 800521a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800521e:	4770      	bx	lr

08005220 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8005220:	b580      	push	{r7, lr}
 8005222:	b084      	sub	sp, #16
 8005224:	af00      	add	r7, sp, #0
 8005226:	60f8      	str	r0, [r7, #12]
 8005228:	60b9      	str	r1, [r7, #8]
 800522a:	603b      	str	r3, [r7, #0]
 800522c:	4613      	mov	r3, r2
 800522e:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005230:	e03b      	b.n	80052aa <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005232:	69ba      	ldr	r2, [r7, #24]
 8005234:	6839      	ldr	r1, [r7, #0]
 8005236:	68f8      	ldr	r0, [r7, #12]
 8005238:	f000 f8d6 	bl	80053e8 <I2C_IsErrorOccurred>
 800523c:	4603      	mov	r3, r0
 800523e:	2b00      	cmp	r3, #0
 8005240:	d001      	beq.n	8005246 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8005242:	2301      	movs	r3, #1
 8005244:	e041      	b.n	80052ca <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005246:	683b      	ldr	r3, [r7, #0]
 8005248:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800524c:	d02d      	beq.n	80052aa <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800524e:	f7fe ff15 	bl	800407c <HAL_GetTick>
 8005252:	4602      	mov	r2, r0
 8005254:	69bb      	ldr	r3, [r7, #24]
 8005256:	1ad3      	subs	r3, r2, r3
 8005258:	683a      	ldr	r2, [r7, #0]
 800525a:	429a      	cmp	r2, r3
 800525c:	d302      	bcc.n	8005264 <I2C_WaitOnFlagUntilTimeout+0x44>
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	2b00      	cmp	r3, #0
 8005262:	d122      	bne.n	80052aa <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	681b      	ldr	r3, [r3, #0]
 8005268:	699a      	ldr	r2, [r3, #24]
 800526a:	68bb      	ldr	r3, [r7, #8]
 800526c:	4013      	ands	r3, r2
 800526e:	68ba      	ldr	r2, [r7, #8]
 8005270:	429a      	cmp	r2, r3
 8005272:	bf0c      	ite	eq
 8005274:	2301      	moveq	r3, #1
 8005276:	2300      	movne	r3, #0
 8005278:	b2db      	uxtb	r3, r3
 800527a:	461a      	mov	r2, r3
 800527c:	79fb      	ldrb	r3, [r7, #7]
 800527e:	429a      	cmp	r2, r3
 8005280:	d113      	bne.n	80052aa <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005282:	68fb      	ldr	r3, [r7, #12]
 8005284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005286:	f043 0220 	orr.w	r2, r3, #32
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800528e:	68fb      	ldr	r3, [r7, #12]
 8005290:	2220      	movs	r2, #32
 8005292:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005296:	68fb      	ldr	r3, [r7, #12]
 8005298:	2200      	movs	r2, #0
 800529a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2200      	movs	r2, #0
 80052a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80052a6:	2301      	movs	r3, #1
 80052a8:	e00f      	b.n	80052ca <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	699a      	ldr	r2, [r3, #24]
 80052b0:	68bb      	ldr	r3, [r7, #8]
 80052b2:	4013      	ands	r3, r2
 80052b4:	68ba      	ldr	r2, [r7, #8]
 80052b6:	429a      	cmp	r2, r3
 80052b8:	bf0c      	ite	eq
 80052ba:	2301      	moveq	r3, #1
 80052bc:	2300      	movne	r3, #0
 80052be:	b2db      	uxtb	r3, r3
 80052c0:	461a      	mov	r2, r3
 80052c2:	79fb      	ldrb	r3, [r7, #7]
 80052c4:	429a      	cmp	r2, r3
 80052c6:	d0b4      	beq.n	8005232 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80052c8:	2300      	movs	r3, #0
}
 80052ca:	4618      	mov	r0, r3
 80052cc:	3710      	adds	r7, #16
 80052ce:	46bd      	mov	sp, r7
 80052d0:	bd80      	pop	{r7, pc}

080052d2 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80052d2:	b580      	push	{r7, lr}
 80052d4:	b084      	sub	sp, #16
 80052d6:	af00      	add	r7, sp, #0
 80052d8:	60f8      	str	r0, [r7, #12]
 80052da:	60b9      	str	r1, [r7, #8]
 80052dc:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80052de:	e033      	b.n	8005348 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80052e0:	687a      	ldr	r2, [r7, #4]
 80052e2:	68b9      	ldr	r1, [r7, #8]
 80052e4:	68f8      	ldr	r0, [r7, #12]
 80052e6:	f000 f87f 	bl	80053e8 <I2C_IsErrorOccurred>
 80052ea:	4603      	mov	r3, r0
 80052ec:	2b00      	cmp	r3, #0
 80052ee:	d001      	beq.n	80052f4 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80052f0:	2301      	movs	r3, #1
 80052f2:	e031      	b.n	8005358 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80052f4:	68bb      	ldr	r3, [r7, #8]
 80052f6:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80052fa:	d025      	beq.n	8005348 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80052fc:	f7fe febe 	bl	800407c <HAL_GetTick>
 8005300:	4602      	mov	r2, r0
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	1ad3      	subs	r3, r2, r3
 8005306:	68ba      	ldr	r2, [r7, #8]
 8005308:	429a      	cmp	r2, r3
 800530a:	d302      	bcc.n	8005312 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d11a      	bne.n	8005348 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005312:	68fb      	ldr	r3, [r7, #12]
 8005314:	681b      	ldr	r3, [r3, #0]
 8005316:	699b      	ldr	r3, [r3, #24]
 8005318:	f003 0302 	and.w	r3, r3, #2
 800531c:	2b02      	cmp	r3, #2
 800531e:	d013      	beq.n	8005348 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005324:	f043 0220 	orr.w	r2, r3, #32
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	2220      	movs	r2, #32
 8005330:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	2200      	movs	r2, #0
 8005338:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	2200      	movs	r2, #0
 8005340:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005344:	2301      	movs	r3, #1
 8005346:	e007      	b.n	8005358 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	681b      	ldr	r3, [r3, #0]
 800534c:	699b      	ldr	r3, [r3, #24]
 800534e:	f003 0302 	and.w	r3, r3, #2
 8005352:	2b02      	cmp	r3, #2
 8005354:	d1c4      	bne.n	80052e0 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005356:	2300      	movs	r3, #0
}
 8005358:	4618      	mov	r0, r3
 800535a:	3710      	adds	r7, #16
 800535c:	46bd      	mov	sp, r7
 800535e:	bd80      	pop	{r7, pc}

08005360 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005360:	b580      	push	{r7, lr}
 8005362:	b084      	sub	sp, #16
 8005364:	af00      	add	r7, sp, #0
 8005366:	60f8      	str	r0, [r7, #12]
 8005368:	60b9      	str	r1, [r7, #8]
 800536a:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800536c:	e02f      	b.n	80053ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800536e:	687a      	ldr	r2, [r7, #4]
 8005370:	68b9      	ldr	r1, [r7, #8]
 8005372:	68f8      	ldr	r0, [r7, #12]
 8005374:	f000 f838 	bl	80053e8 <I2C_IsErrorOccurred>
 8005378:	4603      	mov	r3, r0
 800537a:	2b00      	cmp	r3, #0
 800537c:	d001      	beq.n	8005382 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800537e:	2301      	movs	r3, #1
 8005380:	e02d      	b.n	80053de <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005382:	f7fe fe7b 	bl	800407c <HAL_GetTick>
 8005386:	4602      	mov	r2, r0
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	1ad3      	subs	r3, r2, r3
 800538c:	68ba      	ldr	r2, [r7, #8]
 800538e:	429a      	cmp	r2, r3
 8005390:	d302      	bcc.n	8005398 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005392:	68bb      	ldr	r3, [r7, #8]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d11a      	bne.n	80053ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	699b      	ldr	r3, [r3, #24]
 800539e:	f003 0320 	and.w	r3, r3, #32
 80053a2:	2b20      	cmp	r3, #32
 80053a4:	d013      	beq.n	80053ce <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80053a6:	68fb      	ldr	r3, [r7, #12]
 80053a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80053aa:	f043 0220 	orr.w	r2, r3, #32
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80053b2:	68fb      	ldr	r3, [r7, #12]
 80053b4:	2220      	movs	r2, #32
 80053b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80053ba:	68fb      	ldr	r3, [r7, #12]
 80053bc:	2200      	movs	r2, #0
 80053be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	2200      	movs	r2, #0
 80053c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80053ca:	2301      	movs	r3, #1
 80053cc:	e007      	b.n	80053de <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80053ce:	68fb      	ldr	r3, [r7, #12]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	699b      	ldr	r3, [r3, #24]
 80053d4:	f003 0320 	and.w	r3, r3, #32
 80053d8:	2b20      	cmp	r3, #32
 80053da:	d1c8      	bne.n	800536e <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80053dc:	2300      	movs	r3, #0
}
 80053de:	4618      	mov	r0, r3
 80053e0:	3710      	adds	r7, #16
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bd80      	pop	{r7, pc}
	...

080053e8 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80053e8:	b580      	push	{r7, lr}
 80053ea:	b08a      	sub	sp, #40	@ 0x28
 80053ec:	af00      	add	r7, sp, #0
 80053ee:	60f8      	str	r0, [r7, #12]
 80053f0:	60b9      	str	r1, [r7, #8]
 80053f2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80053f4:	2300      	movs	r3, #0
 80053f6:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	681b      	ldr	r3, [r3, #0]
 80053fe:	699b      	ldr	r3, [r3, #24]
 8005400:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005402:	2300      	movs	r3, #0
 8005404:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800540a:	69bb      	ldr	r3, [r7, #24]
 800540c:	f003 0310 	and.w	r3, r3, #16
 8005410:	2b00      	cmp	r3, #0
 8005412:	d068      	beq.n	80054e6 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005414:	68fb      	ldr	r3, [r7, #12]
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	2210      	movs	r2, #16
 800541a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800541c:	e049      	b.n	80054b2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800541e:	68bb      	ldr	r3, [r7, #8]
 8005420:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005424:	d045      	beq.n	80054b2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005426:	f7fe fe29 	bl	800407c <HAL_GetTick>
 800542a:	4602      	mov	r2, r0
 800542c:	69fb      	ldr	r3, [r7, #28]
 800542e:	1ad3      	subs	r3, r2, r3
 8005430:	68ba      	ldr	r2, [r7, #8]
 8005432:	429a      	cmp	r2, r3
 8005434:	d302      	bcc.n	800543c <I2C_IsErrorOccurred+0x54>
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	2b00      	cmp	r3, #0
 800543a:	d13a      	bne.n	80054b2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	685b      	ldr	r3, [r3, #4]
 8005442:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005446:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800544e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005450:	68fb      	ldr	r3, [r7, #12]
 8005452:	681b      	ldr	r3, [r3, #0]
 8005454:	699b      	ldr	r3, [r3, #24]
 8005456:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800545a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800545e:	d121      	bne.n	80054a4 <I2C_IsErrorOccurred+0xbc>
 8005460:	697b      	ldr	r3, [r7, #20]
 8005462:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005466:	d01d      	beq.n	80054a4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8005468:	7cfb      	ldrb	r3, [r7, #19]
 800546a:	2b20      	cmp	r3, #32
 800546c:	d01a      	beq.n	80054a4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	681b      	ldr	r3, [r3, #0]
 8005472:	685a      	ldr	r2, [r3, #4]
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800547c:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 800547e:	f7fe fdfd 	bl	800407c <HAL_GetTick>
 8005482:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005484:	e00e      	b.n	80054a4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8005486:	f7fe fdf9 	bl	800407c <HAL_GetTick>
 800548a:	4602      	mov	r2, r0
 800548c:	69fb      	ldr	r3, [r7, #28]
 800548e:	1ad3      	subs	r3, r2, r3
 8005490:	2b19      	cmp	r3, #25
 8005492:	d907      	bls.n	80054a4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8005494:	6a3b      	ldr	r3, [r7, #32]
 8005496:	f043 0320 	orr.w	r3, r3, #32
 800549a:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 800549c:	2301      	movs	r3, #1
 800549e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80054a2:	e006      	b.n	80054b2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80054a4:	68fb      	ldr	r3, [r7, #12]
 80054a6:	681b      	ldr	r3, [r3, #0]
 80054a8:	699b      	ldr	r3, [r3, #24]
 80054aa:	f003 0320 	and.w	r3, r3, #32
 80054ae:	2b20      	cmp	r3, #32
 80054b0:	d1e9      	bne.n	8005486 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80054b2:	68fb      	ldr	r3, [r7, #12]
 80054b4:	681b      	ldr	r3, [r3, #0]
 80054b6:	699b      	ldr	r3, [r3, #24]
 80054b8:	f003 0320 	and.w	r3, r3, #32
 80054bc:	2b20      	cmp	r3, #32
 80054be:	d003      	beq.n	80054c8 <I2C_IsErrorOccurred+0xe0>
 80054c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d0aa      	beq.n	800541e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 80054c8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d103      	bne.n	80054d8 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	2220      	movs	r2, #32
 80054d6:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 80054d8:	6a3b      	ldr	r3, [r7, #32]
 80054da:	f043 0304 	orr.w	r3, r3, #4
 80054de:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 80054e6:	68fb      	ldr	r3, [r7, #12]
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	699b      	ldr	r3, [r3, #24]
 80054ec:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 80054ee:	69bb      	ldr	r3, [r7, #24]
 80054f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d00b      	beq.n	8005510 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 80054f8:	6a3b      	ldr	r3, [r7, #32]
 80054fa:	f043 0301 	orr.w	r3, r3, #1
 80054fe:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005500:	68fb      	ldr	r3, [r7, #12]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005508:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005510:	69bb      	ldr	r3, [r7, #24]
 8005512:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005516:	2b00      	cmp	r3, #0
 8005518:	d00b      	beq.n	8005532 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800551a:	6a3b      	ldr	r3, [r7, #32]
 800551c:	f043 0308 	orr.w	r3, r3, #8
 8005520:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005522:	68fb      	ldr	r3, [r7, #12]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800552a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800552c:	2301      	movs	r3, #1
 800552e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005532:	69bb      	ldr	r3, [r7, #24]
 8005534:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005538:	2b00      	cmp	r3, #0
 800553a:	d00b      	beq.n	8005554 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800553c:	6a3b      	ldr	r3, [r7, #32]
 800553e:	f043 0302 	orr.w	r3, r3, #2
 8005542:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800554c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800554e:	2301      	movs	r3, #1
 8005550:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005554:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005558:	2b00      	cmp	r3, #0
 800555a:	d01c      	beq.n	8005596 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800555c:	68f8      	ldr	r0, [r7, #12]
 800555e:	f7ff fe3b 	bl	80051d8 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005562:	68fb      	ldr	r3, [r7, #12]
 8005564:	681b      	ldr	r3, [r3, #0]
 8005566:	6859      	ldr	r1, [r3, #4]
 8005568:	68fb      	ldr	r3, [r7, #12]
 800556a:	681a      	ldr	r2, [r3, #0]
 800556c:	4b0d      	ldr	r3, [pc, #52]	@ (80055a4 <I2C_IsErrorOccurred+0x1bc>)
 800556e:	400b      	ands	r3, r1
 8005570:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005576:	6a3b      	ldr	r3, [r7, #32]
 8005578:	431a      	orrs	r2, r3
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 800557e:	68fb      	ldr	r3, [r7, #12]
 8005580:	2220      	movs	r2, #32
 8005582:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005586:	68fb      	ldr	r3, [r7, #12]
 8005588:	2200      	movs	r2, #0
 800558a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800558e:	68fb      	ldr	r3, [r7, #12]
 8005590:	2200      	movs	r2, #0
 8005592:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8005596:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800559a:	4618      	mov	r0, r3
 800559c:	3728      	adds	r7, #40	@ 0x28
 800559e:	46bd      	mov	sp, r7
 80055a0:	bd80      	pop	{r7, pc}
 80055a2:	bf00      	nop
 80055a4:	fe00e800 	.word	0xfe00e800

080055a8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80055a8:	b480      	push	{r7}
 80055aa:	b087      	sub	sp, #28
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	60f8      	str	r0, [r7, #12]
 80055b0:	607b      	str	r3, [r7, #4]
 80055b2:	460b      	mov	r3, r1
 80055b4:	817b      	strh	r3, [r7, #10]
 80055b6:	4613      	mov	r3, r2
 80055b8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80055ba:	897b      	ldrh	r3, [r7, #10]
 80055bc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80055c0:	7a7b      	ldrb	r3, [r7, #9]
 80055c2:	041b      	lsls	r3, r3, #16
 80055c4:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80055c8:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80055ce:	6a3b      	ldr	r3, [r7, #32]
 80055d0:	4313      	orrs	r3, r2
 80055d2:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80055d6:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	685a      	ldr	r2, [r3, #4]
 80055de:	6a3b      	ldr	r3, [r7, #32]
 80055e0:	0d5b      	lsrs	r3, r3, #21
 80055e2:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80055e6:	4b08      	ldr	r3, [pc, #32]	@ (8005608 <I2C_TransferConfig+0x60>)
 80055e8:	430b      	orrs	r3, r1
 80055ea:	43db      	mvns	r3, r3
 80055ec:	ea02 0103 	and.w	r1, r2, r3
 80055f0:	68fb      	ldr	r3, [r7, #12]
 80055f2:	681b      	ldr	r3, [r3, #0]
 80055f4:	697a      	ldr	r2, [r7, #20]
 80055f6:	430a      	orrs	r2, r1
 80055f8:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80055fa:	bf00      	nop
 80055fc:	371c      	adds	r7, #28
 80055fe:	46bd      	mov	sp, r7
 8005600:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005604:	4770      	bx	lr
 8005606:	bf00      	nop
 8005608:	03ff63ff 	.word	0x03ff63ff

0800560c <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 800560c:	b480      	push	{r7}
 800560e:	b083      	sub	sp, #12
 8005610:	af00      	add	r7, sp, #0
 8005612:	6078      	str	r0, [r7, #4]
 8005614:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005616:	687b      	ldr	r3, [r7, #4]
 8005618:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800561c:	b2db      	uxtb	r3, r3
 800561e:	2b20      	cmp	r3, #32
 8005620:	d138      	bne.n	8005694 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005622:	687b      	ldr	r3, [r7, #4]
 8005624:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005628:	2b01      	cmp	r3, #1
 800562a:	d101      	bne.n	8005630 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800562c:	2302      	movs	r3, #2
 800562e:	e032      	b.n	8005696 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2201      	movs	r2, #1
 8005634:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	2224      	movs	r2, #36	@ 0x24
 800563c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	681a      	ldr	r2, [r3, #0]
 8005646:	687b      	ldr	r3, [r7, #4]
 8005648:	681b      	ldr	r3, [r3, #0]
 800564a:	f022 0201 	bic.w	r2, r2, #1
 800564e:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	681a      	ldr	r2, [r3, #0]
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	681b      	ldr	r3, [r3, #0]
 800565a:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800565e:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	6819      	ldr	r1, [r3, #0]
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	681b      	ldr	r3, [r3, #0]
 800566a:	683a      	ldr	r2, [r7, #0]
 800566c:	430a      	orrs	r2, r1
 800566e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	681a      	ldr	r2, [r3, #0]
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f042 0201 	orr.w	r2, r2, #1
 800567e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005680:	687b      	ldr	r3, [r7, #4]
 8005682:	2220      	movs	r2, #32
 8005684:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	2200      	movs	r2, #0
 800568c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005690:	2300      	movs	r3, #0
 8005692:	e000      	b.n	8005696 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005694:	2302      	movs	r3, #2
  }
}
 8005696:	4618      	mov	r0, r3
 8005698:	370c      	adds	r7, #12
 800569a:	46bd      	mov	sp, r7
 800569c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a0:	4770      	bx	lr

080056a2 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80056a2:	b480      	push	{r7}
 80056a4:	b085      	sub	sp, #20
 80056a6:	af00      	add	r7, sp, #0
 80056a8:	6078      	str	r0, [r7, #4]
 80056aa:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80056b2:	b2db      	uxtb	r3, r3
 80056b4:	2b20      	cmp	r3, #32
 80056b6:	d139      	bne.n	800572c <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80056be:	2b01      	cmp	r3, #1
 80056c0:	d101      	bne.n	80056c6 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80056c2:	2302      	movs	r3, #2
 80056c4:	e033      	b.n	800572e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	2201      	movs	r2, #1
 80056ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	2224      	movs	r2, #36	@ 0x24
 80056d2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	681b      	ldr	r3, [r3, #0]
 80056da:	681a      	ldr	r2, [r3, #0]
 80056dc:	687b      	ldr	r3, [r7, #4]
 80056de:	681b      	ldr	r3, [r3, #0]
 80056e0:	f022 0201 	bic.w	r2, r2, #1
 80056e4:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	681b      	ldr	r3, [r3, #0]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80056f4:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80056f6:	683b      	ldr	r3, [r7, #0]
 80056f8:	021b      	lsls	r3, r3, #8
 80056fa:	68fa      	ldr	r2, [r7, #12]
 80056fc:	4313      	orrs	r3, r2
 80056fe:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	68fa      	ldr	r2, [r7, #12]
 8005706:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	681b      	ldr	r3, [r3, #0]
 800570c:	681a      	ldr	r2, [r3, #0]
 800570e:	687b      	ldr	r3, [r7, #4]
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f042 0201 	orr.w	r2, r2, #1
 8005716:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	2220      	movs	r2, #32
 800571c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	2200      	movs	r2, #0
 8005724:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005728:	2300      	movs	r3, #0
 800572a:	e000      	b.n	800572e <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800572c:	2302      	movs	r3, #2
  }
}
 800572e:	4618      	mov	r0, r3
 8005730:	3714      	adds	r7, #20
 8005732:	46bd      	mov	sp, r7
 8005734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005738:	4770      	bx	lr
	...

0800573c <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 800573c:	b480      	push	{r7}
 800573e:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8005740:	4b04      	ldr	r3, [pc, #16]	@ (8005754 <HAL_PWREx_GetVoltageRange+0x18>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
#endif
}
 8005748:	4618      	mov	r0, r3
 800574a:	46bd      	mov	sp, r7
 800574c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005750:	4770      	bx	lr
 8005752:	bf00      	nop
 8005754:	40007000 	.word	0x40007000

08005758 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005758:	b480      	push	{r7}
 800575a:	b085      	sub	sp, #20
 800575c:	af00      	add	r7, sp, #0
 800575e:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005766:	d130      	bne.n	80057ca <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8005768:	4b23      	ldr	r3, [pc, #140]	@ (80057f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8005770:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005774:	d038      	beq.n	80057e8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005776:	4b20      	ldr	r3, [pc, #128]	@ (80057f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800577e:	4a1e      	ldr	r2, [pc, #120]	@ (80057f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8005780:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8005784:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005786:	4b1d      	ldr	r3, [pc, #116]	@ (80057fc <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8005788:	681b      	ldr	r3, [r3, #0]
 800578a:	2232      	movs	r2, #50	@ 0x32
 800578c:	fb02 f303 	mul.w	r3, r2, r3
 8005790:	4a1b      	ldr	r2, [pc, #108]	@ (8005800 <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8005792:	fba2 2303 	umull	r2, r3, r2, r3
 8005796:	0c9b      	lsrs	r3, r3, #18
 8005798:	3301      	adds	r3, #1
 800579a:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800579c:	e002      	b.n	80057a4 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 800579e:	68fb      	ldr	r3, [r7, #12]
 80057a0:	3b01      	subs	r3, #1
 80057a2:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057a4:	4b14      	ldr	r3, [pc, #80]	@ (80057f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057a6:	695b      	ldr	r3, [r3, #20]
 80057a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057ac:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057b0:	d102      	bne.n	80057b8 <HAL_PWREx_ControlVoltageScaling+0x60>
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d1f2      	bne.n	800579e <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80057b8:	4b0f      	ldr	r3, [pc, #60]	@ (80057f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057ba:	695b      	ldr	r3, [r3, #20]
 80057bc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057c4:	d110      	bne.n	80057e8 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 80057c6:	2303      	movs	r3, #3
 80057c8:	e00f      	b.n	80057ea <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 80057ca:	4b0b      	ldr	r3, [pc, #44]	@ (80057f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80057d2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057d6:	d007      	beq.n	80057e8 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80057d8:	4b07      	ldr	r3, [pc, #28]	@ (80057f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80057e0:	4a05      	ldr	r2, [pc, #20]	@ (80057f8 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 80057e2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80057e6:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 80057e8:	2300      	movs	r3, #0
}
 80057ea:	4618      	mov	r0, r3
 80057ec:	3714      	adds	r7, #20
 80057ee:	46bd      	mov	sp, r7
 80057f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057f4:	4770      	bx	lr
 80057f6:	bf00      	nop
 80057f8:	40007000 	.word	0x40007000
 80057fc:	20000014 	.word	0x20000014
 8005800:	431bde83 	.word	0x431bde83

08005804 <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005804:	b580      	push	{r7, lr}
 8005806:	b088      	sub	sp, #32
 8005808:	af00      	add	r7, sp, #0
 800580a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	2b00      	cmp	r3, #0
 8005810:	d101      	bne.n	8005816 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005812:	2301      	movs	r3, #1
 8005814:	e3ca      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005816:	4b97      	ldr	r3, [pc, #604]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005818:	689b      	ldr	r3, [r3, #8]
 800581a:	f003 030c 	and.w	r3, r3, #12
 800581e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005820:	4b94      	ldr	r3, [pc, #592]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005822:	68db      	ldr	r3, [r3, #12]
 8005824:	f003 0303 	and.w	r3, r3, #3
 8005828:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	f003 0310 	and.w	r3, r3, #16
 8005832:	2b00      	cmp	r3, #0
 8005834:	f000 80e4 	beq.w	8005a00 <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8005838:	69bb      	ldr	r3, [r7, #24]
 800583a:	2b00      	cmp	r3, #0
 800583c:	d007      	beq.n	800584e <HAL_RCC_OscConfig+0x4a>
 800583e:	69bb      	ldr	r3, [r7, #24]
 8005840:	2b0c      	cmp	r3, #12
 8005842:	f040 808b 	bne.w	800595c <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	2b01      	cmp	r3, #1
 800584a:	f040 8087 	bne.w	800595c <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800584e:	4b89      	ldr	r3, [pc, #548]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	f003 0302 	and.w	r3, r3, #2
 8005856:	2b00      	cmp	r3, #0
 8005858:	d005      	beq.n	8005866 <HAL_RCC_OscConfig+0x62>
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	699b      	ldr	r3, [r3, #24]
 800585e:	2b00      	cmp	r3, #0
 8005860:	d101      	bne.n	8005866 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8005862:	2301      	movs	r3, #1
 8005864:	e3a2      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8005866:	687b      	ldr	r3, [r7, #4]
 8005868:	6a1a      	ldr	r2, [r3, #32]
 800586a:	4b82      	ldr	r3, [pc, #520]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0308 	and.w	r3, r3, #8
 8005872:	2b00      	cmp	r3, #0
 8005874:	d004      	beq.n	8005880 <HAL_RCC_OscConfig+0x7c>
 8005876:	4b7f      	ldr	r3, [pc, #508]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800587e:	e005      	b.n	800588c <HAL_RCC_OscConfig+0x88>
 8005880:	4b7c      	ldr	r3, [pc, #496]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005882:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005886:	091b      	lsrs	r3, r3, #4
 8005888:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800588c:	4293      	cmp	r3, r2
 800588e:	d223      	bcs.n	80058d8 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6a1b      	ldr	r3, [r3, #32]
 8005894:	4618      	mov	r0, r3
 8005896:	f000 fd55 	bl	8006344 <RCC_SetFlashLatencyFromMSIRange>
 800589a:	4603      	mov	r3, r0
 800589c:	2b00      	cmp	r3, #0
 800589e:	d001      	beq.n	80058a4 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 80058a0:	2301      	movs	r3, #1
 80058a2:	e383      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80058a4:	4b73      	ldr	r3, [pc, #460]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	4a72      	ldr	r2, [pc, #456]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80058aa:	f043 0308 	orr.w	r3, r3, #8
 80058ae:	6013      	str	r3, [r2, #0]
 80058b0:	4b70      	ldr	r3, [pc, #448]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	6a1b      	ldr	r3, [r3, #32]
 80058bc:	496d      	ldr	r1, [pc, #436]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80058be:	4313      	orrs	r3, r2
 80058c0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80058c2:	4b6c      	ldr	r3, [pc, #432]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80058c4:	685b      	ldr	r3, [r3, #4]
 80058c6:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80058ca:	687b      	ldr	r3, [r7, #4]
 80058cc:	69db      	ldr	r3, [r3, #28]
 80058ce:	021b      	lsls	r3, r3, #8
 80058d0:	4968      	ldr	r1, [pc, #416]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80058d2:	4313      	orrs	r3, r2
 80058d4:	604b      	str	r3, [r1, #4]
 80058d6:	e025      	b.n	8005924 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80058d8:	4b66      	ldr	r3, [pc, #408]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80058da:	681b      	ldr	r3, [r3, #0]
 80058dc:	4a65      	ldr	r2, [pc, #404]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80058de:	f043 0308 	orr.w	r3, r3, #8
 80058e2:	6013      	str	r3, [r2, #0]
 80058e4:	4b63      	ldr	r3, [pc, #396]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	6a1b      	ldr	r3, [r3, #32]
 80058f0:	4960      	ldr	r1, [pc, #384]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80058f2:	4313      	orrs	r3, r2
 80058f4:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80058f6:	4b5f      	ldr	r3, [pc, #380]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80058f8:	685b      	ldr	r3, [r3, #4]
 80058fa:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80058fe:	687b      	ldr	r3, [r7, #4]
 8005900:	69db      	ldr	r3, [r3, #28]
 8005902:	021b      	lsls	r3, r3, #8
 8005904:	495b      	ldr	r1, [pc, #364]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005906:	4313      	orrs	r3, r2
 8005908:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 800590a:	69bb      	ldr	r3, [r7, #24]
 800590c:	2b00      	cmp	r3, #0
 800590e:	d109      	bne.n	8005924 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8005910:	687b      	ldr	r3, [r7, #4]
 8005912:	6a1b      	ldr	r3, [r3, #32]
 8005914:	4618      	mov	r0, r3
 8005916:	f000 fd15 	bl	8006344 <RCC_SetFlashLatencyFromMSIRange>
 800591a:	4603      	mov	r3, r0
 800591c:	2b00      	cmp	r3, #0
 800591e:	d001      	beq.n	8005924 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8005920:	2301      	movs	r3, #1
 8005922:	e343      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005924:	f000 fc4a 	bl	80061bc <HAL_RCC_GetSysClockFreq>
 8005928:	4602      	mov	r2, r0
 800592a:	4b52      	ldr	r3, [pc, #328]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 800592c:	689b      	ldr	r3, [r3, #8]
 800592e:	091b      	lsrs	r3, r3, #4
 8005930:	f003 030f 	and.w	r3, r3, #15
 8005934:	4950      	ldr	r1, [pc, #320]	@ (8005a78 <HAL_RCC_OscConfig+0x274>)
 8005936:	5ccb      	ldrb	r3, [r1, r3]
 8005938:	f003 031f 	and.w	r3, r3, #31
 800593c:	fa22 f303 	lsr.w	r3, r2, r3
 8005940:	4a4e      	ldr	r2, [pc, #312]	@ (8005a7c <HAL_RCC_OscConfig+0x278>)
 8005942:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8005944:	4b4e      	ldr	r3, [pc, #312]	@ (8005a80 <HAL_RCC_OscConfig+0x27c>)
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4618      	mov	r0, r3
 800594a:	f7fe fb47 	bl	8003fdc <HAL_InitTick>
 800594e:	4603      	mov	r3, r0
 8005950:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8005952:	7bfb      	ldrb	r3, [r7, #15]
 8005954:	2b00      	cmp	r3, #0
 8005956:	d052      	beq.n	80059fe <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8005958:	7bfb      	ldrb	r3, [r7, #15]
 800595a:	e327      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	699b      	ldr	r3, [r3, #24]
 8005960:	2b00      	cmp	r3, #0
 8005962:	d032      	beq.n	80059ca <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8005964:	4b43      	ldr	r3, [pc, #268]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	4a42      	ldr	r2, [pc, #264]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 800596a:	f043 0301 	orr.w	r3, r3, #1
 800596e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8005970:	f7fe fb84 	bl	800407c <HAL_GetTick>
 8005974:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8005976:	e008      	b.n	800598a <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8005978:	f7fe fb80 	bl	800407c <HAL_GetTick>
 800597c:	4602      	mov	r2, r0
 800597e:	693b      	ldr	r3, [r7, #16]
 8005980:	1ad3      	subs	r3, r2, r3
 8005982:	2b02      	cmp	r3, #2
 8005984:	d901      	bls.n	800598a <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8005986:	2303      	movs	r3, #3
 8005988:	e310      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 800598a:	4b3a      	ldr	r3, [pc, #232]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f003 0302 	and.w	r3, r3, #2
 8005992:	2b00      	cmp	r3, #0
 8005994:	d0f0      	beq.n	8005978 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8005996:	4b37      	ldr	r3, [pc, #220]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	4a36      	ldr	r2, [pc, #216]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 800599c:	f043 0308 	orr.w	r3, r3, #8
 80059a0:	6013      	str	r3, [r2, #0]
 80059a2:	4b34      	ldr	r3, [pc, #208]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80059a4:	681b      	ldr	r3, [r3, #0]
 80059a6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	6a1b      	ldr	r3, [r3, #32]
 80059ae:	4931      	ldr	r1, [pc, #196]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80059b0:	4313      	orrs	r3, r2
 80059b2:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80059b4:	4b2f      	ldr	r3, [pc, #188]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80059b6:	685b      	ldr	r3, [r3, #4]
 80059b8:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	69db      	ldr	r3, [r3, #28]
 80059c0:	021b      	lsls	r3, r3, #8
 80059c2:	492c      	ldr	r1, [pc, #176]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80059c4:	4313      	orrs	r3, r2
 80059c6:	604b      	str	r3, [r1, #4]
 80059c8:	e01a      	b.n	8005a00 <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80059ca:	4b2a      	ldr	r3, [pc, #168]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4a29      	ldr	r2, [pc, #164]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80059d0:	f023 0301 	bic.w	r3, r3, #1
 80059d4:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 80059d6:	f7fe fb51 	bl	800407c <HAL_GetTick>
 80059da:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80059dc:	e008      	b.n	80059f0 <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80059de:	f7fe fb4d 	bl	800407c <HAL_GetTick>
 80059e2:	4602      	mov	r2, r0
 80059e4:	693b      	ldr	r3, [r7, #16]
 80059e6:	1ad3      	subs	r3, r2, r3
 80059e8:	2b02      	cmp	r3, #2
 80059ea:	d901      	bls.n	80059f0 <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 80059ec:	2303      	movs	r3, #3
 80059ee:	e2dd      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 80059f0:	4b20      	ldr	r3, [pc, #128]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	f003 0302 	and.w	r3, r3, #2
 80059f8:	2b00      	cmp	r3, #0
 80059fa:	d1f0      	bne.n	80059de <HAL_RCC_OscConfig+0x1da>
 80059fc:	e000      	b.n	8005a00 <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80059fe:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	681b      	ldr	r3, [r3, #0]
 8005a04:	f003 0301 	and.w	r3, r3, #1
 8005a08:	2b00      	cmp	r3, #0
 8005a0a:	d074      	beq.n	8005af6 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8005a0c:	69bb      	ldr	r3, [r7, #24]
 8005a0e:	2b08      	cmp	r3, #8
 8005a10:	d005      	beq.n	8005a1e <HAL_RCC_OscConfig+0x21a>
 8005a12:	69bb      	ldr	r3, [r7, #24]
 8005a14:	2b0c      	cmp	r3, #12
 8005a16:	d10e      	bne.n	8005a36 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	2b03      	cmp	r3, #3
 8005a1c:	d10b      	bne.n	8005a36 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005a1e:	4b15      	ldr	r3, [pc, #84]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a26:	2b00      	cmp	r3, #0
 8005a28:	d064      	beq.n	8005af4 <HAL_RCC_OscConfig+0x2f0>
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	685b      	ldr	r3, [r3, #4]
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d160      	bne.n	8005af4 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8005a32:	2301      	movs	r3, #1
 8005a34:	e2ba      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	685b      	ldr	r3, [r3, #4]
 8005a3a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005a3e:	d106      	bne.n	8005a4e <HAL_RCC_OscConfig+0x24a>
 8005a40:	4b0c      	ldr	r3, [pc, #48]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	4a0b      	ldr	r2, [pc, #44]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005a46:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a4a:	6013      	str	r3, [r2, #0]
 8005a4c:	e026      	b.n	8005a9c <HAL_RCC_OscConfig+0x298>
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	685b      	ldr	r3, [r3, #4]
 8005a52:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8005a56:	d115      	bne.n	8005a84 <HAL_RCC_OscConfig+0x280>
 8005a58:	4b06      	ldr	r3, [pc, #24]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005a5a:	681b      	ldr	r3, [r3, #0]
 8005a5c:	4a05      	ldr	r2, [pc, #20]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005a5e:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005a62:	6013      	str	r3, [r2, #0]
 8005a64:	4b03      	ldr	r3, [pc, #12]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	4a02      	ldr	r2, [pc, #8]	@ (8005a74 <HAL_RCC_OscConfig+0x270>)
 8005a6a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005a6e:	6013      	str	r3, [r2, #0]
 8005a70:	e014      	b.n	8005a9c <HAL_RCC_OscConfig+0x298>
 8005a72:	bf00      	nop
 8005a74:	40021000 	.word	0x40021000
 8005a78:	0800f204 	.word	0x0800f204
 8005a7c:	20000014 	.word	0x20000014
 8005a80:	2000002c 	.word	0x2000002c
 8005a84:	4ba0      	ldr	r3, [pc, #640]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4a9f      	ldr	r2, [pc, #636]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005a8a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005a8e:	6013      	str	r3, [r2, #0]
 8005a90:	4b9d      	ldr	r3, [pc, #628]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	4a9c      	ldr	r2, [pc, #624]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005a96:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005a9a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	2b00      	cmp	r3, #0
 8005aa2:	d013      	beq.n	8005acc <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005aa4:	f7fe faea 	bl	800407c <HAL_GetTick>
 8005aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005aaa:	e008      	b.n	8005abe <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005aac:	f7fe fae6 	bl	800407c <HAL_GetTick>
 8005ab0:	4602      	mov	r2, r0
 8005ab2:	693b      	ldr	r3, [r7, #16]
 8005ab4:	1ad3      	subs	r3, r2, r3
 8005ab6:	2b64      	cmp	r3, #100	@ 0x64
 8005ab8:	d901      	bls.n	8005abe <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8005aba:	2303      	movs	r3, #3
 8005abc:	e276      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005abe:	4b92      	ldr	r3, [pc, #584]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005ac0:	681b      	ldr	r3, [r3, #0]
 8005ac2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005ac6:	2b00      	cmp	r3, #0
 8005ac8:	d0f0      	beq.n	8005aac <HAL_RCC_OscConfig+0x2a8>
 8005aca:	e014      	b.n	8005af6 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005acc:	f7fe fad6 	bl	800407c <HAL_GetTick>
 8005ad0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005ad2:	e008      	b.n	8005ae6 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005ad4:	f7fe fad2 	bl	800407c <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	2b64      	cmp	r3, #100	@ 0x64
 8005ae0:	d901      	bls.n	8005ae6 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e262      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005ae6:	4b88      	ldr	r3, [pc, #544]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d1f0      	bne.n	8005ad4 <HAL_RCC_OscConfig+0x2d0>
 8005af2:	e000      	b.n	8005af6 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005af4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	f003 0302 	and.w	r3, r3, #2
 8005afe:	2b00      	cmp	r3, #0
 8005b00:	d060      	beq.n	8005bc4 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8005b02:	69bb      	ldr	r3, [r7, #24]
 8005b04:	2b04      	cmp	r3, #4
 8005b06:	d005      	beq.n	8005b14 <HAL_RCC_OscConfig+0x310>
 8005b08:	69bb      	ldr	r3, [r7, #24]
 8005b0a:	2b0c      	cmp	r3, #12
 8005b0c:	d119      	bne.n	8005b42 <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8005b0e:	697b      	ldr	r3, [r7, #20]
 8005b10:	2b02      	cmp	r3, #2
 8005b12:	d116      	bne.n	8005b42 <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b14:	4b7c      	ldr	r3, [pc, #496]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005b16:	681b      	ldr	r3, [r3, #0]
 8005b18:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b1c:	2b00      	cmp	r3, #0
 8005b1e:	d005      	beq.n	8005b2c <HAL_RCC_OscConfig+0x328>
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	68db      	ldr	r3, [r3, #12]
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d101      	bne.n	8005b2c <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8005b28:	2301      	movs	r3, #1
 8005b2a:	e23f      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b2c:	4b76      	ldr	r3, [pc, #472]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005b2e:	685b      	ldr	r3, [r3, #4]
 8005b30:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	691b      	ldr	r3, [r3, #16]
 8005b38:	061b      	lsls	r3, r3, #24
 8005b3a:	4973      	ldr	r1, [pc, #460]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005b3c:	4313      	orrs	r3, r2
 8005b3e:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005b40:	e040      	b.n	8005bc4 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	d023      	beq.n	8005b92 <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005b4a:	4b6f      	ldr	r3, [pc, #444]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005b4c:	681b      	ldr	r3, [r3, #0]
 8005b4e:	4a6e      	ldr	r2, [pc, #440]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005b50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b54:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b56:	f7fe fa91 	bl	800407c <HAL_GetTick>
 8005b5a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b5c:	e008      	b.n	8005b70 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005b5e:	f7fe fa8d 	bl	800407c <HAL_GetTick>
 8005b62:	4602      	mov	r2, r0
 8005b64:	693b      	ldr	r3, [r7, #16]
 8005b66:	1ad3      	subs	r3, r2, r3
 8005b68:	2b02      	cmp	r3, #2
 8005b6a:	d901      	bls.n	8005b70 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8005b6c:	2303      	movs	r3, #3
 8005b6e:	e21d      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005b70:	4b65      	ldr	r3, [pc, #404]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d0f0      	beq.n	8005b5e <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005b7c:	4b62      	ldr	r3, [pc, #392]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005b7e:	685b      	ldr	r3, [r3, #4]
 8005b80:	f023 52f8 	bic.w	r2, r3, #520093696	@ 0x1f000000
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	691b      	ldr	r3, [r3, #16]
 8005b88:	061b      	lsls	r3, r3, #24
 8005b8a:	495f      	ldr	r1, [pc, #380]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005b8c:	4313      	orrs	r3, r2
 8005b8e:	604b      	str	r3, [r1, #4]
 8005b90:	e018      	b.n	8005bc4 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005b92:	4b5d      	ldr	r3, [pc, #372]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	4a5c      	ldr	r2, [pc, #368]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005b98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005b9c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005b9e:	f7fe fa6d 	bl	800407c <HAL_GetTick>
 8005ba2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005ba4:	e008      	b.n	8005bb8 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005ba6:	f7fe fa69 	bl	800407c <HAL_GetTick>
 8005baa:	4602      	mov	r2, r0
 8005bac:	693b      	ldr	r3, [r7, #16]
 8005bae:	1ad3      	subs	r3, r2, r3
 8005bb0:	2b02      	cmp	r3, #2
 8005bb2:	d901      	bls.n	8005bb8 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8005bb4:	2303      	movs	r3, #3
 8005bb6:	e1f9      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005bb8:	4b53      	ldr	r3, [pc, #332]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005bba:	681b      	ldr	r3, [r3, #0]
 8005bbc:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bc0:	2b00      	cmp	r3, #0
 8005bc2:	d1f0      	bne.n	8005ba6 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	681b      	ldr	r3, [r3, #0]
 8005bc8:	f003 0308 	and.w	r3, r3, #8
 8005bcc:	2b00      	cmp	r3, #0
 8005bce:	d03c      	beq.n	8005c4a <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	695b      	ldr	r3, [r3, #20]
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d01c      	beq.n	8005c12 <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005bd8:	4b4b      	ldr	r3, [pc, #300]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005bda:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005bde:	4a4a      	ldr	r2, [pc, #296]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005be0:	f043 0301 	orr.w	r3, r3, #1
 8005be4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005be8:	f7fe fa48 	bl	800407c <HAL_GetTick>
 8005bec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005bee:	e008      	b.n	8005c02 <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005bf0:	f7fe fa44 	bl	800407c <HAL_GetTick>
 8005bf4:	4602      	mov	r2, r0
 8005bf6:	693b      	ldr	r3, [r7, #16]
 8005bf8:	1ad3      	subs	r3, r2, r3
 8005bfa:	2b02      	cmp	r3, #2
 8005bfc:	d901      	bls.n	8005c02 <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8005bfe:	2303      	movs	r3, #3
 8005c00:	e1d4      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005c02:	4b41      	ldr	r3, [pc, #260]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005c04:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c08:	f003 0302 	and.w	r3, r3, #2
 8005c0c:	2b00      	cmp	r3, #0
 8005c0e:	d0ef      	beq.n	8005bf0 <HAL_RCC_OscConfig+0x3ec>
 8005c10:	e01b      	b.n	8005c4a <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005c12:	4b3d      	ldr	r3, [pc, #244]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005c14:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c18:	4a3b      	ldr	r2, [pc, #236]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005c1a:	f023 0301 	bic.w	r3, r3, #1
 8005c1e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c22:	f7fe fa2b 	bl	800407c <HAL_GetTick>
 8005c26:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c28:	e008      	b.n	8005c3c <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005c2a:	f7fe fa27 	bl	800407c <HAL_GetTick>
 8005c2e:	4602      	mov	r2, r0
 8005c30:	693b      	ldr	r3, [r7, #16]
 8005c32:	1ad3      	subs	r3, r2, r3
 8005c34:	2b02      	cmp	r3, #2
 8005c36:	d901      	bls.n	8005c3c <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8005c38:	2303      	movs	r3, #3
 8005c3a:	e1b7      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005c3c:	4b32      	ldr	r3, [pc, #200]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005c3e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005c42:	f003 0302 	and.w	r3, r3, #2
 8005c46:	2b00      	cmp	r3, #0
 8005c48:	d1ef      	bne.n	8005c2a <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005c4a:	687b      	ldr	r3, [r7, #4]
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	f003 0304 	and.w	r3, r3, #4
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	f000 80a6 	beq.w	8005da4 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005c58:	2300      	movs	r3, #0
 8005c5a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8005c5c:	4b2a      	ldr	r3, [pc, #168]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005c5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d10d      	bne.n	8005c84 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005c68:	4b27      	ldr	r3, [pc, #156]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005c6a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c6c:	4a26      	ldr	r2, [pc, #152]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005c6e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005c72:	6593      	str	r3, [r2, #88]	@ 0x58
 8005c74:	4b24      	ldr	r3, [pc, #144]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005c76:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005c7c:	60bb      	str	r3, [r7, #8]
 8005c7e:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8005c80:	2301      	movs	r3, #1
 8005c82:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005c84:	4b21      	ldr	r3, [pc, #132]	@ (8005d0c <HAL_RCC_OscConfig+0x508>)
 8005c86:	681b      	ldr	r3, [r3, #0]
 8005c88:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005c8c:	2b00      	cmp	r3, #0
 8005c8e:	d118      	bne.n	8005cc2 <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005c90:	4b1e      	ldr	r3, [pc, #120]	@ (8005d0c <HAL_RCC_OscConfig+0x508>)
 8005c92:	681b      	ldr	r3, [r3, #0]
 8005c94:	4a1d      	ldr	r2, [pc, #116]	@ (8005d0c <HAL_RCC_OscConfig+0x508>)
 8005c96:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005c9a:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005c9c:	f7fe f9ee 	bl	800407c <HAL_GetTick>
 8005ca0:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005ca2:	e008      	b.n	8005cb6 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005ca4:	f7fe f9ea 	bl	800407c <HAL_GetTick>
 8005ca8:	4602      	mov	r2, r0
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	1ad3      	subs	r3, r2, r3
 8005cae:	2b02      	cmp	r3, #2
 8005cb0:	d901      	bls.n	8005cb6 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8005cb2:	2303      	movs	r3, #3
 8005cb4:	e17a      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005cb6:	4b15      	ldr	r3, [pc, #84]	@ (8005d0c <HAL_RCC_OscConfig+0x508>)
 8005cb8:	681b      	ldr	r3, [r3, #0]
 8005cba:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005cbe:	2b00      	cmp	r3, #0
 8005cc0:	d0f0      	beq.n	8005ca4 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	689b      	ldr	r3, [r3, #8]
 8005cc6:	2b01      	cmp	r3, #1
 8005cc8:	d108      	bne.n	8005cdc <HAL_RCC_OscConfig+0x4d8>
 8005cca:	4b0f      	ldr	r3, [pc, #60]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cd0:	4a0d      	ldr	r2, [pc, #52]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005cd2:	f043 0301 	orr.w	r3, r3, #1
 8005cd6:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005cda:	e029      	b.n	8005d30 <HAL_RCC_OscConfig+0x52c>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	689b      	ldr	r3, [r3, #8]
 8005ce0:	2b05      	cmp	r3, #5
 8005ce2:	d115      	bne.n	8005d10 <HAL_RCC_OscConfig+0x50c>
 8005ce4:	4b08      	ldr	r3, [pc, #32]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005ce6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cea:	4a07      	ldr	r2, [pc, #28]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005cec:	f043 0304 	orr.w	r3, r3, #4
 8005cf0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005cf4:	4b04      	ldr	r3, [pc, #16]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005cf6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005cfa:	4a03      	ldr	r2, [pc, #12]	@ (8005d08 <HAL_RCC_OscConfig+0x504>)
 8005cfc:	f043 0301 	orr.w	r3, r3, #1
 8005d00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d04:	e014      	b.n	8005d30 <HAL_RCC_OscConfig+0x52c>
 8005d06:	bf00      	nop
 8005d08:	40021000 	.word	0x40021000
 8005d0c:	40007000 	.word	0x40007000
 8005d10:	4b9c      	ldr	r3, [pc, #624]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005d12:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d16:	4a9b      	ldr	r2, [pc, #620]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005d18:	f023 0301 	bic.w	r3, r3, #1
 8005d1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005d20:	4b98      	ldr	r3, [pc, #608]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005d22:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d26:	4a97      	ldr	r2, [pc, #604]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005d28:	f023 0304 	bic.w	r3, r3, #4
 8005d2c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	689b      	ldr	r3, [r3, #8]
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d016      	beq.n	8005d66 <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d38:	f7fe f9a0 	bl	800407c <HAL_GetTick>
 8005d3c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d3e:	e00a      	b.n	8005d56 <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d40:	f7fe f99c 	bl	800407c <HAL_GetTick>
 8005d44:	4602      	mov	r2, r0
 8005d46:	693b      	ldr	r3, [r7, #16]
 8005d48:	1ad3      	subs	r3, r2, r3
 8005d4a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d4e:	4293      	cmp	r3, r2
 8005d50:	d901      	bls.n	8005d56 <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 8005d52:	2303      	movs	r3, #3
 8005d54:	e12a      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005d56:	4b8b      	ldr	r3, [pc, #556]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005d58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d5c:	f003 0302 	and.w	r3, r3, #2
 8005d60:	2b00      	cmp	r3, #0
 8005d62:	d0ed      	beq.n	8005d40 <HAL_RCC_OscConfig+0x53c>
 8005d64:	e015      	b.n	8005d92 <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005d66:	f7fe f989 	bl	800407c <HAL_GetTick>
 8005d6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d6c:	e00a      	b.n	8005d84 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005d6e:	f7fe f985 	bl	800407c <HAL_GetTick>
 8005d72:	4602      	mov	r2, r0
 8005d74:	693b      	ldr	r3, [r7, #16]
 8005d76:	1ad3      	subs	r3, r2, r3
 8005d78:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005d7c:	4293      	cmp	r3, r2
 8005d7e:	d901      	bls.n	8005d84 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8005d80:	2303      	movs	r3, #3
 8005d82:	e113      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005d84:	4b7f      	ldr	r3, [pc, #508]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005d86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005d8a:	f003 0302 	and.w	r3, r3, #2
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d1ed      	bne.n	8005d6e <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8005d92:	7ffb      	ldrb	r3, [r7, #31]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d105      	bne.n	8005da4 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005d98:	4b7a      	ldr	r3, [pc, #488]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005d9a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005d9c:	4a79      	ldr	r2, [pc, #484]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005d9e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005da2:	6593      	str	r3, [r2, #88]	@ 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005da8:	2b00      	cmp	r3, #0
 8005daa:	f000 80fe 	beq.w	8005faa <HAL_RCC_OscConfig+0x7a6>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005db2:	2b02      	cmp	r3, #2
 8005db4:	f040 80d0 	bne.w	8005f58 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8005db8:	4b72      	ldr	r3, [pc, #456]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005dba:	68db      	ldr	r3, [r3, #12]
 8005dbc:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dbe:	697b      	ldr	r3, [r7, #20]
 8005dc0:	f003 0203 	and.w	r2, r3, #3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005dc8:	429a      	cmp	r2, r3
 8005dca:	d130      	bne.n	8005e2e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005dcc:	697b      	ldr	r3, [r7, #20]
 8005dce:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005dd6:	3b01      	subs	r3, #1
 8005dd8:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8005dda:	429a      	cmp	r2, r3
 8005ddc:	d127      	bne.n	8005e2e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005dde:	697b      	ldr	r3, [r7, #20]
 8005de0:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005de8:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d11f      	bne.n	8005e2e <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005dee:	697b      	ldr	r3, [r7, #20]
 8005df0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005df4:	687a      	ldr	r2, [r7, #4]
 8005df6:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005df8:	2a07      	cmp	r2, #7
 8005dfa:	bf14      	ite	ne
 8005dfc:	2201      	movne	r2, #1
 8005dfe:	2200      	moveq	r2, #0
 8005e00:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e02:	4293      	cmp	r3, r2
 8005e04:	d113      	bne.n	8005e2e <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e06:	697b      	ldr	r3, [r7, #20]
 8005e08:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005e0c:	687b      	ldr	r3, [r7, #4]
 8005e0e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005e10:	085b      	lsrs	r3, r3, #1
 8005e12:	3b01      	subs	r3, #1
 8005e14:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 8005e16:	429a      	cmp	r2, r3
 8005e18:	d109      	bne.n	8005e2e <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005e1a:	697b      	ldr	r3, [r7, #20]
 8005e1c:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005e24:	085b      	lsrs	r3, r3, #1
 8005e26:	3b01      	subs	r3, #1
 8005e28:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d06e      	beq.n	8005f0c <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005e2e:	69bb      	ldr	r3, [r7, #24]
 8005e30:	2b0c      	cmp	r3, #12
 8005e32:	d069      	beq.n	8005f08 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8005e34:	4b53      	ldr	r3, [pc, #332]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d105      	bne.n	8005e4c <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8005e40:	4b50      	ldr	r3, [pc, #320]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d001      	beq.n	8005e50 <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	e0ad      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8005e50:	4b4c      	ldr	r3, [pc, #304]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005e52:	681b      	ldr	r3, [r3, #0]
 8005e54:	4a4b      	ldr	r2, [pc, #300]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005e56:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005e5a:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005e5c:	f7fe f90e 	bl	800407c <HAL_GetTick>
 8005e60:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e62:	e008      	b.n	8005e76 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005e64:	f7fe f90a 	bl	800407c <HAL_GetTick>
 8005e68:	4602      	mov	r2, r0
 8005e6a:	693b      	ldr	r3, [r7, #16]
 8005e6c:	1ad3      	subs	r3, r2, r3
 8005e6e:	2b02      	cmp	r3, #2
 8005e70:	d901      	bls.n	8005e76 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 8005e72:	2303      	movs	r3, #3
 8005e74:	e09a      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005e76:	4b43      	ldr	r3, [pc, #268]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005e7e:	2b00      	cmp	r3, #0
 8005e80:	d1f0      	bne.n	8005e64 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005e82:	4b40      	ldr	r3, [pc, #256]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005e84:	68da      	ldr	r2, [r3, #12]
 8005e86:	4b40      	ldr	r3, [pc, #256]	@ (8005f88 <HAL_RCC_OscConfig+0x784>)
 8005e88:	4013      	ands	r3, r2
 8005e8a:	687a      	ldr	r2, [r7, #4]
 8005e8c:	6ad1      	ldr	r1, [r2, #44]	@ 0x2c
 8005e8e:	687a      	ldr	r2, [r7, #4]
 8005e90:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005e92:	3a01      	subs	r2, #1
 8005e94:	0112      	lsls	r2, r2, #4
 8005e96:	4311      	orrs	r1, r2
 8005e98:	687a      	ldr	r2, [r7, #4]
 8005e9a:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005e9c:	0212      	lsls	r2, r2, #8
 8005e9e:	4311      	orrs	r1, r2
 8005ea0:	687a      	ldr	r2, [r7, #4]
 8005ea2:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8005ea4:	0852      	lsrs	r2, r2, #1
 8005ea6:	3a01      	subs	r2, #1
 8005ea8:	0552      	lsls	r2, r2, #21
 8005eaa:	4311      	orrs	r1, r2
 8005eac:	687a      	ldr	r2, [r7, #4]
 8005eae:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005eb0:	0852      	lsrs	r2, r2, #1
 8005eb2:	3a01      	subs	r2, #1
 8005eb4:	0652      	lsls	r2, r2, #25
 8005eb6:	4311      	orrs	r1, r2
 8005eb8:	687a      	ldr	r2, [r7, #4]
 8005eba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005ebc:	0912      	lsrs	r2, r2, #4
 8005ebe:	0452      	lsls	r2, r2, #17
 8005ec0:	430a      	orrs	r2, r1
 8005ec2:	4930      	ldr	r1, [pc, #192]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005ec4:	4313      	orrs	r3, r2
 8005ec6:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8005ec8:	4b2e      	ldr	r3, [pc, #184]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	4a2d      	ldr	r2, [pc, #180]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005ece:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ed2:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005ed4:	4b2b      	ldr	r3, [pc, #172]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005ed6:	68db      	ldr	r3, [r3, #12]
 8005ed8:	4a2a      	ldr	r2, [pc, #168]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005eda:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005ede:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8005ee0:	f7fe f8cc 	bl	800407c <HAL_GetTick>
 8005ee4:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ee6:	e008      	b.n	8005efa <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005ee8:	f7fe f8c8 	bl	800407c <HAL_GetTick>
 8005eec:	4602      	mov	r2, r0
 8005eee:	693b      	ldr	r3, [r7, #16]
 8005ef0:	1ad3      	subs	r3, r2, r3
 8005ef2:	2b02      	cmp	r3, #2
 8005ef4:	d901      	bls.n	8005efa <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 8005ef6:	2303      	movs	r3, #3
 8005ef8:	e058      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005efa:	4b22      	ldr	r3, [pc, #136]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f02:	2b00      	cmp	r3, #0
 8005f04:	d0f0      	beq.n	8005ee8 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f06:	e050      	b.n	8005faa <HAL_RCC_OscConfig+0x7a6>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 8005f08:	2301      	movs	r3, #1
 8005f0a:	e04f      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f0c:	4b1d      	ldr	r3, [pc, #116]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d148      	bne.n	8005faa <HAL_RCC_OscConfig+0x7a6>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 8005f18:	4b1a      	ldr	r3, [pc, #104]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	4a19      	ldr	r2, [pc, #100]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005f1e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f22:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005f24:	4b17      	ldr	r3, [pc, #92]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005f26:	68db      	ldr	r3, [r3, #12]
 8005f28:	4a16      	ldr	r2, [pc, #88]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005f2a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005f2e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8005f30:	f7fe f8a4 	bl	800407c <HAL_GetTick>
 8005f34:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f36:	e008      	b.n	8005f4a <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f38:	f7fe f8a0 	bl	800407c <HAL_GetTick>
 8005f3c:	4602      	mov	r2, r0
 8005f3e:	693b      	ldr	r3, [r7, #16]
 8005f40:	1ad3      	subs	r3, r2, r3
 8005f42:	2b02      	cmp	r3, #2
 8005f44:	d901      	bls.n	8005f4a <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	e030      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005f4a:	4b0e      	ldr	r3, [pc, #56]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005f4c:	681b      	ldr	r3, [r3, #0]
 8005f4e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d0f0      	beq.n	8005f38 <HAL_RCC_OscConfig+0x734>
 8005f56:	e028      	b.n	8005faa <HAL_RCC_OscConfig+0x7a6>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8005f58:	69bb      	ldr	r3, [r7, #24]
 8005f5a:	2b0c      	cmp	r3, #12
 8005f5c:	d023      	beq.n	8005fa6 <HAL_RCC_OscConfig+0x7a2>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005f5e:	4b09      	ldr	r3, [pc, #36]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	4a08      	ldr	r2, [pc, #32]	@ (8005f84 <HAL_RCC_OscConfig+0x780>)
 8005f64:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005f68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005f6a:	f7fe f887 	bl	800407c <HAL_GetTick>
 8005f6e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f70:	e00c      	b.n	8005f8c <HAL_RCC_OscConfig+0x788>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005f72:	f7fe f883 	bl	800407c <HAL_GetTick>
 8005f76:	4602      	mov	r2, r0
 8005f78:	693b      	ldr	r3, [r7, #16]
 8005f7a:	1ad3      	subs	r3, r2, r3
 8005f7c:	2b02      	cmp	r3, #2
 8005f7e:	d905      	bls.n	8005f8c <HAL_RCC_OscConfig+0x788>
          {
            return HAL_TIMEOUT;
 8005f80:	2303      	movs	r3, #3
 8005f82:	e013      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
 8005f84:	40021000 	.word	0x40021000
 8005f88:	f99d808c 	.word	0xf99d808c
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005f8c:	4b09      	ldr	r3, [pc, #36]	@ (8005fb4 <HAL_RCC_OscConfig+0x7b0>)
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005f94:	2b00      	cmp	r3, #0
 8005f96:	d1ec      	bne.n	8005f72 <HAL_RCC_OscConfig+0x76e>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 8005f98:	4b06      	ldr	r3, [pc, #24]	@ (8005fb4 <HAL_RCC_OscConfig+0x7b0>)
 8005f9a:	68da      	ldr	r2, [r3, #12]
 8005f9c:	4905      	ldr	r1, [pc, #20]	@ (8005fb4 <HAL_RCC_OscConfig+0x7b0>)
 8005f9e:	4b06      	ldr	r3, [pc, #24]	@ (8005fb8 <HAL_RCC_OscConfig+0x7b4>)
 8005fa0:	4013      	ands	r3, r2
 8005fa2:	60cb      	str	r3, [r1, #12]
 8005fa4:	e001      	b.n	8005faa <HAL_RCC_OscConfig+0x7a6>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8005fa6:	2301      	movs	r3, #1
 8005fa8:	e000      	b.n	8005fac <HAL_RCC_OscConfig+0x7a8>
      }
    }
  }
  return HAL_OK;
 8005faa:	2300      	movs	r3, #0
}
 8005fac:	4618      	mov	r0, r3
 8005fae:	3720      	adds	r7, #32
 8005fb0:	46bd      	mov	sp, r7
 8005fb2:	bd80      	pop	{r7, pc}
 8005fb4:	40021000 	.word	0x40021000
 8005fb8:	feeefffc 	.word	0xfeeefffc

08005fbc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005fbc:	b580      	push	{r7, lr}
 8005fbe:	b084      	sub	sp, #16
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d101      	bne.n	8005fd0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005fcc:	2301      	movs	r3, #1
 8005fce:	e0e7      	b.n	80061a0 <HAL_RCC_ClockConfig+0x1e4>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005fd0:	4b75      	ldr	r3, [pc, #468]	@ (80061a8 <HAL_RCC_ClockConfig+0x1ec>)
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	f003 0307 	and.w	r3, r3, #7
 8005fd8:	683a      	ldr	r2, [r7, #0]
 8005fda:	429a      	cmp	r2, r3
 8005fdc:	d910      	bls.n	8006000 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005fde:	4b72      	ldr	r3, [pc, #456]	@ (80061a8 <HAL_RCC_ClockConfig+0x1ec>)
 8005fe0:	681b      	ldr	r3, [r3, #0]
 8005fe2:	f023 0207 	bic.w	r2, r3, #7
 8005fe6:	4970      	ldr	r1, [pc, #448]	@ (80061a8 <HAL_RCC_ClockConfig+0x1ec>)
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	4313      	orrs	r3, r2
 8005fec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005fee:	4b6e      	ldr	r3, [pc, #440]	@ (80061a8 <HAL_RCC_ClockConfig+0x1ec>)
 8005ff0:	681b      	ldr	r3, [r3, #0]
 8005ff2:	f003 0307 	and.w	r3, r3, #7
 8005ff6:	683a      	ldr	r2, [r7, #0]
 8005ff8:	429a      	cmp	r2, r3
 8005ffa:	d001      	beq.n	8006000 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	e0cf      	b.n	80061a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	f003 0302 	and.w	r3, r3, #2
 8006008:	2b00      	cmp	r3, #0
 800600a:	d010      	beq.n	800602e <HAL_RCC_ClockConfig+0x72>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	689a      	ldr	r2, [r3, #8]
 8006010:	4b66      	ldr	r3, [pc, #408]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006018:	429a      	cmp	r2, r3
 800601a:	d908      	bls.n	800602e <HAL_RCC_ClockConfig+0x72>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800601c:	4b63      	ldr	r3, [pc, #396]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	689b      	ldr	r3, [r3, #8]
 8006028:	4960      	ldr	r1, [pc, #384]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 800602a:	4313      	orrs	r3, r2
 800602c:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	f003 0301 	and.w	r3, r3, #1
 8006036:	2b00      	cmp	r3, #0
 8006038:	d04c      	beq.n	80060d4 <HAL_RCC_ClockConfig+0x118>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	2b03      	cmp	r3, #3
 8006040:	d107      	bne.n	8006052 <HAL_RCC_ClockConfig+0x96>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8006042:	4b5a      	ldr	r3, [pc, #360]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800604a:	2b00      	cmp	r3, #0
 800604c:	d121      	bne.n	8006092 <HAL_RCC_ClockConfig+0xd6>
      {
        return HAL_ERROR;
 800604e:	2301      	movs	r3, #1
 8006050:	e0a6      	b.n	80061a0 <HAL_RCC_ClockConfig+0x1e4>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	685b      	ldr	r3, [r3, #4]
 8006056:	2b02      	cmp	r3, #2
 8006058:	d107      	bne.n	800606a <HAL_RCC_ClockConfig+0xae>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800605a:	4b54      	ldr	r3, [pc, #336]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006062:	2b00      	cmp	r3, #0
 8006064:	d115      	bne.n	8006092 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 8006066:	2301      	movs	r3, #1
 8006068:	e09a      	b.n	80061a0 <HAL_RCC_ClockConfig+0x1e4>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	685b      	ldr	r3, [r3, #4]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d107      	bne.n	8006082 <HAL_RCC_ClockConfig+0xc6>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8006072:	4b4e      	ldr	r3, [pc, #312]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f003 0302 	and.w	r3, r3, #2
 800607a:	2b00      	cmp	r3, #0
 800607c:	d109      	bne.n	8006092 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	e08e      	b.n	80061a0 <HAL_RCC_ClockConfig+0x1e4>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8006082:	4b4a      	ldr	r3, [pc, #296]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 8006084:	681b      	ldr	r3, [r3, #0]
 8006086:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800608a:	2b00      	cmp	r3, #0
 800608c:	d101      	bne.n	8006092 <HAL_RCC_ClockConfig+0xd6>
        {
          return HAL_ERROR;
 800608e:	2301      	movs	r3, #1
 8006090:	e086      	b.n	80061a0 <HAL_RCC_ClockConfig+0x1e4>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8006092:	4b46      	ldr	r3, [pc, #280]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 8006094:	689b      	ldr	r3, [r3, #8]
 8006096:	f023 0203 	bic.w	r2, r3, #3
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	685b      	ldr	r3, [r3, #4]
 800609e:	4943      	ldr	r1, [pc, #268]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 80060a0:	4313      	orrs	r3, r2
 80060a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80060a4:	f7fd ffea 	bl	800407c <HAL_GetTick>
 80060a8:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060aa:	e00a      	b.n	80060c2 <HAL_RCC_ClockConfig+0x106>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80060ac:	f7fd ffe6 	bl	800407c <HAL_GetTick>
 80060b0:	4602      	mov	r2, r0
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	1ad3      	subs	r3, r2, r3
 80060b6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80060ba:	4293      	cmp	r3, r2
 80060bc:	d901      	bls.n	80060c2 <HAL_RCC_ClockConfig+0x106>
      {
        return HAL_TIMEOUT;
 80060be:	2303      	movs	r3, #3
 80060c0:	e06e      	b.n	80061a0 <HAL_RCC_ClockConfig+0x1e4>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80060c2:	4b3a      	ldr	r3, [pc, #232]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 80060c4:	689b      	ldr	r3, [r3, #8]
 80060c6:	f003 020c 	and.w	r2, r3, #12
 80060ca:	687b      	ldr	r3, [r7, #4]
 80060cc:	685b      	ldr	r3, [r3, #4]
 80060ce:	009b      	lsls	r3, r3, #2
 80060d0:	429a      	cmp	r2, r3
 80060d2:	d1eb      	bne.n	80060ac <HAL_RCC_ClockConfig+0xf0>
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f003 0302 	and.w	r3, r3, #2
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d010      	beq.n	8006102 <HAL_RCC_ClockConfig+0x146>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	689a      	ldr	r2, [r3, #8]
 80060e4:	4b31      	ldr	r3, [pc, #196]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 80060e6:	689b      	ldr	r3, [r3, #8]
 80060e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80060ec:	429a      	cmp	r2, r3
 80060ee:	d208      	bcs.n	8006102 <HAL_RCC_ClockConfig+0x146>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80060f0:	4b2e      	ldr	r3, [pc, #184]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 80060f2:	689b      	ldr	r3, [r3, #8]
 80060f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80060f8:	687b      	ldr	r3, [r7, #4]
 80060fa:	689b      	ldr	r3, [r3, #8]
 80060fc:	492b      	ldr	r1, [pc, #172]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 80060fe:	4313      	orrs	r3, r2
 8006100:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8006102:	4b29      	ldr	r3, [pc, #164]	@ (80061a8 <HAL_RCC_ClockConfig+0x1ec>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 0307 	and.w	r3, r3, #7
 800610a:	683a      	ldr	r2, [r7, #0]
 800610c:	429a      	cmp	r2, r3
 800610e:	d210      	bcs.n	8006132 <HAL_RCC_ClockConfig+0x176>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006110:	4b25      	ldr	r3, [pc, #148]	@ (80061a8 <HAL_RCC_ClockConfig+0x1ec>)
 8006112:	681b      	ldr	r3, [r3, #0]
 8006114:	f023 0207 	bic.w	r2, r3, #7
 8006118:	4923      	ldr	r1, [pc, #140]	@ (80061a8 <HAL_RCC_ClockConfig+0x1ec>)
 800611a:	683b      	ldr	r3, [r7, #0]
 800611c:	4313      	orrs	r3, r2
 800611e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8006120:	4b21      	ldr	r3, [pc, #132]	@ (80061a8 <HAL_RCC_ClockConfig+0x1ec>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	f003 0307 	and.w	r3, r3, #7
 8006128:	683a      	ldr	r2, [r7, #0]
 800612a:	429a      	cmp	r2, r3
 800612c:	d001      	beq.n	8006132 <HAL_RCC_ClockConfig+0x176>
    {
      return HAL_ERROR;
 800612e:	2301      	movs	r3, #1
 8006130:	e036      	b.n	80061a0 <HAL_RCC_ClockConfig+0x1e4>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8006132:	687b      	ldr	r3, [r7, #4]
 8006134:	681b      	ldr	r3, [r3, #0]
 8006136:	f003 0304 	and.w	r3, r3, #4
 800613a:	2b00      	cmp	r3, #0
 800613c:	d008      	beq.n	8006150 <HAL_RCC_ClockConfig+0x194>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800613e:	4b1b      	ldr	r3, [pc, #108]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 8006140:	689b      	ldr	r3, [r3, #8]
 8006142:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006146:	687b      	ldr	r3, [r7, #4]
 8006148:	68db      	ldr	r3, [r3, #12]
 800614a:	4918      	ldr	r1, [pc, #96]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 800614c:	4313      	orrs	r3, r2
 800614e:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	f003 0308 	and.w	r3, r3, #8
 8006158:	2b00      	cmp	r3, #0
 800615a:	d009      	beq.n	8006170 <HAL_RCC_ClockConfig+0x1b4>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800615c:	4b13      	ldr	r3, [pc, #76]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 800615e:	689b      	ldr	r3, [r3, #8]
 8006160:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8006164:	687b      	ldr	r3, [r7, #4]
 8006166:	691b      	ldr	r3, [r3, #16]
 8006168:	00db      	lsls	r3, r3, #3
 800616a:	4910      	ldr	r1, [pc, #64]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 800616c:	4313      	orrs	r3, r2
 800616e:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8006170:	f000 f824 	bl	80061bc <HAL_RCC_GetSysClockFreq>
 8006174:	4602      	mov	r2, r0
 8006176:	4b0d      	ldr	r3, [pc, #52]	@ (80061ac <HAL_RCC_ClockConfig+0x1f0>)
 8006178:	689b      	ldr	r3, [r3, #8]
 800617a:	091b      	lsrs	r3, r3, #4
 800617c:	f003 030f 	and.w	r3, r3, #15
 8006180:	490b      	ldr	r1, [pc, #44]	@ (80061b0 <HAL_RCC_ClockConfig+0x1f4>)
 8006182:	5ccb      	ldrb	r3, [r1, r3]
 8006184:	f003 031f 	and.w	r3, r3, #31
 8006188:	fa22 f303 	lsr.w	r3, r2, r3
 800618c:	4a09      	ldr	r2, [pc, #36]	@ (80061b4 <HAL_RCC_ClockConfig+0x1f8>)
 800618e:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8006190:	4b09      	ldr	r3, [pc, #36]	@ (80061b8 <HAL_RCC_ClockConfig+0x1fc>)
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4618      	mov	r0, r3
 8006196:	f7fd ff21 	bl	8003fdc <HAL_InitTick>
 800619a:	4603      	mov	r3, r0
 800619c:	72fb      	strb	r3, [r7, #11]

  return status;
 800619e:	7afb      	ldrb	r3, [r7, #11]
}
 80061a0:	4618      	mov	r0, r3
 80061a2:	3710      	adds	r7, #16
 80061a4:	46bd      	mov	sp, r7
 80061a6:	bd80      	pop	{r7, pc}
 80061a8:	40022000 	.word	0x40022000
 80061ac:	40021000 	.word	0x40021000
 80061b0:	0800f204 	.word	0x0800f204
 80061b4:	20000014 	.word	0x20000014
 80061b8:	2000002c 	.word	0x2000002c

080061bc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80061bc:	b480      	push	{r7}
 80061be:	b089      	sub	sp, #36	@ 0x24
 80061c0:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 80061c2:	2300      	movs	r3, #0
 80061c4:	61fb      	str	r3, [r7, #28]
 80061c6:	2300      	movs	r3, #0
 80061c8:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80061ca:	4b3e      	ldr	r3, [pc, #248]	@ (80062c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80061cc:	689b      	ldr	r3, [r3, #8]
 80061ce:	f003 030c 	and.w	r3, r3, #12
 80061d2:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80061d4:	4b3b      	ldr	r3, [pc, #236]	@ (80062c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80061d6:	68db      	ldr	r3, [r3, #12]
 80061d8:	f003 0303 	and.w	r3, r3, #3
 80061dc:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 80061de:	693b      	ldr	r3, [r7, #16]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d005      	beq.n	80061f0 <HAL_RCC_GetSysClockFreq+0x34>
 80061e4:	693b      	ldr	r3, [r7, #16]
 80061e6:	2b0c      	cmp	r3, #12
 80061e8:	d121      	bne.n	800622e <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	2b01      	cmp	r3, #1
 80061ee:	d11e      	bne.n	800622e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 80061f0:	4b34      	ldr	r3, [pc, #208]	@ (80062c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	f003 0308 	and.w	r3, r3, #8
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d107      	bne.n	800620c <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80061fc:	4b31      	ldr	r3, [pc, #196]	@ (80062c4 <HAL_RCC_GetSysClockFreq+0x108>)
 80061fe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006202:	0a1b      	lsrs	r3, r3, #8
 8006204:	f003 030f 	and.w	r3, r3, #15
 8006208:	61fb      	str	r3, [r7, #28]
 800620a:	e005      	b.n	8006218 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 800620c:	4b2d      	ldr	r3, [pc, #180]	@ (80062c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800620e:	681b      	ldr	r3, [r3, #0]
 8006210:	091b      	lsrs	r3, r3, #4
 8006212:	f003 030f 	and.w	r3, r3, #15
 8006216:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8006218:	4a2b      	ldr	r2, [pc, #172]	@ (80062c8 <HAL_RCC_GetSysClockFreq+0x10c>)
 800621a:	69fb      	ldr	r3, [r7, #28]
 800621c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006220:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8006222:	693b      	ldr	r3, [r7, #16]
 8006224:	2b00      	cmp	r3, #0
 8006226:	d10d      	bne.n	8006244 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8006228:	69fb      	ldr	r3, [r7, #28]
 800622a:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800622c:	e00a      	b.n	8006244 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 800622e:	693b      	ldr	r3, [r7, #16]
 8006230:	2b04      	cmp	r3, #4
 8006232:	d102      	bne.n	800623a <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006234:	4b25      	ldr	r3, [pc, #148]	@ (80062cc <HAL_RCC_GetSysClockFreq+0x110>)
 8006236:	61bb      	str	r3, [r7, #24]
 8006238:	e004      	b.n	8006244 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 800623a:	693b      	ldr	r3, [r7, #16]
 800623c:	2b08      	cmp	r3, #8
 800623e:	d101      	bne.n	8006244 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006240:	4b23      	ldr	r3, [pc, #140]	@ (80062d0 <HAL_RCC_GetSysClockFreq+0x114>)
 8006242:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 8006244:	693b      	ldr	r3, [r7, #16]
 8006246:	2b0c      	cmp	r3, #12
 8006248:	d134      	bne.n	80062b4 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800624a:	4b1e      	ldr	r3, [pc, #120]	@ (80062c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800624c:	68db      	ldr	r3, [r3, #12]
 800624e:	f003 0303 	and.w	r3, r3, #3
 8006252:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006254:	68bb      	ldr	r3, [r7, #8]
 8006256:	2b02      	cmp	r3, #2
 8006258:	d003      	beq.n	8006262 <HAL_RCC_GetSysClockFreq+0xa6>
 800625a:	68bb      	ldr	r3, [r7, #8]
 800625c:	2b03      	cmp	r3, #3
 800625e:	d003      	beq.n	8006268 <HAL_RCC_GetSysClockFreq+0xac>
 8006260:	e005      	b.n	800626e <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8006262:	4b1a      	ldr	r3, [pc, #104]	@ (80062cc <HAL_RCC_GetSysClockFreq+0x110>)
 8006264:	617b      	str	r3, [r7, #20]
      break;
 8006266:	e005      	b.n	8006274 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 8006268:	4b19      	ldr	r3, [pc, #100]	@ (80062d0 <HAL_RCC_GetSysClockFreq+0x114>)
 800626a:	617b      	str	r3, [r7, #20]
      break;
 800626c:	e002      	b.n	8006274 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 800626e:	69fb      	ldr	r3, [r7, #28]
 8006270:	617b      	str	r3, [r7, #20]
      break;
 8006272:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006274:	4b13      	ldr	r3, [pc, #76]	@ (80062c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006276:	68db      	ldr	r3, [r3, #12]
 8006278:	091b      	lsrs	r3, r3, #4
 800627a:	f003 0307 	and.w	r3, r3, #7
 800627e:	3301      	adds	r3, #1
 8006280:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8006282:	4b10      	ldr	r3, [pc, #64]	@ (80062c4 <HAL_RCC_GetSysClockFreq+0x108>)
 8006284:	68db      	ldr	r3, [r3, #12]
 8006286:	0a1b      	lsrs	r3, r3, #8
 8006288:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800628c:	697a      	ldr	r2, [r7, #20]
 800628e:	fb03 f202 	mul.w	r2, r3, r2
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	fbb2 f3f3 	udiv	r3, r2, r3
 8006298:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800629a:	4b0a      	ldr	r3, [pc, #40]	@ (80062c4 <HAL_RCC_GetSysClockFreq+0x108>)
 800629c:	68db      	ldr	r3, [r3, #12]
 800629e:	0e5b      	lsrs	r3, r3, #25
 80062a0:	f003 0303 	and.w	r3, r3, #3
 80062a4:	3301      	adds	r3, #1
 80062a6:	005b      	lsls	r3, r3, #1
 80062a8:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80062aa:	697a      	ldr	r2, [r7, #20]
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	fbb2 f3f3 	udiv	r3, r2, r3
 80062b2:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80062b4:	69bb      	ldr	r3, [r7, #24]
}
 80062b6:	4618      	mov	r0, r3
 80062b8:	3724      	adds	r7, #36	@ 0x24
 80062ba:	46bd      	mov	sp, r7
 80062bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062c0:	4770      	bx	lr
 80062c2:	bf00      	nop
 80062c4:	40021000 	.word	0x40021000
 80062c8:	0800f21c 	.word	0x0800f21c
 80062cc:	00f42400 	.word	0x00f42400
 80062d0:	007a1200 	.word	0x007a1200

080062d4 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80062d4:	b480      	push	{r7}
 80062d6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80062d8:	4b03      	ldr	r3, [pc, #12]	@ (80062e8 <HAL_RCC_GetHCLKFreq+0x14>)
 80062da:	681b      	ldr	r3, [r3, #0]
}
 80062dc:	4618      	mov	r0, r3
 80062de:	46bd      	mov	sp, r7
 80062e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062e4:	4770      	bx	lr
 80062e6:	bf00      	nop
 80062e8:	20000014 	.word	0x20000014

080062ec <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80062ec:	b580      	push	{r7, lr}
 80062ee:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80062f0:	f7ff fff0 	bl	80062d4 <HAL_RCC_GetHCLKFreq>
 80062f4:	4602      	mov	r2, r0
 80062f6:	4b06      	ldr	r3, [pc, #24]	@ (8006310 <HAL_RCC_GetPCLK1Freq+0x24>)
 80062f8:	689b      	ldr	r3, [r3, #8]
 80062fa:	0a1b      	lsrs	r3, r3, #8
 80062fc:	f003 0307 	and.w	r3, r3, #7
 8006300:	4904      	ldr	r1, [pc, #16]	@ (8006314 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006302:	5ccb      	ldrb	r3, [r1, r3]
 8006304:	f003 031f 	and.w	r3, r3, #31
 8006308:	fa22 f303 	lsr.w	r3, r2, r3
}
 800630c:	4618      	mov	r0, r3
 800630e:	bd80      	pop	{r7, pc}
 8006310:	40021000 	.word	0x40021000
 8006314:	0800f214 	.word	0x0800f214

08006318 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006318:	b580      	push	{r7, lr}
 800631a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 800631c:	f7ff ffda 	bl	80062d4 <HAL_RCC_GetHCLKFreq>
 8006320:	4602      	mov	r2, r0
 8006322:	4b06      	ldr	r3, [pc, #24]	@ (800633c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	0adb      	lsrs	r3, r3, #11
 8006328:	f003 0307 	and.w	r3, r3, #7
 800632c:	4904      	ldr	r1, [pc, #16]	@ (8006340 <HAL_RCC_GetPCLK2Freq+0x28>)
 800632e:	5ccb      	ldrb	r3, [r1, r3]
 8006330:	f003 031f 	and.w	r3, r3, #31
 8006334:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006338:	4618      	mov	r0, r3
 800633a:	bd80      	pop	{r7, pc}
 800633c:	40021000 	.word	0x40021000
 8006340:	0800f214 	.word	0x0800f214

08006344 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8006344:	b580      	push	{r7, lr}
 8006346:	b086      	sub	sp, #24
 8006348:	af00      	add	r7, sp, #0
 800634a:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 800634c:	2300      	movs	r3, #0
 800634e:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8006350:	4b2a      	ldr	r3, [pc, #168]	@ (80063fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006352:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006354:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006358:	2b00      	cmp	r3, #0
 800635a:	d003      	beq.n	8006364 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 800635c:	f7ff f9ee 	bl	800573c <HAL_PWREx_GetVoltageRange>
 8006360:	6178      	str	r0, [r7, #20]
 8006362:	e014      	b.n	800638e <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8006364:	4b25      	ldr	r3, [pc, #148]	@ (80063fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006366:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006368:	4a24      	ldr	r2, [pc, #144]	@ (80063fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800636a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800636e:	6593      	str	r3, [r2, #88]	@ 0x58
 8006370:	4b22      	ldr	r3, [pc, #136]	@ (80063fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006372:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006374:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006378:	60fb      	str	r3, [r7, #12]
 800637a:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 800637c:	f7ff f9de 	bl	800573c <HAL_PWREx_GetVoltageRange>
 8006380:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8006382:	4b1e      	ldr	r3, [pc, #120]	@ (80063fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006384:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006386:	4a1d      	ldr	r2, [pc, #116]	@ (80063fc <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8006388:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800638c:	6593      	str	r3, [r2, #88]	@ 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 800638e:	697b      	ldr	r3, [r7, #20]
 8006390:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006394:	d10b      	bne.n	80063ae <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 8006396:	687b      	ldr	r3, [r7, #4]
 8006398:	2b80      	cmp	r3, #128	@ 0x80
 800639a:	d919      	bls.n	80063d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	2ba0      	cmp	r3, #160	@ 0xa0
 80063a0:	d902      	bls.n	80063a8 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80063a2:	2302      	movs	r3, #2
 80063a4:	613b      	str	r3, [r7, #16]
 80063a6:	e013      	b.n	80063d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80063a8:	2301      	movs	r3, #1
 80063aa:	613b      	str	r3, [r7, #16]
 80063ac:	e010      	b.n	80063d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 80063ae:	687b      	ldr	r3, [r7, #4]
 80063b0:	2b80      	cmp	r3, #128	@ 0x80
 80063b2:	d902      	bls.n	80063ba <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 80063b4:	2303      	movs	r3, #3
 80063b6:	613b      	str	r3, [r7, #16]
 80063b8:	e00a      	b.n	80063d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	2b80      	cmp	r3, #128	@ 0x80
 80063be:	d102      	bne.n	80063c6 <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80063c0:	2302      	movs	r3, #2
 80063c2:	613b      	str	r3, [r7, #16]
 80063c4:	e004      	b.n	80063d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	2b70      	cmp	r3, #112	@ 0x70
 80063ca:	d101      	bne.n	80063d0 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80063cc:	2301      	movs	r3, #1
 80063ce:	613b      	str	r3, [r7, #16]
      }
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 80063d0:	4b0b      	ldr	r3, [pc, #44]	@ (8006400 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	f023 0207 	bic.w	r2, r3, #7
 80063d8:	4909      	ldr	r1, [pc, #36]	@ (8006400 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80063da:	693b      	ldr	r3, [r7, #16]
 80063dc:	4313      	orrs	r3, r2
 80063de:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 80063e0:	4b07      	ldr	r3, [pc, #28]	@ (8006400 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 80063e2:	681b      	ldr	r3, [r3, #0]
 80063e4:	f003 0307 	and.w	r3, r3, #7
 80063e8:	693a      	ldr	r2, [r7, #16]
 80063ea:	429a      	cmp	r2, r3
 80063ec:	d001      	beq.n	80063f2 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 80063ee:	2301      	movs	r3, #1
 80063f0:	e000      	b.n	80063f4 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 80063f2:	2300      	movs	r3, #0
}
 80063f4:	4618      	mov	r0, r3
 80063f6:	3718      	adds	r7, #24
 80063f8:	46bd      	mov	sp, r7
 80063fa:	bd80      	pop	{r7, pc}
 80063fc:	40021000 	.word	0x40021000
 8006400:	40022000 	.word	0x40022000

08006404 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006404:	b580      	push	{r7, lr}
 8006406:	b086      	sub	sp, #24
 8006408:	af00      	add	r7, sp, #0
 800640a:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 800640c:	2300      	movs	r3, #0
 800640e:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006410:	2300      	movs	r3, #0
 8006412:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	681b      	ldr	r3, [r3, #0]
 8006418:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800641c:	2b00      	cmp	r3, #0
 800641e:	d041      	beq.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8006420:	687b      	ldr	r3, [r7, #4]
 8006422:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006424:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8006428:	d02a      	beq.n	8006480 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 800642a:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800642e:	d824      	bhi.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x76>
 8006430:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006434:	d008      	beq.n	8006448 <HAL_RCCEx_PeriphCLKConfig+0x44>
 8006436:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800643a:	d81e      	bhi.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x76>
 800643c:	2b00      	cmp	r3, #0
 800643e:	d00a      	beq.n	8006456 <HAL_RCCEx_PeriphCLKConfig+0x52>
 8006440:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8006444:	d010      	beq.n	8006468 <HAL_RCCEx_PeriphCLKConfig+0x64>
 8006446:	e018      	b.n	800647a <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8006448:	4b86      	ldr	r3, [pc, #536]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800644a:	68db      	ldr	r3, [r3, #12]
 800644c:	4a85      	ldr	r2, [pc, #532]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800644e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006452:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006454:	e015      	b.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	3304      	adds	r3, #4
 800645a:	2100      	movs	r1, #0
 800645c:	4618      	mov	r0, r3
 800645e:	f000 fabb 	bl	80069d8 <RCCEx_PLLSAI1_Config>
 8006462:	4603      	mov	r3, r0
 8006464:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006466:	e00c      	b.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8006468:	687b      	ldr	r3, [r7, #4]
 800646a:	3320      	adds	r3, #32
 800646c:	2100      	movs	r1, #0
 800646e:	4618      	mov	r0, r3
 8006470:	f000 fba6 	bl	8006bc0 <RCCEx_PLLSAI2_Config>
 8006474:	4603      	mov	r3, r0
 8006476:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8006478:	e003      	b.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800647a:	2301      	movs	r3, #1
 800647c:	74fb      	strb	r3, [r7, #19]
      break;
 800647e:	e000      	b.n	8006482 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8006480:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006482:	7cfb      	ldrb	r3, [r7, #19]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10b      	bne.n	80064a0 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006488:	4b76      	ldr	r3, [pc, #472]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800648a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800648e:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006496:	4973      	ldr	r1, [pc, #460]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006498:	4313      	orrs	r3, r2
 800649a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800649e:	e001      	b.n	80064a4 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80064a0:	7cfb      	ldrb	r3, [r7, #19]
 80064a2:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80064ac:	2b00      	cmp	r3, #0
 80064ae:	d041      	beq.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80064b4:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80064b8:	d02a      	beq.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 80064ba:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 80064be:	d824      	bhi.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80064c0:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80064c4:	d008      	beq.n	80064d8 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80064c6:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80064ca:	d81e      	bhi.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x106>
 80064cc:	2b00      	cmp	r3, #0
 80064ce:	d00a      	beq.n	80064e6 <HAL_RCCEx_PeriphCLKConfig+0xe2>
 80064d0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80064d4:	d010      	beq.n	80064f8 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80064d6:	e018      	b.n	800650a <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80064d8:	4b62      	ldr	r3, [pc, #392]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80064da:	68db      	ldr	r3, [r3, #12]
 80064dc:	4a61      	ldr	r2, [pc, #388]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80064de:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80064e2:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80064e4:	e015      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	3304      	adds	r3, #4
 80064ea:	2100      	movs	r1, #0
 80064ec:	4618      	mov	r0, r3
 80064ee:	f000 fa73 	bl	80069d8 <RCCEx_PLLSAI1_Config>
 80064f2:	4603      	mov	r3, r0
 80064f4:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80064f6:	e00c      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	3320      	adds	r3, #32
 80064fc:	2100      	movs	r1, #0
 80064fe:	4618      	mov	r0, r3
 8006500:	f000 fb5e 	bl	8006bc0 <RCCEx_PLLSAI2_Config>
 8006504:	4603      	mov	r3, r0
 8006506:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8006508:	e003      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800650a:	2301      	movs	r3, #1
 800650c:	74fb      	strb	r3, [r7, #19]
      break;
 800650e:	e000      	b.n	8006512 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 8006510:	bf00      	nop
    }

    if(ret == HAL_OK)
 8006512:	7cfb      	ldrb	r3, [r7, #19]
 8006514:	2b00      	cmp	r3, #0
 8006516:	d10b      	bne.n	8006530 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8006518:	4b52      	ldr	r3, [pc, #328]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800651a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800651e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006526:	494f      	ldr	r1, [pc, #316]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006528:	4313      	orrs	r3, r2
 800652a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
 800652e:	e001      	b.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006530:	7cfb      	ldrb	r3, [r7, #19]
 8006532:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	681b      	ldr	r3, [r3, #0]
 8006538:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800653c:	2b00      	cmp	r3, #0
 800653e:	f000 80a0 	beq.w	8006682 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006542:	2300      	movs	r3, #0
 8006544:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8006546:	4b47      	ldr	r3, [pc, #284]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006548:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800654a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d101      	bne.n	8006556 <HAL_RCCEx_PeriphCLKConfig+0x152>
 8006552:	2301      	movs	r3, #1
 8006554:	e000      	b.n	8006558 <HAL_RCCEx_PeriphCLKConfig+0x154>
 8006556:	2300      	movs	r3, #0
 8006558:	2b00      	cmp	r3, #0
 800655a:	d00d      	beq.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800655c:	4b41      	ldr	r3, [pc, #260]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800655e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006560:	4a40      	ldr	r2, [pc, #256]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006562:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006566:	6593      	str	r3, [r2, #88]	@ 0x58
 8006568:	4b3e      	ldr	r3, [pc, #248]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800656a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800656c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006570:	60bb      	str	r3, [r7, #8]
 8006572:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006574:	2301      	movs	r3, #1
 8006576:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006578:	4b3b      	ldr	r3, [pc, #236]	@ (8006668 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	4a3a      	ldr	r2, [pc, #232]	@ (8006668 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800657e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006582:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006584:	f7fd fd7a 	bl	800407c <HAL_GetTick>
 8006588:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800658a:	e009      	b.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800658c:	f7fd fd76 	bl	800407c <HAL_GetTick>
 8006590:	4602      	mov	r2, r0
 8006592:	68fb      	ldr	r3, [r7, #12]
 8006594:	1ad3      	subs	r3, r2, r3
 8006596:	2b02      	cmp	r3, #2
 8006598:	d902      	bls.n	80065a0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800659a:	2303      	movs	r3, #3
 800659c:	74fb      	strb	r3, [r7, #19]
        break;
 800659e:	e005      	b.n	80065ac <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 80065a0:	4b31      	ldr	r3, [pc, #196]	@ (8006668 <HAL_RCCEx_PeriphCLKConfig+0x264>)
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80065a8:	2b00      	cmp	r3, #0
 80065aa:	d0ef      	beq.n	800658c <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 80065ac:	7cfb      	ldrb	r3, [r7, #19]
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d15c      	bne.n	800666c <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80065b2:	4b2c      	ldr	r3, [pc, #176]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80065b4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065b8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80065bc:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80065be:	697b      	ldr	r3, [r7, #20]
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d01f      	beq.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x200>
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80065ca:	697a      	ldr	r2, [r7, #20]
 80065cc:	429a      	cmp	r2, r3
 80065ce:	d019      	beq.n	8006604 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80065d0:	4b24      	ldr	r3, [pc, #144]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80065d2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065d6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80065da:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80065dc:	4b21      	ldr	r3, [pc, #132]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80065de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065e2:	4a20      	ldr	r2, [pc, #128]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80065e4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80065ec:	4b1d      	ldr	r3, [pc, #116]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80065ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80065f2:	4a1c      	ldr	r2, [pc, #112]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80065f4:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80065f8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80065fc:	4a19      	ldr	r2, [pc, #100]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80065fe:	697b      	ldr	r3, [r7, #20]
 8006600:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8006604:	697b      	ldr	r3, [r7, #20]
 8006606:	f003 0301 	and.w	r3, r3, #1
 800660a:	2b00      	cmp	r3, #0
 800660c:	d016      	beq.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800660e:	f7fd fd35 	bl	800407c <HAL_GetTick>
 8006612:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006614:	e00b      	b.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006616:	f7fd fd31 	bl	800407c <HAL_GetTick>
 800661a:	4602      	mov	r2, r0
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	1ad3      	subs	r3, r2, r3
 8006620:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006624:	4293      	cmp	r3, r2
 8006626:	d902      	bls.n	800662e <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 8006628:	2303      	movs	r3, #3
 800662a:	74fb      	strb	r3, [r7, #19]
            break;
 800662c:	e006      	b.n	800663c <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800662e:	4b0d      	ldr	r3, [pc, #52]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006630:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006634:	f003 0302 	and.w	r3, r3, #2
 8006638:	2b00      	cmp	r3, #0
 800663a:	d0ec      	beq.n	8006616 <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 800663c:	7cfb      	ldrb	r3, [r7, #19]
 800663e:	2b00      	cmp	r3, #0
 8006640:	d10c      	bne.n	800665c <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006642:	4b08      	ldr	r3, [pc, #32]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006644:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006648:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006652:	4904      	ldr	r1, [pc, #16]	@ (8006664 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8006654:	4313      	orrs	r3, r2
 8006656:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 800665a:	e009      	b.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800665c:	7cfb      	ldrb	r3, [r7, #19]
 800665e:	74bb      	strb	r3, [r7, #18]
 8006660:	e006      	b.n	8006670 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8006662:	bf00      	nop
 8006664:	40021000 	.word	0x40021000
 8006668:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800666c:	7cfb      	ldrb	r3, [r7, #19]
 800666e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006670:	7c7b      	ldrb	r3, [r7, #17]
 8006672:	2b01      	cmp	r3, #1
 8006674:	d105      	bne.n	8006682 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8006676:	4b9e      	ldr	r3, [pc, #632]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006678:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800667a:	4a9d      	ldr	r2, [pc, #628]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800667c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006680:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	681b      	ldr	r3, [r3, #0]
 8006686:	f003 0301 	and.w	r3, r3, #1
 800668a:	2b00      	cmp	r3, #0
 800668c:	d00a      	beq.n	80066a4 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800668e:	4b98      	ldr	r3, [pc, #608]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006690:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006694:	f023 0203 	bic.w	r2, r3, #3
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800669c:	4994      	ldr	r1, [pc, #592]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800669e:	4313      	orrs	r3, r2
 80066a0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f003 0302 	and.w	r3, r3, #2
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d00a      	beq.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80066b0:	4b8f      	ldr	r3, [pc, #572]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80066b2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066b6:	f023 020c 	bic.w	r2, r3, #12
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80066be:	498c      	ldr	r1, [pc, #560]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80066c0:	4313      	orrs	r3, r2
 80066c2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 0304 	and.w	r3, r3, #4
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d00a      	beq.n	80066e8 <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80066d2:	4b87      	ldr	r3, [pc, #540]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80066d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066d8:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80066e0:	4983      	ldr	r1, [pc, #524]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80066e2:	4313      	orrs	r3, r2
 80066e4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	f003 0308 	and.w	r3, r3, #8
 80066f0:	2b00      	cmp	r3, #0
 80066f2:	d00a      	beq.n	800670a <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80066f4:	4b7e      	ldr	r3, [pc, #504]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80066f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066fa:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80066fe:	687b      	ldr	r3, [r7, #4]
 8006700:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006702:	497b      	ldr	r1, [pc, #492]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006704:	4313      	orrs	r3, r2
 8006706:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	f003 0310 	and.w	r3, r3, #16
 8006712:	2b00      	cmp	r3, #0
 8006714:	d00a      	beq.n	800672c <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8006716:	4b76      	ldr	r3, [pc, #472]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006718:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800671c:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006720:	687b      	ldr	r3, [r7, #4]
 8006722:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006724:	4972      	ldr	r1, [pc, #456]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006726:	4313      	orrs	r3, r2
 8006728:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	681b      	ldr	r3, [r3, #0]
 8006730:	f003 0320 	and.w	r3, r3, #32
 8006734:	2b00      	cmp	r3, #0
 8006736:	d00a      	beq.n	800674e <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006738:	4b6d      	ldr	r3, [pc, #436]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800673a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800673e:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006746:	496a      	ldr	r1, [pc, #424]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006748:	4313      	orrs	r3, r2
 800674a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800674e:	687b      	ldr	r3, [r7, #4]
 8006750:	681b      	ldr	r3, [r3, #0]
 8006752:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006756:	2b00      	cmp	r3, #0
 8006758:	d00a      	beq.n	8006770 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800675a:	4b65      	ldr	r3, [pc, #404]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800675c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006760:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006768:	4961      	ldr	r1, [pc, #388]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800676a:	4313      	orrs	r3, r2
 800676c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006770:	687b      	ldr	r3, [r7, #4]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006778:	2b00      	cmp	r3, #0
 800677a:	d00a      	beq.n	8006792 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800677c:	4b5c      	ldr	r3, [pc, #368]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800677e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006782:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006786:	687b      	ldr	r3, [r7, #4]
 8006788:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800678a:	4959      	ldr	r1, [pc, #356]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800678c:	4313      	orrs	r3, r2
 800678e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006792:	687b      	ldr	r3, [r7, #4]
 8006794:	681b      	ldr	r3, [r3, #0]
 8006796:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800679a:	2b00      	cmp	r3, #0
 800679c:	d00a      	beq.n	80067b4 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800679e:	4b54      	ldr	r3, [pc, #336]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80067a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067a4:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067ac:	4950      	ldr	r1, [pc, #320]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80067ae:	4313      	orrs	r3, r2
 80067b0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	681b      	ldr	r3, [r3, #0]
 80067b8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80067bc:	2b00      	cmp	r3, #0
 80067be:	d00a      	beq.n	80067d6 <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80067c0:	4b4b      	ldr	r3, [pc, #300]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80067c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067c6:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80067ce:	4948      	ldr	r1, [pc, #288]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80067d0:	4313      	orrs	r3, r2
 80067d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	681b      	ldr	r3, [r3, #0]
 80067da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d00a      	beq.n	80067f8 <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80067e2:	4b43      	ldr	r3, [pc, #268]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80067e4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80067e8:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80067ec:	687b      	ldr	r3, [r7, #4]
 80067ee:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80067f0:	493f      	ldr	r1, [pc, #252]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80067f2:	4313      	orrs	r3, r2
 80067f4:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006800:	2b00      	cmp	r3, #0
 8006802:	d028      	beq.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8006804:	4b3a      	ldr	r3, [pc, #232]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006806:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800680a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006812:	4937      	ldr	r1, [pc, #220]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006814:	4313      	orrs	r3, r2
 8006816:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800681a:	687b      	ldr	r3, [r7, #4]
 800681c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800681e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006822:	d106      	bne.n	8006832 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006824:	4b32      	ldr	r3, [pc, #200]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006826:	68db      	ldr	r3, [r3, #12]
 8006828:	4a31      	ldr	r2, [pc, #196]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800682a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800682e:	60d3      	str	r3, [r2, #12]
 8006830:	e011      	b.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006836:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800683a:	d10c      	bne.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800683c:	687b      	ldr	r3, [r7, #4]
 800683e:	3304      	adds	r3, #4
 8006840:	2101      	movs	r1, #1
 8006842:	4618      	mov	r0, r3
 8006844:	f000 f8c8 	bl	80069d8 <RCCEx_PLLSAI1_Config>
 8006848:	4603      	mov	r3, r0
 800684a:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 800684c:	7cfb      	ldrb	r3, [r7, #19]
 800684e:	2b00      	cmp	r3, #0
 8006850:	d001      	beq.n	8006856 <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8006852:	7cfb      	ldrb	r3, [r7, #19]
 8006854:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8006856:	687b      	ldr	r3, [r7, #4]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800685e:	2b00      	cmp	r3, #0
 8006860:	d028      	beq.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8006862:	4b23      	ldr	r3, [pc, #140]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006864:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006868:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006870:	491f      	ldr	r1, [pc, #124]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006872:	4313      	orrs	r3, r2
 8006874:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800687c:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006880:	d106      	bne.n	8006890 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006882:	4b1b      	ldr	r3, [pc, #108]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006884:	68db      	ldr	r3, [r3, #12]
 8006886:	4a1a      	ldr	r2, [pc, #104]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8006888:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800688c:	60d3      	str	r3, [r2, #12]
 800688e:	e011      	b.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006894:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006898:	d10c      	bne.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	3304      	adds	r3, #4
 800689e:	2101      	movs	r1, #1
 80068a0:	4618      	mov	r0, r3
 80068a2:	f000 f899 	bl	80069d8 <RCCEx_PLLSAI1_Config>
 80068a6:	4603      	mov	r3, r0
 80068a8:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80068aa:	7cfb      	ldrb	r3, [r7, #19]
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d001      	beq.n	80068b4 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 80068b0:	7cfb      	ldrb	r3, [r7, #19]
 80068b2:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	681b      	ldr	r3, [r3, #0]
 80068b8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80068bc:	2b00      	cmp	r3, #0
 80068be:	d02b      	beq.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 80068c0:	4b0b      	ldr	r3, [pc, #44]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80068c6:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068ce:	4908      	ldr	r1, [pc, #32]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068d0:	4313      	orrs	r3, r2
 80068d2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068da:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80068de:	d109      	bne.n	80068f4 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80068e0:	4b03      	ldr	r3, [pc, #12]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068e2:	68db      	ldr	r3, [r3, #12]
 80068e4:	4a02      	ldr	r2, [pc, #8]	@ (80068f0 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80068e6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80068ea:	60d3      	str	r3, [r2, #12]
 80068ec:	e014      	b.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x514>
 80068ee:	bf00      	nop
 80068f0:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068f8:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80068fc:	d10c      	bne.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	3304      	adds	r3, #4
 8006902:	2101      	movs	r1, #1
 8006904:	4618      	mov	r0, r3
 8006906:	f000 f867 	bl	80069d8 <RCCEx_PLLSAI1_Config>
 800690a:	4603      	mov	r3, r0
 800690c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800690e:	7cfb      	ldrb	r3, [r7, #19]
 8006910:	2b00      	cmp	r3, #0
 8006912:	d001      	beq.n	8006918 <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8006914:	7cfb      	ldrb	r3, [r7, #19]
 8006916:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006918:	687b      	ldr	r3, [r7, #4]
 800691a:	681b      	ldr	r3, [r3, #0]
 800691c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006920:	2b00      	cmp	r3, #0
 8006922:	d02f      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006924:	4b2b      	ldr	r3, [pc, #172]	@ (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006926:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800692a:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006932:	4928      	ldr	r1, [pc, #160]	@ (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006934:	4313      	orrs	r3, r2
 8006936:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800693e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006942:	d10d      	bne.n	8006960 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	3304      	adds	r3, #4
 8006948:	2102      	movs	r1, #2
 800694a:	4618      	mov	r0, r3
 800694c:	f000 f844 	bl	80069d8 <RCCEx_PLLSAI1_Config>
 8006950:	4603      	mov	r3, r0
 8006952:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8006954:	7cfb      	ldrb	r3, [r7, #19]
 8006956:	2b00      	cmp	r3, #0
 8006958:	d014      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 800695a:	7cfb      	ldrb	r3, [r7, #19]
 800695c:	74bb      	strb	r3, [r7, #18]
 800695e:	e011      	b.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006964:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006968:	d10c      	bne.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	3320      	adds	r3, #32
 800696e:	2102      	movs	r1, #2
 8006970:	4618      	mov	r0, r3
 8006972:	f000 f925 	bl	8006bc0 <RCCEx_PLLSAI2_Config>
 8006976:	4603      	mov	r3, r0
 8006978:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 800697a:	7cfb      	ldrb	r3, [r7, #19]
 800697c:	2b00      	cmp	r3, #0
 800697e:	d001      	beq.n	8006984 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8006980:	7cfb      	ldrb	r3, [r7, #19]
 8006982:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800698c:	2b00      	cmp	r3, #0
 800698e:	d00a      	beq.n	80069a6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8006990:	4b10      	ldr	r3, [pc, #64]	@ (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8006992:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006996:	f023 4280 	bic.w	r2, r3, #1073741824	@ 0x40000000
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800699e:	490d      	ldr	r1, [pc, #52]	@ (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80069a0:	4313      	orrs	r3, r2
 80069a2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d00b      	beq.n	80069ca <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80069b2:	4b08      	ldr	r3, [pc, #32]	@ (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80069b4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80069b8:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80069c2:	4904      	ldr	r1, [pc, #16]	@ (80069d4 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 80069c4:	4313      	orrs	r3, r2
 80069c6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 80069ca:	7cbb      	ldrb	r3, [r7, #18]
}
 80069cc:	4618      	mov	r0, r3
 80069ce:	3718      	adds	r7, #24
 80069d0:	46bd      	mov	sp, r7
 80069d2:	bd80      	pop	{r7, pc}
 80069d4:	40021000 	.word	0x40021000

080069d8 <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 80069d8:	b580      	push	{r7, lr}
 80069da:	b084      	sub	sp, #16
 80069dc:	af00      	add	r7, sp, #0
 80069de:	6078      	str	r0, [r7, #4]
 80069e0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80069e2:	2300      	movs	r3, #0
 80069e4:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 80069e6:	4b75      	ldr	r3, [pc, #468]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 80069e8:	68db      	ldr	r3, [r3, #12]
 80069ea:	f003 0303 	and.w	r3, r3, #3
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d018      	beq.n	8006a24 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 80069f2:	4b72      	ldr	r3, [pc, #456]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 80069f4:	68db      	ldr	r3, [r3, #12]
 80069f6:	f003 0203 	and.w	r2, r3, #3
 80069fa:	687b      	ldr	r3, [r7, #4]
 80069fc:	681b      	ldr	r3, [r3, #0]
 80069fe:	429a      	cmp	r2, r3
 8006a00:	d10d      	bne.n	8006a1e <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
       ||
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d009      	beq.n	8006a1e <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8006a0a:	4b6c      	ldr	r3, [pc, #432]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a0c:	68db      	ldr	r3, [r3, #12]
 8006a0e:	091b      	lsrs	r3, r3, #4
 8006a10:	f003 0307 	and.w	r3, r3, #7
 8006a14:	1c5a      	adds	r2, r3, #1
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	685b      	ldr	r3, [r3, #4]
       ||
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d047      	beq.n	8006aae <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006a1e:	2301      	movs	r3, #1
 8006a20:	73fb      	strb	r3, [r7, #15]
 8006a22:	e044      	b.n	8006aae <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	2b03      	cmp	r3, #3
 8006a2a:	d018      	beq.n	8006a5e <RCCEx_PLLSAI1_Config+0x86>
 8006a2c:	2b03      	cmp	r3, #3
 8006a2e:	d825      	bhi.n	8006a7c <RCCEx_PLLSAI1_Config+0xa4>
 8006a30:	2b01      	cmp	r3, #1
 8006a32:	d002      	beq.n	8006a3a <RCCEx_PLLSAI1_Config+0x62>
 8006a34:	2b02      	cmp	r3, #2
 8006a36:	d009      	beq.n	8006a4c <RCCEx_PLLSAI1_Config+0x74>
 8006a38:	e020      	b.n	8006a7c <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006a3a:	4b60      	ldr	r3, [pc, #384]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f003 0302 	and.w	r3, r3, #2
 8006a42:	2b00      	cmp	r3, #0
 8006a44:	d11d      	bne.n	8006a82 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8006a46:	2301      	movs	r3, #1
 8006a48:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a4a:	e01a      	b.n	8006a82 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006a4c:	4b5b      	ldr	r3, [pc, #364]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d116      	bne.n	8006a86 <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8006a58:	2301      	movs	r3, #1
 8006a5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006a5c:	e013      	b.n	8006a86 <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006a5e:	4b57      	ldr	r3, [pc, #348]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a60:	681b      	ldr	r3, [r3, #0]
 8006a62:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006a66:	2b00      	cmp	r3, #0
 8006a68:	d10f      	bne.n	8006a8a <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006a6a:	4b54      	ldr	r3, [pc, #336]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006a72:	2b00      	cmp	r3, #0
 8006a74:	d109      	bne.n	8006a8a <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8006a76:	2301      	movs	r3, #1
 8006a78:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006a7a:	e006      	b.n	8006a8a <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	73fb      	strb	r3, [r7, #15]
      break;
 8006a80:	e004      	b.n	8006a8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006a82:	bf00      	nop
 8006a84:	e002      	b.n	8006a8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006a86:	bf00      	nop
 8006a88:	e000      	b.n	8006a8c <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8006a8a:	bf00      	nop
    }

    if(status == HAL_OK)
 8006a8c:	7bfb      	ldrb	r3, [r7, #15]
 8006a8e:	2b00      	cmp	r3, #0
 8006a90:	d10d      	bne.n	8006aae <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006a92:	4b4a      	ldr	r3, [pc, #296]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006a94:	68db      	ldr	r3, [r3, #12]
 8006a96:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006a9a:	687b      	ldr	r3, [r7, #4]
 8006a9c:	6819      	ldr	r1, [r3, #0]
 8006a9e:	687b      	ldr	r3, [r7, #4]
 8006aa0:	685b      	ldr	r3, [r3, #4]
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	011b      	lsls	r3, r3, #4
 8006aa6:	430b      	orrs	r3, r1
 8006aa8:	4944      	ldr	r1, [pc, #272]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006aaa:	4313      	orrs	r3, r2
 8006aac:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006aae:	7bfb      	ldrb	r3, [r7, #15]
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d17d      	bne.n	8006bb0 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8006ab4:	4b41      	ldr	r3, [pc, #260]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ab6:	681b      	ldr	r3, [r3, #0]
 8006ab8:	4a40      	ldr	r2, [pc, #256]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006aba:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8006abe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ac0:	f7fd fadc 	bl	800407c <HAL_GetTick>
 8006ac4:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006ac6:	e009      	b.n	8006adc <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006ac8:	f7fd fad8 	bl	800407c <HAL_GetTick>
 8006acc:	4602      	mov	r2, r0
 8006ace:	68bb      	ldr	r3, [r7, #8]
 8006ad0:	1ad3      	subs	r3, r2, r3
 8006ad2:	2b02      	cmp	r3, #2
 8006ad4:	d902      	bls.n	8006adc <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006ad6:	2303      	movs	r3, #3
 8006ad8:	73fb      	strb	r3, [r7, #15]
        break;
 8006ada:	e005      	b.n	8006ae8 <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8006adc:	4b37      	ldr	r3, [pc, #220]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006ae4:	2b00      	cmp	r3, #0
 8006ae6:	d1ef      	bne.n	8006ac8 <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006ae8:	7bfb      	ldrb	r3, [r7, #15]
 8006aea:	2b00      	cmp	r3, #0
 8006aec:	d160      	bne.n	8006bb0 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006aee:	683b      	ldr	r3, [r7, #0]
 8006af0:	2b00      	cmp	r3, #0
 8006af2:	d111      	bne.n	8006b18 <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006af4:	4b31      	ldr	r3, [pc, #196]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006af6:	691b      	ldr	r3, [r3, #16]
 8006af8:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8006afc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006b00:	687a      	ldr	r2, [r7, #4]
 8006b02:	6892      	ldr	r2, [r2, #8]
 8006b04:	0211      	lsls	r1, r2, #8
 8006b06:	687a      	ldr	r2, [r7, #4]
 8006b08:	68d2      	ldr	r2, [r2, #12]
 8006b0a:	0912      	lsrs	r2, r2, #4
 8006b0c:	0452      	lsls	r2, r2, #17
 8006b0e:	430a      	orrs	r2, r1
 8006b10:	492a      	ldr	r1, [pc, #168]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b12:	4313      	orrs	r3, r2
 8006b14:	610b      	str	r3, [r1, #16]
 8006b16:	e027      	b.n	8006b68 <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8006b18:	683b      	ldr	r3, [r7, #0]
 8006b1a:	2b01      	cmp	r3, #1
 8006b1c:	d112      	bne.n	8006b44 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006b1e:	4b27      	ldr	r3, [pc, #156]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b20:	691b      	ldr	r3, [r3, #16]
 8006b22:	f423 03c0 	bic.w	r3, r3, #6291456	@ 0x600000
 8006b26:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006b2a:	687a      	ldr	r2, [r7, #4]
 8006b2c:	6892      	ldr	r2, [r2, #8]
 8006b2e:	0211      	lsls	r1, r2, #8
 8006b30:	687a      	ldr	r2, [r7, #4]
 8006b32:	6912      	ldr	r2, [r2, #16]
 8006b34:	0852      	lsrs	r2, r2, #1
 8006b36:	3a01      	subs	r2, #1
 8006b38:	0552      	lsls	r2, r2, #21
 8006b3a:	430a      	orrs	r2, r1
 8006b3c:	491f      	ldr	r1, [pc, #124]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b3e:	4313      	orrs	r3, r2
 8006b40:	610b      	str	r3, [r1, #16]
 8006b42:	e011      	b.n	8006b68 <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8006b44:	4b1d      	ldr	r3, [pc, #116]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b46:	691b      	ldr	r3, [r3, #16]
 8006b48:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006b4c:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006b50:	687a      	ldr	r2, [r7, #4]
 8006b52:	6892      	ldr	r2, [r2, #8]
 8006b54:	0211      	lsls	r1, r2, #8
 8006b56:	687a      	ldr	r2, [r7, #4]
 8006b58:	6952      	ldr	r2, [r2, #20]
 8006b5a:	0852      	lsrs	r2, r2, #1
 8006b5c:	3a01      	subs	r2, #1
 8006b5e:	0652      	lsls	r2, r2, #25
 8006b60:	430a      	orrs	r2, r1
 8006b62:	4916      	ldr	r1, [pc, #88]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b64:	4313      	orrs	r3, r2
 8006b66:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8006b68:	4b14      	ldr	r3, [pc, #80]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b6a:	681b      	ldr	r3, [r3, #0]
 8006b6c:	4a13      	ldr	r2, [pc, #76]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b6e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006b72:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006b74:	f7fd fa82 	bl	800407c <HAL_GetTick>
 8006b78:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006b7a:	e009      	b.n	8006b90 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8006b7c:	f7fd fa7e 	bl	800407c <HAL_GetTick>
 8006b80:	4602      	mov	r2, r0
 8006b82:	68bb      	ldr	r3, [r7, #8]
 8006b84:	1ad3      	subs	r3, r2, r3
 8006b86:	2b02      	cmp	r3, #2
 8006b88:	d902      	bls.n	8006b90 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8006b8a:	2303      	movs	r3, #3
 8006b8c:	73fb      	strb	r3, [r7, #15]
          break;
 8006b8e:	e005      	b.n	8006b9c <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8006b90:	4b0a      	ldr	r3, [pc, #40]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006b98:	2b00      	cmp	r3, #0
 8006b9a:	d0ef      	beq.n	8006b7c <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8006b9c:	7bfb      	ldrb	r3, [r7, #15]
 8006b9e:	2b00      	cmp	r3, #0
 8006ba0:	d106      	bne.n	8006bb0 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8006ba2:	4b06      	ldr	r3, [pc, #24]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006ba4:	691a      	ldr	r2, [r3, #16]
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	699b      	ldr	r3, [r3, #24]
 8006baa:	4904      	ldr	r1, [pc, #16]	@ (8006bbc <RCCEx_PLLSAI1_Config+0x1e4>)
 8006bac:	4313      	orrs	r3, r2
 8006bae:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8006bb0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bb2:	4618      	mov	r0, r3
 8006bb4:	3710      	adds	r7, #16
 8006bb6:	46bd      	mov	sp, r7
 8006bb8:	bd80      	pop	{r7, pc}
 8006bba:	bf00      	nop
 8006bbc:	40021000 	.word	0x40021000

08006bc0 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8006bc0:	b580      	push	{r7, lr}
 8006bc2:	b084      	sub	sp, #16
 8006bc4:	af00      	add	r7, sp, #0
 8006bc6:	6078      	str	r0, [r7, #4]
 8006bc8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8006bca:	2300      	movs	r3, #0
 8006bcc:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8006bce:	4b6a      	ldr	r3, [pc, #424]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006bd0:	68db      	ldr	r3, [r3, #12]
 8006bd2:	f003 0303 	and.w	r3, r3, #3
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d018      	beq.n	8006c0c <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8006bda:	4b67      	ldr	r3, [pc, #412]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006bdc:	68db      	ldr	r3, [r3, #12]
 8006bde:	f003 0203 	and.w	r2, r3, #3
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	429a      	cmp	r2, r3
 8006be8:	d10d      	bne.n	8006c06 <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	681b      	ldr	r3, [r3, #0]
       ||
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d009      	beq.n	8006c06 <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8006bf2:	4b61      	ldr	r3, [pc, #388]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006bf4:	68db      	ldr	r3, [r3, #12]
 8006bf6:	091b      	lsrs	r3, r3, #4
 8006bf8:	f003 0307 	and.w	r3, r3, #7
 8006bfc:	1c5a      	adds	r2, r3, #1
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	685b      	ldr	r3, [r3, #4]
       ||
 8006c02:	429a      	cmp	r2, r3
 8006c04:	d047      	beq.n	8006c96 <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8006c06:	2301      	movs	r3, #1
 8006c08:	73fb      	strb	r3, [r7, #15]
 8006c0a:	e044      	b.n	8006c96 <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	2b03      	cmp	r3, #3
 8006c12:	d018      	beq.n	8006c46 <RCCEx_PLLSAI2_Config+0x86>
 8006c14:	2b03      	cmp	r3, #3
 8006c16:	d825      	bhi.n	8006c64 <RCCEx_PLLSAI2_Config+0xa4>
 8006c18:	2b01      	cmp	r3, #1
 8006c1a:	d002      	beq.n	8006c22 <RCCEx_PLLSAI2_Config+0x62>
 8006c1c:	2b02      	cmp	r3, #2
 8006c1e:	d009      	beq.n	8006c34 <RCCEx_PLLSAI2_Config+0x74>
 8006c20:	e020      	b.n	8006c64 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8006c22:	4b55      	ldr	r3, [pc, #340]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	f003 0302 	and.w	r3, r3, #2
 8006c2a:	2b00      	cmp	r3, #0
 8006c2c:	d11d      	bne.n	8006c6a <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8006c2e:	2301      	movs	r3, #1
 8006c30:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c32:	e01a      	b.n	8006c6a <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8006c34:	4b50      	ldr	r3, [pc, #320]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d116      	bne.n	8006c6e <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8006c40:	2301      	movs	r3, #1
 8006c42:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8006c44:	e013      	b.n	8006c6e <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8006c46:	4b4c      	ldr	r3, [pc, #304]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006c4e:	2b00      	cmp	r3, #0
 8006c50:	d10f      	bne.n	8006c72 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8006c52:	4b49      	ldr	r3, [pc, #292]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006c54:	681b      	ldr	r3, [r3, #0]
 8006c56:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8006c5a:	2b00      	cmp	r3, #0
 8006c5c:	d109      	bne.n	8006c72 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8006c5e:	2301      	movs	r3, #1
 8006c60:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8006c62:	e006      	b.n	8006c72 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8006c64:	2301      	movs	r3, #1
 8006c66:	73fb      	strb	r3, [r7, #15]
      break;
 8006c68:	e004      	b.n	8006c74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006c6a:	bf00      	nop
 8006c6c:	e002      	b.n	8006c74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006c6e:	bf00      	nop
 8006c70:	e000      	b.n	8006c74 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8006c72:	bf00      	nop
    }

    if(status == HAL_OK)
 8006c74:	7bfb      	ldrb	r3, [r7, #15]
 8006c76:	2b00      	cmp	r3, #0
 8006c78:	d10d      	bne.n	8006c96 <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8006c7a:	4b3f      	ldr	r3, [pc, #252]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006c7c:	68db      	ldr	r3, [r3, #12]
 8006c7e:	f023 0273 	bic.w	r2, r3, #115	@ 0x73
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	6819      	ldr	r1, [r3, #0]
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	685b      	ldr	r3, [r3, #4]
 8006c8a:	3b01      	subs	r3, #1
 8006c8c:	011b      	lsls	r3, r3, #4
 8006c8e:	430b      	orrs	r3, r1
 8006c90:	4939      	ldr	r1, [pc, #228]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006c92:	4313      	orrs	r3, r2
 8006c94:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8006c96:	7bfb      	ldrb	r3, [r7, #15]
 8006c98:	2b00      	cmp	r3, #0
 8006c9a:	d167      	bne.n	8006d6c <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8006c9c:	4b36      	ldr	r3, [pc, #216]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	4a35      	ldr	r2, [pc, #212]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006ca2:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006ca6:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006ca8:	f7fd f9e8 	bl	800407c <HAL_GetTick>
 8006cac:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006cae:	e009      	b.n	8006cc4 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006cb0:	f7fd f9e4 	bl	800407c <HAL_GetTick>
 8006cb4:	4602      	mov	r2, r0
 8006cb6:	68bb      	ldr	r3, [r7, #8]
 8006cb8:	1ad3      	subs	r3, r2, r3
 8006cba:	2b02      	cmp	r3, #2
 8006cbc:	d902      	bls.n	8006cc4 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8006cbe:	2303      	movs	r3, #3
 8006cc0:	73fb      	strb	r3, [r7, #15]
        break;
 8006cc2:	e005      	b.n	8006cd0 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8006cc4:	4b2c      	ldr	r3, [pc, #176]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006cc6:	681b      	ldr	r3, [r3, #0]
 8006cc8:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006ccc:	2b00      	cmp	r3, #0
 8006cce:	d1ef      	bne.n	8006cb0 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8006cd0:	7bfb      	ldrb	r3, [r7, #15]
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d14a      	bne.n	8006d6c <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	d111      	bne.n	8006d00 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006cdc:	4b26      	ldr	r3, [pc, #152]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006cde:	695b      	ldr	r3, [r3, #20]
 8006ce0:	f423 331f 	bic.w	r3, r3, #162816	@ 0x27c00
 8006ce4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006ce8:	687a      	ldr	r2, [r7, #4]
 8006cea:	6892      	ldr	r2, [r2, #8]
 8006cec:	0211      	lsls	r1, r2, #8
 8006cee:	687a      	ldr	r2, [r7, #4]
 8006cf0:	68d2      	ldr	r2, [r2, #12]
 8006cf2:	0912      	lsrs	r2, r2, #4
 8006cf4:	0452      	lsls	r2, r2, #17
 8006cf6:	430a      	orrs	r2, r1
 8006cf8:	491f      	ldr	r1, [pc, #124]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006cfa:	4313      	orrs	r3, r2
 8006cfc:	614b      	str	r3, [r1, #20]
 8006cfe:	e011      	b.n	8006d24 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8006d00:	4b1d      	ldr	r3, [pc, #116]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d02:	695b      	ldr	r3, [r3, #20]
 8006d04:	f023 63c0 	bic.w	r3, r3, #100663296	@ 0x6000000
 8006d08:	f423 43fe 	bic.w	r3, r3, #32512	@ 0x7f00
 8006d0c:	687a      	ldr	r2, [r7, #4]
 8006d0e:	6892      	ldr	r2, [r2, #8]
 8006d10:	0211      	lsls	r1, r2, #8
 8006d12:	687a      	ldr	r2, [r7, #4]
 8006d14:	6912      	ldr	r2, [r2, #16]
 8006d16:	0852      	lsrs	r2, r2, #1
 8006d18:	3a01      	subs	r2, #1
 8006d1a:	0652      	lsls	r2, r2, #25
 8006d1c:	430a      	orrs	r2, r1
 8006d1e:	4916      	ldr	r1, [pc, #88]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d20:	4313      	orrs	r3, r2
 8006d22:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8006d24:	4b14      	ldr	r3, [pc, #80]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	4a13      	ldr	r2, [pc, #76]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d2a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006d2e:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006d30:	f7fd f9a4 	bl	800407c <HAL_GetTick>
 8006d34:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006d36:	e009      	b.n	8006d4c <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8006d38:	f7fd f9a0 	bl	800407c <HAL_GetTick>
 8006d3c:	4602      	mov	r2, r0
 8006d3e:	68bb      	ldr	r3, [r7, #8]
 8006d40:	1ad3      	subs	r3, r2, r3
 8006d42:	2b02      	cmp	r3, #2
 8006d44:	d902      	bls.n	8006d4c <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8006d46:	2303      	movs	r3, #3
 8006d48:	73fb      	strb	r3, [r7, #15]
          break;
 8006d4a:	e005      	b.n	8006d58 <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8006d4c:	4b0a      	ldr	r3, [pc, #40]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d4e:	681b      	ldr	r3, [r3, #0]
 8006d50:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006d54:	2b00      	cmp	r3, #0
 8006d56:	d0ef      	beq.n	8006d38 <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8006d58:	7bfb      	ldrb	r3, [r7, #15]
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	d106      	bne.n	8006d6c <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8006d5e:	4b06      	ldr	r3, [pc, #24]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d60:	695a      	ldr	r2, [r3, #20]
 8006d62:	687b      	ldr	r3, [r7, #4]
 8006d64:	695b      	ldr	r3, [r3, #20]
 8006d66:	4904      	ldr	r1, [pc, #16]	@ (8006d78 <RCCEx_PLLSAI2_Config+0x1b8>)
 8006d68:	4313      	orrs	r3, r2
 8006d6a:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8006d6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006d6e:	4618      	mov	r0, r3
 8006d70:	3710      	adds	r7, #16
 8006d72:	46bd      	mov	sp, r7
 8006d74:	bd80      	pop	{r7, pc}
 8006d76:	bf00      	nop
 8006d78:	40021000 	.word	0x40021000

08006d7c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006d7c:	b580      	push	{r7, lr}
 8006d7e:	b084      	sub	sp, #16
 8006d80:	af00      	add	r7, sp, #0
 8006d82:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2b00      	cmp	r3, #0
 8006d88:	d101      	bne.n	8006d8e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006d8a:	2301      	movs	r3, #1
 8006d8c:	e095      	b.n	8006eba <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006d92:	2b00      	cmp	r3, #0
 8006d94:	d108      	bne.n	8006da8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	685b      	ldr	r3, [r3, #4]
 8006d9a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006d9e:	d009      	beq.n	8006db4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	61da      	str	r2, [r3, #28]
 8006da6:	e005      	b.n	8006db4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	2200      	movs	r2, #0
 8006dac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	2200      	movs	r2, #0
 8006db2:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	2200      	movs	r2, #0
 8006db8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006dc0:	b2db      	uxtb	r3, r3
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d106      	bne.n	8006dd4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006dc6:	687b      	ldr	r3, [r7, #4]
 8006dc8:	2200      	movs	r2, #0
 8006dca:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006dce:	6878      	ldr	r0, [r7, #4]
 8006dd0:	f000 f877 	bl	8006ec2 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	2202      	movs	r2, #2
 8006dd8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006dea:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	68db      	ldr	r3, [r3, #12]
 8006df0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006df4:	d902      	bls.n	8006dfc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8006df6:	2300      	movs	r3, #0
 8006df8:	60fb      	str	r3, [r7, #12]
 8006dfa:	e002      	b.n	8006e02 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8006dfc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8006e00:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	68db      	ldr	r3, [r3, #12]
 8006e06:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8006e0a:	d007      	beq.n	8006e1c <HAL_SPI_Init+0xa0>
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	68db      	ldr	r3, [r3, #12]
 8006e10:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006e14:	d002      	beq.n	8006e1c <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	2200      	movs	r2, #0
 8006e1a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	685b      	ldr	r3, [r3, #4]
 8006e20:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	689b      	ldr	r3, [r3, #8]
 8006e28:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006e2c:	431a      	orrs	r2, r3
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	691b      	ldr	r3, [r3, #16]
 8006e32:	f003 0302 	and.w	r3, r3, #2
 8006e36:	431a      	orrs	r2, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	695b      	ldr	r3, [r3, #20]
 8006e3c:	f003 0301 	and.w	r3, r3, #1
 8006e40:	431a      	orrs	r2, r3
 8006e42:	687b      	ldr	r3, [r7, #4]
 8006e44:	699b      	ldr	r3, [r3, #24]
 8006e46:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006e4a:	431a      	orrs	r2, r3
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	69db      	ldr	r3, [r3, #28]
 8006e50:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006e54:	431a      	orrs	r2, r3
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6a1b      	ldr	r3, [r3, #32]
 8006e5a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e5e:	ea42 0103 	orr.w	r1, r2, r3
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006e66:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006e6a:	687b      	ldr	r3, [r7, #4]
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	430a      	orrs	r2, r1
 8006e70:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8006e72:	687b      	ldr	r3, [r7, #4]
 8006e74:	699b      	ldr	r3, [r3, #24]
 8006e76:	0c1b      	lsrs	r3, r3, #16
 8006e78:	f003 0204 	and.w	r2, r3, #4
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006e80:	f003 0310 	and.w	r3, r3, #16
 8006e84:	431a      	orrs	r2, r3
 8006e86:	687b      	ldr	r3, [r7, #4]
 8006e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006e8a:	f003 0308 	and.w	r3, r3, #8
 8006e8e:	431a      	orrs	r2, r3
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	68db      	ldr	r3, [r3, #12]
 8006e94:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8006e98:	ea42 0103 	orr.w	r1, r2, r3
 8006e9c:	68fb      	ldr	r3, [r7, #12]
 8006e9e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8006ea2:	687b      	ldr	r3, [r7, #4]
 8006ea4:	681b      	ldr	r3, [r3, #0]
 8006ea6:	430a      	orrs	r2, r1
 8006ea8:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	2200      	movs	r2, #0
 8006eae:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	2201      	movs	r2, #1
 8006eb4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8006eb8:	2300      	movs	r3, #0
}
 8006eba:	4618      	mov	r0, r3
 8006ebc:	3710      	adds	r7, #16
 8006ebe:	46bd      	mov	sp, r7
 8006ec0:	bd80      	pop	{r7, pc}

08006ec2 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8006ec2:	b480      	push	{r7}
 8006ec4:	b083      	sub	sp, #12
 8006ec6:	af00      	add	r7, sp, #0
 8006ec8:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8006eca:	bf00      	nop
 8006ecc:	370c      	adds	r7, #12
 8006ece:	46bd      	mov	sp, r7
 8006ed0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ed4:	4770      	bx	lr

08006ed6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006ed6:	b580      	push	{r7, lr}
 8006ed8:	b08a      	sub	sp, #40	@ 0x28
 8006eda:	af00      	add	r7, sp, #0
 8006edc:	60f8      	str	r0, [r7, #12]
 8006ede:	60b9      	str	r1, [r7, #8]
 8006ee0:	607a      	str	r2, [r7, #4]
 8006ee2:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006ee4:	2301      	movs	r3, #1
 8006ee6:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006ee8:	f7fd f8c8 	bl	800407c <HAL_GetTick>
 8006eec:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006eee:	68fb      	ldr	r3, [r7, #12]
 8006ef0:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006ef4:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	685b      	ldr	r3, [r3, #4]
 8006efa:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006efc:	887b      	ldrh	r3, [r7, #2]
 8006efe:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8006f00:	887b      	ldrh	r3, [r7, #2]
 8006f02:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006f04:	7ffb      	ldrb	r3, [r7, #31]
 8006f06:	2b01      	cmp	r3, #1
 8006f08:	d00c      	beq.n	8006f24 <HAL_SPI_TransmitReceive+0x4e>
 8006f0a:	69bb      	ldr	r3, [r7, #24]
 8006f0c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f10:	d106      	bne.n	8006f20 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	689b      	ldr	r3, [r3, #8]
 8006f16:	2b00      	cmp	r3, #0
 8006f18:	d102      	bne.n	8006f20 <HAL_SPI_TransmitReceive+0x4a>
 8006f1a:	7ffb      	ldrb	r3, [r7, #31]
 8006f1c:	2b04      	cmp	r3, #4
 8006f1e:	d001      	beq.n	8006f24 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006f20:	2302      	movs	r3, #2
 8006f22:	e1f3      	b.n	800730c <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	2b00      	cmp	r3, #0
 8006f28:	d005      	beq.n	8006f36 <HAL_SPI_TransmitReceive+0x60>
 8006f2a:	687b      	ldr	r3, [r7, #4]
 8006f2c:	2b00      	cmp	r3, #0
 8006f2e:	d002      	beq.n	8006f36 <HAL_SPI_TransmitReceive+0x60>
 8006f30:	887b      	ldrh	r3, [r7, #2]
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d101      	bne.n	8006f3a <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 8006f36:	2301      	movs	r3, #1
 8006f38:	e1e8      	b.n	800730c <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f3a:	68fb      	ldr	r3, [r7, #12]
 8006f3c:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8006f40:	2b01      	cmp	r3, #1
 8006f42:	d101      	bne.n	8006f48 <HAL_SPI_TransmitReceive+0x72>
 8006f44:	2302      	movs	r3, #2
 8006f46:	e1e1      	b.n	800730c <HAL_SPI_TransmitReceive+0x436>
 8006f48:	68fb      	ldr	r3, [r7, #12]
 8006f4a:	2201      	movs	r2, #1
 8006f4c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8006f56:	b2db      	uxtb	r3, r3
 8006f58:	2b04      	cmp	r3, #4
 8006f5a:	d003      	beq.n	8006f64 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006f5c:	68fb      	ldr	r3, [r7, #12]
 8006f5e:	2205      	movs	r2, #5
 8006f60:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	2200      	movs	r2, #0
 8006f68:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006f6a:	68fb      	ldr	r3, [r7, #12]
 8006f6c:	687a      	ldr	r2, [r7, #4]
 8006f6e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 8006f70:	68fb      	ldr	r3, [r7, #12]
 8006f72:	887a      	ldrh	r2, [r7, #2]
 8006f74:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 8006f78:	68fb      	ldr	r3, [r7, #12]
 8006f7a:	887a      	ldrh	r2, [r7, #2]
 8006f7c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006f80:	68fb      	ldr	r3, [r7, #12]
 8006f82:	68ba      	ldr	r2, [r7, #8]
 8006f84:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 8006f86:	68fb      	ldr	r3, [r7, #12]
 8006f88:	887a      	ldrh	r2, [r7, #2]
 8006f8a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	887a      	ldrh	r2, [r7, #2]
 8006f90:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	2200      	movs	r2, #0
 8006f96:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8006f98:	68fb      	ldr	r3, [r7, #12]
 8006f9a:	2200      	movs	r2, #0
 8006f9c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8006f9e:	68fb      	ldr	r3, [r7, #12]
 8006fa0:	68db      	ldr	r3, [r3, #12]
 8006fa2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006fa6:	d802      	bhi.n	8006fae <HAL_SPI_TransmitReceive+0xd8>
 8006fa8:	8abb      	ldrh	r3, [r7, #20]
 8006faa:	2b01      	cmp	r3, #1
 8006fac:	d908      	bls.n	8006fc0 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	685a      	ldr	r2, [r3, #4]
 8006fb4:	68fb      	ldr	r3, [r7, #12]
 8006fb6:	681b      	ldr	r3, [r3, #0]
 8006fb8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8006fbc:	605a      	str	r2, [r3, #4]
 8006fbe:	e007      	b.n	8006fd0 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8006fc0:	68fb      	ldr	r3, [r7, #12]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	685a      	ldr	r2, [r3, #4]
 8006fc6:	68fb      	ldr	r3, [r7, #12]
 8006fc8:	681b      	ldr	r3, [r3, #0]
 8006fca:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006fce:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	681b      	ldr	r3, [r3, #0]
 8006fd6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006fda:	2b40      	cmp	r3, #64	@ 0x40
 8006fdc:	d007      	beq.n	8006fee <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006fde:	68fb      	ldr	r3, [r7, #12]
 8006fe0:	681b      	ldr	r3, [r3, #0]
 8006fe2:	681a      	ldr	r2, [r3, #0]
 8006fe4:	68fb      	ldr	r3, [r7, #12]
 8006fe6:	681b      	ldr	r3, [r3, #0]
 8006fe8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006fec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	68db      	ldr	r3, [r3, #12]
 8006ff2:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8006ff6:	f240 8083 	bls.w	8007100 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	685b      	ldr	r3, [r3, #4]
 8006ffe:	2b00      	cmp	r3, #0
 8007000:	d002      	beq.n	8007008 <HAL_SPI_TransmitReceive+0x132>
 8007002:	8afb      	ldrh	r3, [r7, #22]
 8007004:	2b01      	cmp	r3, #1
 8007006:	d16f      	bne.n	80070e8 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800700c:	881a      	ldrh	r2, [r3, #0]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007018:	1c9a      	adds	r2, r3, #2
 800701a:	68fb      	ldr	r3, [r7, #12]
 800701c:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007022:	b29b      	uxth	r3, r3
 8007024:	3b01      	subs	r3, #1
 8007026:	b29a      	uxth	r2, r3
 8007028:	68fb      	ldr	r3, [r7, #12]
 800702a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800702c:	e05c      	b.n	80070e8 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800702e:	68fb      	ldr	r3, [r7, #12]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	689b      	ldr	r3, [r3, #8]
 8007034:	f003 0302 	and.w	r3, r3, #2
 8007038:	2b02      	cmp	r3, #2
 800703a:	d11b      	bne.n	8007074 <HAL_SPI_TransmitReceive+0x19e>
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007040:	b29b      	uxth	r3, r3
 8007042:	2b00      	cmp	r3, #0
 8007044:	d016      	beq.n	8007074 <HAL_SPI_TransmitReceive+0x19e>
 8007046:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007048:	2b01      	cmp	r3, #1
 800704a:	d113      	bne.n	8007074 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800704c:	68fb      	ldr	r3, [r7, #12]
 800704e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007050:	881a      	ldrh	r2, [r3, #0]
 8007052:	68fb      	ldr	r3, [r7, #12]
 8007054:	681b      	ldr	r3, [r3, #0]
 8007056:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007058:	68fb      	ldr	r3, [r7, #12]
 800705a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800705c:	1c9a      	adds	r2, r3, #2
 800705e:	68fb      	ldr	r3, [r7, #12]
 8007060:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007062:	68fb      	ldr	r3, [r7, #12]
 8007064:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007066:	b29b      	uxth	r3, r3
 8007068:	3b01      	subs	r3, #1
 800706a:	b29a      	uxth	r2, r3
 800706c:	68fb      	ldr	r3, [r7, #12]
 800706e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007070:	2300      	movs	r3, #0
 8007072:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	689b      	ldr	r3, [r3, #8]
 800707a:	f003 0301 	and.w	r3, r3, #1
 800707e:	2b01      	cmp	r3, #1
 8007080:	d11c      	bne.n	80070bc <HAL_SPI_TransmitReceive+0x1e6>
 8007082:	68fb      	ldr	r3, [r7, #12]
 8007084:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007088:	b29b      	uxth	r3, r3
 800708a:	2b00      	cmp	r3, #0
 800708c:	d016      	beq.n	80070bc <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800708e:	68fb      	ldr	r3, [r7, #12]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	68da      	ldr	r2, [r3, #12]
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007098:	b292      	uxth	r2, r2
 800709a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80070a0:	1c9a      	adds	r2, r3, #2
 80070a2:	68fb      	ldr	r3, [r7, #12]
 80070a4:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 80070a6:	68fb      	ldr	r3, [r7, #12]
 80070a8:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070ac:	b29b      	uxth	r3, r3
 80070ae:	3b01      	subs	r3, #1
 80070b0:	b29a      	uxth	r2, r3
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80070b8:	2301      	movs	r3, #1
 80070ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80070bc:	f7fc ffde 	bl	800407c <HAL_GetTick>
 80070c0:	4602      	mov	r2, r0
 80070c2:	6a3b      	ldr	r3, [r7, #32]
 80070c4:	1ad3      	subs	r3, r2, r3
 80070c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070c8:	429a      	cmp	r2, r3
 80070ca:	d80d      	bhi.n	80070e8 <HAL_SPI_TransmitReceive+0x212>
 80070cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070ce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80070d2:	d009      	beq.n	80070e8 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2201      	movs	r2, #1
 80070d8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80070dc:	68fb      	ldr	r3, [r7, #12]
 80070de:	2200      	movs	r2, #0
 80070e0:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80070e4:	2303      	movs	r3, #3
 80070e6:	e111      	b.n	800730c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80070e8:	68fb      	ldr	r3, [r7, #12]
 80070ea:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070ec:	b29b      	uxth	r3, r3
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d19d      	bne.n	800702e <HAL_SPI_TransmitReceive+0x158>
 80070f2:	68fb      	ldr	r3, [r7, #12]
 80070f4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80070f8:	b29b      	uxth	r3, r3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d197      	bne.n	800702e <HAL_SPI_TransmitReceive+0x158>
 80070fe:	e0e5      	b.n	80072cc <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007100:	68fb      	ldr	r3, [r7, #12]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	2b00      	cmp	r3, #0
 8007106:	d003      	beq.n	8007110 <HAL_SPI_TransmitReceive+0x23a>
 8007108:	8afb      	ldrh	r3, [r7, #22]
 800710a:	2b01      	cmp	r3, #1
 800710c:	f040 80d1 	bne.w	80072b2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007114:	b29b      	uxth	r3, r3
 8007116:	2b01      	cmp	r3, #1
 8007118:	d912      	bls.n	8007140 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800711e:	881a      	ldrh	r2, [r3, #0]
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007126:	68fb      	ldr	r3, [r7, #12]
 8007128:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800712a:	1c9a      	adds	r2, r3, #2
 800712c:	68fb      	ldr	r3, [r7, #12]
 800712e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007134:	b29b      	uxth	r3, r3
 8007136:	3b02      	subs	r3, #2
 8007138:	b29a      	uxth	r2, r3
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800713e:	e0b8      	b.n	80072b2 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007140:	68fb      	ldr	r3, [r7, #12]
 8007142:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007144:	68fb      	ldr	r3, [r7, #12]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	330c      	adds	r3, #12
 800714a:	7812      	ldrb	r2, [r2, #0]
 800714c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800714e:	68fb      	ldr	r3, [r7, #12]
 8007150:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007152:	1c5a      	adds	r2, r3, #1
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800715c:	b29b      	uxth	r3, r3
 800715e:	3b01      	subs	r3, #1
 8007160:	b29a      	uxth	r2, r3
 8007162:	68fb      	ldr	r3, [r7, #12]
 8007164:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007166:	e0a4      	b.n	80072b2 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	689b      	ldr	r3, [r3, #8]
 800716e:	f003 0302 	and.w	r3, r3, #2
 8007172:	2b02      	cmp	r3, #2
 8007174:	d134      	bne.n	80071e0 <HAL_SPI_TransmitReceive+0x30a>
 8007176:	68fb      	ldr	r3, [r7, #12]
 8007178:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800717a:	b29b      	uxth	r3, r3
 800717c:	2b00      	cmp	r3, #0
 800717e:	d02f      	beq.n	80071e0 <HAL_SPI_TransmitReceive+0x30a>
 8007180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007182:	2b01      	cmp	r3, #1
 8007184:	d12c      	bne.n	80071e0 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 8007186:	68fb      	ldr	r3, [r7, #12]
 8007188:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800718a:	b29b      	uxth	r3, r3
 800718c:	2b01      	cmp	r3, #1
 800718e:	d912      	bls.n	80071b6 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007194:	881a      	ldrh	r2, [r3, #0]
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	681b      	ldr	r3, [r3, #0]
 800719a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a0:	1c9a      	adds	r2, r3, #2
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 80071a6:	68fb      	ldr	r3, [r7, #12]
 80071a8:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071aa:	b29b      	uxth	r3, r3
 80071ac:	3b02      	subs	r3, #2
 80071ae:	b29a      	uxth	r2, r3
 80071b0:	68fb      	ldr	r3, [r7, #12]
 80071b2:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80071b4:	e012      	b.n	80071dc <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	330c      	adds	r3, #12
 80071c0:	7812      	ldrb	r2, [r2, #0]
 80071c2:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071c8:	1c5a      	adds	r2, r3, #1
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	3b01      	subs	r3, #1
 80071d6:	b29a      	uxth	r2, r3
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80071dc:	2300      	movs	r3, #0
 80071de:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80071e0:	68fb      	ldr	r3, [r7, #12]
 80071e2:	681b      	ldr	r3, [r3, #0]
 80071e4:	689b      	ldr	r3, [r3, #8]
 80071e6:	f003 0301 	and.w	r3, r3, #1
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d148      	bne.n	8007280 <HAL_SPI_TransmitReceive+0x3aa>
 80071ee:	68fb      	ldr	r3, [r7, #12]
 80071f0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80071f4:	b29b      	uxth	r3, r3
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d042      	beq.n	8007280 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007200:	b29b      	uxth	r3, r3
 8007202:	2b01      	cmp	r3, #1
 8007204:	d923      	bls.n	800724e <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	681b      	ldr	r3, [r3, #0]
 800720a:	68da      	ldr	r2, [r3, #12]
 800720c:	68fb      	ldr	r3, [r7, #12]
 800720e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007210:	b292      	uxth	r2, r2
 8007212:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 8007214:	68fb      	ldr	r3, [r7, #12]
 8007216:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007218:	1c9a      	adds	r2, r3, #2
 800721a:	68fb      	ldr	r3, [r7, #12]
 800721c:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800721e:	68fb      	ldr	r3, [r7, #12]
 8007220:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007224:	b29b      	uxth	r3, r3
 8007226:	3b02      	subs	r3, #2
 8007228:	b29a      	uxth	r2, r3
 800722a:	68fb      	ldr	r3, [r7, #12]
 800722c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8007230:	68fb      	ldr	r3, [r7, #12]
 8007232:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007236:	b29b      	uxth	r3, r3
 8007238:	2b01      	cmp	r3, #1
 800723a:	d81f      	bhi.n	800727c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	685a      	ldr	r2, [r3, #4]
 8007242:	68fb      	ldr	r3, [r7, #12]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800724a:	605a      	str	r2, [r3, #4]
 800724c:	e016      	b.n	800727c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800724e:	68fb      	ldr	r3, [r7, #12]
 8007250:	681b      	ldr	r3, [r3, #0]
 8007252:	f103 020c 	add.w	r2, r3, #12
 8007256:	68fb      	ldr	r3, [r7, #12]
 8007258:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800725a:	7812      	ldrb	r2, [r2, #0]
 800725c:	b2d2      	uxtb	r2, r2
 800725e:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007264:	1c5a      	adds	r2, r3, #1
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800726a:	68fb      	ldr	r3, [r7, #12]
 800726c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8007270:	b29b      	uxth	r3, r3
 8007272:	3b01      	subs	r3, #1
 8007274:	b29a      	uxth	r2, r3
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800727c:	2301      	movs	r3, #1
 800727e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8007280:	f7fc fefc 	bl	800407c <HAL_GetTick>
 8007284:	4602      	mov	r2, r0
 8007286:	6a3b      	ldr	r3, [r7, #32]
 8007288:	1ad3      	subs	r3, r2, r3
 800728a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800728c:	429a      	cmp	r2, r3
 800728e:	d803      	bhi.n	8007298 <HAL_SPI_TransmitReceive+0x3c2>
 8007290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007292:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007296:	d102      	bne.n	800729e <HAL_SPI_TransmitReceive+0x3c8>
 8007298:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800729a:	2b00      	cmp	r3, #0
 800729c:	d109      	bne.n	80072b2 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800729e:	68fb      	ldr	r3, [r7, #12]
 80072a0:	2201      	movs	r2, #1
 80072a2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 80072a6:	68fb      	ldr	r3, [r7, #12]
 80072a8:	2200      	movs	r2, #0
 80072aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 80072ae:	2303      	movs	r3, #3
 80072b0:	e02c      	b.n	800730c <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80072b2:	68fb      	ldr	r3, [r7, #12]
 80072b4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80072b6:	b29b      	uxth	r3, r3
 80072b8:	2b00      	cmp	r3, #0
 80072ba:	f47f af55 	bne.w	8007168 <HAL_SPI_TransmitReceive+0x292>
 80072be:	68fb      	ldr	r3, [r7, #12]
 80072c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80072c4:	b29b      	uxth	r3, r3
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	f47f af4e 	bne.w	8007168 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80072cc:	6a3a      	ldr	r2, [r7, #32]
 80072ce:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 80072d0:	68f8      	ldr	r0, [r7, #12]
 80072d2:	f000 fa6b 	bl	80077ac <SPI_EndRxTxTransaction>
 80072d6:	4603      	mov	r3, r0
 80072d8:	2b00      	cmp	r3, #0
 80072da:	d008      	beq.n	80072ee <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80072dc:	68fb      	ldr	r3, [r7, #12]
 80072de:	2220      	movs	r2, #32
 80072e0:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	2200      	movs	r2, #0
 80072e6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 80072ea:	2301      	movs	r3, #1
 80072ec:	e00e      	b.n	800730c <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 80072ee:	68fb      	ldr	r3, [r7, #12]
 80072f0:	2201      	movs	r2, #1
 80072f2:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80072f6:	68fb      	ldr	r3, [r7, #12]
 80072f8:	2200      	movs	r2, #0
 80072fa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80072fe:	68fb      	ldr	r3, [r7, #12]
 8007300:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007302:	2b00      	cmp	r3, #0
 8007304:	d001      	beq.n	800730a <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 8007306:	2301      	movs	r3, #1
 8007308:	e000      	b.n	800730c <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800730a:	2300      	movs	r3, #0
  }
}
 800730c:	4618      	mov	r0, r3
 800730e:	3728      	adds	r7, #40	@ 0x28
 8007310:	46bd      	mov	sp, r7
 8007312:	bd80      	pop	{r7, pc}

08007314 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8007314:	b580      	push	{r7, lr}
 8007316:	b088      	sub	sp, #32
 8007318:	af00      	add	r7, sp, #0
 800731a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800731c:	687b      	ldr	r3, [r7, #4]
 800731e:	681b      	ldr	r3, [r3, #0]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	689b      	ldr	r3, [r3, #8]
 800732a:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800732c:	69bb      	ldr	r3, [r7, #24]
 800732e:	099b      	lsrs	r3, r3, #6
 8007330:	f003 0301 	and.w	r3, r3, #1
 8007334:	2b00      	cmp	r3, #0
 8007336:	d10f      	bne.n	8007358 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007338:	69bb      	ldr	r3, [r7, #24]
 800733a:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800733e:	2b00      	cmp	r3, #0
 8007340:	d00a      	beq.n	8007358 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8007342:	69fb      	ldr	r3, [r7, #28]
 8007344:	099b      	lsrs	r3, r3, #6
 8007346:	f003 0301 	and.w	r3, r3, #1
 800734a:	2b00      	cmp	r3, #0
 800734c:	d004      	beq.n	8007358 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800734e:	687b      	ldr	r3, [r7, #4]
 8007350:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007352:	6878      	ldr	r0, [r7, #4]
 8007354:	4798      	blx	r3
    return;
 8007356:	e0d7      	b.n	8007508 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8007358:	69bb      	ldr	r3, [r7, #24]
 800735a:	085b      	lsrs	r3, r3, #1
 800735c:	f003 0301 	and.w	r3, r3, #1
 8007360:	2b00      	cmp	r3, #0
 8007362:	d00a      	beq.n	800737a <HAL_SPI_IRQHandler+0x66>
 8007364:	69fb      	ldr	r3, [r7, #28]
 8007366:	09db      	lsrs	r3, r3, #7
 8007368:	f003 0301 	and.w	r3, r3, #1
 800736c:	2b00      	cmp	r3, #0
 800736e:	d004      	beq.n	800737a <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8007370:	687b      	ldr	r3, [r7, #4]
 8007372:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007374:	6878      	ldr	r0, [r7, #4]
 8007376:	4798      	blx	r3
    return;
 8007378:	e0c6      	b.n	8007508 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800737a:	69bb      	ldr	r3, [r7, #24]
 800737c:	095b      	lsrs	r3, r3, #5
 800737e:	f003 0301 	and.w	r3, r3, #1
 8007382:	2b00      	cmp	r3, #0
 8007384:	d10c      	bne.n	80073a0 <HAL_SPI_IRQHandler+0x8c>
 8007386:	69bb      	ldr	r3, [r7, #24]
 8007388:	099b      	lsrs	r3, r3, #6
 800738a:	f003 0301 	and.w	r3, r3, #1
 800738e:	2b00      	cmp	r3, #0
 8007390:	d106      	bne.n	80073a0 <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8007392:	69bb      	ldr	r3, [r7, #24]
 8007394:	0a1b      	lsrs	r3, r3, #8
 8007396:	f003 0301 	and.w	r3, r3, #1
 800739a:	2b00      	cmp	r3, #0
 800739c:	f000 80b4 	beq.w	8007508 <HAL_SPI_IRQHandler+0x1f4>
 80073a0:	69fb      	ldr	r3, [r7, #28]
 80073a2:	095b      	lsrs	r3, r3, #5
 80073a4:	f003 0301 	and.w	r3, r3, #1
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	f000 80ad 	beq.w	8007508 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80073ae:	69bb      	ldr	r3, [r7, #24]
 80073b0:	099b      	lsrs	r3, r3, #6
 80073b2:	f003 0301 	and.w	r3, r3, #1
 80073b6:	2b00      	cmp	r3, #0
 80073b8:	d023      	beq.n	8007402 <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80073ba:	687b      	ldr	r3, [r7, #4]
 80073bc:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80073c0:	b2db      	uxtb	r3, r3
 80073c2:	2b03      	cmp	r3, #3
 80073c4:	d011      	beq.n	80073ea <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80073ca:	f043 0204 	orr.w	r2, r3, #4
 80073ce:	687b      	ldr	r3, [r7, #4]
 80073d0:	661a      	str	r2, [r3, #96]	@ 0x60
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073d2:	2300      	movs	r3, #0
 80073d4:	617b      	str	r3, [r7, #20]
 80073d6:	687b      	ldr	r3, [r7, #4]
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	68db      	ldr	r3, [r3, #12]
 80073dc:	617b      	str	r3, [r7, #20]
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	689b      	ldr	r3, [r3, #8]
 80073e4:	617b      	str	r3, [r7, #20]
 80073e6:	697b      	ldr	r3, [r7, #20]
 80073e8:	e00b      	b.n	8007402 <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80073ea:	2300      	movs	r3, #0
 80073ec:	613b      	str	r3, [r7, #16]
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	68db      	ldr	r3, [r3, #12]
 80073f4:	613b      	str	r3, [r7, #16]
 80073f6:	687b      	ldr	r3, [r7, #4]
 80073f8:	681b      	ldr	r3, [r3, #0]
 80073fa:	689b      	ldr	r3, [r3, #8]
 80073fc:	613b      	str	r3, [r7, #16]
 80073fe:	693b      	ldr	r3, [r7, #16]
        return;
 8007400:	e082      	b.n	8007508 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8007402:	69bb      	ldr	r3, [r7, #24]
 8007404:	095b      	lsrs	r3, r3, #5
 8007406:	f003 0301 	and.w	r3, r3, #1
 800740a:	2b00      	cmp	r3, #0
 800740c:	d014      	beq.n	8007438 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007412:	f043 0201 	orr.w	r2, r3, #1
 8007416:	687b      	ldr	r3, [r7, #4]
 8007418:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800741a:	2300      	movs	r3, #0
 800741c:	60fb      	str	r3, [r7, #12]
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	689b      	ldr	r3, [r3, #8]
 8007424:	60fb      	str	r3, [r7, #12]
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	681a      	ldr	r2, [r3, #0]
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	681b      	ldr	r3, [r3, #0]
 8007430:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007434:	601a      	str	r2, [r3, #0]
 8007436:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8007438:	69bb      	ldr	r3, [r7, #24]
 800743a:	0a1b      	lsrs	r3, r3, #8
 800743c:	f003 0301 	and.w	r3, r3, #1
 8007440:	2b00      	cmp	r3, #0
 8007442:	d00c      	beq.n	800745e <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007448:	f043 0208 	orr.w	r2, r3, #8
 800744c:	687b      	ldr	r3, [r7, #4]
 800744e:	661a      	str	r2, [r3, #96]	@ 0x60
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8007450:	2300      	movs	r3, #0
 8007452:	60bb      	str	r3, [r7, #8]
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	681b      	ldr	r3, [r3, #0]
 8007458:	689b      	ldr	r3, [r3, #8]
 800745a:	60bb      	str	r3, [r7, #8]
 800745c:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007462:	2b00      	cmp	r3, #0
 8007464:	d04f      	beq.n	8007506 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	681b      	ldr	r3, [r3, #0]
 800746a:	685a      	ldr	r2, [r3, #4]
 800746c:	687b      	ldr	r3, [r7, #4]
 800746e:	681b      	ldr	r3, [r3, #0]
 8007470:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8007474:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	2201      	movs	r2, #1
 800747a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800747e:	69fb      	ldr	r3, [r7, #28]
 8007480:	f003 0302 	and.w	r3, r3, #2
 8007484:	2b00      	cmp	r3, #0
 8007486:	d104      	bne.n	8007492 <HAL_SPI_IRQHandler+0x17e>
 8007488:	69fb      	ldr	r3, [r7, #28]
 800748a:	f003 0301 	and.w	r3, r3, #1
 800748e:	2b00      	cmp	r3, #0
 8007490:	d034      	beq.n	80074fc <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8007492:	687b      	ldr	r3, [r7, #4]
 8007494:	681b      	ldr	r3, [r3, #0]
 8007496:	685a      	ldr	r2, [r3, #4]
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	f022 0203 	bic.w	r2, r2, #3
 80074a0:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074a6:	2b00      	cmp	r3, #0
 80074a8:	d011      	beq.n	80074ce <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074ae:	4a18      	ldr	r2, [pc, #96]	@ (8007510 <HAL_SPI_IRQHandler+0x1fc>)
 80074b0:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80074b2:	687b      	ldr	r3, [r7, #4]
 80074b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80074b6:	4618      	mov	r0, r3
 80074b8:	f7fc ff21 	bl	80042fe <HAL_DMA_Abort_IT>
 80074bc:	4603      	mov	r3, r0
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d005      	beq.n	80074ce <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074c6:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	661a      	str	r2, [r3, #96]	@ 0x60
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80074ce:	687b      	ldr	r3, [r7, #4]
 80074d0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d016      	beq.n	8007504 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074da:	4a0d      	ldr	r2, [pc, #52]	@ (8007510 <HAL_SPI_IRQHandler+0x1fc>)
 80074dc:	639a      	str	r2, [r3, #56]	@ 0x38
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 80074de:	687b      	ldr	r3, [r7, #4]
 80074e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80074e2:	4618      	mov	r0, r3
 80074e4:	f7fc ff0b 	bl	80042fe <HAL_DMA_Abort_IT>
 80074e8:	4603      	mov	r3, r0
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	d00a      	beq.n	8007504 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80074f2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 80074f6:	687b      	ldr	r3, [r7, #4]
 80074f8:	661a      	str	r2, [r3, #96]	@ 0x60
        if (hspi->hdmatx != NULL)
 80074fa:	e003      	b.n	8007504 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 80074fc:	6878      	ldr	r0, [r7, #4]
 80074fe:	f000 f809 	bl	8007514 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8007502:	e000      	b.n	8007506 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8007504:	bf00      	nop
    return;
 8007506:	bf00      	nop
  }
}
 8007508:	3720      	adds	r7, #32
 800750a:	46bd      	mov	sp, r7
 800750c:	bd80      	pop	{r7, pc}
 800750e:	bf00      	nop
 8007510:	08007545 	.word	0x08007545

08007514 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8007514:	b480      	push	{r7}
 8007516:	b083      	sub	sp, #12
 8007518:	af00      	add	r7, sp, #0
 800751a:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800751c:	bf00      	nop
 800751e:	370c      	adds	r7, #12
 8007520:	46bd      	mov	sp, r7
 8007522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007526:	4770      	bx	lr

08007528 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(const SPI_HandleTypeDef *hspi)
{
 8007528:	b480      	push	{r7}
 800752a:	b083      	sub	sp, #12
 800752c:	af00      	add	r7, sp, #0
 800752e:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 8007536:	b2db      	uxtb	r3, r3
}
 8007538:	4618      	mov	r0, r3
 800753a:	370c      	adds	r7, #12
 800753c:	46bd      	mov	sp, r7
 800753e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007542:	4770      	bx	lr

08007544 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007544:	b580      	push	{r7, lr}
 8007546:	b084      	sub	sp, #16
 8007548:	af00      	add	r7, sp, #0
 800754a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007550:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8007552:	68fb      	ldr	r3, [r7, #12]
 8007554:	2200      	movs	r2, #0
 8007556:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxXferCount = 0U;
 800755a:	68fb      	ldr	r3, [r7, #12]
 800755c:	2200      	movs	r2, #0
 800755e:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8007560:	68f8      	ldr	r0, [r7, #12]
 8007562:	f7ff ffd7 	bl	8007514 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8007566:	bf00      	nop
 8007568:	3710      	adds	r7, #16
 800756a:	46bd      	mov	sp, r7
 800756c:	bd80      	pop	{r7, pc}
	...

08007570 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007570:	b580      	push	{r7, lr}
 8007572:	b088      	sub	sp, #32
 8007574:	af00      	add	r7, sp, #0
 8007576:	60f8      	str	r0, [r7, #12]
 8007578:	60b9      	str	r1, [r7, #8]
 800757a:	603b      	str	r3, [r7, #0]
 800757c:	4613      	mov	r3, r2
 800757e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8007580:	f7fc fd7c 	bl	800407c <HAL_GetTick>
 8007584:	4602      	mov	r2, r0
 8007586:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007588:	1a9b      	subs	r3, r3, r2
 800758a:	683a      	ldr	r2, [r7, #0]
 800758c:	4413      	add	r3, r2
 800758e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8007590:	f7fc fd74 	bl	800407c <HAL_GetTick>
 8007594:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8007596:	4b39      	ldr	r3, [pc, #228]	@ (800767c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	015b      	lsls	r3, r3, #5
 800759c:	0d1b      	lsrs	r3, r3, #20
 800759e:	69fa      	ldr	r2, [r7, #28]
 80075a0:	fb02 f303 	mul.w	r3, r2, r3
 80075a4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80075a6:	e054      	b.n	8007652 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80075a8:	683b      	ldr	r3, [r7, #0]
 80075aa:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80075ae:	d050      	beq.n	8007652 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80075b0:	f7fc fd64 	bl	800407c <HAL_GetTick>
 80075b4:	4602      	mov	r2, r0
 80075b6:	69bb      	ldr	r3, [r7, #24]
 80075b8:	1ad3      	subs	r3, r2, r3
 80075ba:	69fa      	ldr	r2, [r7, #28]
 80075bc:	429a      	cmp	r2, r3
 80075be:	d902      	bls.n	80075c6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80075c0:	69fb      	ldr	r3, [r7, #28]
 80075c2:	2b00      	cmp	r3, #0
 80075c4:	d13d      	bne.n	8007642 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	685a      	ldr	r2, [r3, #4]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80075d4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80075d6:	68fb      	ldr	r3, [r7, #12]
 80075d8:	685b      	ldr	r3, [r3, #4]
 80075da:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80075de:	d111      	bne.n	8007604 <SPI_WaitFlagStateUntilTimeout+0x94>
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	689b      	ldr	r3, [r3, #8]
 80075e4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80075e8:	d004      	beq.n	80075f4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80075ea:	68fb      	ldr	r3, [r7, #12]
 80075ec:	689b      	ldr	r3, [r3, #8]
 80075ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80075f2:	d107      	bne.n	8007604 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	681a      	ldr	r2, [r3, #0]
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8007602:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007604:	68fb      	ldr	r3, [r7, #12]
 8007606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007608:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800760c:	d10f      	bne.n	800762e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	681a      	ldr	r2, [r3, #0]
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800761c:	601a      	str	r2, [r3, #0]
 800761e:	68fb      	ldr	r3, [r7, #12]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	681a      	ldr	r2, [r3, #0]
 8007624:	68fb      	ldr	r3, [r7, #12]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800762c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800762e:	68fb      	ldr	r3, [r7, #12]
 8007630:	2201      	movs	r2, #1
 8007632:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007636:	68fb      	ldr	r3, [r7, #12]
 8007638:	2200      	movs	r2, #0
 800763a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800763e:	2303      	movs	r3, #3
 8007640:	e017      	b.n	8007672 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8007642:	697b      	ldr	r3, [r7, #20]
 8007644:	2b00      	cmp	r3, #0
 8007646:	d101      	bne.n	800764c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8007648:	2300      	movs	r3, #0
 800764a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800764c:	697b      	ldr	r3, [r7, #20]
 800764e:	3b01      	subs	r3, #1
 8007650:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	689a      	ldr	r2, [r3, #8]
 8007658:	68bb      	ldr	r3, [r7, #8]
 800765a:	4013      	ands	r3, r2
 800765c:	68ba      	ldr	r2, [r7, #8]
 800765e:	429a      	cmp	r2, r3
 8007660:	bf0c      	ite	eq
 8007662:	2301      	moveq	r3, #1
 8007664:	2300      	movne	r3, #0
 8007666:	b2db      	uxtb	r3, r3
 8007668:	461a      	mov	r2, r3
 800766a:	79fb      	ldrb	r3, [r7, #7]
 800766c:	429a      	cmp	r2, r3
 800766e:	d19b      	bne.n	80075a8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8007670:	2300      	movs	r3, #0
}
 8007672:	4618      	mov	r0, r3
 8007674:	3720      	adds	r7, #32
 8007676:	46bd      	mov	sp, r7
 8007678:	bd80      	pop	{r7, pc}
 800767a:	bf00      	nop
 800767c:	20000014 	.word	0x20000014

08007680 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8007680:	b580      	push	{r7, lr}
 8007682:	b08a      	sub	sp, #40	@ 0x28
 8007684:	af00      	add	r7, sp, #0
 8007686:	60f8      	str	r0, [r7, #12]
 8007688:	60b9      	str	r1, [r7, #8]
 800768a:	607a      	str	r2, [r7, #4]
 800768c:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800768e:	2300      	movs	r3, #0
 8007690:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 8007692:	f7fc fcf3 	bl	800407c <HAL_GetTick>
 8007696:	4602      	mov	r2, r0
 8007698:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800769a:	1a9b      	subs	r3, r3, r2
 800769c:	683a      	ldr	r2, [r7, #0]
 800769e:	4413      	add	r3, r2
 80076a0:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80076a2:	f7fc fceb 	bl	800407c <HAL_GetTick>
 80076a6:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	681b      	ldr	r3, [r3, #0]
 80076ac:	330c      	adds	r3, #12
 80076ae:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80076b0:	4b3d      	ldr	r3, [pc, #244]	@ (80077a8 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80076b2:	681a      	ldr	r2, [r3, #0]
 80076b4:	4613      	mov	r3, r2
 80076b6:	009b      	lsls	r3, r3, #2
 80076b8:	4413      	add	r3, r2
 80076ba:	00da      	lsls	r2, r3, #3
 80076bc:	1ad3      	subs	r3, r2, r3
 80076be:	0d1b      	lsrs	r3, r3, #20
 80076c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076c2:	fb02 f303 	mul.w	r3, r2, r3
 80076c6:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80076c8:	e060      	b.n	800778c <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80076ca:	68bb      	ldr	r3, [r7, #8]
 80076cc:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80076d0:	d107      	bne.n	80076e2 <SPI_WaitFifoStateUntilTimeout+0x62>
 80076d2:	687b      	ldr	r3, [r7, #4]
 80076d4:	2b00      	cmp	r3, #0
 80076d6:	d104      	bne.n	80076e2 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80076d8:	69fb      	ldr	r3, [r7, #28]
 80076da:	781b      	ldrb	r3, [r3, #0]
 80076dc:	b2db      	uxtb	r3, r3
 80076de:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80076e0:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80076e2:	683b      	ldr	r3, [r7, #0]
 80076e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80076e8:	d050      	beq.n	800778c <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80076ea:	f7fc fcc7 	bl	800407c <HAL_GetTick>
 80076ee:	4602      	mov	r2, r0
 80076f0:	6a3b      	ldr	r3, [r7, #32]
 80076f2:	1ad3      	subs	r3, r2, r3
 80076f4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80076f6:	429a      	cmp	r2, r3
 80076f8:	d902      	bls.n	8007700 <SPI_WaitFifoStateUntilTimeout+0x80>
 80076fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	d13d      	bne.n	800777c <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	681b      	ldr	r3, [r3, #0]
 8007704:	685a      	ldr	r2, [r3, #4]
 8007706:	68fb      	ldr	r3, [r7, #12]
 8007708:	681b      	ldr	r3, [r3, #0]
 800770a:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800770e:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	685b      	ldr	r3, [r3, #4]
 8007714:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8007718:	d111      	bne.n	800773e <SPI_WaitFifoStateUntilTimeout+0xbe>
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	689b      	ldr	r3, [r3, #8]
 800771e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007722:	d004      	beq.n	800772e <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007724:	68fb      	ldr	r3, [r7, #12]
 8007726:	689b      	ldr	r3, [r3, #8]
 8007728:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800772c:	d107      	bne.n	800773e <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	681b      	ldr	r3, [r3, #0]
 8007732:	681a      	ldr	r2, [r3, #0]
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800773c:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800773e:	68fb      	ldr	r3, [r7, #12]
 8007740:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007742:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007746:	d10f      	bne.n	8007768 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	681b      	ldr	r3, [r3, #0]
 800774c:	681a      	ldr	r2, [r3, #0]
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007756:	601a      	str	r2, [r3, #0]
 8007758:	68fb      	ldr	r3, [r7, #12]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	681a      	ldr	r2, [r3, #0]
 800775e:	68fb      	ldr	r3, [r7, #12]
 8007760:	681b      	ldr	r3, [r3, #0]
 8007762:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007766:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	2201      	movs	r2, #1
 800776c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2200      	movs	r2, #0
 8007774:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8007778:	2303      	movs	r3, #3
 800777a:	e010      	b.n	800779e <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800777c:	69bb      	ldr	r3, [r7, #24]
 800777e:	2b00      	cmp	r3, #0
 8007780:	d101      	bne.n	8007786 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 8007782:	2300      	movs	r3, #0
 8007784:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8007786:	69bb      	ldr	r3, [r7, #24]
 8007788:	3b01      	subs	r3, #1
 800778a:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800778c:	68fb      	ldr	r3, [r7, #12]
 800778e:	681b      	ldr	r3, [r3, #0]
 8007790:	689a      	ldr	r2, [r3, #8]
 8007792:	68bb      	ldr	r3, [r7, #8]
 8007794:	4013      	ands	r3, r2
 8007796:	687a      	ldr	r2, [r7, #4]
 8007798:	429a      	cmp	r2, r3
 800779a:	d196      	bne.n	80076ca <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 800779c:	2300      	movs	r3, #0
}
 800779e:	4618      	mov	r0, r3
 80077a0:	3728      	adds	r7, #40	@ 0x28
 80077a2:	46bd      	mov	sp, r7
 80077a4:	bd80      	pop	{r7, pc}
 80077a6:	bf00      	nop
 80077a8:	20000014 	.word	0x20000014

080077ac <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b086      	sub	sp, #24
 80077b0:	af02      	add	r7, sp, #8
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	60b9      	str	r1, [r7, #8]
 80077b6:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	9300      	str	r3, [sp, #0]
 80077bc:	68bb      	ldr	r3, [r7, #8]
 80077be:	2200      	movs	r2, #0
 80077c0:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80077c4:	68f8      	ldr	r0, [r7, #12]
 80077c6:	f7ff ff5b 	bl	8007680 <SPI_WaitFifoStateUntilTimeout>
 80077ca:	4603      	mov	r3, r0
 80077cc:	2b00      	cmp	r3, #0
 80077ce:	d007      	beq.n	80077e0 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077d4:	f043 0220 	orr.w	r2, r3, #32
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80077dc:	2303      	movs	r3, #3
 80077de:	e027      	b.n	8007830 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	9300      	str	r3, [sp, #0]
 80077e4:	68bb      	ldr	r3, [r7, #8]
 80077e6:	2200      	movs	r2, #0
 80077e8:	2180      	movs	r1, #128	@ 0x80
 80077ea:	68f8      	ldr	r0, [r7, #12]
 80077ec:	f7ff fec0 	bl	8007570 <SPI_WaitFlagStateUntilTimeout>
 80077f0:	4603      	mov	r3, r0
 80077f2:	2b00      	cmp	r3, #0
 80077f4:	d007      	beq.n	8007806 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80077f6:	68fb      	ldr	r3, [r7, #12]
 80077f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077fa:	f043 0220 	orr.w	r2, r3, #32
 80077fe:	68fb      	ldr	r3, [r7, #12]
 8007800:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8007802:	2303      	movs	r3, #3
 8007804:	e014      	b.n	8007830 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	9300      	str	r3, [sp, #0]
 800780a:	68bb      	ldr	r3, [r7, #8]
 800780c:	2200      	movs	r2, #0
 800780e:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f7ff ff34 	bl	8007680 <SPI_WaitFifoStateUntilTimeout>
 8007818:	4603      	mov	r3, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d007      	beq.n	800782e <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800781e:	68fb      	ldr	r3, [r7, #12]
 8007820:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8007822:	f043 0220 	orr.w	r2, r3, #32
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800782a:	2303      	movs	r3, #3
 800782c:	e000      	b.n	8007830 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800782e:	2300      	movs	r3, #0
}
 8007830:	4618      	mov	r0, r3
 8007832:	3710      	adds	r7, #16
 8007834:	46bd      	mov	sp, r7
 8007836:	bd80      	pop	{r7, pc}

08007838 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8007838:	b580      	push	{r7, lr}
 800783a:	b082      	sub	sp, #8
 800783c:	af00      	add	r7, sp, #0
 800783e:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2b00      	cmp	r3, #0
 8007844:	d101      	bne.n	800784a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8007846:	2301      	movs	r3, #1
 8007848:	e049      	b.n	80078de <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007850:	b2db      	uxtb	r3, r3
 8007852:	2b00      	cmp	r3, #0
 8007854:	d106      	bne.n	8007864 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	2200      	movs	r2, #0
 800785a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800785e:	6878      	ldr	r0, [r7, #4]
 8007860:	f7fa fe6c 	bl	800253c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007864:	687b      	ldr	r3, [r7, #4]
 8007866:	2202      	movs	r2, #2
 8007868:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	3304      	adds	r3, #4
 8007874:	4619      	mov	r1, r3
 8007876:	4610      	mov	r0, r2
 8007878:	f000 f8fe 	bl	8007a78 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800787c:	687b      	ldr	r3, [r7, #4]
 800787e:	2201      	movs	r2, #1
 8007880:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	2201      	movs	r2, #1
 8007888:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	2201      	movs	r2, #1
 8007890:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	2201      	movs	r2, #1
 8007898:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	2201      	movs	r2, #1
 80078a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2201      	movs	r2, #1
 80078a8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	2201      	movs	r2, #1
 80078b0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80078b4:	687b      	ldr	r3, [r7, #4]
 80078b6:	2201      	movs	r2, #1
 80078b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80078bc:	687b      	ldr	r3, [r7, #4]
 80078be:	2201      	movs	r2, #1
 80078c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	2201      	movs	r2, #1
 80078c8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	2201      	movs	r2, #1
 80078d0:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	2201      	movs	r2, #1
 80078d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80078dc:	2300      	movs	r3, #0
}
 80078de:	4618      	mov	r0, r3
 80078e0:	3708      	adds	r7, #8
 80078e2:	46bd      	mov	sp, r7
 80078e4:	bd80      	pop	{r7, pc}

080078e6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80078e6:	b580      	push	{r7, lr}
 80078e8:	b084      	sub	sp, #16
 80078ea:	af00      	add	r7, sp, #0
 80078ec:	6078      	str	r0, [r7, #4]
 80078ee:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80078f0:	2300      	movs	r3, #0
 80078f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80078fa:	2b01      	cmp	r3, #1
 80078fc:	d101      	bne.n	8007902 <HAL_TIM_ConfigClockSource+0x1c>
 80078fe:	2302      	movs	r3, #2
 8007900:	e0b6      	b.n	8007a70 <HAL_TIM_ConfigClockSource+0x18a>
 8007902:	687b      	ldr	r3, [r7, #4]
 8007904:	2201      	movs	r2, #1
 8007906:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	2202      	movs	r2, #2
 800790e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	689b      	ldr	r3, [r3, #8]
 8007918:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800791a:	68bb      	ldr	r3, [r7, #8]
 800791c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007920:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8007924:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007926:	68bb      	ldr	r3, [r7, #8]
 8007928:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800792c:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	68ba      	ldr	r2, [r7, #8]
 8007934:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007936:	683b      	ldr	r3, [r7, #0]
 8007938:	681b      	ldr	r3, [r3, #0]
 800793a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800793e:	d03e      	beq.n	80079be <HAL_TIM_ConfigClockSource+0xd8>
 8007940:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007944:	f200 8087 	bhi.w	8007a56 <HAL_TIM_ConfigClockSource+0x170>
 8007948:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800794c:	f000 8086 	beq.w	8007a5c <HAL_TIM_ConfigClockSource+0x176>
 8007950:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007954:	d87f      	bhi.n	8007a56 <HAL_TIM_ConfigClockSource+0x170>
 8007956:	2b70      	cmp	r3, #112	@ 0x70
 8007958:	d01a      	beq.n	8007990 <HAL_TIM_ConfigClockSource+0xaa>
 800795a:	2b70      	cmp	r3, #112	@ 0x70
 800795c:	d87b      	bhi.n	8007a56 <HAL_TIM_ConfigClockSource+0x170>
 800795e:	2b60      	cmp	r3, #96	@ 0x60
 8007960:	d050      	beq.n	8007a04 <HAL_TIM_ConfigClockSource+0x11e>
 8007962:	2b60      	cmp	r3, #96	@ 0x60
 8007964:	d877      	bhi.n	8007a56 <HAL_TIM_ConfigClockSource+0x170>
 8007966:	2b50      	cmp	r3, #80	@ 0x50
 8007968:	d03c      	beq.n	80079e4 <HAL_TIM_ConfigClockSource+0xfe>
 800796a:	2b50      	cmp	r3, #80	@ 0x50
 800796c:	d873      	bhi.n	8007a56 <HAL_TIM_ConfigClockSource+0x170>
 800796e:	2b40      	cmp	r3, #64	@ 0x40
 8007970:	d058      	beq.n	8007a24 <HAL_TIM_ConfigClockSource+0x13e>
 8007972:	2b40      	cmp	r3, #64	@ 0x40
 8007974:	d86f      	bhi.n	8007a56 <HAL_TIM_ConfigClockSource+0x170>
 8007976:	2b30      	cmp	r3, #48	@ 0x30
 8007978:	d064      	beq.n	8007a44 <HAL_TIM_ConfigClockSource+0x15e>
 800797a:	2b30      	cmp	r3, #48	@ 0x30
 800797c:	d86b      	bhi.n	8007a56 <HAL_TIM_ConfigClockSource+0x170>
 800797e:	2b20      	cmp	r3, #32
 8007980:	d060      	beq.n	8007a44 <HAL_TIM_ConfigClockSource+0x15e>
 8007982:	2b20      	cmp	r3, #32
 8007984:	d867      	bhi.n	8007a56 <HAL_TIM_ConfigClockSource+0x170>
 8007986:	2b00      	cmp	r3, #0
 8007988:	d05c      	beq.n	8007a44 <HAL_TIM_ConfigClockSource+0x15e>
 800798a:	2b10      	cmp	r3, #16
 800798c:	d05a      	beq.n	8007a44 <HAL_TIM_ConfigClockSource+0x15e>
 800798e:	e062      	b.n	8007a56 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8007994:	683b      	ldr	r3, [r7, #0]
 8007996:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007998:	683b      	ldr	r3, [r7, #0]
 800799a:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800799c:	683b      	ldr	r3, [r7, #0]
 800799e:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80079a0:	f000 f98a 	bl	8007cb8 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	689b      	ldr	r3, [r3, #8]
 80079aa:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80079ac:	68bb      	ldr	r3, [r7, #8]
 80079ae:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80079b2:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	681b      	ldr	r3, [r3, #0]
 80079b8:	68ba      	ldr	r2, [r7, #8]
 80079ba:	609a      	str	r2, [r3, #8]
      break;
 80079bc:	e04f      	b.n	8007a5e <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80079be:	687b      	ldr	r3, [r7, #4]
 80079c0:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80079c2:	683b      	ldr	r3, [r7, #0]
 80079c4:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80079c6:	683b      	ldr	r3, [r7, #0]
 80079c8:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80079ca:	683b      	ldr	r3, [r7, #0]
 80079cc:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80079ce:	f000 f973 	bl	8007cb8 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	689a      	ldr	r2, [r3, #8]
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	681b      	ldr	r3, [r3, #0]
 80079dc:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80079e0:	609a      	str	r2, [r3, #8]
      break;
 80079e2:	e03c      	b.n	8007a5e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80079e4:	687b      	ldr	r3, [r7, #4]
 80079e6:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80079e8:	683b      	ldr	r3, [r7, #0]
 80079ea:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80079ec:	683b      	ldr	r3, [r7, #0]
 80079ee:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80079f0:	461a      	mov	r2, r3
 80079f2:	f000 f8e7 	bl	8007bc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80079f6:	687b      	ldr	r3, [r7, #4]
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	2150      	movs	r1, #80	@ 0x50
 80079fc:	4618      	mov	r0, r3
 80079fe:	f000 f940 	bl	8007c82 <TIM_ITRx_SetConfig>
      break;
 8007a02:	e02c      	b.n	8007a5e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a08:	683b      	ldr	r3, [r7, #0]
 8007a0a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8007a10:	461a      	mov	r2, r3
 8007a12:	f000 f906 	bl	8007c22 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	2160      	movs	r1, #96	@ 0x60
 8007a1c:	4618      	mov	r0, r3
 8007a1e:	f000 f930 	bl	8007c82 <TIM_ITRx_SetConfig>
      break;
 8007a22:	e01c      	b.n	8007a5e <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007a28:	683b      	ldr	r3, [r7, #0]
 8007a2a:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8007a30:	461a      	mov	r2, r3
 8007a32:	f000 f8c7 	bl	8007bc4 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	2140      	movs	r1, #64	@ 0x40
 8007a3c:	4618      	mov	r0, r3
 8007a3e:	f000 f920 	bl	8007c82 <TIM_ITRx_SetConfig>
      break;
 8007a42:	e00c      	b.n	8007a5e <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8007a44:	687b      	ldr	r3, [r7, #4]
 8007a46:	681a      	ldr	r2, [r3, #0]
 8007a48:	683b      	ldr	r3, [r7, #0]
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	4610      	mov	r0, r2
 8007a50:	f000 f917 	bl	8007c82 <TIM_ITRx_SetConfig>
      break;
 8007a54:	e003      	b.n	8007a5e <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	73fb      	strb	r3, [r7, #15]
      break;
 8007a5a:	e000      	b.n	8007a5e <HAL_TIM_ConfigClockSource+0x178>
      break;
 8007a5c:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	2201      	movs	r2, #1
 8007a62:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007a66:	687b      	ldr	r3, [r7, #4]
 8007a68:	2200      	movs	r2, #0
 8007a6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8007a6e:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a70:	4618      	mov	r0, r3
 8007a72:	3710      	adds	r7, #16
 8007a74:	46bd      	mov	sp, r7
 8007a76:	bd80      	pop	{r7, pc}

08007a78 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a78:	b480      	push	{r7}
 8007a7a:	b085      	sub	sp, #20
 8007a7c:	af00      	add	r7, sp, #0
 8007a7e:	6078      	str	r0, [r7, #4]
 8007a80:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	681b      	ldr	r3, [r3, #0]
 8007a86:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	4a46      	ldr	r2, [pc, #280]	@ (8007ba4 <TIM_Base_SetConfig+0x12c>)
 8007a8c:	4293      	cmp	r3, r2
 8007a8e:	d013      	beq.n	8007ab8 <TIM_Base_SetConfig+0x40>
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a96:	d00f      	beq.n	8007ab8 <TIM_Base_SetConfig+0x40>
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	4a43      	ldr	r2, [pc, #268]	@ (8007ba8 <TIM_Base_SetConfig+0x130>)
 8007a9c:	4293      	cmp	r3, r2
 8007a9e:	d00b      	beq.n	8007ab8 <TIM_Base_SetConfig+0x40>
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	4a42      	ldr	r2, [pc, #264]	@ (8007bac <TIM_Base_SetConfig+0x134>)
 8007aa4:	4293      	cmp	r3, r2
 8007aa6:	d007      	beq.n	8007ab8 <TIM_Base_SetConfig+0x40>
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	4a41      	ldr	r2, [pc, #260]	@ (8007bb0 <TIM_Base_SetConfig+0x138>)
 8007aac:	4293      	cmp	r3, r2
 8007aae:	d003      	beq.n	8007ab8 <TIM_Base_SetConfig+0x40>
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	4a40      	ldr	r2, [pc, #256]	@ (8007bb4 <TIM_Base_SetConfig+0x13c>)
 8007ab4:	4293      	cmp	r3, r2
 8007ab6:	d108      	bne.n	8007aca <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007abe:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	685b      	ldr	r3, [r3, #4]
 8007ac4:	68fa      	ldr	r2, [r7, #12]
 8007ac6:	4313      	orrs	r3, r2
 8007ac8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007aca:	687b      	ldr	r3, [r7, #4]
 8007acc:	4a35      	ldr	r2, [pc, #212]	@ (8007ba4 <TIM_Base_SetConfig+0x12c>)
 8007ace:	4293      	cmp	r3, r2
 8007ad0:	d01f      	beq.n	8007b12 <TIM_Base_SetConfig+0x9a>
 8007ad2:	687b      	ldr	r3, [r7, #4]
 8007ad4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007ad8:	d01b      	beq.n	8007b12 <TIM_Base_SetConfig+0x9a>
 8007ada:	687b      	ldr	r3, [r7, #4]
 8007adc:	4a32      	ldr	r2, [pc, #200]	@ (8007ba8 <TIM_Base_SetConfig+0x130>)
 8007ade:	4293      	cmp	r3, r2
 8007ae0:	d017      	beq.n	8007b12 <TIM_Base_SetConfig+0x9a>
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	4a31      	ldr	r2, [pc, #196]	@ (8007bac <TIM_Base_SetConfig+0x134>)
 8007ae6:	4293      	cmp	r3, r2
 8007ae8:	d013      	beq.n	8007b12 <TIM_Base_SetConfig+0x9a>
 8007aea:	687b      	ldr	r3, [r7, #4]
 8007aec:	4a30      	ldr	r2, [pc, #192]	@ (8007bb0 <TIM_Base_SetConfig+0x138>)
 8007aee:	4293      	cmp	r3, r2
 8007af0:	d00f      	beq.n	8007b12 <TIM_Base_SetConfig+0x9a>
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	4a2f      	ldr	r2, [pc, #188]	@ (8007bb4 <TIM_Base_SetConfig+0x13c>)
 8007af6:	4293      	cmp	r3, r2
 8007af8:	d00b      	beq.n	8007b12 <TIM_Base_SetConfig+0x9a>
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4a2e      	ldr	r2, [pc, #184]	@ (8007bb8 <TIM_Base_SetConfig+0x140>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d007      	beq.n	8007b12 <TIM_Base_SetConfig+0x9a>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4a2d      	ldr	r2, [pc, #180]	@ (8007bbc <TIM_Base_SetConfig+0x144>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d003      	beq.n	8007b12 <TIM_Base_SetConfig+0x9a>
 8007b0a:	687b      	ldr	r3, [r7, #4]
 8007b0c:	4a2c      	ldr	r2, [pc, #176]	@ (8007bc0 <TIM_Base_SetConfig+0x148>)
 8007b0e:	4293      	cmp	r3, r2
 8007b10:	d108      	bne.n	8007b24 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007b12:	68fb      	ldr	r3, [r7, #12]
 8007b14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007b18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007b1a:	683b      	ldr	r3, [r7, #0]
 8007b1c:	68db      	ldr	r3, [r3, #12]
 8007b1e:	68fa      	ldr	r2, [r7, #12]
 8007b20:	4313      	orrs	r3, r2
 8007b22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007b24:	68fb      	ldr	r3, [r7, #12]
 8007b26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007b2a:	683b      	ldr	r3, [r7, #0]
 8007b2c:	695b      	ldr	r3, [r3, #20]
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8007b32:	687b      	ldr	r3, [r7, #4]
 8007b34:	68fa      	ldr	r2, [r7, #12]
 8007b36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007b38:	683b      	ldr	r3, [r7, #0]
 8007b3a:	689a      	ldr	r2, [r3, #8]
 8007b3c:	687b      	ldr	r3, [r7, #4]
 8007b3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007b40:	683b      	ldr	r3, [r7, #0]
 8007b42:	681a      	ldr	r2, [r3, #0]
 8007b44:	687b      	ldr	r3, [r7, #4]
 8007b46:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007b48:	687b      	ldr	r3, [r7, #4]
 8007b4a:	4a16      	ldr	r2, [pc, #88]	@ (8007ba4 <TIM_Base_SetConfig+0x12c>)
 8007b4c:	4293      	cmp	r3, r2
 8007b4e:	d00f      	beq.n	8007b70 <TIM_Base_SetConfig+0xf8>
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	4a18      	ldr	r2, [pc, #96]	@ (8007bb4 <TIM_Base_SetConfig+0x13c>)
 8007b54:	4293      	cmp	r3, r2
 8007b56:	d00b      	beq.n	8007b70 <TIM_Base_SetConfig+0xf8>
 8007b58:	687b      	ldr	r3, [r7, #4]
 8007b5a:	4a17      	ldr	r2, [pc, #92]	@ (8007bb8 <TIM_Base_SetConfig+0x140>)
 8007b5c:	4293      	cmp	r3, r2
 8007b5e:	d007      	beq.n	8007b70 <TIM_Base_SetConfig+0xf8>
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	4a16      	ldr	r2, [pc, #88]	@ (8007bbc <TIM_Base_SetConfig+0x144>)
 8007b64:	4293      	cmp	r3, r2
 8007b66:	d003      	beq.n	8007b70 <TIM_Base_SetConfig+0xf8>
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	4a15      	ldr	r2, [pc, #84]	@ (8007bc0 <TIM_Base_SetConfig+0x148>)
 8007b6c:	4293      	cmp	r3, r2
 8007b6e:	d103      	bne.n	8007b78 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b70:	683b      	ldr	r3, [r7, #0]
 8007b72:	691a      	ldr	r2, [r3, #16]
 8007b74:	687b      	ldr	r3, [r7, #4]
 8007b76:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	2201      	movs	r2, #1
 8007b7c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	691b      	ldr	r3, [r3, #16]
 8007b82:	f003 0301 	and.w	r3, r3, #1
 8007b86:	2b01      	cmp	r3, #1
 8007b88:	d105      	bne.n	8007b96 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8007b8a:	687b      	ldr	r3, [r7, #4]
 8007b8c:	691b      	ldr	r3, [r3, #16]
 8007b8e:	f023 0201 	bic.w	r2, r3, #1
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	611a      	str	r2, [r3, #16]
  }
}
 8007b96:	bf00      	nop
 8007b98:	3714      	adds	r7, #20
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop
 8007ba4:	40012c00 	.word	0x40012c00
 8007ba8:	40000400 	.word	0x40000400
 8007bac:	40000800 	.word	0x40000800
 8007bb0:	40000c00 	.word	0x40000c00
 8007bb4:	40013400 	.word	0x40013400
 8007bb8:	40014000 	.word	0x40014000
 8007bbc:	40014400 	.word	0x40014400
 8007bc0:	40014800 	.word	0x40014800

08007bc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bc4:	b480      	push	{r7}
 8007bc6:	b087      	sub	sp, #28
 8007bc8:	af00      	add	r7, sp, #0
 8007bca:	60f8      	str	r0, [r7, #12]
 8007bcc:	60b9      	str	r1, [r7, #8]
 8007bce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007bd0:	68fb      	ldr	r3, [r7, #12]
 8007bd2:	6a1b      	ldr	r3, [r3, #32]
 8007bd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	6a1b      	ldr	r3, [r3, #32]
 8007bda:	f023 0201 	bic.w	r2, r3, #1
 8007bde:	68fb      	ldr	r3, [r7, #12]
 8007be0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	699b      	ldr	r3, [r3, #24]
 8007be6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007be8:	693b      	ldr	r3, [r7, #16]
 8007bea:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007bee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007bf0:	687b      	ldr	r3, [r7, #4]
 8007bf2:	011b      	lsls	r3, r3, #4
 8007bf4:	693a      	ldr	r2, [r7, #16]
 8007bf6:	4313      	orrs	r3, r2
 8007bf8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007bfa:	697b      	ldr	r3, [r7, #20]
 8007bfc:	f023 030a 	bic.w	r3, r3, #10
 8007c00:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007c02:	697a      	ldr	r2, [r7, #20]
 8007c04:	68bb      	ldr	r3, [r7, #8]
 8007c06:	4313      	orrs	r3, r2
 8007c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	693a      	ldr	r2, [r7, #16]
 8007c0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	697a      	ldr	r2, [r7, #20]
 8007c14:	621a      	str	r2, [r3, #32]
}
 8007c16:	bf00      	nop
 8007c18:	371c      	adds	r7, #28
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr

08007c22 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007c22:	b480      	push	{r7}
 8007c24:	b087      	sub	sp, #28
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	60f8      	str	r0, [r7, #12]
 8007c2a:	60b9      	str	r1, [r7, #8]
 8007c2c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007c2e:	68fb      	ldr	r3, [r7, #12]
 8007c30:	6a1b      	ldr	r3, [r3, #32]
 8007c32:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007c34:	68fb      	ldr	r3, [r7, #12]
 8007c36:	6a1b      	ldr	r3, [r3, #32]
 8007c38:	f023 0210 	bic.w	r2, r3, #16
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	699b      	ldr	r3, [r3, #24]
 8007c44:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007c46:	693b      	ldr	r3, [r7, #16]
 8007c48:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007c4c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007c4e:	687b      	ldr	r3, [r7, #4]
 8007c50:	031b      	lsls	r3, r3, #12
 8007c52:	693a      	ldr	r2, [r7, #16]
 8007c54:	4313      	orrs	r3, r2
 8007c56:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007c58:	697b      	ldr	r3, [r7, #20]
 8007c5a:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007c5e:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c60:	68bb      	ldr	r3, [r7, #8]
 8007c62:	011b      	lsls	r3, r3, #4
 8007c64:	697a      	ldr	r2, [r7, #20]
 8007c66:	4313      	orrs	r3, r2
 8007c68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	693a      	ldr	r2, [r7, #16]
 8007c6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c70:	68fb      	ldr	r3, [r7, #12]
 8007c72:	697a      	ldr	r2, [r7, #20]
 8007c74:	621a      	str	r2, [r3, #32]
}
 8007c76:	bf00      	nop
 8007c78:	371c      	adds	r7, #28
 8007c7a:	46bd      	mov	sp, r7
 8007c7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c80:	4770      	bx	lr

08007c82 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c82:	b480      	push	{r7}
 8007c84:	b085      	sub	sp, #20
 8007c86:	af00      	add	r7, sp, #0
 8007c88:	6078      	str	r0, [r7, #4]
 8007c8a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	689b      	ldr	r3, [r3, #8]
 8007c90:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c92:	68fb      	ldr	r3, [r7, #12]
 8007c94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c98:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c9a:	683a      	ldr	r2, [r7, #0]
 8007c9c:	68fb      	ldr	r3, [r7, #12]
 8007c9e:	4313      	orrs	r3, r2
 8007ca0:	f043 0307 	orr.w	r3, r3, #7
 8007ca4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ca6:	687b      	ldr	r3, [r7, #4]
 8007ca8:	68fa      	ldr	r2, [r7, #12]
 8007caa:	609a      	str	r2, [r3, #8]
}
 8007cac:	bf00      	nop
 8007cae:	3714      	adds	r7, #20
 8007cb0:	46bd      	mov	sp, r7
 8007cb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cb6:	4770      	bx	lr

08007cb8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007cb8:	b480      	push	{r7}
 8007cba:	b087      	sub	sp, #28
 8007cbc:	af00      	add	r7, sp, #0
 8007cbe:	60f8      	str	r0, [r7, #12]
 8007cc0:	60b9      	str	r1, [r7, #8]
 8007cc2:	607a      	str	r2, [r7, #4]
 8007cc4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007cc6:	68fb      	ldr	r3, [r7, #12]
 8007cc8:	689b      	ldr	r3, [r3, #8]
 8007cca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007ccc:	697b      	ldr	r3, [r7, #20]
 8007cce:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007cd2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007cd4:	683b      	ldr	r3, [r7, #0]
 8007cd6:	021a      	lsls	r2, r3, #8
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	431a      	orrs	r2, r3
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	697a      	ldr	r2, [r7, #20]
 8007ce2:	4313      	orrs	r3, r2
 8007ce4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	697a      	ldr	r2, [r7, #20]
 8007cea:	609a      	str	r2, [r3, #8]
}
 8007cec:	bf00      	nop
 8007cee:	371c      	adds	r7, #28
 8007cf0:	46bd      	mov	sp, r7
 8007cf2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007cf6:	4770      	bx	lr

08007cf8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007cf8:	b480      	push	{r7}
 8007cfa:	b085      	sub	sp, #20
 8007cfc:	af00      	add	r7, sp, #0
 8007cfe:	6078      	str	r0, [r7, #4]
 8007d00:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007d02:	687b      	ldr	r3, [r7, #4]
 8007d04:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007d08:	2b01      	cmp	r3, #1
 8007d0a:	d101      	bne.n	8007d10 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007d0c:	2302      	movs	r3, #2
 8007d0e:	e068      	b.n	8007de2 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 8007d10:	687b      	ldr	r3, [r7, #4]
 8007d12:	2201      	movs	r2, #1
 8007d14:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	2202      	movs	r2, #2
 8007d1c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	685b      	ldr	r3, [r3, #4]
 8007d26:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	689b      	ldr	r3, [r3, #8]
 8007d2e:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a2e      	ldr	r2, [pc, #184]	@ (8007df0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d004      	beq.n	8007d44 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	4a2d      	ldr	r2, [pc, #180]	@ (8007df4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007d40:	4293      	cmp	r3, r2
 8007d42:	d108      	bne.n	8007d56 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007d4a:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007d4c:	683b      	ldr	r3, [r7, #0]
 8007d4e:	685b      	ldr	r3, [r3, #4]
 8007d50:	68fa      	ldr	r2, [r7, #12]
 8007d52:	4313      	orrs	r3, r2
 8007d54:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007d56:	68fb      	ldr	r3, [r7, #12]
 8007d58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007d5c:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007d5e:	683b      	ldr	r3, [r7, #0]
 8007d60:	681b      	ldr	r3, [r3, #0]
 8007d62:	68fa      	ldr	r2, [r7, #12]
 8007d64:	4313      	orrs	r3, r2
 8007d66:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007d68:	687b      	ldr	r3, [r7, #4]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	68fa      	ldr	r2, [r7, #12]
 8007d6e:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007d70:	687b      	ldr	r3, [r7, #4]
 8007d72:	681b      	ldr	r3, [r3, #0]
 8007d74:	4a1e      	ldr	r2, [pc, #120]	@ (8007df0 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007d76:	4293      	cmp	r3, r2
 8007d78:	d01d      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007d82:	d018      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	4a1b      	ldr	r2, [pc, #108]	@ (8007df8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007d8a:	4293      	cmp	r3, r2
 8007d8c:	d013      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007d8e:	687b      	ldr	r3, [r7, #4]
 8007d90:	681b      	ldr	r3, [r3, #0]
 8007d92:	4a1a      	ldr	r2, [pc, #104]	@ (8007dfc <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8007d94:	4293      	cmp	r3, r2
 8007d96:	d00e      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	681b      	ldr	r3, [r3, #0]
 8007d9c:	4a18      	ldr	r2, [pc, #96]	@ (8007e00 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8007d9e:	4293      	cmp	r3, r2
 8007da0:	d009      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007da2:	687b      	ldr	r3, [r7, #4]
 8007da4:	681b      	ldr	r3, [r3, #0]
 8007da6:	4a13      	ldr	r2, [pc, #76]	@ (8007df4 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007da8:	4293      	cmp	r3, r2
 8007daa:	d004      	beq.n	8007db6 <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	681b      	ldr	r3, [r3, #0]
 8007db0:	4a14      	ldr	r2, [pc, #80]	@ (8007e04 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d10c      	bne.n	8007dd0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007db6:	68bb      	ldr	r3, [r7, #8]
 8007db8:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007dbc:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007dbe:	683b      	ldr	r3, [r7, #0]
 8007dc0:	689b      	ldr	r3, [r3, #8]
 8007dc2:	68ba      	ldr	r2, [r7, #8]
 8007dc4:	4313      	orrs	r3, r2
 8007dc6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007dc8:	687b      	ldr	r3, [r7, #4]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	68ba      	ldr	r2, [r7, #8]
 8007dce:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	2201      	movs	r2, #1
 8007dd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007dd8:	687b      	ldr	r3, [r7, #4]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007de0:	2300      	movs	r3, #0
}
 8007de2:	4618      	mov	r0, r3
 8007de4:	3714      	adds	r7, #20
 8007de6:	46bd      	mov	sp, r7
 8007de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dec:	4770      	bx	lr
 8007dee:	bf00      	nop
 8007df0:	40012c00 	.word	0x40012c00
 8007df4:	40013400 	.word	0x40013400
 8007df8:	40000400 	.word	0x40000400
 8007dfc:	40000800 	.word	0x40000800
 8007e00:	40000c00 	.word	0x40000c00
 8007e04:	40014000 	.word	0x40014000

08007e08 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007e08:	b580      	push	{r7, lr}
 8007e0a:	b082      	sub	sp, #8
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d101      	bne.n	8007e1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e040      	b.n	8007e9c <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e1e:	2b00      	cmp	r3, #0
 8007e20:	d106      	bne.n	8007e30 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007e2a:	6878      	ldr	r0, [r7, #4]
 8007e2c:	f000 f83a 	bl	8007ea4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	2224      	movs	r2, #36	@ 0x24
 8007e34:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8007e36:	687b      	ldr	r3, [r7, #4]
 8007e38:	681b      	ldr	r3, [r3, #0]
 8007e3a:	681a      	ldr	r2, [r3, #0]
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	681b      	ldr	r3, [r3, #0]
 8007e40:	f022 0201 	bic.w	r2, r2, #1
 8007e44:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007e46:	687b      	ldr	r3, [r7, #4]
 8007e48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007e4a:	2b00      	cmp	r3, #0
 8007e4c:	d002      	beq.n	8007e54 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8007e4e:	6878      	ldr	r0, [r7, #4]
 8007e50:	f000 fb74 	bl	800853c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007e54:	6878      	ldr	r0, [r7, #4]
 8007e56:	f000 f8b9 	bl	8007fcc <UART_SetConfig>
 8007e5a:	4603      	mov	r3, r0
 8007e5c:	2b01      	cmp	r3, #1
 8007e5e:	d101      	bne.n	8007e64 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8007e60:	2301      	movs	r3, #1
 8007e62:	e01b      	b.n	8007e9c <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e64:	687b      	ldr	r3, [r7, #4]
 8007e66:	681b      	ldr	r3, [r3, #0]
 8007e68:	685a      	ldr	r2, [r3, #4]
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	681b      	ldr	r3, [r3, #0]
 8007e6e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007e72:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	689a      	ldr	r2, [r3, #8]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007e82:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	681b      	ldr	r3, [r3, #0]
 8007e8e:	f042 0201 	orr.w	r2, r2, #1
 8007e92:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007e94:	6878      	ldr	r0, [r7, #4]
 8007e96:	f000 fbf3 	bl	8008680 <UART_CheckIdleState>
 8007e9a:	4603      	mov	r3, r0
}
 8007e9c:	4618      	mov	r0, r3
 8007e9e:	3708      	adds	r7, #8
 8007ea0:	46bd      	mov	sp, r7
 8007ea2:	bd80      	pop	{r7, pc}

08007ea4 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8007ea4:	b480      	push	{r7}
 8007ea6:	b083      	sub	sp, #12
 8007ea8:	af00      	add	r7, sp, #0
 8007eaa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 8007eac:	bf00      	nop
 8007eae:	370c      	adds	r7, #12
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eb6:	4770      	bx	lr

08007eb8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007eb8:	b580      	push	{r7, lr}
 8007eba:	b08a      	sub	sp, #40	@ 0x28
 8007ebc:	af02      	add	r7, sp, #8
 8007ebe:	60f8      	str	r0, [r7, #12]
 8007ec0:	60b9      	str	r1, [r7, #8]
 8007ec2:	603b      	str	r3, [r7, #0]
 8007ec4:	4613      	mov	r3, r2
 8007ec6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007ecc:	2b20      	cmp	r3, #32
 8007ece:	d177      	bne.n	8007fc0 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8007ed0:	68bb      	ldr	r3, [r7, #8]
 8007ed2:	2b00      	cmp	r3, #0
 8007ed4:	d002      	beq.n	8007edc <HAL_UART_Transmit+0x24>
 8007ed6:	88fb      	ldrh	r3, [r7, #6]
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d101      	bne.n	8007ee0 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8007edc:	2301      	movs	r3, #1
 8007ede:	e070      	b.n	8007fc2 <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007ee0:	68fb      	ldr	r3, [r7, #12]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	2221      	movs	r2, #33	@ 0x21
 8007eec:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007eee:	f7fc f8c5 	bl	800407c <HAL_GetTick>
 8007ef2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007ef4:	68fb      	ldr	r3, [r7, #12]
 8007ef6:	88fa      	ldrh	r2, [r7, #6]
 8007ef8:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	88fa      	ldrh	r2, [r7, #6]
 8007f00:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	689b      	ldr	r3, [r3, #8]
 8007f08:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007f0c:	d108      	bne.n	8007f20 <HAL_UART_Transmit+0x68>
 8007f0e:	68fb      	ldr	r3, [r7, #12]
 8007f10:	691b      	ldr	r3, [r3, #16]
 8007f12:	2b00      	cmp	r3, #0
 8007f14:	d104      	bne.n	8007f20 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 8007f16:	2300      	movs	r3, #0
 8007f18:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007f1a:	68bb      	ldr	r3, [r7, #8]
 8007f1c:	61bb      	str	r3, [r7, #24]
 8007f1e:	e003      	b.n	8007f28 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8007f20:	68bb      	ldr	r3, [r7, #8]
 8007f22:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007f24:	2300      	movs	r3, #0
 8007f26:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007f28:	e02f      	b.n	8007f8a <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007f2a:	683b      	ldr	r3, [r7, #0]
 8007f2c:	9300      	str	r3, [sp, #0]
 8007f2e:	697b      	ldr	r3, [r7, #20]
 8007f30:	2200      	movs	r2, #0
 8007f32:	2180      	movs	r1, #128	@ 0x80
 8007f34:	68f8      	ldr	r0, [r7, #12]
 8007f36:	f000 fc4b 	bl	80087d0 <UART_WaitOnFlagUntilTimeout>
 8007f3a:	4603      	mov	r3, r0
 8007f3c:	2b00      	cmp	r3, #0
 8007f3e:	d004      	beq.n	8007f4a <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007f40:	68fb      	ldr	r3, [r7, #12]
 8007f42:	2220      	movs	r2, #32
 8007f44:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 8007f46:	2303      	movs	r3, #3
 8007f48:	e03b      	b.n	8007fc2 <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8007f4a:	69fb      	ldr	r3, [r7, #28]
 8007f4c:	2b00      	cmp	r3, #0
 8007f4e:	d10b      	bne.n	8007f68 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007f50:	69bb      	ldr	r3, [r7, #24]
 8007f52:	881a      	ldrh	r2, [r3, #0]
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f5c:	b292      	uxth	r2, r2
 8007f5e:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8007f60:	69bb      	ldr	r3, [r7, #24]
 8007f62:	3302      	adds	r3, #2
 8007f64:	61bb      	str	r3, [r7, #24]
 8007f66:	e007      	b.n	8007f78 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f68:	69fb      	ldr	r3, [r7, #28]
 8007f6a:	781a      	ldrb	r2, [r3, #0]
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	851a      	strh	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8007f72:	69fb      	ldr	r3, [r7, #28]
 8007f74:	3301      	adds	r3, #1
 8007f76:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f78:	68fb      	ldr	r3, [r7, #12]
 8007f7a:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007f7e:	b29b      	uxth	r3, r3
 8007f80:	3b01      	subs	r3, #1
 8007f82:	b29a      	uxth	r2, r3
 8007f84:	68fb      	ldr	r3, [r7, #12]
 8007f86:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8007f8a:	68fb      	ldr	r3, [r7, #12]
 8007f8c:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8007f90:	b29b      	uxth	r3, r3
 8007f92:	2b00      	cmp	r3, #0
 8007f94:	d1c9      	bne.n	8007f2a <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f96:	683b      	ldr	r3, [r7, #0]
 8007f98:	9300      	str	r3, [sp, #0]
 8007f9a:	697b      	ldr	r3, [r7, #20]
 8007f9c:	2200      	movs	r2, #0
 8007f9e:	2140      	movs	r1, #64	@ 0x40
 8007fa0:	68f8      	ldr	r0, [r7, #12]
 8007fa2:	f000 fc15 	bl	80087d0 <UART_WaitOnFlagUntilTimeout>
 8007fa6:	4603      	mov	r3, r0
 8007fa8:	2b00      	cmp	r3, #0
 8007faa:	d004      	beq.n	8007fb6 <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007fac:	68fb      	ldr	r3, [r7, #12]
 8007fae:	2220      	movs	r2, #32
 8007fb0:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 8007fb2:	2303      	movs	r3, #3
 8007fb4:	e005      	b.n	8007fc2 <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007fb6:	68fb      	ldr	r3, [r7, #12]
 8007fb8:	2220      	movs	r2, #32
 8007fba:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	e000      	b.n	8007fc2 <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8007fc0:	2302      	movs	r3, #2
  }
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	3720      	adds	r7, #32
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	bd80      	pop	{r7, pc}
	...

08007fcc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007fcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007fd0:	b08a      	sub	sp, #40	@ 0x28
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	60f8      	str	r0, [r7, #12]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8007fd6:	2300      	movs	r3, #0
 8007fd8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8007fdc:	68fb      	ldr	r3, [r7, #12]
 8007fde:	689a      	ldr	r2, [r3, #8]
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	691b      	ldr	r3, [r3, #16]
 8007fe4:	431a      	orrs	r2, r3
 8007fe6:	68fb      	ldr	r3, [r7, #12]
 8007fe8:	695b      	ldr	r3, [r3, #20]
 8007fea:	431a      	orrs	r2, r3
 8007fec:	68fb      	ldr	r3, [r7, #12]
 8007fee:	69db      	ldr	r3, [r3, #28]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	627b      	str	r3, [r7, #36]	@ 0x24
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8007ff4:	68fb      	ldr	r3, [r7, #12]
 8007ff6:	681b      	ldr	r3, [r3, #0]
 8007ff8:	681a      	ldr	r2, [r3, #0]
 8007ffa:	4ba4      	ldr	r3, [pc, #656]	@ (800828c <UART_SetConfig+0x2c0>)
 8007ffc:	4013      	ands	r3, r2
 8007ffe:	68fa      	ldr	r2, [r7, #12]
 8008000:	6812      	ldr	r2, [r2, #0]
 8008002:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008004:	430b      	orrs	r3, r1
 8008006:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008008:	68fb      	ldr	r3, [r7, #12]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	685b      	ldr	r3, [r3, #4]
 800800e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	68da      	ldr	r2, [r3, #12]
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	681b      	ldr	r3, [r3, #0]
 800801a:	430a      	orrs	r2, r1
 800801c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800801e:	68fb      	ldr	r3, [r7, #12]
 8008020:	699b      	ldr	r3, [r3, #24]
 8008022:	627b      	str	r3, [r7, #36]	@ 0x24

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008024:	68fb      	ldr	r3, [r7, #12]
 8008026:	681b      	ldr	r3, [r3, #0]
 8008028:	4a99      	ldr	r2, [pc, #612]	@ (8008290 <UART_SetConfig+0x2c4>)
 800802a:	4293      	cmp	r3, r2
 800802c:	d004      	beq.n	8008038 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800802e:	68fb      	ldr	r3, [r7, #12]
 8008030:	6a1b      	ldr	r3, [r3, #32]
 8008032:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008034:	4313      	orrs	r3, r2
 8008036:	627b      	str	r3, [r7, #36]	@ 0x24
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008038:	68fb      	ldr	r3, [r7, #12]
 800803a:	681b      	ldr	r3, [r3, #0]
 800803c:	689b      	ldr	r3, [r3, #8]
 800803e:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8008042:	68fb      	ldr	r3, [r7, #12]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008048:	430a      	orrs	r2, r1
 800804a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800804c:	68fb      	ldr	r3, [r7, #12]
 800804e:	681b      	ldr	r3, [r3, #0]
 8008050:	4a90      	ldr	r2, [pc, #576]	@ (8008294 <UART_SetConfig+0x2c8>)
 8008052:	4293      	cmp	r3, r2
 8008054:	d126      	bne.n	80080a4 <UART_SetConfig+0xd8>
 8008056:	4b90      	ldr	r3, [pc, #576]	@ (8008298 <UART_SetConfig+0x2cc>)
 8008058:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800805c:	f003 0303 	and.w	r3, r3, #3
 8008060:	2b03      	cmp	r3, #3
 8008062:	d81b      	bhi.n	800809c <UART_SetConfig+0xd0>
 8008064:	a201      	add	r2, pc, #4	@ (adr r2, 800806c <UART_SetConfig+0xa0>)
 8008066:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800806a:	bf00      	nop
 800806c:	0800807d 	.word	0x0800807d
 8008070:	0800808d 	.word	0x0800808d
 8008074:	08008085 	.word	0x08008085
 8008078:	08008095 	.word	0x08008095
 800807c:	2301      	movs	r3, #1
 800807e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008082:	e116      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008084:	2302      	movs	r3, #2
 8008086:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800808a:	e112      	b.n	80082b2 <UART_SetConfig+0x2e6>
 800808c:	2304      	movs	r3, #4
 800808e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008092:	e10e      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008094:	2308      	movs	r3, #8
 8008096:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800809a:	e10a      	b.n	80082b2 <UART_SetConfig+0x2e6>
 800809c:	2310      	movs	r3, #16
 800809e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80080a2:	e106      	b.n	80082b2 <UART_SetConfig+0x2e6>
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	4a7c      	ldr	r2, [pc, #496]	@ (800829c <UART_SetConfig+0x2d0>)
 80080aa:	4293      	cmp	r3, r2
 80080ac:	d138      	bne.n	8008120 <UART_SetConfig+0x154>
 80080ae:	4b7a      	ldr	r3, [pc, #488]	@ (8008298 <UART_SetConfig+0x2cc>)
 80080b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80080b4:	f003 030c 	and.w	r3, r3, #12
 80080b8:	2b0c      	cmp	r3, #12
 80080ba:	d82d      	bhi.n	8008118 <UART_SetConfig+0x14c>
 80080bc:	a201      	add	r2, pc, #4	@ (adr r2, 80080c4 <UART_SetConfig+0xf8>)
 80080be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80080c2:	bf00      	nop
 80080c4:	080080f9 	.word	0x080080f9
 80080c8:	08008119 	.word	0x08008119
 80080cc:	08008119 	.word	0x08008119
 80080d0:	08008119 	.word	0x08008119
 80080d4:	08008109 	.word	0x08008109
 80080d8:	08008119 	.word	0x08008119
 80080dc:	08008119 	.word	0x08008119
 80080e0:	08008119 	.word	0x08008119
 80080e4:	08008101 	.word	0x08008101
 80080e8:	08008119 	.word	0x08008119
 80080ec:	08008119 	.word	0x08008119
 80080f0:	08008119 	.word	0x08008119
 80080f4:	08008111 	.word	0x08008111
 80080f8:	2300      	movs	r3, #0
 80080fa:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80080fe:	e0d8      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008100:	2302      	movs	r3, #2
 8008102:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008106:	e0d4      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008108:	2304      	movs	r3, #4
 800810a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800810e:	e0d0      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008110:	2308      	movs	r3, #8
 8008112:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008116:	e0cc      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008118:	2310      	movs	r3, #16
 800811a:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800811e:	e0c8      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	4a5e      	ldr	r2, [pc, #376]	@ (80082a0 <UART_SetConfig+0x2d4>)
 8008126:	4293      	cmp	r3, r2
 8008128:	d125      	bne.n	8008176 <UART_SetConfig+0x1aa>
 800812a:	4b5b      	ldr	r3, [pc, #364]	@ (8008298 <UART_SetConfig+0x2cc>)
 800812c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008130:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008134:	2b30      	cmp	r3, #48	@ 0x30
 8008136:	d016      	beq.n	8008166 <UART_SetConfig+0x19a>
 8008138:	2b30      	cmp	r3, #48	@ 0x30
 800813a:	d818      	bhi.n	800816e <UART_SetConfig+0x1a2>
 800813c:	2b20      	cmp	r3, #32
 800813e:	d00a      	beq.n	8008156 <UART_SetConfig+0x18a>
 8008140:	2b20      	cmp	r3, #32
 8008142:	d814      	bhi.n	800816e <UART_SetConfig+0x1a2>
 8008144:	2b00      	cmp	r3, #0
 8008146:	d002      	beq.n	800814e <UART_SetConfig+0x182>
 8008148:	2b10      	cmp	r3, #16
 800814a:	d008      	beq.n	800815e <UART_SetConfig+0x192>
 800814c:	e00f      	b.n	800816e <UART_SetConfig+0x1a2>
 800814e:	2300      	movs	r3, #0
 8008150:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008154:	e0ad      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008156:	2302      	movs	r3, #2
 8008158:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800815c:	e0a9      	b.n	80082b2 <UART_SetConfig+0x2e6>
 800815e:	2304      	movs	r3, #4
 8008160:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008164:	e0a5      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008166:	2308      	movs	r3, #8
 8008168:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800816c:	e0a1      	b.n	80082b2 <UART_SetConfig+0x2e6>
 800816e:	2310      	movs	r3, #16
 8008170:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008174:	e09d      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008176:	68fb      	ldr	r3, [r7, #12]
 8008178:	681b      	ldr	r3, [r3, #0]
 800817a:	4a4a      	ldr	r2, [pc, #296]	@ (80082a4 <UART_SetConfig+0x2d8>)
 800817c:	4293      	cmp	r3, r2
 800817e:	d125      	bne.n	80081cc <UART_SetConfig+0x200>
 8008180:	4b45      	ldr	r3, [pc, #276]	@ (8008298 <UART_SetConfig+0x2cc>)
 8008182:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008186:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800818a:	2bc0      	cmp	r3, #192	@ 0xc0
 800818c:	d016      	beq.n	80081bc <UART_SetConfig+0x1f0>
 800818e:	2bc0      	cmp	r3, #192	@ 0xc0
 8008190:	d818      	bhi.n	80081c4 <UART_SetConfig+0x1f8>
 8008192:	2b80      	cmp	r3, #128	@ 0x80
 8008194:	d00a      	beq.n	80081ac <UART_SetConfig+0x1e0>
 8008196:	2b80      	cmp	r3, #128	@ 0x80
 8008198:	d814      	bhi.n	80081c4 <UART_SetConfig+0x1f8>
 800819a:	2b00      	cmp	r3, #0
 800819c:	d002      	beq.n	80081a4 <UART_SetConfig+0x1d8>
 800819e:	2b40      	cmp	r3, #64	@ 0x40
 80081a0:	d008      	beq.n	80081b4 <UART_SetConfig+0x1e8>
 80081a2:	e00f      	b.n	80081c4 <UART_SetConfig+0x1f8>
 80081a4:	2300      	movs	r3, #0
 80081a6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081aa:	e082      	b.n	80082b2 <UART_SetConfig+0x2e6>
 80081ac:	2302      	movs	r3, #2
 80081ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081b2:	e07e      	b.n	80082b2 <UART_SetConfig+0x2e6>
 80081b4:	2304      	movs	r3, #4
 80081b6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081ba:	e07a      	b.n	80082b2 <UART_SetConfig+0x2e6>
 80081bc:	2308      	movs	r3, #8
 80081be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081c2:	e076      	b.n	80082b2 <UART_SetConfig+0x2e6>
 80081c4:	2310      	movs	r3, #16
 80081c6:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80081ca:	e072      	b.n	80082b2 <UART_SetConfig+0x2e6>
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	681b      	ldr	r3, [r3, #0]
 80081d0:	4a35      	ldr	r2, [pc, #212]	@ (80082a8 <UART_SetConfig+0x2dc>)
 80081d2:	4293      	cmp	r3, r2
 80081d4:	d12a      	bne.n	800822c <UART_SetConfig+0x260>
 80081d6:	4b30      	ldr	r3, [pc, #192]	@ (8008298 <UART_SetConfig+0x2cc>)
 80081d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80081e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081e4:	d01a      	beq.n	800821c <UART_SetConfig+0x250>
 80081e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80081ea:	d81b      	bhi.n	8008224 <UART_SetConfig+0x258>
 80081ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081f0:	d00c      	beq.n	800820c <UART_SetConfig+0x240>
 80081f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081f6:	d815      	bhi.n	8008224 <UART_SetConfig+0x258>
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d003      	beq.n	8008204 <UART_SetConfig+0x238>
 80081fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008200:	d008      	beq.n	8008214 <UART_SetConfig+0x248>
 8008202:	e00f      	b.n	8008224 <UART_SetConfig+0x258>
 8008204:	2300      	movs	r3, #0
 8008206:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800820a:	e052      	b.n	80082b2 <UART_SetConfig+0x2e6>
 800820c:	2302      	movs	r3, #2
 800820e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008212:	e04e      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008214:	2304      	movs	r3, #4
 8008216:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800821a:	e04a      	b.n	80082b2 <UART_SetConfig+0x2e6>
 800821c:	2308      	movs	r3, #8
 800821e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008222:	e046      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008224:	2310      	movs	r3, #16
 8008226:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800822a:	e042      	b.n	80082b2 <UART_SetConfig+0x2e6>
 800822c:	68fb      	ldr	r3, [r7, #12]
 800822e:	681b      	ldr	r3, [r3, #0]
 8008230:	4a17      	ldr	r2, [pc, #92]	@ (8008290 <UART_SetConfig+0x2c4>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d13a      	bne.n	80082ac <UART_SetConfig+0x2e0>
 8008236:	4b18      	ldr	r3, [pc, #96]	@ (8008298 <UART_SetConfig+0x2cc>)
 8008238:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800823c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008240:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008244:	d01a      	beq.n	800827c <UART_SetConfig+0x2b0>
 8008246:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800824a:	d81b      	bhi.n	8008284 <UART_SetConfig+0x2b8>
 800824c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008250:	d00c      	beq.n	800826c <UART_SetConfig+0x2a0>
 8008252:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008256:	d815      	bhi.n	8008284 <UART_SetConfig+0x2b8>
 8008258:	2b00      	cmp	r3, #0
 800825a:	d003      	beq.n	8008264 <UART_SetConfig+0x298>
 800825c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008260:	d008      	beq.n	8008274 <UART_SetConfig+0x2a8>
 8008262:	e00f      	b.n	8008284 <UART_SetConfig+0x2b8>
 8008264:	2300      	movs	r3, #0
 8008266:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800826a:	e022      	b.n	80082b2 <UART_SetConfig+0x2e6>
 800826c:	2302      	movs	r3, #2
 800826e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008272:	e01e      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008274:	2304      	movs	r3, #4
 8008276:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800827a:	e01a      	b.n	80082b2 <UART_SetConfig+0x2e6>
 800827c:	2308      	movs	r3, #8
 800827e:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8008282:	e016      	b.n	80082b2 <UART_SetConfig+0x2e6>
 8008284:	2310      	movs	r3, #16
 8008286:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 800828a:	e012      	b.n	80082b2 <UART_SetConfig+0x2e6>
 800828c:	efff69f3 	.word	0xefff69f3
 8008290:	40008000 	.word	0x40008000
 8008294:	40013800 	.word	0x40013800
 8008298:	40021000 	.word	0x40021000
 800829c:	40004400 	.word	0x40004400
 80082a0:	40004800 	.word	0x40004800
 80082a4:	40004c00 	.word	0x40004c00
 80082a8:	40005000 	.word	0x40005000
 80082ac:	2310      	movs	r3, #16
 80082ae:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80082b2:	68fb      	ldr	r3, [r7, #12]
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	4a9f      	ldr	r2, [pc, #636]	@ (8008534 <UART_SetConfig+0x568>)
 80082b8:	4293      	cmp	r3, r2
 80082ba:	d17a      	bne.n	80083b2 <UART_SetConfig+0x3e6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80082bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80082c0:	2b08      	cmp	r3, #8
 80082c2:	d824      	bhi.n	800830e <UART_SetConfig+0x342>
 80082c4:	a201      	add	r2, pc, #4	@ (adr r2, 80082cc <UART_SetConfig+0x300>)
 80082c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80082ca:	bf00      	nop
 80082cc:	080082f1 	.word	0x080082f1
 80082d0:	0800830f 	.word	0x0800830f
 80082d4:	080082f9 	.word	0x080082f9
 80082d8:	0800830f 	.word	0x0800830f
 80082dc:	080082ff 	.word	0x080082ff
 80082e0:	0800830f 	.word	0x0800830f
 80082e4:	0800830f 	.word	0x0800830f
 80082e8:	0800830f 	.word	0x0800830f
 80082ec:	08008307 	.word	0x08008307
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80082f0:	f7fd fffc 	bl	80062ec <HAL_RCC_GetPCLK1Freq>
 80082f4:	61f8      	str	r0, [r7, #28]
        break;
 80082f6:	e010      	b.n	800831a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80082f8:	4b8f      	ldr	r3, [pc, #572]	@ (8008538 <UART_SetConfig+0x56c>)
 80082fa:	61fb      	str	r3, [r7, #28]
        break;
 80082fc:	e00d      	b.n	800831a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80082fe:	f7fd ff5d 	bl	80061bc <HAL_RCC_GetSysClockFreq>
 8008302:	61f8      	str	r0, [r7, #28]
        break;
 8008304:	e009      	b.n	800831a <UART_SetConfig+0x34e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008306:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800830a:	61fb      	str	r3, [r7, #28]
        break;
 800830c:	e005      	b.n	800831a <UART_SetConfig+0x34e>
      default:
        pclk = 0U;
 800830e:	2300      	movs	r3, #0
 8008310:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 8008312:	2301      	movs	r3, #1
 8008314:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008318:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800831a:	69fb      	ldr	r3, [r7, #28]
 800831c:	2b00      	cmp	r3, #0
 800831e:	f000 80fb 	beq.w	8008518 <UART_SetConfig+0x54c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008322:	68fb      	ldr	r3, [r7, #12]
 8008324:	685a      	ldr	r2, [r3, #4]
 8008326:	4613      	mov	r3, r2
 8008328:	005b      	lsls	r3, r3, #1
 800832a:	4413      	add	r3, r2
 800832c:	69fa      	ldr	r2, [r7, #28]
 800832e:	429a      	cmp	r2, r3
 8008330:	d305      	bcc.n	800833e <UART_SetConfig+0x372>
          (pclk > (4096U * huart->Init.BaudRate)))
 8008332:	68fb      	ldr	r3, [r7, #12]
 8008334:	685b      	ldr	r3, [r3, #4]
 8008336:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 8008338:	69fa      	ldr	r2, [r7, #28]
 800833a:	429a      	cmp	r2, r3
 800833c:	d903      	bls.n	8008346 <UART_SetConfig+0x37a>
      {
        ret = HAL_ERROR;
 800833e:	2301      	movs	r3, #1
 8008340:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008344:	e0e8      	b.n	8008518 <UART_SetConfig+0x54c>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8008346:	69fb      	ldr	r3, [r7, #28]
 8008348:	2200      	movs	r2, #0
 800834a:	461c      	mov	r4, r3
 800834c:	4615      	mov	r5, r2
 800834e:	f04f 0200 	mov.w	r2, #0
 8008352:	f04f 0300 	mov.w	r3, #0
 8008356:	022b      	lsls	r3, r5, #8
 8008358:	ea43 6314 	orr.w	r3, r3, r4, lsr #24
 800835c:	0222      	lsls	r2, r4, #8
 800835e:	68f9      	ldr	r1, [r7, #12]
 8008360:	6849      	ldr	r1, [r1, #4]
 8008362:	0849      	lsrs	r1, r1, #1
 8008364:	2000      	movs	r0, #0
 8008366:	4688      	mov	r8, r1
 8008368:	4681      	mov	r9, r0
 800836a:	eb12 0a08 	adds.w	sl, r2, r8
 800836e:	eb43 0b09 	adc.w	fp, r3, r9
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	685b      	ldr	r3, [r3, #4]
 8008376:	2200      	movs	r2, #0
 8008378:	603b      	str	r3, [r7, #0]
 800837a:	607a      	str	r2, [r7, #4]
 800837c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008380:	4650      	mov	r0, sl
 8008382:	4659      	mov	r1, fp
 8008384:	f7f8 fc60 	bl	8000c48 <__aeabi_uldivmod>
 8008388:	4602      	mov	r2, r0
 800838a:	460b      	mov	r3, r1
 800838c:	4613      	mov	r3, r2
 800838e:	61bb      	str	r3, [r7, #24]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008390:	69bb      	ldr	r3, [r7, #24]
 8008392:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008396:	d308      	bcc.n	80083aa <UART_SetConfig+0x3de>
 8008398:	69bb      	ldr	r3, [r7, #24]
 800839a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800839e:	d204      	bcs.n	80083aa <UART_SetConfig+0x3de>
        {
          huart->Instance->BRR = usartdiv;
 80083a0:	68fb      	ldr	r3, [r7, #12]
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	69ba      	ldr	r2, [r7, #24]
 80083a6:	60da      	str	r2, [r3, #12]
 80083a8:	e0b6      	b.n	8008518 <UART_SetConfig+0x54c>
        }
        else
        {
          ret = HAL_ERROR;
 80083aa:	2301      	movs	r3, #1
 80083ac:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 80083b0:	e0b2      	b.n	8008518 <UART_SetConfig+0x54c>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80083b2:	68fb      	ldr	r3, [r7, #12]
 80083b4:	69db      	ldr	r3, [r3, #28]
 80083b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80083ba:	d15e      	bne.n	800847a <UART_SetConfig+0x4ae>
  {
    switch (clocksource)
 80083bc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80083c0:	2b08      	cmp	r3, #8
 80083c2:	d828      	bhi.n	8008416 <UART_SetConfig+0x44a>
 80083c4:	a201      	add	r2, pc, #4	@ (adr r2, 80083cc <UART_SetConfig+0x400>)
 80083c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80083ca:	bf00      	nop
 80083cc:	080083f1 	.word	0x080083f1
 80083d0:	080083f9 	.word	0x080083f9
 80083d4:	08008401 	.word	0x08008401
 80083d8:	08008417 	.word	0x08008417
 80083dc:	08008407 	.word	0x08008407
 80083e0:	08008417 	.word	0x08008417
 80083e4:	08008417 	.word	0x08008417
 80083e8:	08008417 	.word	0x08008417
 80083ec:	0800840f 	.word	0x0800840f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80083f0:	f7fd ff7c 	bl	80062ec <HAL_RCC_GetPCLK1Freq>
 80083f4:	61f8      	str	r0, [r7, #28]
        break;
 80083f6:	e014      	b.n	8008422 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80083f8:	f7fd ff8e 	bl	8006318 <HAL_RCC_GetPCLK2Freq>
 80083fc:	61f8      	str	r0, [r7, #28]
        break;
 80083fe:	e010      	b.n	8008422 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008400:	4b4d      	ldr	r3, [pc, #308]	@ (8008538 <UART_SetConfig+0x56c>)
 8008402:	61fb      	str	r3, [r7, #28]
        break;
 8008404:	e00d      	b.n	8008422 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008406:	f7fd fed9 	bl	80061bc <HAL_RCC_GetSysClockFreq>
 800840a:	61f8      	str	r0, [r7, #28]
        break;
 800840c:	e009      	b.n	8008422 <UART_SetConfig+0x456>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800840e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008412:	61fb      	str	r3, [r7, #28]
        break;
 8008414:	e005      	b.n	8008422 <UART_SetConfig+0x456>
      default:
        pclk = 0U;
 8008416:	2300      	movs	r3, #0
 8008418:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 800841a:	2301      	movs	r3, #1
 800841c:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 8008420:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008422:	69fb      	ldr	r3, [r7, #28]
 8008424:	2b00      	cmp	r3, #0
 8008426:	d077      	beq.n	8008518 <UART_SetConfig+0x54c>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8008428:	69fb      	ldr	r3, [r7, #28]
 800842a:	005a      	lsls	r2, r3, #1
 800842c:	68fb      	ldr	r3, [r7, #12]
 800842e:	685b      	ldr	r3, [r3, #4]
 8008430:	085b      	lsrs	r3, r3, #1
 8008432:	441a      	add	r2, r3
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	685b      	ldr	r3, [r3, #4]
 8008438:	fbb2 f3f3 	udiv	r3, r2, r3
 800843c:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800843e:	69bb      	ldr	r3, [r7, #24]
 8008440:	2b0f      	cmp	r3, #15
 8008442:	d916      	bls.n	8008472 <UART_SetConfig+0x4a6>
 8008444:	69bb      	ldr	r3, [r7, #24]
 8008446:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800844a:	d212      	bcs.n	8008472 <UART_SetConfig+0x4a6>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800844c:	69bb      	ldr	r3, [r7, #24]
 800844e:	b29b      	uxth	r3, r3
 8008450:	f023 030f 	bic.w	r3, r3, #15
 8008454:	82fb      	strh	r3, [r7, #22]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008456:	69bb      	ldr	r3, [r7, #24]
 8008458:	085b      	lsrs	r3, r3, #1
 800845a:	b29b      	uxth	r3, r3
 800845c:	f003 0307 	and.w	r3, r3, #7
 8008460:	b29a      	uxth	r2, r3
 8008462:	8afb      	ldrh	r3, [r7, #22]
 8008464:	4313      	orrs	r3, r2
 8008466:	82fb      	strh	r3, [r7, #22]
        huart->Instance->BRR = brrtemp;
 8008468:	68fb      	ldr	r3, [r7, #12]
 800846a:	681b      	ldr	r3, [r3, #0]
 800846c:	8afa      	ldrh	r2, [r7, #22]
 800846e:	60da      	str	r2, [r3, #12]
 8008470:	e052      	b.n	8008518 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008472:	2301      	movs	r3, #1
 8008474:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
 8008478:	e04e      	b.n	8008518 <UART_SetConfig+0x54c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800847a:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 800847e:	2b08      	cmp	r3, #8
 8008480:	d827      	bhi.n	80084d2 <UART_SetConfig+0x506>
 8008482:	a201      	add	r2, pc, #4	@ (adr r2, 8008488 <UART_SetConfig+0x4bc>)
 8008484:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008488:	080084ad 	.word	0x080084ad
 800848c:	080084b5 	.word	0x080084b5
 8008490:	080084bd 	.word	0x080084bd
 8008494:	080084d3 	.word	0x080084d3
 8008498:	080084c3 	.word	0x080084c3
 800849c:	080084d3 	.word	0x080084d3
 80084a0:	080084d3 	.word	0x080084d3
 80084a4:	080084d3 	.word	0x080084d3
 80084a8:	080084cb 	.word	0x080084cb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084ac:	f7fd ff1e 	bl	80062ec <HAL_RCC_GetPCLK1Freq>
 80084b0:	61f8      	str	r0, [r7, #28]
        break;
 80084b2:	e014      	b.n	80084de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80084b4:	f7fd ff30 	bl	8006318 <HAL_RCC_GetPCLK2Freq>
 80084b8:	61f8      	str	r0, [r7, #28]
        break;
 80084ba:	e010      	b.n	80084de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80084bc:	4b1e      	ldr	r3, [pc, #120]	@ (8008538 <UART_SetConfig+0x56c>)
 80084be:	61fb      	str	r3, [r7, #28]
        break;
 80084c0:	e00d      	b.n	80084de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80084c2:	f7fd fe7b 	bl	80061bc <HAL_RCC_GetSysClockFreq>
 80084c6:	61f8      	str	r0, [r7, #28]
        break;
 80084c8:	e009      	b.n	80084de <UART_SetConfig+0x512>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80084ca:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80084ce:	61fb      	str	r3, [r7, #28]
        break;
 80084d0:	e005      	b.n	80084de <UART_SetConfig+0x512>
      default:
        pclk = 0U;
 80084d2:	2300      	movs	r3, #0
 80084d4:	61fb      	str	r3, [r7, #28]
        ret = HAL_ERROR;
 80084d6:	2301      	movs	r3, #1
 80084d8:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
        break;
 80084dc:	bf00      	nop
    }

    if (pclk != 0U)
 80084de:	69fb      	ldr	r3, [r7, #28]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d019      	beq.n	8008518 <UART_SetConfig+0x54c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80084e4:	68fb      	ldr	r3, [r7, #12]
 80084e6:	685b      	ldr	r3, [r3, #4]
 80084e8:	085a      	lsrs	r2, r3, #1
 80084ea:	69fb      	ldr	r3, [r7, #28]
 80084ec:	441a      	add	r2, r3
 80084ee:	68fb      	ldr	r3, [r7, #12]
 80084f0:	685b      	ldr	r3, [r3, #4]
 80084f2:	fbb2 f3f3 	udiv	r3, r2, r3
 80084f6:	61bb      	str	r3, [r7, #24]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80084f8:	69bb      	ldr	r3, [r7, #24]
 80084fa:	2b0f      	cmp	r3, #15
 80084fc:	d909      	bls.n	8008512 <UART_SetConfig+0x546>
 80084fe:	69bb      	ldr	r3, [r7, #24]
 8008500:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008504:	d205      	bcs.n	8008512 <UART_SetConfig+0x546>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8008506:	69bb      	ldr	r3, [r7, #24]
 8008508:	b29a      	uxth	r2, r3
 800850a:	68fb      	ldr	r3, [r7, #12]
 800850c:	681b      	ldr	r3, [r3, #0]
 800850e:	60da      	str	r2, [r3, #12]
 8008510:	e002      	b.n	8008518 <UART_SetConfig+0x54c>
      }
      else
      {
        ret = HAL_ERROR;
 8008512:	2301      	movs	r3, #1
 8008514:	f887 3022 	strb.w	r3, [r7, #34]	@ 0x22
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008518:	68fb      	ldr	r3, [r7, #12]
 800851a:	2200      	movs	r2, #0
 800851c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800851e:	68fb      	ldr	r3, [r7, #12]
 8008520:	2200      	movs	r2, #0
 8008522:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8008524:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
}
 8008528:	4618      	mov	r0, r3
 800852a:	3728      	adds	r7, #40	@ 0x28
 800852c:	46bd      	mov	sp, r7
 800852e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008532:	bf00      	nop
 8008534:	40008000 	.word	0x40008000
 8008538:	00f42400 	.word	0x00f42400

0800853c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800853c:	b480      	push	{r7}
 800853e:	b083      	sub	sp, #12
 8008540:	af00      	add	r7, sp, #0
 8008542:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008544:	687b      	ldr	r3, [r7, #4]
 8008546:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008548:	f003 0308 	and.w	r3, r3, #8
 800854c:	2b00      	cmp	r3, #0
 800854e:	d00a      	beq.n	8008566 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008550:	687b      	ldr	r3, [r7, #4]
 8008552:	681b      	ldr	r3, [r3, #0]
 8008554:	685b      	ldr	r3, [r3, #4]
 8008556:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800855a:	687b      	ldr	r3, [r7, #4]
 800855c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800855e:	687b      	ldr	r3, [r7, #4]
 8008560:	681b      	ldr	r3, [r3, #0]
 8008562:	430a      	orrs	r2, r1
 8008564:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800856a:	f003 0301 	and.w	r3, r3, #1
 800856e:	2b00      	cmp	r3, #0
 8008570:	d00a      	beq.n	8008588 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	681b      	ldr	r3, [r3, #0]
 8008576:	685b      	ldr	r3, [r3, #4]
 8008578:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8008580:	687b      	ldr	r3, [r7, #4]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	430a      	orrs	r2, r1
 8008586:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008588:	687b      	ldr	r3, [r7, #4]
 800858a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800858c:	f003 0302 	and.w	r3, r3, #2
 8008590:	2b00      	cmp	r3, #0
 8008592:	d00a      	beq.n	80085aa <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	681b      	ldr	r3, [r3, #0]
 8008598:	685b      	ldr	r3, [r3, #4]
 800859a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800859e:	687b      	ldr	r3, [r7, #4]
 80085a0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80085a2:	687b      	ldr	r3, [r7, #4]
 80085a4:	681b      	ldr	r3, [r3, #0]
 80085a6:	430a      	orrs	r2, r1
 80085a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80085aa:	687b      	ldr	r3, [r7, #4]
 80085ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085ae:	f003 0304 	and.w	r3, r3, #4
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d00a      	beq.n	80085cc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80085b6:	687b      	ldr	r3, [r7, #4]
 80085b8:	681b      	ldr	r3, [r3, #0]
 80085ba:	685b      	ldr	r3, [r3, #4]
 80085bc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80085c0:	687b      	ldr	r3, [r7, #4]
 80085c2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80085c4:	687b      	ldr	r3, [r7, #4]
 80085c6:	681b      	ldr	r3, [r3, #0]
 80085c8:	430a      	orrs	r2, r1
 80085ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80085cc:	687b      	ldr	r3, [r7, #4]
 80085ce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085d0:	f003 0310 	and.w	r3, r3, #16
 80085d4:	2b00      	cmp	r3, #0
 80085d6:	d00a      	beq.n	80085ee <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80085d8:	687b      	ldr	r3, [r7, #4]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	689b      	ldr	r3, [r3, #8]
 80085de:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80085e6:	687b      	ldr	r3, [r7, #4]
 80085e8:	681b      	ldr	r3, [r3, #0]
 80085ea:	430a      	orrs	r2, r1
 80085ec:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80085ee:	687b      	ldr	r3, [r7, #4]
 80085f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085f2:	f003 0320 	and.w	r3, r3, #32
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d00a      	beq.n	8008610 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80085fa:	687b      	ldr	r3, [r7, #4]
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	689b      	ldr	r3, [r3, #8]
 8008600:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008604:	687b      	ldr	r3, [r7, #4]
 8008606:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	430a      	orrs	r2, r1
 800860e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008614:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008618:	2b00      	cmp	r3, #0
 800861a:	d01a      	beq.n	8008652 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	681b      	ldr	r3, [r3, #0]
 8008620:	685b      	ldr	r3, [r3, #4]
 8008622:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800862a:	687b      	ldr	r3, [r7, #4]
 800862c:	681b      	ldr	r3, [r3, #0]
 800862e:	430a      	orrs	r2, r1
 8008630:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008636:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800863a:	d10a      	bne.n	8008652 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800863c:	687b      	ldr	r3, [r7, #4]
 800863e:	681b      	ldr	r3, [r3, #0]
 8008640:	685b      	ldr	r3, [r3, #4]
 8008642:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	430a      	orrs	r2, r1
 8008650:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008652:	687b      	ldr	r3, [r7, #4]
 8008654:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008656:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800865a:	2b00      	cmp	r3, #0
 800865c:	d00a      	beq.n	8008674 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	685b      	ldr	r3, [r3, #4]
 8008664:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	681b      	ldr	r3, [r3, #0]
 8008670:	430a      	orrs	r2, r1
 8008672:	605a      	str	r2, [r3, #4]
  }
}
 8008674:	bf00      	nop
 8008676:	370c      	adds	r7, #12
 8008678:	46bd      	mov	sp, r7
 800867a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800867e:	4770      	bx	lr

08008680 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008680:	b580      	push	{r7, lr}
 8008682:	b098      	sub	sp, #96	@ 0x60
 8008684:	af02      	add	r7, sp, #8
 8008686:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008688:	687b      	ldr	r3, [r7, #4]
 800868a:	2200      	movs	r2, #0
 800868c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008690:	f7fb fcf4 	bl	800407c <HAL_GetTick>
 8008694:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008696:	687b      	ldr	r3, [r7, #4]
 8008698:	681b      	ldr	r3, [r3, #0]
 800869a:	681b      	ldr	r3, [r3, #0]
 800869c:	f003 0308 	and.w	r3, r3, #8
 80086a0:	2b08      	cmp	r3, #8
 80086a2:	d12e      	bne.n	8008702 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80086a4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80086a8:	9300      	str	r3, [sp, #0]
 80086aa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80086ac:	2200      	movs	r2, #0
 80086ae:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80086b2:	6878      	ldr	r0, [r7, #4]
 80086b4:	f000 f88c 	bl	80087d0 <UART_WaitOnFlagUntilTimeout>
 80086b8:	4603      	mov	r3, r0
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	d021      	beq.n	8008702 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681b      	ldr	r3, [r3, #0]
 80086c2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086c6:	e853 3f00 	ldrex	r3, [r3]
 80086ca:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80086cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80086ce:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80086d2:	653b      	str	r3, [r7, #80]	@ 0x50
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	681b      	ldr	r3, [r3, #0]
 80086d8:	461a      	mov	r2, r3
 80086da:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80086dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80086de:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086e0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80086e2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80086e4:	e841 2300 	strex	r3, r2, [r1]
 80086e8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80086ea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d1e6      	bne.n	80086be <UART_CheckIdleState+0x3e>
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	2220      	movs	r2, #32
 80086f4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 80086f6:	687b      	ldr	r3, [r7, #4]
 80086f8:	2200      	movs	r2, #0
 80086fa:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80086fe:	2303      	movs	r3, #3
 8008700:	e062      	b.n	80087c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	f003 0304 	and.w	r3, r3, #4
 800870c:	2b04      	cmp	r3, #4
 800870e:	d149      	bne.n	80087a4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008710:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8008714:	9300      	str	r3, [sp, #0]
 8008716:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8008718:	2200      	movs	r2, #0
 800871a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800871e:	6878      	ldr	r0, [r7, #4]
 8008720:	f000 f856 	bl	80087d0 <UART_WaitOnFlagUntilTimeout>
 8008724:	4603      	mov	r3, r0
 8008726:	2b00      	cmp	r3, #0
 8008728:	d03c      	beq.n	80087a4 <UART_CheckIdleState+0x124>
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	681b      	ldr	r3, [r3, #0]
 800872e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008732:	e853 3f00 	ldrex	r3, [r3]
 8008736:	623b      	str	r3, [r7, #32]
   return(result);
 8008738:	6a3b      	ldr	r3, [r7, #32]
 800873a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800873e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	461a      	mov	r2, r3
 8008746:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008748:	633b      	str	r3, [r7, #48]	@ 0x30
 800874a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800874c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800874e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008750:	e841 2300 	strex	r3, r2, [r1]
 8008754:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008756:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008758:	2b00      	cmp	r3, #0
 800875a:	d1e6      	bne.n	800872a <UART_CheckIdleState+0xaa>
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	681b      	ldr	r3, [r3, #0]
 8008760:	3308      	adds	r3, #8
 8008762:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008764:	693b      	ldr	r3, [r7, #16]
 8008766:	e853 3f00 	ldrex	r3, [r3]
 800876a:	60fb      	str	r3, [r7, #12]
   return(result);
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	f023 0301 	bic.w	r3, r3, #1
 8008772:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008774:	687b      	ldr	r3, [r7, #4]
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	3308      	adds	r3, #8
 800877a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800877c:	61fa      	str	r2, [r7, #28]
 800877e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008780:	69b9      	ldr	r1, [r7, #24]
 8008782:	69fa      	ldr	r2, [r7, #28]
 8008784:	e841 2300 	strex	r3, r2, [r1]
 8008788:	617b      	str	r3, [r7, #20]
   return(result);
 800878a:	697b      	ldr	r3, [r7, #20]
 800878c:	2b00      	cmp	r3, #0
 800878e:	d1e5      	bne.n	800875c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	2220      	movs	r2, #32
 8008794:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	2200      	movs	r2, #0
 800879c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80087a0:	2303      	movs	r3, #3
 80087a2:	e011      	b.n	80087c8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80087a4:	687b      	ldr	r3, [r7, #4]
 80087a6:	2220      	movs	r2, #32
 80087a8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	2220      	movs	r2, #32
 80087ae:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	2200      	movs	r2, #0
 80087b6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	2200      	movs	r2, #0
 80087bc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80087be:	687b      	ldr	r3, [r7, #4]
 80087c0:	2200      	movs	r2, #0
 80087c2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80087c6:	2300      	movs	r3, #0
}
 80087c8:	4618      	mov	r0, r3
 80087ca:	3758      	adds	r7, #88	@ 0x58
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}

080087d0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b084      	sub	sp, #16
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	60f8      	str	r0, [r7, #12]
 80087d8:	60b9      	str	r1, [r7, #8]
 80087da:	603b      	str	r3, [r7, #0]
 80087dc:	4613      	mov	r3, r2
 80087de:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80087e0:	e04f      	b.n	8008882 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80087e2:	69bb      	ldr	r3, [r7, #24]
 80087e4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80087e8:	d04b      	beq.n	8008882 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80087ea:	f7fb fc47 	bl	800407c <HAL_GetTick>
 80087ee:	4602      	mov	r2, r0
 80087f0:	683b      	ldr	r3, [r7, #0]
 80087f2:	1ad3      	subs	r3, r2, r3
 80087f4:	69ba      	ldr	r2, [r7, #24]
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d302      	bcc.n	8008800 <UART_WaitOnFlagUntilTimeout+0x30>
 80087fa:	69bb      	ldr	r3, [r7, #24]
 80087fc:	2b00      	cmp	r3, #0
 80087fe:	d101      	bne.n	8008804 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008800:	2303      	movs	r3, #3
 8008802:	e04e      	b.n	80088a2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	681b      	ldr	r3, [r3, #0]
 800880a:	f003 0304 	and.w	r3, r3, #4
 800880e:	2b00      	cmp	r3, #0
 8008810:	d037      	beq.n	8008882 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008812:	68bb      	ldr	r3, [r7, #8]
 8008814:	2b80      	cmp	r3, #128	@ 0x80
 8008816:	d034      	beq.n	8008882 <UART_WaitOnFlagUntilTimeout+0xb2>
 8008818:	68bb      	ldr	r3, [r7, #8]
 800881a:	2b40      	cmp	r3, #64	@ 0x40
 800881c:	d031      	beq.n	8008882 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800881e:	68fb      	ldr	r3, [r7, #12]
 8008820:	681b      	ldr	r3, [r3, #0]
 8008822:	69db      	ldr	r3, [r3, #28]
 8008824:	f003 0308 	and.w	r3, r3, #8
 8008828:	2b08      	cmp	r3, #8
 800882a:	d110      	bne.n	800884e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800882c:	68fb      	ldr	r3, [r7, #12]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	2208      	movs	r2, #8
 8008832:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008834:	68f8      	ldr	r0, [r7, #12]
 8008836:	f000 f838 	bl	80088aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800883a:	68fb      	ldr	r3, [r7, #12]
 800883c:	2208      	movs	r2, #8
 800883e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2200      	movs	r2, #0
 8008846:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800884a:	2301      	movs	r3, #1
 800884c:	e029      	b.n	80088a2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800884e:	68fb      	ldr	r3, [r7, #12]
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	69db      	ldr	r3, [r3, #28]
 8008854:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008858:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800885c:	d111      	bne.n	8008882 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800885e:	68fb      	ldr	r3, [r7, #12]
 8008860:	681b      	ldr	r3, [r3, #0]
 8008862:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008866:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8008868:	68f8      	ldr	r0, [r7, #12]
 800886a:	f000 f81e 	bl	80088aa <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800886e:	68fb      	ldr	r3, [r7, #12]
 8008870:	2220      	movs	r2, #32
 8008872:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	2200      	movs	r2, #0
 800887a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800887e:	2303      	movs	r3, #3
 8008880:	e00f      	b.n	80088a2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008882:	68fb      	ldr	r3, [r7, #12]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	69da      	ldr	r2, [r3, #28]
 8008888:	68bb      	ldr	r3, [r7, #8]
 800888a:	4013      	ands	r3, r2
 800888c:	68ba      	ldr	r2, [r7, #8]
 800888e:	429a      	cmp	r2, r3
 8008890:	bf0c      	ite	eq
 8008892:	2301      	moveq	r3, #1
 8008894:	2300      	movne	r3, #0
 8008896:	b2db      	uxtb	r3, r3
 8008898:	461a      	mov	r2, r3
 800889a:	79fb      	ldrb	r3, [r7, #7]
 800889c:	429a      	cmp	r2, r3
 800889e:	d0a0      	beq.n	80087e2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80088a0:	2300      	movs	r3, #0
}
 80088a2:	4618      	mov	r0, r3
 80088a4:	3710      	adds	r7, #16
 80088a6:	46bd      	mov	sp, r7
 80088a8:	bd80      	pop	{r7, pc}

080088aa <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80088aa:	b480      	push	{r7}
 80088ac:	b095      	sub	sp, #84	@ 0x54
 80088ae:	af00      	add	r7, sp, #0
 80088b0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80088b2:	687b      	ldr	r3, [r7, #4]
 80088b4:	681b      	ldr	r3, [r3, #0]
 80088b6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088b8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80088ba:	e853 3f00 	ldrex	r3, [r3]
 80088be:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80088c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80088c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	681b      	ldr	r3, [r3, #0]
 80088cc:	461a      	mov	r2, r3
 80088ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80088d0:	643b      	str	r3, [r7, #64]	@ 0x40
 80088d2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80088d6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80088d8:	e841 2300 	strex	r3, r2, [r1]
 80088dc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80088de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80088e0:	2b00      	cmp	r3, #0
 80088e2:	d1e6      	bne.n	80088b2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80088e4:	687b      	ldr	r3, [r7, #4]
 80088e6:	681b      	ldr	r3, [r3, #0]
 80088e8:	3308      	adds	r3, #8
 80088ea:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ec:	6a3b      	ldr	r3, [r7, #32]
 80088ee:	e853 3f00 	ldrex	r3, [r3]
 80088f2:	61fb      	str	r3, [r7, #28]
   return(result);
 80088f4:	69fb      	ldr	r3, [r7, #28]
 80088f6:	f023 0301 	bic.w	r3, r3, #1
 80088fa:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	3308      	adds	r3, #8
 8008902:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008904:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008906:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008908:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800890a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800890c:	e841 2300 	strex	r3, r2, [r1]
 8008910:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008912:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008914:	2b00      	cmp	r3, #0
 8008916:	d1e5      	bne.n	80088e4 <UART_EndRxTransfer+0x3a>
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008918:	687b      	ldr	r3, [r7, #4]
 800891a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800891c:	2b01      	cmp	r3, #1
 800891e:	d118      	bne.n	8008952 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	e853 3f00 	ldrex	r3, [r3]
 800892c:	60bb      	str	r3, [r7, #8]
   return(result);
 800892e:	68bb      	ldr	r3, [r7, #8]
 8008930:	f023 0310 	bic.w	r3, r3, #16
 8008934:	647b      	str	r3, [r7, #68]	@ 0x44
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	461a      	mov	r2, r3
 800893c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800893e:	61bb      	str	r3, [r7, #24]
 8008940:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008942:	6979      	ldr	r1, [r7, #20]
 8008944:	69ba      	ldr	r2, [r7, #24]
 8008946:	e841 2300 	strex	r3, r2, [r1]
 800894a:	613b      	str	r3, [r7, #16]
   return(result);
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	2b00      	cmp	r3, #0
 8008950:	d1e6      	bne.n	8008920 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008952:	687b      	ldr	r3, [r7, #4]
 8008954:	2220      	movs	r2, #32
 8008956:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800895a:	687b      	ldr	r3, [r7, #4]
 800895c:	2200      	movs	r2, #0
 800895e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008960:	687b      	ldr	r3, [r7, #4]
 8008962:	2200      	movs	r2, #0
 8008964:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8008966:	bf00      	nop
 8008968:	3754      	adds	r7, #84	@ 0x54
 800896a:	46bd      	mov	sp, r7
 800896c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008970:	4770      	bx	lr

08008972 <aci_gap_init_IDB05A1>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

tBleStatus aci_gap_init_IDB05A1(uint8_t role, uint8_t privacy_enabled, uint8_t device_name_char_len, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8008972:	b580      	push	{r7, lr}
 8008974:	b08c      	sub	sp, #48	@ 0x30
 8008976:	af00      	add	r7, sp, #0
 8008978:	603b      	str	r3, [r7, #0]
 800897a:	4603      	mov	r3, r0
 800897c:	71fb      	strb	r3, [r7, #7]
 800897e:	460b      	mov	r3, r1
 8008980:	71bb      	strb	r3, [r7, #6]
 8008982:	4613      	mov	r3, r2
 8008984:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_init_cp_IDB05A1 cp;
  gap_init_rp resp;
 
  cp.role = role;
 8008986:	79fb      	ldrb	r3, [r7, #7]
 8008988:	753b      	strb	r3, [r7, #20]
  cp.privacy_enabled = privacy_enabled;
 800898a:	79bb      	ldrb	r3, [r7, #6]
 800898c:	757b      	strb	r3, [r7, #21]
  cp.device_name_char_len = device_name_char_len;
 800898e:	797b      	ldrb	r3, [r7, #5]
 8008990:	75bb      	strb	r3, [r7, #22]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008992:	f107 030c 	add.w	r3, r7, #12
 8008996:	2207      	movs	r2, #7
 8008998:	2100      	movs	r1, #0
 800899a:	4618      	mov	r0, r3
 800899c:	f004 fc6c 	bl	800d278 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80089a0:	f107 0318 	add.w	r3, r7, #24
 80089a4:	2218      	movs	r2, #24
 80089a6:	2100      	movs	r1, #0
 80089a8:	4618      	mov	r0, r3
 80089aa:	f004 fc65 	bl	800d278 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 80089ae:	233f      	movs	r3, #63	@ 0x3f
 80089b0:	833b      	strh	r3, [r7, #24]
  rq.ocf = OCF_GAP_INIT;
 80089b2:	238a      	movs	r3, #138	@ 0x8a
 80089b4:	837b      	strh	r3, [r7, #26]
  rq.cparam = &cp;
 80089b6:	f107 0314 	add.w	r3, r7, #20
 80089ba:	623b      	str	r3, [r7, #32]
  rq.clen = sizeof(cp);
 80089bc:	2303      	movs	r3, #3
 80089be:	627b      	str	r3, [r7, #36]	@ 0x24
  rq.rparam = &resp;
 80089c0:	f107 030c 	add.w	r3, r7, #12
 80089c4:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.rlen = GAP_INIT_RP_SIZE;
 80089c6:	2307      	movs	r3, #7
 80089c8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  
  if (hci_send_req(&rq, FALSE) < 0)
 80089ca:	f107 0318 	add.w	r3, r7, #24
 80089ce:	2100      	movs	r1, #0
 80089d0:	4618      	mov	r0, r3
 80089d2:	f000 fea1 	bl	8009718 <hci_send_req>
 80089d6:	4603      	mov	r3, r0
 80089d8:	2b00      	cmp	r3, #0
 80089da:	da01      	bge.n	80089e0 <aci_gap_init_IDB05A1+0x6e>
    return BLE_STATUS_TIMEOUT;
 80089dc:	23ff      	movs	r3, #255	@ 0xff
 80089de:	e014      	b.n	8008a0a <aci_gap_init_IDB05A1+0x98>
  
  if (resp.status) {
 80089e0:	7b3b      	ldrb	r3, [r7, #12]
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d001      	beq.n	80089ea <aci_gap_init_IDB05A1+0x78>
    return resp.status;
 80089e6:	7b3b      	ldrb	r3, [r7, #12]
 80089e8:	e00f      	b.n	8008a0a <aci_gap_init_IDB05A1+0x98>
  }
  
  *service_handle = btohs(resp.service_handle);
 80089ea:	f8b7 300d 	ldrh.w	r3, [r7, #13]
 80089ee:	b29a      	uxth	r2, r3
 80089f0:	683b      	ldr	r3, [r7, #0]
 80089f2:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 80089f4:	f8b7 300f 	ldrh.w	r3, [r7, #15]
 80089f8:	b29a      	uxth	r2, r3
 80089fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80089fc:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 80089fe:	f8b7 3011 	ldrh.w	r3, [r7, #17]
 8008a02:	b29a      	uxth	r2, r3
 8008a04:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008a06:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8008a08:	2300      	movs	r3, #0
}
 8008a0a:	4618      	mov	r0, r3
 8008a0c:	3730      	adds	r7, #48	@ 0x30
 8008a0e:	46bd      	mov	sp, r7
 8008a10:	bd80      	pop	{r7, pc}

08008a12 <aci_gap_init_IDB04A1>:

tBleStatus aci_gap_init_IDB04A1(uint8_t role, uint16_t* service_handle, uint16_t* dev_name_char_handle, uint16_t* appearance_char_handle)
{
 8008a12:	b580      	push	{r7, lr}
 8008a14:	b08e      	sub	sp, #56	@ 0x38
 8008a16:	af00      	add	r7, sp, #0
 8008a18:	60b9      	str	r1, [r7, #8]
 8008a1a:	607a      	str	r2, [r7, #4]
 8008a1c:	603b      	str	r3, [r7, #0]
 8008a1e:	4603      	mov	r3, r0
 8008a20:	73fb      	strb	r3, [r7, #15]
  struct hci_request rq;
  gap_init_cp_IDB04A1 cp;
  gap_init_rp resp;

  cp.role = role;
 8008a22:	7bfb      	ldrb	r3, [r7, #15]
 8008a24:	773b      	strb	r3, [r7, #28]
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008a26:	f107 0314 	add.w	r3, r7, #20
 8008a2a:	2207      	movs	r2, #7
 8008a2c:	2100      	movs	r1, #0
 8008a2e:	4618      	mov	r0, r3
 8008a30:	f004 fc22 	bl	800d278 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008a34:	f107 0320 	add.w	r3, r7, #32
 8008a38:	2218      	movs	r2, #24
 8008a3a:	2100      	movs	r1, #0
 8008a3c:	4618      	mov	r0, r3
 8008a3e:	f004 fc1b 	bl	800d278 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008a42:	233f      	movs	r3, #63	@ 0x3f
 8008a44:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_GAP_INIT;
 8008a46:	238a      	movs	r3, #138	@ 0x8a
 8008a48:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = &cp;
 8008a4a:	f107 031c 	add.w	r3, r7, #28
 8008a4e:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = sizeof(cp);
 8008a50:	2301      	movs	r3, #1
 8008a52:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 8008a54:	f107 0314 	add.w	r3, r7, #20
 8008a58:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = GAP_INIT_RP_SIZE;
 8008a5a:	2307      	movs	r3, #7
 8008a5c:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 8008a5e:	f107 0320 	add.w	r3, r7, #32
 8008a62:	2100      	movs	r1, #0
 8008a64:	4618      	mov	r0, r3
 8008a66:	f000 fe57 	bl	8009718 <hci_send_req>
 8008a6a:	4603      	mov	r3, r0
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	da01      	bge.n	8008a74 <aci_gap_init_IDB04A1+0x62>
    return BLE_STATUS_TIMEOUT;
 8008a70:	23ff      	movs	r3, #255	@ 0xff
 8008a72:	e014      	b.n	8008a9e <aci_gap_init_IDB04A1+0x8c>
  
  if (resp.status) {
 8008a74:	7d3b      	ldrb	r3, [r7, #20]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d001      	beq.n	8008a7e <aci_gap_init_IDB04A1+0x6c>
    return resp.status;
 8008a7a:	7d3b      	ldrb	r3, [r7, #20]
 8008a7c:	e00f      	b.n	8008a9e <aci_gap_init_IDB04A1+0x8c>
  }
  
  *service_handle = btohs(resp.service_handle);
 8008a7e:	f8b7 3015 	ldrh.w	r3, [r7, #21]
 8008a82:	b29a      	uxth	r2, r3
 8008a84:	68bb      	ldr	r3, [r7, #8]
 8008a86:	801a      	strh	r2, [r3, #0]
  *dev_name_char_handle = btohs(resp.dev_name_char_handle);
 8008a88:	f8b7 3017 	ldrh.w	r3, [r7, #23]
 8008a8c:	b29a      	uxth	r2, r3
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	801a      	strh	r2, [r3, #0]
  *appearance_char_handle = btohs(resp.appearance_char_handle);
 8008a92:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8008a96:	b29a      	uxth	r2, r3
 8008a98:	683b      	ldr	r3, [r7, #0]
 8008a9a:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8008a9c:	2300      	movs	r3, #0
}
 8008a9e:	4618      	mov	r0, r3
 8008aa0:	3738      	adds	r7, #56	@ 0x38
 8008aa2:	46bd      	mov	sp, r7
 8008aa4:	bd80      	pop	{r7, pc}

08008aa6 <aci_gap_set_discoverable>:

tBleStatus aci_gap_set_discoverable(uint8_t AdvType, uint16_t AdvIntervMin, uint16_t AdvIntervMax,
                             uint8_t OwnAddrType, uint8_t AdvFilterPolicy, uint8_t LocalNameLen,
                             const char *LocalName, uint8_t ServiceUUIDLen, uint8_t* ServiceUUIDList,
                             uint16_t SlaveConnIntervMin, uint16_t SlaveConnIntervMax)
{
 8008aa6:	b590      	push	{r4, r7, lr}
 8008aa8:	b095      	sub	sp, #84	@ 0x54
 8008aaa:	af00      	add	r7, sp, #0
 8008aac:	4604      	mov	r4, r0
 8008aae:	4608      	mov	r0, r1
 8008ab0:	4611      	mov	r1, r2
 8008ab2:	461a      	mov	r2, r3
 8008ab4:	4623      	mov	r3, r4
 8008ab6:	71fb      	strb	r3, [r7, #7]
 8008ab8:	4603      	mov	r3, r0
 8008aba:	80bb      	strh	r3, [r7, #4]
 8008abc:	460b      	mov	r3, r1
 8008abe:	807b      	strh	r3, [r7, #2]
 8008ac0:	4613      	mov	r3, r2
 8008ac2:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  uint8_t status;    
  uint8_t buffer[40];
  uint8_t indx = 0;
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  if ((LocalNameLen+ServiceUUIDLen+14u) > sizeof(buffer))
 8008aca:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8008ace:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8008ad2:	4413      	add	r3, r2
 8008ad4:	330e      	adds	r3, #14
 8008ad6:	2b28      	cmp	r3, #40	@ 0x28
 8008ad8:	d901      	bls.n	8008ade <aci_gap_set_discoverable+0x38>
    return BLE_STATUS_INVALID_PARAMS;
 8008ada:	2342      	movs	r3, #66	@ 0x42
 8008adc:	e0c9      	b.n	8008c72 <aci_gap_set_discoverable+0x1cc>

  buffer[indx] = AdvType;
 8008ade:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008ae2:	3350      	adds	r3, #80	@ 0x50
 8008ae4:	443b      	add	r3, r7
 8008ae6:	79fa      	ldrb	r2, [r7, #7]
 8008ae8:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8008aec:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008af0:	3301      	adds	r3, #1
 8008af2:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  AdvIntervMin = htobs(AdvIntervMin);
 8008af6:	88bb      	ldrh	r3, [r7, #4]
 8008af8:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMin, 2);
 8008afa:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008afe:	f107 0208 	add.w	r2, r7, #8
 8008b02:	4413      	add	r3, r2
 8008b04:	88ba      	ldrh	r2, [r7, #4]
 8008b06:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8008b08:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008b0c:	3302      	adds	r3, #2
 8008b0e:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  AdvIntervMax = htobs(AdvIntervMax);
 8008b12:	887b      	ldrh	r3, [r7, #2]
 8008b14:	807b      	strh	r3, [r7, #2]
  BLUENRG_memcpy(buffer + indx, &AdvIntervMax, 2);
 8008b16:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008b1a:	f107 0208 	add.w	r2, r7, #8
 8008b1e:	4413      	add	r3, r2
 8008b20:	887a      	ldrh	r2, [r7, #2]
 8008b22:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8008b24:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008b28:	3302      	adds	r3, #2
 8008b2a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = OwnAddrType;
 8008b2e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008b32:	3350      	adds	r3, #80	@ 0x50
 8008b34:	443b      	add	r3, r7
 8008b36:	79ba      	ldrb	r2, [r7, #6]
 8008b38:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8008b3c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008b40:	3301      	adds	r3, #1
 8008b42:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = AdvFilterPolicy;
 8008b46:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008b4a:	3350      	adds	r3, #80	@ 0x50
 8008b4c:	443b      	add	r3, r7
 8008b4e:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 8008b52:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8008b56:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008b5a:	3301      	adds	r3, #1
 8008b5c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  buffer[indx] = LocalNameLen;
 8008b60:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008b64:	3350      	adds	r3, #80	@ 0x50
 8008b66:	443b      	add	r3, r7
 8008b68:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8008b6c:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8008b70:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008b74:	3301      	adds	r3, #1
 8008b76:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
    
  BLUENRG_memcpy(buffer + indx, LocalName, LocalNameLen);
 8008b7a:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008b7e:	f107 0208 	add.w	r2, r7, #8
 8008b82:	4413      	add	r3, r2
 8008b84:	f897 2064 	ldrb.w	r2, [r7, #100]	@ 0x64
 8008b88:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8008b8a:	4618      	mov	r0, r3
 8008b8c:	f004 fc03 	bl	800d396 <memcpy>
  indx +=  LocalNameLen;
 8008b90:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8008b94:	f897 3064 	ldrb.w	r3, [r7, #100]	@ 0x64
 8008b98:	4413      	add	r3, r2
 8008b9a:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  buffer[indx] = ServiceUUIDLen;
 8008b9e:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008ba2:	3350      	adds	r3, #80	@ 0x50
 8008ba4:	443b      	add	r3, r7
 8008ba6:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 8008baa:	f803 2c48 	strb.w	r2, [r3, #-72]
  indx++;
 8008bae:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008bb2:	3301      	adds	r3, #1
 8008bb4:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memcpy(buffer + indx, ServiceUUIDList, ServiceUUIDLen);
 8008bb8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008bbc:	f107 0208 	add.w	r2, r7, #8
 8008bc0:	4413      	add	r3, r2
 8008bc2:	f897 206c 	ldrb.w	r2, [r7, #108]	@ 0x6c
 8008bc6:	6f39      	ldr	r1, [r7, #112]	@ 0x70
 8008bc8:	4618      	mov	r0, r3
 8008bca:	f004 fbe4 	bl	800d396 <memcpy>
  indx +=  ServiceUUIDLen;  
 8008bce:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8008bd2:	f897 306c 	ldrb.w	r3, [r7, #108]	@ 0x6c
 8008bd6:	4413      	add	r3, r2
 8008bd8:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  SlaveConnIntervMin = htobs(SlaveConnIntervMin);
 8008bdc:	f8b7 3074 	ldrh.w	r3, [r7, #116]	@ 0x74
 8008be0:	f8a7 3074 	strh.w	r3, [r7, #116]	@ 0x74
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMin, 2);
 8008be4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008be8:	f107 0208 	add.w	r2, r7, #8
 8008bec:	4413      	add	r3, r2
 8008bee:	f8b7 2074 	ldrh.w	r2, [r7, #116]	@ 0x74
 8008bf2:	801a      	strh	r2, [r3, #0]
  indx +=  2;
 8008bf4:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008bf8:	3302      	adds	r3, #2
 8008bfa:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f
  
  SlaveConnIntervMax = htobs(SlaveConnIntervMax);
 8008bfe:	f8b7 3078 	ldrh.w	r3, [r7, #120]	@ 0x78
 8008c02:	f8a7 3078 	strh.w	r3, [r7, #120]	@ 0x78
  BLUENRG_memcpy(buffer + indx, &SlaveConnIntervMax, 2);
 8008c06:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008c0a:	f107 0208 	add.w	r2, r7, #8
 8008c0e:	4413      	add	r3, r2
 8008c10:	f8b7 2078 	ldrh.w	r2, [r7, #120]	@ 0x78
 8008c14:	801a      	strh	r2, [r3, #0]
  indx +=  2;    
 8008c16:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008c1a:	3302      	adds	r3, #2
 8008c1c:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008c20:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008c24:	2218      	movs	r2, #24
 8008c26:	2100      	movs	r1, #0
 8008c28:	4618      	mov	r0, r3
 8008c2a:	f004 fb25 	bl	800d278 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008c2e:	233f      	movs	r3, #63	@ 0x3f
 8008c30:	86bb      	strh	r3, [r7, #52]	@ 0x34
  rq.ocf = OCF_GAP_SET_DISCOVERABLE;
 8008c32:	2383      	movs	r3, #131	@ 0x83
 8008c34:	86fb      	strh	r3, [r7, #54]	@ 0x36
  rq.cparam = (void *)buffer;
 8008c36:	f107 0308 	add.w	r3, r7, #8
 8008c3a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.clen = indx;
 8008c3c:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8008c40:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rparam = &status;
 8008c42:	f107 0333 	add.w	r3, r7, #51	@ 0x33
 8008c46:	647b      	str	r3, [r7, #68]	@ 0x44
  rq.rlen = 1;
 8008c48:	2301      	movs	r3, #1
 8008c4a:	64bb      	str	r3, [r7, #72]	@ 0x48

  if (hci_send_req(&rq, FALSE) < 0)
 8008c4c:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 8008c50:	2100      	movs	r1, #0
 8008c52:	4618      	mov	r0, r3
 8008c54:	f000 fd60 	bl	8009718 <hci_send_req>
 8008c58:	4603      	mov	r3, r0
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	da01      	bge.n	8008c62 <aci_gap_set_discoverable+0x1bc>
    return BLE_STATUS_TIMEOUT;
 8008c5e:	23ff      	movs	r3, #255	@ 0xff
 8008c60:	e007      	b.n	8008c72 <aci_gap_set_discoverable+0x1cc>

  if (status) {
 8008c62:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d002      	beq.n	8008c70 <aci_gap_set_discoverable+0x1ca>
    return status;
 8008c6a:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008c6e:	e000      	b.n	8008c72 <aci_gap_set_discoverable+0x1cc>
  }

  return 0;
 8008c70:	2300      	movs	r3, #0
}
 8008c72:	4618      	mov	r0, r3
 8008c74:	3754      	adds	r7, #84	@ 0x54
 8008c76:	46bd      	mov	sp, r7
 8008c78:	bd90      	pop	{r4, r7, pc}

08008c7a <aci_gap_set_auth_requirement>:
                                        uint8_t min_encryption_key_size,
                                        uint8_t max_encryption_key_size,
                                        uint8_t use_fixed_pin,
                                        uint32_t fixed_pin,
                                        uint8_t bonding_mode)
{
 8008c7a:	b590      	push	{r4, r7, lr}
 8008c7c:	b091      	sub	sp, #68	@ 0x44
 8008c7e:	af00      	add	r7, sp, #0
 8008c80:	603a      	str	r2, [r7, #0]
 8008c82:	461a      	mov	r2, r3
 8008c84:	4603      	mov	r3, r0
 8008c86:	71fb      	strb	r3, [r7, #7]
 8008c88:	460b      	mov	r3, r1
 8008c8a:	71bb      	strb	r3, [r7, #6]
 8008c8c:	4613      	mov	r3, r2
 8008c8e:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gap_set_auth_requirement_cp cp;    
  uint8_t status;
    
  cp.mitm_mode = mitm_mode;
 8008c90:	79fb      	ldrb	r3, [r7, #7]
 8008c92:	733b      	strb	r3, [r7, #12]
  cp.oob_enable = oob_enable;
 8008c94:	79bb      	ldrb	r3, [r7, #6]
 8008c96:	737b      	strb	r3, [r7, #13]
  /* FIX: check on oob_enable introduced to fix issue in projects for Cortex-M33 */
  if (oob_enable) {
 8008c98:	79bb      	ldrb	r3, [r7, #6]
 8008c9a:	2b00      	cmp	r3, #0
 8008c9c:	d00a      	beq.n	8008cb4 <aci_gap_set_auth_requirement+0x3a>
    BLUENRG_memcpy(cp.oob_data, oob_data, 16);
 8008c9e:	683a      	ldr	r2, [r7, #0]
 8008ca0:	f107 030e 	add.w	r3, r7, #14
 8008ca4:	6814      	ldr	r4, [r2, #0]
 8008ca6:	6850      	ldr	r0, [r2, #4]
 8008ca8:	6891      	ldr	r1, [r2, #8]
 8008caa:	68d2      	ldr	r2, [r2, #12]
 8008cac:	601c      	str	r4, [r3, #0]
 8008cae:	6058      	str	r0, [r3, #4]
 8008cb0:	6099      	str	r1, [r3, #8]
 8008cb2:	60da      	str	r2, [r3, #12]
  }
  cp.min_encryption_key_size = min_encryption_key_size;
 8008cb4:	797b      	ldrb	r3, [r7, #5]
 8008cb6:	77bb      	strb	r3, [r7, #30]
  cp.max_encryption_key_size = max_encryption_key_size;
 8008cb8:	f897 3050 	ldrb.w	r3, [r7, #80]	@ 0x50
 8008cbc:	77fb      	strb	r3, [r7, #31]
  cp.use_fixed_pin = use_fixed_pin;
 8008cbe:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 8008cc2:	f887 3020 	strb.w	r3, [r7, #32]
  cp.fixed_pin = htobl(fixed_pin);
 8008cc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008cc8:	f8c7 3021 	str.w	r3, [r7, #33]	@ 0x21
  cp.bonding_mode = bonding_mode;
 8008ccc:	f897 305c 	ldrb.w	r3, [r7, #92]	@ 0x5c
 8008cd0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008cd4:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008cd8:	2218      	movs	r2, #24
 8008cda:	2100      	movs	r1, #0
 8008cdc:	4618      	mov	r0, r3
 8008cde:	f004 facb 	bl	800d278 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008ce2:	233f      	movs	r3, #63	@ 0x3f
 8008ce4:	853b      	strh	r3, [r7, #40]	@ 0x28
  rq.ocf = OCF_GAP_SET_AUTH_REQUIREMENT;
 8008ce6:	2386      	movs	r3, #134	@ 0x86
 8008ce8:	857b      	strh	r3, [r7, #42]	@ 0x2a
  rq.cparam = &cp;
 8008cea:	f107 030c 	add.w	r3, r7, #12
 8008cee:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.clen = sizeof(cp);
 8008cf0:	231a      	movs	r3, #26
 8008cf2:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rparam = &status;
 8008cf4:	f107 030b 	add.w	r3, r7, #11
 8008cf8:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rlen = 1;
 8008cfa:	2301      	movs	r3, #1
 8008cfc:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (hci_send_req(&rq, FALSE) < 0)
 8008cfe:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8008d02:	2100      	movs	r1, #0
 8008d04:	4618      	mov	r0, r3
 8008d06:	f000 fd07 	bl	8009718 <hci_send_req>
 8008d0a:	4603      	mov	r3, r0
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	da01      	bge.n	8008d14 <aci_gap_set_auth_requirement+0x9a>
    return BLE_STATUS_TIMEOUT;
 8008d10:	23ff      	movs	r3, #255	@ 0xff
 8008d12:	e005      	b.n	8008d20 <aci_gap_set_auth_requirement+0xa6>

  if (status) {
 8008d14:	7afb      	ldrb	r3, [r7, #11]
 8008d16:	2b00      	cmp	r3, #0
 8008d18:	d001      	beq.n	8008d1e <aci_gap_set_auth_requirement+0xa4>
    return status;
 8008d1a:	7afb      	ldrb	r3, [r7, #11]
 8008d1c:	e000      	b.n	8008d20 <aci_gap_set_auth_requirement+0xa6>
  }
    
  return 0;
 8008d1e:	2300      	movs	r3, #0
}
 8008d20:	4618      	mov	r0, r3
 8008d22:	3744      	adds	r7, #68	@ 0x44
 8008d24:	46bd      	mov	sp, r7
 8008d26:	bd90      	pop	{r4, r7, pc}

08008d28 <aci_gap_update_adv_data>:
  return status;

}

tBleStatus aci_gap_update_adv_data(uint8_t AdvLen, const uint8_t *AdvData)
{
 8008d28:	b580      	push	{r7, lr}
 8008d2a:	b092      	sub	sp, #72	@ 0x48
 8008d2c:	af00      	add	r7, sp, #0
 8008d2e:	4603      	mov	r3, r0
 8008d30:	6039      	str	r1, [r7, #0]
 8008d32:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[32];
  uint8_t indx = 0;
 8008d34:	2300      	movs	r3, #0
 8008d36:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  if (AdvLen > (sizeof(buffer)-1))
 8008d3a:	79fb      	ldrb	r3, [r7, #7]
 8008d3c:	2b1f      	cmp	r3, #31
 8008d3e:	d901      	bls.n	8008d44 <aci_gap_update_adv_data+0x1c>
    return BLE_STATUS_INVALID_PARAMS;
 8008d40:	2342      	movs	r3, #66	@ 0x42
 8008d42:	e03e      	b.n	8008dc2 <aci_gap_update_adv_data+0x9a>

  buffer[indx] = AdvLen;
 8008d44:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008d48:	3348      	adds	r3, #72	@ 0x48
 8008d4a:	443b      	add	r3, r7
 8008d4c:	79fa      	ldrb	r2, [r7, #7]
 8008d4e:	f803 2c40 	strb.w	r2, [r3, #-64]
  indx++;
 8008d52:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008d56:	3301      	adds	r3, #1
 8008d58:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memcpy(buffer + indx, AdvData, AdvLen);
 8008d5c:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008d60:	f107 0208 	add.w	r2, r7, #8
 8008d64:	4413      	add	r3, r2
 8008d66:	79fa      	ldrb	r2, [r7, #7]
 8008d68:	6839      	ldr	r1, [r7, #0]
 8008d6a:	4618      	mov	r0, r3
 8008d6c:	f004 fb13 	bl	800d396 <memcpy>
  indx +=  AdvLen;
 8008d70:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8008d74:	79fb      	ldrb	r3, [r7, #7]
 8008d76:	4413      	add	r3, r2
 8008d78:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008d7c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008d80:	2218      	movs	r2, #24
 8008d82:	2100      	movs	r1, #0
 8008d84:	4618      	mov	r0, r3
 8008d86:	f004 fa77 	bl	800d278 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008d8a:	233f      	movs	r3, #63	@ 0x3f
 8008d8c:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GAP_UPDATE_ADV_DATA;
 8008d8e:	238e      	movs	r3, #142	@ 0x8e
 8008d90:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 8008d92:	f107 0308 	add.w	r3, r7, #8
 8008d96:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 8008d98:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008d9c:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &status;
 8008d9e:	f107 032b 	add.w	r3, r7, #43	@ 0x2b
 8008da2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = 1;
 8008da4:	2301      	movs	r3, #1
 8008da6:	643b      	str	r3, [r7, #64]	@ 0x40
    
  if (hci_send_req(&rq, FALSE) < 0)
 8008da8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8008dac:	2100      	movs	r1, #0
 8008dae:	4618      	mov	r0, r3
 8008db0:	f000 fcb2 	bl	8009718 <hci_send_req>
 8008db4:	4603      	mov	r3, r0
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	da01      	bge.n	8008dbe <aci_gap_update_adv_data+0x96>
    return BLE_STATUS_TIMEOUT;
 8008dba:	23ff      	movs	r3, #255	@ 0xff
 8008dbc:	e001      	b.n	8008dc2 <aci_gap_update_adv_data+0x9a>
    
  return status;
 8008dbe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
}
 8008dc2:	4618      	mov	r0, r3
 8008dc4:	3748      	adds	r7, #72	@ 0x48
 8008dc6:	46bd      	mov	sp, r7
 8008dc8:	bd80      	pop	{r7, pc}

08008dca <aci_gatt_init>:
#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)


tBleStatus aci_gatt_init(void)
{
 8008dca:	b580      	push	{r7, lr}
 8008dcc:	b088      	sub	sp, #32
 8008dce:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008dd0:	f107 0308 	add.w	r3, r7, #8
 8008dd4:	2218      	movs	r2, #24
 8008dd6:	2100      	movs	r1, #0
 8008dd8:	4618      	mov	r0, r3
 8008dda:	f004 fa4d 	bl	800d278 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008dde:	233f      	movs	r3, #63	@ 0x3f
 8008de0:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_GATT_INIT;
 8008de2:	f240 1301 	movw	r3, #257	@ 0x101
 8008de6:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 8008de8:	1dfb      	adds	r3, r7, #7
 8008dea:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 8008dec:	2301      	movs	r3, #1
 8008dee:	61fb      	str	r3, [r7, #28]

  if (hci_send_req(&rq, FALSE) < 0)
 8008df0:	f107 0308 	add.w	r3, r7, #8
 8008df4:	2100      	movs	r1, #0
 8008df6:	4618      	mov	r0, r3
 8008df8:	f000 fc8e 	bl	8009718 <hci_send_req>
 8008dfc:	4603      	mov	r3, r0
 8008dfe:	2b00      	cmp	r3, #0
 8008e00:	da01      	bge.n	8008e06 <aci_gatt_init+0x3c>
    return BLE_STATUS_TIMEOUT;
 8008e02:	23ff      	movs	r3, #255	@ 0xff
 8008e04:	e000      	b.n	8008e08 <aci_gatt_init+0x3e>

  return status;
 8008e06:	79fb      	ldrb	r3, [r7, #7]
}
 8008e08:	4618      	mov	r0, r3
 8008e0a:	3720      	adds	r7, #32
 8008e0c:	46bd      	mov	sp, r7
 8008e0e:	bd80      	pop	{r7, pc}

08008e10 <aci_gatt_add_serv>:

tBleStatus aci_gatt_add_serv(uint8_t service_uuid_type, const uint8_t* service_uuid, uint8_t service_type, uint8_t max_attr_records, uint16_t *serviceHandle)
{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b090      	sub	sp, #64	@ 0x40
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	6039      	str	r1, [r7, #0]
 8008e18:	4611      	mov	r1, r2
 8008e1a:	461a      	mov	r2, r3
 8008e1c:	4603      	mov	r3, r0
 8008e1e:	71fb      	strb	r3, [r7, #7]
 8008e20:	460b      	mov	r3, r1
 8008e22:	71bb      	strb	r3, [r7, #6]
 8008e24:	4613      	mov	r3, r2
 8008e26:	717b      	strb	r3, [r7, #5]
  struct hci_request rq;
  gatt_add_serv_rp resp;    
  uint8_t buffer[19];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8008e28:	2300      	movs	r3, #0
 8008e2a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_uuid_type;
 8008e2e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008e32:	3340      	adds	r3, #64	@ 0x40
 8008e34:	443b      	add	r3, r7
 8008e36:	79fa      	ldrb	r2, [r7, #7]
 8008e38:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008e3c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008e40:	3301      	adds	r3, #1
 8008e42:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  if(service_uuid_type == UUID_TYPE_16){
 8008e46:	79fb      	ldrb	r3, [r7, #7]
 8008e48:	2b01      	cmp	r3, #1
 8008e4a:	d103      	bne.n	8008e54 <aci_gatt_add_serv+0x44>
    uuid_len = 2;
 8008e4c:	2302      	movs	r3, #2
 8008e4e:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 8008e52:	e002      	b.n	8008e5a <aci_gatt_add_serv+0x4a>
  }
  else {
    uuid_len = 16;
 8008e54:	2310      	movs	r3, #16
 8008e56:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  }        
  BLUENRG_memcpy(buffer + indx, service_uuid, uuid_len);
 8008e5a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008e5e:	f107 020c 	add.w	r2, r7, #12
 8008e62:	4413      	add	r3, r2
 8008e64:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 8008e68:	6839      	ldr	r1, [r7, #0]
 8008e6a:	4618      	mov	r0, r3
 8008e6c:	f004 fa93 	bl	800d396 <memcpy>
  indx +=  uuid_len;
 8008e70:	f897 203e 	ldrb.w	r2, [r7, #62]	@ 0x3e
 8008e74:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8008e78:	4413      	add	r3, r2
 8008e7a:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = service_type;
 8008e7e:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008e82:	3340      	adds	r3, #64	@ 0x40
 8008e84:	443b      	add	r3, r7
 8008e86:	79ba      	ldrb	r2, [r7, #6]
 8008e88:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008e8c:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008e90:	3301      	adds	r3, #1
 8008e92:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
  buffer[indx] = max_attr_records;
 8008e96:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008e9a:	3340      	adds	r3, #64	@ 0x40
 8008e9c:	443b      	add	r3, r7
 8008e9e:	797a      	ldrb	r2, [r7, #5]
 8008ea0:	f803 2c34 	strb.w	r2, [r3, #-52]
  indx++;
 8008ea4:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008ea8:	3301      	adds	r3, #1
 8008eaa:	f887 303e 	strb.w	r3, [r7, #62]	@ 0x3e
    
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8008eae:	f107 0320 	add.w	r3, r7, #32
 8008eb2:	2203      	movs	r2, #3
 8008eb4:	2100      	movs	r1, #0
 8008eb6:	4618      	mov	r0, r3
 8008eb8:	f004 f9de 	bl	800d278 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8008ebc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008ec0:	2218      	movs	r2, #24
 8008ec2:	2100      	movs	r1, #0
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	f004 f9d7 	bl	800d278 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8008eca:	233f      	movs	r3, #63	@ 0x3f
 8008ecc:	84bb      	strh	r3, [r7, #36]	@ 0x24
  rq.ocf = OCF_GATT_ADD_SERV;
 8008ece:	f44f 7381 	mov.w	r3, #258	@ 0x102
 8008ed2:	84fb      	strh	r3, [r7, #38]	@ 0x26
  rq.cparam = (void *)buffer;
 8008ed4:	f107 030c 	add.w	r3, r7, #12
 8008ed8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.clen = indx;
 8008eda:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 8008ede:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rparam = &resp;
 8008ee0:	f107 0320 	add.w	r3, r7, #32
 8008ee4:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.rlen = GATT_ADD_SERV_RP_SIZE;
 8008ee6:	2303      	movs	r3, #3
 8008ee8:	63bb      	str	r3, [r7, #56]	@ 0x38

  if (hci_send_req(&rq, FALSE) < 0)
 8008eea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008eee:	2100      	movs	r1, #0
 8008ef0:	4618      	mov	r0, r3
 8008ef2:	f000 fc11 	bl	8009718 <hci_send_req>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	2b00      	cmp	r3, #0
 8008efa:	da01      	bge.n	8008f00 <aci_gatt_add_serv+0xf0>
    return BLE_STATUS_TIMEOUT;
 8008efc:	23ff      	movs	r3, #255	@ 0xff
 8008efe:	e00c      	b.n	8008f1a <aci_gatt_add_serv+0x10a>

  if (resp.status) {
 8008f00:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d002      	beq.n	8008f0e <aci_gatt_add_serv+0xfe>
    return resp.status;
 8008f08:	f897 3020 	ldrb.w	r3, [r7, #32]
 8008f0c:	e005      	b.n	8008f1a <aci_gatt_add_serv+0x10a>
  }
    
  *serviceHandle = btohs(resp.handle);
 8008f0e:	f8b7 3021 	ldrh.w	r3, [r7, #33]	@ 0x21
 8008f12:	b29a      	uxth	r2, r3
 8008f14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008f16:	801a      	strh	r2, [r3, #0]

  return 0;
 8008f18:	2300      	movs	r3, #0
}
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	3740      	adds	r7, #64	@ 0x40
 8008f1e:	46bd      	mov	sp, r7
 8008f20:	bd80      	pop	{r7, pc}

08008f22 <aci_gatt_add_char>:
			     uint8_t secPermissions,
			     uint8_t gattEvtMask,
			     uint8_t encryKeySize,
			     uint8_t isVariable,
			     uint16_t* charHandle)                     
{
 8008f22:	b580      	push	{r7, lr}
 8008f24:	b092      	sub	sp, #72	@ 0x48
 8008f26:	af00      	add	r7, sp, #0
 8008f28:	603a      	str	r2, [r7, #0]
 8008f2a:	461a      	mov	r2, r3
 8008f2c:	4603      	mov	r3, r0
 8008f2e:	80fb      	strh	r3, [r7, #6]
 8008f30:	460b      	mov	r3, r1
 8008f32:	717b      	strb	r3, [r7, #5]
 8008f34:	4613      	mov	r3, r2
 8008f36:	713b      	strb	r3, [r7, #4]
  struct hci_request rq;
  gatt_add_serv_rp resp;
  uint8_t buffer[25];
  uint8_t uuid_len;
  uint8_t indx = 0;
 8008f38:	2300      	movs	r3, #0
 8008f3a:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  serviceHandle = htobs(serviceHandle);
 8008f3e:	88fb      	ldrh	r3, [r7, #6]
 8008f40:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &serviceHandle, 2);
 8008f42:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008f46:	f107 020c 	add.w	r2, r7, #12
 8008f4a:	4413      	add	r3, r2
 8008f4c:	88fa      	ldrh	r2, [r7, #6]
 8008f4e:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8008f50:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008f54:	3302      	adds	r3, #2
 8008f56:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charUuidType;
 8008f5a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008f5e:	3348      	adds	r3, #72	@ 0x48
 8008f60:	443b      	add	r3, r7
 8008f62:	797a      	ldrb	r2, [r7, #5]
 8008f64:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008f68:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008f6c:	3301      	adds	r3, #1
 8008f6e:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  if(charUuidType == UUID_TYPE_16){
 8008f72:	797b      	ldrb	r3, [r7, #5]
 8008f74:	2b01      	cmp	r3, #1
 8008f76:	d103      	bne.n	8008f80 <aci_gatt_add_char+0x5e>
    uuid_len = 2;
 8008f78:	2302      	movs	r3, #2
 8008f7a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8008f7e:	e002      	b.n	8008f86 <aci_gatt_add_char+0x64>
  }
  else {
    uuid_len = 16;
 8008f80:	2310      	movs	r3, #16
 8008f82:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  }        
  BLUENRG_memcpy(buffer + indx, charUuid, uuid_len);
 8008f86:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008f8a:	f107 020c 	add.w	r2, r7, #12
 8008f8e:	4413      	add	r3, r2
 8008f90:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8008f94:	6839      	ldr	r1, [r7, #0]
 8008f96:	4618      	mov	r0, r3
 8008f98:	f004 f9fd 	bl	800d396 <memcpy>
  indx +=  uuid_len;
 8008f9c:	f897 2046 	ldrb.w	r2, [r7, #70]	@ 0x46
 8008fa0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8008fa4:	4413      	add	r3, r2
 8008fa6:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charValueLen;
 8008faa:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008fae:	3348      	adds	r3, #72	@ 0x48
 8008fb0:	443b      	add	r3, r7
 8008fb2:	793a      	ldrb	r2, [r7, #4]
 8008fb4:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008fb8:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008fbc:	3301      	adds	r3, #1
 8008fbe:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = charProperties;
 8008fc2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008fc6:	3348      	adds	r3, #72	@ 0x48
 8008fc8:	443b      	add	r3, r7
 8008fca:	f897 2050 	ldrb.w	r2, [r7, #80]	@ 0x50
 8008fce:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008fd2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008fd6:	3301      	adds	r3, #1
 8008fd8:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = secPermissions;
 8008fdc:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008fe0:	3348      	adds	r3, #72	@ 0x48
 8008fe2:	443b      	add	r3, r7
 8008fe4:	f897 2054 	ldrb.w	r2, [r7, #84]	@ 0x54
 8008fe8:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8008fec:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008ff0:	3301      	adds	r3, #1
 8008ff2:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = gattEvtMask;
 8008ff6:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8008ffa:	3348      	adds	r3, #72	@ 0x48
 8008ffc:	443b      	add	r3, r7
 8008ffe:	f897 2058 	ldrb.w	r2, [r7, #88]	@ 0x58
 8009002:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8009006:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800900a:	3301      	adds	r3, #1
 800900c:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = encryKeySize;
 8009010:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8009014:	3348      	adds	r3, #72	@ 0x48
 8009016:	443b      	add	r3, r7
 8009018:	f897 205c 	ldrb.w	r2, [r7, #92]	@ 0x5c
 800901c:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 8009020:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8009024:	3301      	adds	r3, #1
 8009026:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  buffer[indx] = isVariable;
 800902a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800902e:	3348      	adds	r3, #72	@ 0x48
 8009030:	443b      	add	r3, r7
 8009032:	f897 2060 	ldrb.w	r2, [r7, #96]	@ 0x60
 8009036:	f803 2c3c 	strb.w	r2, [r3, #-60]
  indx++;
 800903a:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 800903e:	3301      	adds	r3, #1
 8009040:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8009044:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8009048:	2203      	movs	r2, #3
 800904a:	2100      	movs	r1, #0
 800904c:	4618      	mov	r0, r3
 800904e:	f004 f913 	bl	800d278 <memset>

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009052:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009056:	2218      	movs	r2, #24
 8009058:	2100      	movs	r1, #0
 800905a:	4618      	mov	r0, r3
 800905c:	f004 f90c 	bl	800d278 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8009060:	233f      	movs	r3, #63	@ 0x3f
 8009062:	85bb      	strh	r3, [r7, #44]	@ 0x2c
  rq.ocf = OCF_GATT_ADD_CHAR;
 8009064:	f44f 7382 	mov.w	r3, #260	@ 0x104
 8009068:	85fb      	strh	r3, [r7, #46]	@ 0x2e
  rq.cparam = (void *)buffer;
 800906a:	f107 030c 	add.w	r3, r7, #12
 800906e:	637b      	str	r3, [r7, #52]	@ 0x34
  rq.clen = indx;
 8009070:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8009074:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.rparam = &resp;
 8009076:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 800907a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rlen = GATT_ADD_CHAR_RP_SIZE;
 800907c:	2303      	movs	r3, #3
 800907e:	643b      	str	r3, [r7, #64]	@ 0x40

  if (hci_send_req(&rq, FALSE) < 0)
 8009080:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8009084:	2100      	movs	r1, #0
 8009086:	4618      	mov	r0, r3
 8009088:	f000 fb46 	bl	8009718 <hci_send_req>
 800908c:	4603      	mov	r3, r0
 800908e:	2b00      	cmp	r3, #0
 8009090:	da01      	bge.n	8009096 <aci_gatt_add_char+0x174>
    return BLE_STATUS_TIMEOUT;
 8009092:	23ff      	movs	r3, #255	@ 0xff
 8009094:	e00c      	b.n	80090b0 <aci_gatt_add_char+0x18e>

  if (resp.status) {
 8009096:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800909a:	2b00      	cmp	r3, #0
 800909c:	d002      	beq.n	80090a4 <aci_gatt_add_char+0x182>
    return resp.status;
 800909e:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 80090a2:	e005      	b.n	80090b0 <aci_gatt_add_char+0x18e>
  }
    
  *charHandle = btohs(resp.handle);
 80090a4:	f8b7 3029 	ldrh.w	r3, [r7, #41]	@ 0x29
 80090a8:	b29a      	uxth	r2, r3
 80090aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80090ac:	801a      	strh	r2, [r3, #0]

  return 0;
 80090ae:	2300      	movs	r3, #0
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	3748      	adds	r7, #72	@ 0x48
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}

080090b8 <aci_gatt_update_char_value>:
tBleStatus aci_gatt_update_char_value(uint16_t servHandle, 
				      uint16_t charHandle,
				      uint8_t charValOffset,
				      uint8_t charValueLen,   
                                      const void *charValue)
{
 80090b8:	b590      	push	{r4, r7, lr}
 80090ba:	b0ab      	sub	sp, #172	@ 0xac
 80090bc:	af00      	add	r7, sp, #0
 80090be:	4604      	mov	r4, r0
 80090c0:	4608      	mov	r0, r1
 80090c2:	4611      	mov	r1, r2
 80090c4:	461a      	mov	r2, r3
 80090c6:	4623      	mov	r3, r4
 80090c8:	80fb      	strh	r3, [r7, #6]
 80090ca:	4603      	mov	r3, r0
 80090cc:	80bb      	strh	r3, [r7, #4]
 80090ce:	460b      	mov	r3, r1
 80090d0:	70fb      	strb	r3, [r7, #3]
 80090d2:	4613      	mov	r3, r2
 80090d4:	70bb      	strb	r3, [r7, #2]
  struct hci_request rq;
  uint8_t status;
  uint8_t buffer[HCI_MAX_PAYLOAD_SIZE];
  uint8_t indx = 0;
 80090d6:	2300      	movs	r3, #0
 80090d8:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  if ((charValueLen+6) > HCI_MAX_PAYLOAD_SIZE)
 80090dc:	78bb      	ldrb	r3, [r7, #2]
 80090de:	2b7a      	cmp	r3, #122	@ 0x7a
 80090e0:	d901      	bls.n	80090e6 <aci_gatt_update_char_value+0x2e>
    return BLE_STATUS_INVALID_PARAMS;
 80090e2:	2342      	movs	r3, #66	@ 0x42
 80090e4:	e074      	b.n	80091d0 <aci_gatt_update_char_value+0x118>

  servHandle = htobs(servHandle);
 80090e6:	88fb      	ldrh	r3, [r7, #6]
 80090e8:	80fb      	strh	r3, [r7, #6]
  BLUENRG_memcpy(buffer + indx, &servHandle, 2);
 80090ea:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80090ee:	f107 0208 	add.w	r2, r7, #8
 80090f2:	4413      	add	r3, r2
 80090f4:	88fa      	ldrh	r2, [r7, #6]
 80090f6:	801a      	strh	r2, [r3, #0]
  indx += 2;
 80090f8:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 80090fc:	3302      	adds	r3, #2
 80090fe:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  charHandle = htobs(charHandle);
 8009102:	88bb      	ldrh	r3, [r7, #4]
 8009104:	80bb      	strh	r3, [r7, #4]
  BLUENRG_memcpy(buffer + indx, &charHandle, 2);
 8009106:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800910a:	f107 0208 	add.w	r2, r7, #8
 800910e:	4413      	add	r3, r2
 8009110:	88ba      	ldrh	r2, [r7, #4]
 8009112:	801a      	strh	r2, [r3, #0]
  indx += 2;
 8009114:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8009118:	3302      	adds	r3, #2
 800911a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValOffset;
 800911e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8009122:	33a8      	adds	r3, #168	@ 0xa8
 8009124:	443b      	add	r3, r7
 8009126:	78fa      	ldrb	r2, [r7, #3]
 8009128:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 800912c:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8009130:	3301      	adds	r3, #1
 8009132:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
    
  buffer[indx] = charValueLen;
 8009136:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 800913a:	33a8      	adds	r3, #168	@ 0xa8
 800913c:	443b      	add	r3, r7
 800913e:	78ba      	ldrb	r2, [r7, #2]
 8009140:	f803 2ca0 	strb.w	r2, [r3, #-160]
  indx++;
 8009144:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8009148:	3301      	adds	r3, #1
 800914a:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7
        
  BLUENRG_memcpy(buffer + indx, charValue, charValueLen);
 800914e:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8009152:	f107 0208 	add.w	r2, r7, #8
 8009156:	4413      	add	r3, r2
 8009158:	78ba      	ldrb	r2, [r7, #2]
 800915a:	f8d7 10b8 	ldr.w	r1, [r7, #184]	@ 0xb8
 800915e:	4618      	mov	r0, r3
 8009160:	f004 f919 	bl	800d396 <memcpy>
  indx +=  charValueLen;
 8009164:	f897 20a7 	ldrb.w	r2, [r7, #167]	@ 0xa7
 8009168:	78bb      	ldrb	r3, [r7, #2]
 800916a:	4413      	add	r3, r2
 800916c:	f887 30a7 	strb.w	r3, [r7, #167]	@ 0xa7

  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009170:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 8009174:	2218      	movs	r2, #24
 8009176:	2100      	movs	r1, #0
 8009178:	4618      	mov	r0, r3
 800917a:	f004 f87d 	bl	800d278 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 800917e:	233f      	movs	r3, #63	@ 0x3f
 8009180:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
  rq.ocf = OCF_GATT_UPD_CHAR_VAL;
 8009184:	f44f 7383 	mov.w	r3, #262	@ 0x106
 8009188:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
  rq.cparam = (void *)buffer;
 800918c:	f107 0308 	add.w	r3, r7, #8
 8009190:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  rq.clen = indx;
 8009194:	f897 30a7 	ldrb.w	r3, [r7, #167]	@ 0xa7
 8009198:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
  rq.rparam = &status;
 800919c:	f107 038b 	add.w	r3, r7, #139	@ 0x8b
 80091a0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  rq.rlen = 1;
 80091a4:	2301      	movs	r3, #1
 80091a6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  if (hci_send_req(&rq, FALSE) < 0)
 80091aa:	f107 038c 	add.w	r3, r7, #140	@ 0x8c
 80091ae:	2100      	movs	r1, #0
 80091b0:	4618      	mov	r0, r3
 80091b2:	f000 fab1 	bl	8009718 <hci_send_req>
 80091b6:	4603      	mov	r3, r0
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	da01      	bge.n	80091c0 <aci_gatt_update_char_value+0x108>
    return BLE_STATUS_TIMEOUT;
 80091bc:	23ff      	movs	r3, #255	@ 0xff
 80091be:	e007      	b.n	80091d0 <aci_gatt_update_char_value+0x118>

  if (status) {
 80091c0:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d002      	beq.n	80091ce <aci_gatt_update_char_value+0x116>
    return status;
 80091c8:	f897 308b 	ldrb.w	r3, [r7, #139]	@ 0x8b
 80091cc:	e000      	b.n	80091d0 <aci_gatt_update_char_value+0x118>
  }

  return 0;
 80091ce:	2300      	movs	r3, #0
}
 80091d0:	4618      	mov	r0, r3
 80091d2:	37ac      	adds	r7, #172	@ 0xac
 80091d4:	46bd      	mov	sp, r7
 80091d6:	bd90      	pop	{r4, r7, pc}

080091d8 <aci_gatt_allow_read>:

  return 0;
}

tBleStatus aci_gatt_allow_read(uint16_t conn_handle)
{
 80091d8:	b580      	push	{r7, lr}
 80091da:	b08a      	sub	sp, #40	@ 0x28
 80091dc:	af00      	add	r7, sp, #0
 80091de:	4603      	mov	r3, r0
 80091e0:	80fb      	strh	r3, [r7, #6]
    struct hci_request rq;
    gatt_allow_read_cp cp;
    uint8_t status;
    
    cp.conn_handle = htobs(conn_handle);
 80091e2:	88fb      	ldrh	r3, [r7, #6]
 80091e4:	81bb      	strh	r3, [r7, #12]

    BLUENRG_memset(&rq, 0, sizeof(rq));
 80091e6:	f107 0310 	add.w	r3, r7, #16
 80091ea:	2218      	movs	r2, #24
 80091ec:	2100      	movs	r1, #0
 80091ee:	4618      	mov	r0, r3
 80091f0:	f004 f842 	bl	800d278 <memset>
    rq.ogf = OGF_VENDOR_CMD;
 80091f4:	233f      	movs	r3, #63	@ 0x3f
 80091f6:	823b      	strh	r3, [r7, #16]
    rq.ocf = OCF_GATT_ALLOW_READ;
 80091f8:	f240 1327 	movw	r3, #295	@ 0x127
 80091fc:	827b      	strh	r3, [r7, #18]
    rq.cparam = &cp;
 80091fe:	f107 030c 	add.w	r3, r7, #12
 8009202:	61bb      	str	r3, [r7, #24]
    rq.clen = GATT_ALLOW_READ_CP_SIZE;
 8009204:	2302      	movs	r3, #2
 8009206:	61fb      	str	r3, [r7, #28]
    rq.rparam = &status;
 8009208:	f107 030b 	add.w	r3, r7, #11
 800920c:	623b      	str	r3, [r7, #32]
    rq.rlen = 1;
 800920e:	2301      	movs	r3, #1
 8009210:	627b      	str	r3, [r7, #36]	@ 0x24

    if (hci_send_req(&rq, FALSE) < 0)
 8009212:	f107 0310 	add.w	r3, r7, #16
 8009216:	2100      	movs	r1, #0
 8009218:	4618      	mov	r0, r3
 800921a:	f000 fa7d 	bl	8009718 <hci_send_req>
 800921e:	4603      	mov	r3, r0
 8009220:	2b00      	cmp	r3, #0
 8009222:	da01      	bge.n	8009228 <aci_gatt_allow_read+0x50>
      return BLE_STATUS_TIMEOUT;
 8009224:	23ff      	movs	r3, #255	@ 0xff
 8009226:	e000      	b.n	800922a <aci_gatt_allow_read+0x52>

    return status;
 8009228:	7afb      	ldrb	r3, [r7, #11]
}
 800922a:	4618      	mov	r0, r3
 800922c:	3728      	adds	r7, #40	@ 0x28
 800922e:	46bd      	mov	sp, r7
 8009230:	bd80      	pop	{r7, pc}

08009232 <aci_hal_read_config_data>:

  return status;
}

tBleStatus aci_hal_read_config_data(uint8_t offset, uint16_t data_len, uint8_t *data_len_out_p, uint8_t *data)
{
 8009232:	b580      	push	{r7, lr}
 8009234:	b0ac      	sub	sp, #176	@ 0xb0
 8009236:	af00      	add	r7, sp, #0
 8009238:	60ba      	str	r2, [r7, #8]
 800923a:	607b      	str	r3, [r7, #4]
 800923c:	4603      	mov	r3, r0
 800923e:	73fb      	strb	r3, [r7, #15]
 8009240:	460b      	mov	r3, r1
 8009242:	81bb      	strh	r3, [r7, #12]
  struct hci_request rq;
  hal_read_config_data_cp cp;
  hal_read_config_data_rp rp;
  
  cp.offset = offset;
 8009244:	7bfb      	ldrb	r3, [r7, #15]
 8009246:	f887 3094 	strb.w	r3, [r7, #148]	@ 0x94
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 800924a:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 800924e:	2218      	movs	r2, #24
 8009250:	2100      	movs	r1, #0
 8009252:	4618      	mov	r0, r3
 8009254:	f004 f810 	bl	800d278 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8009258:	233f      	movs	r3, #63	@ 0x3f
 800925a:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
  rq.ocf = OCF_HAL_READ_CONFIG_DATA;
 800925e:	230d      	movs	r3, #13
 8009260:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
  rq.cparam = &cp;
 8009264:	f107 0394 	add.w	r3, r7, #148	@ 0x94
 8009268:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  rq.clen = sizeof(cp);
 800926c:	2301      	movs	r3, #1
 800926e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  rq.rparam = &rp;
 8009272:	f107 0314 	add.w	r3, r7, #20
 8009276:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  rq.rlen = sizeof(rp);
 800927a:	2380      	movs	r3, #128	@ 0x80
 800927c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  
  if (hci_send_req(&rq, FALSE) < 0)
 8009280:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8009284:	2100      	movs	r1, #0
 8009286:	4618      	mov	r0, r3
 8009288:	f000 fa46 	bl	8009718 <hci_send_req>
 800928c:	4603      	mov	r3, r0
 800928e:	2b00      	cmp	r3, #0
 8009290:	da01      	bge.n	8009296 <aci_hal_read_config_data+0x64>
    return BLE_STATUS_TIMEOUT;
 8009292:	23ff      	movs	r3, #255	@ 0xff
 8009294:	e01e      	b.n	80092d4 <aci_hal_read_config_data+0xa2>
  
  if(rp.status)
 8009296:	7d3b      	ldrb	r3, [r7, #20]
 8009298:	2b00      	cmp	r3, #0
 800929a:	d001      	beq.n	80092a0 <aci_hal_read_config_data+0x6e>
    return rp.status;
 800929c:	7d3b      	ldrb	r3, [r7, #20]
 800929e:	e019      	b.n	80092d4 <aci_hal_read_config_data+0xa2>
  
  *data_len_out_p = rq.rlen-1;
 80092a0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80092a4:	b2db      	uxtb	r3, r3
 80092a6:	3b01      	subs	r3, #1
 80092a8:	b2da      	uxtb	r2, r3
 80092aa:	68bb      	ldr	r3, [r7, #8]
 80092ac:	701a      	strb	r2, [r3, #0]
  
  BLUENRG_memcpy(data, rp.data, MIN(data_len, *data_len_out_p));
 80092ae:	68bb      	ldr	r3, [r7, #8]
 80092b0:	781b      	ldrb	r3, [r3, #0]
 80092b2:	461a      	mov	r2, r3
 80092b4:	89bb      	ldrh	r3, [r7, #12]
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d201      	bcs.n	80092be <aci_hal_read_config_data+0x8c>
 80092ba:	89ba      	ldrh	r2, [r7, #12]
 80092bc:	e002      	b.n	80092c4 <aci_hal_read_config_data+0x92>
 80092be:	68bb      	ldr	r3, [r7, #8]
 80092c0:	781b      	ldrb	r3, [r3, #0]
 80092c2:	461a      	mov	r2, r3
 80092c4:	f107 0314 	add.w	r3, r7, #20
 80092c8:	3301      	adds	r3, #1
 80092ca:	4619      	mov	r1, r3
 80092cc:	6878      	ldr	r0, [r7, #4]
 80092ce:	f004 f862 	bl	800d396 <memcpy>
  
  return 0;
 80092d2:	2300      	movs	r3, #0
}
 80092d4:	4618      	mov	r0, r3
 80092d6:	37b0      	adds	r7, #176	@ 0xb0
 80092d8:	46bd      	mov	sp, r7
 80092da:	bd80      	pop	{r7, pc}

080092dc <aci_hal_set_tx_power_level>:

tBleStatus aci_hal_set_tx_power_level(uint8_t en_high_power, uint8_t pa_level)
{
 80092dc:	b580      	push	{r7, lr}
 80092de:	b08a      	sub	sp, #40	@ 0x28
 80092e0:	af00      	add	r7, sp, #0
 80092e2:	4603      	mov	r3, r0
 80092e4:	460a      	mov	r2, r1
 80092e6:	71fb      	strb	r3, [r7, #7]
 80092e8:	4613      	mov	r3, r2
 80092ea:	71bb      	strb	r3, [r7, #6]
  struct hci_request rq;
  hal_set_tx_power_level_cp cp;    
  uint8_t status;
    
  cp.en_high_power = en_high_power;
 80092ec:	79fb      	ldrb	r3, [r7, #7]
 80092ee:	733b      	strb	r3, [r7, #12]
  cp.pa_level = pa_level;
 80092f0:	79bb      	ldrb	r3, [r7, #6]
 80092f2:	737b      	strb	r3, [r7, #13]

  BLUENRG_memset(&rq, 0, sizeof(rq));
 80092f4:	f107 0310 	add.w	r3, r7, #16
 80092f8:	2218      	movs	r2, #24
 80092fa:	2100      	movs	r1, #0
 80092fc:	4618      	mov	r0, r3
 80092fe:	f003 ffbb 	bl	800d278 <memset>
  rq.ogf = OGF_VENDOR_CMD;
 8009302:	233f      	movs	r3, #63	@ 0x3f
 8009304:	823b      	strh	r3, [r7, #16]
  rq.ocf = OCF_HAL_SET_TX_POWER_LEVEL;
 8009306:	230f      	movs	r3, #15
 8009308:	827b      	strh	r3, [r7, #18]
  rq.cparam = &cp;
 800930a:	f107 030c 	add.w	r3, r7, #12
 800930e:	61bb      	str	r3, [r7, #24]
  rq.clen = HAL_SET_TX_POWER_LEVEL_CP_SIZE;
 8009310:	2302      	movs	r3, #2
 8009312:	61fb      	str	r3, [r7, #28]
  rq.rparam = &status;
 8009314:	f107 030b 	add.w	r3, r7, #11
 8009318:	623b      	str	r3, [r7, #32]
  rq.rlen = 1;
 800931a:	2301      	movs	r3, #1
 800931c:	627b      	str	r3, [r7, #36]	@ 0x24

  if (hci_send_req(&rq, FALSE) < 0)
 800931e:	f107 0310 	add.w	r3, r7, #16
 8009322:	2100      	movs	r1, #0
 8009324:	4618      	mov	r0, r3
 8009326:	f000 f9f7 	bl	8009718 <hci_send_req>
 800932a:	4603      	mov	r3, r0
 800932c:	2b00      	cmp	r3, #0
 800932e:	da01      	bge.n	8009334 <aci_hal_set_tx_power_level+0x58>
    return BLE_STATUS_TIMEOUT;
 8009330:	23ff      	movs	r3, #255	@ 0xff
 8009332:	e000      	b.n	8009336 <aci_hal_set_tx_power_level+0x5a>

  return status;
 8009334:	7afb      	ldrb	r3, [r7, #11]
}
 8009336:	4618      	mov	r0, r3
 8009338:	3728      	adds	r7, #40	@ 0x28
 800933a:	46bd      	mov	sp, r7
 800933c:	bd80      	pop	{r7, pc}

0800933e <getBlueNRGVersion>:
#include "hci.h"
#include "hci_le.h"
#include "string.h"

uint8_t getBlueNRGVersion(uint8_t *hwVersion, uint16_t *fwVersion)
{
 800933e:	b590      	push	{r4, r7, lr}
 8009340:	b089      	sub	sp, #36	@ 0x24
 8009342:	af02      	add	r7, sp, #8
 8009344:	6078      	str	r0, [r7, #4]
 8009346:	6039      	str	r1, [r7, #0]
  uint8_t status;
  uint8_t hci_version, lmp_pal_version;
  uint16_t hci_revision, manufacturer_name, lmp_pal_subversion;

  status = hci_le_read_local_version(&hci_version, &hci_revision, &lmp_pal_version, 
 8009348:	f107 0410 	add.w	r4, r7, #16
 800934c:	f107 0215 	add.w	r2, r7, #21
 8009350:	f107 0112 	add.w	r1, r7, #18
 8009354:	f107 0016 	add.w	r0, r7, #22
 8009358:	f107 030e 	add.w	r3, r7, #14
 800935c:	9300      	str	r3, [sp, #0]
 800935e:	4623      	mov	r3, r4
 8009360:	f000 f851 	bl	8009406 <hci_le_read_local_version>
 8009364:	4603      	mov	r3, r0
 8009366:	75fb      	strb	r3, [r7, #23]
                                     &manufacturer_name, &lmp_pal_subversion);

  if (status == BLE_STATUS_SUCCESS) {
 8009368:	7dfb      	ldrb	r3, [r7, #23]
 800936a:	2b00      	cmp	r3, #0
 800936c:	d124      	bne.n	80093b8 <getBlueNRGVersion+0x7a>
    *hwVersion = hci_revision >> 8;
 800936e:	8a7b      	ldrh	r3, [r7, #18]
 8009370:	0a1b      	lsrs	r3, r3, #8
 8009372:	b29b      	uxth	r3, r3
 8009374:	b2da      	uxtb	r2, r3
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	701a      	strb	r2, [r3, #0]
    *fwVersion = (hci_revision & 0xFF) << 8;              // Major Version Number
 800937a:	8a7b      	ldrh	r3, [r7, #18]
 800937c:	021b      	lsls	r3, r3, #8
 800937e:	b29a      	uxth	r2, r3
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	801a      	strh	r2, [r3, #0]
    *fwVersion |= ((lmp_pal_subversion >> 4) & 0xF) << 4; // Minor Version Number
 8009384:	683b      	ldr	r3, [r7, #0]
 8009386:	881b      	ldrh	r3, [r3, #0]
 8009388:	b21a      	sxth	r2, r3
 800938a:	89fb      	ldrh	r3, [r7, #14]
 800938c:	b21b      	sxth	r3, r3
 800938e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009392:	b21b      	sxth	r3, r3
 8009394:	4313      	orrs	r3, r2
 8009396:	b21b      	sxth	r3, r3
 8009398:	b29a      	uxth	r2, r3
 800939a:	683b      	ldr	r3, [r7, #0]
 800939c:	801a      	strh	r2, [r3, #0]
    *fwVersion |= lmp_pal_subversion & 0xF;               // Patch Version Number
 800939e:	683b      	ldr	r3, [r7, #0]
 80093a0:	881b      	ldrh	r3, [r3, #0]
 80093a2:	b21a      	sxth	r2, r3
 80093a4:	89fb      	ldrh	r3, [r7, #14]
 80093a6:	b21b      	sxth	r3, r3
 80093a8:	f003 030f 	and.w	r3, r3, #15
 80093ac:	b21b      	sxth	r3, r3
 80093ae:	4313      	orrs	r3, r2
 80093b0:	b21b      	sxth	r3, r3
 80093b2:	b29a      	uxth	r2, r3
 80093b4:	683b      	ldr	r3, [r7, #0]
 80093b6:	801a      	strh	r2, [r3, #0]
  }
  return status;
 80093b8:	7dfb      	ldrb	r3, [r7, #23]
}
 80093ba:	4618      	mov	r0, r3
 80093bc:	371c      	adds	r7, #28
 80093be:	46bd      	mov	sp, r7
 80093c0:	bd90      	pop	{r4, r7, pc}

080093c2 <hci_reset>:

#define MIN(a,b)            ((a) < (b) )? (a) : (b)
#define MAX(a,b)            ((a) > (b) )? (a) : (b)

int hci_reset(void)
{
 80093c2:	b580      	push	{r7, lr}
 80093c4:	b088      	sub	sp, #32
 80093c6:	af00      	add	r7, sp, #0
  struct hci_request rq;
  uint8_t status;
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80093c8:	f107 0308 	add.w	r3, r7, #8
 80093cc:	2218      	movs	r2, #24
 80093ce:	2100      	movs	r1, #0
 80093d0:	4618      	mov	r0, r3
 80093d2:	f003 ff51 	bl	800d278 <memset>
  rq.ogf = OGF_HOST_CTL;
 80093d6:	2303      	movs	r3, #3
 80093d8:	813b      	strh	r3, [r7, #8]
  rq.ocf = OCF_RESET;
 80093da:	2303      	movs	r3, #3
 80093dc:	817b      	strh	r3, [r7, #10]
  rq.rparam = &status;
 80093de:	1dfb      	adds	r3, r7, #7
 80093e0:	61bb      	str	r3, [r7, #24]
  rq.rlen = 1;
 80093e2:	2301      	movs	r3, #1
 80093e4:	61fb      	str	r3, [r7, #28]
  
  if (hci_send_req(&rq, FALSE) < 0)
 80093e6:	f107 0308 	add.w	r3, r7, #8
 80093ea:	2100      	movs	r1, #0
 80093ec:	4618      	mov	r0, r3
 80093ee:	f000 f993 	bl	8009718 <hci_send_req>
 80093f2:	4603      	mov	r3, r0
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	da01      	bge.n	80093fc <hci_reset+0x3a>
    return BLE_STATUS_TIMEOUT;
 80093f8:	23ff      	movs	r3, #255	@ 0xff
 80093fa:	e000      	b.n	80093fe <hci_reset+0x3c>
  
  return status;  
 80093fc:	79fb      	ldrb	r3, [r7, #7]
}
 80093fe:	4618      	mov	r0, r3
 8009400:	3720      	adds	r7, #32
 8009402:	46bd      	mov	sp, r7
 8009404:	bd80      	pop	{r7, pc}

08009406 <hci_le_read_local_version>:
  return status;  
}

int hci_le_read_local_version(uint8_t *hci_version, uint16_t *hci_revision, uint8_t *lmp_pal_version, 
                              uint16_t *manufacturer_name, uint16_t *lmp_pal_subversion)
{
 8009406:	b580      	push	{r7, lr}
 8009408:	b08e      	sub	sp, #56	@ 0x38
 800940a:	af00      	add	r7, sp, #0
 800940c:	60f8      	str	r0, [r7, #12]
 800940e:	60b9      	str	r1, [r7, #8]
 8009410:	607a      	str	r2, [r7, #4]
 8009412:	603b      	str	r3, [r7, #0]
  struct hci_request rq;
  read_local_version_rp resp;
  
  BLUENRG_memset(&resp, 0, sizeof(resp));
 8009414:	f107 0314 	add.w	r3, r7, #20
 8009418:	2209      	movs	r2, #9
 800941a:	2100      	movs	r1, #0
 800941c:	4618      	mov	r0, r3
 800941e:	f003 ff2b 	bl	800d278 <memset>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 8009422:	f107 0320 	add.w	r3, r7, #32
 8009426:	2218      	movs	r2, #24
 8009428:	2100      	movs	r1, #0
 800942a:	4618      	mov	r0, r3
 800942c:	f003 ff24 	bl	800d278 <memset>
  rq.ogf = OGF_INFO_PARAM;
 8009430:	2304      	movs	r3, #4
 8009432:	843b      	strh	r3, [r7, #32]
  rq.ocf = OCF_READ_LOCAL_VERSION;
 8009434:	2301      	movs	r3, #1
 8009436:	847b      	strh	r3, [r7, #34]	@ 0x22
  rq.cparam = NULL;
 8009438:	2300      	movs	r3, #0
 800943a:	62bb      	str	r3, [r7, #40]	@ 0x28
  rq.clen = 0;
 800943c:	2300      	movs	r3, #0
 800943e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  rq.rparam = &resp;
 8009440:	f107 0314 	add.w	r3, r7, #20
 8009444:	633b      	str	r3, [r7, #48]	@ 0x30
  rq.rlen = READ_LOCAL_VERSION_RP_SIZE;
 8009446:	2309      	movs	r3, #9
 8009448:	637b      	str	r3, [r7, #52]	@ 0x34
  
  if (hci_send_req(&rq, FALSE) < 0)
 800944a:	f107 0320 	add.w	r3, r7, #32
 800944e:	2100      	movs	r1, #0
 8009450:	4618      	mov	r0, r3
 8009452:	f000 f961 	bl	8009718 <hci_send_req>
 8009456:	4603      	mov	r3, r0
 8009458:	2b00      	cmp	r3, #0
 800945a:	da01      	bge.n	8009460 <hci_le_read_local_version+0x5a>
    return BLE_STATUS_TIMEOUT;
 800945c:	23ff      	movs	r3, #255	@ 0xff
 800945e:	e018      	b.n	8009492 <hci_le_read_local_version+0x8c>
  
  if (resp.status) {
 8009460:	7d3b      	ldrb	r3, [r7, #20]
 8009462:	2b00      	cmp	r3, #0
 8009464:	d001      	beq.n	800946a <hci_le_read_local_version+0x64>
    return resp.status;
 8009466:	7d3b      	ldrb	r3, [r7, #20]
 8009468:	e013      	b.n	8009492 <hci_le_read_local_version+0x8c>
  }
  
  
  *hci_version = resp.hci_version;
 800946a:	7d7a      	ldrb	r2, [r7, #21]
 800946c:	68fb      	ldr	r3, [r7, #12]
 800946e:	701a      	strb	r2, [r3, #0]
  *hci_revision =  btohs(resp.hci_revision);
 8009470:	8afa      	ldrh	r2, [r7, #22]
 8009472:	68bb      	ldr	r3, [r7, #8]
 8009474:	801a      	strh	r2, [r3, #0]
  *lmp_pal_version = resp.lmp_pal_version;
 8009476:	7e3a      	ldrb	r2, [r7, #24]
 8009478:	687b      	ldr	r3, [r7, #4]
 800947a:	701a      	strb	r2, [r3, #0]
  *manufacturer_name = btohs(resp.manufacturer_name);
 800947c:	f8b7 3019 	ldrh.w	r3, [r7, #25]
 8009480:	b29a      	uxth	r2, r3
 8009482:	683b      	ldr	r3, [r7, #0]
 8009484:	801a      	strh	r2, [r3, #0]
  *lmp_pal_subversion = btohs(resp.lmp_pal_subversion);
 8009486:	f8b7 301b 	ldrh.w	r3, [r7, #27]
 800948a:	b29a      	uxth	r2, r3
 800948c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800948e:	801a      	strh	r2, [r3, #0]
  
  return 0;
 8009490:	2300      	movs	r3, #0
}
 8009492:	4618      	mov	r0, r3
 8009494:	3738      	adds	r7, #56	@ 0x38
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}

0800949a <hci_le_set_scan_resp_data>:
  
  return 0;
}

int hci_le_set_scan_resp_data(uint8_t length, const uint8_t data[])
{
 800949a:	b580      	push	{r7, lr}
 800949c:	b092      	sub	sp, #72	@ 0x48
 800949e:	af00      	add	r7, sp, #0
 80094a0:	4603      	mov	r3, r0
 80094a2:	6039      	str	r1, [r7, #0]
 80094a4:	71fb      	strb	r3, [r7, #7]
  struct hci_request rq;
  le_set_scan_response_data_cp scan_resp_cp;
  uint8_t status;
  
  BLUENRG_memset(&scan_resp_cp, 0, sizeof(scan_resp_cp));
 80094a6:	f107 0310 	add.w	r3, r7, #16
 80094aa:	2220      	movs	r2, #32
 80094ac:	2100      	movs	r1, #0
 80094ae:	4618      	mov	r0, r3
 80094b0:	f003 fee2 	bl	800d278 <memset>
  scan_resp_cp.length = length;
 80094b4:	79fb      	ldrb	r3, [r7, #7]
 80094b6:	743b      	strb	r3, [r7, #16]
  BLUENRG_memcpy(scan_resp_cp.data, data, MIN(31,length));
 80094b8:	79fb      	ldrb	r3, [r7, #7]
 80094ba:	2b1f      	cmp	r3, #31
 80094bc:	bf28      	it	cs
 80094be:	231f      	movcs	r3, #31
 80094c0:	b2db      	uxtb	r3, r3
 80094c2:	461a      	mov	r2, r3
 80094c4:	f107 0310 	add.w	r3, r7, #16
 80094c8:	3301      	adds	r3, #1
 80094ca:	6839      	ldr	r1, [r7, #0]
 80094cc:	4618      	mov	r0, r3
 80094ce:	f003 ff62 	bl	800d396 <memcpy>
  
  BLUENRG_memset(&rq, 0, sizeof(rq));
 80094d2:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80094d6:	2218      	movs	r2, #24
 80094d8:	2100      	movs	r1, #0
 80094da:	4618      	mov	r0, r3
 80094dc:	f003 fecc 	bl	800d278 <memset>
  rq.ogf = OGF_LE_CTL;
 80094e0:	2308      	movs	r3, #8
 80094e2:	863b      	strh	r3, [r7, #48]	@ 0x30
  rq.ocf = OCF_LE_SET_SCAN_RESPONSE_DATA;
 80094e4:	2309      	movs	r3, #9
 80094e6:	867b      	strh	r3, [r7, #50]	@ 0x32
  rq.cparam = &scan_resp_cp;
 80094e8:	f107 0310 	add.w	r3, r7, #16
 80094ec:	63bb      	str	r3, [r7, #56]	@ 0x38
  rq.clen = LE_SET_SCAN_RESPONSE_DATA_CP_SIZE;
 80094ee:	2320      	movs	r3, #32
 80094f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
  rq.rparam = &status;
 80094f2:	f107 030f 	add.w	r3, r7, #15
 80094f6:	643b      	str	r3, [r7, #64]	@ 0x40
  rq.rlen = 1;
 80094f8:	2301      	movs	r3, #1
 80094fa:	647b      	str	r3, [r7, #68]	@ 0x44
  
  if (hci_send_req(&rq, FALSE) < 0)
 80094fc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8009500:	2100      	movs	r1, #0
 8009502:	4618      	mov	r0, r3
 8009504:	f000 f908 	bl	8009718 <hci_send_req>
 8009508:	4603      	mov	r3, r0
 800950a:	2b00      	cmp	r3, #0
 800950c:	da01      	bge.n	8009512 <hci_le_set_scan_resp_data+0x78>
    return BLE_STATUS_TIMEOUT;
 800950e:	23ff      	movs	r3, #255	@ 0xff
 8009510:	e000      	b.n	8009514 <hci_le_set_scan_resp_data+0x7a>
  
  return status;
 8009512:	7bfb      	ldrb	r3, [r7, #15]
}
 8009514:	4618      	mov	r0, r3
 8009516:	3748      	adds	r7, #72	@ 0x48
 8009518:	46bd      	mov	sp, r7
 800951a:	bd80      	pop	{r7, pc}

0800951c <verify_packet>:
  *
  * @param  hciReadPacket The HCI data packet
  * @retval 0: valid packet, 1: incorrect packet, 2: wrong length (packet truncated or too long)
  */
static int verify_packet(const tHciDataPacket * hciReadPacket)
{
 800951c:	b480      	push	{r7}
 800951e:	b085      	sub	sp, #20
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
  const uint8_t *hci_pckt = hciReadPacket->dataBuff;
 8009524:	687b      	ldr	r3, [r7, #4]
 8009526:	3308      	adds	r3, #8
 8009528:	60fb      	str	r3, [r7, #12]
  
  if (hci_pckt[HCI_PCK_TYPE_OFFSET] != HCI_EVENT_PKT)
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	781b      	ldrb	r3, [r3, #0]
 800952e:	2b04      	cmp	r3, #4
 8009530:	d001      	beq.n	8009536 <verify_packet+0x1a>
    return 1; /* Incorrect type */
 8009532:	2301      	movs	r3, #1
 8009534:	e00c      	b.n	8009550 <verify_packet+0x34>
  
  if (hci_pckt[EVENT_PARAMETER_TOT_LEN_OFFSET] != hciReadPacket->data_len - (1+HCI_EVENT_HDR_SIZE))
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	3302      	adds	r3, #2
 800953a:	781b      	ldrb	r3, [r3, #0]
 800953c:	461a      	mov	r2, r3
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 8009544:	3b03      	subs	r3, #3
 8009546:	429a      	cmp	r2, r3
 8009548:	d001      	beq.n	800954e <verify_packet+0x32>
    return 2; /* Wrong length (packet truncated or too long) */
 800954a:	2302      	movs	r3, #2
 800954c:	e000      	b.n	8009550 <verify_packet+0x34>
  
  return 0;      
 800954e:	2300      	movs	r3, #0
}
 8009550:	4618      	mov	r0, r3
 8009552:	3714      	adds	r7, #20
 8009554:	46bd      	mov	sp, r7
 8009556:	f85d 7b04 	ldr.w	r7, [sp], #4
 800955a:	4770      	bx	lr

0800955c <send_cmd>:
  * @param  plen The HCI command length
  * @param  param The HCI command parameters
  * @retval None
  */
static void send_cmd(uint16_t ogf, uint16_t ocf, uint8_t plen, void *param)
{
 800955c:	b580      	push	{r7, lr}
 800955e:	b0a6      	sub	sp, #152	@ 0x98
 8009560:	af00      	add	r7, sp, #0
 8009562:	607b      	str	r3, [r7, #4]
 8009564:	4603      	mov	r3, r0
 8009566:	81fb      	strh	r3, [r7, #14]
 8009568:	460b      	mov	r3, r1
 800956a:	81bb      	strh	r3, [r7, #12]
 800956c:	4613      	mov	r3, r2
 800956e:	72fb      	strb	r3, [r7, #11]
  uint8_t payload[HCI_MAX_PAYLOAD_SIZE];  
  hci_command_hdr hc;
  
  hc.opcode = htobs(cmd_opcode_pack(ogf, ocf));
 8009570:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8009574:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009578:	b21a      	sxth	r2, r3
 800957a:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800957e:	029b      	lsls	r3, r3, #10
 8009580:	b21b      	sxth	r3, r3
 8009582:	4313      	orrs	r3, r2
 8009584:	b21b      	sxth	r3, r3
 8009586:	b29b      	uxth	r3, r3
 8009588:	82bb      	strh	r3, [r7, #20]
  hc.plen = plen;
 800958a:	7afb      	ldrb	r3, [r7, #11]
 800958c:	75bb      	strb	r3, [r7, #22]

  payload[0] = HCI_COMMAND_PKT;
 800958e:	2301      	movs	r3, #1
 8009590:	763b      	strb	r3, [r7, #24]
  BLUENRG_memcpy(payload + 1, &hc, sizeof(hc));
 8009592:	f107 0318 	add.w	r3, r7, #24
 8009596:	3301      	adds	r3, #1
 8009598:	461a      	mov	r2, r3
 800959a:	f107 0314 	add.w	r3, r7, #20
 800959e:	8819      	ldrh	r1, [r3, #0]
 80095a0:	789b      	ldrb	r3, [r3, #2]
 80095a2:	8011      	strh	r1, [r2, #0]
 80095a4:	7093      	strb	r3, [r2, #2]
  BLUENRG_memcpy(payload + HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE, param, plen);
 80095a6:	f107 0318 	add.w	r3, r7, #24
 80095aa:	3304      	adds	r3, #4
 80095ac:	7afa      	ldrb	r2, [r7, #11]
 80095ae:	6879      	ldr	r1, [r7, #4]
 80095b0:	4618      	mov	r0, r3
 80095b2:	f003 fef0 	bl	800d396 <memcpy>
  
  if (hciContext.io.Send)
 80095b6:	4b09      	ldr	r3, [pc, #36]	@ (80095dc <send_cmd+0x80>)
 80095b8:	691b      	ldr	r3, [r3, #16]
 80095ba:	2b00      	cmp	r3, #0
 80095bc:	d009      	beq.n	80095d2 <send_cmd+0x76>
  {
    hciContext.io.Send (payload, HCI_HDR_SIZE + HCI_COMMAND_HDR_SIZE + plen);
 80095be:	4b07      	ldr	r3, [pc, #28]	@ (80095dc <send_cmd+0x80>)
 80095c0:	691b      	ldr	r3, [r3, #16]
 80095c2:	7afa      	ldrb	r2, [r7, #11]
 80095c4:	b292      	uxth	r2, r2
 80095c6:	3204      	adds	r2, #4
 80095c8:	b291      	uxth	r1, r2
 80095ca:	f107 0218 	add.w	r2, r7, #24
 80095ce:	4610      	mov	r0, r2
 80095d0:	4798      	blx	r3
  }
}
 80095d2:	bf00      	nop
 80095d4:	3798      	adds	r7, #152	@ 0x98
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
 80095da:	bf00      	nop
 80095dc:	20002208 	.word	0x20002208

080095e0 <move_list>:
  * @param  dest_list
  * @param  src_list
  * @retval None
  */
static void move_list(tListNode * dest_list, tListNode * src_list)
{
 80095e0:	b580      	push	{r7, lr}
 80095e2:	b084      	sub	sp, #16
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	6039      	str	r1, [r7, #0]
  pListNode tmp_node;
  
  while (!list_is_empty(src_list))
 80095ea:	e00a      	b.n	8009602 <move_list+0x22>
  {
    list_remove_tail(src_list, &tmp_node);
 80095ec:	f107 030c 	add.w	r3, r7, #12
 80095f0:	4619      	mov	r1, r3
 80095f2:	6838      	ldr	r0, [r7, #0]
 80095f4:	f000 fae8 	bl	8009bc8 <list_remove_tail>
    list_insert_head(dest_list, tmp_node);
 80095f8:	68fb      	ldr	r3, [r7, #12]
 80095fa:	4619      	mov	r1, r3
 80095fc:	6878      	ldr	r0, [r7, #4]
 80095fe:	f000 fa4f 	bl	8009aa0 <list_insert_head>
  while (!list_is_empty(src_list))
 8009602:	6838      	ldr	r0, [r7, #0]
 8009604:	f000 fa2a 	bl	8009a5c <list_is_empty>
 8009608:	4603      	mov	r3, r0
 800960a:	2b00      	cmp	r3, #0
 800960c:	d0ee      	beq.n	80095ec <move_list+0xc>
  }
}
 800960e:	bf00      	nop
 8009610:	bf00      	nop
 8009612:	3710      	adds	r7, #16
 8009614:	46bd      	mov	sp, r7
 8009616:	bd80      	pop	{r7, pc}

08009618 <free_event_list>:
  *
  * @param  None
  * @retval None
  */
static void free_event_list(void)
{
 8009618:	b580      	push	{r7, lr}
 800961a:	b082      	sub	sp, #8
 800961c:	af00      	add	r7, sp, #0
  tHciDataPacket * pckt;

  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 800961e:	e009      	b.n	8009634 <free_event_list+0x1c>
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&pckt);    
 8009620:	1d3b      	adds	r3, r7, #4
 8009622:	4619      	mov	r1, r3
 8009624:	4809      	ldr	r0, [pc, #36]	@ (800964c <free_event_list+0x34>)
 8009626:	f000 faa8 	bl	8009b7a <list_remove_head>
    list_insert_tail(&hciReadPktPool, (tListNode *)pckt);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	4619      	mov	r1, r3
 800962e:	4808      	ldr	r0, [pc, #32]	@ (8009650 <free_event_list+0x38>)
 8009630:	f000 fa5c 	bl	8009aec <list_insert_tail>
  while(list_get_size(&hciReadPktPool) < HCI_READ_PACKET_NUM_MAX/2){
 8009634:	4806      	ldr	r0, [pc, #24]	@ (8009650 <free_event_list+0x38>)
 8009636:	f000 faee 	bl	8009c16 <list_get_size>
 800963a:	4603      	mov	r3, r0
 800963c:	2b01      	cmp	r3, #1
 800963e:	ddef      	ble.n	8009620 <free_event_list+0x8>
  }
}
 8009640:	bf00      	nop
 8009642:	bf00      	nop
 8009644:	3708      	adds	r7, #8
 8009646:	46bd      	mov	sp, r7
 8009648:	bd80      	pop	{r7, pc}
 800964a:	bf00      	nop
 800964c:	20001f44 	.word	0x20001f44
 8009650:	20001f3c 	.word	0x20001f3c

08009654 <hci_init>:

/********************** HCI Transport layer functions *****************************/

void hci_init(void(* UserEvtRx)(void* pData), void* pConf)
{
 8009654:	b580      	push	{r7, lr}
 8009656:	b084      	sub	sp, #16
 8009658:	af00      	add	r7, sp, #0
 800965a:	6078      	str	r0, [r7, #4]
 800965c:	6039      	str	r1, [r7, #0]
  uint8_t index;

  if(UserEvtRx != NULL)
 800965e:	687b      	ldr	r3, [r7, #4]
 8009660:	2b00      	cmp	r3, #0
 8009662:	d002      	beq.n	800966a <hci_init+0x16>
  {
    hciContext.UserEvtRx = UserEvtRx;
 8009664:	4a18      	ldr	r2, [pc, #96]	@ (80096c8 <hci_init+0x74>)
 8009666:	687b      	ldr	r3, [r7, #4]
 8009668:	61d3      	str	r3, [r2, #28]
  }
  
  /* Initialize list heads of ready and free hci data packet queues */
  list_init_head(&hciReadPktPool);
 800966a:	4818      	ldr	r0, [pc, #96]	@ (80096cc <hci_init+0x78>)
 800966c:	f000 f9e6 	bl	8009a3c <list_init_head>
  list_init_head(&hciReadPktRxQueue);
 8009670:	4817      	ldr	r0, [pc, #92]	@ (80096d0 <hci_init+0x7c>)
 8009672:	f000 f9e3 	bl	8009a3c <list_init_head>

  /* Initialize TL BLE layer */
  hci_tl_lowlevel_init();
 8009676:	f7f8 fa97 	bl	8001ba8 <hci_tl_lowlevel_init>
    
  /* Initialize the queue of free hci data packets */
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 800967a:	2300      	movs	r3, #0
 800967c:	73fb      	strb	r3, [r7, #15]
 800967e:	e00c      	b.n	800969a <hci_init+0x46>
  {
    list_insert_tail(&hciReadPktPool, (tListNode *)&hciReadPacketBuffer[index]);
 8009680:	7bfb      	ldrb	r3, [r7, #15]
 8009682:	228c      	movs	r2, #140	@ 0x8c
 8009684:	fb02 f303 	mul.w	r3, r2, r3
 8009688:	4a12      	ldr	r2, [pc, #72]	@ (80096d4 <hci_init+0x80>)
 800968a:	4413      	add	r3, r2
 800968c:	4619      	mov	r1, r3
 800968e:	480f      	ldr	r0, [pc, #60]	@ (80096cc <hci_init+0x78>)
 8009690:	f000 fa2c 	bl	8009aec <list_insert_tail>
  for (index = 0; index < HCI_READ_PACKET_NUM_MAX; index++)
 8009694:	7bfb      	ldrb	r3, [r7, #15]
 8009696:	3301      	adds	r3, #1
 8009698:	73fb      	strb	r3, [r7, #15]
 800969a:	7bfb      	ldrb	r3, [r7, #15]
 800969c:	2b04      	cmp	r3, #4
 800969e:	d9ef      	bls.n	8009680 <hci_init+0x2c>
  } 
  
  /* Initialize low level driver */
  if (hciContext.io.Init)  hciContext.io.Init(NULL);
 80096a0:	4b09      	ldr	r3, [pc, #36]	@ (80096c8 <hci_init+0x74>)
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	2b00      	cmp	r3, #0
 80096a6:	d003      	beq.n	80096b0 <hci_init+0x5c>
 80096a8:	4b07      	ldr	r3, [pc, #28]	@ (80096c8 <hci_init+0x74>)
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	2000      	movs	r0, #0
 80096ae:	4798      	blx	r3
  if (hciContext.io.Reset) hciContext.io.Reset();
 80096b0:	4b05      	ldr	r3, [pc, #20]	@ (80096c8 <hci_init+0x74>)
 80096b2:	689b      	ldr	r3, [r3, #8]
 80096b4:	2b00      	cmp	r3, #0
 80096b6:	d002      	beq.n	80096be <hci_init+0x6a>
 80096b8:	4b03      	ldr	r3, [pc, #12]	@ (80096c8 <hci_init+0x74>)
 80096ba:	689b      	ldr	r3, [r3, #8]
 80096bc:	4798      	blx	r3
}
 80096be:	bf00      	nop
 80096c0:	3710      	adds	r7, #16
 80096c2:	46bd      	mov	sp, r7
 80096c4:	bd80      	pop	{r7, pc}
 80096c6:	bf00      	nop
 80096c8:	20002208 	.word	0x20002208
 80096cc:	20001f3c 	.word	0x20001f3c
 80096d0:	20001f44 	.word	0x20001f44
 80096d4:	20001f4c 	.word	0x20001f4c

080096d8 <hci_register_io_bus>:

void hci_register_io_bus(tHciIO* fops)
{
 80096d8:	b480      	push	{r7}
 80096da:	b083      	sub	sp, #12
 80096dc:	af00      	add	r7, sp, #0
 80096de:	6078      	str	r0, [r7, #4]
  /* Register bus function */
  hciContext.io.Init    = fops->Init; 
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	681b      	ldr	r3, [r3, #0]
 80096e4:	4a0b      	ldr	r2, [pc, #44]	@ (8009714 <hci_register_io_bus+0x3c>)
 80096e6:	6013      	str	r3, [r2, #0]
  hciContext.io.Receive = fops->Receive;  
 80096e8:	687b      	ldr	r3, [r7, #4]
 80096ea:	68db      	ldr	r3, [r3, #12]
 80096ec:	4a09      	ldr	r2, [pc, #36]	@ (8009714 <hci_register_io_bus+0x3c>)
 80096ee:	60d3      	str	r3, [r2, #12]
  hciContext.io.Send    = fops->Send;
 80096f0:	687b      	ldr	r3, [r7, #4]
 80096f2:	691b      	ldr	r3, [r3, #16]
 80096f4:	4a07      	ldr	r2, [pc, #28]	@ (8009714 <hci_register_io_bus+0x3c>)
 80096f6:	6113      	str	r3, [r2, #16]
  hciContext.io.GetTick = fops->GetTick;
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	699b      	ldr	r3, [r3, #24]
 80096fc:	4a05      	ldr	r2, [pc, #20]	@ (8009714 <hci_register_io_bus+0x3c>)
 80096fe:	6193      	str	r3, [r2, #24]
  hciContext.io.Reset   = fops->Reset;
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	689b      	ldr	r3, [r3, #8]
 8009704:	4a03      	ldr	r2, [pc, #12]	@ (8009714 <hci_register_io_bus+0x3c>)
 8009706:	6093      	str	r3, [r2, #8]
}
 8009708:	bf00      	nop
 800970a:	370c      	adds	r7, #12
 800970c:	46bd      	mov	sp, r7
 800970e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009712:	4770      	bx	lr
 8009714:	20002208 	.word	0x20002208

08009718 <hci_send_req>:

int hci_send_req(struct hci_request* r, BOOL async)
{
 8009718:	b580      	push	{r7, lr}
 800971a:	b08e      	sub	sp, #56	@ 0x38
 800971c:	af00      	add	r7, sp, #0
 800971e:	6078      	str	r0, [r7, #4]
 8009720:	460b      	mov	r3, r1
 8009722:	70fb      	strb	r3, [r7, #3]
  uint8_t *ptr;
  uint16_t opcode = htobs(cmd_opcode_pack(r->ogf, r->ocf));
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	885b      	ldrh	r3, [r3, #2]
 8009728:	b21b      	sxth	r3, r3
 800972a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800972e:	b21a      	sxth	r2, r3
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	881b      	ldrh	r3, [r3, #0]
 8009734:	b21b      	sxth	r3, r3
 8009736:	029b      	lsls	r3, r3, #10
 8009738:	b21b      	sxth	r3, r3
 800973a:	4313      	orrs	r3, r2
 800973c:	b21b      	sxth	r3, r3
 800973e:	86fb      	strh	r3, [r7, #54]	@ 0x36
  hci_event_pckt *event_pckt;
  hci_uart_pckt *hci_hdr;

  tHciDataPacket * hciReadPacket = NULL;
 8009740:	2300      	movs	r3, #0
 8009742:	613b      	str	r3, [r7, #16]
  tListNode hciTempQueue;
  
  list_init_head(&hciTempQueue);
 8009744:	f107 0308 	add.w	r3, r7, #8
 8009748:	4618      	mov	r0, r3
 800974a:	f000 f977 	bl	8009a3c <list_init_head>

  free_event_list();
 800974e:	f7ff ff63 	bl	8009618 <free_event_list>
  
  send_cmd(r->ogf, r->ocf, r->clen, r->cparam);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	8818      	ldrh	r0, [r3, #0]
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	8859      	ldrh	r1, [r3, #2]
 800975a:	687b      	ldr	r3, [r7, #4]
 800975c:	68db      	ldr	r3, [r3, #12]
 800975e:	b2da      	uxtb	r2, r3
 8009760:	687b      	ldr	r3, [r7, #4]
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	f7ff fefa 	bl	800955c <send_cmd>
  
  if (async)
 8009768:	78fb      	ldrb	r3, [r7, #3]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d001      	beq.n	8009772 <hci_send_req+0x5a>
  {
    return 0;
 800976e:	2300      	movs	r3, #0
 8009770:	e0e2      	b.n	8009938 <hci_send_req+0x220>
    evt_cmd_complete  *cc;
    evt_cmd_status    *cs;
    evt_le_meta_event *me;
    uint32_t len;
    
    uint32_t tickstart = HAL_GetTick();
 8009772:	f7fa fc83 	bl	800407c <HAL_GetTick>
 8009776:	6338      	str	r0, [r7, #48]	@ 0x30
      
    while (1)
    {
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8009778:	f7fa fc80 	bl	800407c <HAL_GetTick>
 800977c:	4602      	mov	r2, r0
 800977e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009780:	1ad3      	subs	r3, r2, r3
 8009782:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8009786:	f200 80b3 	bhi.w	80098f0 <hci_send_req+0x1d8>
      {
        goto failed;
      }
      
      if (!list_is_empty(&hciReadPktRxQueue)) 
 800978a:	486d      	ldr	r0, [pc, #436]	@ (8009940 <hci_send_req+0x228>)
 800978c:	f000 f966 	bl	8009a5c <list_is_empty>
 8009790:	4603      	mov	r3, r0
 8009792:	2b00      	cmp	r3, #0
 8009794:	d000      	beq.n	8009798 <hci_send_req+0x80>
      if ((HAL_GetTick() - tickstart) > HCI_DEFAULT_TIMEOUT_MS)
 8009796:	e7ef      	b.n	8009778 <hci_send_req+0x60>
      {
        break;
 8009798:	bf00      	nop
      }
    }
    
    /* Extract packet from HCI event queue. */
    list_remove_head(&hciReadPktRxQueue, (tListNode **)&hciReadPacket);    
 800979a:	f107 0310 	add.w	r3, r7, #16
 800979e:	4619      	mov	r1, r3
 80097a0:	4867      	ldr	r0, [pc, #412]	@ (8009940 <hci_send_req+0x228>)
 80097a2:	f000 f9ea 	bl	8009b7a <list_remove_head>
    
    hci_hdr = (void *)hciReadPacket->dataBuff;
 80097a6:	693b      	ldr	r3, [r7, #16]
 80097a8:	3308      	adds	r3, #8
 80097aa:	62fb      	str	r3, [r7, #44]	@ 0x2c

    if (hci_hdr->type == HCI_EVENT_PKT)
 80097ac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097ae:	781b      	ldrb	r3, [r3, #0]
 80097b0:	2b04      	cmp	r3, #4
 80097b2:	d17f      	bne.n	80098b4 <hci_send_req+0x19c>
    {
      event_pckt = (void *)(hci_hdr->data);
 80097b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80097b6:	3301      	adds	r3, #1
 80097b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    
      ptr = hciReadPacket->dataBuff + (1 + HCI_EVENT_HDR_SIZE);
 80097ba:	693b      	ldr	r3, [r7, #16]
 80097bc:	3308      	adds	r3, #8
 80097be:	3303      	adds	r3, #3
 80097c0:	627b      	str	r3, [r7, #36]	@ 0x24
      len = hciReadPacket->data_len - (1 + HCI_EVENT_HDR_SIZE);
 80097c2:	693b      	ldr	r3, [r7, #16]
 80097c4:	f893 3088 	ldrb.w	r3, [r3, #136]	@ 0x88
 80097c8:	3b03      	subs	r3, #3
 80097ca:	623b      	str	r3, [r7, #32]
    
      switch (event_pckt->evt) 
 80097cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80097ce:	781b      	ldrb	r3, [r3, #0]
 80097d0:	2b3e      	cmp	r3, #62	@ 0x3e
 80097d2:	d04c      	beq.n	800986e <hci_send_req+0x156>
 80097d4:	2b3e      	cmp	r3, #62	@ 0x3e
 80097d6:	dc68      	bgt.n	80098aa <hci_send_req+0x192>
 80097d8:	2b10      	cmp	r3, #16
 80097da:	f000 808b 	beq.w	80098f4 <hci_send_req+0x1dc>
 80097de:	2b10      	cmp	r3, #16
 80097e0:	dc63      	bgt.n	80098aa <hci_send_req+0x192>
 80097e2:	2b0e      	cmp	r3, #14
 80097e4:	d023      	beq.n	800982e <hci_send_req+0x116>
 80097e6:	2b0f      	cmp	r3, #15
 80097e8:	d15f      	bne.n	80098aa <hci_send_req+0x192>
      {      
      case EVT_CMD_STATUS:
        cs = (void *) ptr;
 80097ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80097ec:	61bb      	str	r3, [r7, #24]
        
        if (cs->opcode != opcode)
 80097ee:	69bb      	ldr	r3, [r7, #24]
 80097f0:	885b      	ldrh	r3, [r3, #2]
 80097f2:	b29b      	uxth	r3, r3
 80097f4:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80097f6:	429a      	cmp	r2, r3
 80097f8:	d17e      	bne.n	80098f8 <hci_send_req+0x1e0>
          goto failed;
        
        if (r->event != EVT_CMD_STATUS) {
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	685b      	ldr	r3, [r3, #4]
 80097fe:	2b0f      	cmp	r3, #15
 8009800:	d004      	beq.n	800980c <hci_send_req+0xf4>
          if (cs->status) {
 8009802:	69bb      	ldr	r3, [r7, #24]
 8009804:	781b      	ldrb	r3, [r3, #0]
 8009806:	2b00      	cmp	r3, #0
 8009808:	d051      	beq.n	80098ae <hci_send_req+0x196>
            goto failed;
 800980a:	e078      	b.n	80098fe <hci_send_req+0x1e6>
          }
          break;
        }

        r->rlen = MIN(len, r->rlen);
 800980c:	687b      	ldr	r3, [r7, #4]
 800980e:	695a      	ldr	r2, [r3, #20]
 8009810:	6a3b      	ldr	r3, [r7, #32]
 8009812:	429a      	cmp	r2, r3
 8009814:	bf28      	it	cs
 8009816:	461a      	movcs	r2, r3
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	6918      	ldr	r0, [r3, #16]
 8009820:	687b      	ldr	r3, [r7, #4]
 8009822:	695b      	ldr	r3, [r3, #20]
 8009824:	461a      	mov	r2, r3
 8009826:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009828:	f003 fdb5 	bl	800d396 <memcpy>
        goto done;
 800982c:	e078      	b.n	8009920 <hci_send_req+0x208>
      
      case EVT_CMD_COMPLETE:
        cc = (void *) ptr;
 800982e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009830:	617b      	str	r3, [r7, #20]
      
        if (cc->opcode != opcode)
 8009832:	697b      	ldr	r3, [r7, #20]
 8009834:	f8b3 3001 	ldrh.w	r3, [r3, #1]
 8009838:	b29b      	uxth	r3, r3
 800983a:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 800983c:	429a      	cmp	r2, r3
 800983e:	d15d      	bne.n	80098fc <hci_send_req+0x1e4>
          goto failed;
      
        ptr += EVT_CMD_COMPLETE_SIZE;
 8009840:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009842:	3303      	adds	r3, #3
 8009844:	627b      	str	r3, [r7, #36]	@ 0x24
        len -= EVT_CMD_COMPLETE_SIZE;
 8009846:	6a3b      	ldr	r3, [r7, #32]
 8009848:	3b03      	subs	r3, #3
 800984a:	623b      	str	r3, [r7, #32]
      
        r->rlen = MIN(len, r->rlen);
 800984c:	687b      	ldr	r3, [r7, #4]
 800984e:	695a      	ldr	r2, [r3, #20]
 8009850:	6a3b      	ldr	r3, [r7, #32]
 8009852:	429a      	cmp	r2, r3
 8009854:	bf28      	it	cs
 8009856:	461a      	movcs	r2, r3
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, ptr, r->rlen);
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	6918      	ldr	r0, [r3, #16]
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	695b      	ldr	r3, [r3, #20]
 8009864:	461a      	mov	r2, r3
 8009866:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8009868:	f003 fd95 	bl	800d396 <memcpy>
        goto done;
 800986c:	e058      	b.n	8009920 <hci_send_req+0x208>
      
      case EVT_LE_META_EVENT:
        me = (void *) ptr;
 800986e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009870:	61fb      	str	r3, [r7, #28]
      
        if (me->subevent != r->event)
 8009872:	69fb      	ldr	r3, [r7, #28]
 8009874:	781b      	ldrb	r3, [r3, #0]
 8009876:	461a      	mov	r2, r3
 8009878:	687b      	ldr	r3, [r7, #4]
 800987a:	685b      	ldr	r3, [r3, #4]
 800987c:	429a      	cmp	r2, r3
 800987e:	d118      	bne.n	80098b2 <hci_send_req+0x19a>
          break;
      
        len -= 1;
 8009880:	6a3b      	ldr	r3, [r7, #32]
 8009882:	3b01      	subs	r3, #1
 8009884:	623b      	str	r3, [r7, #32]
        r->rlen = MIN(len, r->rlen);
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	695a      	ldr	r2, [r3, #20]
 800988a:	6a3b      	ldr	r3, [r7, #32]
 800988c:	429a      	cmp	r2, r3
 800988e:	bf28      	it	cs
 8009890:	461a      	movcs	r2, r3
 8009892:	687b      	ldr	r3, [r7, #4]
 8009894:	615a      	str	r2, [r3, #20]
        BLUENRG_memcpy(r->rparam, me->data, r->rlen);
 8009896:	687b      	ldr	r3, [r7, #4]
 8009898:	6918      	ldr	r0, [r3, #16]
 800989a:	69fb      	ldr	r3, [r7, #28]
 800989c:	1c59      	adds	r1, r3, #1
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	695b      	ldr	r3, [r3, #20]
 80098a2:	461a      	mov	r2, r3
 80098a4:	f003 fd77 	bl	800d396 <memcpy>
        goto done;
 80098a8:	e03a      	b.n	8009920 <hci_send_req+0x208>
      
      case EVT_HARDWARE_ERROR:            
        goto failed;
      
      default:      
        break;
 80098aa:	bf00      	nop
 80098ac:	e002      	b.n	80098b4 <hci_send_req+0x19c>
          break;
 80098ae:	bf00      	nop
 80098b0:	e000      	b.n	80098b4 <hci_send_req+0x19c>
          break;
 80098b2:	bf00      	nop
    
    /* If there are no more packets to be processed, be sure there is at list one
       packet in the pool to process the expected event.
       If no free packets are available, discard the processed event and insert it
       into the pool. */
    if (list_is_empty(&hciReadPktPool) && list_is_empty(&hciReadPktRxQueue)) {
 80098b4:	4823      	ldr	r0, [pc, #140]	@ (8009944 <hci_send_req+0x22c>)
 80098b6:	f000 f8d1 	bl	8009a5c <list_is_empty>
 80098ba:	4603      	mov	r3, r0
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d00d      	beq.n	80098dc <hci_send_req+0x1c4>
 80098c0:	481f      	ldr	r0, [pc, #124]	@ (8009940 <hci_send_req+0x228>)
 80098c2:	f000 f8cb 	bl	8009a5c <list_is_empty>
 80098c6:	4603      	mov	r3, r0
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d007      	beq.n	80098dc <hci_send_req+0x1c4>
      list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 80098cc:	693b      	ldr	r3, [r7, #16]
 80098ce:	4619      	mov	r1, r3
 80098d0:	481c      	ldr	r0, [pc, #112]	@ (8009944 <hci_send_req+0x22c>)
 80098d2:	f000 f90b 	bl	8009aec <list_insert_tail>
      hciReadPacket=NULL;
 80098d6:	2300      	movs	r3, #0
 80098d8:	613b      	str	r3, [r7, #16]
 80098da:	e008      	b.n	80098ee <hci_send_req+0x1d6>
    else {
      /* Insert the packet in a different queue. These packets will be
      inserted back in the main queue just before exiting from send_req(), so that
      these events can be processed by the application.
    */
    list_insert_tail(&hciTempQueue, (tListNode *)hciReadPacket);
 80098dc:	693a      	ldr	r2, [r7, #16]
 80098de:	f107 0308 	add.w	r3, r7, #8
 80098e2:	4611      	mov	r1, r2
 80098e4:	4618      	mov	r0, r3
 80098e6:	f000 f901 	bl	8009aec <list_insert_tail>
      hciReadPacket=NULL;
 80098ea:	2300      	movs	r3, #0
 80098ec:	613b      	str	r3, [r7, #16]
  {
 80098ee:	e740      	b.n	8009772 <hci_send_req+0x5a>
        goto failed;
 80098f0:	bf00      	nop
 80098f2:	e004      	b.n	80098fe <hci_send_req+0x1e6>
        goto failed;
 80098f4:	bf00      	nop
 80098f6:	e002      	b.n	80098fe <hci_send_req+0x1e6>
          goto failed;
 80098f8:	bf00      	nop
 80098fa:	e000      	b.n	80098fe <hci_send_req+0x1e6>
          goto failed;
 80098fc:	bf00      	nop
    }
  }
  
failed: 
  if (hciReadPacket!=NULL) {
 80098fe:	693b      	ldr	r3, [r7, #16]
 8009900:	2b00      	cmp	r3, #0
 8009902:	d004      	beq.n	800990e <hci_send_req+0x1f6>
    list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8009904:	693b      	ldr	r3, [r7, #16]
 8009906:	4619      	mov	r1, r3
 8009908:	480e      	ldr	r0, [pc, #56]	@ (8009944 <hci_send_req+0x22c>)
 800990a:	f000 f8c9 	bl	8009aa0 <list_insert_head>
  }
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800990e:	f107 0308 	add.w	r3, r7, #8
 8009912:	4619      	mov	r1, r3
 8009914:	480a      	ldr	r0, [pc, #40]	@ (8009940 <hci_send_req+0x228>)
 8009916:	f7ff fe63 	bl	80095e0 <move_list>

  return -1;
 800991a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800991e:	e00b      	b.n	8009938 <hci_send_req+0x220>
  
done:
  /* Insert the packet back into the pool.*/
  list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket); 
 8009920:	693b      	ldr	r3, [r7, #16]
 8009922:	4619      	mov	r1, r3
 8009924:	4807      	ldr	r0, [pc, #28]	@ (8009944 <hci_send_req+0x22c>)
 8009926:	f000 f8bb 	bl	8009aa0 <list_insert_head>
  move_list(&hciReadPktRxQueue, &hciTempQueue);
 800992a:	f107 0308 	add.w	r3, r7, #8
 800992e:	4619      	mov	r1, r3
 8009930:	4803      	ldr	r0, [pc, #12]	@ (8009940 <hci_send_req+0x228>)
 8009932:	f7ff fe55 	bl	80095e0 <move_list>

  return 0;
 8009936:	2300      	movs	r3, #0
}
 8009938:	4618      	mov	r0, r3
 800993a:	3738      	adds	r7, #56	@ 0x38
 800993c:	46bd      	mov	sp, r7
 800993e:	bd80      	pop	{r7, pc}
 8009940:	20001f44 	.word	0x20001f44
 8009944:	20001f3c 	.word	0x20001f3c

08009948 <hci_user_evt_proc>:

void hci_user_evt_proc(void)
{
 8009948:	b580      	push	{r7, lr}
 800994a:	b082      	sub	sp, #8
 800994c:	af00      	add	r7, sp, #0
  tHciDataPacket * hciReadPacket = NULL;
 800994e:	2300      	movs	r3, #0
 8009950:	607b      	str	r3, [r7, #4]
     
  /* process any pending events read */
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 8009952:	e013      	b.n	800997c <hci_user_evt_proc+0x34>
  {
    list_remove_head (&hciReadPktRxQueue, (tListNode **)&hciReadPacket);
 8009954:	1d3b      	adds	r3, r7, #4
 8009956:	4619      	mov	r1, r3
 8009958:	480e      	ldr	r0, [pc, #56]	@ (8009994 <hci_user_evt_proc+0x4c>)
 800995a:	f000 f90e 	bl	8009b7a <list_remove_head>

    if (hciContext.UserEvtRx != NULL)
 800995e:	4b0e      	ldr	r3, [pc, #56]	@ (8009998 <hci_user_evt_proc+0x50>)
 8009960:	69db      	ldr	r3, [r3, #28]
 8009962:	2b00      	cmp	r3, #0
 8009964:	d005      	beq.n	8009972 <hci_user_evt_proc+0x2a>
    {
      hciContext.UserEvtRx(hciReadPacket->dataBuff);
 8009966:	4b0c      	ldr	r3, [pc, #48]	@ (8009998 <hci_user_evt_proc+0x50>)
 8009968:	69db      	ldr	r3, [r3, #28]
 800996a:	687a      	ldr	r2, [r7, #4]
 800996c:	3208      	adds	r2, #8
 800996e:	4610      	mov	r0, r2
 8009970:	4798      	blx	r3
    }

    list_insert_tail(&hciReadPktPool, (tListNode *)hciReadPacket);
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	4619      	mov	r1, r3
 8009976:	4809      	ldr	r0, [pc, #36]	@ (800999c <hci_user_evt_proc+0x54>)
 8009978:	f000 f8b8 	bl	8009aec <list_insert_tail>
  while (list_is_empty(&hciReadPktRxQueue) == FALSE)
 800997c:	4805      	ldr	r0, [pc, #20]	@ (8009994 <hci_user_evt_proc+0x4c>)
 800997e:	f000 f86d 	bl	8009a5c <list_is_empty>
 8009982:	4603      	mov	r3, r0
 8009984:	2b00      	cmp	r3, #0
 8009986:	d0e5      	beq.n	8009954 <hci_user_evt_proc+0xc>
  }
}
 8009988:	bf00      	nop
 800998a:	bf00      	nop
 800998c:	3708      	adds	r7, #8
 800998e:	46bd      	mov	sp, r7
 8009990:	bd80      	pop	{r7, pc}
 8009992:	bf00      	nop
 8009994:	20001f44 	.word	0x20001f44
 8009998:	20002208 	.word	0x20002208
 800999c:	20001f3c 	.word	0x20001f3c

080099a0 <hci_notify_asynch_evt>:

int32_t hci_notify_asynch_evt(void* pdata)
{
 80099a0:	b580      	push	{r7, lr}
 80099a2:	b086      	sub	sp, #24
 80099a4:	af00      	add	r7, sp, #0
 80099a6:	6078      	str	r0, [r7, #4]
  tHciDataPacket * hciReadPacket = NULL;
 80099a8:	2300      	movs	r3, #0
 80099aa:	60fb      	str	r3, [r7, #12]
  uint8_t data_len;
  
  int32_t ret = 0;
 80099ac:	2300      	movs	r3, #0
 80099ae:	617b      	str	r3, [r7, #20]
  
  if (list_is_empty (&hciReadPktPool) == FALSE)
 80099b0:	481f      	ldr	r0, [pc, #124]	@ (8009a30 <hci_notify_asynch_evt+0x90>)
 80099b2:	f000 f853 	bl	8009a5c <list_is_empty>
 80099b6:	4603      	mov	r3, r0
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d132      	bne.n	8009a22 <hci_notify_asynch_evt+0x82>
  {
    /* Queuing a packet to read */
    list_remove_head (&hciReadPktPool, (tListNode **)&hciReadPacket);
 80099bc:	f107 030c 	add.w	r3, r7, #12
 80099c0:	4619      	mov	r1, r3
 80099c2:	481b      	ldr	r0, [pc, #108]	@ (8009a30 <hci_notify_asynch_evt+0x90>)
 80099c4:	f000 f8d9 	bl	8009b7a <list_remove_head>
    
    if (hciContext.io.Receive)
 80099c8:	4b1a      	ldr	r3, [pc, #104]	@ (8009a34 <hci_notify_asynch_evt+0x94>)
 80099ca:	68db      	ldr	r3, [r3, #12]
 80099cc:	2b00      	cmp	r3, #0
 80099ce:	d02a      	beq.n	8009a26 <hci_notify_asynch_evt+0x86>
    {
      data_len = hciContext.io.Receive(hciReadPacket->dataBuff, HCI_READ_PACKET_SIZE);
 80099d0:	4b18      	ldr	r3, [pc, #96]	@ (8009a34 <hci_notify_asynch_evt+0x94>)
 80099d2:	68db      	ldr	r3, [r3, #12]
 80099d4:	68fa      	ldr	r2, [r7, #12]
 80099d6:	3208      	adds	r2, #8
 80099d8:	2180      	movs	r1, #128	@ 0x80
 80099da:	4610      	mov	r0, r2
 80099dc:	4798      	blx	r3
 80099de:	4603      	mov	r3, r0
 80099e0:	74fb      	strb	r3, [r7, #19]
      if (data_len > 0)
 80099e2:	7cfb      	ldrb	r3, [r7, #19]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d016      	beq.n	8009a16 <hci_notify_asynch_evt+0x76>
      {                    
        hciReadPacket->data_len = data_len;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	7cfa      	ldrb	r2, [r7, #19]
 80099ec:	f883 2088 	strb.w	r2, [r3, #136]	@ 0x88
        if (verify_packet(hciReadPacket) == 0)
 80099f0:	68fb      	ldr	r3, [r7, #12]
 80099f2:	4618      	mov	r0, r3
 80099f4:	f7ff fd92 	bl	800951c <verify_packet>
 80099f8:	4603      	mov	r3, r0
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d105      	bne.n	8009a0a <hci_notify_asynch_evt+0x6a>
          list_insert_tail(&hciReadPktRxQueue, (tListNode *)hciReadPacket);
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	4619      	mov	r1, r3
 8009a02:	480d      	ldr	r0, [pc, #52]	@ (8009a38 <hci_notify_asynch_evt+0x98>)
 8009a04:	f000 f872 	bl	8009aec <list_insert_tail>
 8009a08:	e00d      	b.n	8009a26 <hci_notify_asynch_evt+0x86>
        else
          list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);          
 8009a0a:	68fb      	ldr	r3, [r7, #12]
 8009a0c:	4619      	mov	r1, r3
 8009a0e:	4808      	ldr	r0, [pc, #32]	@ (8009a30 <hci_notify_asynch_evt+0x90>)
 8009a10:	f000 f846 	bl	8009aa0 <list_insert_head>
 8009a14:	e007      	b.n	8009a26 <hci_notify_asynch_evt+0x86>
      }
      else 
      {
        /* Insert the packet back into the pool*/
        list_insert_head(&hciReadPktPool, (tListNode *)hciReadPacket);
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	4619      	mov	r1, r3
 8009a1a:	4805      	ldr	r0, [pc, #20]	@ (8009a30 <hci_notify_asynch_evt+0x90>)
 8009a1c:	f000 f840 	bl	8009aa0 <list_insert_head>
 8009a20:	e001      	b.n	8009a26 <hci_notify_asynch_evt+0x86>
      }
    }
  }
  else 
  {
    ret = 1;
 8009a22:	2301      	movs	r3, #1
 8009a24:	617b      	str	r3, [r7, #20]
  }
  return ret;
 8009a26:	697b      	ldr	r3, [r7, #20]

}
 8009a28:	4618      	mov	r0, r3
 8009a2a:	3718      	adds	r7, #24
 8009a2c:	46bd      	mov	sp, r7
 8009a2e:	bd80      	pop	{r7, pc}
 8009a30:	20001f3c 	.word	0x20001f3c
 8009a34:	20002208 	.word	0x20002208
 8009a38:	20001f44 	.word	0x20001f44

08009a3c <list_init_head>:

/******************************************************************************
 * Function Definitions 
******************************************************************************/
void list_init_head (tListNode * listHead)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b083      	sub	sp, #12
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
  listHead->next = listHead;
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	687a      	ldr	r2, [r7, #4]
 8009a48:	601a      	str	r2, [r3, #0]
  listHead->prev = listHead;	
 8009a4a:	687b      	ldr	r3, [r7, #4]
 8009a4c:	687a      	ldr	r2, [r7, #4]
 8009a4e:	605a      	str	r2, [r3, #4]
}
 8009a50:	bf00      	nop
 8009a52:	370c      	adds	r7, #12
 8009a54:	46bd      	mov	sp, r7
 8009a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5a:	4770      	bx	lr

08009a5c <list_is_empty>:

uint8_t list_is_empty (tListNode * listHead)
{
 8009a5c:	b480      	push	{r7}
 8009a5e:	b087      	sub	sp, #28
 8009a60:	af00      	add	r7, sp, #0
 8009a62:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009a64:	f3ef 8310 	mrs	r3, PRIMASK
 8009a68:	60fb      	str	r3, [r7, #12]
  return(result);
 8009a6a:	68fb      	ldr	r3, [r7, #12]
  uint8_t return_value;
  
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009a6c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8009a6e:	b672      	cpsid	i
}
 8009a70:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
   
  if(listHead->next == listHead)
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	687a      	ldr	r2, [r7, #4]
 8009a78:	429a      	cmp	r2, r3
 8009a7a:	d102      	bne.n	8009a82 <list_is_empty+0x26>
  {
    return_value = 1;
 8009a7c:	2301      	movs	r3, #1
 8009a7e:	75fb      	strb	r3, [r7, #23]
 8009a80:	e001      	b.n	8009a86 <list_is_empty+0x2a>
  }
  else
  {
    return_value = 0;
 8009a82:	2300      	movs	r3, #0
 8009a84:	75fb      	strb	r3, [r7, #23]
 8009a86:	693b      	ldr	r3, [r7, #16]
 8009a88:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009a8a:	68bb      	ldr	r3, [r7, #8]
 8009a8c:	f383 8810 	msr	PRIMASK, r3
}
 8009a90:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return return_value;
 8009a92:	7dfb      	ldrb	r3, [r7, #23]
}
 8009a94:	4618      	mov	r0, r3
 8009a96:	371c      	adds	r7, #28
 8009a98:	46bd      	mov	sp, r7
 8009a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a9e:	4770      	bx	lr

08009aa0 <list_insert_head>:

void list_insert_head (tListNode * listHead, tListNode * node)
{
 8009aa0:	b480      	push	{r7}
 8009aa2:	b087      	sub	sp, #28
 8009aa4:	af00      	add	r7, sp, #0
 8009aa6:	6078      	str	r0, [r7, #4]
 8009aa8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009aaa:	f3ef 8310 	mrs	r3, PRIMASK
 8009aae:	60fb      	str	r3, [r7, #12]
  return(result);
 8009ab0:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009ab2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009ab4:	b672      	cpsid	i
}
 8009ab6:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead->next;
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681a      	ldr	r2, [r3, #0]
 8009abc:	683b      	ldr	r3, [r7, #0]
 8009abe:	601a      	str	r2, [r3, #0]
  node->prev = listHead;
 8009ac0:	683b      	ldr	r3, [r7, #0]
 8009ac2:	687a      	ldr	r2, [r7, #4]
 8009ac4:	605a      	str	r2, [r3, #4]
  listHead->next = node;
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	683a      	ldr	r2, [r7, #0]
 8009aca:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node;
 8009acc:	683b      	ldr	r3, [r7, #0]
 8009ace:	681b      	ldr	r3, [r3, #0]
 8009ad0:	683a      	ldr	r2, [r7, #0]
 8009ad2:	605a      	str	r2, [r3, #4]
 8009ad4:	697b      	ldr	r3, [r7, #20]
 8009ad6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009ad8:	693b      	ldr	r3, [r7, #16]
 8009ada:	f383 8810 	msr	PRIMASK, r3
}
 8009ade:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009ae0:	bf00      	nop
 8009ae2:	371c      	adds	r7, #28
 8009ae4:	46bd      	mov	sp, r7
 8009ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aea:	4770      	bx	lr

08009aec <list_insert_tail>:

void list_insert_tail (tListNode * listHead, tListNode * node)
{
 8009aec:	b480      	push	{r7}
 8009aee:	b087      	sub	sp, #28
 8009af0:	af00      	add	r7, sp, #0
 8009af2:	6078      	str	r0, [r7, #4]
 8009af4:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009af6:	f3ef 8310 	mrs	r3, PRIMASK
 8009afa:	60fb      	str	r3, [r7, #12]
  return(result);
 8009afc:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009afe:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009b00:	b672      	cpsid	i
}
 8009b02:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  node->next = listHead;
 8009b04:	683b      	ldr	r3, [r7, #0]
 8009b06:	687a      	ldr	r2, [r7, #4]
 8009b08:	601a      	str	r2, [r3, #0]
  node->prev = listHead->prev;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	685a      	ldr	r2, [r3, #4]
 8009b0e:	683b      	ldr	r3, [r7, #0]
 8009b10:	605a      	str	r2, [r3, #4]
  listHead->prev = node;
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	683a      	ldr	r2, [r7, #0]
 8009b16:	605a      	str	r2, [r3, #4]
  (node->prev)->next = node;
 8009b18:	683b      	ldr	r3, [r7, #0]
 8009b1a:	685b      	ldr	r3, [r3, #4]
 8009b1c:	683a      	ldr	r2, [r7, #0]
 8009b1e:	601a      	str	r2, [r3, #0]
 8009b20:	697b      	ldr	r3, [r7, #20]
 8009b22:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b24:	693b      	ldr	r3, [r7, #16]
 8009b26:	f383 8810 	msr	PRIMASK, r3
}
 8009b2a:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009b2c:	bf00      	nop
 8009b2e:	371c      	adds	r7, #28
 8009b30:	46bd      	mov	sp, r7
 8009b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b36:	4770      	bx	lr

08009b38 <list_remove_node>:

void list_remove_node (tListNode * node)
{
 8009b38:	b480      	push	{r7}
 8009b3a:	b087      	sub	sp, #28
 8009b3c:	af00      	add	r7, sp, #0
 8009b3e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b40:	f3ef 8310 	mrs	r3, PRIMASK
 8009b44:	60fb      	str	r3, [r7, #12]
  return(result);
 8009b46:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009b48:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009b4a:	b672      	cpsid	i
}
 8009b4c:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  (node->prev)->next = node->next;
 8009b4e:	687b      	ldr	r3, [r7, #4]
 8009b50:	685b      	ldr	r3, [r3, #4]
 8009b52:	687a      	ldr	r2, [r7, #4]
 8009b54:	6812      	ldr	r2, [r2, #0]
 8009b56:	601a      	str	r2, [r3, #0]
  (node->next)->prev = node->prev;
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	681b      	ldr	r3, [r3, #0]
 8009b5c:	687a      	ldr	r2, [r7, #4]
 8009b5e:	6852      	ldr	r2, [r2, #4]
 8009b60:	605a      	str	r2, [r3, #4]
 8009b62:	697b      	ldr	r3, [r7, #20]
 8009b64:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009b66:	693b      	ldr	r3, [r7, #16]
 8009b68:	f383 8810 	msr	PRIMASK, r3
}
 8009b6c:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009b6e:	bf00      	nop
 8009b70:	371c      	adds	r7, #28
 8009b72:	46bd      	mov	sp, r7
 8009b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b78:	4770      	bx	lr

08009b7a <list_remove_head>:

void list_remove_head (tListNode * listHead, tListNode ** node )
{
 8009b7a:	b580      	push	{r7, lr}
 8009b7c:	b086      	sub	sp, #24
 8009b7e:	af00      	add	r7, sp, #0
 8009b80:	6078      	str	r0, [r7, #4]
 8009b82:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009b84:	f3ef 8310 	mrs	r3, PRIMASK
 8009b88:	60fb      	str	r3, [r7, #12]
  return(result);
 8009b8a:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009b8c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009b8e:	b672      	cpsid	i
}
 8009b90:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->next;
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681a      	ldr	r2, [r3, #0]
 8009b96:	683b      	ldr	r3, [r7, #0]
 8009b98:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->next);
 8009b9a:	687b      	ldr	r3, [r7, #4]
 8009b9c:	681b      	ldr	r3, [r3, #0]
 8009b9e:	4618      	mov	r0, r3
 8009ba0:	f7ff ffca 	bl	8009b38 <list_remove_node>
  (*node)->next = NULL;
 8009ba4:	683b      	ldr	r3, [r7, #0]
 8009ba6:	681b      	ldr	r3, [r3, #0]
 8009ba8:	2200      	movs	r2, #0
 8009baa:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8009bac:	683b      	ldr	r3, [r7, #0]
 8009bae:	681b      	ldr	r3, [r3, #0]
 8009bb0:	2200      	movs	r2, #0
 8009bb2:	605a      	str	r2, [r3, #4]
 8009bb4:	697b      	ldr	r3, [r7, #20]
 8009bb6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009bb8:	693b      	ldr	r3, [r7, #16]
 8009bba:	f383 8810 	msr	PRIMASK, r3
}
 8009bbe:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009bc0:	bf00      	nop
 8009bc2:	3718      	adds	r7, #24
 8009bc4:	46bd      	mov	sp, r7
 8009bc6:	bd80      	pop	{r7, pc}

08009bc8 <list_remove_tail>:

void list_remove_tail (tListNode * listHead, tListNode ** node )
{
 8009bc8:	b580      	push	{r7, lr}
 8009bca:	b086      	sub	sp, #24
 8009bcc:	af00      	add	r7, sp, #0
 8009bce:	6078      	str	r0, [r7, #4]
 8009bd0:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009bd2:	f3ef 8310 	mrs	r3, PRIMASK
 8009bd6:	60fb      	str	r3, [r7, #12]
  return(result);
 8009bd8:	68fb      	ldr	r3, [r7, #12]
  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009bda:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009bdc:	b672      	cpsid	i
}
 8009bde:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/
  
  *node = listHead->prev;
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	685a      	ldr	r2, [r3, #4]
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	601a      	str	r2, [r3, #0]
  list_remove_node (listHead->prev);
 8009be8:	687b      	ldr	r3, [r7, #4]
 8009bea:	685b      	ldr	r3, [r3, #4]
 8009bec:	4618      	mov	r0, r3
 8009bee:	f7ff ffa3 	bl	8009b38 <list_remove_node>
  (*node)->next = NULL;
 8009bf2:	683b      	ldr	r3, [r7, #0]
 8009bf4:	681b      	ldr	r3, [r3, #0]
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	601a      	str	r2, [r3, #0]
  (*node)->prev = NULL;
 8009bfa:	683b      	ldr	r3, [r7, #0]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	2200      	movs	r2, #0
 8009c00:	605a      	str	r2, [r3, #4]
 8009c02:	697b      	ldr	r3, [r7, #20]
 8009c04:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c06:	693b      	ldr	r3, [r7, #16]
 8009c08:	f383 8810 	msr	PRIMASK, r3
}
 8009c0c:	bf00      	nop
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}
 8009c0e:	bf00      	nop
 8009c10:	3718      	adds	r7, #24
 8009c12:	46bd      	mov	sp, r7
 8009c14:	bd80      	pop	{r7, pc}

08009c16 <list_get_size>:
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
}

int list_get_size (tListNode * listHead)
{
 8009c16:	b480      	push	{r7}
 8009c18:	b089      	sub	sp, #36	@ 0x24
 8009c1a:	af00      	add	r7, sp, #0
 8009c1c:	6078      	str	r0, [r7, #4]
  int size = 0;
 8009c1e:	2300      	movs	r3, #0
 8009c20:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8009c22:	f3ef 8310 	mrs	r3, PRIMASK
 8009c26:	613b      	str	r3, [r7, #16]
  return(result);
 8009c28:	693b      	ldr	r3, [r7, #16]
  tListNode * temp;

  uint32_t uwPRIMASK_Bit;
  uwPRIMASK_Bit = __get_PRIMASK();  /**< backup PRIMASK bit */
 8009c2a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8009c2c:	b672      	cpsid	i
}
 8009c2e:	bf00      	nop
  __disable_irq();                  /**< Disable all interrupts by setting PRIMASK bit on Cortex*/

  temp = listHead->next;
 8009c30:	687b      	ldr	r3, [r7, #4]
 8009c32:	681b      	ldr	r3, [r3, #0]
 8009c34:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8009c36:	e005      	b.n	8009c44 <list_get_size+0x2e>
  {
    size++;
 8009c38:	69fb      	ldr	r3, [r7, #28]
 8009c3a:	3301      	adds	r3, #1
 8009c3c:	61fb      	str	r3, [r7, #28]
    temp = temp->next;		
 8009c3e:	69bb      	ldr	r3, [r7, #24]
 8009c40:	681b      	ldr	r3, [r3, #0]
 8009c42:	61bb      	str	r3, [r7, #24]
  while (temp != listHead)
 8009c44:	69ba      	ldr	r2, [r7, #24]
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	429a      	cmp	r2, r3
 8009c4a:	d1f5      	bne.n	8009c38 <list_get_size+0x22>
 8009c4c:	697b      	ldr	r3, [r7, #20]
 8009c4e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	f383 8810 	msr	PRIMASK, r3
}
 8009c56:	bf00      	nop
  }
  
  __set_PRIMASK(uwPRIMASK_Bit);     /**< Restore PRIMASK bit*/
  
  return (size);
 8009c58:	69fb      	ldr	r3, [r7, #28]
}
 8009c5a:	4618      	mov	r0, r3
 8009c5c:	3724      	adds	r7, #36	@ 0x24
 8009c5e:	46bd      	mov	sp, r7
 8009c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c64:	4770      	bx	lr
	...

08009c68 <network_configure_activations>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_activations(
  ai_network* net_ctx, const ai_network_params* params)
{
 8009c68:	b580      	push	{r7, lr}
 8009c6a:	b082      	sub	sp, #8
 8009c6c:	af00      	add	r7, sp, #0
 8009c6e:	6078      	str	r0, [r7, #4]
 8009c70:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_activations_map(g_network_activations_map, 1, params)) {
 8009c72:	683a      	ldr	r2, [r7, #0]
 8009c74:	2101      	movs	r1, #1
 8009c76:	4833      	ldr	r0, [pc, #204]	@ (8009d44 <network_configure_activations+0xdc>)
 8009c78:	f000 faea 	bl	800a250 <ai_platform_get_activations_map>
 8009c7c:	4603      	mov	r3, r0
 8009c7e:	2b00      	cmp	r3, #0
 8009c80:	d055      	beq.n	8009d2e <network_configure_activations+0xc6>
    /* Updating activations (byte) offsets */
    
    input_1_output_array.data = AI_PTR(g_network_activations_map[0] + 4032);
 8009c82:	4b30      	ldr	r3, [pc, #192]	@ (8009d44 <network_configure_activations+0xdc>)
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	f503 637c 	add.w	r3, r3, #4032	@ 0xfc0
 8009c8a:	4a2f      	ldr	r2, [pc, #188]	@ (8009d48 <network_configure_activations+0xe0>)
 8009c8c:	6093      	str	r3, [r2, #8]
    input_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 4032);
 8009c8e:	4b2d      	ldr	r3, [pc, #180]	@ (8009d44 <network_configure_activations+0xdc>)
 8009c90:	681b      	ldr	r3, [r3, #0]
 8009c92:	f503 637c 	add.w	r3, r3, #4032	@ 0xfc0
 8009c96:	4a2c      	ldr	r2, [pc, #176]	@ (8009d48 <network_configure_activations+0xe0>)
 8009c98:	60d3      	str	r3, [r2, #12]
    conv2d_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 4320);
 8009c9a:	4b2a      	ldr	r3, [pc, #168]	@ (8009d44 <network_configure_activations+0xdc>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	f503 5387 	add.w	r3, r3, #4320	@ 0x10e0
 8009ca2:	4a2a      	ldr	r2, [pc, #168]	@ (8009d4c <network_configure_activations+0xe4>)
 8009ca4:	6093      	str	r3, [r2, #8]
    conv2d_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 4320);
 8009ca6:	4b27      	ldr	r3, [pc, #156]	@ (8009d44 <network_configure_activations+0xdc>)
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	f503 5387 	add.w	r3, r3, #4320	@ 0x10e0
 8009cae:	4a27      	ldr	r2, [pc, #156]	@ (8009d4c <network_configure_activations+0xe4>)
 8009cb0:	60d3      	str	r3, [r2, #12]
    conv2d_output_array.data = AI_PTR(g_network_activations_map[0] + 192);
 8009cb2:	4b24      	ldr	r3, [pc, #144]	@ (8009d44 <network_configure_activations+0xdc>)
 8009cb4:	681b      	ldr	r3, [r3, #0]
 8009cb6:	33c0      	adds	r3, #192	@ 0xc0
 8009cb8:	4a25      	ldr	r2, [pc, #148]	@ (8009d50 <network_configure_activations+0xe8>)
 8009cba:	6093      	str	r3, [r2, #8]
    conv2d_output_array.data_start = AI_PTR(g_network_activations_map[0] + 192);
 8009cbc:	4b21      	ldr	r3, [pc, #132]	@ (8009d44 <network_configure_activations+0xdc>)
 8009cbe:	681b      	ldr	r3, [r3, #0]
 8009cc0:	33c0      	adds	r3, #192	@ 0xc0
 8009cc2:	4a23      	ldr	r2, [pc, #140]	@ (8009d50 <network_configure_activations+0xe8>)
 8009cc4:	60d3      	str	r3, [r2, #12]
    conv2d_1_scratch0_array.data = AI_PTR(g_network_activations_map[0] + 4032);
 8009cc6:	4b1f      	ldr	r3, [pc, #124]	@ (8009d44 <network_configure_activations+0xdc>)
 8009cc8:	681b      	ldr	r3, [r3, #0]
 8009cca:	f503 637c 	add.w	r3, r3, #4032	@ 0xfc0
 8009cce:	4a21      	ldr	r2, [pc, #132]	@ (8009d54 <network_configure_activations+0xec>)
 8009cd0:	6093      	str	r3, [r2, #8]
    conv2d_1_scratch0_array.data_start = AI_PTR(g_network_activations_map[0] + 4032);
 8009cd2:	4b1c      	ldr	r3, [pc, #112]	@ (8009d44 <network_configure_activations+0xdc>)
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	f503 637c 	add.w	r3, r3, #4032	@ 0xfc0
 8009cda:	4a1e      	ldr	r2, [pc, #120]	@ (8009d54 <network_configure_activations+0xec>)
 8009cdc:	60d3      	str	r3, [r2, #12]
    conv2d_1_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8009cde:	4b19      	ldr	r3, [pc, #100]	@ (8009d44 <network_configure_activations+0xdc>)
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	4a1d      	ldr	r2, [pc, #116]	@ (8009d58 <network_configure_activations+0xf0>)
 8009ce4:	6093      	str	r3, [r2, #8]
    conv2d_1_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8009ce6:	4b17      	ldr	r3, [pc, #92]	@ (8009d44 <network_configure_activations+0xdc>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a1b      	ldr	r2, [pc, #108]	@ (8009d58 <network_configure_activations+0xf0>)
 8009cec:	60d3      	str	r3, [r2, #12]
    global_max_pooling2d_pool_output_array.data = AI_PTR(g_network_activations_map[0] + 3072);
 8009cee:	4b15      	ldr	r3, [pc, #84]	@ (8009d44 <network_configure_activations+0xdc>)
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8009cf6:	4a19      	ldr	r2, [pc, #100]	@ (8009d5c <network_configure_activations+0xf4>)
 8009cf8:	6093      	str	r3, [r2, #8]
    global_max_pooling2d_pool_output_array.data_start = AI_PTR(g_network_activations_map[0] + 3072);
 8009cfa:	4b12      	ldr	r3, [pc, #72]	@ (8009d44 <network_configure_activations+0xdc>)
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	f503 6340 	add.w	r3, r3, #3072	@ 0xc00
 8009d02:	4a16      	ldr	r2, [pc, #88]	@ (8009d5c <network_configure_activations+0xf4>)
 8009d04:	60d3      	str	r3, [r2, #12]
    dense_output_array.data = AI_PTR(g_network_activations_map[0] + 0);
 8009d06:	4b0f      	ldr	r3, [pc, #60]	@ (8009d44 <network_configure_activations+0xdc>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	4a15      	ldr	r2, [pc, #84]	@ (8009d60 <network_configure_activations+0xf8>)
 8009d0c:	6093      	str	r3, [r2, #8]
    dense_output_array.data_start = AI_PTR(g_network_activations_map[0] + 0);
 8009d0e:	4b0d      	ldr	r3, [pc, #52]	@ (8009d44 <network_configure_activations+0xdc>)
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	4a13      	ldr	r2, [pc, #76]	@ (8009d60 <network_configure_activations+0xf8>)
 8009d14:	60d3      	str	r3, [r2, #12]
    activation_output_array.data = AI_PTR(g_network_activations_map[0] + 16);
 8009d16:	4b0b      	ldr	r3, [pc, #44]	@ (8009d44 <network_configure_activations+0xdc>)
 8009d18:	681b      	ldr	r3, [r3, #0]
 8009d1a:	3310      	adds	r3, #16
 8009d1c:	4a11      	ldr	r2, [pc, #68]	@ (8009d64 <network_configure_activations+0xfc>)
 8009d1e:	6093      	str	r3, [r2, #8]
    activation_output_array.data_start = AI_PTR(g_network_activations_map[0] + 16);
 8009d20:	4b08      	ldr	r3, [pc, #32]	@ (8009d44 <network_configure_activations+0xdc>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	3310      	adds	r3, #16
 8009d26:	4a0f      	ldr	r2, [pc, #60]	@ (8009d64 <network_configure_activations+0xfc>)
 8009d28:	60d3      	str	r3, [r2, #12]
    return true;
 8009d2a:	2301      	movs	r3, #1
 8009d2c:	e005      	b.n	8009d3a <network_configure_activations+0xd2>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_ACTIVATIONS);
 8009d2e:	2213      	movs	r2, #19
 8009d30:	2130      	movs	r1, #48	@ 0x30
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f000 fb0e 	bl	800a354 <ai_platform_network_set_error>
  return false;
 8009d38:	2300      	movs	r3, #0
}
 8009d3a:	4618      	mov	r0, r3
 8009d3c:	3708      	adds	r7, #8
 8009d3e:	46bd      	mov	sp, r7
 8009d40:	bd80      	pop	{r7, pc}
 8009d42:	bf00      	nop
 8009d44:	20002228 	.word	0x20002228
 8009d48:	20000034 	.word	0x20000034
 8009d4c:	200000f4 	.word	0x200000f4
 8009d50:	20000044 	.word	0x20000044
 8009d54:	20000104 	.word	0x20000104
 8009d58:	20000054 	.word	0x20000054
 8009d5c:	20000064 	.word	0x20000064
 8009d60:	20000074 	.word	0x20000074
 8009d64:	20000084 	.word	0x20000084

08009d68 <network_configure_weights>:

/******************************************************************************/
AI_DECLARE_STATIC
ai_bool network_configure_weights(
  ai_network* net_ctx, const ai_network_params* params)
{
 8009d68:	b580      	push	{r7, lr}
 8009d6a:	b082      	sub	sp, #8
 8009d6c:	af00      	add	r7, sp, #0
 8009d6e:	6078      	str	r0, [r7, #4]
 8009d70:	6039      	str	r1, [r7, #0]
  AI_ASSERT(net_ctx)

  if (ai_platform_get_weights_map(g_network_weights_map, 1, params)) {
 8009d72:	683a      	ldr	r2, [r7, #0]
 8009d74:	2101      	movs	r1, #1
 8009d76:	483d      	ldr	r0, [pc, #244]	@ (8009e6c <network_configure_weights+0x104>)
 8009d78:	f000 fa18 	bl	800a1ac <ai_platform_get_weights_map>
 8009d7c:	4603      	mov	r3, r0
 8009d7e:	2b00      	cmp	r3, #0
 8009d80:	d069      	beq.n	8009e56 <network_configure_weights+0xee>
    /* Updating weights (byte) offsets */
    
    conv2d_weights_array.format |= AI_FMT_FLAG_CONST;
 8009d82:	4b3b      	ldr	r3, [pc, #236]	@ (8009e70 <network_configure_weights+0x108>)
 8009d84:	681b      	ldr	r3, [r3, #0]
 8009d86:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009d8a:	4a39      	ldr	r2, [pc, #228]	@ (8009e70 <network_configure_weights+0x108>)
 8009d8c:	6013      	str	r3, [r2, #0]
    conv2d_weights_array.data = AI_PTR(g_network_weights_map[0] + 0);
 8009d8e:	4b37      	ldr	r3, [pc, #220]	@ (8009e6c <network_configure_weights+0x104>)
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	4a37      	ldr	r2, [pc, #220]	@ (8009e70 <network_configure_weights+0x108>)
 8009d94:	6093      	str	r3, [r2, #8]
    conv2d_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 0);
 8009d96:	4b35      	ldr	r3, [pc, #212]	@ (8009e6c <network_configure_weights+0x104>)
 8009d98:	681b      	ldr	r3, [r3, #0]
 8009d9a:	4a35      	ldr	r2, [pc, #212]	@ (8009e70 <network_configure_weights+0x108>)
 8009d9c:	60d3      	str	r3, [r2, #12]
    conv2d_bias_array.format |= AI_FMT_FLAG_CONST;
 8009d9e:	4b35      	ldr	r3, [pc, #212]	@ (8009e74 <network_configure_weights+0x10c>)
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009da6:	4a33      	ldr	r2, [pc, #204]	@ (8009e74 <network_configure_weights+0x10c>)
 8009da8:	6013      	str	r3, [r2, #0]
    conv2d_bias_array.data = AI_PTR(g_network_weights_map[0] + 320);
 8009daa:	4b30      	ldr	r3, [pc, #192]	@ (8009e6c <network_configure_weights+0x104>)
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8009db2:	4a30      	ldr	r2, [pc, #192]	@ (8009e74 <network_configure_weights+0x10c>)
 8009db4:	6093      	str	r3, [r2, #8]
    conv2d_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 320);
 8009db6:	4b2d      	ldr	r3, [pc, #180]	@ (8009e6c <network_configure_weights+0x104>)
 8009db8:	681b      	ldr	r3, [r3, #0]
 8009dba:	f503 73a0 	add.w	r3, r3, #320	@ 0x140
 8009dbe:	4a2d      	ldr	r2, [pc, #180]	@ (8009e74 <network_configure_weights+0x10c>)
 8009dc0:	60d3      	str	r3, [r2, #12]
    conv2d_1_weights_array.format |= AI_FMT_FLAG_CONST;
 8009dc2:	4b2d      	ldr	r3, [pc, #180]	@ (8009e78 <network_configure_weights+0x110>)
 8009dc4:	681b      	ldr	r3, [r3, #0]
 8009dc6:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009dca:	4a2b      	ldr	r2, [pc, #172]	@ (8009e78 <network_configure_weights+0x110>)
 8009dcc:	6013      	str	r3, [r2, #0]
    conv2d_1_weights_array.data = AI_PTR(g_network_weights_map[0] + 384);
 8009dce:	4b27      	ldr	r3, [pc, #156]	@ (8009e6c <network_configure_weights+0x104>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8009dd6:	4a28      	ldr	r2, [pc, #160]	@ (8009e78 <network_configure_weights+0x110>)
 8009dd8:	6093      	str	r3, [r2, #8]
    conv2d_1_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 384);
 8009dda:	4b24      	ldr	r3, [pc, #144]	@ (8009e6c <network_configure_weights+0x104>)
 8009ddc:	681b      	ldr	r3, [r3, #0]
 8009dde:	f503 73c0 	add.w	r3, r3, #384	@ 0x180
 8009de2:	4a25      	ldr	r2, [pc, #148]	@ (8009e78 <network_configure_weights+0x110>)
 8009de4:	60d3      	str	r3, [r2, #12]
    conv2d_1_bias_array.format |= AI_FMT_FLAG_CONST;
 8009de6:	4b25      	ldr	r3, [pc, #148]	@ (8009e7c <network_configure_weights+0x114>)
 8009de8:	681b      	ldr	r3, [r3, #0]
 8009dea:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009dee:	4a23      	ldr	r2, [pc, #140]	@ (8009e7c <network_configure_weights+0x114>)
 8009df0:	6013      	str	r3, [r2, #0]
    conv2d_1_bias_array.data = AI_PTR(g_network_weights_map[0] + 5504);
 8009df2:	4b1e      	ldr	r3, [pc, #120]	@ (8009e6c <network_configure_weights+0x104>)
 8009df4:	681b      	ldr	r3, [r3, #0]
 8009df6:	f503 53ac 	add.w	r3, r3, #5504	@ 0x1580
 8009dfa:	4a20      	ldr	r2, [pc, #128]	@ (8009e7c <network_configure_weights+0x114>)
 8009dfc:	6093      	str	r3, [r2, #8]
    conv2d_1_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 5504);
 8009dfe:	4b1b      	ldr	r3, [pc, #108]	@ (8009e6c <network_configure_weights+0x104>)
 8009e00:	681b      	ldr	r3, [r3, #0]
 8009e02:	f503 53ac 	add.w	r3, r3, #5504	@ 0x1580
 8009e06:	4a1d      	ldr	r2, [pc, #116]	@ (8009e7c <network_configure_weights+0x114>)
 8009e08:	60d3      	str	r3, [r2, #12]
    dense_weights_array.format |= AI_FMT_FLAG_CONST;
 8009e0a:	4b1d      	ldr	r3, [pc, #116]	@ (8009e80 <network_configure_weights+0x118>)
 8009e0c:	681b      	ldr	r3, [r3, #0]
 8009e0e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009e12:	4a1b      	ldr	r2, [pc, #108]	@ (8009e80 <network_configure_weights+0x118>)
 8009e14:	6013      	str	r3, [r2, #0]
    dense_weights_array.data = AI_PTR(g_network_weights_map[0] + 5568);
 8009e16:	4b15      	ldr	r3, [pc, #84]	@ (8009e6c <network_configure_weights+0x104>)
 8009e18:	681b      	ldr	r3, [r3, #0]
 8009e1a:	f503 53ae 	add.w	r3, r3, #5568	@ 0x15c0
 8009e1e:	4a18      	ldr	r2, [pc, #96]	@ (8009e80 <network_configure_weights+0x118>)
 8009e20:	6093      	str	r3, [r2, #8]
    dense_weights_array.data_start = AI_PTR(g_network_weights_map[0] + 5568);
 8009e22:	4b12      	ldr	r3, [pc, #72]	@ (8009e6c <network_configure_weights+0x104>)
 8009e24:	681b      	ldr	r3, [r3, #0]
 8009e26:	f503 53ae 	add.w	r3, r3, #5568	@ 0x15c0
 8009e2a:	4a15      	ldr	r2, [pc, #84]	@ (8009e80 <network_configure_weights+0x118>)
 8009e2c:	60d3      	str	r3, [r2, #12]
    dense_bias_array.format |= AI_FMT_FLAG_CONST;
 8009e2e:	4b15      	ldr	r3, [pc, #84]	@ (8009e84 <network_configure_weights+0x11c>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009e36:	4a13      	ldr	r2, [pc, #76]	@ (8009e84 <network_configure_weights+0x11c>)
 8009e38:	6013      	str	r3, [r2, #0]
    dense_bias_array.data = AI_PTR(g_network_weights_map[0] + 5824);
 8009e3a:	4b0c      	ldr	r3, [pc, #48]	@ (8009e6c <network_configure_weights+0x104>)
 8009e3c:	681b      	ldr	r3, [r3, #0]
 8009e3e:	f503 53b6 	add.w	r3, r3, #5824	@ 0x16c0
 8009e42:	4a10      	ldr	r2, [pc, #64]	@ (8009e84 <network_configure_weights+0x11c>)
 8009e44:	6093      	str	r3, [r2, #8]
    dense_bias_array.data_start = AI_PTR(g_network_weights_map[0] + 5824);
 8009e46:	4b09      	ldr	r3, [pc, #36]	@ (8009e6c <network_configure_weights+0x104>)
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	f503 53b6 	add.w	r3, r3, #5824	@ 0x16c0
 8009e4e:	4a0d      	ldr	r2, [pc, #52]	@ (8009e84 <network_configure_weights+0x11c>)
 8009e50:	60d3      	str	r3, [r2, #12]
    return true;
 8009e52:	2301      	movs	r3, #1
 8009e54:	e005      	b.n	8009e62 <network_configure_weights+0xfa>
  }
  AI_ERROR_TRAP(net_ctx, INIT_FAILED, NETWORK_WEIGHTS);
 8009e56:	2212      	movs	r2, #18
 8009e58:	2130      	movs	r1, #48	@ 0x30
 8009e5a:	6878      	ldr	r0, [r7, #4]
 8009e5c:	f000 fa7a 	bl	800a354 <ai_platform_network_set_error>
  return false;
 8009e60:	2300      	movs	r3, #0
}
 8009e62:	4618      	mov	r0, r3
 8009e64:	3708      	adds	r7, #8
 8009e66:	46bd      	mov	sp, r7
 8009e68:	bd80      	pop	{r7, pc}
 8009e6a:	bf00      	nop
 8009e6c:	2000222c 	.word	0x2000222c
 8009e70:	20000094 	.word	0x20000094
 8009e74:	200000a4 	.word	0x200000a4
 8009e78:	200000b4 	.word	0x200000b4
 8009e7c:	200000c4 	.word	0x200000c4
 8009e80:	200000d4 	.word	0x200000d4
 8009e84:	200000e4 	.word	0x200000e4

08009e88 <ai_network_get_error>:
}


AI_API_ENTRY
ai_error ai_network_get_error(ai_handle network)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b082      	sub	sp, #8
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
  return ai_platform_network_get_error(network);
 8009e90:	6878      	ldr	r0, [r7, #4]
 8009e92:	f000 fa53 	bl	800a33c <ai_platform_network_get_error>
 8009e96:	4603      	mov	r3, r0
}
 8009e98:	4618      	mov	r0, r3
 8009e9a:	3708      	adds	r7, #8
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	bd80      	pop	{r7, pc}

08009ea0 <ai_network_create>:


AI_API_ENTRY
ai_error ai_network_create(
  ai_handle* network, const ai_buffer* network_config)
{
 8009ea0:	b580      	push	{r7, lr}
 8009ea2:	b084      	sub	sp, #16
 8009ea4:	af02      	add	r7, sp, #8
 8009ea6:	6078      	str	r0, [r7, #4]
 8009ea8:	6039      	str	r1, [r7, #0]
  return ai_platform_network_create(
 8009eaa:	2300      	movs	r3, #0
 8009eac:	9301      	str	r3, [sp, #4]
 8009eae:	2305      	movs	r3, #5
 8009eb0:	9300      	str	r3, [sp, #0]
 8009eb2:	2301      	movs	r3, #1
 8009eb4:	4a04      	ldr	r2, [pc, #16]	@ (8009ec8 <ai_network_create+0x28>)
 8009eb6:	6839      	ldr	r1, [r7, #0]
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 fb39 	bl	800a530 <ai_platform_network_create>
 8009ebe:	4603      	mov	r3, r0
    network, network_config, 
    AI_CONTEXT_OBJ(&AI_NET_OBJ_INSTANCE),
    AI_TOOLS_API_VERSION_MAJOR, AI_TOOLS_API_VERSION_MINOR, AI_TOOLS_API_VERSION_MICRO);
}
 8009ec0:	4618      	mov	r0, r3
 8009ec2:	3708      	adds	r7, #8
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	bd80      	pop	{r7, pc}
 8009ec8:	20000734 	.word	0x20000734

08009ecc <ai_network_create_and_init>:


AI_API_ENTRY
ai_error ai_network_create_and_init(
  ai_handle* network, const ai_handle activations[], const ai_handle weights[])
{
 8009ecc:	b580      	push	{r7, lr}
 8009ece:	b094      	sub	sp, #80	@ 0x50
 8009ed0:	af00      	add	r7, sp, #0
 8009ed2:	60f8      	str	r0, [r7, #12]
 8009ed4:	60b9      	str	r1, [r7, #8]
 8009ed6:	607a      	str	r2, [r7, #4]
  ai_error err;
  ai_network_params params;

  err = ai_network_create(network, AI_NETWORK_DATA_CONFIG);
 8009ed8:	2100      	movs	r1, #0
 8009eda:	68f8      	ldr	r0, [r7, #12]
 8009edc:	f7ff ffe0 	bl	8009ea0 <ai_network_create>
 8009ee0:	4603      	mov	r3, r0
 8009ee2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (err.type != AI_ERROR_NONE) {
 8009ee4:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8009ee8:	2b00      	cmp	r3, #0
 8009eea:	d001      	beq.n	8009ef0 <ai_network_create_and_init+0x24>
    return err;
 8009eec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009eee:	e067      	b.n	8009fc0 <ai_network_create_and_init+0xf4>
  }
  
  if (ai_network_data_params_get(&params) != true) {
 8009ef0:	f107 0310 	add.w	r3, r7, #16
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	f000 f8e7 	bl	800a0c8 <ai_network_data_params_get>
 8009efa:	4603      	mov	r3, r0
 8009efc:	f083 0301 	eor.w	r3, r3, #1
 8009f00:	b2db      	uxtb	r3, r3
 8009f02:	2b00      	cmp	r3, #0
 8009f04:	d008      	beq.n	8009f18 <ai_network_create_and_init+0x4c>
    err = ai_network_get_error(*network);
 8009f06:	68fb      	ldr	r3, [r7, #12]
 8009f08:	681b      	ldr	r3, [r3, #0]
 8009f0a:	4618      	mov	r0, r3
 8009f0c:	f7ff ffbc 	bl	8009e88 <ai_network_get_error>
 8009f10:	4603      	mov	r3, r0
 8009f12:	64bb      	str	r3, [r7, #72]	@ 0x48
    return err;
 8009f14:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009f16:	e053      	b.n	8009fc0 <ai_network_create_and_init+0xf4>
  }
#if defined(AI_NETWORK_DATA_ACTIVATIONS_COUNT)
  /* set the addresses of the activations buffers */
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 8009f18:	2300      	movs	r3, #0
 8009f1a:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8009f1e:	e012      	b.n	8009f46 <ai_network_create_and_init+0x7a>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_activations, idx, activations[idx]);
 8009f20:	f8b7 104e 	ldrh.w	r1, [r7, #78]	@ 0x4e
 8009f24:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8009f28:	009b      	lsls	r3, r3, #2
 8009f2a:	68ba      	ldr	r2, [r7, #8]
 8009f2c:	4413      	add	r3, r2
 8009f2e:	681a      	ldr	r2, [r3, #0]
 8009f30:	f107 0310 	add.w	r3, r7, #16
 8009f34:	330c      	adds	r3, #12
 8009f36:	4618      	mov	r0, r3
 8009f38:	f000 f92a 	bl	800a190 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; activations && idx<params.map_activations.size; idx++) {
 8009f3c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8009f40:	3301      	adds	r3, #1
 8009f42:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8009f46:	68bb      	ldr	r3, [r7, #8]
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d004      	beq.n	8009f56 <ai_network_create_and_init+0x8a>
 8009f4c:	8bfb      	ldrh	r3, [r7, #30]
 8009f4e:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8009f52:	429a      	cmp	r2, r3
 8009f54:	d3e4      	bcc.n	8009f20 <ai_network_create_and_init+0x54>
  }
#endif
#if defined(AI_NETWORK_DATA_WEIGHTS_COUNT)
  /* set the addresses of the weight buffers */
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 8009f56:	2300      	movs	r3, #0
 8009f58:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8009f5c:	e012      	b.n	8009f84 <ai_network_create_and_init+0xb8>
    AI_BUFFER_ARRAY_ITEM_SET_ADDRESS(&params.map_weights, idx, weights[idx]);
 8009f5e:	f8b7 104c 	ldrh.w	r1, [r7, #76]	@ 0x4c
 8009f62:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8009f66:	009b      	lsls	r3, r3, #2
 8009f68:	687a      	ldr	r2, [r7, #4]
 8009f6a:	4413      	add	r3, r2
 8009f6c:	681a      	ldr	r2, [r3, #0]
 8009f6e:	f107 0310 	add.w	r3, r7, #16
 8009f72:	3304      	adds	r3, #4
 8009f74:	4618      	mov	r0, r3
 8009f76:	f000 f90b 	bl	800a190 <ai_buffer_array_item_set_address>
  for (ai_u16 idx=0; weights && idx<params.map_weights.size; idx++) {
 8009f7a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8009f7e:	3301      	adds	r3, #1
 8009f80:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8009f84:	687b      	ldr	r3, [r7, #4]
 8009f86:	2b00      	cmp	r3, #0
 8009f88:	d004      	beq.n	8009f94 <ai_network_create_and_init+0xc8>
 8009f8a:	8afb      	ldrh	r3, [r7, #22]
 8009f8c:	f8b7 204c 	ldrh.w	r2, [r7, #76]	@ 0x4c
 8009f90:	429a      	cmp	r2, r3
 8009f92:	d3e4      	bcc.n	8009f5e <ai_network_create_and_init+0x92>
  }
#endif
  if (ai_network_init(*network, &params) != true) {
 8009f94:	68fb      	ldr	r3, [r7, #12]
 8009f96:	681b      	ldr	r3, [r3, #0]
 8009f98:	f107 0210 	add.w	r2, r7, #16
 8009f9c:	4611      	mov	r1, r2
 8009f9e:	4618      	mov	r0, r3
 8009fa0:	f000 f846 	bl	800a030 <ai_network_init>
 8009fa4:	4603      	mov	r3, r0
 8009fa6:	f083 0301 	eor.w	r3, r3, #1
 8009faa:	b2db      	uxtb	r3, r3
 8009fac:	2b00      	cmp	r3, #0
 8009fae:	d006      	beq.n	8009fbe <ai_network_create_and_init+0xf2>
    err = ai_network_get_error(*network);
 8009fb0:	68fb      	ldr	r3, [r7, #12]
 8009fb2:	681b      	ldr	r3, [r3, #0]
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	f7ff ff67 	bl	8009e88 <ai_network_get_error>
 8009fba:	4603      	mov	r3, r0
 8009fbc:	64bb      	str	r3, [r7, #72]	@ 0x48
  }
  return err;
 8009fbe:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8009fc0:	4618      	mov	r0, r3
 8009fc2:	3750      	adds	r7, #80	@ 0x50
 8009fc4:	46bd      	mov	sp, r7
 8009fc6:	bd80      	pop	{r7, pc}

08009fc8 <ai_network_inputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_inputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8009fc8:	b580      	push	{r7, lr}
 8009fca:	b082      	sub	sp, #8
 8009fcc:	af00      	add	r7, sp, #0
 8009fce:	6078      	str	r0, [r7, #4]
 8009fd0:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d104      	bne.n	8009fe2 <ai_network_inputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 8009fd8:	4b06      	ldr	r3, [pc, #24]	@ (8009ff4 <ai_network_inputs_get+0x2c>)
 8009fda:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	4a06      	ldr	r2, [pc, #24]	@ (8009ff8 <ai_network_inputs_get+0x30>)
 8009fe0:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_inputs_get(network, n_buffer);
 8009fe2:	6839      	ldr	r1, [r7, #0]
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f000 f9bb 	bl	800a360 <ai_platform_inputs_get>
 8009fea:	4603      	mov	r3, r0
}
 8009fec:	4618      	mov	r0, r3
 8009fee:	3708      	adds	r7, #8
 8009ff0:	46bd      	mov	sp, r7
 8009ff2:	bd80      	pop	{r7, pc}
 8009ff4:	20000734 	.word	0x20000734
 8009ff8:	a1c00100 	.word	0xa1c00100

08009ffc <ai_network_outputs_get>:


AI_API_ENTRY
ai_buffer* ai_network_outputs_get(ai_handle network, ai_u16 *n_buffer)
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b082      	sub	sp, #8
 800a000:	af00      	add	r7, sp, #0
 800a002:	6078      	str	r0, [r7, #4]
 800a004:	6039      	str	r1, [r7, #0]
  if (network == AI_HANDLE_NULL) {
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d104      	bne.n	800a016 <ai_network_outputs_get+0x1a>
    network = (ai_handle)&AI_NET_OBJ_INSTANCE;
 800a00c:	4b06      	ldr	r3, [pc, #24]	@ (800a028 <ai_network_outputs_get+0x2c>)
 800a00e:	607b      	str	r3, [r7, #4]
    AI_NETWORK_OBJ(network)->magic = AI_MAGIC_CONTEXT_TOKEN;
 800a010:	687b      	ldr	r3, [r7, #4]
 800a012:	4a06      	ldr	r2, [pc, #24]	@ (800a02c <ai_network_outputs_get+0x30>)
 800a014:	601a      	str	r2, [r3, #0]
  }
  return ai_platform_outputs_get(network, n_buffer);
 800a016:	6839      	ldr	r1, [r7, #0]
 800a018:	6878      	ldr	r0, [r7, #4]
 800a01a:	f000 fa17 	bl	800a44c <ai_platform_outputs_get>
 800a01e:	4603      	mov	r3, r0
}
 800a020:	4618      	mov	r0, r3
 800a022:	3708      	adds	r7, #8
 800a024:	46bd      	mov	sp, r7
 800a026:	bd80      	pop	{r7, pc}
 800a028:	20000734 	.word	0x20000734
 800a02c:	a1c00100 	.word	0xa1c00100

0800a030 <ai_network_init>:


AI_API_ENTRY
ai_bool ai_network_init(
  ai_handle network, const ai_network_params* params)
{
 800a030:	b580      	push	{r7, lr}
 800a032:	b084      	sub	sp, #16
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
 800a038:	6039      	str	r1, [r7, #0]
  ai_network* net_ctx = AI_NETWORK_OBJ(ai_platform_network_init(network, params));
 800a03a:	6839      	ldr	r1, [r7, #0]
 800a03c:	6878      	ldr	r0, [r7, #4]
 800a03e:	f000 fab9 	bl	800a5b4 <ai_platform_network_init>
 800a042:	60f8      	str	r0, [r7, #12]
  ai_bool ok = true;
 800a044:	2301      	movs	r3, #1
 800a046:	72fb      	strb	r3, [r7, #11]

  if (!net_ctx) return false;
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d101      	bne.n	800a052 <ai_network_init+0x22>
 800a04e:	2300      	movs	r3, #0
 800a050:	e026      	b.n	800a0a0 <ai_network_init+0x70>
  ok &= network_configure_weights(net_ctx, params);
 800a052:	6839      	ldr	r1, [r7, #0]
 800a054:	68f8      	ldr	r0, [r7, #12]
 800a056:	f7ff fe87 	bl	8009d68 <network_configure_weights>
 800a05a:	4603      	mov	r3, r0
 800a05c:	461a      	mov	r2, r3
 800a05e:	7afb      	ldrb	r3, [r7, #11]
 800a060:	4013      	ands	r3, r2
 800a062:	2b00      	cmp	r3, #0
 800a064:	bf14      	ite	ne
 800a066:	2301      	movne	r3, #1
 800a068:	2300      	moveq	r3, #0
 800a06a:	72fb      	strb	r3, [r7, #11]
  ok &= network_configure_activations(net_ctx, params);
 800a06c:	6839      	ldr	r1, [r7, #0]
 800a06e:	68f8      	ldr	r0, [r7, #12]
 800a070:	f7ff fdfa 	bl	8009c68 <network_configure_activations>
 800a074:	4603      	mov	r3, r0
 800a076:	461a      	mov	r2, r3
 800a078:	7afb      	ldrb	r3, [r7, #11]
 800a07a:	4013      	ands	r3, r2
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	bf14      	ite	ne
 800a080:	2301      	movne	r3, #1
 800a082:	2300      	moveq	r3, #0
 800a084:	72fb      	strb	r3, [r7, #11]

  ok &= ai_platform_network_post_init(network);
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f000 fb2c 	bl	800a6e4 <ai_platform_network_post_init>
 800a08c:	4603      	mov	r3, r0
 800a08e:	461a      	mov	r2, r3
 800a090:	7afb      	ldrb	r3, [r7, #11]
 800a092:	4013      	ands	r3, r2
 800a094:	2b00      	cmp	r3, #0
 800a096:	bf14      	ite	ne
 800a098:	2301      	movne	r3, #1
 800a09a:	2300      	moveq	r3, #0
 800a09c:	72fb      	strb	r3, [r7, #11]

  return ok;
 800a09e:	7afb      	ldrb	r3, [r7, #11]
}
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	3710      	adds	r7, #16
 800a0a4:	46bd      	mov	sp, r7
 800a0a6:	bd80      	pop	{r7, pc}

0800a0a8 <ai_network_run>:


AI_API_ENTRY
ai_i32 ai_network_run(
  ai_handle network, const ai_buffer* input, ai_buffer* output)
{
 800a0a8:	b580      	push	{r7, lr}
 800a0aa:	b084      	sub	sp, #16
 800a0ac:	af00      	add	r7, sp, #0
 800a0ae:	60f8      	str	r0, [r7, #12]
 800a0b0:	60b9      	str	r1, [r7, #8]
 800a0b2:	607a      	str	r2, [r7, #4]
  return ai_platform_network_process(network, input, output);
 800a0b4:	687a      	ldr	r2, [r7, #4]
 800a0b6:	68b9      	ldr	r1, [r7, #8]
 800a0b8:	68f8      	ldr	r0, [r7, #12]
 800a0ba:	f000 fb41 	bl	800a740 <ai_platform_network_process>
 800a0be:	4603      	mov	r3, r0
}
 800a0c0:	4618      	mov	r0, r3
 800a0c2:	3710      	adds	r7, #16
 800a0c4:	46bd      	mov	sp, r7
 800a0c6:	bd80      	pop	{r7, pc}

0800a0c8 <ai_network_data_params_get>:
 * @ingroup network_data
 * @return true if a valid configuration is present, false otherwise
 */
AI_API_ENTRY
ai_bool ai_network_data_params_get(ai_network_params* params)
{
 800a0c8:	b580      	push	{r7, lr}
 800a0ca:	b086      	sub	sp, #24
 800a0cc:	af00      	add	r7, sp, #0
 800a0ce:	6078      	str	r0, [r7, #4]
  if (!params) return false;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	2b00      	cmp	r3, #0
 800a0d4:	d101      	bne.n	800a0da <ai_network_data_params_get+0x12>
 800a0d6:	2300      	movs	r3, #0
 800a0d8:	e016      	b.n	800a108 <ai_network_data_params_get+0x40>
  
  const ai_buffer_array map_activations = 
 800a0da:	4a0d      	ldr	r2, [pc, #52]	@ (800a110 <ai_network_data_params_get+0x48>)
 800a0dc:	f107 0310 	add.w	r3, r7, #16
 800a0e0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a0e4:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_ACTIVATIONS_COUNT, g_network_data_map_activations);
  
  const ai_buffer_array map_weights = 
 800a0e8:	4a0a      	ldr	r2, [pc, #40]	@ (800a114 <ai_network_data_params_get+0x4c>)
 800a0ea:	f107 0308 	add.w	r3, r7, #8
 800a0ee:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a0f2:	e883 0003 	stmia.w	r3, {r0, r1}
    AI_BUFFER_ARRAY_OBJ_INIT(AI_FLAG_NONE, AI_NETWORK_DATA_WEIGHTS_COUNT, g_network_data_map_weights);

  return ai_platform_bind_network_params(params, &map_weights, &map_activations);
 800a0f6:	f107 0210 	add.w	r2, r7, #16
 800a0fa:	f107 0308 	add.w	r3, r7, #8
 800a0fe:	4619      	mov	r1, r3
 800a100:	6878      	ldr	r0, [r7, #4]
 800a102:	f000 f8f9 	bl	800a2f8 <ai_platform_bind_network_params>
 800a106:	4603      	mov	r3, r0
}
 800a108:	4618      	mov	r0, r3
 800a10a:	3718      	adds	r7, #24
 800a10c:	46bd      	mov	sp, r7
 800a10e:	bd80      	pop	{r7, pc}
 800a110:	0800f1f4 	.word	0x0800f1f4
 800a114:	0800f1fc 	.word	0x0800f1fc

0800a118 <ai_buffer_get_size>:
 800a118:	b360      	cbz	r0, 800a174 <ai_buffer_get_size+0x5c>
 800a11a:	b430      	push	{r4, r5}
 800a11c:	6803      	ldr	r3, [r0, #0]
 800a11e:	4d16      	ldr	r5, [pc, #88]	@ (800a178 <ai_buffer_get_size+0x60>)
 800a120:	6984      	ldr	r4, [r0, #24]
 800a122:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800a126:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800a12a:	42ab      	cmp	r3, r5
 800a12c:	6862      	ldr	r2, [r4, #4]
 800a12e:	d01b      	beq.n	800a168 <ai_buffer_get_size+0x50>
 800a130:	7d03      	ldrb	r3, [r0, #20]
 800a132:	6941      	ldr	r1, [r0, #20]
 800a134:	f1a3 0301 	sub.w	r3, r3, #1
 800a138:	fab3 f383 	clz	r3, r3
 800a13c:	095b      	lsrs	r3, r3, #5
 800a13e:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800a142:	f3c1 2017 	ubfx	r0, r1, #8, #24
 800a146:	da0b      	bge.n	800a160 <ai_buffer_get_size+0x48>
 800a148:	2b01      	cmp	r3, #1
 800a14a:	d102      	bne.n	800a152 <ai_buffer_get_size+0x3a>
 800a14c:	2802      	cmp	r0, #2
 800a14e:	d007      	beq.n	800a160 <ai_buffer_get_size+0x48>
 800a150:	2302      	movs	r3, #2
 800a152:	f854 1023 	ldr.w	r1, [r4, r3, lsl #2]
 800a156:	3301      	adds	r3, #1
 800a158:	4298      	cmp	r0, r3
 800a15a:	fb01 f202 	mul.w	r2, r1, r2
 800a15e:	d1f3      	bne.n	800a148 <ai_buffer_get_size+0x30>
 800a160:	ea22 70e2 	bic.w	r0, r2, r2, asr #31
 800a164:	bc30      	pop	{r4, r5}
 800a166:	4770      	bx	lr
 800a168:	2900      	cmp	r1, #0
 800a16a:	d0e1      	beq.n	800a130 <ai_buffer_get_size+0x18>
 800a16c:	321f      	adds	r2, #31
 800a16e:	f022 021f 	bic.w	r2, r2, #31
 800a172:	e7dd      	b.n	800a130 <ai_buffer_get_size+0x18>
 800a174:	4770      	bx	lr
 800a176:	bf00      	nop
 800a178:	000400c0 	.word	0x000400c0

0800a17c <ai_buffer_array_sane>:
 800a17c:	b138      	cbz	r0, 800a18e <ai_buffer_array_sane+0x12>
 800a17e:	6843      	ldr	r3, [r0, #4]
 800a180:	b123      	cbz	r3, 800a18c <ai_buffer_array_sane+0x10>
 800a182:	8840      	ldrh	r0, [r0, #2]
 800a184:	3800      	subs	r0, #0
 800a186:	bf18      	it	ne
 800a188:	2001      	movne	r0, #1
 800a18a:	4770      	bx	lr
 800a18c:	4618      	mov	r0, r3
 800a18e:	4770      	bx	lr

0800a190 <ai_buffer_array_item_set_address>:
 800a190:	b158      	cbz	r0, 800a1aa <ai_buffer_array_item_set_address+0x1a>
 800a192:	6843      	ldr	r3, [r0, #4]
 800a194:	b143      	cbz	r3, 800a1a8 <ai_buffer_array_item_set_address+0x18>
 800a196:	8840      	ldrh	r0, [r0, #2]
 800a198:	b138      	cbz	r0, 800a1aa <ai_buffer_array_item_set_address+0x1a>
 800a19a:	ebc1 01c1 	rsb	r1, r1, r1, lsl #3
 800a19e:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800a1a2:	2001      	movs	r0, #1
 800a1a4:	605a      	str	r2, [r3, #4]
 800a1a6:	4770      	bx	lr
 800a1a8:	4618      	mov	r0, r3
 800a1aa:	4770      	bx	lr

0800a1ac <ai_platform_get_weights_map>:
 800a1ac:	b1f2      	cbz	r2, 800a1ec <ai_platform_get_weights_map+0x40>
 800a1ae:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1b0:	4605      	mov	r5, r0
 800a1b2:	b1c8      	cbz	r0, 800a1e8 <ai_platform_get_weights_map+0x3c>
 800a1b4:	460c      	mov	r4, r1
 800a1b6:	b1b9      	cbz	r1, 800a1e8 <ai_platform_get_weights_map+0x3c>
 800a1b8:	4b24      	ldr	r3, [pc, #144]	@ (800a24c <ai_platform_get_weights_map+0xa0>)
 800a1ba:	6811      	ldr	r1, [r2, #0]
 800a1bc:	4299      	cmp	r1, r3
 800a1be:	4616      	mov	r6, r2
 800a1c0:	d00b      	beq.n	800a1da <ai_platform_get_weights_map+0x2e>
 800a1c2:	6856      	ldr	r6, [r2, #4]
 800a1c4:	b186      	cbz	r6, 800a1e8 <ai_platform_get_weights_map+0x3c>
 800a1c6:	6837      	ldr	r7, [r6, #0]
 800a1c8:	429f      	cmp	r7, r3
 800a1ca:	d011      	beq.n	800a1f0 <ai_platform_get_weights_map+0x44>
 800a1cc:	6006      	str	r6, [r0, #0]
 800a1ce:	f1a4 0001 	sub.w	r0, r4, #1
 800a1d2:	fab0 f080 	clz	r0, r0
 800a1d6:	0940      	lsrs	r0, r0, #5
 800a1d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1da:	1d10      	adds	r0, r2, #4
 800a1dc:	f7ff ffce 	bl	800a17c <ai_buffer_array_sane>
 800a1e0:	b110      	cbz	r0, 800a1e8 <ai_platform_get_weights_map+0x3c>
 800a1e2:	88f3      	ldrh	r3, [r6, #6]
 800a1e4:	429c      	cmp	r4, r3
 800a1e6:	d01b      	beq.n	800a220 <ai_platform_get_weights_map+0x74>
 800a1e8:	2000      	movs	r0, #0
 800a1ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a1ec:	2000      	movs	r0, #0
 800a1ee:	4770      	bx	lr
 800a1f0:	4631      	mov	r1, r6
 800a1f2:	3804      	subs	r0, #4
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	e004      	b.n	800a202 <ai_platform_get_weights_map+0x56>
 800a1f8:	3301      	adds	r3, #1
 800a1fa:	429c      	cmp	r4, r3
 800a1fc:	f840 2f04 	str.w	r2, [r0, #4]!
 800a200:	d005      	beq.n	800a20e <ai_platform_get_weights_map+0x62>
 800a202:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800a206:	42ba      	cmp	r2, r7
 800a208:	d1f6      	bne.n	800a1f8 <ai_platform_get_weights_map+0x4c>
 800a20a:	429c      	cmp	r4, r3
 800a20c:	d1ec      	bne.n	800a1e8 <ai_platform_get_weights_map+0x3c>
 800a20e:	3401      	adds	r4, #1
 800a210:	4b0e      	ldr	r3, [pc, #56]	@ (800a24c <ai_platform_get_weights_map+0xa0>)
 800a212:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a216:	1ac0      	subs	r0, r0, r3
 800a218:	fab0 f080 	clz	r0, r0
 800a21c:	0940      	lsrs	r0, r0, #5
 800a21e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a220:	2100      	movs	r1, #0
 800a222:	1f28      	subs	r0, r5, #4
 800a224:	468c      	mov	ip, r1
 800a226:	e005      	b.n	800a234 <ai_platform_get_weights_map+0x88>
 800a228:	f10c 0c01 	add.w	ip, ip, #1
 800a22c:	4564      	cmp	r4, ip
 800a22e:	f840 3f04 	str.w	r3, [r0, #4]!
 800a232:	d005      	beq.n	800a240 <ai_platform_get_weights_map+0x94>
 800a234:	68b3      	ldr	r3, [r6, #8]
 800a236:	440b      	add	r3, r1
 800a238:	311c      	adds	r1, #28
 800a23a:	685b      	ldr	r3, [r3, #4]
 800a23c:	2b00      	cmp	r3, #0
 800a23e:	d1f3      	bne.n	800a228 <ai_platform_get_weights_map+0x7c>
 800a240:	eba4 000c 	sub.w	r0, r4, ip
 800a244:	fab0 f080 	clz	r0, r0
 800a248:	0940      	lsrs	r0, r0, #5
 800a24a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a24c:	a1facade 	.word	0xa1facade

0800a250 <ai_platform_get_activations_map>:
 800a250:	b1fa      	cbz	r2, 800a292 <ai_platform_get_activations_map+0x42>
 800a252:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a254:	4605      	mov	r5, r0
 800a256:	b1d0      	cbz	r0, 800a28e <ai_platform_get_activations_map+0x3e>
 800a258:	460c      	mov	r4, r1
 800a25a:	b1c1      	cbz	r1, 800a28e <ai_platform_get_activations_map+0x3e>
 800a25c:	4b25      	ldr	r3, [pc, #148]	@ (800a2f4 <ai_platform_get_activations_map+0xa4>)
 800a25e:	6811      	ldr	r1, [r2, #0]
 800a260:	4299      	cmp	r1, r3
 800a262:	4616      	mov	r6, r2
 800a264:	d00b      	beq.n	800a27e <ai_platform_get_activations_map+0x2e>
 800a266:	6a16      	ldr	r6, [r2, #32]
 800a268:	b18e      	cbz	r6, 800a28e <ai_platform_get_activations_map+0x3e>
 800a26a:	6837      	ldr	r7, [r6, #0]
 800a26c:	429f      	cmp	r7, r3
 800a26e:	d012      	beq.n	800a296 <ai_platform_get_activations_map+0x46>
 800a270:	6006      	str	r6, [r0, #0]
 800a272:	f1a4 0001 	sub.w	r0, r4, #1
 800a276:	fab0 f080 	clz	r0, r0
 800a27a:	0940      	lsrs	r0, r0, #5
 800a27c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a27e:	f102 000c 	add.w	r0, r2, #12
 800a282:	f7ff ff7b 	bl	800a17c <ai_buffer_array_sane>
 800a286:	b110      	cbz	r0, 800a28e <ai_platform_get_activations_map+0x3e>
 800a288:	89f3      	ldrh	r3, [r6, #14]
 800a28a:	429c      	cmp	r4, r3
 800a28c:	d01b      	beq.n	800a2c6 <ai_platform_get_activations_map+0x76>
 800a28e:	2000      	movs	r0, #0
 800a290:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a292:	2000      	movs	r0, #0
 800a294:	4770      	bx	lr
 800a296:	4631      	mov	r1, r6
 800a298:	3804      	subs	r0, #4
 800a29a:	2300      	movs	r3, #0
 800a29c:	e004      	b.n	800a2a8 <ai_platform_get_activations_map+0x58>
 800a29e:	3301      	adds	r3, #1
 800a2a0:	429c      	cmp	r4, r3
 800a2a2:	f840 2f04 	str.w	r2, [r0, #4]!
 800a2a6:	d005      	beq.n	800a2b4 <ai_platform_get_activations_map+0x64>
 800a2a8:	f851 2f04 	ldr.w	r2, [r1, #4]!
 800a2ac:	42ba      	cmp	r2, r7
 800a2ae:	d1f6      	bne.n	800a29e <ai_platform_get_activations_map+0x4e>
 800a2b0:	429c      	cmp	r4, r3
 800a2b2:	d1ec      	bne.n	800a28e <ai_platform_get_activations_map+0x3e>
 800a2b4:	3401      	adds	r4, #1
 800a2b6:	4b0f      	ldr	r3, [pc, #60]	@ (800a2f4 <ai_platform_get_activations_map+0xa4>)
 800a2b8:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800a2bc:	1ac0      	subs	r0, r0, r3
 800a2be:	fab0 f080 	clz	r0, r0
 800a2c2:	0940      	lsrs	r0, r0, #5
 800a2c4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2c6:	2100      	movs	r1, #0
 800a2c8:	1f28      	subs	r0, r5, #4
 800a2ca:	468c      	mov	ip, r1
 800a2cc:	e005      	b.n	800a2da <ai_platform_get_activations_map+0x8a>
 800a2ce:	f10c 0c01 	add.w	ip, ip, #1
 800a2d2:	4564      	cmp	r4, ip
 800a2d4:	f840 3f04 	str.w	r3, [r0, #4]!
 800a2d8:	d005      	beq.n	800a2e6 <ai_platform_get_activations_map+0x96>
 800a2da:	6933      	ldr	r3, [r6, #16]
 800a2dc:	440b      	add	r3, r1
 800a2de:	311c      	adds	r1, #28
 800a2e0:	685b      	ldr	r3, [r3, #4]
 800a2e2:	2b00      	cmp	r3, #0
 800a2e4:	d1f3      	bne.n	800a2ce <ai_platform_get_activations_map+0x7e>
 800a2e6:	eba4 000c 	sub.w	r0, r4, ip
 800a2ea:	fab0 f080 	clz	r0, r0
 800a2ee:	0940      	lsrs	r0, r0, #5
 800a2f0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800a2f2:	bf00      	nop
 800a2f4:	a1facade 	.word	0xa1facade

0800a2f8 <ai_platform_bind_network_params>:
 800a2f8:	b1a0      	cbz	r0, 800a324 <ai_platform_bind_network_params+0x2c>
 800a2fa:	b1b1      	cbz	r1, 800a32a <ai_platform_bind_network_params+0x32>
 800a2fc:	b1c2      	cbz	r2, 800a330 <ai_platform_bind_network_params+0x38>
 800a2fe:	b410      	push	{r4}
 800a300:	4603      	mov	r3, r0
 800a302:	4c0d      	ldr	r4, [pc, #52]	@ (800a338 <ai_platform_bind_network_params+0x40>)
 800a304:	f843 4b04 	str.w	r4, [r3], #4
 800a308:	f100 0c0c 	add.w	ip, r0, #12
 800a30c:	c903      	ldmia	r1, {r0, r1}
 800a30e:	e883 0003 	stmia.w	r3, {r0, r1}
 800a312:	e892 0003 	ldmia.w	r2, {r0, r1}
 800a316:	e88c 0003 	stmia.w	ip, {r0, r1}
 800a31a:	2301      	movs	r3, #1
 800a31c:	4618      	mov	r0, r3
 800a31e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a322:	4770      	bx	lr
 800a324:	4603      	mov	r3, r0
 800a326:	4618      	mov	r0, r3
 800a328:	4770      	bx	lr
 800a32a:	460b      	mov	r3, r1
 800a32c:	4618      	mov	r0, r3
 800a32e:	4770      	bx	lr
 800a330:	4613      	mov	r3, r2
 800a332:	4618      	mov	r0, r3
 800a334:	4770      	bx	lr
 800a336:	bf00      	nop
 800a338:	a1facade 	.word	0xa1facade

0800a33c <ai_platform_network_get_error>:
 800a33c:	4b04      	ldr	r3, [pc, #16]	@ (800a350 <ai_platform_network_get_error+0x14>)
 800a33e:	6802      	ldr	r2, [r0, #0]
 800a340:	4393      	bics	r3, r2
 800a342:	d102      	bne.n	800a34a <ai_platform_network_get_error+0xe>
 800a344:	300c      	adds	r0, #12
 800a346:	f000 bc19 	b.w	800ab7c <core_get_error>
 800a34a:	f241 0010 	movw	r0, #4112	@ 0x1010
 800a34e:	4770      	bx	lr
 800a350:	a1c00100 	.word	0xa1c00100

0800a354 <ai_platform_network_set_error>:
 800a354:	b110      	cbz	r0, 800a35c <ai_platform_network_set_error+0x8>
 800a356:	300c      	adds	r0, #12
 800a358:	f000 bc16 	b.w	800ab88 <core_set_error>
 800a35c:	4770      	bx	lr
 800a35e:	bf00      	nop

0800a360 <ai_platform_inputs_get>:
 800a360:	4b39      	ldr	r3, [pc, #228]	@ (800a448 <ai_platform_inputs_get+0xe8>)
 800a362:	6802      	ldr	r2, [r0, #0]
 800a364:	4393      	bics	r3, r2
 800a366:	d163      	bne.n	800a430 <ai_platform_inputs_get+0xd0>
 800a368:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a36c:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800a36e:	b085      	sub	sp, #20
 800a370:	4605      	mov	r5, r0
 800a372:	460c      	mov	r4, r1
 800a374:	2b00      	cmp	r3, #0
 800a376:	d04e      	beq.n	800a416 <ai_platform_inputs_get+0xb6>
 800a378:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 800a37a:	2f00      	cmp	r7, #0
 800a37c:	d04b      	beq.n	800a416 <ai_platform_inputs_get+0xb6>
 800a37e:	f04f 0b00 	mov.w	fp, #0
 800a382:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a386:	465e      	mov	r6, fp
 800a388:	46ba      	mov	sl, r7
 800a38a:	e016      	b.n	800a3ba <ai_platform_inputs_get+0x5a>
 800a38c:	9901      	ldr	r1, [sp, #4]
 800a38e:	2201      	movs	r2, #1
 800a390:	507a      	str	r2, [r7, r1]
 800a392:	69a1      	ldr	r1, [r4, #24]
 800a394:	684c      	ldr	r4, [r1, #4]
 800a396:	6028      	str	r0, [r5, #0]
 800a398:	f04f 0201 	mov.w	r2, #1
 800a39c:	752a      	strb	r2, [r5, #20]
 800a39e:	6968      	ldr	r0, [r5, #20]
 800a3a0:	60ab      	str	r3, [r5, #8]
 800a3a2:	f368 201f 	bfi	r0, r8, #8, #24
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	e9c5 3403 	strd	r3, r4, [r5, #12]
 800a3ac:	e9c5 0905 	strd	r0, r9, [r5, #20]
 800a3b0:	f8c5 c004 	str.w	ip, [r5, #4]
 800a3b4:	3601      	adds	r6, #1
 800a3b6:	f10b 0b1c 	add.w	fp, fp, #28
 800a3ba:	f8ba 3000 	ldrh.w	r3, [sl]
 800a3be:	00f2      	lsls	r2, r6, #3
 800a3c0:	42b3      	cmp	r3, r6
 800a3c2:	9201      	str	r2, [sp, #4]
 800a3c4:	d936      	bls.n	800a434 <ai_platform_inputs_get+0xd4>
 800a3c6:	f8da 3004 	ldr.w	r3, [sl, #4]
 800a3ca:	2b00      	cmp	r3, #0
 800a3cc:	d032      	beq.n	800a434 <ai_platform_inputs_get+0xd4>
 800a3ce:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 800a3d2:	b37c      	cbz	r4, 800a434 <ai_platform_inputs_get+0xd4>
 800a3d4:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a3d8:	69a2      	ldr	r2, [r4, #24]
 800a3da:	f8d4 900c 	ldr.w	r9, [r4, #12]
 800a3de:	6810      	ldr	r0, [r2, #0]
 800a3e0:	e9d3 5701 	ldrd	r5, r7, [r3, #4]
 800a3e4:	68a3      	ldr	r3, [r4, #8]
 800a3e6:	f3c3 2817 	ubfx	r8, r3, #8, #24
 800a3ea:	f001 ff51 	bl	800c290 <ai_array_to_buffer_fmt>
 800a3ee:	69a1      	ldr	r1, [r4, #24]
 800a3f0:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 800a3f4:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800a3f8:	445d      	add	r5, fp
 800a3fa:	2b00      	cmp	r3, #0
 800a3fc:	d0ca      	beq.n	800a394 <ai_platform_inputs_get+0x34>
 800a3fe:	2100      	movs	r1, #0
 800a400:	f847 1036 	str.w	r1, [r7, r6, lsl #3]
 800a404:	6821      	ldr	r1, [r4, #0]
 800a406:	6059      	str	r1, [r3, #4]
 800a408:	b111      	cbz	r1, 800a410 <ai_platform_inputs_get+0xb0>
 800a40a:	8849      	ldrh	r1, [r1, #2]
 800a40c:	2900      	cmp	r1, #0
 800a40e:	d1bd      	bne.n	800a38c <ai_platform_inputs_get+0x2c>
 800a410:	69a1      	ldr	r1, [r4, #24]
 800a412:	2300      	movs	r3, #0
 800a414:	e7be      	b.n	800a394 <ai_platform_inputs_get+0x34>
 800a416:	2218      	movs	r2, #24
 800a418:	2111      	movs	r1, #17
 800a41a:	f105 000c 	add.w	r0, r5, #12
 800a41e:	2600      	movs	r6, #0
 800a420:	f000 fbb2 	bl	800ab88 <core_set_error>
 800a424:	4630      	mov	r0, r6
 800a426:	b104      	cbz	r4, 800a42a <ai_platform_inputs_get+0xca>
 800a428:	8026      	strh	r6, [r4, #0]
 800a42a:	b005      	add	sp, #20
 800a42c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a430:	2000      	movs	r0, #0
 800a432:	4770      	bx	lr
 800a434:	b2b6      	uxth	r6, r6
 800a436:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 800a43a:	2e00      	cmp	r6, #0
 800a43c:	d0eb      	beq.n	800a416 <ai_platform_inputs_get+0xb6>
 800a43e:	f8da 3008 	ldr.w	r3, [sl, #8]
 800a442:	6858      	ldr	r0, [r3, #4]
 800a444:	e7ef      	b.n	800a426 <ai_platform_inputs_get+0xc6>
 800a446:	bf00      	nop
 800a448:	a1c00100 	.word	0xa1c00100

0800a44c <ai_platform_outputs_get>:
 800a44c:	4b37      	ldr	r3, [pc, #220]	@ (800a52c <ai_platform_outputs_get+0xe0>)
 800a44e:	6802      	ldr	r2, [r0, #0]
 800a450:	4393      	bics	r3, r2
 800a452:	d169      	bne.n	800a528 <ai_platform_outputs_get+0xdc>
 800a454:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a458:	8e03      	ldrh	r3, [r0, #48]	@ 0x30
 800a45a:	2b01      	cmp	r3, #1
 800a45c:	b085      	sub	sp, #20
 800a45e:	4605      	mov	r5, r0
 800a460:	460c      	mov	r4, r1
 800a462:	d94b      	bls.n	800a4fc <ai_platform_outputs_get+0xb0>
 800a464:	6b47      	ldr	r7, [r0, #52]	@ 0x34
 800a466:	f04f 0b00 	mov.w	fp, #0
 800a46a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800a46e:	465e      	mov	r6, fp
 800a470:	46d8      	mov	r8, fp
 800a472:	46ba      	mov	sl, r7
 800a474:	e016      	b.n	800a4a4 <ai_platform_outputs_get+0x58>
 800a476:	9901      	ldr	r1, [sp, #4]
 800a478:	2201      	movs	r2, #1
 800a47a:	507a      	str	r2, [r7, r1]
 800a47c:	69a9      	ldr	r1, [r5, #24]
 800a47e:	684d      	ldr	r5, [r1, #4]
 800a480:	6020      	str	r0, [r4, #0]
 800a482:	f04f 0201 	mov.w	r2, #1
 800a486:	7522      	strb	r2, [r4, #20]
 800a488:	6960      	ldr	r0, [r4, #20]
 800a48a:	f8c4 c004 	str.w	ip, [r4, #4]
 800a48e:	f369 201f 	bfi	r0, r9, #8, #24
 800a492:	e9c4 5004 	strd	r5, r0, [r4, #16]
 800a496:	e9c4 3802 	strd	r3, r8, [r4, #8]
 800a49a:	9b00      	ldr	r3, [sp, #0]
 800a49c:	61a3      	str	r3, [r4, #24]
 800a49e:	3601      	adds	r6, #1
 800a4a0:	f10b 0b1c 	add.w	fp, fp, #28
 800a4a4:	f8ba 300c 	ldrh.w	r3, [sl, #12]
 800a4a8:	00f2      	lsls	r2, r6, #3
 800a4aa:	42b3      	cmp	r3, r6
 800a4ac:	9201      	str	r2, [sp, #4]
 800a4ae:	d932      	bls.n	800a516 <ai_platform_outputs_get+0xca>
 800a4b0:	f8da 3010 	ldr.w	r3, [sl, #16]
 800a4b4:	b37b      	cbz	r3, 800a516 <ai_platform_outputs_get+0xca>
 800a4b6:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800a4ba:	b365      	cbz	r5, 800a516 <ai_platform_outputs_get+0xca>
 800a4bc:	f8da 3014 	ldr.w	r3, [sl, #20]
 800a4c0:	69aa      	ldr	r2, [r5, #24]
 800a4c2:	e9d3 4701 	ldrd	r4, r7, [r3, #4]
 800a4c6:	68ab      	ldr	r3, [r5, #8]
 800a4c8:	6810      	ldr	r0, [r2, #0]
 800a4ca:	f3c3 2917 	ubfx	r9, r3, #8, #24
 800a4ce:	68eb      	ldr	r3, [r5, #12]
 800a4d0:	9300      	str	r3, [sp, #0]
 800a4d2:	f001 fedd 	bl	800c290 <ai_array_to_buffer_fmt>
 800a4d6:	69a9      	ldr	r1, [r5, #24]
 800a4d8:	eb07 03c6 	add.w	r3, r7, r6, lsl #3
 800a4dc:	f8d1 c008 	ldr.w	ip, [r1, #8]
 800a4e0:	445c      	add	r4, fp
 800a4e2:	2b00      	cmp	r3, #0
 800a4e4:	d0cb      	beq.n	800a47e <ai_platform_outputs_get+0x32>
 800a4e6:	f847 8036 	str.w	r8, [r7, r6, lsl #3]
 800a4ea:	6829      	ldr	r1, [r5, #0]
 800a4ec:	6059      	str	r1, [r3, #4]
 800a4ee:	b111      	cbz	r1, 800a4f6 <ai_platform_outputs_get+0xaa>
 800a4f0:	8849      	ldrh	r1, [r1, #2]
 800a4f2:	2900      	cmp	r1, #0
 800a4f4:	d1bf      	bne.n	800a476 <ai_platform_outputs_get+0x2a>
 800a4f6:	69a9      	ldr	r1, [r5, #24]
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	e7c0      	b.n	800a47e <ai_platform_outputs_get+0x32>
 800a4fc:	2218      	movs	r2, #24
 800a4fe:	2111      	movs	r1, #17
 800a500:	f105 000c 	add.w	r0, r5, #12
 800a504:	2600      	movs	r6, #0
 800a506:	f000 fb3f 	bl	800ab88 <core_set_error>
 800a50a:	4630      	mov	r0, r6
 800a50c:	b104      	cbz	r4, 800a510 <ai_platform_outputs_get+0xc4>
 800a50e:	8026      	strh	r6, [r4, #0]
 800a510:	b005      	add	sp, #20
 800a512:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a516:	b2b6      	uxth	r6, r6
 800a518:	e9dd 5402 	ldrd	r5, r4, [sp, #8]
 800a51c:	2e00      	cmp	r6, #0
 800a51e:	d0ed      	beq.n	800a4fc <ai_platform_outputs_get+0xb0>
 800a520:	f8da 3014 	ldr.w	r3, [sl, #20]
 800a524:	6858      	ldr	r0, [r3, #4]
 800a526:	e7f1      	b.n	800a50c <ai_platform_outputs_get+0xc0>
 800a528:	2000      	movs	r0, #0
 800a52a:	4770      	bx	lr
 800a52c:	a1c00100 	.word	0xa1c00100

0800a530 <ai_platform_network_create>:
 800a530:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800a534:	b083      	sub	sp, #12
 800a536:	f89d 8028 	ldrb.w	r8, [sp, #40]	@ 0x28
 800a53a:	f89d 902c 	ldrb.w	r9, [sp, #44]	@ 0x2c
 800a53e:	b320      	cbz	r0, 800a58a <ai_platform_network_create+0x5a>
 800a540:	6002      	str	r2, [r0, #0]
 800a542:	4616      	mov	r6, r2
 800a544:	461f      	mov	r7, r3
 800a546:	4604      	mov	r4, r0
 800a548:	f000 fb16 	bl	800ab78 <core_init>
 800a54c:	b970      	cbnz	r0, 800a56c <ai_platform_network_create+0x3c>
 800a54e:	2530      	movs	r5, #48	@ 0x30
 800a550:	2300      	movs	r3, #0
 800a552:	6023      	str	r3, [r4, #0]
 800a554:	2410      	movs	r4, #16
 800a556:	464a      	mov	r2, r9
 800a558:	4641      	mov	r1, r8
 800a55a:	4638      	mov	r0, r7
 800a55c:	f001 ff1a 	bl	800c394 <ai_version_get>
 800a560:	60b0      	str	r0, [r6, #8]
 800a562:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800a566:	b003      	add	sp, #12
 800a568:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a56c:	2200      	movs	r2, #0
 800a56e:	4641      	mov	r1, r8
 800a570:	4638      	mov	r0, r7
 800a572:	f001 ff0f 	bl	800c394 <ai_version_get>
 800a576:	2200      	movs	r2, #0
 800a578:	4605      	mov	r5, r0
 800a57a:	2105      	movs	r1, #5
 800a57c:	2001      	movs	r0, #1
 800a57e:	f001 ff09 	bl	800c394 <ai_version_get>
 800a582:	4285      	cmp	r5, r0
 800a584:	d008      	beq.n	800a598 <ai_platform_network_create+0x68>
 800a586:	2501      	movs	r5, #1
 800a588:	e7e2      	b.n	800a550 <ai_platform_network_create+0x20>
 800a58a:	2510      	movs	r5, #16
 800a58c:	462c      	mov	r4, r5
 800a58e:	ea45 2004 	orr.w	r0, r5, r4, lsl #8
 800a592:	b003      	add	sp, #12
 800a594:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800a598:	4b05      	ldr	r3, [pc, #20]	@ (800a5b0 <ai_platform_network_create+0x80>)
 800a59a:	9301      	str	r3, [sp, #4]
 800a59c:	a801      	add	r0, sp, #4
 800a59e:	f000 faff 	bl	800aba0 <ai_check_custom_types>
 800a5a2:	b110      	cbz	r0, 800a5aa <ai_platform_network_create+0x7a>
 800a5a4:	2400      	movs	r4, #0
 800a5a6:	4625      	mov	r5, r4
 800a5a8:	e7d5      	b.n	800a556 <ai_platform_network_create+0x26>
 800a5aa:	2502      	movs	r5, #2
 800a5ac:	e7d0      	b.n	800a550 <ai_platform_network_create+0x20>
 800a5ae:	bf00      	nop
 800a5b0:	84048403 	.word	0x84048403

0800a5b4 <ai_platform_network_init>:
 800a5b4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a5b8:	4a48      	ldr	r2, [pc, #288]	@ (800a6dc <ai_platform_network_init+0x128>)
 800a5ba:	4604      	mov	r4, r0
 800a5bc:	6800      	ldr	r0, [r0, #0]
 800a5be:	460b      	mov	r3, r1
 800a5c0:	ea00 0102 	and.w	r1, r0, r2
 800a5c4:	4382      	bics	r2, r0
 800a5c6:	d13b      	bne.n	800a640 <ai_platform_network_init+0x8c>
 800a5c8:	2b00      	cmp	r3, #0
 800a5ca:	d078      	beq.n	800a6be <ai_platform_network_init+0x10a>
 800a5cc:	4a44      	ldr	r2, [pc, #272]	@ (800a6e0 <ai_platform_network_init+0x12c>)
 800a5ce:	681d      	ldr	r5, [r3, #0]
 800a5d0:	4295      	cmp	r5, r2
 800a5d2:	d10a      	bne.n	800a5ea <ai_platform_network_init+0x36>
 800a5d4:	4288      	cmp	r0, r1
 800a5d6:	e9d3 2503 	ldrd	r2, r5, [r3, #12]
 800a5da:	e9d3 6301 	ldrd	r6, r3, [r3, #4]
 800a5de:	d03d      	beq.n	800a65c <ai_platform_network_init+0xa8>
 800a5e0:	2303      	movs	r3, #3
 800a5e2:	6123      	str	r3, [r4, #16]
 800a5e4:	4620      	mov	r0, r4
 800a5e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a5ea:	2101      	movs	r1, #1
 800a5ec:	4618      	mov	r0, r3
 800a5ee:	461d      	mov	r5, r3
 800a5f0:	f8d3 8004 	ldr.w	r8, [r3, #4]
 800a5f4:	f7ff fd90 	bl	800a118 <ai_buffer_get_size>
 800a5f8:	f105 071c 	add.w	r7, r5, #28
 800a5fc:	4606      	mov	r6, r0
 800a5fe:	2101      	movs	r1, #1
 800a600:	4638      	mov	r0, r7
 800a602:	f8d5 9020 	ldr.w	r9, [r5, #32]
 800a606:	f7ff fd87 	bl	800a118 <ai_buffer_get_size>
 800a60a:	2e00      	cmp	r6, #0
 800a60c:	bf0a      	itet	eq
 800a60e:	4631      	moveq	r1, r6
 800a610:	2101      	movne	r1, #1
 800a612:	4635      	moveq	r5, r6
 800a614:	b1b0      	cbz	r0, 800a644 <ai_platform_network_init+0x90>
 800a616:	f1b9 0f00 	cmp.w	r9, #0
 800a61a:	d057      	beq.n	800a6cc <ai_platform_network_init+0x118>
 800a61c:	f04f 0e01 	mov.w	lr, #1
 800a620:	f1b8 0f00 	cmp.w	r8, #0
 800a624:	d011      	beq.n	800a64a <ai_platform_network_init+0x96>
 800a626:	4b2d      	ldr	r3, [pc, #180]	@ (800a6dc <ai_platform_network_init+0x128>)
 800a628:	6822      	ldr	r2, [r4, #0]
 800a62a:	429a      	cmp	r2, r3
 800a62c:	d1d8      	bne.n	800a5e0 <ai_platform_network_init+0x2c>
 800a62e:	8c63      	ldrh	r3, [r4, #34]	@ 0x22
 800a630:	428b      	cmp	r3, r1
 800a632:	d21b      	bcs.n	800a66c <ai_platform_network_init+0xb8>
 800a634:	2212      	movs	r2, #18
 800a636:	2116      	movs	r1, #22
 800a638:	f104 000c 	add.w	r0, r4, #12
 800a63c:	f000 faa4 	bl	800ab88 <core_set_error>
 800a640:	2000      	movs	r0, #0
 800a642:	e7d0      	b.n	800a5e6 <ai_platform_network_init+0x32>
 800a644:	4607      	mov	r7, r0
 800a646:	4686      	mov	lr, r0
 800a648:	e7ea      	b.n	800a620 <ai_platform_network_init+0x6c>
 800a64a:	2e00      	cmp	r6, #0
 800a64c:	d0eb      	beq.n	800a626 <ai_platform_network_init+0x72>
 800a64e:	2212      	movs	r2, #18
 800a650:	2110      	movs	r1, #16
 800a652:	f104 000c 	add.w	r0, r4, #12
 800a656:	f000 fa97 	bl	800ab88 <core_set_error>
 800a65a:	e7f1      	b.n	800a640 <ai_platform_network_init+0x8c>
 800a65c:	e9c4 6308 	strd	r6, r3, [r4, #32]
 800a660:	62e5      	str	r5, [r4, #44]	@ 0x2c
 800a662:	62a2      	str	r2, [r4, #40]	@ 0x28
 800a664:	4620      	mov	r0, r4
 800a666:	f000 fac5 	bl	800abf4 <ai_layers_init_all>
 800a66a:	e7b9      	b.n	800a5e0 <ai_platform_network_init+0x2c>
 800a66c:	b1e1      	cbz	r1, 800a6a8 <ai_platform_network_init+0xf4>
 800a66e:	46ac      	mov	ip, r5
 800a670:	e8bc 000f 	ldmia.w	ip!, {r0, r1, r2, r3}
 800a674:	6a65      	ldr	r5, [r4, #36]	@ 0x24
 800a676:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a678:	e89c 0007 	ldmia.w	ip, {r0, r1, r2}
 800a67c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800a680:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800a682:	f44f 3680 	mov.w	r6, #65536	@ 0x10000
 800a686:	4573      	cmp	r3, lr
 800a688:	6226      	str	r6, [r4, #32]
 800a68a:	d311      	bcc.n	800a6b0 <ai_platform_network_init+0xfc>
 800a68c:	f1be 0f00 	cmp.w	lr, #0
 800a690:	d007      	beq.n	800a6a2 <ai_platform_network_init+0xee>
 800a692:	463e      	mov	r6, r7
 800a694:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 800a696:	6ae5      	ldr	r5, [r4, #44]	@ 0x2c
 800a698:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800a69a:	e896 0007 	ldmia.w	r6, {r0, r1, r2}
 800a69e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 800a6a2:	ea4f 420e 	mov.w	r2, lr, lsl #16
 800a6a6:	e7dc      	b.n	800a662 <ai_platform_network_init+0xae>
 800a6a8:	8d63      	ldrh	r3, [r4, #42]	@ 0x2a
 800a6aa:	6221      	str	r1, [r4, #32]
 800a6ac:	4573      	cmp	r3, lr
 800a6ae:	d2ed      	bcs.n	800a68c <ai_platform_network_init+0xd8>
 800a6b0:	2213      	movs	r2, #19
 800a6b2:	2116      	movs	r1, #22
 800a6b4:	f104 000c 	add.w	r0, r4, #12
 800a6b8:	f000 fa66 	bl	800ab88 <core_set_error>
 800a6bc:	e7c0      	b.n	800a640 <ai_platform_network_init+0x8c>
 800a6be:	2211      	movs	r2, #17
 800a6c0:	2110      	movs	r1, #16
 800a6c2:	f104 000c 	add.w	r0, r4, #12
 800a6c6:	f000 fa5f 	bl	800ab88 <core_set_error>
 800a6ca:	e7b9      	b.n	800a640 <ai_platform_network_init+0x8c>
 800a6cc:	2213      	movs	r2, #19
 800a6ce:	2110      	movs	r1, #16
 800a6d0:	f104 000c 	add.w	r0, r4, #12
 800a6d4:	f000 fa58 	bl	800ab88 <core_set_error>
 800a6d8:	e7b2      	b.n	800a640 <ai_platform_network_init+0x8c>
 800a6da:	bf00      	nop
 800a6dc:	a1c00100 	.word	0xa1c00100
 800a6e0:	a1facade 	.word	0xa1facade

0800a6e4 <ai_platform_network_post_init>:
 800a6e4:	4b15      	ldr	r3, [pc, #84]	@ (800a73c <ai_platform_network_post_init+0x58>)
 800a6e6:	6802      	ldr	r2, [r0, #0]
 800a6e8:	ea02 0103 	and.w	r1, r2, r3
 800a6ec:	4393      	bics	r3, r2
 800a6ee:	d123      	bne.n	800a738 <ai_platform_network_post_init+0x54>
 800a6f0:	b570      	push	{r4, r5, r6, lr}
 800a6f2:	6903      	ldr	r3, [r0, #16]
 800a6f4:	079b      	lsls	r3, r3, #30
 800a6f6:	4604      	mov	r4, r0
 800a6f8:	d503      	bpl.n	800a702 <ai_platform_network_post_init+0x1e>
 800a6fa:	428a      	cmp	r2, r1
 800a6fc:	d008      	beq.n	800a710 <ai_platform_network_post_init+0x2c>
 800a6fe:	2001      	movs	r0, #1
 800a700:	bd70      	pop	{r4, r5, r6, pc}
 800a702:	2210      	movs	r2, #16
 800a704:	2111      	movs	r1, #17
 800a706:	300c      	adds	r0, #12
 800a708:	f000 fa3e 	bl	800ab88 <core_set_error>
 800a70c:	2000      	movs	r0, #0
 800a70e:	bd70      	pop	{r4, r5, r6, pc}
 800a710:	f000 fa80 	bl	800ac14 <ai_layers_post_init_all>
 800a714:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 800a716:	2e00      	cmp	r6, #0
 800a718:	d0f1      	beq.n	800a6fe <ai_platform_network_post_init+0x1a>
 800a71a:	6ba5      	ldr	r5, [r4, #56]	@ 0x38
 800a71c:	2d00      	cmp	r5, #0
 800a71e:	d0ee      	beq.n	800a6fe <ai_platform_network_post_init+0x1a>
 800a720:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800a722:	4629      	mov	r1, r5
 800a724:	2000      	movs	r0, #0
 800a726:	47b0      	blx	r6
 800a728:	692b      	ldr	r3, [r5, #16]
 800a72a:	42ab      	cmp	r3, r5
 800a72c:	d0e7      	beq.n	800a6fe <ai_platform_network_post_init+0x1a>
 800a72e:	2b00      	cmp	r3, #0
 800a730:	d0e5      	beq.n	800a6fe <ai_platform_network_post_init+0x1a>
 800a732:	6c26      	ldr	r6, [r4, #64]	@ 0x40
 800a734:	461d      	mov	r5, r3
 800a736:	e7f3      	b.n	800a720 <ai_platform_network_post_init+0x3c>
 800a738:	2000      	movs	r0, #0
 800a73a:	4770      	bx	lr
 800a73c:	a1c00100 	.word	0xa1c00100

0800a740 <ai_platform_network_process>:
 800a740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a744:	4bb7      	ldr	r3, [pc, #732]	@ (800aa24 <ai_platform_network_process+0x2e4>)
 800a746:	4607      	mov	r7, r0
 800a748:	6800      	ldr	r0, [r0, #0]
 800a74a:	4383      	bics	r3, r0
 800a74c:	b085      	sub	sp, #20
 800a74e:	f040 812d 	bne.w	800a9ac <ai_platform_network_process+0x26c>
 800a752:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800a754:	2b00      	cmp	r3, #0
 800a756:	f000 811d 	beq.w	800a994 <ai_platform_network_process+0x254>
 800a75a:	693b      	ldr	r3, [r7, #16]
 800a75c:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 800a760:	f003 0303 	and.w	r3, r3, #3
 800a764:	2600      	movs	r6, #0
 800a766:	2b03      	cmp	r3, #3
 800a768:	61be      	str	r6, [r7, #24]
 800a76a:	f040 8129 	bne.w	800a9c0 <ai_platform_network_process+0x280>
 800a76e:	2900      	cmp	r1, #0
 800a770:	f000 8116 	beq.w	800a9a0 <ai_platform_network_process+0x260>
 800a774:	f1b9 0f00 	cmp.w	r9, #0
 800a778:	f000 8112 	beq.w	800a9a0 <ai_platform_network_process+0x260>
 800a77c:	f8b9 3000 	ldrh.w	r3, [r9]
 800a780:	2b00      	cmp	r3, #0
 800a782:	f000 810d 	beq.w	800a9a0 <ai_platform_network_process+0x260>
 800a786:	698b      	ldr	r3, [r1, #24]
 800a788:	e9cd 7202 	strd	r7, r2, [sp, #8]
 800a78c:	f8d3 b000 	ldr.w	fp, [r3]
 800a790:	460c      	mov	r4, r1
 800a792:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800a796:	2b00      	cmp	r3, #0
 800a798:	d072      	beq.n	800a880 <ai_platform_network_process+0x140>
 800a79a:	f853 5026 	ldr.w	r5, [r3, r6, lsl #2]
 800a79e:	2d00      	cmp	r5, #0
 800a7a0:	d06e      	beq.n	800a880 <ai_platform_network_process+0x140>
 800a7a2:	f8d9 3008 	ldr.w	r3, [r9, #8]
 800a7a6:	f8d3 a000 	ldr.w	sl, [r3]
 800a7aa:	0133      	lsls	r3, r6, #4
 800a7ac:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 800a7b0:	9301      	str	r3, [sp, #4]
 800a7b2:	f000 81ba 	beq.w	800ab2a <ai_platform_network_process+0x3ea>
 800a7b6:	69ab      	ldr	r3, [r5, #24]
 800a7b8:	2101      	movs	r1, #1
 800a7ba:	4620      	mov	r0, r4
 800a7bc:	685f      	ldr	r7, [r3, #4]
 800a7be:	f7ff fcab 	bl	800a118 <ai_buffer_get_size>
 800a7c2:	4287      	cmp	r7, r0
 800a7c4:	f0c0 8103 	bcc.w	800a9ce <ai_platform_network_process+0x28e>
 800a7c8:	68e8      	ldr	r0, [r5, #12]
 800a7ca:	69a1      	ldr	r1, [r4, #24]
 800a7cc:	68c2      	ldr	r2, [r0, #12]
 800a7ce:	68cb      	ldr	r3, [r1, #12]
 800a7d0:	429a      	cmp	r2, r3
 800a7d2:	f040 80fc 	bne.w	800a9ce <ai_platform_network_process+0x28e>
 800a7d6:	6882      	ldr	r2, [r0, #8]
 800a7d8:	688b      	ldr	r3, [r1, #8]
 800a7da:	429a      	cmp	r2, r3
 800a7dc:	f040 80f7 	bne.w	800a9ce <ai_platform_network_process+0x28e>
 800a7e0:	6842      	ldr	r2, [r0, #4]
 800a7e2:	684b      	ldr	r3, [r1, #4]
 800a7e4:	429a      	cmp	r2, r3
 800a7e6:	f040 80f2 	bne.w	800a9ce <ai_platform_network_process+0x28e>
 800a7ea:	69ab      	ldr	r3, [r5, #24]
 800a7ec:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a7f0:	f001 fdbe 	bl	800c370 <ai_array_get_data_byte_size>
 800a7f4:	9001      	str	r0, [sp, #4]
 800a7f6:	4628      	mov	r0, r5
 800a7f8:	f001 fdd2 	bl	800c3a0 <get_tensor_byte_size>
 800a7fc:	9b01      	ldr	r3, [sp, #4]
 800a7fe:	4283      	cmp	r3, r0
 800a800:	f0c0 80e5 	bcc.w	800a9ce <ai_platform_network_process+0x28e>
 800a804:	69ab      	ldr	r3, [r5, #24]
 800a806:	6818      	ldr	r0, [r3, #0]
 800a808:	f001 fd42 	bl	800c290 <ai_array_to_buffer_fmt>
 800a80c:	6823      	ldr	r3, [r4, #0]
 800a80e:	4058      	eors	r0, r3
 800a810:	f030 437e 	bics.w	r3, r0, #4261412864	@ 0xfe000000
 800a814:	f040 8193 	bne.w	800ab3e <ai_platform_network_process+0x3fe>
 800a818:	6863      	ldr	r3, [r4, #4]
 800a81a:	2b00      	cmp	r3, #0
 800a81c:	f000 8185 	beq.w	800ab2a <ai_platform_network_process+0x3ea>
 800a820:	69a3      	ldr	r3, [r4, #24]
 800a822:	681b      	ldr	r3, [r3, #0]
 800a824:	2b00      	cmp	r3, #0
 800a826:	f000 8182 	beq.w	800ab2e <ai_platform_network_process+0x3ee>
 800a82a:	459b      	cmp	fp, r3
 800a82c:	4628      	mov	r0, r5
 800a82e:	bf38      	it	cc
 800a830:	469b      	movcc	fp, r3
 800a832:	f001 fdb5 	bl	800c3a0 <get_tensor_byte_size>
 800a836:	f8c8 0008 	str.w	r0, [r8, #8]
 800a83a:	69a3      	ldr	r3, [r4, #24]
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	fb00 f303 	mul.w	r3, r0, r3
 800a842:	f8c8 300c 	str.w	r3, [r8, #12]
 800a846:	6861      	ldr	r1, [r4, #4]
 800a848:	f8c8 1004 	str.w	r1, [r8, #4]
 800a84c:	0132      	lsls	r2, r6, #4
 800a84e:	440b      	add	r3, r1
 800a850:	f84a 3002 	str.w	r3, [sl, r2]
 800a854:	69a8      	ldr	r0, [r5, #24]
 800a856:	6803      	ldr	r3, [r0, #0]
 800a858:	009a      	lsls	r2, r3, #2
 800a85a:	f106 0601 	add.w	r6, r6, #1
 800a85e:	f104 041c 	add.w	r4, r4, #28
 800a862:	f100 80a7 	bmi.w	800a9b4 <ai_platform_network_process+0x274>
 800a866:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800a86a:	1a9b      	subs	r3, r3, r2
 800a86c:	4419      	add	r1, r3
 800a86e:	6081      	str	r1, [r0, #8]
 800a870:	69ab      	ldr	r3, [r5, #24]
 800a872:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800a876:	60da      	str	r2, [r3, #12]
 800a878:	f8b9 3000 	ldrh.w	r3, [r9]
 800a87c:	42b3      	cmp	r3, r6
 800a87e:	d888      	bhi.n	800a792 <ai_platform_network_process+0x52>
 800a880:	e9dd 7802 	ldrd	r7, r8, [sp, #8]
 800a884:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800a886:	f1b8 0f00 	cmp.w	r8, #0
 800a88a:	f000 80b5 	beq.w	800a9f8 <ai_platform_network_process+0x2b8>
 800a88e:	2b01      	cmp	r3, #1
 800a890:	f240 80a5 	bls.w	800a9de <ai_platform_network_process+0x29e>
 800a894:	f8d7 9034 	ldr.w	r9, [r7, #52]	@ 0x34
 800a898:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	f000 809e 	beq.w	800a9de <ai_platform_network_process+0x29e>
 800a8a2:	4645      	mov	r5, r8
 800a8a4:	2600      	movs	r6, #0
 800a8a6:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	f000 80a3 	beq.w	800a9f6 <ai_platform_network_process+0x2b6>
 800a8b0:	f853 4026 	ldr.w	r4, [r3, r6, lsl #2]
 800a8b4:	2c00      	cmp	r4, #0
 800a8b6:	f000 809e 	beq.w	800a9f6 <ai_platform_network_process+0x2b6>
 800a8ba:	f8d9 3014 	ldr.w	r3, [r9, #20]
 800a8be:	f8d3 a000 	ldr.w	sl, [r3]
 800a8c2:	0133      	lsls	r3, r6, #4
 800a8c4:	eb1a 1806 	adds.w	r8, sl, r6, lsl #4
 800a8c8:	9301      	str	r3, [sp, #4]
 800a8ca:	f000 8140 	beq.w	800ab4e <ai_platform_network_process+0x40e>
 800a8ce:	69a3      	ldr	r3, [r4, #24]
 800a8d0:	2101      	movs	r1, #1
 800a8d2:	685b      	ldr	r3, [r3, #4]
 800a8d4:	9301      	str	r3, [sp, #4]
 800a8d6:	4628      	mov	r0, r5
 800a8d8:	f7ff fc1e 	bl	800a118 <ai_buffer_get_size>
 800a8dc:	9b01      	ldr	r3, [sp, #4]
 800a8de:	4283      	cmp	r3, r0
 800a8e0:	d37d      	bcc.n	800a9de <ai_platform_network_process+0x29e>
 800a8e2:	68e0      	ldr	r0, [r4, #12]
 800a8e4:	69a9      	ldr	r1, [r5, #24]
 800a8e6:	68c2      	ldr	r2, [r0, #12]
 800a8e8:	68cb      	ldr	r3, [r1, #12]
 800a8ea:	429a      	cmp	r2, r3
 800a8ec:	d177      	bne.n	800a9de <ai_platform_network_process+0x29e>
 800a8ee:	6882      	ldr	r2, [r0, #8]
 800a8f0:	688b      	ldr	r3, [r1, #8]
 800a8f2:	429a      	cmp	r2, r3
 800a8f4:	d173      	bne.n	800a9de <ai_platform_network_process+0x29e>
 800a8f6:	6842      	ldr	r2, [r0, #4]
 800a8f8:	684b      	ldr	r3, [r1, #4]
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d16f      	bne.n	800a9de <ai_platform_network_process+0x29e>
 800a8fe:	69a3      	ldr	r3, [r4, #24]
 800a900:	e9d3 0100 	ldrd	r0, r1, [r3]
 800a904:	f001 fd34 	bl	800c370 <ai_array_get_data_byte_size>
 800a908:	9001      	str	r0, [sp, #4]
 800a90a:	4620      	mov	r0, r4
 800a90c:	f001 fd48 	bl	800c3a0 <get_tensor_byte_size>
 800a910:	9b01      	ldr	r3, [sp, #4]
 800a912:	4283      	cmp	r3, r0
 800a914:	d363      	bcc.n	800a9de <ai_platform_network_process+0x29e>
 800a916:	69a3      	ldr	r3, [r4, #24]
 800a918:	6818      	ldr	r0, [r3, #0]
 800a91a:	f001 fcb9 	bl	800c290 <ai_array_to_buffer_fmt>
 800a91e:	682b      	ldr	r3, [r5, #0]
 800a920:	4043      	eors	r3, r0
 800a922:	f033 437e 	bics.w	r3, r3, #4261412864	@ 0xfe000000
 800a926:	f040 8119 	bne.w	800ab5c <ai_platform_network_process+0x41c>
 800a92a:	686b      	ldr	r3, [r5, #4]
 800a92c:	2b00      	cmp	r3, #0
 800a92e:	f000 810e 	beq.w	800ab4e <ai_platform_network_process+0x40e>
 800a932:	69ab      	ldr	r3, [r5, #24]
 800a934:	681b      	ldr	r3, [r3, #0]
 800a936:	2b00      	cmp	r3, #0
 800a938:	f000 8117 	beq.w	800ab6a <ai_platform_network_process+0x42a>
 800a93c:	459b      	cmp	fp, r3
 800a93e:	4620      	mov	r0, r4
 800a940:	bf38      	it	cc
 800a942:	469b      	movcc	fp, r3
 800a944:	f001 fd2c 	bl	800c3a0 <get_tensor_byte_size>
 800a948:	f8c8 0008 	str.w	r0, [r8, #8]
 800a94c:	69aa      	ldr	r2, [r5, #24]
 800a94e:	6812      	ldr	r2, [r2, #0]
 800a950:	4603      	mov	r3, r0
 800a952:	fb02 f303 	mul.w	r3, r2, r3
 800a956:	f8c8 300c 	str.w	r3, [r8, #12]
 800a95a:	6869      	ldr	r1, [r5, #4]
 800a95c:	f8c8 1004 	str.w	r1, [r8, #4]
 800a960:	0132      	lsls	r2, r6, #4
 800a962:	440b      	add	r3, r1
 800a964:	f84a 3002 	str.w	r3, [sl, r2]
 800a968:	69a0      	ldr	r0, [r4, #24]
 800a96a:	6803      	ldr	r3, [r0, #0]
 800a96c:	009b      	lsls	r3, r3, #2
 800a96e:	f106 0601 	add.w	r6, r6, #1
 800a972:	f105 051c 	add.w	r5, r5, #28
 800a976:	d439      	bmi.n	800a9ec <ai_platform_network_process+0x2ac>
 800a978:	e9d0 3202 	ldrd	r3, r2, [r0, #8]
 800a97c:	1a9b      	subs	r3, r3, r2
 800a97e:	4419      	add	r1, r3
 800a980:	6081      	str	r1, [r0, #8]
 800a982:	69a3      	ldr	r3, [r4, #24]
 800a984:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800a988:	60da      	str	r2, [r3, #12]
 800a98a:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800a98e:	429e      	cmp	r6, r3
 800a990:	d389      	bcc.n	800a8a6 <ai_platform_network_process+0x166>
 800a992:	e030      	b.n	800a9f6 <ai_platform_network_process+0x2b6>
 800a994:	693a      	ldr	r2, [r7, #16]
 800a996:	61bb      	str	r3, [r7, #24]
 800a998:	f002 0203 	and.w	r2, r2, #3
 800a99c:	2a03      	cmp	r2, #3
 800a99e:	d10f      	bne.n	800a9c0 <ai_platform_network_process+0x280>
 800a9a0:	2217      	movs	r2, #23
 800a9a2:	2112      	movs	r1, #18
 800a9a4:	f107 000c 	add.w	r0, r7, #12
 800a9a8:	f000 f8ee 	bl	800ab88 <core_set_error>
 800a9ac:	2000      	movs	r0, #0
 800a9ae:	b005      	add	sp, #20
 800a9b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a9b4:	f8b9 3000 	ldrh.w	r3, [r9]
 800a9b8:	429e      	cmp	r6, r3
 800a9ba:	f4ff aeea 	bcc.w	800a792 <ai_platform_network_process+0x52>
 800a9be:	e75f      	b.n	800a880 <ai_platform_network_process+0x140>
 800a9c0:	2230      	movs	r2, #48	@ 0x30
 800a9c2:	2111      	movs	r1, #17
 800a9c4:	f107 000c 	add.w	r0, r7, #12
 800a9c8:	f000 f8de 	bl	800ab88 <core_set_error>
 800a9cc:	e7ee      	b.n	800a9ac <ai_platform_network_process+0x26c>
 800a9ce:	9f02      	ldr	r7, [sp, #8]
 800a9d0:	2218      	movs	r2, #24
 800a9d2:	2112      	movs	r1, #18
 800a9d4:	f107 000c 	add.w	r0, r7, #12
 800a9d8:	f000 f8d6 	bl	800ab88 <core_set_error>
 800a9dc:	e7e6      	b.n	800a9ac <ai_platform_network_process+0x26c>
 800a9de:	2218      	movs	r2, #24
 800a9e0:	2113      	movs	r1, #19
 800a9e2:	f107 000c 	add.w	r0, r7, #12
 800a9e6:	f000 f8cf 	bl	800ab88 <core_set_error>
 800a9ea:	e7df      	b.n	800a9ac <ai_platform_network_process+0x26c>
 800a9ec:	f8b9 300c 	ldrh.w	r3, [r9, #12]
 800a9f0:	429e      	cmp	r6, r3
 800a9f2:	f4ff af58 	bcc.w	800a8a6 <ai_platform_network_process+0x166>
 800a9f6:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 800a9f8:	fa1f fb8b 	uxth.w	fp, fp
 800a9fc:	f8a7 b018 	strh.w	fp, [r7, #24]
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	f000 808c 	beq.w	800ab1e <ai_platform_network_process+0x3de>
 800aa06:	2b01      	cmp	r3, #1
 800aa08:	6b7e      	ldr	r6, [r7, #52]	@ 0x34
 800aa0a:	f000 808b 	beq.w	800ab24 <ai_platform_network_process+0x3e4>
 800aa0e:	f106 080c 	add.w	r8, r6, #12
 800aa12:	8b78      	ldrh	r0, [r7, #26]
 800aa14:	4583      	cmp	fp, r0
 800aa16:	d9ca      	bls.n	800a9ae <ai_platform_network_process+0x26e>
 800aa18:	4645      	mov	r5, r8
 800aa1a:	46bb      	mov	fp, r7
 800aa1c:	f04f 0800 	mov.w	r8, #0
 800aa20:	b9ae      	cbnz	r6, 800aa4e <ai_platform_network_process+0x30e>
 800aa22:	e02d      	b.n	800aa80 <ai_platform_network_process+0x340>
 800aa24:	a1c00100 	.word	0xa1c00100
 800aa28:	68df      	ldr	r7, [r3, #12]
 800aa2a:	1bc9      	subs	r1, r1, r7
 800aa2c:	4408      	add	r0, r1
 800aa2e:	6098      	str	r0, [r3, #8]
 800aa30:	6993      	ldr	r3, [r2, #24]
 800aa32:	6862      	ldr	r2, [r4, #4]
 800aa34:	60da      	str	r2, [r3, #12]
 800aa36:	e9d4 3101 	ldrd	r3, r1, [r4, #4]
 800aa3a:	f859 200a 	ldr.w	r2, [r9, sl]
 800aa3e:	440b      	add	r3, r1
 800aa40:	4293      	cmp	r3, r2
 800aa42:	bf24      	itt	cs
 800aa44:	68e3      	ldrcs	r3, [r4, #12]
 800aa46:	1ad3      	subcs	r3, r2, r3
 800aa48:	6063      	str	r3, [r4, #4]
 800aa4a:	f108 0801 	add.w	r8, r8, #1
 800aa4e:	8833      	ldrh	r3, [r6, #0]
 800aa50:	4543      	cmp	r3, r8
 800aa52:	ea4f 1a08 	mov.w	sl, r8, lsl #4
 800aa56:	d913      	bls.n	800aa80 <ai_platform_network_process+0x340>
 800aa58:	6873      	ldr	r3, [r6, #4]
 800aa5a:	b18b      	cbz	r3, 800aa80 <ai_platform_network_process+0x340>
 800aa5c:	f853 2028 	ldr.w	r2, [r3, r8, lsl #2]
 800aa60:	b172      	cbz	r2, 800aa80 <ai_platform_network_process+0x340>
 800aa62:	68b1      	ldr	r1, [r6, #8]
 800aa64:	6993      	ldr	r3, [r2, #24]
 800aa66:	f8d1 9000 	ldr.w	r9, [r1]
 800aa6a:	681f      	ldr	r7, [r3, #0]
 800aa6c:	6899      	ldr	r1, [r3, #8]
 800aa6e:	eb09 1408 	add.w	r4, r9, r8, lsl #4
 800aa72:	00bf      	lsls	r7, r7, #2
 800aa74:	6860      	ldr	r0, [r4, #4]
 800aa76:	d5d7      	bpl.n	800aa28 <ai_platform_network_process+0x2e8>
 800aa78:	68a2      	ldr	r2, [r4, #8]
 800aa7a:	f001 fb6b 	bl	800c154 <st_int8_copy>
 800aa7e:	e7da      	b.n	800aa36 <ai_platform_network_process+0x2f6>
 800aa80:	4658      	mov	r0, fp
 800aa82:	f000 f8e5 	bl	800ac50 <ai_layers_forward_all>
 800aa86:	2400      	movs	r4, #0
 800aa88:	b9b5      	cbnz	r5, 800aab8 <ai_platform_network_process+0x378>
 800aa8a:	e03b      	b.n	800ab04 <ai_platform_network_process+0x3c4>
 800aa8c:	f859 300a 	ldr.w	r3, [r9, sl]
 800aa90:	eb01 020c 	add.w	r2, r1, ip
 800aa94:	429a      	cmp	r2, r3
 800aa96:	bf24      	itt	cs
 800aa98:	f8d8 200c 	ldrcs.w	r2, [r8, #12]
 800aa9c:	1a9a      	subcs	r2, r3, r2
 800aa9e:	f8c8 2004 	str.w	r2, [r8, #4]
 800aaa2:	6981      	ldr	r1, [r0, #24]
 800aaa4:	e9d1 3702 	ldrd	r3, r7, [r1, #8]
 800aaa8:	1bdb      	subs	r3, r3, r7
 800aaaa:	441a      	add	r2, r3
 800aaac:	608a      	str	r2, [r1, #8]
 800aaae:	6983      	ldr	r3, [r0, #24]
 800aab0:	f8d8 2004 	ldr.w	r2, [r8, #4]
 800aab4:	60da      	str	r2, [r3, #12]
 800aab6:	3401      	adds	r4, #1
 800aab8:	882b      	ldrh	r3, [r5, #0]
 800aaba:	42a3      	cmp	r3, r4
 800aabc:	d922      	bls.n	800ab04 <ai_platform_network_process+0x3c4>
 800aabe:	686b      	ldr	r3, [r5, #4]
 800aac0:	b303      	cbz	r3, 800ab04 <ai_platform_network_process+0x3c4>
 800aac2:	f853 0024 	ldr.w	r0, [r3, r4, lsl #2]
 800aac6:	b1e8      	cbz	r0, 800ab04 <ai_platform_network_process+0x3c4>
 800aac8:	68ab      	ldr	r3, [r5, #8]
 800aaca:	6982      	ldr	r2, [r0, #24]
 800aacc:	f8d3 9000 	ldr.w	r9, [r3]
 800aad0:	6813      	ldr	r3, [r2, #0]
 800aad2:	eb09 1804 	add.w	r8, r9, r4, lsl #4
 800aad6:	009b      	lsls	r3, r3, #2
 800aad8:	e9d8 1c01 	ldrd	r1, ip, [r8, #4]
 800aadc:	ea4f 1a04 	mov.w	sl, r4, lsl #4
 800aae0:	d5d4      	bpl.n	800aa8c <ai_platform_network_process+0x34c>
 800aae2:	6890      	ldr	r0, [r2, #8]
 800aae4:	4662      	mov	r2, ip
 800aae6:	f001 fb35 	bl	800c154 <st_int8_copy>
 800aaea:	e9d8 3101 	ldrd	r3, r1, [r8, #4]
 800aaee:	f859 200a 	ldr.w	r2, [r9, sl]
 800aaf2:	440b      	add	r3, r1
 800aaf4:	4293      	cmp	r3, r2
 800aaf6:	bf24      	itt	cs
 800aaf8:	f8d8 300c 	ldrcs.w	r3, [r8, #12]
 800aafc:	1ad3      	subcs	r3, r2, r3
 800aafe:	f8c8 3004 	str.w	r3, [r8, #4]
 800ab02:	e7d8      	b.n	800aab6 <ai_platform_network_process+0x376>
 800ab04:	f8bb 001a 	ldrh.w	r0, [fp, #26]
 800ab08:	f8bb 3018 	ldrh.w	r3, [fp, #24]
 800ab0c:	3001      	adds	r0, #1
 800ab0e:	b280      	uxth	r0, r0
 800ab10:	4283      	cmp	r3, r0
 800ab12:	f8ab 001a 	strh.w	r0, [fp, #26]
 800ab16:	d881      	bhi.n	800aa1c <ai_platform_network_process+0x2dc>
 800ab18:	b005      	add	sp, #20
 800ab1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ab1e:	461e      	mov	r6, r3
 800ab20:	4698      	mov	r8, r3
 800ab22:	e776      	b.n	800aa12 <ai_platform_network_process+0x2d2>
 800ab24:	f04f 0800 	mov.w	r8, #0
 800ab28:	e773      	b.n	800aa12 <ai_platform_network_process+0x2d2>
 800ab2a:	9f02      	ldr	r7, [sp, #8]
 800ab2c:	e738      	b.n	800a9a0 <ai_platform_network_process+0x260>
 800ab2e:	9f02      	ldr	r7, [sp, #8]
 800ab30:	2221      	movs	r2, #33	@ 0x21
 800ab32:	2112      	movs	r1, #18
 800ab34:	f107 000c 	add.w	r0, r7, #12
 800ab38:	f000 f826 	bl	800ab88 <core_set_error>
 800ab3c:	e736      	b.n	800a9ac <ai_platform_network_process+0x26c>
 800ab3e:	9f02      	ldr	r7, [sp, #8]
 800ab40:	2219      	movs	r2, #25
 800ab42:	2112      	movs	r1, #18
 800ab44:	f107 000c 	add.w	r0, r7, #12
 800ab48:	f000 f81e 	bl	800ab88 <core_set_error>
 800ab4c:	e72e      	b.n	800a9ac <ai_platform_network_process+0x26c>
 800ab4e:	2217      	movs	r2, #23
 800ab50:	2113      	movs	r1, #19
 800ab52:	f107 000c 	add.w	r0, r7, #12
 800ab56:	f000 f817 	bl	800ab88 <core_set_error>
 800ab5a:	e727      	b.n	800a9ac <ai_platform_network_process+0x26c>
 800ab5c:	2219      	movs	r2, #25
 800ab5e:	2113      	movs	r1, #19
 800ab60:	f107 000c 	add.w	r0, r7, #12
 800ab64:	f000 f810 	bl	800ab88 <core_set_error>
 800ab68:	e720      	b.n	800a9ac <ai_platform_network_process+0x26c>
 800ab6a:	2221      	movs	r2, #33	@ 0x21
 800ab6c:	2113      	movs	r1, #19
 800ab6e:	f107 000c 	add.w	r0, r7, #12
 800ab72:	f000 f809 	bl	800ab88 <core_set_error>
 800ab76:	e719      	b.n	800a9ac <ai_platform_network_process+0x26c>

0800ab78 <core_init>:
 800ab78:	2001      	movs	r0, #1
 800ab7a:	4770      	bx	lr

0800ab7c <core_get_error>:
 800ab7c:	4603      	mov	r3, r0
 800ab7e:	2200      	movs	r2, #0
 800ab80:	6800      	ldr	r0, [r0, #0]
 800ab82:	601a      	str	r2, [r3, #0]
 800ab84:	4770      	bx	lr
 800ab86:	bf00      	nop

0800ab88 <core_set_error>:
 800ab88:	4603      	mov	r3, r0
 800ab8a:	7800      	ldrb	r0, [r0, #0]
 800ab8c:	b108      	cbz	r0, 800ab92 <core_set_error+0xa>
 800ab8e:	2000      	movs	r0, #0
 800ab90:	4770      	bx	lr
 800ab92:	7019      	strb	r1, [r3, #0]
 800ab94:	6819      	ldr	r1, [r3, #0]
 800ab96:	f362 211f 	bfi	r1, r2, #8, #24
 800ab9a:	2001      	movs	r0, #1
 800ab9c:	6019      	str	r1, [r3, #0]
 800ab9e:	4770      	bx	lr

0800aba0 <ai_check_custom_types>:
 800aba0:	b082      	sub	sp, #8
 800aba2:	4b13      	ldr	r3, [pc, #76]	@ (800abf0 <ai_check_custom_types+0x50>)
 800aba4:	9301      	str	r3, [sp, #4]
 800aba6:	b118      	cbz	r0, 800abb0 <ai_check_custom_types+0x10>
 800aba8:	7803      	ldrb	r3, [r0, #0]
 800abaa:	2b03      	cmp	r3, #3
 800abac:	d002      	beq.n	800abb4 <ai_check_custom_types+0x14>
 800abae:	2000      	movs	r0, #0
 800abb0:	b002      	add	sp, #8
 800abb2:	4770      	bx	lr
 800abb4:	f89d 2004 	ldrb.w	r2, [sp, #4]
 800abb8:	4293      	cmp	r3, r2
 800abba:	d004      	beq.n	800abc6 <ai_check_custom_types+0x26>
 800abbc:	2001      	movs	r0, #1
 800abbe:	f080 0001 	eor.w	r0, r0, #1
 800abc2:	b002      	add	sp, #8
 800abc4:	4770      	bx	lr
 800abc6:	7842      	ldrb	r2, [r0, #1]
 800abc8:	f89d 3005 	ldrb.w	r3, [sp, #5]
 800abcc:	429a      	cmp	r2, r3
 800abce:	f100 0001 	add.w	r0, r0, #1
 800abd2:	d1f3      	bne.n	800abbc <ai_check_custom_types+0x1c>
 800abd4:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800abd8:	f89d 3006 	ldrb.w	r3, [sp, #6]
 800abdc:	429a      	cmp	r2, r3
 800abde:	d1ed      	bne.n	800abbc <ai_check_custom_types+0x1c>
 800abe0:	7842      	ldrb	r2, [r0, #1]
 800abe2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 800abe6:	429a      	cmp	r2, r3
 800abe8:	d1e8      	bne.n	800abbc <ai_check_custom_types+0x1c>
 800abea:	2000      	movs	r0, #0
 800abec:	e7e7      	b.n	800abbe <ai_check_custom_types+0x1e>
 800abee:	bf00      	nop
 800abf0:	84048403 	.word	0x84048403

0800abf4 <ai_layers_init_all>:
 800abf4:	6b83      	ldr	r3, [r0, #56]	@ 0x38
 800abf6:	4601      	mov	r1, r0
 800abf8:	b153      	cbz	r3, 800ac10 <ai_layers_init_all+0x1c>
 800abfa:	2000      	movs	r0, #0
 800abfc:	461a      	mov	r2, r3
 800abfe:	60d9      	str	r1, [r3, #12]
 800ac00:	691b      	ldr	r3, [r3, #16]
 800ac02:	4293      	cmp	r3, r2
 800ac04:	f100 0001 	add.w	r0, r0, #1
 800ac08:	d003      	beq.n	800ac12 <ai_layers_init_all+0x1e>
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d1f6      	bne.n	800abfc <ai_layers_init_all+0x8>
 800ac0e:	4770      	bx	lr
 800ac10:	4618      	mov	r0, r3
 800ac12:	4770      	bx	lr

0800ac14 <ai_layers_post_init_all>:
 800ac14:	b538      	push	{r3, r4, r5, lr}
 800ac16:	6b84      	ldr	r4, [r0, #56]	@ 0x38
 800ac18:	b1b4      	cbz	r4, 800ac48 <ai_layers_post_init_all+0x34>
 800ac1a:	6863      	ldr	r3, [r4, #4]
 800ac1c:	07db      	lsls	r3, r3, #31
 800ac1e:	f04f 0500 	mov.w	r5, #0
 800ac22:	d504      	bpl.n	800ac2e <ai_layers_post_init_all+0x1a>
 800ac24:	6a23      	ldr	r3, [r4, #32]
 800ac26:	4620      	mov	r0, r4
 800ac28:	b10b      	cbz	r3, 800ac2e <ai_layers_post_init_all+0x1a>
 800ac2a:	4798      	blx	r3
 800ac2c:	3501      	adds	r5, #1
 800ac2e:	6923      	ldr	r3, [r4, #16]
 800ac30:	42a3      	cmp	r3, r4
 800ac32:	d007      	beq.n	800ac44 <ai_layers_post_init_all+0x30>
 800ac34:	b133      	cbz	r3, 800ac44 <ai_layers_post_init_all+0x30>
 800ac36:	461c      	mov	r4, r3
 800ac38:	6863      	ldr	r3, [r4, #4]
 800ac3a:	07db      	lsls	r3, r3, #31
 800ac3c:	d4f2      	bmi.n	800ac24 <ai_layers_post_init_all+0x10>
 800ac3e:	6923      	ldr	r3, [r4, #16]
 800ac40:	42a3      	cmp	r3, r4
 800ac42:	d1f7      	bne.n	800ac34 <ai_layers_post_init_all+0x20>
 800ac44:	4628      	mov	r0, r5
 800ac46:	bd38      	pop	{r3, r4, r5, pc}
 800ac48:	4625      	mov	r5, r4
 800ac4a:	4628      	mov	r0, r5
 800ac4c:	bd38      	pop	{r3, r4, r5, pc}
 800ac4e:	bf00      	nop

0800ac50 <ai_layers_forward_all>:
 800ac50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ac54:	f8d0 8040 	ldr.w	r8, [r0, #64]	@ 0x40
 800ac58:	6b85      	ldr	r5, [r0, #56]	@ 0x38
 800ac5a:	63c5      	str	r5, [r0, #60]	@ 0x3c
 800ac5c:	4604      	mov	r4, r0
 800ac5e:	f1b8 0f00 	cmp.w	r8, #0
 800ac62:	d02a      	beq.n	800acba <ai_layers_forward_all+0x6a>
 800ac64:	b32d      	cbz	r5, 800acb2 <ai_layers_forward_all+0x62>
 800ac66:	6c42      	ldr	r2, [r0, #68]	@ 0x44
 800ac68:	4629      	mov	r1, r5
 800ac6a:	2001      	movs	r0, #1
 800ac6c:	47c0      	blx	r8
 800ac6e:	6be6      	ldr	r6, [r4, #60]	@ 0x3c
 800ac70:	b1fe      	cbz	r6, 800acb2 <ai_layers_forward_all+0x62>
 800ac72:	2700      	movs	r7, #0
 800ac74:	4631      	mov	r1, r6
 800ac76:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800ac78:	2002      	movs	r0, #2
 800ac7a:	47c0      	blx	r8
 800ac7c:	6be5      	ldr	r5, [r4, #60]	@ 0x3c
 800ac7e:	4628      	mov	r0, r5
 800ac80:	696b      	ldr	r3, [r5, #20]
 800ac82:	4798      	blx	r3
 800ac84:	692e      	ldr	r6, [r5, #16]
 800ac86:	6c62      	ldr	r2, [r4, #68]	@ 0x44
 800ac88:	6be1      	ldr	r1, [r4, #60]	@ 0x3c
 800ac8a:	42b5      	cmp	r5, r6
 800ac8c:	f04f 0003 	mov.w	r0, #3
 800ac90:	d007      	beq.n	800aca2 <ai_layers_forward_all+0x52>
 800ac92:	47c0      	blx	r8
 800ac94:	3701      	adds	r7, #1
 800ac96:	63e6      	str	r6, [r4, #60]	@ 0x3c
 800ac98:	2e00      	cmp	r6, #0
 800ac9a:	d1eb      	bne.n	800ac74 <ai_layers_forward_all+0x24>
 800ac9c:	4638      	mov	r0, r7
 800ac9e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800aca2:	2003      	movs	r0, #3
 800aca4:	47c0      	blx	r8
 800aca6:	2300      	movs	r3, #0
 800aca8:	3701      	adds	r7, #1
 800acaa:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800acac:	4638      	mov	r0, r7
 800acae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acb2:	2700      	movs	r7, #0
 800acb4:	4638      	mov	r0, r7
 800acb6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800acba:	2d00      	cmp	r5, #0
 800acbc:	d0f9      	beq.n	800acb2 <ai_layers_forward_all+0x62>
 800acbe:	4647      	mov	r7, r8
 800acc0:	696b      	ldr	r3, [r5, #20]
 800acc2:	4628      	mov	r0, r5
 800acc4:	4798      	blx	r3
 800acc6:	462b      	mov	r3, r5
 800acc8:	692d      	ldr	r5, [r5, #16]
 800acca:	429d      	cmp	r5, r3
 800accc:	d004      	beq.n	800acd8 <ai_layers_forward_all+0x88>
 800acce:	63e5      	str	r5, [r4, #60]	@ 0x3c
 800acd0:	3701      	adds	r7, #1
 800acd2:	2d00      	cmp	r5, #0
 800acd4:	d1f4      	bne.n	800acc0 <ai_layers_forward_all+0x70>
 800acd6:	e7e1      	b.n	800ac9c <ai_layers_forward_all+0x4c>
 800acd8:	2300      	movs	r3, #0
 800acda:	63e3      	str	r3, [r4, #60]	@ 0x3c
 800acdc:	3701      	adds	r7, #1
 800acde:	e7dd      	b.n	800ac9c <ai_layers_forward_all+0x4c>

0800ace0 <forward_conv2d_if32of32wf32>:
 800ace0:	6982      	ldr	r2, [r0, #24]
 800ace2:	8813      	ldrh	r3, [r2, #0]
 800ace4:	b90b      	cbnz	r3, 800acea <forward_conv2d_if32of32wf32+0xa>
 800ace6:	685b      	ldr	r3, [r3, #4]
 800ace8:	deff      	udf	#255	@ 0xff
 800acea:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acee:	6857      	ldr	r7, [r2, #4]
 800acf0:	687a      	ldr	r2, [r7, #4]
 800acf2:	b0a3      	sub	sp, #140	@ 0x8c
 800acf4:	4686      	mov	lr, r0
 800acf6:	b102      	cbz	r2, 800acfa <forward_conv2d_if32of32wf32+0x1a>
 800acf8:	6812      	ldr	r2, [r2, #0]
 800acfa:	2b01      	cmp	r3, #1
 800acfc:	f000 80bf 	beq.w	800ae7e <forward_conv2d_if32of32wf32+0x19e>
 800ad00:	6938      	ldr	r0, [r7, #16]
 800ad02:	b100      	cbz	r0, 800ad06 <forward_conv2d_if32of32wf32+0x26>
 800ad04:	6800      	ldr	r0, [r0, #0]
 800ad06:	2b02      	cmp	r3, #2
 800ad08:	f000 80b4 	beq.w	800ae74 <forward_conv2d_if32of32wf32+0x194>
 800ad0c:	69fe      	ldr	r6, [r7, #28]
 800ad0e:	2e00      	cmp	r6, #0
 800ad10:	f000 80b3 	beq.w	800ae7a <forward_conv2d_if32of32wf32+0x19a>
 800ad14:	8b39      	ldrh	r1, [r7, #24]
 800ad16:	6834      	ldr	r4, [r6, #0]
 800ad18:	2901      	cmp	r1, #1
 800ad1a:	f240 80b3 	bls.w	800ae84 <forward_conv2d_if32of32wf32+0x1a4>
 800ad1e:	6876      	ldr	r6, [r6, #4]
 800ad20:	f8d2 800c 	ldr.w	r8, [r2, #12]
 800ad24:	6992      	ldr	r2, [r2, #24]
 800ad26:	f8d0 900c 	ldr.w	r9, [r0, #12]
 800ad2a:	6892      	ldr	r2, [r2, #8]
 800ad2c:	68e1      	ldr	r1, [r4, #12]
 800ad2e:	9220      	str	r2, [sp, #128]	@ 0x80
 800ad30:	69a2      	ldr	r2, [r4, #24]
 800ad32:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800ad36:	9413      	str	r4, [sp, #76]	@ 0x4c
 800ad38:	f8d9 4004 	ldr.w	r4, [r9, #4]
 800ad3c:	9415      	str	r4, [sp, #84]	@ 0x54
 800ad3e:	f8d9 400c 	ldr.w	r4, [r9, #12]
 800ad42:	9416      	str	r4, [sp, #88]	@ 0x58
 800ad44:	f8d9 4008 	ldr.w	r4, [r9, #8]
 800ad48:	9417      	str	r4, [sp, #92]	@ 0x5c
 800ad4a:	f8d8 400c 	ldr.w	r4, [r8, #12]
 800ad4e:	9418      	str	r4, [sp, #96]	@ 0x60
 800ad50:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800ad54:	f8de c03c 	ldr.w	ip, [lr, #60]	@ 0x3c
 800ad58:	9419      	str	r4, [sp, #100]	@ 0x64
 800ad5a:	f8be 402c 	ldrh.w	r4, [lr, #44]	@ 0x2c
 800ad5e:	941a      	str	r4, [sp, #104]	@ 0x68
 800ad60:	e9de 5a0c 	ldrd	r5, sl, [lr, #48]	@ 0x30
 800ad64:	f8de 401c 	ldr.w	r4, [lr, #28]
 800ad68:	941f      	str	r4, [sp, #124]	@ 0x7c
 800ad6a:	f8bc 4000 	ldrh.w	r4, [ip]
 800ad6e:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ad70:	f8bc 4004 	ldrh.w	r4, [ip, #4]
 800ad74:	941c      	str	r4, [sp, #112]	@ 0x70
 800ad76:	b2ac      	uxth	r4, r5
 800ad78:	f8be b028 	ldrh.w	fp, [lr, #40]	@ 0x28
 800ad7c:	e9d1 9801 	ldrd	r9, r8, [r1, #4]
 800ad80:	941d      	str	r4, [sp, #116]	@ 0x74
 800ad82:	fa1f f48a 	uxth.w	r4, sl
 800ad86:	6891      	ldr	r1, [r2, #8]
 800ad88:	941e      	str	r4, [sp, #120]	@ 0x78
 800ad8a:	b10e      	cbz	r6, 800ad90 <forward_conv2d_if32of32wf32+0xb0>
 800ad8c:	69b6      	ldr	r6, [r6, #24]
 800ad8e:	68b6      	ldr	r6, [r6, #8]
 800ad90:	6980      	ldr	r0, [r0, #24]
 800ad92:	fa1f f48a 	uxth.w	r4, sl
 800ad96:	6880      	ldr	r0, [r0, #8]
 800ad98:	9014      	str	r0, [sp, #80]	@ 0x50
 800ad9a:	b2ad      	uxth	r5, r5
 800ad9c:	f108 30ff 	add.w	r0, r8, #4294967295	@ 0xffffffff
 800ada0:	3c01      	subs	r4, #1
 800ada2:	3d01      	subs	r5, #1
 800ada4:	fb00 8404 	mla	r4, r0, r4, r8
 800ada8:	2b03      	cmp	r3, #3
 800adaa:	f109 30ff 	add.w	r0, r9, #4294967295	@ 0xffffffff
 800adae:	fb00 9505 	mla	r5, r0, r5, r9
 800adb2:	d074      	beq.n	800ae9e <forward_conv2d_if32of32wf32+0x1be>
 800adb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d03e      	beq.n	800ae38 <forward_conv2d_if32of32wf32+0x158>
 800adba:	f8d3 a000 	ldr.w	sl, [r3]
 800adbe:	f1ba 0f00 	cmp.w	sl, #0
 800adc2:	d003      	beq.n	800adcc <forward_conv2d_if32of32wf32+0xec>
 800adc4:	f8da 0018 	ldr.w	r0, [sl, #24]
 800adc8:	f8d0 a008 	ldr.w	sl, [r0, #8]
 800adcc:	6858      	ldr	r0, [r3, #4]
 800adce:	2800      	cmp	r0, #0
 800add0:	d033      	beq.n	800ae3a <forward_conv2d_if32of32wf32+0x15a>
 800add2:	6983      	ldr	r3, [r0, #24]
 800add4:	f8d2 c000 	ldr.w	ip, [r2]
 800add8:	689f      	ldr	r7, [r3, #8]
 800adda:	f3cc 4343 	ubfx	r3, ip, #17, #4
 800adde:	2b08      	cmp	r3, #8
 800ade0:	d052      	beq.n	800ae88 <forward_conv2d_if32of32wf32+0x1a8>
 800ade2:	2f00      	cmp	r7, #0
 800ade4:	bf08      	it	eq
 800ade6:	460f      	moveq	r7, r1
 800ade8:	9b1a      	ldr	r3, [sp, #104]	@ 0x68
 800adea:	9914      	ldr	r1, [sp, #80]	@ 0x50
 800adec:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800adee:	940d      	str	r4, [sp, #52]	@ 0x34
 800adf0:	e9cd b30b 	strd	fp, r3, [sp, #44]	@ 0x2c
 800adf4:	9b1b      	ldr	r3, [sp, #108]	@ 0x6c
 800adf6:	930a      	str	r3, [sp, #40]	@ 0x28
 800adf8:	9b1c      	ldr	r3, [sp, #112]	@ 0x70
 800adfa:	f8cd 901c 	str.w	r9, [sp, #28]
 800adfe:	e9cd 8308 	strd	r8, r3, [sp, #32]
 800ae02:	9b16      	ldr	r3, [sp, #88]	@ 0x58
 800ae04:	9306      	str	r3, [sp, #24]
 800ae06:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800ae08:	9305      	str	r3, [sp, #20]
 800ae0a:	9b18      	ldr	r3, [sp, #96]	@ 0x60
 800ae0c:	9304      	str	r3, [sp, #16]
 800ae0e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ae10:	9303      	str	r3, [sp, #12]
 800ae12:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800ae14:	9302      	str	r3, [sp, #8]
 800ae16:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ae18:	950e      	str	r5, [sp, #56]	@ 0x38
 800ae1a:	e9cd a300 	strd	sl, r3, [sp]
 800ae1e:	9b1f      	ldr	r3, [sp, #124]	@ 0x7c
 800ae20:	9311      	str	r3, [sp, #68]	@ 0x44
 800ae22:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 800ae24:	9310      	str	r3, [sp, #64]	@ 0x40
 800ae26:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800ae28:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ae2a:	463a      	mov	r2, r7
 800ae2c:	4633      	mov	r3, r6
 800ae2e:	f000 f9d7 	bl	800b1e0 <forward_lite_conv2d_if32of32wf32>
 800ae32:	b023      	add	sp, #140	@ 0x8c
 800ae34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae38:	469a      	mov	sl, r3
 800ae3a:	6810      	ldr	r0, [r2, #0]
 800ae3c:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800ae40:	2b08      	cmp	r3, #8
 800ae42:	d001      	beq.n	800ae48 <forward_conv2d_if32of32wf32+0x168>
 800ae44:	460f      	mov	r7, r1
 800ae46:	e7cf      	b.n	800ade8 <forward_conv2d_if32of32wf32+0x108>
 800ae48:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800ae4c:	68d2      	ldr	r2, [r2, #12]
 800ae4e:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800ae52:	4103      	asrs	r3, r0
 800ae54:	b29b      	uxth	r3, r3
 800ae56:	2a00      	cmp	r2, #0
 800ae58:	d0f4      	beq.n	800ae44 <forward_conv2d_if32of32wf32+0x164>
 800ae5a:	2700      	movs	r7, #0
 800ae5c:	4638      	mov	r0, r7
 800ae5e:	6980      	ldr	r0, [r0, #24]
 800ae60:	9121      	str	r1, [sp, #132]	@ 0x84
 800ae62:	6840      	ldr	r0, [r0, #4]
 800ae64:	9001      	str	r0, [sp, #4]
 800ae66:	9813      	ldr	r0, [sp, #76]	@ 0x4c
 800ae68:	9000      	str	r0, [sp, #0]
 800ae6a:	4638      	mov	r0, r7
 800ae6c:	f000 fd04 	bl	800b878 <lite_decompress_ilutof32>
 800ae70:	9921      	ldr	r1, [sp, #132]	@ 0x84
 800ae72:	e7b6      	b.n	800ade2 <forward_conv2d_if32of32wf32+0x102>
 800ae74:	2300      	movs	r3, #0
 800ae76:	685b      	ldr	r3, [r3, #4]
 800ae78:	deff      	udf	#255	@ 0xff
 800ae7a:	4634      	mov	r4, r6
 800ae7c:	e750      	b.n	800ad20 <forward_conv2d_if32of32wf32+0x40>
 800ae7e:	2300      	movs	r3, #0
 800ae80:	685b      	ldr	r3, [r3, #4]
 800ae82:	deff      	udf	#255	@ 0xff
 800ae84:	2600      	movs	r6, #0
 800ae86:	e74b      	b.n	800ad20 <forward_conv2d_if32of32wf32+0x40>
 800ae88:	68d2      	ldr	r2, [r2, #12]
 800ae8a:	2a00      	cmp	r2, #0
 800ae8c:	d0a9      	beq.n	800ade2 <forward_conv2d_if32of32wf32+0x102>
 800ae8e:	f3cc 13c6 	ubfx	r3, ip, #7, #7
 800ae92:	f3cc 5c41 	ubfx	ip, ip, #21, #2
 800ae96:	fa43 f30c 	asr.w	r3, r3, ip
 800ae9a:	b29b      	uxth	r3, r3
 800ae9c:	e7df      	b.n	800ae5e <forward_conv2d_if32of32wf32+0x17e>
 800ae9e:	2300      	movs	r3, #0
 800aea0:	685b      	ldr	r3, [r3, #4]
 800aea2:	deff      	udf	#255	@ 0xff

0800aea4 <forward_dense>:
 800aea4:	6982      	ldr	r2, [r0, #24]
 800aea6:	8813      	ldrh	r3, [r2, #0]
 800aea8:	b90b      	cbnz	r3, 800aeae <forward_dense+0xa>
 800aeaa:	685b      	ldr	r3, [r3, #4]
 800aeac:	deff      	udf	#255	@ 0xff
 800aeae:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800aeb2:	f8d2 a004 	ldr.w	sl, [r2, #4]
 800aeb6:	f8da 0004 	ldr.w	r0, [sl, #4]
 800aeba:	b08e      	sub	sp, #56	@ 0x38
 800aebc:	b100      	cbz	r0, 800aec0 <forward_dense+0x1c>
 800aebe:	6800      	ldr	r0, [r0, #0]
 800aec0:	2b01      	cmp	r3, #1
 800aec2:	d061      	beq.n	800af88 <forward_dense+0xe4>
 800aec4:	f8da 2010 	ldr.w	r2, [sl, #16]
 800aec8:	b102      	cbz	r2, 800aecc <forward_dense+0x28>
 800aeca:	6812      	ldr	r2, [r2, #0]
 800aecc:	2b02      	cmp	r3, #2
 800aece:	d035      	beq.n	800af3c <forward_dense+0x98>
 800aed0:	f8da 501c 	ldr.w	r5, [sl, #28]
 800aed4:	2d00      	cmp	r5, #0
 800aed6:	d055      	beq.n	800af84 <forward_dense+0xe0>
 800aed8:	f8ba 4018 	ldrh.w	r4, [sl, #24]
 800aedc:	6829      	ldr	r1, [r5, #0]
 800aede:	2c01      	cmp	r4, #1
 800aee0:	d955      	bls.n	800af8e <forward_dense+0xea>
 800aee2:	686d      	ldr	r5, [r5, #4]
 800aee4:	698e      	ldr	r6, [r1, #24]
 800aee6:	68c4      	ldr	r4, [r0, #12]
 800aee8:	68d1      	ldr	r1, [r2, #12]
 800aeea:	f8d4 e004 	ldr.w	lr, [r4, #4]
 800aeee:	f8d1 9004 	ldr.w	r9, [r1, #4]
 800aef2:	e9d1 4702 	ldrd	r4, r7, [r1, #8]
 800aef6:	6831      	ldr	r1, [r6, #0]
 800aef8:	2b03      	cmp	r3, #3
 800aefa:	fb07 f804 	mul.w	r8, r7, r4
 800aefe:	f021 4c7e 	bic.w	ip, r1, #4261412864	@ 0xfe000000
 800af02:	d046      	beq.n	800af92 <forward_dense+0xee>
 800af04:	f8da 4028 	ldr.w	r4, [sl, #40]	@ 0x28
 800af08:	b11c      	cbz	r4, 800af12 <forward_dense+0x6e>
 800af0a:	6824      	ldr	r4, [r4, #0]
 800af0c:	b10c      	cbz	r4, 800af12 <forward_dense+0x6e>
 800af0e:	69a3      	ldr	r3, [r4, #24]
 800af10:	689c      	ldr	r4, [r3, #8]
 800af12:	6983      	ldr	r3, [r0, #24]
 800af14:	6992      	ldr	r2, [r2, #24]
 800af16:	6899      	ldr	r1, [r3, #8]
 800af18:	6890      	ldr	r0, [r2, #8]
 800af1a:	b10d      	cbz	r5, 800af20 <forward_dense+0x7c>
 800af1c:	69ab      	ldr	r3, [r5, #24]
 800af1e:	689d      	ldr	r5, [r3, #8]
 800af20:	4f1d      	ldr	r7, [pc, #116]	@ (800af98 <forward_dense+0xf4>)
 800af22:	45bc      	cmp	ip, r7
 800af24:	e9d6 2302 	ldrd	r2, r3, [r6, #8]
 800af28:	d022      	beq.n	800af70 <forward_dense+0xcc>
 800af2a:	4e1c      	ldr	r6, [pc, #112]	@ (800af9c <forward_dense+0xf8>)
 800af2c:	45b4      	cmp	ip, r6
 800af2e:	d015      	beq.n	800af5c <forward_dense+0xb8>
 800af30:	4b1b      	ldr	r3, [pc, #108]	@ (800afa0 <forward_dense+0xfc>)
 800af32:	459c      	cmp	ip, r3
 800af34:	d005      	beq.n	800af42 <forward_dense+0x9e>
 800af36:	b00e      	add	sp, #56	@ 0x38
 800af38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af3c:	2300      	movs	r3, #0
 800af3e:	685b      	ldr	r3, [r3, #4]
 800af40:	deff      	udf	#255	@ 0xff
 800af42:	e9cd 0107 	strd	r0, r1, [sp, #28]
 800af46:	a807      	add	r0, sp, #28
 800af48:	e9cd 5e0a 	strd	r5, lr, [sp, #40]	@ 0x28
 800af4c:	e9cd 980c 	strd	r9, r8, [sp, #48]	@ 0x30
 800af50:	9209      	str	r2, [sp, #36]	@ 0x24
 800af52:	f000 fce7 	bl	800b924 <forward_lite_dense_if32of32wf32>
 800af56:	b00e      	add	sp, #56	@ 0x38
 800af58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af5c:	e9cd 9803 	strd	r9, r8, [sp, #12]
 800af60:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 800af64:	9400      	str	r4, [sp, #0]
 800af66:	f000 fe33 	bl	800bbd0 <forward_lite_dense_if32of32wf32_lut4>
 800af6a:	b00e      	add	sp, #56	@ 0x38
 800af6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af70:	e9cd 9803 	strd	r9, r8, [sp, #12]
 800af74:	e9cd 5e01 	strd	r5, lr, [sp, #4]
 800af78:	9400      	str	r4, [sp, #0]
 800af7a:	f000 ff6d 	bl	800be58 <forward_lite_dense_if32of32wf32_lut8>
 800af7e:	b00e      	add	sp, #56	@ 0x38
 800af80:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800af84:	4629      	mov	r1, r5
 800af86:	e7ad      	b.n	800aee4 <forward_dense+0x40>
 800af88:	2300      	movs	r3, #0
 800af8a:	685b      	ldr	r3, [r3, #4]
 800af8c:	deff      	udf	#255	@ 0xff
 800af8e:	2500      	movs	r5, #0
 800af90:	e7a8      	b.n	800aee4 <forward_dense+0x40>
 800af92:	2300      	movs	r3, #0
 800af94:	685b      	ldr	r3, [r3, #4]
 800af96:	deff      	udf	#255	@ 0xff
 800af98:	00d01040 	.word	0x00d01040
 800af9c:	00f01040 	.word	0x00f01040
 800afa0:	00821040 	.word	0x00821040

0800afa4 <forward_sm>:
 800afa4:	6982      	ldr	r2, [r0, #24]
 800afa6:	8813      	ldrh	r3, [r2, #0]
 800afa8:	b90b      	cbnz	r3, 800afae <forward_sm+0xa>
 800afaa:	685b      	ldr	r3, [r3, #4]
 800afac:	deff      	udf	#255	@ 0xff
 800afae:	b570      	push	{r4, r5, r6, lr}
 800afb0:	6852      	ldr	r2, [r2, #4]
 800afb2:	6855      	ldr	r5, [r2, #4]
 800afb4:	b082      	sub	sp, #8
 800afb6:	b105      	cbz	r5, 800afba <forward_sm+0x16>
 800afb8:	682d      	ldr	r5, [r5, #0]
 800afba:	2b01      	cmp	r3, #1
 800afbc:	d030      	beq.n	800b020 <forward_sm+0x7c>
 800afbe:	6916      	ldr	r6, [r2, #16]
 800afc0:	b106      	cbz	r6, 800afc4 <forward_sm+0x20>
 800afc2:	6836      	ldr	r6, [r6, #0]
 800afc4:	68ab      	ldr	r3, [r5, #8]
 800afc6:	ea5f 2c13 	movs.w	ip, r3, lsr #8
 800afca:	d027      	beq.n	800b01c <forward_sm+0x78>
 800afcc:	68ec      	ldr	r4, [r5, #12]
 800afce:	2201      	movs	r2, #1
 800afd0:	eb04 038c 	add.w	r3, r4, ip, lsl #2
 800afd4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800afd8:	429c      	cmp	r4, r3
 800afda:	fb01 f202 	mul.w	r2, r1, r2
 800afde:	d1f9      	bne.n	800afd4 <forward_sm+0x30>
 800afe0:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
 800afe4:	69b0      	ldr	r0, [r6, #24]
 800afe6:	4563      	cmp	r3, ip
 800afe8:	bfb8      	it	lt
 800afea:	68e9      	ldrlt	r1, [r5, #12]
 800afec:	6880      	ldr	r0, [r0, #8]
 800afee:	bfb8      	it	lt
 800aff0:	f851 4023 	ldrlt.w	r4, [r1, r3, lsl #2]
 800aff4:	6929      	ldr	r1, [r5, #16]
 800aff6:	bfa8      	it	ge
 800aff8:	2401      	movge	r4, #1
 800affa:	ebb3 2f11 	cmp.w	r3, r1, lsr #8
 800affe:	bfbc      	itt	lt
 800b000:	6969      	ldrlt	r1, [r5, #20]
 800b002:	f851 3023 	ldrlt.w	r3, [r1, r3, lsl #2]
 800b006:	69a9      	ldr	r1, [r5, #24]
 800b008:	bfb8      	it	lt
 800b00a:	089b      	lsrlt	r3, r3, #2
 800b00c:	6889      	ldr	r1, [r1, #8]
 800b00e:	9400      	str	r4, [sp, #0]
 800b010:	bfa8      	it	ge
 800b012:	2300      	movge	r3, #0
 800b014:	f001 f86c 	bl	800c0f0 <forward_lite_nl_softmax_if32of32>
 800b018:	b002      	add	sp, #8
 800b01a:	bd70      	pop	{r4, r5, r6, pc}
 800b01c:	2201      	movs	r2, #1
 800b01e:	e7df      	b.n	800afe0 <forward_sm+0x3c>
 800b020:	2300      	movs	r3, #0
 800b022:	685b      	ldr	r3, [r3, #4]
 800b024:	deff      	udf	#255	@ 0xff
 800b026:	bf00      	nop

0800b028 <forward_mp>:
 800b028:	6983      	ldr	r3, [r0, #24]
 800b02a:	881a      	ldrh	r2, [r3, #0]
 800b02c:	b90a      	cbnz	r2, 800b032 <forward_mp+0xa>
 800b02e:	6853      	ldr	r3, [r2, #4]
 800b030:	deff      	udf	#255	@ 0xff
 800b032:	6859      	ldr	r1, [r3, #4]
 800b034:	684b      	ldr	r3, [r1, #4]
 800b036:	b103      	cbz	r3, 800b03a <forward_mp+0x12>
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	2a01      	cmp	r2, #1
 800b03c:	f000 80cd 	beq.w	800b1da <forward_mp+0x1b2>
 800b040:	690a      	ldr	r2, [r1, #16]
 800b042:	2a00      	cmp	r2, #0
 800b044:	f000 80c7 	beq.w	800b1d6 <forward_mp+0x1ae>
 800b048:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b04c:	6811      	ldr	r1, [r2, #0]
 800b04e:	68dc      	ldr	r4, [r3, #12]
 800b050:	68ca      	ldr	r2, [r1, #12]
 800b052:	6989      	ldr	r1, [r1, #24]
 800b054:	699b      	ldr	r3, [r3, #24]
 800b056:	68d5      	ldr	r5, [r2, #12]
 800b058:	6897      	ldr	r7, [r2, #8]
 800b05a:	688a      	ldr	r2, [r1, #8]
 800b05c:	6b01      	ldr	r1, [r0, #48]	@ 0x30
 800b05e:	689b      	ldr	r3, [r3, #8]
 800b060:	6866      	ldr	r6, [r4, #4]
 800b062:	b093      	sub	sp, #76	@ 0x4c
 800b064:	930d      	str	r3, [sp, #52]	@ 0x34
 800b066:	e9d1 3100 	ldrd	r3, r1, [r1]
 800b06a:	9105      	str	r1, [sp, #20]
 800b06c:	e9d4 8102 	ldrd	r8, r1, [r4, #8]
 800b070:	69c4      	ldr	r4, [r0, #28]
 800b072:	940a      	str	r4, [sp, #40]	@ 0x28
 800b074:	6a04      	ldr	r4, [r0, #32]
 800b076:	940b      	str	r4, [sp, #44]	@ 0x2c
 800b078:	6a44      	ldr	r4, [r0, #36]	@ 0x24
 800b07a:	940c      	str	r4, [sp, #48]	@ 0x30
 800b07c:	9509      	str	r5, [sp, #36]	@ 0x24
 800b07e:	6a84      	ldr	r4, [r0, #40]	@ 0x28
 800b080:	4258      	negs	r0, r3
 800b082:	2d00      	cmp	r5, #0
 800b084:	f000 80a4 	beq.w	800b1d0 <forward_mp+0x1a8>
 800b088:	eb01 0c03 	add.w	ip, r1, r3
 800b08c:	9905      	ldr	r1, [sp, #20]
 800b08e:	9707      	str	r7, [sp, #28]
 800b090:	fb06 f308 	mul.w	r3, r6, r8
 800b094:	ea4f 0986 	mov.w	r9, r6, lsl #2
 800b098:	ea4f 0a83 	mov.w	sl, r3, lsl #2
 800b09c:	424b      	negs	r3, r1
 800b09e:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b0a0:	fb07 f309 	mul.w	r3, r7, r9
 800b0a4:	930e      	str	r3, [sp, #56]	@ 0x38
 800b0a6:	f04f 0b00 	mov.w	fp, #0
 800b0aa:	4663      	mov	r3, ip
 800b0ac:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800b0ae:	429d      	cmp	r5, r3
 800b0b0:	bf94      	ite	ls
 800b0b2:	eb00 0e05 	addls.w	lr, r0, r5
 800b0b6:	eb00 0e03 	addhi.w	lr, r0, r3
 800b0ba:	9d07      	ldr	r5, [sp, #28]
 800b0bc:	ea20 71e0 	bic.w	r1, r0, r0, asr #31
 800b0c0:	9106      	str	r1, [sp, #24]
 800b0c2:	2d00      	cmp	r5, #0
 800b0c4:	d07b      	beq.n	800b1be <forward_mp+0x196>
 800b0c6:	fb08 f101 	mul.w	r1, r8, r1
 800b0ca:	9103      	str	r1, [sp, #12]
 800b0cc:	9905      	ldr	r1, [sp, #20]
 800b0ce:	9402      	str	r4, [sp, #8]
 800b0d0:	4441      	add	r1, r8
 800b0d2:	9101      	str	r1, [sp, #4]
 800b0d4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800b0d6:	f8cd 8040 	str.w	r8, [sp, #64]	@ 0x40
 800b0da:	2500      	movs	r5, #0
 800b0dc:	9504      	str	r5, [sp, #16]
 800b0de:	4617      	mov	r7, r2
 800b0e0:	460d      	mov	r5, r1
 800b0e2:	4604      	mov	r4, r0
 800b0e4:	9200      	str	r2, [sp, #0]
 800b0e6:	9311      	str	r3, [sp, #68]	@ 0x44
 800b0e8:	9803      	ldr	r0, [sp, #12]
 800b0ea:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b0ec:	9901      	ldr	r1, [sp, #4]
 800b0ee:	2d00      	cmp	r5, #0
 800b0f0:	bfa8      	it	ge
 800b0f2:	1940      	addge	r0, r0, r5
 800b0f4:	fb00 2009 	mla	r0, r0, r9, r2
 800b0f8:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800b0fa:	462b      	mov	r3, r5
 800b0fc:	bfb8      	it	lt
 800b0fe:	2500      	movlt	r5, #0
 800b100:	428a      	cmp	r2, r1
 800b102:	bf94      	ite	ls
 800b104:	eb03 0c02 	addls.w	ip, r3, r2
 800b108:	eb03 0c01 	addhi.w	ip, r3, r1
 800b10c:	ebac 0205 	sub.w	r2, ip, r5
 800b110:	9208      	str	r2, [sp, #32]
 800b112:	b16e      	cbz	r6, 800b130 <forward_mp+0x108>
 800b114:	9902      	ldr	r1, [sp, #8]
 800b116:	9a00      	ldr	r2, [sp, #0]
 800b118:	4605      	mov	r5, r0
 800b11a:	46bc      	mov	ip, r7
 800b11c:	eb09 0800 	add.w	r8, r9, r0
 800b120:	ecf5 7a01 	vldmia	r5!, {s15}
 800b124:	45a8      	cmp	r8, r5
 800b126:	ecec 7a01 	vstmia	ip!, {s15}
 800b12a:	d1f9      	bne.n	800b120 <forward_mp+0xf8>
 800b12c:	9102      	str	r1, [sp, #8]
 800b12e:	9200      	str	r2, [sp, #0]
 800b130:	9a06      	ldr	r2, [sp, #24]
 800b132:	4596      	cmp	lr, r2
 800b134:	dd2e      	ble.n	800b194 <forward_mp+0x16c>
 800b136:	4690      	mov	r8, r2
 800b138:	9a08      	ldr	r2, [sp, #32]
 800b13a:	9408      	str	r4, [sp, #32]
 800b13c:	fb09 0c02 	mla	ip, r9, r2, r0
 800b140:	9a00      	ldr	r2, [sp, #0]
 800b142:	465c      	mov	r4, fp
 800b144:	4560      	cmp	r0, ip
 800b146:	d21c      	bcs.n	800b182 <forward_mp+0x15a>
 800b148:	b1de      	cbz	r6, 800b182 <forward_mp+0x15a>
 800b14a:	eb00 0509 	add.w	r5, r0, r9
 800b14e:	4683      	mov	fp, r0
 800b150:	f8cd a000 	str.w	sl, [sp]
 800b154:	46da      	mov	sl, fp
 800b156:	4639      	mov	r1, r7
 800b158:	ecfa 7a01 	vldmia	sl!, {s15}
 800b15c:	ed91 7a00 	vldr	s14, [r1]
 800b160:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b164:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b168:	bfb8      	it	lt
 800b16a:	eef0 7a47 	vmovlt.f32	s15, s14
 800b16e:	45aa      	cmp	sl, r5
 800b170:	ece1 7a01 	vstmia	r1!, {s15}
 800b174:	d1f0      	bne.n	800b158 <forward_mp+0x130>
 800b176:	44cb      	add	fp, r9
 800b178:	45e3      	cmp	fp, ip
 800b17a:	444d      	add	r5, r9
 800b17c:	d3ea      	bcc.n	800b154 <forward_mp+0x12c>
 800b17e:	f8dd a000 	ldr.w	sl, [sp]
 800b182:	f108 0801 	add.w	r8, r8, #1
 800b186:	45c6      	cmp	lr, r8
 800b188:	4450      	add	r0, sl
 800b18a:	44d4      	add	ip, sl
 800b18c:	d1da      	bne.n	800b144 <forward_mp+0x11c>
 800b18e:	46a3      	mov	fp, r4
 800b190:	9c08      	ldr	r4, [sp, #32]
 800b192:	9200      	str	r2, [sp, #0]
 800b194:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b196:	9a01      	ldr	r2, [sp, #4]
 800b198:	9804      	ldr	r0, [sp, #16]
 800b19a:	460d      	mov	r5, r1
 800b19c:	441d      	add	r5, r3
 800b19e:	1a53      	subs	r3, r2, r1
 800b1a0:	9301      	str	r3, [sp, #4]
 800b1a2:	9b07      	ldr	r3, [sp, #28]
 800b1a4:	3001      	adds	r0, #1
 800b1a6:	4283      	cmp	r3, r0
 800b1a8:	9004      	str	r0, [sp, #16]
 800b1aa:	444f      	add	r7, r9
 800b1ac:	d19c      	bne.n	800b0e8 <forward_mp+0xc0>
 800b1ae:	9a00      	ldr	r2, [sp, #0]
 800b1b0:	990e      	ldr	r1, [sp, #56]	@ 0x38
 800b1b2:	f8dd 8040 	ldr.w	r8, [sp, #64]	@ 0x40
 800b1b6:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800b1b8:	4620      	mov	r0, r4
 800b1ba:	9c02      	ldr	r4, [sp, #8]
 800b1bc:	440a      	add	r2, r1
 800b1be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b1c0:	f10b 0b01 	add.w	fp, fp, #1
 800b1c4:	4559      	cmp	r1, fp
 800b1c6:	4420      	add	r0, r4
 800b1c8:	eba3 0304 	sub.w	r3, r3, r4
 800b1cc:	f47f af6e 	bne.w	800b0ac <forward_mp+0x84>
 800b1d0:	b013      	add	sp, #76	@ 0x4c
 800b1d2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b1d6:	68d3      	ldr	r3, [r2, #12]
 800b1d8:	deff      	udf	#255	@ 0xff
 800b1da:	2300      	movs	r3, #0
 800b1dc:	685b      	ldr	r3, [r3, #4]
 800b1de:	deff      	udf	#255	@ 0xff

0800b1e0 <forward_lite_conv2d_if32of32wf32>:
 800b1e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1e4:	ed2d 8b02 	vpush	{d8}
 800b1e8:	b0a1      	sub	sp, #132	@ 0x84
 800b1ea:	4680      	mov	r8, r0
 800b1ec:	9d32      	ldr	r5, [sp, #200]	@ 0xc8
 800b1ee:	f8bd 60d4 	ldrh.w	r6, [sp, #212]	@ 0xd4
 800b1f2:	f8bd 70dc 	ldrh.w	r7, [sp, #220]	@ 0xdc
 800b1f6:	9018      	str	r0, [sp, #96]	@ 0x60
 800b1f8:	460c      	mov	r4, r1
 800b1fa:	4694      	mov	ip, r2
 800b1fc:	9211      	str	r2, [sp, #68]	@ 0x44
 800b1fe:	930c      	str	r3, [sp, #48]	@ 0x30
 800b200:	f8bd 20d8 	ldrh.w	r2, [sp, #216]	@ 0xd8
 800b204:	982e      	ldr	r0, [sp, #184]	@ 0xb8
 800b206:	9b34      	ldr	r3, [sp, #208]	@ 0xd0
 800b208:	f8bd 10e0 	ldrh.w	r1, [sp, #224]	@ 0xe0
 800b20c:	9612      	str	r6, [sp, #72]	@ 0x48
 800b20e:	9705      	str	r7, [sp, #20]
 800b210:	2d00      	cmp	r5, #0
 800b212:	f000 817e 	beq.w	800b512 <forward_lite_conv2d_if32of32wf32+0x332>
 800b216:	9d33      	ldr	r5, [sp, #204]	@ 0xcc
 800b218:	ed9f 8ac5 	vldr	s16, [pc, #788]	@ 800b530 <forward_lite_conv2d_if32of32wf32+0x350>
 800b21c:	fb05 f303 	mul.w	r3, r5, r3
 800b220:	9d2d      	ldr	r5, [sp, #180]	@ 0xb4
 800b222:	fb05 f303 	mul.w	r3, r5, r3
 800b226:	009b      	lsls	r3, r3, #2
 800b228:	f1c2 0e00 	rsb	lr, r2, #0
 800b22c:	930d      	str	r3, [sp, #52]	@ 0x34
 800b22e:	4615      	mov	r5, r2
 800b230:	9b2f      	ldr	r3, [sp, #188]	@ 0xbc
 800b232:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 800b234:	fb02 f303 	mul.w	r3, r2, r3
 800b238:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 800b23a:	fb02 f200 	mul.w	r2, r2, r0
 800b23e:	0092      	lsls	r2, r2, #2
 800b240:	0080      	lsls	r0, r0, #2
 800b242:	9214      	str	r2, [sp, #80]	@ 0x50
 800b244:	fb01 f203 	mul.w	r2, r1, r3
 800b248:	fb03 f30e 	mul.w	r3, r3, lr
 800b24c:	9002      	str	r0, [sp, #8]
 800b24e:	eb08 0083 	add.w	r0, r8, r3, lsl #2
 800b252:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 800b254:	fb07 f303 	mul.w	r3, r7, r3
 800b258:	009b      	lsls	r3, r3, #2
 800b25a:	9304      	str	r3, [sp, #16]
 800b25c:	9b2d      	ldr	r3, [sp, #180]	@ 0xb4
 800b25e:	4276      	negs	r6, r6
 800b260:	009b      	lsls	r3, r3, #2
 800b262:	0092      	lsls	r2, r2, #2
 800b264:	9300      	str	r3, [sp, #0]
 800b266:	fb03 f306 	mul.w	r3, r3, r6
 800b26a:	9216      	str	r2, [sp, #88]	@ 0x58
 800b26c:	9310      	str	r3, [sp, #64]	@ 0x40
 800b26e:	f10c 4278 	add.w	r2, ip, #4160749568	@ 0xf8000000
 800b272:	2300      	movs	r3, #0
 800b274:	960f      	str	r6, [sp, #60]	@ 0x3c
 800b276:	9213      	str	r2, [sp, #76]	@ 0x4c
 800b278:	930e      	str	r3, [sp, #56]	@ 0x38
 800b27a:	4677      	mov	r7, lr
 800b27c:	4606      	mov	r6, r0
 800b27e:	4688      	mov	r8, r1
 800b280:	2f00      	cmp	r7, #0
 800b282:	f2c0 827d 	blt.w	800b780 <forward_lite_conv2d_if32of32wf32+0x5a0>
 800b286:	960b      	str	r6, [sp, #44]	@ 0x2c
 800b288:	2300      	movs	r3, #0
 800b28a:	9a30      	ldr	r2, [sp, #192]	@ 0xc0
 800b28c:	9939      	ldr	r1, [sp, #228]	@ 0xe4
 800b28e:	442a      	add	r2, r5
 800b290:	428a      	cmp	r2, r1
 800b292:	bf94      	ite	ls
 800b294:	ebc3 0202 	rsbls	r2, r3, r2
 800b298:	ebc3 0201 	rsbhi	r2, r3, r1
 800b29c:	4610      	mov	r0, r2
 800b29e:	9a2c      	ldr	r2, [sp, #176]	@ 0xb0
 800b2a0:	2a00      	cmp	r2, #0
 800b2a2:	f000 8147 	beq.w	800b534 <forward_lite_conv2d_if32of32wf32+0x354>
 800b2a6:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800b2a8:	f1b2 7f80 	cmp.w	r2, #16777216	@ 0x1000000
 800b2ac:	f0c0 8142 	bcc.w	800b534 <forward_lite_conv2d_if32of32wf32+0x354>
 800b2b0:	9a02      	ldr	r2, [sp, #8]
 800b2b2:	18a2      	adds	r2, r4, r2
 800b2b4:	4294      	cmp	r4, r2
 800b2b6:	9215      	str	r2, [sp, #84]	@ 0x54
 800b2b8:	f080 811d 	bcs.w	800b4f6 <forward_lite_conv2d_if32of32wf32+0x316>
 800b2bc:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800b2be:	f8dd a044 	ldr.w	sl, [sp, #68]	@ 0x44
 800b2c2:	f8cd 8074 	str.w	r8, [sp, #116]	@ 0x74
 800b2c6:	fb02 f303 	mul.w	r3, r2, r3
 800b2ca:	9309      	str	r3, [sp, #36]	@ 0x24
 800b2cc:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b2ce:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b2d0:	e9cd 7619 	strd	r7, r6, [sp, #100]	@ 0x64
 800b2d4:	4413      	add	r3, r2
 800b2d6:	e9cd 541b 	strd	r5, r4, [sp, #108]	@ 0x6c
 800b2da:	9317      	str	r3, [sp, #92]	@ 0x5c
 800b2dc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b2de:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2e0:	46a1      	mov	r9, r4
 800b2e2:	4680      	mov	r8, r0
 800b2e4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800b2e6:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 800b2e8:	4650      	mov	r0, sl
 800b2ea:	f000 ff33 	bl	800c154 <st_int8_copy>
 800b2ee:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b2f0:	2b00      	cmp	r3, #0
 800b2f2:	f000 8119 	beq.w	800b528 <forward_lite_conv2d_if32of32wf32+0x348>
 800b2f6:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b2f8:	ecf3 6a01 	vldmia	r3!, {s13}
 800b2fc:	930a      	str	r3, [sp, #40]	@ 0x28
 800b2fe:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800b300:	2b00      	cmp	r3, #0
 800b302:	f000 80ea 	beq.w	800b4da <forward_lite_conv2d_if32of32wf32+0x2fa>
 800b306:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800b308:	9201      	str	r2, [sp, #4]
 800b30a:	2000      	movs	r0, #0
 800b30c:	e9cd a91e 	strd	sl, r9, [sp, #120]	@ 0x78
 800b310:	4602      	mov	r2, r0
 800b312:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800b314:	9d0f      	ldr	r5, [sp, #60]	@ 0x3c
 800b316:	4648      	mov	r0, r9
 800b318:	4614      	mov	r4, r2
 800b31a:	2d00      	cmp	r5, #0
 800b31c:	f2c0 80fe 	blt.w	800b51c <forward_lite_conv2d_if32of32wf32+0x33c>
 800b320:	9a01      	ldr	r2, [sp, #4]
 800b322:	9203      	str	r2, [sp, #12]
 800b324:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b326:	2600      	movs	r6, #0
 800b328:	992c      	ldr	r1, [sp, #176]	@ 0xb0
 800b32a:	9f00      	ldr	r7, [sp, #0]
 800b32c:	fb02 1207 	mla	r2, r2, r7, r1
 800b330:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 800b332:	18cf      	adds	r7, r1, r3
 800b334:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 800b336:	428f      	cmp	r7, r1
 800b338:	bf94      	ite	ls
 800b33a:	ebc6 0607 	rsbls	r6, r6, r7
 800b33e:	ebc6 0601 	rsbhi	r6, r6, r1
 800b342:	992f      	ldr	r1, [sp, #188]	@ 0xbc
 800b344:	eba1 0b06 	sub.w	fp, r1, r6
 800b348:	9933      	ldr	r1, [sp, #204]	@ 0xcc
 800b34a:	eba1 0a06 	sub.w	sl, r1, r6
 800b34e:	992d      	ldr	r1, [sp, #180]	@ 0xb4
 800b350:	f1b8 0f00 	cmp.w	r8, #0
 800b354:	fb01 f606 	mul.w	r6, r1, r6
 800b358:	eeb0 7a66 	vmov.f32	s14, s13
 800b35c:	f340 80ab 	ble.w	800b4b6 <forward_lite_conv2d_if32of32wf32+0x2d6>
 800b360:	9f00      	ldr	r7, [sp, #0]
 800b362:	9903      	ldr	r1, [sp, #12]
 800b364:	9408      	str	r4, [sp, #32]
 800b366:	fb07 fb0b 	mul.w	fp, r7, fp
 800b36a:	fb07 fa0a 	mul.w	sl, r7, sl
 800b36e:	f026 070f 	bic.w	r7, r6, #15
 800b372:	f107 39ff 	add.w	r9, r7, #4294967295	@ 0xffffffff
 800b376:	ea4f 1919 	mov.w	r9, r9, lsr #4
 800b37a:	e9cd 0506 	strd	r0, r5, [sp, #24]
 800b37e:	f109 0901 	add.w	r9, r9, #1
 800b382:	ea4f 1e89 	mov.w	lr, r9, lsl #6
 800b386:	f04f 0c00 	mov.w	ip, #0
 800b38a:	ea4f 1909 	mov.w	r9, r9, lsl #4
 800b38e:	9303      	str	r3, [sp, #12]
 800b390:	2f00      	cmp	r7, #0
 800b392:	bfd8      	it	le
 800b394:	2000      	movle	r0, #0
 800b396:	dd70      	ble.n	800b47a <forward_lite_conv2d_if32of32wf32+0x29a>
 800b398:	f101 0040 	add.w	r0, r1, #64	@ 0x40
 800b39c:	f102 0340 	add.w	r3, r2, #64	@ 0x40
 800b3a0:	2400      	movs	r4, #0
 800b3a2:	ed50 5a0f 	vldr	s11, [r0, #-60]	@ 0xffffffc4
 800b3a6:	ed53 7a0f 	vldr	s15, [r3, #-60]	@ 0xffffffc4
 800b3aa:	ed13 5a10 	vldr	s10, [r3, #-64]	@ 0xffffffc0
 800b3ae:	ed10 6a10 	vldr	s12, [r0, #-64]	@ 0xffffffc0
 800b3b2:	ed13 4a0d 	vldr	s8, [r3, #-52]	@ 0xffffffcc
 800b3b6:	ed53 4a0c 	vldr	s9, [r3, #-48]	@ 0xffffffd0
 800b3ba:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 800b3be:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 800b3c2:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 800b3c6:	ed10 1a06 	vldr	s2, [r0, #-24]	@ 0xffffffe8
 800b3ca:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 800b3ce:	ed10 2a05 	vldr	s4, [r0, #-20]	@ 0xffffffec
 800b3d2:	ed53 0a01 	vldr	s1, [r3, #-4]
 800b3d6:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b3da:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 800b3de:	eee5 7a06 	vfma.f32	s15, s10, s12
 800b3e2:	3410      	adds	r4, #16
 800b3e4:	42bc      	cmp	r4, r7
 800b3e6:	ed13 5a0e 	vldr	s10, [r3, #-56]	@ 0xffffffc8
 800b3ea:	ed10 6a0d 	vldr	s12, [r0, #-52]	@ 0xffffffcc
 800b3ee:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b3f2:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 800b3f6:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800b3fa:	ed10 5a1c 	vldr	s10, [r0, #-112]	@ 0xffffff90
 800b3fe:	ed50 5a1b 	vldr	s11, [r0, #-108]	@ 0xffffff94
 800b402:	eee4 7a06 	vfma.f32	s15, s8, s12
 800b406:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 800b40a:	ed13 4a19 	vldr	s8, [r3, #-100]	@ 0xffffff9c
 800b40e:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b412:	ed53 4a18 	vldr	s9, [r3, #-96]	@ 0xffffffa0
 800b416:	ed10 5a18 	vldr	s10, [r0, #-96]	@ 0xffffffa0
 800b41a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b41e:	ed50 5a17 	vldr	s11, [r0, #-92]	@ 0xffffffa4
 800b422:	ed13 6a17 	vldr	s12, [r3, #-92]	@ 0xffffffa4
 800b426:	eee2 7a83 	vfma.f32	s15, s5, s6
 800b42a:	ed53 2a15 	vldr	s5, [r3, #-84]	@ 0xffffffac
 800b42e:	ed13 3a14 	vldr	s6, [r3, #-80]	@ 0xffffffb0
 800b432:	eee3 7a84 	vfma.f32	s15, s7, s8
 800b436:	ed50 3a14 	vldr	s7, [r0, #-80]	@ 0xffffffb0
 800b43a:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 800b43e:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b442:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 800b446:	ed10 5a12 	vldr	s10, [r0, #-72]	@ 0xffffffb8
 800b44a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b44e:	ed53 5a12 	vldr	s11, [r3, #-72]	@ 0xffffffb8
 800b452:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 800b456:	eee1 7a21 	vfma.f32	s15, s2, s3
 800b45a:	eee2 7a22 	vfma.f32	s15, s4, s5
 800b45e:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b462:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b466:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b46a:	eee6 7a20 	vfma.f32	s15, s12, s1
 800b46e:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b472:	db96      	blt.n	800b3a2 <forward_lite_conv2d_if32of32wf32+0x1c2>
 800b474:	4471      	add	r1, lr
 800b476:	4472      	add	r2, lr
 800b478:	4648      	mov	r0, r9
 800b47a:	4286      	cmp	r6, r0
 800b47c:	dd10      	ble.n	800b4a0 <forward_lite_conv2d_if32of32wf32+0x2c0>
 800b47e:	4603      	mov	r3, r0
 800b480:	460d      	mov	r5, r1
 800b482:	4614      	mov	r4, r2
 800b484:	ecb4 6a01 	vldmia	r4!, {s12}
 800b488:	ecf5 7a01 	vldmia	r5!, {s15}
 800b48c:	3301      	adds	r3, #1
 800b48e:	429e      	cmp	r6, r3
 800b490:	eea6 7a27 	vfma.f32	s14, s12, s15
 800b494:	d1f6      	bne.n	800b484 <forward_lite_conv2d_if32of32wf32+0x2a4>
 800b496:	1a30      	subs	r0, r6, r0
 800b498:	eb02 0280 	add.w	r2, r2, r0, lsl #2
 800b49c:	eb01 0180 	add.w	r1, r1, r0, lsl #2
 800b4a0:	f10c 0c01 	add.w	ip, ip, #1
 800b4a4:	45e0      	cmp	r8, ip
 800b4a6:	4459      	add	r1, fp
 800b4a8:	4452      	add	r2, sl
 800b4aa:	f47f af71 	bne.w	800b390 <forward_lite_conv2d_if32of32wf32+0x1b0>
 800b4ae:	e9dd 0506 	ldrd	r0, r5, [sp, #24]
 800b4b2:	9c08      	ldr	r4, [sp, #32]
 800b4b4:	9b03      	ldr	r3, [sp, #12]
 800b4b6:	9a05      	ldr	r2, [sp, #20]
 800b4b8:	9902      	ldr	r1, [sp, #8]
 800b4ba:	ed80 7a00 	vstr	s14, [r0]
 800b4be:	4415      	add	r5, r2
 800b4c0:	4408      	add	r0, r1
 800b4c2:	1a9b      	subs	r3, r3, r2
 800b4c4:	9904      	ldr	r1, [sp, #16]
 800b4c6:	9a01      	ldr	r2, [sp, #4]
 800b4c8:	440a      	add	r2, r1
 800b4ca:	9201      	str	r2, [sp, #4]
 800b4cc:	9a31      	ldr	r2, [sp, #196]	@ 0xc4
 800b4ce:	3401      	adds	r4, #1
 800b4d0:	42a2      	cmp	r2, r4
 800b4d2:	f47f af22 	bne.w	800b31a <forward_lite_conv2d_if32of32wf32+0x13a>
 800b4d6:	e9dd a91e 	ldrd	sl, r9, [sp, #120]	@ 0x78
 800b4da:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800b4dc:	449a      	add	sl, r3
 800b4de:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800b4e0:	f109 0904 	add.w	r9, r9, #4
 800b4e4:	4599      	cmp	r9, r3
 800b4e6:	f4ff aefd 	bcc.w	800b2e4 <forward_lite_conv2d_if32of32wf32+0x104>
 800b4ea:	e9dd 7619 	ldrd	r7, r6, [sp, #100]	@ 0x64
 800b4ee:	e9dd 541b 	ldrd	r5, r4, [sp, #108]	@ 0x6c
 800b4f2:	f8dd 8074 	ldr.w	r8, [sp, #116]	@ 0x74
 800b4f6:	9a14      	ldr	r2, [sp, #80]	@ 0x50
 800b4f8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b4fa:	4414      	add	r4, r2
 800b4fc:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800b4fe:	4416      	add	r6, r2
 800b500:	9a32      	ldr	r2, [sp, #200]	@ 0xc8
 800b502:	3301      	adds	r3, #1
 800b504:	429a      	cmp	r2, r3
 800b506:	930e      	str	r3, [sp, #56]	@ 0x38
 800b508:	4447      	add	r7, r8
 800b50a:	eba5 0508 	sub.w	r5, r5, r8
 800b50e:	f47f aeb7 	bne.w	800b280 <forward_lite_conv2d_if32of32wf32+0xa0>
 800b512:	b021      	add	sp, #132	@ 0x84
 800b514:	ecbd 8b02 	vpop	{d8}
 800b518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b51c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b51e:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b520:	9103      	str	r1, [sp, #12]
 800b522:	461e      	mov	r6, r3
 800b524:	441a      	add	r2, r3
 800b526:	e6ff      	b.n	800b328 <forward_lite_conv2d_if32of32wf32+0x148>
 800b528:	eef0 6a48 	vmov.f32	s13, s16
 800b52c:	e6e7      	b.n	800b2fe <forward_lite_conv2d_if32of32wf32+0x11e>
 800b52e:	bf00      	nop
 800b530:	00000000 	.word	0x00000000
 800b534:	9a02      	ldr	r2, [sp, #8]
 800b536:	eb04 0c02 	add.w	ip, r4, r2
 800b53a:	4564      	cmp	r4, ip
 800b53c:	d2db      	bcs.n	800b4f6 <forward_lite_conv2d_if32of32wf32+0x316>
 800b53e:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800b540:	9911      	ldr	r1, [sp, #68]	@ 0x44
 800b542:	9109      	str	r1, [sp, #36]	@ 0x24
 800b544:	fb02 f303 	mul.w	r3, r2, r3
 800b548:	930a      	str	r3, [sp, #40]	@ 0x28
 800b54a:	9a10      	ldr	r2, [sp, #64]	@ 0x40
 800b54c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b54e:	9615      	str	r6, [sp, #84]	@ 0x54
 800b550:	eb03 0e02 	add.w	lr, r3, r2
 800b554:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800b556:	9517      	str	r5, [sp, #92]	@ 0x5c
 800b558:	4622      	mov	r2, r4
 800b55a:	4683      	mov	fp, r0
 800b55c:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800b55e:	2900      	cmp	r1, #0
 800b560:	f000 810b 	beq.w	800b77a <forward_lite_conv2d_if32of32wf32+0x59a>
 800b564:	ecf3 6a01 	vldmia	r3!, {s13}
 800b568:	9931      	ldr	r1, [sp, #196]	@ 0xc4
 800b56a:	2900      	cmp	r1, #0
 800b56c:	f000 80f4 	beq.w	800b758 <forward_lite_conv2d_if32of32wf32+0x578>
 800b570:	2100      	movs	r1, #0
 800b572:	e9cd ce1c 	strd	ip, lr, [sp, #112]	@ 0x70
 800b576:	e9cd 481e 	strd	r4, r8, [sp, #120]	@ 0x78
 800b57a:	e9cd 3219 	strd	r3, r2, [sp, #100]	@ 0x64
 800b57e:	9812      	ldr	r0, [sp, #72]	@ 0x48
 800b580:	9e0f      	ldr	r6, [sp, #60]	@ 0x3c
 800b582:	f8cd e004 	str.w	lr, [sp, #4]
 800b586:	460b      	mov	r3, r1
 800b588:	971b      	str	r7, [sp, #108]	@ 0x6c
 800b58a:	4611      	mov	r1, r2
 800b58c:	461d      	mov	r5, r3
 800b58e:	2e00      	cmp	r6, #0
 800b590:	f2c0 80ed 	blt.w	800b76e <forward_lite_conv2d_if32of32wf32+0x58e>
 800b594:	9b01      	ldr	r3, [sp, #4]
 800b596:	9303      	str	r3, [sp, #12]
 800b598:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b59a:	2400      	movs	r4, #0
 800b59c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b59e:	9f00      	ldr	r7, [sp, #0]
 800b5a0:	fb03 2307 	mla	r3, r3, r7, r2
 800b5a4:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 800b5a6:	1817      	adds	r7, r2, r0
 800b5a8:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800b5aa:	4297      	cmp	r7, r2
 800b5ac:	bf94      	ite	ls
 800b5ae:	ebc4 0407 	rsbls	r4, r4, r7
 800b5b2:	ebc4 0402 	rsbhi	r4, r4, r2
 800b5b6:	9a2f      	ldr	r2, [sp, #188]	@ 0xbc
 800b5b8:	eba2 0a04 	sub.w	sl, r2, r4
 800b5bc:	9a33      	ldr	r2, [sp, #204]	@ 0xcc
 800b5be:	eba2 0904 	sub.w	r9, r2, r4
 800b5c2:	9a2d      	ldr	r2, [sp, #180]	@ 0xb4
 800b5c4:	f1bb 0f00 	cmp.w	fp, #0
 800b5c8:	fb02 f404 	mul.w	r4, r2, r4
 800b5cc:	eeb0 7a66 	vmov.f32	s14, s13
 800b5d0:	f340 80aa 	ble.w	800b728 <forward_lite_conv2d_if32of32wf32+0x548>
 800b5d4:	f024 0c0f 	bic.w	ip, r4, #15
 800b5d8:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 800b5dc:	9f00      	ldr	r7, [sp, #0]
 800b5de:	9a03      	ldr	r2, [sp, #12]
 800b5e0:	9508      	str	r5, [sp, #32]
 800b5e2:	ea4f 1818 	mov.w	r8, r8, lsr #4
 800b5e6:	e9cd 1606 	strd	r1, r6, [sp, #24]
 800b5ea:	f108 0801 	add.w	r8, r8, #1
 800b5ee:	fb07 fa0a 	mul.w	sl, r7, sl
 800b5f2:	fb07 f909 	mul.w	r9, r7, r9
 800b5f6:	ea4f 1e88 	mov.w	lr, r8, lsl #6
 800b5fa:	2700      	movs	r7, #0
 800b5fc:	ea4f 1808 	mov.w	r8, r8, lsl #4
 800b600:	9003      	str	r0, [sp, #12]
 800b602:	f1bc 0f00 	cmp.w	ip, #0
 800b606:	bfd8      	it	le
 800b608:	2100      	movle	r1, #0
 800b60a:	dd70      	ble.n	800b6ee <forward_lite_conv2d_if32of32wf32+0x50e>
 800b60c:	f102 0040 	add.w	r0, r2, #64	@ 0x40
 800b610:	f103 0140 	add.w	r1, r3, #64	@ 0x40
 800b614:	2500      	movs	r5, #0
 800b616:	ed51 5a0f 	vldr	s11, [r1, #-60]	@ 0xffffffc4
 800b61a:	ed50 7a0f 	vldr	s15, [r0, #-60]	@ 0xffffffc4
 800b61e:	ed11 5a10 	vldr	s10, [r1, #-64]	@ 0xffffffc0
 800b622:	ed10 6a10 	vldr	s12, [r0, #-64]	@ 0xffffffc0
 800b626:	ed11 4a0d 	vldr	s8, [r1, #-52]	@ 0xffffffcc
 800b62a:	ed50 4a0c 	vldr	s9, [r0, #-48]	@ 0xffffffd0
 800b62e:	ed50 2a0a 	vldr	s5, [r0, #-40]	@ 0xffffffd8
 800b632:	ed11 3a0a 	vldr	s6, [r1, #-40]	@ 0xffffffd8
 800b636:	ed50 3a09 	vldr	s7, [r0, #-36]	@ 0xffffffdc
 800b63a:	ed50 1a06 	vldr	s3, [r0, #-24]	@ 0xffffffe8
 800b63e:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 800b642:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 800b646:	ed51 0a01 	vldr	s1, [r1, #-4]
 800b64a:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b64e:	ed50 5a0e 	vldr	s11, [r0, #-56]	@ 0xffffffc8
 800b652:	eee5 7a06 	vfma.f32	s15, s10, s12
 800b656:	3510      	adds	r5, #16
 800b658:	4565      	cmp	r5, ip
 800b65a:	ed11 5a0e 	vldr	s10, [r1, #-56]	@ 0xffffffc8
 800b65e:	ed10 6a0d 	vldr	s12, [r0, #-52]	@ 0xffffffcc
 800b662:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b666:	f100 0040 	add.w	r0, r0, #64	@ 0x40
 800b66a:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800b66e:	ed11 5a1c 	vldr	s10, [r1, #-112]	@ 0xffffff90
 800b672:	ed50 5a1b 	vldr	s11, [r0, #-108]	@ 0xffffff94
 800b676:	eee4 7a06 	vfma.f32	s15, s8, s12
 800b67a:	ed11 6a1b 	vldr	s12, [r1, #-108]	@ 0xffffff94
 800b67e:	ed11 4a19 	vldr	s8, [r1, #-100]	@ 0xffffff9c
 800b682:	eee4 7a85 	vfma.f32	s15, s9, s10
 800b686:	ed51 4a18 	vldr	s9, [r1, #-96]	@ 0xffffffa0
 800b68a:	ed11 5a17 	vldr	s10, [r1, #-92]	@ 0xffffffa4
 800b68e:	eee5 7a86 	vfma.f32	s15, s11, s12
 800b692:	ed50 5a18 	vldr	s11, [r0, #-96]	@ 0xffffffa0
 800b696:	ed10 6a17 	vldr	s12, [r0, #-92]	@ 0xffffffa4
 800b69a:	eee2 7a83 	vfma.f32	s15, s5, s6
 800b69e:	ed50 2a15 	vldr	s5, [r0, #-84]	@ 0xffffffac
 800b6a2:	ed10 3a14 	vldr	s6, [r0, #-80]	@ 0xffffffb0
 800b6a6:	eee3 7a84 	vfma.f32	s15, s7, s8
 800b6aa:	ed51 3a14 	vldr	s7, [r1, #-80]	@ 0xffffffb0
 800b6ae:	ed11 4a13 	vldr	s8, [r1, #-76]	@ 0xffffffb4
 800b6b2:	eee4 7aa5 	vfma.f32	s15, s9, s11
 800b6b6:	ed50 4a13 	vldr	s9, [r0, #-76]	@ 0xffffffb4
 800b6ba:	ed50 5a12 	vldr	s11, [r0, #-72]	@ 0xffffffb8
 800b6be:	eee5 7a06 	vfma.f32	s15, s10, s12
 800b6c2:	ed11 5a12 	vldr	s10, [r1, #-72]	@ 0xffffffb8
 800b6c6:	ed10 6a11 	vldr	s12, [r0, #-68]	@ 0xffffffbc
 800b6ca:	eee1 7a21 	vfma.f32	s15, s2, s3
 800b6ce:	eee2 7a22 	vfma.f32	s15, s4, s5
 800b6d2:	eee3 7a23 	vfma.f32	s15, s6, s7
 800b6d6:	eee4 7a24 	vfma.f32	s15, s8, s9
 800b6da:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b6de:	eee6 7a20 	vfma.f32	s15, s12, s1
 800b6e2:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b6e6:	db96      	blt.n	800b616 <forward_lite_conv2d_if32of32wf32+0x436>
 800b6e8:	4472      	add	r2, lr
 800b6ea:	4473      	add	r3, lr
 800b6ec:	4641      	mov	r1, r8
 800b6ee:	428c      	cmp	r4, r1
 800b6f0:	dd10      	ble.n	800b714 <forward_lite_conv2d_if32of32wf32+0x534>
 800b6f2:	4608      	mov	r0, r1
 800b6f4:	4616      	mov	r6, r2
 800b6f6:	461d      	mov	r5, r3
 800b6f8:	ecb5 6a01 	vldmia	r5!, {s12}
 800b6fc:	ecf6 7a01 	vldmia	r6!, {s15}
 800b700:	3001      	adds	r0, #1
 800b702:	4284      	cmp	r4, r0
 800b704:	eea6 7a27 	vfma.f32	s14, s12, s15
 800b708:	d1f6      	bne.n	800b6f8 <forward_lite_conv2d_if32of32wf32+0x518>
 800b70a:	1a61      	subs	r1, r4, r1
 800b70c:	eb03 0381 	add.w	r3, r3, r1, lsl #2
 800b710:	eb02 0281 	add.w	r2, r2, r1, lsl #2
 800b714:	3701      	adds	r7, #1
 800b716:	45bb      	cmp	fp, r7
 800b718:	4452      	add	r2, sl
 800b71a:	444b      	add	r3, r9
 800b71c:	f47f af71 	bne.w	800b602 <forward_lite_conv2d_if32of32wf32+0x422>
 800b720:	e9dd 1606 	ldrd	r1, r6, [sp, #24]
 800b724:	9d08      	ldr	r5, [sp, #32]
 800b726:	9803      	ldr	r0, [sp, #12]
 800b728:	9b05      	ldr	r3, [sp, #20]
 800b72a:	9a02      	ldr	r2, [sp, #8]
 800b72c:	ed81 7a00 	vstr	s14, [r1]
 800b730:	441e      	add	r6, r3
 800b732:	4411      	add	r1, r2
 800b734:	1ac0      	subs	r0, r0, r3
 800b736:	9a04      	ldr	r2, [sp, #16]
 800b738:	9b01      	ldr	r3, [sp, #4]
 800b73a:	4413      	add	r3, r2
 800b73c:	9301      	str	r3, [sp, #4]
 800b73e:	9b31      	ldr	r3, [sp, #196]	@ 0xc4
 800b740:	3501      	adds	r5, #1
 800b742:	42ab      	cmp	r3, r5
 800b744:	f47f af23 	bne.w	800b58e <forward_lite_conv2d_if32of32wf32+0x3ae>
 800b748:	e9dd 3219 	ldrd	r3, r2, [sp, #100]	@ 0x64
 800b74c:	e9dd 7c1b 	ldrd	r7, ip, [sp, #108]	@ 0x6c
 800b750:	e9dd e41d 	ldrd	lr, r4, [sp, #116]	@ 0x74
 800b754:	f8dd 807c 	ldr.w	r8, [sp, #124]	@ 0x7c
 800b758:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800b75a:	980d      	ldr	r0, [sp, #52]	@ 0x34
 800b75c:	3204      	adds	r2, #4
 800b75e:	4401      	add	r1, r0
 800b760:	4562      	cmp	r2, ip
 800b762:	9109      	str	r1, [sp, #36]	@ 0x24
 800b764:	f4ff aefa 	bcc.w	800b55c <forward_lite_conv2d_if32of32wf32+0x37c>
 800b768:	9e15      	ldr	r6, [sp, #84]	@ 0x54
 800b76a:	9d17      	ldr	r5, [sp, #92]	@ 0x5c
 800b76c:	e6c3      	b.n	800b4f6 <forward_lite_conv2d_if32of32wf32+0x316>
 800b76e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800b770:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800b772:	9203      	str	r2, [sp, #12]
 800b774:	4604      	mov	r4, r0
 800b776:	4403      	add	r3, r0
 800b778:	e710      	b.n	800b59c <forward_lite_conv2d_if32of32wf32+0x3bc>
 800b77a:	eef0 6a48 	vmov.f32	s13, s16
 800b77e:	e6f3      	b.n	800b568 <forward_lite_conv2d_if32of32wf32+0x388>
 800b780:	9a18      	ldr	r2, [sp, #96]	@ 0x60
 800b782:	920b      	str	r2, [sp, #44]	@ 0x2c
 800b784:	462b      	mov	r3, r5
 800b786:	e580      	b.n	800b28a <forward_lite_conv2d_if32of32wf32+0xaa>

0800b788 <forward_lite_nl_softmax_if32of32_kernel>:
 800b788:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b78c:	ed2d 8b02 	vpush	{d8}
 800b790:	2a01      	cmp	r2, #1
 800b792:	ed91 8a00 	vldr	s16, [r1]
 800b796:	460c      	mov	r4, r1
 800b798:	4690      	mov	r8, r2
 800b79a:	4681      	mov	r9, r0
 800b79c:	469a      	mov	sl, r3
 800b79e:	d964      	bls.n	800b86a <forward_lite_nl_softmax_if32of32_kernel+0xe2>
 800b7a0:	2b01      	cmp	r3, #1
 800b7a2:	d14e      	bne.n	800b842 <forward_lite_nl_softmax_if32of32_kernel+0xba>
 800b7a4:	1d0b      	adds	r3, r1, #4
 800b7a6:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 800b7aa:	ecf3 7a01 	vldmia	r3!, {s15}
 800b7ae:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b7b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7b6:	bfb8      	it	lt
 800b7b8:	eeb0 8a67 	vmovlt.f32	s16, s15
 800b7bc:	4293      	cmp	r3, r2
 800b7be:	d1f4      	bne.n	800b7aa <forward_lite_nl_softmax_if32of32_kernel+0x22>
 800b7c0:	f04f 0b04 	mov.w	fp, #4
 800b7c4:	eddf 8a2b 	vldr	s17, [pc, #172]	@ 800b874 <forward_lite_nl_softmax_if32of32_kernel+0xec>
 800b7c8:	464f      	mov	r7, r9
 800b7ca:	464e      	mov	r6, r9
 800b7cc:	2500      	movs	r5, #0
 800b7ce:	ed94 0a00 	vldr	s0, [r4]
 800b7d2:	ee30 0a48 	vsub.f32	s0, s0, s16
 800b7d6:	f003 fb29 	bl	800ee2c <expf>
 800b7da:	462b      	mov	r3, r5
 800b7dc:	3501      	adds	r5, #1
 800b7de:	45a8      	cmp	r8, r5
 800b7e0:	ed86 0a00 	vstr	s0, [r6]
 800b7e4:	ee78 8a80 	vadd.f32	s17, s17, s0
 800b7e8:	445c      	add	r4, fp
 800b7ea:	445e      	add	r6, fp
 800b7ec:	d1ef      	bne.n	800b7ce <forward_lite_nl_softmax_if32of32_kernel+0x46>
 800b7ee:	eef5 8a40 	vcmp.f32	s17, #0.0
 800b7f2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b7f6:	d010      	beq.n	800b81a <forward_lite_nl_softmax_if32of32_kernel+0x92>
 800b7f8:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 800b7fc:	f1ba 0f01 	cmp.w	sl, #1
 800b800:	ee87 7aa8 	vdiv.f32	s14, s15, s17
 800b804:	d10d      	bne.n	800b822 <forward_lite_nl_softmax_if32of32_kernel+0x9a>
 800b806:	eb09 0988 	add.w	r9, r9, r8, lsl #2
 800b80a:	edd7 7a00 	vldr	s15, [r7]
 800b80e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b812:	ece7 7a01 	vstmia	r7!, {s15}
 800b816:	45b9      	cmp	r9, r7
 800b818:	d1f7      	bne.n	800b80a <forward_lite_nl_softmax_if32of32_kernel+0x82>
 800b81a:	ecbd 8b02 	vpop	{d8}
 800b81e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b822:	2100      	movs	r1, #0
 800b824:	edd7 7a00 	vldr	s15, [r7]
 800b828:	ee67 7a87 	vmul.f32	s15, s15, s14
 800b82c:	428b      	cmp	r3, r1
 800b82e:	edc7 7a00 	vstr	s15, [r7]
 800b832:	f101 0101 	add.w	r1, r1, #1
 800b836:	445f      	add	r7, fp
 800b838:	d1f4      	bne.n	800b824 <forward_lite_nl_softmax_if32of32_kernel+0x9c>
 800b83a:	ecbd 8b02 	vpop	{d8}
 800b83e:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b842:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 800b846:	eb01 0283 	add.w	r2, r1, r3, lsl #2
 800b84a:	2301      	movs	r3, #1
 800b84c:	edd2 7a00 	vldr	s15, [r2]
 800b850:	eeb4 8ae7 	vcmpe.f32	s16, s15
 800b854:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b858:	f103 0301 	add.w	r3, r3, #1
 800b85c:	bfb8      	it	lt
 800b85e:	eeb0 8a67 	vmovlt.f32	s16, s15
 800b862:	4598      	cmp	r8, r3
 800b864:	445a      	add	r2, fp
 800b866:	d1f1      	bne.n	800b84c <forward_lite_nl_softmax_if32of32_kernel+0xc4>
 800b868:	e7ac      	b.n	800b7c4 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 800b86a:	2a00      	cmp	r2, #0
 800b86c:	d0d5      	beq.n	800b81a <forward_lite_nl_softmax_if32of32_kernel+0x92>
 800b86e:	ea4f 0b83 	mov.w	fp, r3, lsl #2
 800b872:	e7a7      	b.n	800b7c4 <forward_lite_nl_softmax_if32of32_kernel+0x3c>
 800b874:	00000000 	.word	0x00000000

0800b878 <lite_decompress_ilutof32>:
 800b878:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b87c:	9d08      	ldr	r5, [sp, #32]
 800b87e:	4604      	mov	r4, r0
 800b880:	2b04      	cmp	r3, #4
 800b882:	ea4f 0685 	mov.w	r6, r5, lsl #2
 800b886:	4608      	mov	r0, r1
 800b888:	eb04 0585 	add.w	r5, r4, r5, lsl #2
 800b88c:	d012      	beq.n	800b8b4 <lite_decompress_ilutof32+0x3c>
 800b88e:	2b08      	cmp	r3, #8
 800b890:	d10e      	bne.n	800b8b0 <lite_decompress_ilutof32+0x38>
 800b892:	42ac      	cmp	r4, r5
 800b894:	d20c      	bcs.n	800b8b0 <lite_decompress_ilutof32+0x38>
 800b896:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b89a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b89e:	681b      	ldr	r3, [r3, #0]
 800b8a0:	f844 3b04 	str.w	r3, [r4], #4
 800b8a4:	42a5      	cmp	r5, r4
 800b8a6:	d8f6      	bhi.n	800b896 <lite_decompress_ilutof32+0x1e>
 800b8a8:	3e01      	subs	r6, #1
 800b8aa:	eb00 0696 	add.w	r6, r0, r6, lsr #2
 800b8ae:	1c70      	adds	r0, r6, #1
 800b8b0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b8b4:	9b07      	ldr	r3, [sp, #28]
 800b8b6:	085f      	lsrs	r7, r3, #1
 800b8b8:	f003 0601 	and.w	r6, r3, #1
 800b8bc:	ea4f 09c7 	mov.w	r9, r7, lsl #3
 800b8c0:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800b8c4:	42ac      	cmp	r4, r5
 800b8c6:	d2f3      	bcs.n	800b8b0 <lite_decompress_ilutof32+0x38>
 800b8c8:	b30f      	cbz	r7, 800b90e <lite_decompress_ilutof32+0x96>
 800b8ca:	f104 0e08 	add.w	lr, r4, #8
 800b8ce:	f100 3cff 	add.w	ip, r0, #4294967295	@ 0xffffffff
 800b8d2:	eb00 0108 	add.w	r1, r0, r8
 800b8d6:	f81c 3f01 	ldrb.w	r3, [ip, #1]!
 800b8da:	091b      	lsrs	r3, r3, #4
 800b8dc:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b8e0:	f10e 0e08 	add.w	lr, lr, #8
 800b8e4:	681b      	ldr	r3, [r3, #0]
 800b8e6:	f84e 3c10 	str.w	r3, [lr, #-16]
 800b8ea:	f89c 3000 	ldrb.w	r3, [ip]
 800b8ee:	f003 030f 	and.w	r3, r3, #15
 800b8f2:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b8f6:	4561      	cmp	r1, ip
 800b8f8:	681b      	ldr	r3, [r3, #0]
 800b8fa:	f84e 3c0c 	str.w	r3, [lr, #-12]
 800b8fe:	d1ea      	bne.n	800b8d6 <lite_decompress_ilutof32+0x5e>
 800b900:	4438      	add	r0, r7
 800b902:	444c      	add	r4, r9
 800b904:	b92e      	cbnz	r6, 800b912 <lite_decompress_ilutof32+0x9a>
 800b906:	42a5      	cmp	r5, r4
 800b908:	d8df      	bhi.n	800b8ca <lite_decompress_ilutof32+0x52>
 800b90a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b90e:	b906      	cbnz	r6, 800b912 <lite_decompress_ilutof32+0x9a>
 800b910:	e7fe      	b.n	800b910 <lite_decompress_ilutof32+0x98>
 800b912:	f810 3b01 	ldrb.w	r3, [r0], #1
 800b916:	091b      	lsrs	r3, r3, #4
 800b918:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800b91c:	681b      	ldr	r3, [r3, #0]
 800b91e:	f844 3b04 	str.w	r3, [r4], #4
 800b922:	e7cf      	b.n	800b8c4 <lite_decompress_ilutof32+0x4c>

0800b924 <forward_lite_dense_if32of32wf32>:
 800b924:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b928:	e9d0 c305 	ldrd	ip, r3, [r0, #20]
 800b92c:	6801      	ldr	r1, [r0, #0]
 800b92e:	fb03 f30c 	mul.w	r3, r3, ip
 800b932:	4602      	mov	r2, r0
 800b934:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 800b938:	4281      	cmp	r1, r0
 800b93a:	6857      	ldr	r7, [r2, #4]
 800b93c:	b083      	sub	sp, #12
 800b93e:	f080 811f 	bcs.w	800bb80 <forward_lite_dense_if32of32wf32+0x25c>
 800b942:	6915      	ldr	r5, [r2, #16]
 800b944:	ea4f 068c 	mov.w	r6, ip, lsl #2
 800b948:	4664      	mov	r4, ip
 800b94a:	eb01 0806 	add.w	r8, r1, r6
 800b94e:	4588      	cmp	r8, r1
 800b950:	6896      	ldr	r6, [r2, #8]
 800b952:	f240 8109 	bls.w	800bb68 <forward_lite_dense_if32of32wf32+0x244>
 800b956:	f1a5 0e10 	sub.w	lr, r5, #16
 800b95a:	ea4f 1e1e 	mov.w	lr, lr, lsr #4
 800b95e:	e9cd 0100 	strd	r0, r1, [sp]
 800b962:	f10e 0e01 	add.w	lr, lr, #1
 800b966:	ea4f 1b8e 	mov.w	fp, lr, lsl #6
 800b96a:	ea4f 0985 	mov.w	r9, r5, lsl #2
 800b96e:	eb07 1e8e 	add.w	lr, r7, lr, lsl #6
 800b972:	468c      	mov	ip, r1
 800b974:	2d0f      	cmp	r5, #15
 800b976:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 800bbcc <forward_lite_dense_if32of32wf32+0x2a8>
 800b97a:	f240 8104 	bls.w	800bb86 <forward_lite_dense_if32of32wf32+0x262>
 800b97e:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800b982:	f106 0340 	add.w	r3, r6, #64	@ 0x40
 800b986:	4628      	mov	r0, r5
 800b988:	ed53 5a0f 	vldr	s11, [r3, #-60]	@ 0xffffffc4
 800b98c:	ed51 7a0f 	vldr	s15, [r1, #-60]	@ 0xffffffc4
 800b990:	ed11 6a10 	vldr	s12, [r1, #-64]	@ 0xffffffc0
 800b994:	ed53 6a10 	vldr	s13, [r3, #-64]	@ 0xffffffc0
 800b998:	ed53 4a0d 	vldr	s9, [r3, #-52]	@ 0xffffffcc
 800b99c:	ed13 5a0c 	vldr	s10, [r3, #-48]	@ 0xffffffd0
 800b9a0:	ed51 3a0a 	vldr	s7, [r1, #-40]	@ 0xffffffd8
 800b9a4:	ed13 3a0a 	vldr	s6, [r3, #-40]	@ 0xffffffd8
 800b9a8:	ed13 4a09 	vldr	s8, [r3, #-36]	@ 0xffffffdc
 800b9ac:	ed11 1a06 	vldr	s2, [r1, #-24]	@ 0xffffffe8
 800b9b0:	ed53 1a06 	vldr	s3, [r3, #-24]	@ 0xffffffe8
 800b9b4:	ed11 2a05 	vldr	s4, [r1, #-20]	@ 0xffffffec
 800b9b8:	ed53 2a05 	vldr	s5, [r3, #-20]	@ 0xffffffec
 800b9bc:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800b9c0:	ed51 5a0e 	vldr	s11, [r1, #-56]	@ 0xffffffc8
 800b9c4:	eee6 7a26 	vfma.f32	s15, s12, s13
 800b9c8:	3810      	subs	r0, #16
 800b9ca:	280f      	cmp	r0, #15
 800b9cc:	ed53 6a0e 	vldr	s13, [r3, #-56]	@ 0xffffffc8
 800b9d0:	ed11 6a0d 	vldr	s12, [r1, #-52]	@ 0xffffffcc
 800b9d4:	eee5 7aa6 	vfma.f32	s15, s11, s13
 800b9d8:	f101 0140 	add.w	r1, r1, #64	@ 0x40
 800b9dc:	f103 0340 	add.w	r3, r3, #64	@ 0x40
 800b9e0:	ed51 5a1c 	vldr	s11, [r1, #-112]	@ 0xffffff90
 800b9e4:	ed51 6a1b 	vldr	s13, [r1, #-108]	@ 0xffffff94
 800b9e8:	eee4 7a86 	vfma.f32	s15, s9, s12
 800b9ec:	ed13 6a1b 	vldr	s12, [r3, #-108]	@ 0xffffff94
 800b9f0:	ed51 4a19 	vldr	s9, [r1, #-100]	@ 0xffffff9c
 800b9f4:	eee5 7a25 	vfma.f32	s15, s10, s11
 800b9f8:	ed11 5a18 	vldr	s10, [r1, #-96]	@ 0xffffffa0
 800b9fc:	ed53 5a18 	vldr	s11, [r3, #-96]	@ 0xffffffa0
 800ba00:	eee6 7a26 	vfma.f32	s15, s12, s13
 800ba04:	ed11 6a17 	vldr	s12, [r1, #-92]	@ 0xffffffa4
 800ba08:	ed53 6a17 	vldr	s13, [r3, #-92]	@ 0xffffffa4
 800ba0c:	eee3 7a23 	vfma.f32	s15, s6, s7
 800ba10:	ed11 3a14 	vldr	s6, [r1, #-80]	@ 0xffffffb0
 800ba14:	ed53 3a14 	vldr	s7, [r3, #-80]	@ 0xffffffb0
 800ba18:	eee4 7a24 	vfma.f32	s15, s8, s9
 800ba1c:	ed51 4a13 	vldr	s9, [r1, #-76]	@ 0xffffffb4
 800ba20:	ed13 4a13 	vldr	s8, [r3, #-76]	@ 0xffffffb4
 800ba24:	eee5 7a25 	vfma.f32	s15, s10, s11
 800ba28:	ed51 5a12 	vldr	s11, [r1, #-72]	@ 0xffffffb8
 800ba2c:	ed13 5a12 	vldr	s10, [r3, #-72]	@ 0xffffffb8
 800ba30:	eee6 7a26 	vfma.f32	s15, s12, s13
 800ba34:	ed51 6a11 	vldr	s13, [r1, #-68]	@ 0xffffffbc
 800ba38:	ed13 6a11 	vldr	s12, [r3, #-68]	@ 0xffffffbc
 800ba3c:	eee1 7a21 	vfma.f32	s15, s2, s3
 800ba40:	eee2 7a22 	vfma.f32	s15, s4, s5
 800ba44:	eee3 7a23 	vfma.f32	s15, s6, s7
 800ba48:	eee4 7a24 	vfma.f32	s15, s8, s9
 800ba4c:	eee5 7a25 	vfma.f32	s15, s10, s11
 800ba50:	eee6 7a26 	vfma.f32	s15, s12, s13
 800ba54:	ee37 7a27 	vadd.f32	s14, s14, s15
 800ba58:	d896      	bhi.n	800b988 <forward_lite_dense_if32of32wf32+0x64>
 800ba5a:	eb06 010b 	add.w	r1, r6, fp
 800ba5e:	f005 000f 	and.w	r0, r5, #15
 800ba62:	4673      	mov	r3, lr
 800ba64:	2803      	cmp	r0, #3
 800ba66:	d95f      	bls.n	800bb28 <forward_lite_dense_if32of32wf32+0x204>
 800ba68:	edd1 6a01 	vldr	s13, [r1, #4]
 800ba6c:	edd3 7a01 	vldr	s15, [r3, #4]
 800ba70:	ed93 6a00 	vldr	s12, [r3]
 800ba74:	ed93 5a02 	vldr	s10, [r3, #8]
 800ba78:	edd1 5a02 	vldr	s11, [r1, #8]
 800ba7c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800ba80:	edd1 6a00 	vldr	s13, [r1]
 800ba84:	eee6 7a26 	vfma.f32	s15, s12, s13
 800ba88:	1f04      	subs	r4, r0, #4
 800ba8a:	2c03      	cmp	r4, #3
 800ba8c:	ed93 6a03 	vldr	s12, [r3, #12]
 800ba90:	edd1 6a03 	vldr	s13, [r1, #12]
 800ba94:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ba98:	eee5 7a25 	vfma.f32	s15, s10, s11
 800ba9c:	eee6 7a26 	vfma.f32	s15, s12, s13
 800baa0:	eeb0 7a67 	vmov.f32	s14, s15
 800baa4:	d938      	bls.n	800bb18 <forward_lite_dense_if32of32wf32+0x1f4>
 800baa6:	edd1 6a05 	vldr	s13, [r1, #20]
 800baaa:	edd3 7a05 	vldr	s15, [r3, #20]
 800baae:	ed93 6a04 	vldr	s12, [r3, #16]
 800bab2:	ed93 5a06 	vldr	s10, [r3, #24]
 800bab6:	edd1 5a06 	vldr	s11, [r1, #24]
 800baba:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800babe:	edd1 6a04 	vldr	s13, [r1, #16]
 800bac2:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bac6:	f1a0 0a08 	sub.w	sl, r0, #8
 800baca:	f1ba 0f03 	cmp.w	sl, #3
 800bace:	ed93 6a07 	vldr	s12, [r3, #28]
 800bad2:	edd1 6a07 	vldr	s13, [r1, #28]
 800bad6:	eee5 7a25 	vfma.f32	s15, s10, s11
 800bada:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bade:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bae2:	d919      	bls.n	800bb18 <forward_lite_dense_if32of32wf32+0x1f4>
 800bae4:	edd3 6a09 	vldr	s13, [r3, #36]	@ 0x24
 800bae8:	edd1 7a09 	vldr	s15, [r1, #36]	@ 0x24
 800baec:	ed91 6a08 	vldr	s12, [r1, #32]
 800baf0:	ed91 5a0a 	vldr	s10, [r1, #40]	@ 0x28
 800baf4:	edd3 5a0a 	vldr	s11, [r3, #40]	@ 0x28
 800baf8:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800bafc:	edd3 6a08 	vldr	s13, [r3, #32]
 800bb00:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bb04:	ed91 6a0b 	vldr	s12, [r1, #44]	@ 0x2c
 800bb08:	edd3 6a0b 	vldr	s13, [r3, #44]	@ 0x2c
 800bb0c:	eee5 7a25 	vfma.f32	s15, s10, s11
 800bb10:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bb14:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bb18:	08a4      	lsrs	r4, r4, #2
 800bb1a:	3401      	adds	r4, #1
 800bb1c:	eb01 1104 	add.w	r1, r1, r4, lsl #4
 800bb20:	eb03 1304 	add.w	r3, r3, r4, lsl #4
 800bb24:	f000 0003 	and.w	r0, r0, #3
 800bb28:	b1a8      	cbz	r0, 800bb56 <forward_lite_dense_if32of32wf32+0x232>
 800bb2a:	edd3 6a00 	vldr	s13, [r3]
 800bb2e:	edd1 7a00 	vldr	s15, [r1]
 800bb32:	2801      	cmp	r0, #1
 800bb34:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bb38:	d00d      	beq.n	800bb56 <forward_lite_dense_if32of32wf32+0x232>
 800bb3a:	edd3 6a01 	vldr	s13, [r3, #4]
 800bb3e:	edd1 7a01 	vldr	s15, [r1, #4]
 800bb42:	2802      	cmp	r0, #2
 800bb44:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bb48:	d005      	beq.n	800bb56 <forward_lite_dense_if32of32wf32+0x232>
 800bb4a:	edd1 6a02 	vldr	s13, [r1, #8]
 800bb4e:	edd3 7a02 	vldr	s15, [r3, #8]
 800bb52:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bb56:	444e      	add	r6, r9
 800bb58:	ecac 7a01 	vstmia	ip!, {s14}
 800bb5c:	45e0      	cmp	r8, ip
 800bb5e:	f63f af09 	bhi.w	800b974 <forward_lite_dense_if32of32wf32+0x50>
 800bb62:	e9dd 0100 	ldrd	r0, r1, [sp]
 800bb66:	6954      	ldr	r4, [r2, #20]
 800bb68:	68d3      	ldr	r3, [r2, #12]
 800bb6a:	b983      	cbnz	r3, 800bb8e <forward_lite_dense_if32of32wf32+0x26a>
 800bb6c:	6915      	ldr	r5, [r2, #16]
 800bb6e:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800bb72:	4288      	cmp	r0, r1
 800bb74:	eb07 0785 	add.w	r7, r7, r5, lsl #2
 800bb78:	ea4f 0684 	mov.w	r6, r4, lsl #2
 800bb7c:	f63f aee5 	bhi.w	800b94a <forward_lite_dense_if32of32wf32+0x26>
 800bb80:	b003      	add	sp, #12
 800bb82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bb86:	4628      	mov	r0, r5
 800bb88:	4631      	mov	r1, r6
 800bb8a:	463b      	mov	r3, r7
 800bb8c:	e76a      	b.n	800ba64 <forward_lite_dense_if32of32wf32+0x140>
 800bb8e:	2c00      	cmp	r4, #0
 800bb90:	d0ec      	beq.n	800bb6c <forward_lite_dense_if32of32wf32+0x248>
 800bb92:	edd1 7a00 	vldr	s15, [r1]
 800bb96:	ed93 7a00 	vldr	s14, [r3]
 800bb9a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bb9e:	edc1 7a00 	vstr	s15, [r1]
 800bba2:	6954      	ldr	r4, [r2, #20]
 800bba4:	2c01      	cmp	r4, #1
 800bba6:	d9e1      	bls.n	800bb6c <forward_lite_dense_if32of32wf32+0x248>
 800bba8:	1d0d      	adds	r5, r1, #4
 800bbaa:	2301      	movs	r3, #1
 800bbac:	68d4      	ldr	r4, [r2, #12]
 800bbae:	ed95 7a00 	vldr	s14, [r5]
 800bbb2:	eb04 0483 	add.w	r4, r4, r3, lsl #2
 800bbb6:	edd4 7a00 	vldr	s15, [r4]
 800bbba:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bbbe:	3301      	adds	r3, #1
 800bbc0:	ece5 7a01 	vstmia	r5!, {s15}
 800bbc4:	6954      	ldr	r4, [r2, #20]
 800bbc6:	429c      	cmp	r4, r3
 800bbc8:	d8f0      	bhi.n	800bbac <forward_lite_dense_if32of32wf32+0x288>
 800bbca:	e7cf      	b.n	800bb6c <forward_lite_dense_if32of32wf32+0x248>
 800bbcc:	00000000 	.word	0x00000000

0800bbd0 <forward_lite_dense_if32of32wf32_lut4>:
 800bbd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bbd4:	b08d      	sub	sp, #52	@ 0x34
 800bbd6:	4604      	mov	r4, r0
 800bbd8:	920a      	str	r2, [sp, #40]	@ 0x28
 800bbda:	4618      	mov	r0, r3
 800bbdc:	e9dd 2319 	ldrd	r2, r3, [sp, #100]	@ 0x64
 800bbe0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800bbe4:	fb02 f303 	mul.w	r3, r2, r3
 800bbe8:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800bbec:	e9dd 6717 	ldrd	r6, r7, [sp, #92]	@ 0x5c
 800bbf0:	460d      	mov	r5, r1
 800bbf2:	9308      	str	r3, [sp, #32]
 800bbf4:	f1b8 0f00 	cmp.w	r8, #0
 800bbf8:	d004      	beq.n	800bc04 <forward_lite_dense_if32of32wf32_lut4+0x34>
 800bbfa:	2240      	movs	r2, #64	@ 0x40
 800bbfc:	4641      	mov	r1, r8
 800bbfe:	f000 faa9 	bl	800c154 <st_int8_copy>
 800bc02:	4640      	mov	r0, r8
 800bc04:	9b08      	ldr	r3, [sp, #32]
 800bc06:	429c      	cmp	r4, r3
 800bc08:	f080 8108 	bcs.w	800be1c <forward_lite_dense_if32of32wf32_lut4+0x24c>
 800bc0c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bc0e:	9405      	str	r4, [sp, #20]
 800bc10:	ea4f 0c83 	mov.w	ip, r3, lsl #2
 800bc14:	f007 0301 	and.w	r3, r7, #1
 800bc18:	08fa      	lsrs	r2, r7, #3
 800bc1a:	9303      	str	r3, [sp, #12]
 800bc1c:	00bb      	lsls	r3, r7, #2
 800bc1e:	eb05 1b42 	add.w	fp, r5, r2, lsl #5
 800bc22:	9202      	str	r2, [sp, #8]
 800bc24:	f027 0901 	bic.w	r9, r7, #1
 800bc28:	0092      	lsls	r2, r2, #2
 800bc2a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800bc2c:	9b05      	ldr	r3, [sp, #20]
 800bc2e:	9204      	str	r2, [sp, #16]
 800bc30:	eb05 0989 	add.w	r9, r5, r9, lsl #2
 800bc34:	f105 0120 	add.w	r1, r5, #32
 800bc38:	46e6      	mov	lr, ip
 800bc3a:	f8cd c01c 	str.w	ip, [sp, #28]
 800bc3e:	465c      	mov	r4, fp
 800bc40:	9617      	str	r6, [sp, #92]	@ 0x5c
 800bc42:	f8cd c024 	str.w	ip, [sp, #36]	@ 0x24
 800bc46:	9a07      	ldr	r2, [sp, #28]
 800bc48:	eb03 0a02 	add.w	sl, r3, r2
 800bc4c:	459a      	cmp	sl, r3
 800bc4e:	f1a1 0220 	sub.w	r2, r1, #32
 800bc52:	9206      	str	r2, [sp, #24]
 800bc54:	f240 80e5 	bls.w	800be22 <forward_lite_dense_if32of32wf32_lut4+0x252>
 800bc58:	f109 3bff 	add.w	fp, r9, #4294967295	@ 0xffffffff
 800bc5c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800bc5e:	4698      	mov	r8, r3
 800bc60:	465d      	mov	r5, fp
 800bc62:	9b02      	ldr	r3, [sp, #8]
 800bc64:	ed9f 7a7b 	vldr	s14, [pc, #492]	@ 800be54 <forward_lite_dense_if32of32wf32_lut4+0x284>
 800bc68:	2b00      	cmp	r3, #0
 800bc6a:	f000 80bc 	beq.w	800bde6 <forward_lite_dense_if32of32wf32_lut4+0x216>
 800bc6e:	9b04      	ldr	r3, [sp, #16]
 800bc70:	eb02 0c03 	add.w	ip, r2, r3
 800bc74:	460b      	mov	r3, r1
 800bc76:	7817      	ldrb	r7, [r2, #0]
 800bc78:	ed53 2a07 	vldr	s5, [r3, #-28]	@ 0xffffffe4
 800bc7c:	7856      	ldrb	r6, [r2, #1]
 800bc7e:	ed53 3a08 	vldr	s7, [r3, #-32]	@ 0xffffffe0
 800bc82:	ed13 4a06 	vldr	s8, [r3, #-24]	@ 0xffffffe8
 800bc86:	ed53 4a05 	vldr	s9, [r3, #-20]	@ 0xffffffec
 800bc8a:	ed13 5a04 	vldr	s10, [r3, #-16]
 800bc8e:	ed53 5a03 	vldr	s11, [r3, #-12]
 800bc92:	ed13 6a02 	vldr	s12, [r3, #-8]
 800bc96:	ed53 6a01 	vldr	s13, [r3, #-4]
 800bc9a:	f007 0e0f 	and.w	lr, r7, #15
 800bc9e:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800bca2:	edde 7a00 	vldr	s15, [lr]
 800bca6:	093f      	lsrs	r7, r7, #4
 800bca8:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800bcac:	ed97 3a00 	vldr	s6, [r7]
 800bcb0:	ee67 7aa2 	vmul.f32	s15, s15, s5
 800bcb4:	0937      	lsrs	r7, r6, #4
 800bcb6:	eee3 7a23 	vfma.f32	s15, s6, s7
 800bcba:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800bcbe:	f006 060f 	and.w	r6, r6, #15
 800bcc2:	edd7 3a00 	vldr	s7, [r7]
 800bcc6:	7897      	ldrb	r7, [r2, #2]
 800bcc8:	eee3 7a84 	vfma.f32	s15, s7, s8
 800bccc:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800bcd0:	ea4f 1e17 	mov.w	lr, r7, lsr #4
 800bcd4:	ed96 4a00 	vldr	s8, [r6]
 800bcd8:	78d6      	ldrb	r6, [r2, #3]
 800bcda:	eee4 7a24 	vfma.f32	s15, s8, s9
 800bcde:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800bce2:	f007 070f 	and.w	r7, r7, #15
 800bce6:	edde 4a00 	vldr	s9, [lr]
 800bcea:	eee4 7a85 	vfma.f32	s15, s9, s10
 800bcee:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800bcf2:	3204      	adds	r2, #4
 800bcf4:	ed97 5a00 	vldr	s10, [r7]
 800bcf8:	0937      	lsrs	r7, r6, #4
 800bcfa:	eee5 7a25 	vfma.f32	s15, s10, s11
 800bcfe:	eb00 0787 	add.w	r7, r0, r7, lsl #2
 800bd02:	f006 060f 	and.w	r6, r6, #15
 800bd06:	edd7 5a00 	vldr	s11, [r7]
 800bd0a:	eee5 7a86 	vfma.f32	s15, s11, s12
 800bd0e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800bd12:	4562      	cmp	r2, ip
 800bd14:	ed96 6a00 	vldr	s12, [r6]
 800bd18:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bd1c:	f103 0320 	add.w	r3, r3, #32
 800bd20:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bd24:	d1a7      	bne.n	800bc76 <forward_lite_dense_if32of32wf32_lut4+0xa6>
 800bd26:	46a6      	mov	lr, r4
 800bd28:	45ce      	cmp	lr, r9
 800bd2a:	d261      	bcs.n	800bdf0 <forward_lite_dense_if32of32wf32_lut4+0x220>
 800bd2c:	eba5 070e 	sub.w	r7, r5, lr
 800bd30:	ea4f 0bd7 	mov.w	fp, r7, lsr #3
 800bd34:	f10e 0208 	add.w	r2, lr, #8
 800bd38:	f10c 36ff 	add.w	r6, ip, #4294967295	@ 0xffffffff
 800bd3c:	eb0c 07d7 	add.w	r7, ip, r7, lsr #3
 800bd40:	f8cd a004 	str.w	sl, [sp, #4]
 800bd44:	f816 3f01 	ldrb.w	r3, [r6, #1]!
 800bd48:	ed52 5a01 	vldr	s11, [r2, #-4]
 800bd4c:	ed52 6a02 	vldr	s13, [r2, #-8]
 800bd50:	f003 0a0f 	and.w	sl, r3, #15
 800bd54:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
 800bd58:	edda 7a00 	vldr	s15, [sl]
 800bd5c:	091b      	lsrs	r3, r3, #4
 800bd5e:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800bd62:	ed93 6a00 	vldr	s12, [r3]
 800bd66:	ee67 7aa5 	vmul.f32	s15, s15, s11
 800bd6a:	42b7      	cmp	r7, r6
 800bd6c:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bd70:	f102 0208 	add.w	r2, r2, #8
 800bd74:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bd78:	d1e4      	bne.n	800bd44 <forward_lite_dense_if32of32wf32_lut4+0x174>
 800bd7a:	f10b 0b01 	add.w	fp, fp, #1
 800bd7e:	f8dd a004 	ldr.w	sl, [sp, #4]
 800bd82:	eb0c 020b 	add.w	r2, ip, fp
 800bd86:	eb0e 0ecb 	add.w	lr, lr, fp, lsl #3
 800bd8a:	9b03      	ldr	r3, [sp, #12]
 800bd8c:	b30b      	cbz	r3, 800bdd2 <forward_lite_dense_if32of32wf32_lut4+0x202>
 800bd8e:	f812 3b01 	ldrb.w	r3, [r2], #1
 800bd92:	edde 7a00 	vldr	s15, [lr]
 800bd96:	091b      	lsrs	r3, r3, #4
 800bd98:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800bd9c:	edd3 6a00 	vldr	s13, [r3]
 800bda0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bda4:	eca8 7a01 	vstmia	r8!, {s14}
 800bda8:	45c2      	cmp	sl, r8
 800bdaa:	f63f af5a 	bhi.w	800bc62 <forward_lite_dense_if32of32wf32_lut4+0x92>
 800bdae:	9b05      	ldr	r3, [sp, #20]
 800bdb0:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bdb2:	189d      	adds	r5, r3, r2
 800bdb4:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800bdb6:	b9eb      	cbnz	r3, 800bdf4 <forward_lite_dense_if32of32wf32_lut4+0x224>
 800bdb8:	9b08      	ldr	r3, [sp, #32]
 800bdba:	42ab      	cmp	r3, r5
 800bdbc:	d92e      	bls.n	800be1c <forward_lite_dense_if32of32wf32_lut4+0x24c>
 800bdbe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800bdc0:	4499      	add	r9, r3
 800bdc2:	441c      	add	r4, r3
 800bdc4:	4419      	add	r1, r3
 800bdc6:	9b05      	ldr	r3, [sp, #20]
 800bdc8:	459a      	cmp	sl, r3
 800bdca:	d92c      	bls.n	800be26 <forward_lite_dense_if32of32wf32_lut4+0x256>
 800bdcc:	9505      	str	r5, [sp, #20]
 800bdce:	462b      	mov	r3, r5
 800bdd0:	e739      	b.n	800bc46 <forward_lite_dense_if32of32wf32_lut4+0x76>
 800bdd2:	eca8 7a01 	vstmia	r8!, {s14}
 800bdd6:	45c2      	cmp	sl, r8
 800bdd8:	d9e9      	bls.n	800bdae <forward_lite_dense_if32of32wf32_lut4+0x1de>
 800bdda:	9b02      	ldr	r3, [sp, #8]
 800bddc:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 800be54 <forward_lite_dense_if32of32wf32_lut4+0x284>
 800bde0:	2b00      	cmp	r3, #0
 800bde2:	f47f af44 	bne.w	800bc6e <forward_lite_dense_if32of32wf32_lut4+0x9e>
 800bde6:	f8dd e018 	ldr.w	lr, [sp, #24]
 800bdea:	45ce      	cmp	lr, r9
 800bdec:	4694      	mov	ip, r2
 800bdee:	d39d      	bcc.n	800bd2c <forward_lite_dense_if32of32wf32_lut4+0x15c>
 800bdf0:	4662      	mov	r2, ip
 800bdf2:	e7ca      	b.n	800bd8a <forward_lite_dense_if32of32wf32_lut4+0x1ba>
 800bdf4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d0de      	beq.n	800bdb8 <forward_lite_dense_if32of32wf32_lut4+0x1e8>
 800bdfa:	9b07      	ldr	r3, [sp, #28]
 800bdfc:	f8dd c05c 	ldr.w	ip, [sp, #92]	@ 0x5c
 800be00:	1aea      	subs	r2, r5, r3
 800be02:	edd2 7a00 	vldr	s15, [r2]
 800be06:	ecbc 7a01 	vldmia	ip!, {s14}
 800be0a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800be0e:	ece2 7a01 	vstmia	r2!, {s15}
 800be12:	42aa      	cmp	r2, r5
 800be14:	d1f5      	bne.n	800be02 <forward_lite_dense_if32of32wf32_lut4+0x232>
 800be16:	9b08      	ldr	r3, [sp, #32]
 800be18:	42ab      	cmp	r3, r5
 800be1a:	d8d0      	bhi.n	800bdbe <forward_lite_dense_if32of32wf32_lut4+0x1ee>
 800be1c:	b00d      	add	sp, #52	@ 0x34
 800be1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800be22:	461d      	mov	r5, r3
 800be24:	e7c6      	b.n	800bdb4 <forward_lite_dense_if32of32wf32_lut4+0x1e4>
 800be26:	f8dd c01c 	ldr.w	ip, [sp, #28]
 800be2a:	9919      	ldr	r1, [sp, #100]	@ 0x64
 800be2c:	9e17      	ldr	r6, [sp, #92]	@ 0x5c
 800be2e:	eba5 0c0c 	sub.w	ip, r5, ip
 800be32:	b169      	cbz	r1, 800be50 <forward_lite_dense_if32of32wf32_lut4+0x280>
 800be34:	4663      	mov	r3, ip
 800be36:	4632      	mov	r2, r6
 800be38:	ed93 7a00 	vldr	s14, [r3]
 800be3c:	ecf2 7a01 	vldmia	r2!, {s15}
 800be40:	ee77 7a87 	vadd.f32	s15, s15, s14
 800be44:	ece3 7a01 	vstmia	r3!, {s15}
 800be48:	429d      	cmp	r5, r3
 800be4a:	d1f5      	bne.n	800be38 <forward_lite_dense_if32of32wf32_lut4+0x268>
 800be4c:	2900      	cmp	r1, #0
 800be4e:	d1f1      	bne.n	800be34 <forward_lite_dense_if32of32wf32_lut4+0x264>
 800be50:	e7fe      	b.n	800be50 <forward_lite_dense_if32of32wf32_lut4+0x280>
 800be52:	bf00      	nop
 800be54:	00000000 	.word	0x00000000

0800be58 <forward_lite_dense_if32of32wf32_lut8>:
 800be58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800be5c:	b087      	sub	sp, #28
 800be5e:	4605      	mov	r5, r0
 800be60:	9205      	str	r2, [sp, #20]
 800be62:	4618      	mov	r0, r3
 800be64:	e9dd 2313 	ldrd	r2, r3, [sp, #76]	@ 0x4c
 800be68:	9c10      	ldr	r4, [sp, #64]	@ 0x40
 800be6a:	fb02 f303 	mul.w	r3, r2, r3
 800be6e:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800be72:	e9dd b611 	ldrd	fp, r6, [sp, #68]	@ 0x44
 800be76:	460f      	mov	r7, r1
 800be78:	9303      	str	r3, [sp, #12]
 800be7a:	b12c      	cbz	r4, 800be88 <forward_lite_dense_if32of32wf32_lut8+0x30>
 800be7c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800be80:	4621      	mov	r1, r4
 800be82:	f000 f967 	bl	800c154 <st_int8_copy>
 800be86:	4620      	mov	r0, r4
 800be88:	9b03      	ldr	r3, [sp, #12]
 800be8a:	429d      	cmp	r5, r3
 800be8c:	f080 8115 	bcs.w	800c0ba <forward_lite_dense_if32of32wf32_lut8+0x262>
 800be90:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800be92:	9500      	str	r5, [sp, #0]
 800be94:	ea4f 09d6 	mov.w	r9, r6, lsr #3
 800be98:	0099      	lsls	r1, r3, #2
 800be9a:	9b00      	ldr	r3, [sp, #0]
 800be9c:	9104      	str	r1, [sp, #16]
 800be9e:	00b2      	lsls	r2, r6, #2
 800bea0:	eb07 1849 	add.w	r8, r7, r9, lsl #5
 800bea4:	ea4f 0ac9 	mov.w	sl, r9, lsl #3
 800bea8:	464d      	mov	r5, r9
 800beaa:	4689      	mov	r9, r1
 800beac:	4611      	mov	r1, r2
 800beae:	465a      	mov	r2, fp
 800beb0:	eb03 0b09 	add.w	fp, r3, r9
 800beb4:	3720      	adds	r7, #32
 800beb6:	459b      	cmp	fp, r3
 800beb8:	f006 0407 	and.w	r4, r6, #7
 800bebc:	f1a7 0e20 	sub.w	lr, r7, #32
 800bec0:	f240 80d6 	bls.w	800c070 <forward_lite_dense_if32of32wf32_lut8+0x218>
 800bec4:	e9cd 9e01 	strd	r9, lr, [sp, #4]
 800bec8:	469c      	mov	ip, r3
 800beca:	9b05      	ldr	r3, [sp, #20]
 800becc:	ed9f 7a87 	vldr	s14, [pc, #540]	@ 800c0ec <forward_lite_dense_if32of32wf32_lut8+0x294>
 800bed0:	2d00      	cmp	r5, #0
 800bed2:	f000 80db 	beq.w	800c08c <forward_lite_dense_if32of32wf32_lut8+0x234>
 800bed6:	eb03 090a 	add.w	r9, r3, sl
 800beda:	463e      	mov	r6, r7
 800bedc:	f893 e001 	ldrb.w	lr, [r3, #1]
 800bee0:	ed16 3a07 	vldr	s6, [r6, #-28]	@ 0xffffffe4
 800bee4:	ed56 3a08 	vldr	s7, [r6, #-32]	@ 0xffffffe0
 800bee8:	ed16 4a06 	vldr	s8, [r6, #-24]	@ 0xffffffe8
 800beec:	ed56 4a05 	vldr	s9, [r6, #-20]	@ 0xffffffec
 800bef0:	ed16 5a04 	vldr	s10, [r6, #-16]
 800bef4:	ed56 5a03 	vldr	s11, [r6, #-12]
 800bef8:	ed16 6a02 	vldr	s12, [r6, #-8]
 800befc:	ed56 6a01 	vldr	s13, [r6, #-4]
 800bf00:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800bf04:	edde 7a00 	vldr	s15, [lr]
 800bf08:	f893 e000 	ldrb.w	lr, [r3]
 800bf0c:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800bf10:	ee67 7a83 	vmul.f32	s15, s15, s6
 800bf14:	ed9e 3a00 	vldr	s6, [lr]
 800bf18:	f893 e002 	ldrb.w	lr, [r3, #2]
 800bf1c:	eee3 7a23 	vfma.f32	s15, s6, s7
 800bf20:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800bf24:	3308      	adds	r3, #8
 800bf26:	edde 3a00 	vldr	s7, [lr]
 800bf2a:	f813 ec05 	ldrb.w	lr, [r3, #-5]
 800bf2e:	eee3 7a84 	vfma.f32	s15, s7, s8
 800bf32:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800bf36:	3620      	adds	r6, #32
 800bf38:	ed9e 4a00 	vldr	s8, [lr]
 800bf3c:	f813 ec04 	ldrb.w	lr, [r3, #-4]
 800bf40:	eee4 7a24 	vfma.f32	s15, s8, s9
 800bf44:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800bf48:	edde 4a00 	vldr	s9, [lr]
 800bf4c:	f813 ec03 	ldrb.w	lr, [r3, #-3]
 800bf50:	eee4 7a85 	vfma.f32	s15, s9, s10
 800bf54:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800bf58:	ed9e 5a00 	vldr	s10, [lr]
 800bf5c:	f813 ec02 	ldrb.w	lr, [r3, #-2]
 800bf60:	eee5 7a25 	vfma.f32	s15, s10, s11
 800bf64:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800bf68:	edde 5a00 	vldr	s11, [lr]
 800bf6c:	f813 ec01 	ldrb.w	lr, [r3, #-1]
 800bf70:	eee5 7a86 	vfma.f32	s15, s11, s12
 800bf74:	eb00 0e8e 	add.w	lr, r0, lr, lsl #2
 800bf78:	454b      	cmp	r3, r9
 800bf7a:	ed9e 6a00 	vldr	s12, [lr]
 800bf7e:	eee6 7a26 	vfma.f32	s15, s12, s13
 800bf82:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bf86:	d1a9      	bne.n	800bedc <forward_lite_dense_if32of32wf32_lut8+0x84>
 800bf88:	4643      	mov	r3, r8
 800bf8a:	2c00      	cmp	r4, #0
 800bf8c:	d07c      	beq.n	800c088 <forward_lite_dense_if32of32wf32_lut8+0x230>
 800bf8e:	f899 6000 	ldrb.w	r6, [r9]
 800bf92:	edd3 7a00 	vldr	s15, [r3]
 800bf96:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800bf9a:	edd6 6a00 	vldr	s13, [r6]
 800bf9e:	2c01      	cmp	r4, #1
 800bfa0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bfa4:	d045      	beq.n	800c032 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800bfa6:	f899 6001 	ldrb.w	r6, [r9, #1]
 800bfaa:	edd3 7a01 	vldr	s15, [r3, #4]
 800bfae:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800bfb2:	edd6 6a00 	vldr	s13, [r6]
 800bfb6:	2c02      	cmp	r4, #2
 800bfb8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bfbc:	d039      	beq.n	800c032 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800bfbe:	f899 6002 	ldrb.w	r6, [r9, #2]
 800bfc2:	edd3 7a02 	vldr	s15, [r3, #8]
 800bfc6:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800bfca:	edd6 6a00 	vldr	s13, [r6]
 800bfce:	2c03      	cmp	r4, #3
 800bfd0:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bfd4:	d02d      	beq.n	800c032 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800bfd6:	f899 6003 	ldrb.w	r6, [r9, #3]
 800bfda:	edd3 6a03 	vldr	s13, [r3, #12]
 800bfde:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800bfe2:	edd6 7a00 	vldr	s15, [r6]
 800bfe6:	2c04      	cmp	r4, #4
 800bfe8:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800bfec:	d021      	beq.n	800c032 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800bfee:	f899 6004 	ldrb.w	r6, [r9, #4]
 800bff2:	edd3 6a04 	vldr	s13, [r3, #16]
 800bff6:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800bffa:	edd6 7a00 	vldr	s15, [r6]
 800bffe:	2c05      	cmp	r4, #5
 800c000:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c004:	d015      	beq.n	800c032 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800c006:	f899 6005 	ldrb.w	r6, [r9, #5]
 800c00a:	edd3 6a05 	vldr	s13, [r3, #20]
 800c00e:	eb00 0686 	add.w	r6, r0, r6, lsl #2
 800c012:	edd6 7a00 	vldr	s15, [r6]
 800c016:	2c06      	cmp	r4, #6
 800c018:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c01c:	d009      	beq.n	800c032 <forward_lite_dense_if32of32wf32_lut8+0x1da>
 800c01e:	edd3 7a06 	vldr	s15, [r3, #24]
 800c022:	f899 3006 	ldrb.w	r3, [r9, #6]
 800c026:	eb00 0383 	add.w	r3, r0, r3, lsl #2
 800c02a:	edd3 6a00 	vldr	s13, [r3]
 800c02e:	eea6 7aa7 	vfma.f32	s14, s13, s15
 800c032:	eb09 0304 	add.w	r3, r9, r4
 800c036:	ecac 7a01 	vstmia	ip!, {s14}
 800c03a:	45e3      	cmp	fp, ip
 800c03c:	f63f af46 	bhi.w	800becc <forward_lite_dense_if32of32wf32_lut8+0x74>
 800c040:	e9dd 3900 	ldrd	r3, r9, [sp]
 800c044:	9e04      	ldr	r6, [sp, #16]
 800c046:	eb03 0e06 	add.w	lr, r3, r6
 800c04a:	bb1a      	cbnz	r2, 800c094 <forward_lite_dense_if32of32wf32_lut8+0x23c>
 800c04c:	9b03      	ldr	r3, [sp, #12]
 800c04e:	4573      	cmp	r3, lr
 800c050:	d933      	bls.n	800c0ba <forward_lite_dense_if32of32wf32_lut8+0x262>
 800c052:	9b00      	ldr	r3, [sp, #0]
 800c054:	459b      	cmp	fp, r3
 800c056:	4488      	add	r8, r1
 800c058:	440f      	add	r7, r1
 800c05a:	d942      	bls.n	800c0e2 <forward_lite_dense_if32of32wf32_lut8+0x28a>
 800c05c:	4673      	mov	r3, lr
 800c05e:	eb03 0b09 	add.w	fp, r3, r9
 800c062:	459b      	cmp	fp, r3
 800c064:	f8cd e000 	str.w	lr, [sp]
 800c068:	f1a7 0e20 	sub.w	lr, r7, #32
 800c06c:	f63f af2a 	bhi.w	800bec4 <forward_lite_dense_if32of32wf32_lut8+0x6c>
 800c070:	b97a      	cbnz	r2, 800c092 <forward_lite_dense_if32of32wf32_lut8+0x23a>
 800c072:	461d      	mov	r5, r3
 800c074:	9b03      	ldr	r3, [sp, #12]
 800c076:	42ab      	cmp	r3, r5
 800c078:	4649      	mov	r1, r9
 800c07a:	4693      	mov	fp, r2
 800c07c:	d91d      	bls.n	800c0ba <forward_lite_dense_if32of32wf32_lut8+0x262>
 800c07e:	9a13      	ldr	r2, [sp, #76]	@ 0x4c
 800c080:	4249      	negs	r1, r1
 800c082:	465b      	mov	r3, fp
 800c084:	b9e3      	cbnz	r3, 800c0c0 <forward_lite_dense_if32of32wf32_lut8+0x268>
 800c086:	e7fe      	b.n	800c086 <forward_lite_dense_if32of32wf32_lut8+0x22e>
 800c088:	464b      	mov	r3, r9
 800c08a:	e7d4      	b.n	800c036 <forward_lite_dense_if32of32wf32_lut8+0x1de>
 800c08c:	4699      	mov	r9, r3
 800c08e:	9b02      	ldr	r3, [sp, #8]
 800c090:	e77b      	b.n	800bf8a <forward_lite_dense_if32of32wf32_lut8+0x132>
 800c092:	469e      	mov	lr, r3
 800c094:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800c096:	2b00      	cmp	r3, #0
 800c098:	d0d8      	beq.n	800c04c <forward_lite_dense_if32of32wf32_lut8+0x1f4>
 800c09a:	ebae 0309 	sub.w	r3, lr, r9
 800c09e:	4616      	mov	r6, r2
 800c0a0:	edd3 7a00 	vldr	s15, [r3]
 800c0a4:	ecb6 7a01 	vldmia	r6!, {s14}
 800c0a8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c0ac:	ece3 7a01 	vstmia	r3!, {s15}
 800c0b0:	4573      	cmp	r3, lr
 800c0b2:	d1f5      	bne.n	800c0a0 <forward_lite_dense_if32of32wf32_lut8+0x248>
 800c0b4:	9b03      	ldr	r3, [sp, #12]
 800c0b6:	4573      	cmp	r3, lr
 800c0b8:	d8cb      	bhi.n	800c052 <forward_lite_dense_if32of32wf32_lut8+0x1fa>
 800c0ba:	b007      	add	sp, #28
 800c0bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c0c0:	2a00      	cmp	r2, #0
 800c0c2:	d0df      	beq.n	800c084 <forward_lite_dense_if32of32wf32_lut8+0x22c>
 800c0c4:	469b      	mov	fp, r3
 800c0c6:	4429      	add	r1, r5
 800c0c8:	460b      	mov	r3, r1
 800c0ca:	465a      	mov	r2, fp
 800c0cc:	ed93 7a00 	vldr	s14, [r3]
 800c0d0:	ecf2 7a01 	vldmia	r2!, {s15}
 800c0d4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800c0d8:	ece3 7a01 	vstmia	r3!, {s15}
 800c0dc:	42ab      	cmp	r3, r5
 800c0de:	d1f5      	bne.n	800c0cc <forward_lite_dense_if32of32wf32_lut8+0x274>
 800c0e0:	e7f2      	b.n	800c0c8 <forward_lite_dense_if32of32wf32_lut8+0x270>
 800c0e2:	4649      	mov	r1, r9
 800c0e4:	4693      	mov	fp, r2
 800c0e6:	4675      	mov	r5, lr
 800c0e8:	e7c9      	b.n	800c07e <forward_lite_dense_if32of32wf32_lut8+0x226>
 800c0ea:	bf00      	nop
 800c0ec:	00000000 	.word	0x00000000

0800c0f0 <forward_lite_nl_softmax_if32of32>:
 800c0f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c0f4:	b083      	sub	sp, #12
 800c0f6:	461f      	mov	r7, r3
 800c0f8:	f8dd 8030 	ldr.w	r8, [sp, #48]	@ 0x30
 800c0fc:	fbb2 f3f3 	udiv	r3, r2, r3
 800c100:	4543      	cmp	r3, r8
 800c102:	fbb3 f2f8 	udiv	r2, r3, r8
 800c106:	d322      	bcc.n	800c14e <forward_lite_nl_softmax_if32of32+0x5e>
 800c108:	fb08 f307 	mul.w	r3, r8, r7
 800c10c:	009b      	lsls	r3, r3, #2
 800c10e:	b1f7      	cbz	r7, 800c14e <forward_lite_nl_softmax_if32of32+0x5e>
 800c110:	9201      	str	r2, [sp, #4]
 800c112:	4681      	mov	r9, r0
 800c114:	f04f 0b00 	mov.w	fp, #0
 800c118:	460a      	mov	r2, r1
 800c11a:	469a      	mov	sl, r3
 800c11c:	4616      	mov	r6, r2
 800c11e:	464d      	mov	r5, r9
 800c120:	2400      	movs	r4, #0
 800c122:	9200      	str	r2, [sp, #0]
 800c124:	4631      	mov	r1, r6
 800c126:	4628      	mov	r0, r5
 800c128:	463b      	mov	r3, r7
 800c12a:	3401      	adds	r4, #1
 800c12c:	4642      	mov	r2, r8
 800c12e:	f7ff fb2b 	bl	800b788 <forward_lite_nl_softmax_if32of32_kernel>
 800c132:	42a7      	cmp	r7, r4
 800c134:	f106 0604 	add.w	r6, r6, #4
 800c138:	f105 0504 	add.w	r5, r5, #4
 800c13c:	d1f2      	bne.n	800c124 <forward_lite_nl_softmax_if32of32+0x34>
 800c13e:	9b01      	ldr	r3, [sp, #4]
 800c140:	9a00      	ldr	r2, [sp, #0]
 800c142:	f10b 0b01 	add.w	fp, fp, #1
 800c146:	455b      	cmp	r3, fp
 800c148:	4452      	add	r2, sl
 800c14a:	44d1      	add	r9, sl
 800c14c:	d8e6      	bhi.n	800c11c <forward_lite_nl_softmax_if32of32+0x2c>
 800c14e:	b003      	add	sp, #12
 800c150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800c154 <st_int8_copy>:
 800c154:	4288      	cmp	r0, r1
 800c156:	d021      	beq.n	800c19c <st_int8_copy+0x48>
 800c158:	b302      	cbz	r2, 800c19c <st_int8_copy+0x48>
 800c15a:	4288      	cmp	r0, r1
 800c15c:	d313      	bcc.n	800c186 <st_int8_copy+0x32>
 800c15e:	2a03      	cmp	r2, #3
 800c160:	d81d      	bhi.n	800c19e <st_int8_copy+0x4a>
 800c162:	3a01      	subs	r2, #1
 800c164:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c168:	f801 3b01 	strb.w	r3, [r1], #1
 800c16c:	b1b2      	cbz	r2, 800c19c <st_int8_copy+0x48>
 800c16e:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c172:	f801 3b01 	strb.w	r3, [r1], #1
 800c176:	2a01      	cmp	r2, #1
 800c178:	f000 8088 	beq.w	800c28c <st_int8_copy+0x138>
 800c17c:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c180:	f801 3b01 	strb.w	r3, [r1], #1
 800c184:	4770      	bx	lr
 800c186:	1883      	adds	r3, r0, r2
 800c188:	428b      	cmp	r3, r1
 800c18a:	d9e8      	bls.n	800c15e <st_int8_copy+0xa>
 800c18c:	440a      	add	r2, r1
 800c18e:	f913 1d01 	ldrsb.w	r1, [r3, #-1]!
 800c192:	f802 1d01 	strb.w	r1, [r2, #-1]!
 800c196:	4298      	cmp	r0, r3
 800c198:	d1f9      	bne.n	800c18e <st_int8_copy+0x3a>
 800c19a:	4770      	bx	lr
 800c19c:	4770      	bx	lr
 800c19e:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800c1a2:	f001 0e03 	and.w	lr, r1, #3
 800c1a6:	f1ce 0304 	rsb	r3, lr, #4
 800c1aa:	eba2 0c03 	sub.w	ip, r2, r3
 800c1ae:	f000 0803 	and.w	r8, r0, #3
 800c1b2:	f1ce 0203 	rsb	r2, lr, #3
 800c1b6:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c1ba:	f801 3b01 	strb.w	r3, [r1], #1
 800c1be:	b182      	cbz	r2, 800c1e2 <st_int8_copy+0x8e>
 800c1c0:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c1c4:	f801 3b01 	strb.w	r3, [r1], #1
 800c1c8:	2a01      	cmp	r2, #1
 800c1ca:	d00a      	beq.n	800c1e2 <st_int8_copy+0x8e>
 800c1cc:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c1d0:	f801 3b01 	strb.w	r3, [r1], #1
 800c1d4:	f1be 0f01 	cmp.w	lr, #1
 800c1d8:	d003      	beq.n	800c1e2 <st_int8_copy+0x8e>
 800c1da:	f810 3b01 	ldrb.w	r3, [r0], #1
 800c1de:	f801 3b01 	strb.w	r3, [r1], #1
 800c1e2:	45c6      	cmp	lr, r8
 800c1e4:	d02a      	beq.n	800c23c <st_int8_copy+0xe8>
 800c1e6:	ea5f 121c 	movs.w	r2, ip, lsr #4
 800c1ea:	d00a      	beq.n	800c202 <st_int8_copy+0xae>
 800c1ec:	f850 3b04 	ldr.w	r3, [r0], #4
 800c1f0:	f850 4b04 	ldr.w	r4, [r0], #4
 800c1f4:	f850 5b04 	ldr.w	r5, [r0], #4
 800c1f8:	f850 6b04 	ldr.w	r6, [r0], #4
 800c1fc:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800c1fe:	3a01      	subs	r2, #1
 800c200:	d1f4      	bne.n	800c1ec <st_int8_copy+0x98>
 800c202:	f01c 0f08 	tst.w	ip, #8
 800c206:	d004      	beq.n	800c212 <st_int8_copy+0xbe>
 800c208:	f850 3b04 	ldr.w	r3, [r0], #4
 800c20c:	f850 4b04 	ldr.w	r4, [r0], #4
 800c210:	c118      	stmia	r1!, {r3, r4}
 800c212:	f01c 0f04 	tst.w	ip, #4
 800c216:	d003      	beq.n	800c220 <st_int8_copy+0xcc>
 800c218:	f850 3b04 	ldr.w	r3, [r0], #4
 800c21c:	f841 3b04 	str.w	r3, [r1], #4
 800c220:	f01c 0f02 	tst.w	ip, #2
 800c224:	d003      	beq.n	800c22e <st_int8_copy+0xda>
 800c226:	f830 3b02 	ldrh.w	r3, [r0], #2
 800c22a:	f821 3b02 	strh.w	r3, [r1], #2
 800c22e:	f01c 0f01 	tst.w	ip, #1
 800c232:	d001      	beq.n	800c238 <st_int8_copy+0xe4>
 800c234:	7803      	ldrb	r3, [r0, #0]
 800c236:	700b      	strb	r3, [r1, #0]
 800c238:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800c23c:	ea5f 199c 	movs.w	r9, ip, lsr #6
 800c240:	d00e      	beq.n	800c260 <st_int8_copy+0x10c>
 800c242:	4688      	mov	r8, r1
 800c244:	4686      	mov	lr, r0
 800c246:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c24a:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c24e:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c252:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c256:	f1b9 0901 	subs.w	r9, r9, #1
 800c25a:	4641      	mov	r1, r8
 800c25c:	4670      	mov	r0, lr
 800c25e:	d1f0      	bne.n	800c242 <st_int8_copy+0xee>
 800c260:	f01c 0f20 	tst.w	ip, #32
 800c264:	d007      	beq.n	800c276 <st_int8_copy+0x122>
 800c266:	4688      	mov	r8, r1
 800c268:	4686      	mov	lr, r0
 800c26a:	e8be 00ff 	ldmia.w	lr!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c26e:	e8a8 00ff 	stmia.w	r8!, {r0, r1, r2, r3, r4, r5, r6, r7}
 800c272:	4641      	mov	r1, r8
 800c274:	4670      	mov	r0, lr
 800c276:	f01c 0f10 	tst.w	ip, #16
 800c27a:	d001      	beq.n	800c280 <st_int8_copy+0x12c>
 800c27c:	c878      	ldmia	r0!, {r3, r4, r5, r6}
 800c27e:	c178      	stmia	r1!, {r3, r4, r5, r6}
 800c280:	f01c 0f08 	tst.w	ip, #8
 800c284:	d0c5      	beq.n	800c212 <st_int8_copy+0xbe>
 800c286:	c818      	ldmia	r0!, {r3, r4}
 800c288:	c118      	stmia	r1!, {r3, r4}
 800c28a:	e7c2      	b.n	800c212 <st_int8_copy+0xbe>
 800c28c:	4770      	bx	lr
 800c28e:	bf00      	nop

0800c290 <ai_array_to_buffer_fmt>:
 800c290:	f3c0 4343 	ubfx	r3, r0, #17, #4
 800c294:	2b02      	cmp	r3, #2
 800c296:	d055      	beq.n	800c344 <ai_array_to_buffer_fmt+0xb4>
 800c298:	4a2d      	ldr	r2, [pc, #180]	@ (800c350 <ai_array_to_buffer_fmt+0xc0>)
 800c29a:	f020 437e 	bic.w	r3, r0, #4261412864	@ 0xfe000000
 800c29e:	4293      	cmp	r3, r2
 800c2a0:	d010      	beq.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c2a2:	dc21      	bgt.n	800c2e8 <ai_array_to_buffer_fmt+0x58>
 800c2a4:	4a2b      	ldr	r2, [pc, #172]	@ (800c354 <ai_array_to_buffer_fmt+0xc4>)
 800c2a6:	4293      	cmp	r3, r2
 800c2a8:	d00c      	beq.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c2aa:	dd0f      	ble.n	800c2cc <ai_array_to_buffer_fmt+0x3c>
 800c2ac:	4a2a      	ldr	r2, [pc, #168]	@ (800c358 <ai_array_to_buffer_fmt+0xc8>)
 800c2ae:	4293      	cmp	r3, r2
 800c2b0:	d008      	beq.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c2b2:	f502 32fa 	add.w	r2, r2, #128000	@ 0x1f400
 800c2b6:	4293      	cmp	r3, r2
 800c2b8:	d004      	beq.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c2ba:	4a28      	ldr	r2, [pc, #160]	@ (800c35c <ai_array_to_buffer_fmt+0xcc>)
 800c2bc:	4293      	cmp	r3, r2
 800c2be:	bf0c      	ite	eq
 800c2c0:	4613      	moveq	r3, r2
 800c2c2:	2340      	movne	r3, #64	@ 0x40
 800c2c4:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800c2c8:	4318      	orrs	r0, r3
 800c2ca:	4770      	bx	lr
 800c2cc:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800c2d0:	4293      	cmp	r3, r2
 800c2d2:	d0f7      	beq.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c2d4:	dd2c      	ble.n	800c330 <ai_array_to_buffer_fmt+0xa0>
 800c2d6:	4a22      	ldr	r2, [pc, #136]	@ (800c360 <ai_array_to_buffer_fmt+0xd0>)
 800c2d8:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800c2dc:	4293      	cmp	r3, r2
 800c2de:	bf0c      	ite	eq
 800c2e0:	4613      	moveq	r3, r2
 800c2e2:	2340      	movne	r3, #64	@ 0x40
 800c2e4:	4318      	orrs	r0, r3
 800c2e6:	4770      	bx	lr
 800c2e8:	4a1e      	ldr	r2, [pc, #120]	@ (800c364 <ai_array_to_buffer_fmt+0xd4>)
 800c2ea:	4293      	cmp	r3, r2
 800c2ec:	d0ea      	beq.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c2ee:	dd10      	ble.n	800c312 <ai_array_to_buffer_fmt+0x82>
 800c2f0:	4a1d      	ldr	r2, [pc, #116]	@ (800c368 <ai_array_to_buffer_fmt+0xd8>)
 800c2f2:	4293      	cmp	r3, r2
 800c2f4:	d0e6      	beq.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c2f6:	f202 72f1 	addw	r2, r2, #2033	@ 0x7f1
 800c2fa:	4293      	cmp	r3, r2
 800c2fc:	d0e2      	beq.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c2fe:	f5a2 6200 	sub.w	r2, r2, #2048	@ 0x800
 800c302:	4293      	cmp	r3, r2
 800c304:	bf0c      	ite	eq
 800c306:	4613      	moveq	r3, r2
 800c308:	2340      	movne	r3, #64	@ 0x40
 800c30a:	f000 40d0 	and.w	r0, r0, #1744830464	@ 0x68000000
 800c30e:	4318      	orrs	r0, r3
 800c310:	4770      	bx	lr
 800c312:	f2a2 3287 	subw	r2, r2, #903	@ 0x387
 800c316:	4293      	cmp	r3, r2
 800c318:	d0d4      	beq.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c31a:	f502 7260 	add.w	r2, r2, #896	@ 0x380
 800c31e:	4293      	cmp	r3, r2
 800c320:	d0d0      	beq.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c322:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800c326:	4293      	cmp	r3, r2
 800c328:	bf0c      	ite	eq
 800c32a:	4613      	moveq	r3, r2
 800c32c:	2340      	movne	r3, #64	@ 0x40
 800c32e:	e7c9      	b.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c330:	f5a2 6280 	sub.w	r2, r2, #1024	@ 0x400
 800c334:	4293      	cmp	r3, r2
 800c336:	d0c5      	beq.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c338:	3280      	adds	r2, #128	@ 0x80
 800c33a:	4293      	cmp	r3, r2
 800c33c:	bf0c      	ite	eq
 800c33e:	4613      	moveq	r3, r2
 800c340:	2340      	movne	r3, #64	@ 0x40
 800c342:	e7bf      	b.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c344:	4b09      	ldr	r3, [pc, #36]	@ (800c36c <ai_array_to_buffer_fmt+0xdc>)
 800c346:	4003      	ands	r3, r0
 800c348:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800c34c:	e7ba      	b.n	800c2c4 <ai_array_to_buffer_fmt+0x34>
 800c34e:	bf00      	nop
 800c350:	00821040 	.word	0x00821040
 800c354:	00040840 	.word	0x00040840
 800c358:	00041040 	.word	0x00041040
 800c35c:	0004084f 	.word	0x0004084f
 800c360:	00040447 	.word	0x00040447
 800c364:	00840447 	.word	0x00840447
 800c368:	0084084f 	.word	0x0084084f
 800c36c:	00803fff 	.word	0x00803fff

0800c370 <ai_array_get_data_byte_size>:
 800c370:	b169      	cbz	r1, 800c38e <ai_array_get_data_byte_size+0x1e>
 800c372:	f3c0 13c6 	ubfx	r3, r0, #7, #7
 800c376:	fb01 f303 	mul.w	r3, r1, r3
 800c37a:	3307      	adds	r3, #7
 800c37c:	f023 0307 	bic.w	r3, r3, #7
 800c380:	f3c0 5041 	ubfx	r0, r0, #21, #2
 800c384:	fa23 f000 	lsr.w	r0, r3, r0
 800c388:	3007      	adds	r0, #7
 800c38a:	08c0      	lsrs	r0, r0, #3
 800c38c:	4770      	bx	lr
 800c38e:	4608      	mov	r0, r1
 800c390:	4770      	bx	lr
 800c392:	bf00      	nop

0800c394 <ai_version_get>:
 800c394:	0212      	lsls	r2, r2, #8
 800c396:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800c39a:	ea42 6000 	orr.w	r0, r2, r0, lsl #24
 800c39e:	4770      	bx	lr

0800c3a0 <get_tensor_byte_size>:
 800c3a0:	b410      	push	{r4}
 800c3a2:	6983      	ldr	r3, [r0, #24]
 800c3a4:	68c4      	ldr	r4, [r0, #12]
 800c3a6:	6941      	ldr	r1, [r0, #20]
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	68e0      	ldr	r0, [r4, #12]
 800c3ac:	4a07      	ldr	r2, [pc, #28]	@ (800c3cc <get_tensor_byte_size+0x2c>)
 800c3ae:	68c9      	ldr	r1, [r1, #12]
 800c3b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c3b4:	f023 437e 	bic.w	r3, r3, #4261412864	@ 0xfe000000
 800c3b8:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800c3bc:	fb01 f000 	mul.w	r0, r1, r0
 800c3c0:	4293      	cmp	r3, r2
 800c3c2:	bf04      	itt	eq
 800c3c4:	3007      	addeq	r0, #7
 800c3c6:	08c0      	lsreq	r0, r0, #3
 800c3c8:	4770      	bx	lr
 800c3ca:	bf00      	nop
 800c3cc:	000400c0 	.word	0x000400c0

0800c3d0 <malloc>:
 800c3d0:	4b02      	ldr	r3, [pc, #8]	@ (800c3dc <malloc+0xc>)
 800c3d2:	4601      	mov	r1, r0
 800c3d4:	6818      	ldr	r0, [r3, #0]
 800c3d6:	f000 b825 	b.w	800c424 <_malloc_r>
 800c3da:	bf00      	nop
 800c3dc:	200007e4 	.word	0x200007e4

0800c3e0 <sbrk_aligned>:
 800c3e0:	b570      	push	{r4, r5, r6, lr}
 800c3e2:	4e0f      	ldr	r6, [pc, #60]	@ (800c420 <sbrk_aligned+0x40>)
 800c3e4:	460c      	mov	r4, r1
 800c3e6:	6831      	ldr	r1, [r6, #0]
 800c3e8:	4605      	mov	r5, r0
 800c3ea:	b911      	cbnz	r1, 800c3f2 <sbrk_aligned+0x12>
 800c3ec:	f000 ff84 	bl	800d2f8 <_sbrk_r>
 800c3f0:	6030      	str	r0, [r6, #0]
 800c3f2:	4621      	mov	r1, r4
 800c3f4:	4628      	mov	r0, r5
 800c3f6:	f000 ff7f 	bl	800d2f8 <_sbrk_r>
 800c3fa:	1c43      	adds	r3, r0, #1
 800c3fc:	d103      	bne.n	800c406 <sbrk_aligned+0x26>
 800c3fe:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c402:	4620      	mov	r0, r4
 800c404:	bd70      	pop	{r4, r5, r6, pc}
 800c406:	1cc4      	adds	r4, r0, #3
 800c408:	f024 0403 	bic.w	r4, r4, #3
 800c40c:	42a0      	cmp	r0, r4
 800c40e:	d0f8      	beq.n	800c402 <sbrk_aligned+0x22>
 800c410:	1a21      	subs	r1, r4, r0
 800c412:	4628      	mov	r0, r5
 800c414:	f000 ff70 	bl	800d2f8 <_sbrk_r>
 800c418:	3001      	adds	r0, #1
 800c41a:	d1f2      	bne.n	800c402 <sbrk_aligned+0x22>
 800c41c:	e7ef      	b.n	800c3fe <sbrk_aligned+0x1e>
 800c41e:	bf00      	nop
 800c420:	200022dc 	.word	0x200022dc

0800c424 <_malloc_r>:
 800c424:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c428:	1ccd      	adds	r5, r1, #3
 800c42a:	f025 0503 	bic.w	r5, r5, #3
 800c42e:	3508      	adds	r5, #8
 800c430:	2d0c      	cmp	r5, #12
 800c432:	bf38      	it	cc
 800c434:	250c      	movcc	r5, #12
 800c436:	2d00      	cmp	r5, #0
 800c438:	4606      	mov	r6, r0
 800c43a:	db01      	blt.n	800c440 <_malloc_r+0x1c>
 800c43c:	42a9      	cmp	r1, r5
 800c43e:	d904      	bls.n	800c44a <_malloc_r+0x26>
 800c440:	230c      	movs	r3, #12
 800c442:	6033      	str	r3, [r6, #0]
 800c444:	2000      	movs	r0, #0
 800c446:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c44a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c520 <_malloc_r+0xfc>
 800c44e:	f000 f869 	bl	800c524 <__malloc_lock>
 800c452:	f8d8 3000 	ldr.w	r3, [r8]
 800c456:	461c      	mov	r4, r3
 800c458:	bb44      	cbnz	r4, 800c4ac <_malloc_r+0x88>
 800c45a:	4629      	mov	r1, r5
 800c45c:	4630      	mov	r0, r6
 800c45e:	f7ff ffbf 	bl	800c3e0 <sbrk_aligned>
 800c462:	1c43      	adds	r3, r0, #1
 800c464:	4604      	mov	r4, r0
 800c466:	d158      	bne.n	800c51a <_malloc_r+0xf6>
 800c468:	f8d8 4000 	ldr.w	r4, [r8]
 800c46c:	4627      	mov	r7, r4
 800c46e:	2f00      	cmp	r7, #0
 800c470:	d143      	bne.n	800c4fa <_malloc_r+0xd6>
 800c472:	2c00      	cmp	r4, #0
 800c474:	d04b      	beq.n	800c50e <_malloc_r+0xea>
 800c476:	6823      	ldr	r3, [r4, #0]
 800c478:	4639      	mov	r1, r7
 800c47a:	4630      	mov	r0, r6
 800c47c:	eb04 0903 	add.w	r9, r4, r3
 800c480:	f000 ff3a 	bl	800d2f8 <_sbrk_r>
 800c484:	4581      	cmp	r9, r0
 800c486:	d142      	bne.n	800c50e <_malloc_r+0xea>
 800c488:	6821      	ldr	r1, [r4, #0]
 800c48a:	1a6d      	subs	r5, r5, r1
 800c48c:	4629      	mov	r1, r5
 800c48e:	4630      	mov	r0, r6
 800c490:	f7ff ffa6 	bl	800c3e0 <sbrk_aligned>
 800c494:	3001      	adds	r0, #1
 800c496:	d03a      	beq.n	800c50e <_malloc_r+0xea>
 800c498:	6823      	ldr	r3, [r4, #0]
 800c49a:	442b      	add	r3, r5
 800c49c:	6023      	str	r3, [r4, #0]
 800c49e:	f8d8 3000 	ldr.w	r3, [r8]
 800c4a2:	685a      	ldr	r2, [r3, #4]
 800c4a4:	bb62      	cbnz	r2, 800c500 <_malloc_r+0xdc>
 800c4a6:	f8c8 7000 	str.w	r7, [r8]
 800c4aa:	e00f      	b.n	800c4cc <_malloc_r+0xa8>
 800c4ac:	6822      	ldr	r2, [r4, #0]
 800c4ae:	1b52      	subs	r2, r2, r5
 800c4b0:	d420      	bmi.n	800c4f4 <_malloc_r+0xd0>
 800c4b2:	2a0b      	cmp	r2, #11
 800c4b4:	d917      	bls.n	800c4e6 <_malloc_r+0xc2>
 800c4b6:	1961      	adds	r1, r4, r5
 800c4b8:	42a3      	cmp	r3, r4
 800c4ba:	6025      	str	r5, [r4, #0]
 800c4bc:	bf18      	it	ne
 800c4be:	6059      	strne	r1, [r3, #4]
 800c4c0:	6863      	ldr	r3, [r4, #4]
 800c4c2:	bf08      	it	eq
 800c4c4:	f8c8 1000 	streq.w	r1, [r8]
 800c4c8:	5162      	str	r2, [r4, r5]
 800c4ca:	604b      	str	r3, [r1, #4]
 800c4cc:	4630      	mov	r0, r6
 800c4ce:	f000 f82f 	bl	800c530 <__malloc_unlock>
 800c4d2:	f104 000b 	add.w	r0, r4, #11
 800c4d6:	1d23      	adds	r3, r4, #4
 800c4d8:	f020 0007 	bic.w	r0, r0, #7
 800c4dc:	1ac2      	subs	r2, r0, r3
 800c4de:	bf1c      	itt	ne
 800c4e0:	1a1b      	subne	r3, r3, r0
 800c4e2:	50a3      	strne	r3, [r4, r2]
 800c4e4:	e7af      	b.n	800c446 <_malloc_r+0x22>
 800c4e6:	6862      	ldr	r2, [r4, #4]
 800c4e8:	42a3      	cmp	r3, r4
 800c4ea:	bf0c      	ite	eq
 800c4ec:	f8c8 2000 	streq.w	r2, [r8]
 800c4f0:	605a      	strne	r2, [r3, #4]
 800c4f2:	e7eb      	b.n	800c4cc <_malloc_r+0xa8>
 800c4f4:	4623      	mov	r3, r4
 800c4f6:	6864      	ldr	r4, [r4, #4]
 800c4f8:	e7ae      	b.n	800c458 <_malloc_r+0x34>
 800c4fa:	463c      	mov	r4, r7
 800c4fc:	687f      	ldr	r7, [r7, #4]
 800c4fe:	e7b6      	b.n	800c46e <_malloc_r+0x4a>
 800c500:	461a      	mov	r2, r3
 800c502:	685b      	ldr	r3, [r3, #4]
 800c504:	42a3      	cmp	r3, r4
 800c506:	d1fb      	bne.n	800c500 <_malloc_r+0xdc>
 800c508:	2300      	movs	r3, #0
 800c50a:	6053      	str	r3, [r2, #4]
 800c50c:	e7de      	b.n	800c4cc <_malloc_r+0xa8>
 800c50e:	230c      	movs	r3, #12
 800c510:	6033      	str	r3, [r6, #0]
 800c512:	4630      	mov	r0, r6
 800c514:	f000 f80c 	bl	800c530 <__malloc_unlock>
 800c518:	e794      	b.n	800c444 <_malloc_r+0x20>
 800c51a:	6005      	str	r5, [r0, #0]
 800c51c:	e7d6      	b.n	800c4cc <_malloc_r+0xa8>
 800c51e:	bf00      	nop
 800c520:	200022e0 	.word	0x200022e0

0800c524 <__malloc_lock>:
 800c524:	4801      	ldr	r0, [pc, #4]	@ (800c52c <__malloc_lock+0x8>)
 800c526:	f000 bf34 	b.w	800d392 <__retarget_lock_acquire_recursive>
 800c52a:	bf00      	nop
 800c52c:	20002424 	.word	0x20002424

0800c530 <__malloc_unlock>:
 800c530:	4801      	ldr	r0, [pc, #4]	@ (800c538 <__malloc_unlock+0x8>)
 800c532:	f000 bf2f 	b.w	800d394 <__retarget_lock_release_recursive>
 800c536:	bf00      	nop
 800c538:	20002424 	.word	0x20002424

0800c53c <rand>:
 800c53c:	4b16      	ldr	r3, [pc, #88]	@ (800c598 <rand+0x5c>)
 800c53e:	b510      	push	{r4, lr}
 800c540:	681c      	ldr	r4, [r3, #0]
 800c542:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800c544:	b9b3      	cbnz	r3, 800c574 <rand+0x38>
 800c546:	2018      	movs	r0, #24
 800c548:	f7ff ff42 	bl	800c3d0 <malloc>
 800c54c:	4602      	mov	r2, r0
 800c54e:	6320      	str	r0, [r4, #48]	@ 0x30
 800c550:	b920      	cbnz	r0, 800c55c <rand+0x20>
 800c552:	4b12      	ldr	r3, [pc, #72]	@ (800c59c <rand+0x60>)
 800c554:	4812      	ldr	r0, [pc, #72]	@ (800c5a0 <rand+0x64>)
 800c556:	2152      	movs	r1, #82	@ 0x52
 800c558:	f000 ff2c 	bl	800d3b4 <__assert_func>
 800c55c:	4911      	ldr	r1, [pc, #68]	@ (800c5a4 <rand+0x68>)
 800c55e:	4b12      	ldr	r3, [pc, #72]	@ (800c5a8 <rand+0x6c>)
 800c560:	e9c0 1300 	strd	r1, r3, [r0]
 800c564:	4b11      	ldr	r3, [pc, #68]	@ (800c5ac <rand+0x70>)
 800c566:	6083      	str	r3, [r0, #8]
 800c568:	230b      	movs	r3, #11
 800c56a:	8183      	strh	r3, [r0, #12]
 800c56c:	2100      	movs	r1, #0
 800c56e:	2001      	movs	r0, #1
 800c570:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800c574:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800c576:	480e      	ldr	r0, [pc, #56]	@ (800c5b0 <rand+0x74>)
 800c578:	690b      	ldr	r3, [r1, #16]
 800c57a:	694c      	ldr	r4, [r1, #20]
 800c57c:	4a0d      	ldr	r2, [pc, #52]	@ (800c5b4 <rand+0x78>)
 800c57e:	4358      	muls	r0, r3
 800c580:	fb02 0004 	mla	r0, r2, r4, r0
 800c584:	fba3 3202 	umull	r3, r2, r3, r2
 800c588:	3301      	adds	r3, #1
 800c58a:	eb40 0002 	adc.w	r0, r0, r2
 800c58e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800c592:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800c596:	bd10      	pop	{r4, pc}
 800c598:	200007e4 	.word	0x200007e4
 800c59c:	08010970 	.word	0x08010970
 800c5a0:	08010987 	.word	0x08010987
 800c5a4:	abcd330e 	.word	0xabcd330e
 800c5a8:	e66d1234 	.word	0xe66d1234
 800c5ac:	0005deec 	.word	0x0005deec
 800c5b0:	5851f42d 	.word	0x5851f42d
 800c5b4:	4c957f2d 	.word	0x4c957f2d

0800c5b8 <__cvt>:
 800c5b8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c5bc:	ec57 6b10 	vmov	r6, r7, d0
 800c5c0:	2f00      	cmp	r7, #0
 800c5c2:	460c      	mov	r4, r1
 800c5c4:	4619      	mov	r1, r3
 800c5c6:	463b      	mov	r3, r7
 800c5c8:	bfbb      	ittet	lt
 800c5ca:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800c5ce:	461f      	movlt	r7, r3
 800c5d0:	2300      	movge	r3, #0
 800c5d2:	232d      	movlt	r3, #45	@ 0x2d
 800c5d4:	700b      	strb	r3, [r1, #0]
 800c5d6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c5d8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800c5dc:	4691      	mov	r9, r2
 800c5de:	f023 0820 	bic.w	r8, r3, #32
 800c5e2:	bfbc      	itt	lt
 800c5e4:	4632      	movlt	r2, r6
 800c5e6:	4616      	movlt	r6, r2
 800c5e8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c5ec:	d005      	beq.n	800c5fa <__cvt+0x42>
 800c5ee:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800c5f2:	d100      	bne.n	800c5f6 <__cvt+0x3e>
 800c5f4:	3401      	adds	r4, #1
 800c5f6:	2102      	movs	r1, #2
 800c5f8:	e000      	b.n	800c5fc <__cvt+0x44>
 800c5fa:	2103      	movs	r1, #3
 800c5fc:	ab03      	add	r3, sp, #12
 800c5fe:	9301      	str	r3, [sp, #4]
 800c600:	ab02      	add	r3, sp, #8
 800c602:	9300      	str	r3, [sp, #0]
 800c604:	ec47 6b10 	vmov	d0, r6, r7
 800c608:	4653      	mov	r3, sl
 800c60a:	4622      	mov	r2, r4
 800c60c:	f000 ff78 	bl	800d500 <_dtoa_r>
 800c610:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800c614:	4605      	mov	r5, r0
 800c616:	d119      	bne.n	800c64c <__cvt+0x94>
 800c618:	f019 0f01 	tst.w	r9, #1
 800c61c:	d00e      	beq.n	800c63c <__cvt+0x84>
 800c61e:	eb00 0904 	add.w	r9, r0, r4
 800c622:	2200      	movs	r2, #0
 800c624:	2300      	movs	r3, #0
 800c626:	4630      	mov	r0, r6
 800c628:	4639      	mov	r1, r7
 800c62a:	f7f4 fa4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800c62e:	b108      	cbz	r0, 800c634 <__cvt+0x7c>
 800c630:	f8cd 900c 	str.w	r9, [sp, #12]
 800c634:	2230      	movs	r2, #48	@ 0x30
 800c636:	9b03      	ldr	r3, [sp, #12]
 800c638:	454b      	cmp	r3, r9
 800c63a:	d31e      	bcc.n	800c67a <__cvt+0xc2>
 800c63c:	9b03      	ldr	r3, [sp, #12]
 800c63e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800c640:	1b5b      	subs	r3, r3, r5
 800c642:	4628      	mov	r0, r5
 800c644:	6013      	str	r3, [r2, #0]
 800c646:	b004      	add	sp, #16
 800c648:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c64c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800c650:	eb00 0904 	add.w	r9, r0, r4
 800c654:	d1e5      	bne.n	800c622 <__cvt+0x6a>
 800c656:	7803      	ldrb	r3, [r0, #0]
 800c658:	2b30      	cmp	r3, #48	@ 0x30
 800c65a:	d10a      	bne.n	800c672 <__cvt+0xba>
 800c65c:	2200      	movs	r2, #0
 800c65e:	2300      	movs	r3, #0
 800c660:	4630      	mov	r0, r6
 800c662:	4639      	mov	r1, r7
 800c664:	f7f4 fa30 	bl	8000ac8 <__aeabi_dcmpeq>
 800c668:	b918      	cbnz	r0, 800c672 <__cvt+0xba>
 800c66a:	f1c4 0401 	rsb	r4, r4, #1
 800c66e:	f8ca 4000 	str.w	r4, [sl]
 800c672:	f8da 3000 	ldr.w	r3, [sl]
 800c676:	4499      	add	r9, r3
 800c678:	e7d3      	b.n	800c622 <__cvt+0x6a>
 800c67a:	1c59      	adds	r1, r3, #1
 800c67c:	9103      	str	r1, [sp, #12]
 800c67e:	701a      	strb	r2, [r3, #0]
 800c680:	e7d9      	b.n	800c636 <__cvt+0x7e>

0800c682 <__exponent>:
 800c682:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c684:	2900      	cmp	r1, #0
 800c686:	bfba      	itte	lt
 800c688:	4249      	neglt	r1, r1
 800c68a:	232d      	movlt	r3, #45	@ 0x2d
 800c68c:	232b      	movge	r3, #43	@ 0x2b
 800c68e:	2909      	cmp	r1, #9
 800c690:	7002      	strb	r2, [r0, #0]
 800c692:	7043      	strb	r3, [r0, #1]
 800c694:	dd29      	ble.n	800c6ea <__exponent+0x68>
 800c696:	f10d 0307 	add.w	r3, sp, #7
 800c69a:	461d      	mov	r5, r3
 800c69c:	270a      	movs	r7, #10
 800c69e:	461a      	mov	r2, r3
 800c6a0:	fbb1 f6f7 	udiv	r6, r1, r7
 800c6a4:	fb07 1416 	mls	r4, r7, r6, r1
 800c6a8:	3430      	adds	r4, #48	@ 0x30
 800c6aa:	f802 4c01 	strb.w	r4, [r2, #-1]
 800c6ae:	460c      	mov	r4, r1
 800c6b0:	2c63      	cmp	r4, #99	@ 0x63
 800c6b2:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800c6b6:	4631      	mov	r1, r6
 800c6b8:	dcf1      	bgt.n	800c69e <__exponent+0x1c>
 800c6ba:	3130      	adds	r1, #48	@ 0x30
 800c6bc:	1e94      	subs	r4, r2, #2
 800c6be:	f803 1c01 	strb.w	r1, [r3, #-1]
 800c6c2:	1c41      	adds	r1, r0, #1
 800c6c4:	4623      	mov	r3, r4
 800c6c6:	42ab      	cmp	r3, r5
 800c6c8:	d30a      	bcc.n	800c6e0 <__exponent+0x5e>
 800c6ca:	f10d 0309 	add.w	r3, sp, #9
 800c6ce:	1a9b      	subs	r3, r3, r2
 800c6d0:	42ac      	cmp	r4, r5
 800c6d2:	bf88      	it	hi
 800c6d4:	2300      	movhi	r3, #0
 800c6d6:	3302      	adds	r3, #2
 800c6d8:	4403      	add	r3, r0
 800c6da:	1a18      	subs	r0, r3, r0
 800c6dc:	b003      	add	sp, #12
 800c6de:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c6e0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800c6e4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800c6e8:	e7ed      	b.n	800c6c6 <__exponent+0x44>
 800c6ea:	2330      	movs	r3, #48	@ 0x30
 800c6ec:	3130      	adds	r1, #48	@ 0x30
 800c6ee:	7083      	strb	r3, [r0, #2]
 800c6f0:	70c1      	strb	r1, [r0, #3]
 800c6f2:	1d03      	adds	r3, r0, #4
 800c6f4:	e7f1      	b.n	800c6da <__exponent+0x58>
	...

0800c6f8 <_printf_float>:
 800c6f8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c6fc:	b08d      	sub	sp, #52	@ 0x34
 800c6fe:	460c      	mov	r4, r1
 800c700:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800c704:	4616      	mov	r6, r2
 800c706:	461f      	mov	r7, r3
 800c708:	4605      	mov	r5, r0
 800c70a:	f000 fdbd 	bl	800d288 <_localeconv_r>
 800c70e:	6803      	ldr	r3, [r0, #0]
 800c710:	9304      	str	r3, [sp, #16]
 800c712:	4618      	mov	r0, r3
 800c714:	f7f3 fdac 	bl	8000270 <strlen>
 800c718:	2300      	movs	r3, #0
 800c71a:	930a      	str	r3, [sp, #40]	@ 0x28
 800c71c:	f8d8 3000 	ldr.w	r3, [r8]
 800c720:	9005      	str	r0, [sp, #20]
 800c722:	3307      	adds	r3, #7
 800c724:	f023 0307 	bic.w	r3, r3, #7
 800c728:	f103 0208 	add.w	r2, r3, #8
 800c72c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800c730:	f8d4 b000 	ldr.w	fp, [r4]
 800c734:	f8c8 2000 	str.w	r2, [r8]
 800c738:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c73c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800c740:	9307      	str	r3, [sp, #28]
 800c742:	f8cd 8018 	str.w	r8, [sp, #24]
 800c746:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800c74a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c74e:	4b9c      	ldr	r3, [pc, #624]	@ (800c9c0 <_printf_float+0x2c8>)
 800c750:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c754:	f7f4 f9ea 	bl	8000b2c <__aeabi_dcmpun>
 800c758:	bb70      	cbnz	r0, 800c7b8 <_printf_float+0xc0>
 800c75a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c75e:	4b98      	ldr	r3, [pc, #608]	@ (800c9c0 <_printf_float+0x2c8>)
 800c760:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c764:	f7f4 f9c4 	bl	8000af0 <__aeabi_dcmple>
 800c768:	bb30      	cbnz	r0, 800c7b8 <_printf_float+0xc0>
 800c76a:	2200      	movs	r2, #0
 800c76c:	2300      	movs	r3, #0
 800c76e:	4640      	mov	r0, r8
 800c770:	4649      	mov	r1, r9
 800c772:	f7f4 f9b3 	bl	8000adc <__aeabi_dcmplt>
 800c776:	b110      	cbz	r0, 800c77e <_printf_float+0x86>
 800c778:	232d      	movs	r3, #45	@ 0x2d
 800c77a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c77e:	4a91      	ldr	r2, [pc, #580]	@ (800c9c4 <_printf_float+0x2cc>)
 800c780:	4b91      	ldr	r3, [pc, #580]	@ (800c9c8 <_printf_float+0x2d0>)
 800c782:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800c786:	bf8c      	ite	hi
 800c788:	4690      	movhi	r8, r2
 800c78a:	4698      	movls	r8, r3
 800c78c:	2303      	movs	r3, #3
 800c78e:	6123      	str	r3, [r4, #16]
 800c790:	f02b 0304 	bic.w	r3, fp, #4
 800c794:	6023      	str	r3, [r4, #0]
 800c796:	f04f 0900 	mov.w	r9, #0
 800c79a:	9700      	str	r7, [sp, #0]
 800c79c:	4633      	mov	r3, r6
 800c79e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800c7a0:	4621      	mov	r1, r4
 800c7a2:	4628      	mov	r0, r5
 800c7a4:	f000 f9d2 	bl	800cb4c <_printf_common>
 800c7a8:	3001      	adds	r0, #1
 800c7aa:	f040 808d 	bne.w	800c8c8 <_printf_float+0x1d0>
 800c7ae:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c7b2:	b00d      	add	sp, #52	@ 0x34
 800c7b4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c7b8:	4642      	mov	r2, r8
 800c7ba:	464b      	mov	r3, r9
 800c7bc:	4640      	mov	r0, r8
 800c7be:	4649      	mov	r1, r9
 800c7c0:	f7f4 f9b4 	bl	8000b2c <__aeabi_dcmpun>
 800c7c4:	b140      	cbz	r0, 800c7d8 <_printf_float+0xe0>
 800c7c6:	464b      	mov	r3, r9
 800c7c8:	2b00      	cmp	r3, #0
 800c7ca:	bfbc      	itt	lt
 800c7cc:	232d      	movlt	r3, #45	@ 0x2d
 800c7ce:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800c7d2:	4a7e      	ldr	r2, [pc, #504]	@ (800c9cc <_printf_float+0x2d4>)
 800c7d4:	4b7e      	ldr	r3, [pc, #504]	@ (800c9d0 <_printf_float+0x2d8>)
 800c7d6:	e7d4      	b.n	800c782 <_printf_float+0x8a>
 800c7d8:	6863      	ldr	r3, [r4, #4]
 800c7da:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800c7de:	9206      	str	r2, [sp, #24]
 800c7e0:	1c5a      	adds	r2, r3, #1
 800c7e2:	d13b      	bne.n	800c85c <_printf_float+0x164>
 800c7e4:	2306      	movs	r3, #6
 800c7e6:	6063      	str	r3, [r4, #4]
 800c7e8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	6022      	str	r2, [r4, #0]
 800c7f0:	9303      	str	r3, [sp, #12]
 800c7f2:	ab0a      	add	r3, sp, #40	@ 0x28
 800c7f4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800c7f8:	ab09      	add	r3, sp, #36	@ 0x24
 800c7fa:	9300      	str	r3, [sp, #0]
 800c7fc:	6861      	ldr	r1, [r4, #4]
 800c7fe:	ec49 8b10 	vmov	d0, r8, r9
 800c802:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800c806:	4628      	mov	r0, r5
 800c808:	f7ff fed6 	bl	800c5b8 <__cvt>
 800c80c:	9b06      	ldr	r3, [sp, #24]
 800c80e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c810:	2b47      	cmp	r3, #71	@ 0x47
 800c812:	4680      	mov	r8, r0
 800c814:	d129      	bne.n	800c86a <_printf_float+0x172>
 800c816:	1cc8      	adds	r0, r1, #3
 800c818:	db02      	blt.n	800c820 <_printf_float+0x128>
 800c81a:	6863      	ldr	r3, [r4, #4]
 800c81c:	4299      	cmp	r1, r3
 800c81e:	dd41      	ble.n	800c8a4 <_printf_float+0x1ac>
 800c820:	f1aa 0a02 	sub.w	sl, sl, #2
 800c824:	fa5f fa8a 	uxtb.w	sl, sl
 800c828:	3901      	subs	r1, #1
 800c82a:	4652      	mov	r2, sl
 800c82c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800c830:	9109      	str	r1, [sp, #36]	@ 0x24
 800c832:	f7ff ff26 	bl	800c682 <__exponent>
 800c836:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800c838:	1813      	adds	r3, r2, r0
 800c83a:	2a01      	cmp	r2, #1
 800c83c:	4681      	mov	r9, r0
 800c83e:	6123      	str	r3, [r4, #16]
 800c840:	dc02      	bgt.n	800c848 <_printf_float+0x150>
 800c842:	6822      	ldr	r2, [r4, #0]
 800c844:	07d2      	lsls	r2, r2, #31
 800c846:	d501      	bpl.n	800c84c <_printf_float+0x154>
 800c848:	3301      	adds	r3, #1
 800c84a:	6123      	str	r3, [r4, #16]
 800c84c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800c850:	2b00      	cmp	r3, #0
 800c852:	d0a2      	beq.n	800c79a <_printf_float+0xa2>
 800c854:	232d      	movs	r3, #45	@ 0x2d
 800c856:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800c85a:	e79e      	b.n	800c79a <_printf_float+0xa2>
 800c85c:	9a06      	ldr	r2, [sp, #24]
 800c85e:	2a47      	cmp	r2, #71	@ 0x47
 800c860:	d1c2      	bne.n	800c7e8 <_printf_float+0xf0>
 800c862:	2b00      	cmp	r3, #0
 800c864:	d1c0      	bne.n	800c7e8 <_printf_float+0xf0>
 800c866:	2301      	movs	r3, #1
 800c868:	e7bd      	b.n	800c7e6 <_printf_float+0xee>
 800c86a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c86e:	d9db      	bls.n	800c828 <_printf_float+0x130>
 800c870:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800c874:	d118      	bne.n	800c8a8 <_printf_float+0x1b0>
 800c876:	2900      	cmp	r1, #0
 800c878:	6863      	ldr	r3, [r4, #4]
 800c87a:	dd0b      	ble.n	800c894 <_printf_float+0x19c>
 800c87c:	6121      	str	r1, [r4, #16]
 800c87e:	b913      	cbnz	r3, 800c886 <_printf_float+0x18e>
 800c880:	6822      	ldr	r2, [r4, #0]
 800c882:	07d0      	lsls	r0, r2, #31
 800c884:	d502      	bpl.n	800c88c <_printf_float+0x194>
 800c886:	3301      	adds	r3, #1
 800c888:	440b      	add	r3, r1
 800c88a:	6123      	str	r3, [r4, #16]
 800c88c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800c88e:	f04f 0900 	mov.w	r9, #0
 800c892:	e7db      	b.n	800c84c <_printf_float+0x154>
 800c894:	b913      	cbnz	r3, 800c89c <_printf_float+0x1a4>
 800c896:	6822      	ldr	r2, [r4, #0]
 800c898:	07d2      	lsls	r2, r2, #31
 800c89a:	d501      	bpl.n	800c8a0 <_printf_float+0x1a8>
 800c89c:	3302      	adds	r3, #2
 800c89e:	e7f4      	b.n	800c88a <_printf_float+0x192>
 800c8a0:	2301      	movs	r3, #1
 800c8a2:	e7f2      	b.n	800c88a <_printf_float+0x192>
 800c8a4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800c8a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c8aa:	4299      	cmp	r1, r3
 800c8ac:	db05      	blt.n	800c8ba <_printf_float+0x1c2>
 800c8ae:	6823      	ldr	r3, [r4, #0]
 800c8b0:	6121      	str	r1, [r4, #16]
 800c8b2:	07d8      	lsls	r0, r3, #31
 800c8b4:	d5ea      	bpl.n	800c88c <_printf_float+0x194>
 800c8b6:	1c4b      	adds	r3, r1, #1
 800c8b8:	e7e7      	b.n	800c88a <_printf_float+0x192>
 800c8ba:	2900      	cmp	r1, #0
 800c8bc:	bfd4      	ite	le
 800c8be:	f1c1 0202 	rsble	r2, r1, #2
 800c8c2:	2201      	movgt	r2, #1
 800c8c4:	4413      	add	r3, r2
 800c8c6:	e7e0      	b.n	800c88a <_printf_float+0x192>
 800c8c8:	6823      	ldr	r3, [r4, #0]
 800c8ca:	055a      	lsls	r2, r3, #21
 800c8cc:	d407      	bmi.n	800c8de <_printf_float+0x1e6>
 800c8ce:	6923      	ldr	r3, [r4, #16]
 800c8d0:	4642      	mov	r2, r8
 800c8d2:	4631      	mov	r1, r6
 800c8d4:	4628      	mov	r0, r5
 800c8d6:	47b8      	blx	r7
 800c8d8:	3001      	adds	r0, #1
 800c8da:	d12b      	bne.n	800c934 <_printf_float+0x23c>
 800c8dc:	e767      	b.n	800c7ae <_printf_float+0xb6>
 800c8de:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800c8e2:	f240 80dd 	bls.w	800caa0 <_printf_float+0x3a8>
 800c8e6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800c8ea:	2200      	movs	r2, #0
 800c8ec:	2300      	movs	r3, #0
 800c8ee:	f7f4 f8eb 	bl	8000ac8 <__aeabi_dcmpeq>
 800c8f2:	2800      	cmp	r0, #0
 800c8f4:	d033      	beq.n	800c95e <_printf_float+0x266>
 800c8f6:	4a37      	ldr	r2, [pc, #220]	@ (800c9d4 <_printf_float+0x2dc>)
 800c8f8:	2301      	movs	r3, #1
 800c8fa:	4631      	mov	r1, r6
 800c8fc:	4628      	mov	r0, r5
 800c8fe:	47b8      	blx	r7
 800c900:	3001      	adds	r0, #1
 800c902:	f43f af54 	beq.w	800c7ae <_printf_float+0xb6>
 800c906:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800c90a:	4543      	cmp	r3, r8
 800c90c:	db02      	blt.n	800c914 <_printf_float+0x21c>
 800c90e:	6823      	ldr	r3, [r4, #0]
 800c910:	07d8      	lsls	r0, r3, #31
 800c912:	d50f      	bpl.n	800c934 <_printf_float+0x23c>
 800c914:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c918:	4631      	mov	r1, r6
 800c91a:	4628      	mov	r0, r5
 800c91c:	47b8      	blx	r7
 800c91e:	3001      	adds	r0, #1
 800c920:	f43f af45 	beq.w	800c7ae <_printf_float+0xb6>
 800c924:	f04f 0900 	mov.w	r9, #0
 800c928:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800c92c:	f104 0a1a 	add.w	sl, r4, #26
 800c930:	45c8      	cmp	r8, r9
 800c932:	dc09      	bgt.n	800c948 <_printf_float+0x250>
 800c934:	6823      	ldr	r3, [r4, #0]
 800c936:	079b      	lsls	r3, r3, #30
 800c938:	f100 8103 	bmi.w	800cb42 <_printf_float+0x44a>
 800c93c:	68e0      	ldr	r0, [r4, #12]
 800c93e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c940:	4298      	cmp	r0, r3
 800c942:	bfb8      	it	lt
 800c944:	4618      	movlt	r0, r3
 800c946:	e734      	b.n	800c7b2 <_printf_float+0xba>
 800c948:	2301      	movs	r3, #1
 800c94a:	4652      	mov	r2, sl
 800c94c:	4631      	mov	r1, r6
 800c94e:	4628      	mov	r0, r5
 800c950:	47b8      	blx	r7
 800c952:	3001      	adds	r0, #1
 800c954:	f43f af2b 	beq.w	800c7ae <_printf_float+0xb6>
 800c958:	f109 0901 	add.w	r9, r9, #1
 800c95c:	e7e8      	b.n	800c930 <_printf_float+0x238>
 800c95e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c960:	2b00      	cmp	r3, #0
 800c962:	dc39      	bgt.n	800c9d8 <_printf_float+0x2e0>
 800c964:	4a1b      	ldr	r2, [pc, #108]	@ (800c9d4 <_printf_float+0x2dc>)
 800c966:	2301      	movs	r3, #1
 800c968:	4631      	mov	r1, r6
 800c96a:	4628      	mov	r0, r5
 800c96c:	47b8      	blx	r7
 800c96e:	3001      	adds	r0, #1
 800c970:	f43f af1d 	beq.w	800c7ae <_printf_float+0xb6>
 800c974:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800c978:	ea59 0303 	orrs.w	r3, r9, r3
 800c97c:	d102      	bne.n	800c984 <_printf_float+0x28c>
 800c97e:	6823      	ldr	r3, [r4, #0]
 800c980:	07d9      	lsls	r1, r3, #31
 800c982:	d5d7      	bpl.n	800c934 <_printf_float+0x23c>
 800c984:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c988:	4631      	mov	r1, r6
 800c98a:	4628      	mov	r0, r5
 800c98c:	47b8      	blx	r7
 800c98e:	3001      	adds	r0, #1
 800c990:	f43f af0d 	beq.w	800c7ae <_printf_float+0xb6>
 800c994:	f04f 0a00 	mov.w	sl, #0
 800c998:	f104 0b1a 	add.w	fp, r4, #26
 800c99c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c99e:	425b      	negs	r3, r3
 800c9a0:	4553      	cmp	r3, sl
 800c9a2:	dc01      	bgt.n	800c9a8 <_printf_float+0x2b0>
 800c9a4:	464b      	mov	r3, r9
 800c9a6:	e793      	b.n	800c8d0 <_printf_float+0x1d8>
 800c9a8:	2301      	movs	r3, #1
 800c9aa:	465a      	mov	r2, fp
 800c9ac:	4631      	mov	r1, r6
 800c9ae:	4628      	mov	r0, r5
 800c9b0:	47b8      	blx	r7
 800c9b2:	3001      	adds	r0, #1
 800c9b4:	f43f aefb 	beq.w	800c7ae <_printf_float+0xb6>
 800c9b8:	f10a 0a01 	add.w	sl, sl, #1
 800c9bc:	e7ee      	b.n	800c99c <_printf_float+0x2a4>
 800c9be:	bf00      	nop
 800c9c0:	7fefffff 	.word	0x7fefffff
 800c9c4:	080109e3 	.word	0x080109e3
 800c9c8:	080109df 	.word	0x080109df
 800c9cc:	080109eb 	.word	0x080109eb
 800c9d0:	080109e7 	.word	0x080109e7
 800c9d4:	080109ef 	.word	0x080109ef
 800c9d8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c9da:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800c9de:	4553      	cmp	r3, sl
 800c9e0:	bfa8      	it	ge
 800c9e2:	4653      	movge	r3, sl
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	4699      	mov	r9, r3
 800c9e8:	dc36      	bgt.n	800ca58 <_printf_float+0x360>
 800c9ea:	f04f 0b00 	mov.w	fp, #0
 800c9ee:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c9f2:	f104 021a 	add.w	r2, r4, #26
 800c9f6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800c9f8:	9306      	str	r3, [sp, #24]
 800c9fa:	eba3 0309 	sub.w	r3, r3, r9
 800c9fe:	455b      	cmp	r3, fp
 800ca00:	dc31      	bgt.n	800ca66 <_printf_float+0x36e>
 800ca02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca04:	459a      	cmp	sl, r3
 800ca06:	dc3a      	bgt.n	800ca7e <_printf_float+0x386>
 800ca08:	6823      	ldr	r3, [r4, #0]
 800ca0a:	07da      	lsls	r2, r3, #31
 800ca0c:	d437      	bmi.n	800ca7e <_printf_float+0x386>
 800ca0e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca10:	ebaa 0903 	sub.w	r9, sl, r3
 800ca14:	9b06      	ldr	r3, [sp, #24]
 800ca16:	ebaa 0303 	sub.w	r3, sl, r3
 800ca1a:	4599      	cmp	r9, r3
 800ca1c:	bfa8      	it	ge
 800ca1e:	4699      	movge	r9, r3
 800ca20:	f1b9 0f00 	cmp.w	r9, #0
 800ca24:	dc33      	bgt.n	800ca8e <_printf_float+0x396>
 800ca26:	f04f 0800 	mov.w	r8, #0
 800ca2a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800ca2e:	f104 0b1a 	add.w	fp, r4, #26
 800ca32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca34:	ebaa 0303 	sub.w	r3, sl, r3
 800ca38:	eba3 0309 	sub.w	r3, r3, r9
 800ca3c:	4543      	cmp	r3, r8
 800ca3e:	f77f af79 	ble.w	800c934 <_printf_float+0x23c>
 800ca42:	2301      	movs	r3, #1
 800ca44:	465a      	mov	r2, fp
 800ca46:	4631      	mov	r1, r6
 800ca48:	4628      	mov	r0, r5
 800ca4a:	47b8      	blx	r7
 800ca4c:	3001      	adds	r0, #1
 800ca4e:	f43f aeae 	beq.w	800c7ae <_printf_float+0xb6>
 800ca52:	f108 0801 	add.w	r8, r8, #1
 800ca56:	e7ec      	b.n	800ca32 <_printf_float+0x33a>
 800ca58:	4642      	mov	r2, r8
 800ca5a:	4631      	mov	r1, r6
 800ca5c:	4628      	mov	r0, r5
 800ca5e:	47b8      	blx	r7
 800ca60:	3001      	adds	r0, #1
 800ca62:	d1c2      	bne.n	800c9ea <_printf_float+0x2f2>
 800ca64:	e6a3      	b.n	800c7ae <_printf_float+0xb6>
 800ca66:	2301      	movs	r3, #1
 800ca68:	4631      	mov	r1, r6
 800ca6a:	4628      	mov	r0, r5
 800ca6c:	9206      	str	r2, [sp, #24]
 800ca6e:	47b8      	blx	r7
 800ca70:	3001      	adds	r0, #1
 800ca72:	f43f ae9c 	beq.w	800c7ae <_printf_float+0xb6>
 800ca76:	9a06      	ldr	r2, [sp, #24]
 800ca78:	f10b 0b01 	add.w	fp, fp, #1
 800ca7c:	e7bb      	b.n	800c9f6 <_printf_float+0x2fe>
 800ca7e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ca82:	4631      	mov	r1, r6
 800ca84:	4628      	mov	r0, r5
 800ca86:	47b8      	blx	r7
 800ca88:	3001      	adds	r0, #1
 800ca8a:	d1c0      	bne.n	800ca0e <_printf_float+0x316>
 800ca8c:	e68f      	b.n	800c7ae <_printf_float+0xb6>
 800ca8e:	9a06      	ldr	r2, [sp, #24]
 800ca90:	464b      	mov	r3, r9
 800ca92:	4442      	add	r2, r8
 800ca94:	4631      	mov	r1, r6
 800ca96:	4628      	mov	r0, r5
 800ca98:	47b8      	blx	r7
 800ca9a:	3001      	adds	r0, #1
 800ca9c:	d1c3      	bne.n	800ca26 <_printf_float+0x32e>
 800ca9e:	e686      	b.n	800c7ae <_printf_float+0xb6>
 800caa0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800caa4:	f1ba 0f01 	cmp.w	sl, #1
 800caa8:	dc01      	bgt.n	800caae <_printf_float+0x3b6>
 800caaa:	07db      	lsls	r3, r3, #31
 800caac:	d536      	bpl.n	800cb1c <_printf_float+0x424>
 800caae:	2301      	movs	r3, #1
 800cab0:	4642      	mov	r2, r8
 800cab2:	4631      	mov	r1, r6
 800cab4:	4628      	mov	r0, r5
 800cab6:	47b8      	blx	r7
 800cab8:	3001      	adds	r0, #1
 800caba:	f43f ae78 	beq.w	800c7ae <_printf_float+0xb6>
 800cabe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800cac2:	4631      	mov	r1, r6
 800cac4:	4628      	mov	r0, r5
 800cac6:	47b8      	blx	r7
 800cac8:	3001      	adds	r0, #1
 800caca:	f43f ae70 	beq.w	800c7ae <_printf_float+0xb6>
 800cace:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800cad2:	2200      	movs	r2, #0
 800cad4:	2300      	movs	r3, #0
 800cad6:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800cada:	f7f3 fff5 	bl	8000ac8 <__aeabi_dcmpeq>
 800cade:	b9c0      	cbnz	r0, 800cb12 <_printf_float+0x41a>
 800cae0:	4653      	mov	r3, sl
 800cae2:	f108 0201 	add.w	r2, r8, #1
 800cae6:	4631      	mov	r1, r6
 800cae8:	4628      	mov	r0, r5
 800caea:	47b8      	blx	r7
 800caec:	3001      	adds	r0, #1
 800caee:	d10c      	bne.n	800cb0a <_printf_float+0x412>
 800caf0:	e65d      	b.n	800c7ae <_printf_float+0xb6>
 800caf2:	2301      	movs	r3, #1
 800caf4:	465a      	mov	r2, fp
 800caf6:	4631      	mov	r1, r6
 800caf8:	4628      	mov	r0, r5
 800cafa:	47b8      	blx	r7
 800cafc:	3001      	adds	r0, #1
 800cafe:	f43f ae56 	beq.w	800c7ae <_printf_float+0xb6>
 800cb02:	f108 0801 	add.w	r8, r8, #1
 800cb06:	45d0      	cmp	r8, sl
 800cb08:	dbf3      	blt.n	800caf2 <_printf_float+0x3fa>
 800cb0a:	464b      	mov	r3, r9
 800cb0c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800cb10:	e6df      	b.n	800c8d2 <_printf_float+0x1da>
 800cb12:	f04f 0800 	mov.w	r8, #0
 800cb16:	f104 0b1a 	add.w	fp, r4, #26
 800cb1a:	e7f4      	b.n	800cb06 <_printf_float+0x40e>
 800cb1c:	2301      	movs	r3, #1
 800cb1e:	4642      	mov	r2, r8
 800cb20:	e7e1      	b.n	800cae6 <_printf_float+0x3ee>
 800cb22:	2301      	movs	r3, #1
 800cb24:	464a      	mov	r2, r9
 800cb26:	4631      	mov	r1, r6
 800cb28:	4628      	mov	r0, r5
 800cb2a:	47b8      	blx	r7
 800cb2c:	3001      	adds	r0, #1
 800cb2e:	f43f ae3e 	beq.w	800c7ae <_printf_float+0xb6>
 800cb32:	f108 0801 	add.w	r8, r8, #1
 800cb36:	68e3      	ldr	r3, [r4, #12]
 800cb38:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800cb3a:	1a5b      	subs	r3, r3, r1
 800cb3c:	4543      	cmp	r3, r8
 800cb3e:	dcf0      	bgt.n	800cb22 <_printf_float+0x42a>
 800cb40:	e6fc      	b.n	800c93c <_printf_float+0x244>
 800cb42:	f04f 0800 	mov.w	r8, #0
 800cb46:	f104 0919 	add.w	r9, r4, #25
 800cb4a:	e7f4      	b.n	800cb36 <_printf_float+0x43e>

0800cb4c <_printf_common>:
 800cb4c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cb50:	4616      	mov	r6, r2
 800cb52:	4698      	mov	r8, r3
 800cb54:	688a      	ldr	r2, [r1, #8]
 800cb56:	690b      	ldr	r3, [r1, #16]
 800cb58:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800cb5c:	4293      	cmp	r3, r2
 800cb5e:	bfb8      	it	lt
 800cb60:	4613      	movlt	r3, r2
 800cb62:	6033      	str	r3, [r6, #0]
 800cb64:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800cb68:	4607      	mov	r7, r0
 800cb6a:	460c      	mov	r4, r1
 800cb6c:	b10a      	cbz	r2, 800cb72 <_printf_common+0x26>
 800cb6e:	3301      	adds	r3, #1
 800cb70:	6033      	str	r3, [r6, #0]
 800cb72:	6823      	ldr	r3, [r4, #0]
 800cb74:	0699      	lsls	r1, r3, #26
 800cb76:	bf42      	ittt	mi
 800cb78:	6833      	ldrmi	r3, [r6, #0]
 800cb7a:	3302      	addmi	r3, #2
 800cb7c:	6033      	strmi	r3, [r6, #0]
 800cb7e:	6825      	ldr	r5, [r4, #0]
 800cb80:	f015 0506 	ands.w	r5, r5, #6
 800cb84:	d106      	bne.n	800cb94 <_printf_common+0x48>
 800cb86:	f104 0a19 	add.w	sl, r4, #25
 800cb8a:	68e3      	ldr	r3, [r4, #12]
 800cb8c:	6832      	ldr	r2, [r6, #0]
 800cb8e:	1a9b      	subs	r3, r3, r2
 800cb90:	42ab      	cmp	r3, r5
 800cb92:	dc26      	bgt.n	800cbe2 <_printf_common+0x96>
 800cb94:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800cb98:	6822      	ldr	r2, [r4, #0]
 800cb9a:	3b00      	subs	r3, #0
 800cb9c:	bf18      	it	ne
 800cb9e:	2301      	movne	r3, #1
 800cba0:	0692      	lsls	r2, r2, #26
 800cba2:	d42b      	bmi.n	800cbfc <_printf_common+0xb0>
 800cba4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800cba8:	4641      	mov	r1, r8
 800cbaa:	4638      	mov	r0, r7
 800cbac:	47c8      	blx	r9
 800cbae:	3001      	adds	r0, #1
 800cbb0:	d01e      	beq.n	800cbf0 <_printf_common+0xa4>
 800cbb2:	6823      	ldr	r3, [r4, #0]
 800cbb4:	6922      	ldr	r2, [r4, #16]
 800cbb6:	f003 0306 	and.w	r3, r3, #6
 800cbba:	2b04      	cmp	r3, #4
 800cbbc:	bf02      	ittt	eq
 800cbbe:	68e5      	ldreq	r5, [r4, #12]
 800cbc0:	6833      	ldreq	r3, [r6, #0]
 800cbc2:	1aed      	subeq	r5, r5, r3
 800cbc4:	68a3      	ldr	r3, [r4, #8]
 800cbc6:	bf0c      	ite	eq
 800cbc8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800cbcc:	2500      	movne	r5, #0
 800cbce:	4293      	cmp	r3, r2
 800cbd0:	bfc4      	itt	gt
 800cbd2:	1a9b      	subgt	r3, r3, r2
 800cbd4:	18ed      	addgt	r5, r5, r3
 800cbd6:	2600      	movs	r6, #0
 800cbd8:	341a      	adds	r4, #26
 800cbda:	42b5      	cmp	r5, r6
 800cbdc:	d11a      	bne.n	800cc14 <_printf_common+0xc8>
 800cbde:	2000      	movs	r0, #0
 800cbe0:	e008      	b.n	800cbf4 <_printf_common+0xa8>
 800cbe2:	2301      	movs	r3, #1
 800cbe4:	4652      	mov	r2, sl
 800cbe6:	4641      	mov	r1, r8
 800cbe8:	4638      	mov	r0, r7
 800cbea:	47c8      	blx	r9
 800cbec:	3001      	adds	r0, #1
 800cbee:	d103      	bne.n	800cbf8 <_printf_common+0xac>
 800cbf0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cbf4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cbf8:	3501      	adds	r5, #1
 800cbfa:	e7c6      	b.n	800cb8a <_printf_common+0x3e>
 800cbfc:	18e1      	adds	r1, r4, r3
 800cbfe:	1c5a      	adds	r2, r3, #1
 800cc00:	2030      	movs	r0, #48	@ 0x30
 800cc02:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800cc06:	4422      	add	r2, r4
 800cc08:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800cc0c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800cc10:	3302      	adds	r3, #2
 800cc12:	e7c7      	b.n	800cba4 <_printf_common+0x58>
 800cc14:	2301      	movs	r3, #1
 800cc16:	4622      	mov	r2, r4
 800cc18:	4641      	mov	r1, r8
 800cc1a:	4638      	mov	r0, r7
 800cc1c:	47c8      	blx	r9
 800cc1e:	3001      	adds	r0, #1
 800cc20:	d0e6      	beq.n	800cbf0 <_printf_common+0xa4>
 800cc22:	3601      	adds	r6, #1
 800cc24:	e7d9      	b.n	800cbda <_printf_common+0x8e>
	...

0800cc28 <_printf_i>:
 800cc28:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cc2c:	7e0f      	ldrb	r7, [r1, #24]
 800cc2e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800cc30:	2f78      	cmp	r7, #120	@ 0x78
 800cc32:	4691      	mov	r9, r2
 800cc34:	4680      	mov	r8, r0
 800cc36:	460c      	mov	r4, r1
 800cc38:	469a      	mov	sl, r3
 800cc3a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800cc3e:	d807      	bhi.n	800cc50 <_printf_i+0x28>
 800cc40:	2f62      	cmp	r7, #98	@ 0x62
 800cc42:	d80a      	bhi.n	800cc5a <_printf_i+0x32>
 800cc44:	2f00      	cmp	r7, #0
 800cc46:	f000 80d1 	beq.w	800cdec <_printf_i+0x1c4>
 800cc4a:	2f58      	cmp	r7, #88	@ 0x58
 800cc4c:	f000 80b8 	beq.w	800cdc0 <_printf_i+0x198>
 800cc50:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cc54:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800cc58:	e03a      	b.n	800ccd0 <_printf_i+0xa8>
 800cc5a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800cc5e:	2b15      	cmp	r3, #21
 800cc60:	d8f6      	bhi.n	800cc50 <_printf_i+0x28>
 800cc62:	a101      	add	r1, pc, #4	@ (adr r1, 800cc68 <_printf_i+0x40>)
 800cc64:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800cc68:	0800ccc1 	.word	0x0800ccc1
 800cc6c:	0800ccd5 	.word	0x0800ccd5
 800cc70:	0800cc51 	.word	0x0800cc51
 800cc74:	0800cc51 	.word	0x0800cc51
 800cc78:	0800cc51 	.word	0x0800cc51
 800cc7c:	0800cc51 	.word	0x0800cc51
 800cc80:	0800ccd5 	.word	0x0800ccd5
 800cc84:	0800cc51 	.word	0x0800cc51
 800cc88:	0800cc51 	.word	0x0800cc51
 800cc8c:	0800cc51 	.word	0x0800cc51
 800cc90:	0800cc51 	.word	0x0800cc51
 800cc94:	0800cdd3 	.word	0x0800cdd3
 800cc98:	0800ccff 	.word	0x0800ccff
 800cc9c:	0800cd8d 	.word	0x0800cd8d
 800cca0:	0800cc51 	.word	0x0800cc51
 800cca4:	0800cc51 	.word	0x0800cc51
 800cca8:	0800cdf5 	.word	0x0800cdf5
 800ccac:	0800cc51 	.word	0x0800cc51
 800ccb0:	0800ccff 	.word	0x0800ccff
 800ccb4:	0800cc51 	.word	0x0800cc51
 800ccb8:	0800cc51 	.word	0x0800cc51
 800ccbc:	0800cd95 	.word	0x0800cd95
 800ccc0:	6833      	ldr	r3, [r6, #0]
 800ccc2:	1d1a      	adds	r2, r3, #4
 800ccc4:	681b      	ldr	r3, [r3, #0]
 800ccc6:	6032      	str	r2, [r6, #0]
 800ccc8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800cccc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800ccd0:	2301      	movs	r3, #1
 800ccd2:	e09c      	b.n	800ce0e <_printf_i+0x1e6>
 800ccd4:	6833      	ldr	r3, [r6, #0]
 800ccd6:	6820      	ldr	r0, [r4, #0]
 800ccd8:	1d19      	adds	r1, r3, #4
 800ccda:	6031      	str	r1, [r6, #0]
 800ccdc:	0606      	lsls	r6, r0, #24
 800ccde:	d501      	bpl.n	800cce4 <_printf_i+0xbc>
 800cce0:	681d      	ldr	r5, [r3, #0]
 800cce2:	e003      	b.n	800ccec <_printf_i+0xc4>
 800cce4:	0645      	lsls	r5, r0, #25
 800cce6:	d5fb      	bpl.n	800cce0 <_printf_i+0xb8>
 800cce8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800ccec:	2d00      	cmp	r5, #0
 800ccee:	da03      	bge.n	800ccf8 <_printf_i+0xd0>
 800ccf0:	232d      	movs	r3, #45	@ 0x2d
 800ccf2:	426d      	negs	r5, r5
 800ccf4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ccf8:	4858      	ldr	r0, [pc, #352]	@ (800ce5c <_printf_i+0x234>)
 800ccfa:	230a      	movs	r3, #10
 800ccfc:	e011      	b.n	800cd22 <_printf_i+0xfa>
 800ccfe:	6821      	ldr	r1, [r4, #0]
 800cd00:	6833      	ldr	r3, [r6, #0]
 800cd02:	0608      	lsls	r0, r1, #24
 800cd04:	f853 5b04 	ldr.w	r5, [r3], #4
 800cd08:	d402      	bmi.n	800cd10 <_printf_i+0xe8>
 800cd0a:	0649      	lsls	r1, r1, #25
 800cd0c:	bf48      	it	mi
 800cd0e:	b2ad      	uxthmi	r5, r5
 800cd10:	2f6f      	cmp	r7, #111	@ 0x6f
 800cd12:	4852      	ldr	r0, [pc, #328]	@ (800ce5c <_printf_i+0x234>)
 800cd14:	6033      	str	r3, [r6, #0]
 800cd16:	bf14      	ite	ne
 800cd18:	230a      	movne	r3, #10
 800cd1a:	2308      	moveq	r3, #8
 800cd1c:	2100      	movs	r1, #0
 800cd1e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800cd22:	6866      	ldr	r6, [r4, #4]
 800cd24:	60a6      	str	r6, [r4, #8]
 800cd26:	2e00      	cmp	r6, #0
 800cd28:	db05      	blt.n	800cd36 <_printf_i+0x10e>
 800cd2a:	6821      	ldr	r1, [r4, #0]
 800cd2c:	432e      	orrs	r6, r5
 800cd2e:	f021 0104 	bic.w	r1, r1, #4
 800cd32:	6021      	str	r1, [r4, #0]
 800cd34:	d04b      	beq.n	800cdce <_printf_i+0x1a6>
 800cd36:	4616      	mov	r6, r2
 800cd38:	fbb5 f1f3 	udiv	r1, r5, r3
 800cd3c:	fb03 5711 	mls	r7, r3, r1, r5
 800cd40:	5dc7      	ldrb	r7, [r0, r7]
 800cd42:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800cd46:	462f      	mov	r7, r5
 800cd48:	42bb      	cmp	r3, r7
 800cd4a:	460d      	mov	r5, r1
 800cd4c:	d9f4      	bls.n	800cd38 <_printf_i+0x110>
 800cd4e:	2b08      	cmp	r3, #8
 800cd50:	d10b      	bne.n	800cd6a <_printf_i+0x142>
 800cd52:	6823      	ldr	r3, [r4, #0]
 800cd54:	07df      	lsls	r7, r3, #31
 800cd56:	d508      	bpl.n	800cd6a <_printf_i+0x142>
 800cd58:	6923      	ldr	r3, [r4, #16]
 800cd5a:	6861      	ldr	r1, [r4, #4]
 800cd5c:	4299      	cmp	r1, r3
 800cd5e:	bfde      	ittt	le
 800cd60:	2330      	movle	r3, #48	@ 0x30
 800cd62:	f806 3c01 	strble.w	r3, [r6, #-1]
 800cd66:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800cd6a:	1b92      	subs	r2, r2, r6
 800cd6c:	6122      	str	r2, [r4, #16]
 800cd6e:	f8cd a000 	str.w	sl, [sp]
 800cd72:	464b      	mov	r3, r9
 800cd74:	aa03      	add	r2, sp, #12
 800cd76:	4621      	mov	r1, r4
 800cd78:	4640      	mov	r0, r8
 800cd7a:	f7ff fee7 	bl	800cb4c <_printf_common>
 800cd7e:	3001      	adds	r0, #1
 800cd80:	d14a      	bne.n	800ce18 <_printf_i+0x1f0>
 800cd82:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800cd86:	b004      	add	sp, #16
 800cd88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800cd8c:	6823      	ldr	r3, [r4, #0]
 800cd8e:	f043 0320 	orr.w	r3, r3, #32
 800cd92:	6023      	str	r3, [r4, #0]
 800cd94:	4832      	ldr	r0, [pc, #200]	@ (800ce60 <_printf_i+0x238>)
 800cd96:	2778      	movs	r7, #120	@ 0x78
 800cd98:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800cd9c:	6823      	ldr	r3, [r4, #0]
 800cd9e:	6831      	ldr	r1, [r6, #0]
 800cda0:	061f      	lsls	r7, r3, #24
 800cda2:	f851 5b04 	ldr.w	r5, [r1], #4
 800cda6:	d402      	bmi.n	800cdae <_printf_i+0x186>
 800cda8:	065f      	lsls	r7, r3, #25
 800cdaa:	bf48      	it	mi
 800cdac:	b2ad      	uxthmi	r5, r5
 800cdae:	6031      	str	r1, [r6, #0]
 800cdb0:	07d9      	lsls	r1, r3, #31
 800cdb2:	bf44      	itt	mi
 800cdb4:	f043 0320 	orrmi.w	r3, r3, #32
 800cdb8:	6023      	strmi	r3, [r4, #0]
 800cdba:	b11d      	cbz	r5, 800cdc4 <_printf_i+0x19c>
 800cdbc:	2310      	movs	r3, #16
 800cdbe:	e7ad      	b.n	800cd1c <_printf_i+0xf4>
 800cdc0:	4826      	ldr	r0, [pc, #152]	@ (800ce5c <_printf_i+0x234>)
 800cdc2:	e7e9      	b.n	800cd98 <_printf_i+0x170>
 800cdc4:	6823      	ldr	r3, [r4, #0]
 800cdc6:	f023 0320 	bic.w	r3, r3, #32
 800cdca:	6023      	str	r3, [r4, #0]
 800cdcc:	e7f6      	b.n	800cdbc <_printf_i+0x194>
 800cdce:	4616      	mov	r6, r2
 800cdd0:	e7bd      	b.n	800cd4e <_printf_i+0x126>
 800cdd2:	6833      	ldr	r3, [r6, #0]
 800cdd4:	6825      	ldr	r5, [r4, #0]
 800cdd6:	6961      	ldr	r1, [r4, #20]
 800cdd8:	1d18      	adds	r0, r3, #4
 800cdda:	6030      	str	r0, [r6, #0]
 800cddc:	062e      	lsls	r6, r5, #24
 800cdde:	681b      	ldr	r3, [r3, #0]
 800cde0:	d501      	bpl.n	800cde6 <_printf_i+0x1be>
 800cde2:	6019      	str	r1, [r3, #0]
 800cde4:	e002      	b.n	800cdec <_printf_i+0x1c4>
 800cde6:	0668      	lsls	r0, r5, #25
 800cde8:	d5fb      	bpl.n	800cde2 <_printf_i+0x1ba>
 800cdea:	8019      	strh	r1, [r3, #0]
 800cdec:	2300      	movs	r3, #0
 800cdee:	6123      	str	r3, [r4, #16]
 800cdf0:	4616      	mov	r6, r2
 800cdf2:	e7bc      	b.n	800cd6e <_printf_i+0x146>
 800cdf4:	6833      	ldr	r3, [r6, #0]
 800cdf6:	1d1a      	adds	r2, r3, #4
 800cdf8:	6032      	str	r2, [r6, #0]
 800cdfa:	681e      	ldr	r6, [r3, #0]
 800cdfc:	6862      	ldr	r2, [r4, #4]
 800cdfe:	2100      	movs	r1, #0
 800ce00:	4630      	mov	r0, r6
 800ce02:	f7f3 f9e5 	bl	80001d0 <memchr>
 800ce06:	b108      	cbz	r0, 800ce0c <_printf_i+0x1e4>
 800ce08:	1b80      	subs	r0, r0, r6
 800ce0a:	6060      	str	r0, [r4, #4]
 800ce0c:	6863      	ldr	r3, [r4, #4]
 800ce0e:	6123      	str	r3, [r4, #16]
 800ce10:	2300      	movs	r3, #0
 800ce12:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ce16:	e7aa      	b.n	800cd6e <_printf_i+0x146>
 800ce18:	6923      	ldr	r3, [r4, #16]
 800ce1a:	4632      	mov	r2, r6
 800ce1c:	4649      	mov	r1, r9
 800ce1e:	4640      	mov	r0, r8
 800ce20:	47d0      	blx	sl
 800ce22:	3001      	adds	r0, #1
 800ce24:	d0ad      	beq.n	800cd82 <_printf_i+0x15a>
 800ce26:	6823      	ldr	r3, [r4, #0]
 800ce28:	079b      	lsls	r3, r3, #30
 800ce2a:	d413      	bmi.n	800ce54 <_printf_i+0x22c>
 800ce2c:	68e0      	ldr	r0, [r4, #12]
 800ce2e:	9b03      	ldr	r3, [sp, #12]
 800ce30:	4298      	cmp	r0, r3
 800ce32:	bfb8      	it	lt
 800ce34:	4618      	movlt	r0, r3
 800ce36:	e7a6      	b.n	800cd86 <_printf_i+0x15e>
 800ce38:	2301      	movs	r3, #1
 800ce3a:	4632      	mov	r2, r6
 800ce3c:	4649      	mov	r1, r9
 800ce3e:	4640      	mov	r0, r8
 800ce40:	47d0      	blx	sl
 800ce42:	3001      	adds	r0, #1
 800ce44:	d09d      	beq.n	800cd82 <_printf_i+0x15a>
 800ce46:	3501      	adds	r5, #1
 800ce48:	68e3      	ldr	r3, [r4, #12]
 800ce4a:	9903      	ldr	r1, [sp, #12]
 800ce4c:	1a5b      	subs	r3, r3, r1
 800ce4e:	42ab      	cmp	r3, r5
 800ce50:	dcf2      	bgt.n	800ce38 <_printf_i+0x210>
 800ce52:	e7eb      	b.n	800ce2c <_printf_i+0x204>
 800ce54:	2500      	movs	r5, #0
 800ce56:	f104 0619 	add.w	r6, r4, #25
 800ce5a:	e7f5      	b.n	800ce48 <_printf_i+0x220>
 800ce5c:	080109f1 	.word	0x080109f1
 800ce60:	08010a02 	.word	0x08010a02

0800ce64 <std>:
 800ce64:	2300      	movs	r3, #0
 800ce66:	b510      	push	{r4, lr}
 800ce68:	4604      	mov	r4, r0
 800ce6a:	e9c0 3300 	strd	r3, r3, [r0]
 800ce6e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800ce72:	6083      	str	r3, [r0, #8]
 800ce74:	8181      	strh	r1, [r0, #12]
 800ce76:	6643      	str	r3, [r0, #100]	@ 0x64
 800ce78:	81c2      	strh	r2, [r0, #14]
 800ce7a:	6183      	str	r3, [r0, #24]
 800ce7c:	4619      	mov	r1, r3
 800ce7e:	2208      	movs	r2, #8
 800ce80:	305c      	adds	r0, #92	@ 0x5c
 800ce82:	f000 f9f9 	bl	800d278 <memset>
 800ce86:	4b0d      	ldr	r3, [pc, #52]	@ (800cebc <std+0x58>)
 800ce88:	6263      	str	r3, [r4, #36]	@ 0x24
 800ce8a:	4b0d      	ldr	r3, [pc, #52]	@ (800cec0 <std+0x5c>)
 800ce8c:	62a3      	str	r3, [r4, #40]	@ 0x28
 800ce8e:	4b0d      	ldr	r3, [pc, #52]	@ (800cec4 <std+0x60>)
 800ce90:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800ce92:	4b0d      	ldr	r3, [pc, #52]	@ (800cec8 <std+0x64>)
 800ce94:	6323      	str	r3, [r4, #48]	@ 0x30
 800ce96:	4b0d      	ldr	r3, [pc, #52]	@ (800cecc <std+0x68>)
 800ce98:	6224      	str	r4, [r4, #32]
 800ce9a:	429c      	cmp	r4, r3
 800ce9c:	d006      	beq.n	800ceac <std+0x48>
 800ce9e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800cea2:	4294      	cmp	r4, r2
 800cea4:	d002      	beq.n	800ceac <std+0x48>
 800cea6:	33d0      	adds	r3, #208	@ 0xd0
 800cea8:	429c      	cmp	r4, r3
 800ceaa:	d105      	bne.n	800ceb8 <std+0x54>
 800ceac:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ceb0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ceb4:	f000 ba6c 	b.w	800d390 <__retarget_lock_init_recursive>
 800ceb8:	bd10      	pop	{r4, pc}
 800ceba:	bf00      	nop
 800cebc:	0800d0c9 	.word	0x0800d0c9
 800cec0:	0800d0eb 	.word	0x0800d0eb
 800cec4:	0800d123 	.word	0x0800d123
 800cec8:	0800d147 	.word	0x0800d147
 800cecc:	200022e4 	.word	0x200022e4

0800ced0 <stdio_exit_handler>:
 800ced0:	4a02      	ldr	r2, [pc, #8]	@ (800cedc <stdio_exit_handler+0xc>)
 800ced2:	4903      	ldr	r1, [pc, #12]	@ (800cee0 <stdio_exit_handler+0x10>)
 800ced4:	4803      	ldr	r0, [pc, #12]	@ (800cee4 <stdio_exit_handler+0x14>)
 800ced6:	f000 b869 	b.w	800cfac <_fwalk_sglue>
 800ceda:	bf00      	nop
 800cedc:	200007d8 	.word	0x200007d8
 800cee0:	0800ebb5 	.word	0x0800ebb5
 800cee4:	200007e8 	.word	0x200007e8

0800cee8 <cleanup_stdio>:
 800cee8:	6841      	ldr	r1, [r0, #4]
 800ceea:	4b0c      	ldr	r3, [pc, #48]	@ (800cf1c <cleanup_stdio+0x34>)
 800ceec:	4299      	cmp	r1, r3
 800ceee:	b510      	push	{r4, lr}
 800cef0:	4604      	mov	r4, r0
 800cef2:	d001      	beq.n	800cef8 <cleanup_stdio+0x10>
 800cef4:	f001 fe5e 	bl	800ebb4 <_fflush_r>
 800cef8:	68a1      	ldr	r1, [r4, #8]
 800cefa:	4b09      	ldr	r3, [pc, #36]	@ (800cf20 <cleanup_stdio+0x38>)
 800cefc:	4299      	cmp	r1, r3
 800cefe:	d002      	beq.n	800cf06 <cleanup_stdio+0x1e>
 800cf00:	4620      	mov	r0, r4
 800cf02:	f001 fe57 	bl	800ebb4 <_fflush_r>
 800cf06:	68e1      	ldr	r1, [r4, #12]
 800cf08:	4b06      	ldr	r3, [pc, #24]	@ (800cf24 <cleanup_stdio+0x3c>)
 800cf0a:	4299      	cmp	r1, r3
 800cf0c:	d004      	beq.n	800cf18 <cleanup_stdio+0x30>
 800cf0e:	4620      	mov	r0, r4
 800cf10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf14:	f001 be4e 	b.w	800ebb4 <_fflush_r>
 800cf18:	bd10      	pop	{r4, pc}
 800cf1a:	bf00      	nop
 800cf1c:	200022e4 	.word	0x200022e4
 800cf20:	2000234c 	.word	0x2000234c
 800cf24:	200023b4 	.word	0x200023b4

0800cf28 <global_stdio_init.part.0>:
 800cf28:	b510      	push	{r4, lr}
 800cf2a:	4b0b      	ldr	r3, [pc, #44]	@ (800cf58 <global_stdio_init.part.0+0x30>)
 800cf2c:	4c0b      	ldr	r4, [pc, #44]	@ (800cf5c <global_stdio_init.part.0+0x34>)
 800cf2e:	4a0c      	ldr	r2, [pc, #48]	@ (800cf60 <global_stdio_init.part.0+0x38>)
 800cf30:	601a      	str	r2, [r3, #0]
 800cf32:	4620      	mov	r0, r4
 800cf34:	2200      	movs	r2, #0
 800cf36:	2104      	movs	r1, #4
 800cf38:	f7ff ff94 	bl	800ce64 <std>
 800cf3c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800cf40:	2201      	movs	r2, #1
 800cf42:	2109      	movs	r1, #9
 800cf44:	f7ff ff8e 	bl	800ce64 <std>
 800cf48:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800cf4c:	2202      	movs	r2, #2
 800cf4e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf52:	2112      	movs	r1, #18
 800cf54:	f7ff bf86 	b.w	800ce64 <std>
 800cf58:	2000241c 	.word	0x2000241c
 800cf5c:	200022e4 	.word	0x200022e4
 800cf60:	0800ced1 	.word	0x0800ced1

0800cf64 <__sfp_lock_acquire>:
 800cf64:	4801      	ldr	r0, [pc, #4]	@ (800cf6c <__sfp_lock_acquire+0x8>)
 800cf66:	f000 ba14 	b.w	800d392 <__retarget_lock_acquire_recursive>
 800cf6a:	bf00      	nop
 800cf6c:	20002425 	.word	0x20002425

0800cf70 <__sfp_lock_release>:
 800cf70:	4801      	ldr	r0, [pc, #4]	@ (800cf78 <__sfp_lock_release+0x8>)
 800cf72:	f000 ba0f 	b.w	800d394 <__retarget_lock_release_recursive>
 800cf76:	bf00      	nop
 800cf78:	20002425 	.word	0x20002425

0800cf7c <__sinit>:
 800cf7c:	b510      	push	{r4, lr}
 800cf7e:	4604      	mov	r4, r0
 800cf80:	f7ff fff0 	bl	800cf64 <__sfp_lock_acquire>
 800cf84:	6a23      	ldr	r3, [r4, #32]
 800cf86:	b11b      	cbz	r3, 800cf90 <__sinit+0x14>
 800cf88:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cf8c:	f7ff bff0 	b.w	800cf70 <__sfp_lock_release>
 800cf90:	4b04      	ldr	r3, [pc, #16]	@ (800cfa4 <__sinit+0x28>)
 800cf92:	6223      	str	r3, [r4, #32]
 800cf94:	4b04      	ldr	r3, [pc, #16]	@ (800cfa8 <__sinit+0x2c>)
 800cf96:	681b      	ldr	r3, [r3, #0]
 800cf98:	2b00      	cmp	r3, #0
 800cf9a:	d1f5      	bne.n	800cf88 <__sinit+0xc>
 800cf9c:	f7ff ffc4 	bl	800cf28 <global_stdio_init.part.0>
 800cfa0:	e7f2      	b.n	800cf88 <__sinit+0xc>
 800cfa2:	bf00      	nop
 800cfa4:	0800cee9 	.word	0x0800cee9
 800cfa8:	2000241c 	.word	0x2000241c

0800cfac <_fwalk_sglue>:
 800cfac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cfb0:	4607      	mov	r7, r0
 800cfb2:	4688      	mov	r8, r1
 800cfb4:	4614      	mov	r4, r2
 800cfb6:	2600      	movs	r6, #0
 800cfb8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cfbc:	f1b9 0901 	subs.w	r9, r9, #1
 800cfc0:	d505      	bpl.n	800cfce <_fwalk_sglue+0x22>
 800cfc2:	6824      	ldr	r4, [r4, #0]
 800cfc4:	2c00      	cmp	r4, #0
 800cfc6:	d1f7      	bne.n	800cfb8 <_fwalk_sglue+0xc>
 800cfc8:	4630      	mov	r0, r6
 800cfca:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfce:	89ab      	ldrh	r3, [r5, #12]
 800cfd0:	2b01      	cmp	r3, #1
 800cfd2:	d907      	bls.n	800cfe4 <_fwalk_sglue+0x38>
 800cfd4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cfd8:	3301      	adds	r3, #1
 800cfda:	d003      	beq.n	800cfe4 <_fwalk_sglue+0x38>
 800cfdc:	4629      	mov	r1, r5
 800cfde:	4638      	mov	r0, r7
 800cfe0:	47c0      	blx	r8
 800cfe2:	4306      	orrs	r6, r0
 800cfe4:	3568      	adds	r5, #104	@ 0x68
 800cfe6:	e7e9      	b.n	800cfbc <_fwalk_sglue+0x10>

0800cfe8 <iprintf>:
 800cfe8:	b40f      	push	{r0, r1, r2, r3}
 800cfea:	b507      	push	{r0, r1, r2, lr}
 800cfec:	4906      	ldr	r1, [pc, #24]	@ (800d008 <iprintf+0x20>)
 800cfee:	ab04      	add	r3, sp, #16
 800cff0:	6808      	ldr	r0, [r1, #0]
 800cff2:	f853 2b04 	ldr.w	r2, [r3], #4
 800cff6:	6881      	ldr	r1, [r0, #8]
 800cff8:	9301      	str	r3, [sp, #4]
 800cffa:	f001 fc3f 	bl	800e87c <_vfiprintf_r>
 800cffe:	b003      	add	sp, #12
 800d000:	f85d eb04 	ldr.w	lr, [sp], #4
 800d004:	b004      	add	sp, #16
 800d006:	4770      	bx	lr
 800d008:	200007e4 	.word	0x200007e4

0800d00c <_puts_r>:
 800d00c:	6a03      	ldr	r3, [r0, #32]
 800d00e:	b570      	push	{r4, r5, r6, lr}
 800d010:	6884      	ldr	r4, [r0, #8]
 800d012:	4605      	mov	r5, r0
 800d014:	460e      	mov	r6, r1
 800d016:	b90b      	cbnz	r3, 800d01c <_puts_r+0x10>
 800d018:	f7ff ffb0 	bl	800cf7c <__sinit>
 800d01c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d01e:	07db      	lsls	r3, r3, #31
 800d020:	d405      	bmi.n	800d02e <_puts_r+0x22>
 800d022:	89a3      	ldrh	r3, [r4, #12]
 800d024:	0598      	lsls	r0, r3, #22
 800d026:	d402      	bmi.n	800d02e <_puts_r+0x22>
 800d028:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d02a:	f000 f9b2 	bl	800d392 <__retarget_lock_acquire_recursive>
 800d02e:	89a3      	ldrh	r3, [r4, #12]
 800d030:	0719      	lsls	r1, r3, #28
 800d032:	d502      	bpl.n	800d03a <_puts_r+0x2e>
 800d034:	6923      	ldr	r3, [r4, #16]
 800d036:	2b00      	cmp	r3, #0
 800d038:	d135      	bne.n	800d0a6 <_puts_r+0x9a>
 800d03a:	4621      	mov	r1, r4
 800d03c:	4628      	mov	r0, r5
 800d03e:	f000 f8c5 	bl	800d1cc <__swsetup_r>
 800d042:	b380      	cbz	r0, 800d0a6 <_puts_r+0x9a>
 800d044:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800d048:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800d04a:	07da      	lsls	r2, r3, #31
 800d04c:	d405      	bmi.n	800d05a <_puts_r+0x4e>
 800d04e:	89a3      	ldrh	r3, [r4, #12]
 800d050:	059b      	lsls	r3, r3, #22
 800d052:	d402      	bmi.n	800d05a <_puts_r+0x4e>
 800d054:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800d056:	f000 f99d 	bl	800d394 <__retarget_lock_release_recursive>
 800d05a:	4628      	mov	r0, r5
 800d05c:	bd70      	pop	{r4, r5, r6, pc}
 800d05e:	2b00      	cmp	r3, #0
 800d060:	da04      	bge.n	800d06c <_puts_r+0x60>
 800d062:	69a2      	ldr	r2, [r4, #24]
 800d064:	429a      	cmp	r2, r3
 800d066:	dc17      	bgt.n	800d098 <_puts_r+0x8c>
 800d068:	290a      	cmp	r1, #10
 800d06a:	d015      	beq.n	800d098 <_puts_r+0x8c>
 800d06c:	6823      	ldr	r3, [r4, #0]
 800d06e:	1c5a      	adds	r2, r3, #1
 800d070:	6022      	str	r2, [r4, #0]
 800d072:	7019      	strb	r1, [r3, #0]
 800d074:	68a3      	ldr	r3, [r4, #8]
 800d076:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800d07a:	3b01      	subs	r3, #1
 800d07c:	60a3      	str	r3, [r4, #8]
 800d07e:	2900      	cmp	r1, #0
 800d080:	d1ed      	bne.n	800d05e <_puts_r+0x52>
 800d082:	2b00      	cmp	r3, #0
 800d084:	da11      	bge.n	800d0aa <_puts_r+0x9e>
 800d086:	4622      	mov	r2, r4
 800d088:	210a      	movs	r1, #10
 800d08a:	4628      	mov	r0, r5
 800d08c:	f000 f85f 	bl	800d14e <__swbuf_r>
 800d090:	3001      	adds	r0, #1
 800d092:	d0d7      	beq.n	800d044 <_puts_r+0x38>
 800d094:	250a      	movs	r5, #10
 800d096:	e7d7      	b.n	800d048 <_puts_r+0x3c>
 800d098:	4622      	mov	r2, r4
 800d09a:	4628      	mov	r0, r5
 800d09c:	f000 f857 	bl	800d14e <__swbuf_r>
 800d0a0:	3001      	adds	r0, #1
 800d0a2:	d1e7      	bne.n	800d074 <_puts_r+0x68>
 800d0a4:	e7ce      	b.n	800d044 <_puts_r+0x38>
 800d0a6:	3e01      	subs	r6, #1
 800d0a8:	e7e4      	b.n	800d074 <_puts_r+0x68>
 800d0aa:	6823      	ldr	r3, [r4, #0]
 800d0ac:	1c5a      	adds	r2, r3, #1
 800d0ae:	6022      	str	r2, [r4, #0]
 800d0b0:	220a      	movs	r2, #10
 800d0b2:	701a      	strb	r2, [r3, #0]
 800d0b4:	e7ee      	b.n	800d094 <_puts_r+0x88>
	...

0800d0b8 <puts>:
 800d0b8:	4b02      	ldr	r3, [pc, #8]	@ (800d0c4 <puts+0xc>)
 800d0ba:	4601      	mov	r1, r0
 800d0bc:	6818      	ldr	r0, [r3, #0]
 800d0be:	f7ff bfa5 	b.w	800d00c <_puts_r>
 800d0c2:	bf00      	nop
 800d0c4:	200007e4 	.word	0x200007e4

0800d0c8 <__sread>:
 800d0c8:	b510      	push	{r4, lr}
 800d0ca:	460c      	mov	r4, r1
 800d0cc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0d0:	f000 f900 	bl	800d2d4 <_read_r>
 800d0d4:	2800      	cmp	r0, #0
 800d0d6:	bfab      	itete	ge
 800d0d8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d0da:	89a3      	ldrhlt	r3, [r4, #12]
 800d0dc:	181b      	addge	r3, r3, r0
 800d0de:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d0e2:	bfac      	ite	ge
 800d0e4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d0e6:	81a3      	strhlt	r3, [r4, #12]
 800d0e8:	bd10      	pop	{r4, pc}

0800d0ea <__swrite>:
 800d0ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ee:	461f      	mov	r7, r3
 800d0f0:	898b      	ldrh	r3, [r1, #12]
 800d0f2:	05db      	lsls	r3, r3, #23
 800d0f4:	4605      	mov	r5, r0
 800d0f6:	460c      	mov	r4, r1
 800d0f8:	4616      	mov	r6, r2
 800d0fa:	d505      	bpl.n	800d108 <__swrite+0x1e>
 800d0fc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d100:	2302      	movs	r3, #2
 800d102:	2200      	movs	r2, #0
 800d104:	f000 f8d4 	bl	800d2b0 <_lseek_r>
 800d108:	89a3      	ldrh	r3, [r4, #12]
 800d10a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d10e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d112:	81a3      	strh	r3, [r4, #12]
 800d114:	4632      	mov	r2, r6
 800d116:	463b      	mov	r3, r7
 800d118:	4628      	mov	r0, r5
 800d11a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d11e:	f000 b8fb 	b.w	800d318 <_write_r>

0800d122 <__sseek>:
 800d122:	b510      	push	{r4, lr}
 800d124:	460c      	mov	r4, r1
 800d126:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d12a:	f000 f8c1 	bl	800d2b0 <_lseek_r>
 800d12e:	1c43      	adds	r3, r0, #1
 800d130:	89a3      	ldrh	r3, [r4, #12]
 800d132:	bf15      	itete	ne
 800d134:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d136:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d13a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d13e:	81a3      	strheq	r3, [r4, #12]
 800d140:	bf18      	it	ne
 800d142:	81a3      	strhne	r3, [r4, #12]
 800d144:	bd10      	pop	{r4, pc}

0800d146 <__sclose>:
 800d146:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d14a:	f000 b8a1 	b.w	800d290 <_close_r>

0800d14e <__swbuf_r>:
 800d14e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d150:	460e      	mov	r6, r1
 800d152:	4614      	mov	r4, r2
 800d154:	4605      	mov	r5, r0
 800d156:	b118      	cbz	r0, 800d160 <__swbuf_r+0x12>
 800d158:	6a03      	ldr	r3, [r0, #32]
 800d15a:	b90b      	cbnz	r3, 800d160 <__swbuf_r+0x12>
 800d15c:	f7ff ff0e 	bl	800cf7c <__sinit>
 800d160:	69a3      	ldr	r3, [r4, #24]
 800d162:	60a3      	str	r3, [r4, #8]
 800d164:	89a3      	ldrh	r3, [r4, #12]
 800d166:	071a      	lsls	r2, r3, #28
 800d168:	d501      	bpl.n	800d16e <__swbuf_r+0x20>
 800d16a:	6923      	ldr	r3, [r4, #16]
 800d16c:	b943      	cbnz	r3, 800d180 <__swbuf_r+0x32>
 800d16e:	4621      	mov	r1, r4
 800d170:	4628      	mov	r0, r5
 800d172:	f000 f82b 	bl	800d1cc <__swsetup_r>
 800d176:	b118      	cbz	r0, 800d180 <__swbuf_r+0x32>
 800d178:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800d17c:	4638      	mov	r0, r7
 800d17e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d180:	6823      	ldr	r3, [r4, #0]
 800d182:	6922      	ldr	r2, [r4, #16]
 800d184:	1a98      	subs	r0, r3, r2
 800d186:	6963      	ldr	r3, [r4, #20]
 800d188:	b2f6      	uxtb	r6, r6
 800d18a:	4283      	cmp	r3, r0
 800d18c:	4637      	mov	r7, r6
 800d18e:	dc05      	bgt.n	800d19c <__swbuf_r+0x4e>
 800d190:	4621      	mov	r1, r4
 800d192:	4628      	mov	r0, r5
 800d194:	f001 fd0e 	bl	800ebb4 <_fflush_r>
 800d198:	2800      	cmp	r0, #0
 800d19a:	d1ed      	bne.n	800d178 <__swbuf_r+0x2a>
 800d19c:	68a3      	ldr	r3, [r4, #8]
 800d19e:	3b01      	subs	r3, #1
 800d1a0:	60a3      	str	r3, [r4, #8]
 800d1a2:	6823      	ldr	r3, [r4, #0]
 800d1a4:	1c5a      	adds	r2, r3, #1
 800d1a6:	6022      	str	r2, [r4, #0]
 800d1a8:	701e      	strb	r6, [r3, #0]
 800d1aa:	6962      	ldr	r2, [r4, #20]
 800d1ac:	1c43      	adds	r3, r0, #1
 800d1ae:	429a      	cmp	r2, r3
 800d1b0:	d004      	beq.n	800d1bc <__swbuf_r+0x6e>
 800d1b2:	89a3      	ldrh	r3, [r4, #12]
 800d1b4:	07db      	lsls	r3, r3, #31
 800d1b6:	d5e1      	bpl.n	800d17c <__swbuf_r+0x2e>
 800d1b8:	2e0a      	cmp	r6, #10
 800d1ba:	d1df      	bne.n	800d17c <__swbuf_r+0x2e>
 800d1bc:	4621      	mov	r1, r4
 800d1be:	4628      	mov	r0, r5
 800d1c0:	f001 fcf8 	bl	800ebb4 <_fflush_r>
 800d1c4:	2800      	cmp	r0, #0
 800d1c6:	d0d9      	beq.n	800d17c <__swbuf_r+0x2e>
 800d1c8:	e7d6      	b.n	800d178 <__swbuf_r+0x2a>
	...

0800d1cc <__swsetup_r>:
 800d1cc:	b538      	push	{r3, r4, r5, lr}
 800d1ce:	4b29      	ldr	r3, [pc, #164]	@ (800d274 <__swsetup_r+0xa8>)
 800d1d0:	4605      	mov	r5, r0
 800d1d2:	6818      	ldr	r0, [r3, #0]
 800d1d4:	460c      	mov	r4, r1
 800d1d6:	b118      	cbz	r0, 800d1e0 <__swsetup_r+0x14>
 800d1d8:	6a03      	ldr	r3, [r0, #32]
 800d1da:	b90b      	cbnz	r3, 800d1e0 <__swsetup_r+0x14>
 800d1dc:	f7ff fece 	bl	800cf7c <__sinit>
 800d1e0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1e4:	0719      	lsls	r1, r3, #28
 800d1e6:	d422      	bmi.n	800d22e <__swsetup_r+0x62>
 800d1e8:	06da      	lsls	r2, r3, #27
 800d1ea:	d407      	bmi.n	800d1fc <__swsetup_r+0x30>
 800d1ec:	2209      	movs	r2, #9
 800d1ee:	602a      	str	r2, [r5, #0]
 800d1f0:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d1f4:	81a3      	strh	r3, [r4, #12]
 800d1f6:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d1fa:	e033      	b.n	800d264 <__swsetup_r+0x98>
 800d1fc:	0758      	lsls	r0, r3, #29
 800d1fe:	d512      	bpl.n	800d226 <__swsetup_r+0x5a>
 800d200:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d202:	b141      	cbz	r1, 800d216 <__swsetup_r+0x4a>
 800d204:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d208:	4299      	cmp	r1, r3
 800d20a:	d002      	beq.n	800d212 <__swsetup_r+0x46>
 800d20c:	4628      	mov	r0, r5
 800d20e:	f000 ff47 	bl	800e0a0 <_free_r>
 800d212:	2300      	movs	r3, #0
 800d214:	6363      	str	r3, [r4, #52]	@ 0x34
 800d216:	89a3      	ldrh	r3, [r4, #12]
 800d218:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d21c:	81a3      	strh	r3, [r4, #12]
 800d21e:	2300      	movs	r3, #0
 800d220:	6063      	str	r3, [r4, #4]
 800d222:	6923      	ldr	r3, [r4, #16]
 800d224:	6023      	str	r3, [r4, #0]
 800d226:	89a3      	ldrh	r3, [r4, #12]
 800d228:	f043 0308 	orr.w	r3, r3, #8
 800d22c:	81a3      	strh	r3, [r4, #12]
 800d22e:	6923      	ldr	r3, [r4, #16]
 800d230:	b94b      	cbnz	r3, 800d246 <__swsetup_r+0x7a>
 800d232:	89a3      	ldrh	r3, [r4, #12]
 800d234:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d238:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d23c:	d003      	beq.n	800d246 <__swsetup_r+0x7a>
 800d23e:	4621      	mov	r1, r4
 800d240:	4628      	mov	r0, r5
 800d242:	f001 fd17 	bl	800ec74 <__smakebuf_r>
 800d246:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d24a:	f013 0201 	ands.w	r2, r3, #1
 800d24e:	d00a      	beq.n	800d266 <__swsetup_r+0x9a>
 800d250:	2200      	movs	r2, #0
 800d252:	60a2      	str	r2, [r4, #8]
 800d254:	6962      	ldr	r2, [r4, #20]
 800d256:	4252      	negs	r2, r2
 800d258:	61a2      	str	r2, [r4, #24]
 800d25a:	6922      	ldr	r2, [r4, #16]
 800d25c:	b942      	cbnz	r2, 800d270 <__swsetup_r+0xa4>
 800d25e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d262:	d1c5      	bne.n	800d1f0 <__swsetup_r+0x24>
 800d264:	bd38      	pop	{r3, r4, r5, pc}
 800d266:	0799      	lsls	r1, r3, #30
 800d268:	bf58      	it	pl
 800d26a:	6962      	ldrpl	r2, [r4, #20]
 800d26c:	60a2      	str	r2, [r4, #8]
 800d26e:	e7f4      	b.n	800d25a <__swsetup_r+0x8e>
 800d270:	2000      	movs	r0, #0
 800d272:	e7f7      	b.n	800d264 <__swsetup_r+0x98>
 800d274:	200007e4 	.word	0x200007e4

0800d278 <memset>:
 800d278:	4402      	add	r2, r0
 800d27a:	4603      	mov	r3, r0
 800d27c:	4293      	cmp	r3, r2
 800d27e:	d100      	bne.n	800d282 <memset+0xa>
 800d280:	4770      	bx	lr
 800d282:	f803 1b01 	strb.w	r1, [r3], #1
 800d286:	e7f9      	b.n	800d27c <memset+0x4>

0800d288 <_localeconv_r>:
 800d288:	4800      	ldr	r0, [pc, #0]	@ (800d28c <_localeconv_r+0x4>)
 800d28a:	4770      	bx	lr
 800d28c:	20000924 	.word	0x20000924

0800d290 <_close_r>:
 800d290:	b538      	push	{r3, r4, r5, lr}
 800d292:	4d06      	ldr	r5, [pc, #24]	@ (800d2ac <_close_r+0x1c>)
 800d294:	2300      	movs	r3, #0
 800d296:	4604      	mov	r4, r0
 800d298:	4608      	mov	r0, r1
 800d29a:	602b      	str	r3, [r5, #0]
 800d29c:	f001 fefa 	bl	800f094 <_close>
 800d2a0:	1c43      	adds	r3, r0, #1
 800d2a2:	d102      	bne.n	800d2aa <_close_r+0x1a>
 800d2a4:	682b      	ldr	r3, [r5, #0]
 800d2a6:	b103      	cbz	r3, 800d2aa <_close_r+0x1a>
 800d2a8:	6023      	str	r3, [r4, #0]
 800d2aa:	bd38      	pop	{r3, r4, r5, pc}
 800d2ac:	20002420 	.word	0x20002420

0800d2b0 <_lseek_r>:
 800d2b0:	b538      	push	{r3, r4, r5, lr}
 800d2b2:	4d07      	ldr	r5, [pc, #28]	@ (800d2d0 <_lseek_r+0x20>)
 800d2b4:	4604      	mov	r4, r0
 800d2b6:	4608      	mov	r0, r1
 800d2b8:	4611      	mov	r1, r2
 800d2ba:	2200      	movs	r2, #0
 800d2bc:	602a      	str	r2, [r5, #0]
 800d2be:	461a      	mov	r2, r3
 800d2c0:	f001 ff10 	bl	800f0e4 <_lseek>
 800d2c4:	1c43      	adds	r3, r0, #1
 800d2c6:	d102      	bne.n	800d2ce <_lseek_r+0x1e>
 800d2c8:	682b      	ldr	r3, [r5, #0]
 800d2ca:	b103      	cbz	r3, 800d2ce <_lseek_r+0x1e>
 800d2cc:	6023      	str	r3, [r4, #0]
 800d2ce:	bd38      	pop	{r3, r4, r5, pc}
 800d2d0:	20002420 	.word	0x20002420

0800d2d4 <_read_r>:
 800d2d4:	b538      	push	{r3, r4, r5, lr}
 800d2d6:	4d07      	ldr	r5, [pc, #28]	@ (800d2f4 <_read_r+0x20>)
 800d2d8:	4604      	mov	r4, r0
 800d2da:	4608      	mov	r0, r1
 800d2dc:	4611      	mov	r1, r2
 800d2de:	2200      	movs	r2, #0
 800d2e0:	602a      	str	r2, [r5, #0]
 800d2e2:	461a      	mov	r2, r3
 800d2e4:	f001 ff06 	bl	800f0f4 <_read>
 800d2e8:	1c43      	adds	r3, r0, #1
 800d2ea:	d102      	bne.n	800d2f2 <_read_r+0x1e>
 800d2ec:	682b      	ldr	r3, [r5, #0]
 800d2ee:	b103      	cbz	r3, 800d2f2 <_read_r+0x1e>
 800d2f0:	6023      	str	r3, [r4, #0]
 800d2f2:	bd38      	pop	{r3, r4, r5, pc}
 800d2f4:	20002420 	.word	0x20002420

0800d2f8 <_sbrk_r>:
 800d2f8:	b538      	push	{r3, r4, r5, lr}
 800d2fa:	4d06      	ldr	r5, [pc, #24]	@ (800d314 <_sbrk_r+0x1c>)
 800d2fc:	2300      	movs	r3, #0
 800d2fe:	4604      	mov	r4, r0
 800d300:	4608      	mov	r0, r1
 800d302:	602b      	str	r3, [r5, #0]
 800d304:	f7f5 f9c0 	bl	8002688 <_sbrk>
 800d308:	1c43      	adds	r3, r0, #1
 800d30a:	d102      	bne.n	800d312 <_sbrk_r+0x1a>
 800d30c:	682b      	ldr	r3, [r5, #0]
 800d30e:	b103      	cbz	r3, 800d312 <_sbrk_r+0x1a>
 800d310:	6023      	str	r3, [r4, #0]
 800d312:	bd38      	pop	{r3, r4, r5, pc}
 800d314:	20002420 	.word	0x20002420

0800d318 <_write_r>:
 800d318:	b538      	push	{r3, r4, r5, lr}
 800d31a:	4d07      	ldr	r5, [pc, #28]	@ (800d338 <_write_r+0x20>)
 800d31c:	4604      	mov	r4, r0
 800d31e:	4608      	mov	r0, r1
 800d320:	4611      	mov	r1, r2
 800d322:	2200      	movs	r2, #0
 800d324:	602a      	str	r2, [r5, #0]
 800d326:	461a      	mov	r2, r3
 800d328:	f7f5 f806 	bl	8002338 <_write>
 800d32c:	1c43      	adds	r3, r0, #1
 800d32e:	d102      	bne.n	800d336 <_write_r+0x1e>
 800d330:	682b      	ldr	r3, [r5, #0]
 800d332:	b103      	cbz	r3, 800d336 <_write_r+0x1e>
 800d334:	6023      	str	r3, [r4, #0]
 800d336:	bd38      	pop	{r3, r4, r5, pc}
 800d338:	20002420 	.word	0x20002420

0800d33c <__errno>:
 800d33c:	4b01      	ldr	r3, [pc, #4]	@ (800d344 <__errno+0x8>)
 800d33e:	6818      	ldr	r0, [r3, #0]
 800d340:	4770      	bx	lr
 800d342:	bf00      	nop
 800d344:	200007e4 	.word	0x200007e4

0800d348 <__libc_init_array>:
 800d348:	b570      	push	{r4, r5, r6, lr}
 800d34a:	4d0d      	ldr	r5, [pc, #52]	@ (800d380 <__libc_init_array+0x38>)
 800d34c:	4c0d      	ldr	r4, [pc, #52]	@ (800d384 <__libc_init_array+0x3c>)
 800d34e:	1b64      	subs	r4, r4, r5
 800d350:	10a4      	asrs	r4, r4, #2
 800d352:	2600      	movs	r6, #0
 800d354:	42a6      	cmp	r6, r4
 800d356:	d109      	bne.n	800d36c <__libc_init_array+0x24>
 800d358:	4d0b      	ldr	r5, [pc, #44]	@ (800d388 <__libc_init_array+0x40>)
 800d35a:	4c0c      	ldr	r4, [pc, #48]	@ (800d38c <__libc_init_array+0x44>)
 800d35c:	f001 fed4 	bl	800f108 <_init>
 800d360:	1b64      	subs	r4, r4, r5
 800d362:	10a4      	asrs	r4, r4, #2
 800d364:	2600      	movs	r6, #0
 800d366:	42a6      	cmp	r6, r4
 800d368:	d105      	bne.n	800d376 <__libc_init_array+0x2e>
 800d36a:	bd70      	pop	{r4, r5, r6, pc}
 800d36c:	f855 3b04 	ldr.w	r3, [r5], #4
 800d370:	4798      	blx	r3
 800d372:	3601      	adds	r6, #1
 800d374:	e7ee      	b.n	800d354 <__libc_init_array+0xc>
 800d376:	f855 3b04 	ldr.w	r3, [r5], #4
 800d37a:	4798      	blx	r3
 800d37c:	3601      	adds	r6, #1
 800d37e:	e7f2      	b.n	800d366 <__libc_init_array+0x1e>
 800d380:	08010d5c 	.word	0x08010d5c
 800d384:	08010d5c 	.word	0x08010d5c
 800d388:	08010d5c 	.word	0x08010d5c
 800d38c:	08010d60 	.word	0x08010d60

0800d390 <__retarget_lock_init_recursive>:
 800d390:	4770      	bx	lr

0800d392 <__retarget_lock_acquire_recursive>:
 800d392:	4770      	bx	lr

0800d394 <__retarget_lock_release_recursive>:
 800d394:	4770      	bx	lr

0800d396 <memcpy>:
 800d396:	440a      	add	r2, r1
 800d398:	4291      	cmp	r1, r2
 800d39a:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800d39e:	d100      	bne.n	800d3a2 <memcpy+0xc>
 800d3a0:	4770      	bx	lr
 800d3a2:	b510      	push	{r4, lr}
 800d3a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800d3a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800d3ac:	4291      	cmp	r1, r2
 800d3ae:	d1f9      	bne.n	800d3a4 <memcpy+0xe>
 800d3b0:	bd10      	pop	{r4, pc}
	...

0800d3b4 <__assert_func>:
 800d3b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d3b6:	4614      	mov	r4, r2
 800d3b8:	461a      	mov	r2, r3
 800d3ba:	4b09      	ldr	r3, [pc, #36]	@ (800d3e0 <__assert_func+0x2c>)
 800d3bc:	681b      	ldr	r3, [r3, #0]
 800d3be:	4605      	mov	r5, r0
 800d3c0:	68d8      	ldr	r0, [r3, #12]
 800d3c2:	b14c      	cbz	r4, 800d3d8 <__assert_func+0x24>
 800d3c4:	4b07      	ldr	r3, [pc, #28]	@ (800d3e4 <__assert_func+0x30>)
 800d3c6:	9100      	str	r1, [sp, #0]
 800d3c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d3cc:	4906      	ldr	r1, [pc, #24]	@ (800d3e8 <__assert_func+0x34>)
 800d3ce:	462b      	mov	r3, r5
 800d3d0:	f001 fc18 	bl	800ec04 <fiprintf>
 800d3d4:	f001 fcac 	bl	800ed30 <abort>
 800d3d8:	4b04      	ldr	r3, [pc, #16]	@ (800d3ec <__assert_func+0x38>)
 800d3da:	461c      	mov	r4, r3
 800d3dc:	e7f3      	b.n	800d3c6 <__assert_func+0x12>
 800d3de:	bf00      	nop
 800d3e0:	200007e4 	.word	0x200007e4
 800d3e4:	08010a13 	.word	0x08010a13
 800d3e8:	08010a20 	.word	0x08010a20
 800d3ec:	08010a4e 	.word	0x08010a4e

0800d3f0 <quorem>:
 800d3f0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d3f4:	6903      	ldr	r3, [r0, #16]
 800d3f6:	690c      	ldr	r4, [r1, #16]
 800d3f8:	42a3      	cmp	r3, r4
 800d3fa:	4607      	mov	r7, r0
 800d3fc:	db7e      	blt.n	800d4fc <quorem+0x10c>
 800d3fe:	3c01      	subs	r4, #1
 800d400:	f101 0814 	add.w	r8, r1, #20
 800d404:	00a3      	lsls	r3, r4, #2
 800d406:	f100 0514 	add.w	r5, r0, #20
 800d40a:	9300      	str	r3, [sp, #0]
 800d40c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d410:	9301      	str	r3, [sp, #4]
 800d412:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800d416:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d41a:	3301      	adds	r3, #1
 800d41c:	429a      	cmp	r2, r3
 800d41e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800d422:	fbb2 f6f3 	udiv	r6, r2, r3
 800d426:	d32e      	bcc.n	800d486 <quorem+0x96>
 800d428:	f04f 0a00 	mov.w	sl, #0
 800d42c:	46c4      	mov	ip, r8
 800d42e:	46ae      	mov	lr, r5
 800d430:	46d3      	mov	fp, sl
 800d432:	f85c 3b04 	ldr.w	r3, [ip], #4
 800d436:	b298      	uxth	r0, r3
 800d438:	fb06 a000 	mla	r0, r6, r0, sl
 800d43c:	0c02      	lsrs	r2, r0, #16
 800d43e:	0c1b      	lsrs	r3, r3, #16
 800d440:	fb06 2303 	mla	r3, r6, r3, r2
 800d444:	f8de 2000 	ldr.w	r2, [lr]
 800d448:	b280      	uxth	r0, r0
 800d44a:	b292      	uxth	r2, r2
 800d44c:	1a12      	subs	r2, r2, r0
 800d44e:	445a      	add	r2, fp
 800d450:	f8de 0000 	ldr.w	r0, [lr]
 800d454:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800d458:	b29b      	uxth	r3, r3
 800d45a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800d45e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800d462:	b292      	uxth	r2, r2
 800d464:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800d468:	45e1      	cmp	r9, ip
 800d46a:	f84e 2b04 	str.w	r2, [lr], #4
 800d46e:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800d472:	d2de      	bcs.n	800d432 <quorem+0x42>
 800d474:	9b00      	ldr	r3, [sp, #0]
 800d476:	58eb      	ldr	r3, [r5, r3]
 800d478:	b92b      	cbnz	r3, 800d486 <quorem+0x96>
 800d47a:	9b01      	ldr	r3, [sp, #4]
 800d47c:	3b04      	subs	r3, #4
 800d47e:	429d      	cmp	r5, r3
 800d480:	461a      	mov	r2, r3
 800d482:	d32f      	bcc.n	800d4e4 <quorem+0xf4>
 800d484:	613c      	str	r4, [r7, #16]
 800d486:	4638      	mov	r0, r7
 800d488:	f001 f8c6 	bl	800e618 <__mcmp>
 800d48c:	2800      	cmp	r0, #0
 800d48e:	db25      	blt.n	800d4dc <quorem+0xec>
 800d490:	4629      	mov	r1, r5
 800d492:	2000      	movs	r0, #0
 800d494:	f858 2b04 	ldr.w	r2, [r8], #4
 800d498:	f8d1 c000 	ldr.w	ip, [r1]
 800d49c:	fa1f fe82 	uxth.w	lr, r2
 800d4a0:	fa1f f38c 	uxth.w	r3, ip
 800d4a4:	eba3 030e 	sub.w	r3, r3, lr
 800d4a8:	4403      	add	r3, r0
 800d4aa:	0c12      	lsrs	r2, r2, #16
 800d4ac:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800d4b0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800d4b4:	b29b      	uxth	r3, r3
 800d4b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800d4ba:	45c1      	cmp	r9, r8
 800d4bc:	f841 3b04 	str.w	r3, [r1], #4
 800d4c0:	ea4f 4022 	mov.w	r0, r2, asr #16
 800d4c4:	d2e6      	bcs.n	800d494 <quorem+0xa4>
 800d4c6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800d4ca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800d4ce:	b922      	cbnz	r2, 800d4da <quorem+0xea>
 800d4d0:	3b04      	subs	r3, #4
 800d4d2:	429d      	cmp	r5, r3
 800d4d4:	461a      	mov	r2, r3
 800d4d6:	d30b      	bcc.n	800d4f0 <quorem+0x100>
 800d4d8:	613c      	str	r4, [r7, #16]
 800d4da:	3601      	adds	r6, #1
 800d4dc:	4630      	mov	r0, r6
 800d4de:	b003      	add	sp, #12
 800d4e0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d4e4:	6812      	ldr	r2, [r2, #0]
 800d4e6:	3b04      	subs	r3, #4
 800d4e8:	2a00      	cmp	r2, #0
 800d4ea:	d1cb      	bne.n	800d484 <quorem+0x94>
 800d4ec:	3c01      	subs	r4, #1
 800d4ee:	e7c6      	b.n	800d47e <quorem+0x8e>
 800d4f0:	6812      	ldr	r2, [r2, #0]
 800d4f2:	3b04      	subs	r3, #4
 800d4f4:	2a00      	cmp	r2, #0
 800d4f6:	d1ef      	bne.n	800d4d8 <quorem+0xe8>
 800d4f8:	3c01      	subs	r4, #1
 800d4fa:	e7ea      	b.n	800d4d2 <quorem+0xe2>
 800d4fc:	2000      	movs	r0, #0
 800d4fe:	e7ee      	b.n	800d4de <quorem+0xee>

0800d500 <_dtoa_r>:
 800d500:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d504:	69c7      	ldr	r7, [r0, #28]
 800d506:	b097      	sub	sp, #92	@ 0x5c
 800d508:	ed8d 0b04 	vstr	d0, [sp, #16]
 800d50c:	ec55 4b10 	vmov	r4, r5, d0
 800d510:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800d512:	9107      	str	r1, [sp, #28]
 800d514:	4681      	mov	r9, r0
 800d516:	920c      	str	r2, [sp, #48]	@ 0x30
 800d518:	9311      	str	r3, [sp, #68]	@ 0x44
 800d51a:	b97f      	cbnz	r7, 800d53c <_dtoa_r+0x3c>
 800d51c:	2010      	movs	r0, #16
 800d51e:	f7fe ff57 	bl	800c3d0 <malloc>
 800d522:	4602      	mov	r2, r0
 800d524:	f8c9 001c 	str.w	r0, [r9, #28]
 800d528:	b920      	cbnz	r0, 800d534 <_dtoa_r+0x34>
 800d52a:	4ba9      	ldr	r3, [pc, #676]	@ (800d7d0 <_dtoa_r+0x2d0>)
 800d52c:	21ef      	movs	r1, #239	@ 0xef
 800d52e:	48a9      	ldr	r0, [pc, #676]	@ (800d7d4 <_dtoa_r+0x2d4>)
 800d530:	f7ff ff40 	bl	800d3b4 <__assert_func>
 800d534:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800d538:	6007      	str	r7, [r0, #0]
 800d53a:	60c7      	str	r7, [r0, #12]
 800d53c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d540:	6819      	ldr	r1, [r3, #0]
 800d542:	b159      	cbz	r1, 800d55c <_dtoa_r+0x5c>
 800d544:	685a      	ldr	r2, [r3, #4]
 800d546:	604a      	str	r2, [r1, #4]
 800d548:	2301      	movs	r3, #1
 800d54a:	4093      	lsls	r3, r2
 800d54c:	608b      	str	r3, [r1, #8]
 800d54e:	4648      	mov	r0, r9
 800d550:	f000 fe30 	bl	800e1b4 <_Bfree>
 800d554:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d558:	2200      	movs	r2, #0
 800d55a:	601a      	str	r2, [r3, #0]
 800d55c:	1e2b      	subs	r3, r5, #0
 800d55e:	bfb9      	ittee	lt
 800d560:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800d564:	9305      	strlt	r3, [sp, #20]
 800d566:	2300      	movge	r3, #0
 800d568:	6033      	strge	r3, [r6, #0]
 800d56a:	9f05      	ldr	r7, [sp, #20]
 800d56c:	4b9a      	ldr	r3, [pc, #616]	@ (800d7d8 <_dtoa_r+0x2d8>)
 800d56e:	bfbc      	itt	lt
 800d570:	2201      	movlt	r2, #1
 800d572:	6032      	strlt	r2, [r6, #0]
 800d574:	43bb      	bics	r3, r7
 800d576:	d112      	bne.n	800d59e <_dtoa_r+0x9e>
 800d578:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d57a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800d57e:	6013      	str	r3, [r2, #0]
 800d580:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d584:	4323      	orrs	r3, r4
 800d586:	f000 855a 	beq.w	800e03e <_dtoa_r+0xb3e>
 800d58a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d58c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800d7ec <_dtoa_r+0x2ec>
 800d590:	2b00      	cmp	r3, #0
 800d592:	f000 855c 	beq.w	800e04e <_dtoa_r+0xb4e>
 800d596:	f10a 0303 	add.w	r3, sl, #3
 800d59a:	f000 bd56 	b.w	800e04a <_dtoa_r+0xb4a>
 800d59e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800d5a2:	2200      	movs	r2, #0
 800d5a4:	ec51 0b17 	vmov	r0, r1, d7
 800d5a8:	2300      	movs	r3, #0
 800d5aa:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800d5ae:	f7f3 fa8b 	bl	8000ac8 <__aeabi_dcmpeq>
 800d5b2:	4680      	mov	r8, r0
 800d5b4:	b158      	cbz	r0, 800d5ce <_dtoa_r+0xce>
 800d5b6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800d5b8:	2301      	movs	r3, #1
 800d5ba:	6013      	str	r3, [r2, #0]
 800d5bc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800d5be:	b113      	cbz	r3, 800d5c6 <_dtoa_r+0xc6>
 800d5c0:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800d5c2:	4b86      	ldr	r3, [pc, #536]	@ (800d7dc <_dtoa_r+0x2dc>)
 800d5c4:	6013      	str	r3, [r2, #0]
 800d5c6:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800d7f0 <_dtoa_r+0x2f0>
 800d5ca:	f000 bd40 	b.w	800e04e <_dtoa_r+0xb4e>
 800d5ce:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800d5d2:	aa14      	add	r2, sp, #80	@ 0x50
 800d5d4:	a915      	add	r1, sp, #84	@ 0x54
 800d5d6:	4648      	mov	r0, r9
 800d5d8:	f001 f8ce 	bl	800e778 <__d2b>
 800d5dc:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800d5e0:	9002      	str	r0, [sp, #8]
 800d5e2:	2e00      	cmp	r6, #0
 800d5e4:	d078      	beq.n	800d6d8 <_dtoa_r+0x1d8>
 800d5e6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d5e8:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800d5ec:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d5f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d5f4:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800d5f8:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800d5fc:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800d600:	4619      	mov	r1, r3
 800d602:	2200      	movs	r2, #0
 800d604:	4b76      	ldr	r3, [pc, #472]	@ (800d7e0 <_dtoa_r+0x2e0>)
 800d606:	f7f2 fe3f 	bl	8000288 <__aeabi_dsub>
 800d60a:	a36b      	add	r3, pc, #428	@ (adr r3, 800d7b8 <_dtoa_r+0x2b8>)
 800d60c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d610:	f7f2 fff2 	bl	80005f8 <__aeabi_dmul>
 800d614:	a36a      	add	r3, pc, #424	@ (adr r3, 800d7c0 <_dtoa_r+0x2c0>)
 800d616:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d61a:	f7f2 fe37 	bl	800028c <__adddf3>
 800d61e:	4604      	mov	r4, r0
 800d620:	4630      	mov	r0, r6
 800d622:	460d      	mov	r5, r1
 800d624:	f7f2 ff7e 	bl	8000524 <__aeabi_i2d>
 800d628:	a367      	add	r3, pc, #412	@ (adr r3, 800d7c8 <_dtoa_r+0x2c8>)
 800d62a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d62e:	f7f2 ffe3 	bl	80005f8 <__aeabi_dmul>
 800d632:	4602      	mov	r2, r0
 800d634:	460b      	mov	r3, r1
 800d636:	4620      	mov	r0, r4
 800d638:	4629      	mov	r1, r5
 800d63a:	f7f2 fe27 	bl	800028c <__adddf3>
 800d63e:	4604      	mov	r4, r0
 800d640:	460d      	mov	r5, r1
 800d642:	f7f3 fa89 	bl	8000b58 <__aeabi_d2iz>
 800d646:	2200      	movs	r2, #0
 800d648:	4607      	mov	r7, r0
 800d64a:	2300      	movs	r3, #0
 800d64c:	4620      	mov	r0, r4
 800d64e:	4629      	mov	r1, r5
 800d650:	f7f3 fa44 	bl	8000adc <__aeabi_dcmplt>
 800d654:	b140      	cbz	r0, 800d668 <_dtoa_r+0x168>
 800d656:	4638      	mov	r0, r7
 800d658:	f7f2 ff64 	bl	8000524 <__aeabi_i2d>
 800d65c:	4622      	mov	r2, r4
 800d65e:	462b      	mov	r3, r5
 800d660:	f7f3 fa32 	bl	8000ac8 <__aeabi_dcmpeq>
 800d664:	b900      	cbnz	r0, 800d668 <_dtoa_r+0x168>
 800d666:	3f01      	subs	r7, #1
 800d668:	2f16      	cmp	r7, #22
 800d66a:	d852      	bhi.n	800d712 <_dtoa_r+0x212>
 800d66c:	4b5d      	ldr	r3, [pc, #372]	@ (800d7e4 <_dtoa_r+0x2e4>)
 800d66e:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d672:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d676:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d67a:	f7f3 fa2f 	bl	8000adc <__aeabi_dcmplt>
 800d67e:	2800      	cmp	r0, #0
 800d680:	d049      	beq.n	800d716 <_dtoa_r+0x216>
 800d682:	3f01      	subs	r7, #1
 800d684:	2300      	movs	r3, #0
 800d686:	9310      	str	r3, [sp, #64]	@ 0x40
 800d688:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800d68a:	1b9b      	subs	r3, r3, r6
 800d68c:	1e5a      	subs	r2, r3, #1
 800d68e:	bf45      	ittet	mi
 800d690:	f1c3 0301 	rsbmi	r3, r3, #1
 800d694:	9300      	strmi	r3, [sp, #0]
 800d696:	2300      	movpl	r3, #0
 800d698:	2300      	movmi	r3, #0
 800d69a:	9206      	str	r2, [sp, #24]
 800d69c:	bf54      	ite	pl
 800d69e:	9300      	strpl	r3, [sp, #0]
 800d6a0:	9306      	strmi	r3, [sp, #24]
 800d6a2:	2f00      	cmp	r7, #0
 800d6a4:	db39      	blt.n	800d71a <_dtoa_r+0x21a>
 800d6a6:	9b06      	ldr	r3, [sp, #24]
 800d6a8:	970d      	str	r7, [sp, #52]	@ 0x34
 800d6aa:	443b      	add	r3, r7
 800d6ac:	9306      	str	r3, [sp, #24]
 800d6ae:	2300      	movs	r3, #0
 800d6b0:	9308      	str	r3, [sp, #32]
 800d6b2:	9b07      	ldr	r3, [sp, #28]
 800d6b4:	2b09      	cmp	r3, #9
 800d6b6:	d863      	bhi.n	800d780 <_dtoa_r+0x280>
 800d6b8:	2b05      	cmp	r3, #5
 800d6ba:	bfc4      	itt	gt
 800d6bc:	3b04      	subgt	r3, #4
 800d6be:	9307      	strgt	r3, [sp, #28]
 800d6c0:	9b07      	ldr	r3, [sp, #28]
 800d6c2:	f1a3 0302 	sub.w	r3, r3, #2
 800d6c6:	bfcc      	ite	gt
 800d6c8:	2400      	movgt	r4, #0
 800d6ca:	2401      	movle	r4, #1
 800d6cc:	2b03      	cmp	r3, #3
 800d6ce:	d863      	bhi.n	800d798 <_dtoa_r+0x298>
 800d6d0:	e8df f003 	tbb	[pc, r3]
 800d6d4:	2b375452 	.word	0x2b375452
 800d6d8:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800d6dc:	441e      	add	r6, r3
 800d6de:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800d6e2:	2b20      	cmp	r3, #32
 800d6e4:	bfc1      	itttt	gt
 800d6e6:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800d6ea:	409f      	lslgt	r7, r3
 800d6ec:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800d6f0:	fa24 f303 	lsrgt.w	r3, r4, r3
 800d6f4:	bfd6      	itet	le
 800d6f6:	f1c3 0320 	rsble	r3, r3, #32
 800d6fa:	ea47 0003 	orrgt.w	r0, r7, r3
 800d6fe:	fa04 f003 	lslle.w	r0, r4, r3
 800d702:	f7f2 feff 	bl	8000504 <__aeabi_ui2d>
 800d706:	2201      	movs	r2, #1
 800d708:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800d70c:	3e01      	subs	r6, #1
 800d70e:	9212      	str	r2, [sp, #72]	@ 0x48
 800d710:	e776      	b.n	800d600 <_dtoa_r+0x100>
 800d712:	2301      	movs	r3, #1
 800d714:	e7b7      	b.n	800d686 <_dtoa_r+0x186>
 800d716:	9010      	str	r0, [sp, #64]	@ 0x40
 800d718:	e7b6      	b.n	800d688 <_dtoa_r+0x188>
 800d71a:	9b00      	ldr	r3, [sp, #0]
 800d71c:	1bdb      	subs	r3, r3, r7
 800d71e:	9300      	str	r3, [sp, #0]
 800d720:	427b      	negs	r3, r7
 800d722:	9308      	str	r3, [sp, #32]
 800d724:	2300      	movs	r3, #0
 800d726:	930d      	str	r3, [sp, #52]	@ 0x34
 800d728:	e7c3      	b.n	800d6b2 <_dtoa_r+0x1b2>
 800d72a:	2301      	movs	r3, #1
 800d72c:	9309      	str	r3, [sp, #36]	@ 0x24
 800d72e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d730:	eb07 0b03 	add.w	fp, r7, r3
 800d734:	f10b 0301 	add.w	r3, fp, #1
 800d738:	2b01      	cmp	r3, #1
 800d73a:	9303      	str	r3, [sp, #12]
 800d73c:	bfb8      	it	lt
 800d73e:	2301      	movlt	r3, #1
 800d740:	e006      	b.n	800d750 <_dtoa_r+0x250>
 800d742:	2301      	movs	r3, #1
 800d744:	9309      	str	r3, [sp, #36]	@ 0x24
 800d746:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d748:	2b00      	cmp	r3, #0
 800d74a:	dd28      	ble.n	800d79e <_dtoa_r+0x29e>
 800d74c:	469b      	mov	fp, r3
 800d74e:	9303      	str	r3, [sp, #12]
 800d750:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800d754:	2100      	movs	r1, #0
 800d756:	2204      	movs	r2, #4
 800d758:	f102 0514 	add.w	r5, r2, #20
 800d75c:	429d      	cmp	r5, r3
 800d75e:	d926      	bls.n	800d7ae <_dtoa_r+0x2ae>
 800d760:	6041      	str	r1, [r0, #4]
 800d762:	4648      	mov	r0, r9
 800d764:	f000 fce6 	bl	800e134 <_Balloc>
 800d768:	4682      	mov	sl, r0
 800d76a:	2800      	cmp	r0, #0
 800d76c:	d142      	bne.n	800d7f4 <_dtoa_r+0x2f4>
 800d76e:	4b1e      	ldr	r3, [pc, #120]	@ (800d7e8 <_dtoa_r+0x2e8>)
 800d770:	4602      	mov	r2, r0
 800d772:	f240 11af 	movw	r1, #431	@ 0x1af
 800d776:	e6da      	b.n	800d52e <_dtoa_r+0x2e>
 800d778:	2300      	movs	r3, #0
 800d77a:	e7e3      	b.n	800d744 <_dtoa_r+0x244>
 800d77c:	2300      	movs	r3, #0
 800d77e:	e7d5      	b.n	800d72c <_dtoa_r+0x22c>
 800d780:	2401      	movs	r4, #1
 800d782:	2300      	movs	r3, #0
 800d784:	9307      	str	r3, [sp, #28]
 800d786:	9409      	str	r4, [sp, #36]	@ 0x24
 800d788:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800d78c:	2200      	movs	r2, #0
 800d78e:	f8cd b00c 	str.w	fp, [sp, #12]
 800d792:	2312      	movs	r3, #18
 800d794:	920c      	str	r2, [sp, #48]	@ 0x30
 800d796:	e7db      	b.n	800d750 <_dtoa_r+0x250>
 800d798:	2301      	movs	r3, #1
 800d79a:	9309      	str	r3, [sp, #36]	@ 0x24
 800d79c:	e7f4      	b.n	800d788 <_dtoa_r+0x288>
 800d79e:	f04f 0b01 	mov.w	fp, #1
 800d7a2:	f8cd b00c 	str.w	fp, [sp, #12]
 800d7a6:	465b      	mov	r3, fp
 800d7a8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800d7ac:	e7d0      	b.n	800d750 <_dtoa_r+0x250>
 800d7ae:	3101      	adds	r1, #1
 800d7b0:	0052      	lsls	r2, r2, #1
 800d7b2:	e7d1      	b.n	800d758 <_dtoa_r+0x258>
 800d7b4:	f3af 8000 	nop.w
 800d7b8:	636f4361 	.word	0x636f4361
 800d7bc:	3fd287a7 	.word	0x3fd287a7
 800d7c0:	8b60c8b3 	.word	0x8b60c8b3
 800d7c4:	3fc68a28 	.word	0x3fc68a28
 800d7c8:	509f79fb 	.word	0x509f79fb
 800d7cc:	3fd34413 	.word	0x3fd34413
 800d7d0:	08010970 	.word	0x08010970
 800d7d4:	08010a5c 	.word	0x08010a5c
 800d7d8:	7ff00000 	.word	0x7ff00000
 800d7dc:	080109f0 	.word	0x080109f0
 800d7e0:	3ff80000 	.word	0x3ff80000
 800d7e4:	08010b70 	.word	0x08010b70
 800d7e8:	08010ab4 	.word	0x08010ab4
 800d7ec:	08010a58 	.word	0x08010a58
 800d7f0:	080109ef 	.word	0x080109ef
 800d7f4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800d7f8:	6018      	str	r0, [r3, #0]
 800d7fa:	9b03      	ldr	r3, [sp, #12]
 800d7fc:	2b0e      	cmp	r3, #14
 800d7fe:	f200 80a1 	bhi.w	800d944 <_dtoa_r+0x444>
 800d802:	2c00      	cmp	r4, #0
 800d804:	f000 809e 	beq.w	800d944 <_dtoa_r+0x444>
 800d808:	2f00      	cmp	r7, #0
 800d80a:	dd33      	ble.n	800d874 <_dtoa_r+0x374>
 800d80c:	4b9c      	ldr	r3, [pc, #624]	@ (800da80 <_dtoa_r+0x580>)
 800d80e:	f007 020f 	and.w	r2, r7, #15
 800d812:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d816:	ed93 7b00 	vldr	d7, [r3]
 800d81a:	05f8      	lsls	r0, r7, #23
 800d81c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800d820:	ea4f 1427 	mov.w	r4, r7, asr #4
 800d824:	d516      	bpl.n	800d854 <_dtoa_r+0x354>
 800d826:	4b97      	ldr	r3, [pc, #604]	@ (800da84 <_dtoa_r+0x584>)
 800d828:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d82c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800d830:	f7f3 f80c 	bl	800084c <__aeabi_ddiv>
 800d834:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d838:	f004 040f 	and.w	r4, r4, #15
 800d83c:	2603      	movs	r6, #3
 800d83e:	4d91      	ldr	r5, [pc, #580]	@ (800da84 <_dtoa_r+0x584>)
 800d840:	b954      	cbnz	r4, 800d858 <_dtoa_r+0x358>
 800d842:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800d846:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d84a:	f7f2 ffff 	bl	800084c <__aeabi_ddiv>
 800d84e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d852:	e028      	b.n	800d8a6 <_dtoa_r+0x3a6>
 800d854:	2602      	movs	r6, #2
 800d856:	e7f2      	b.n	800d83e <_dtoa_r+0x33e>
 800d858:	07e1      	lsls	r1, r4, #31
 800d85a:	d508      	bpl.n	800d86e <_dtoa_r+0x36e>
 800d85c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800d860:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d864:	f7f2 fec8 	bl	80005f8 <__aeabi_dmul>
 800d868:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800d86c:	3601      	adds	r6, #1
 800d86e:	1064      	asrs	r4, r4, #1
 800d870:	3508      	adds	r5, #8
 800d872:	e7e5      	b.n	800d840 <_dtoa_r+0x340>
 800d874:	f000 80af 	beq.w	800d9d6 <_dtoa_r+0x4d6>
 800d878:	427c      	negs	r4, r7
 800d87a:	4b81      	ldr	r3, [pc, #516]	@ (800da80 <_dtoa_r+0x580>)
 800d87c:	4d81      	ldr	r5, [pc, #516]	@ (800da84 <_dtoa_r+0x584>)
 800d87e:	f004 020f 	and.w	r2, r4, #15
 800d882:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d88a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800d88e:	f7f2 feb3 	bl	80005f8 <__aeabi_dmul>
 800d892:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d896:	1124      	asrs	r4, r4, #4
 800d898:	2300      	movs	r3, #0
 800d89a:	2602      	movs	r6, #2
 800d89c:	2c00      	cmp	r4, #0
 800d89e:	f040 808f 	bne.w	800d9c0 <_dtoa_r+0x4c0>
 800d8a2:	2b00      	cmp	r3, #0
 800d8a4:	d1d3      	bne.n	800d84e <_dtoa_r+0x34e>
 800d8a6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800d8a8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800d8ac:	2b00      	cmp	r3, #0
 800d8ae:	f000 8094 	beq.w	800d9da <_dtoa_r+0x4da>
 800d8b2:	4b75      	ldr	r3, [pc, #468]	@ (800da88 <_dtoa_r+0x588>)
 800d8b4:	2200      	movs	r2, #0
 800d8b6:	4620      	mov	r0, r4
 800d8b8:	4629      	mov	r1, r5
 800d8ba:	f7f3 f90f 	bl	8000adc <__aeabi_dcmplt>
 800d8be:	2800      	cmp	r0, #0
 800d8c0:	f000 808b 	beq.w	800d9da <_dtoa_r+0x4da>
 800d8c4:	9b03      	ldr	r3, [sp, #12]
 800d8c6:	2b00      	cmp	r3, #0
 800d8c8:	f000 8087 	beq.w	800d9da <_dtoa_r+0x4da>
 800d8cc:	f1bb 0f00 	cmp.w	fp, #0
 800d8d0:	dd34      	ble.n	800d93c <_dtoa_r+0x43c>
 800d8d2:	4620      	mov	r0, r4
 800d8d4:	4b6d      	ldr	r3, [pc, #436]	@ (800da8c <_dtoa_r+0x58c>)
 800d8d6:	2200      	movs	r2, #0
 800d8d8:	4629      	mov	r1, r5
 800d8da:	f7f2 fe8d 	bl	80005f8 <__aeabi_dmul>
 800d8de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800d8e2:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800d8e6:	3601      	adds	r6, #1
 800d8e8:	465c      	mov	r4, fp
 800d8ea:	4630      	mov	r0, r6
 800d8ec:	f7f2 fe1a 	bl	8000524 <__aeabi_i2d>
 800d8f0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d8f4:	f7f2 fe80 	bl	80005f8 <__aeabi_dmul>
 800d8f8:	4b65      	ldr	r3, [pc, #404]	@ (800da90 <_dtoa_r+0x590>)
 800d8fa:	2200      	movs	r2, #0
 800d8fc:	f7f2 fcc6 	bl	800028c <__adddf3>
 800d900:	4605      	mov	r5, r0
 800d902:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800d906:	2c00      	cmp	r4, #0
 800d908:	d16a      	bne.n	800d9e0 <_dtoa_r+0x4e0>
 800d90a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d90e:	4b61      	ldr	r3, [pc, #388]	@ (800da94 <_dtoa_r+0x594>)
 800d910:	2200      	movs	r2, #0
 800d912:	f7f2 fcb9 	bl	8000288 <__aeabi_dsub>
 800d916:	4602      	mov	r2, r0
 800d918:	460b      	mov	r3, r1
 800d91a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800d91e:	462a      	mov	r2, r5
 800d920:	4633      	mov	r3, r6
 800d922:	f7f3 f8f9 	bl	8000b18 <__aeabi_dcmpgt>
 800d926:	2800      	cmp	r0, #0
 800d928:	f040 8298 	bne.w	800de5c <_dtoa_r+0x95c>
 800d92c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800d930:	462a      	mov	r2, r5
 800d932:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800d936:	f7f3 f8d1 	bl	8000adc <__aeabi_dcmplt>
 800d93a:	bb38      	cbnz	r0, 800d98c <_dtoa_r+0x48c>
 800d93c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800d940:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800d944:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800d946:	2b00      	cmp	r3, #0
 800d948:	f2c0 8157 	blt.w	800dbfa <_dtoa_r+0x6fa>
 800d94c:	2f0e      	cmp	r7, #14
 800d94e:	f300 8154 	bgt.w	800dbfa <_dtoa_r+0x6fa>
 800d952:	4b4b      	ldr	r3, [pc, #300]	@ (800da80 <_dtoa_r+0x580>)
 800d954:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d958:	ed93 7b00 	vldr	d7, [r3]
 800d95c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d95e:	2b00      	cmp	r3, #0
 800d960:	ed8d 7b00 	vstr	d7, [sp]
 800d964:	f280 80e5 	bge.w	800db32 <_dtoa_r+0x632>
 800d968:	9b03      	ldr	r3, [sp, #12]
 800d96a:	2b00      	cmp	r3, #0
 800d96c:	f300 80e1 	bgt.w	800db32 <_dtoa_r+0x632>
 800d970:	d10c      	bne.n	800d98c <_dtoa_r+0x48c>
 800d972:	4b48      	ldr	r3, [pc, #288]	@ (800da94 <_dtoa_r+0x594>)
 800d974:	2200      	movs	r2, #0
 800d976:	ec51 0b17 	vmov	r0, r1, d7
 800d97a:	f7f2 fe3d 	bl	80005f8 <__aeabi_dmul>
 800d97e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d982:	f7f3 f8bf 	bl	8000b04 <__aeabi_dcmpge>
 800d986:	2800      	cmp	r0, #0
 800d988:	f000 8266 	beq.w	800de58 <_dtoa_r+0x958>
 800d98c:	2400      	movs	r4, #0
 800d98e:	4625      	mov	r5, r4
 800d990:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800d992:	4656      	mov	r6, sl
 800d994:	ea6f 0803 	mvn.w	r8, r3
 800d998:	2700      	movs	r7, #0
 800d99a:	4621      	mov	r1, r4
 800d99c:	4648      	mov	r0, r9
 800d99e:	f000 fc09 	bl	800e1b4 <_Bfree>
 800d9a2:	2d00      	cmp	r5, #0
 800d9a4:	f000 80bd 	beq.w	800db22 <_dtoa_r+0x622>
 800d9a8:	b12f      	cbz	r7, 800d9b6 <_dtoa_r+0x4b6>
 800d9aa:	42af      	cmp	r7, r5
 800d9ac:	d003      	beq.n	800d9b6 <_dtoa_r+0x4b6>
 800d9ae:	4639      	mov	r1, r7
 800d9b0:	4648      	mov	r0, r9
 800d9b2:	f000 fbff 	bl	800e1b4 <_Bfree>
 800d9b6:	4629      	mov	r1, r5
 800d9b8:	4648      	mov	r0, r9
 800d9ba:	f000 fbfb 	bl	800e1b4 <_Bfree>
 800d9be:	e0b0      	b.n	800db22 <_dtoa_r+0x622>
 800d9c0:	07e2      	lsls	r2, r4, #31
 800d9c2:	d505      	bpl.n	800d9d0 <_dtoa_r+0x4d0>
 800d9c4:	e9d5 2300 	ldrd	r2, r3, [r5]
 800d9c8:	f7f2 fe16 	bl	80005f8 <__aeabi_dmul>
 800d9cc:	3601      	adds	r6, #1
 800d9ce:	2301      	movs	r3, #1
 800d9d0:	1064      	asrs	r4, r4, #1
 800d9d2:	3508      	adds	r5, #8
 800d9d4:	e762      	b.n	800d89c <_dtoa_r+0x39c>
 800d9d6:	2602      	movs	r6, #2
 800d9d8:	e765      	b.n	800d8a6 <_dtoa_r+0x3a6>
 800d9da:	9c03      	ldr	r4, [sp, #12]
 800d9dc:	46b8      	mov	r8, r7
 800d9de:	e784      	b.n	800d8ea <_dtoa_r+0x3ea>
 800d9e0:	4b27      	ldr	r3, [pc, #156]	@ (800da80 <_dtoa_r+0x580>)
 800d9e2:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d9e4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d9e8:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800d9ec:	4454      	add	r4, sl
 800d9ee:	2900      	cmp	r1, #0
 800d9f0:	d054      	beq.n	800da9c <_dtoa_r+0x59c>
 800d9f2:	4929      	ldr	r1, [pc, #164]	@ (800da98 <_dtoa_r+0x598>)
 800d9f4:	2000      	movs	r0, #0
 800d9f6:	f7f2 ff29 	bl	800084c <__aeabi_ddiv>
 800d9fa:	4633      	mov	r3, r6
 800d9fc:	462a      	mov	r2, r5
 800d9fe:	f7f2 fc43 	bl	8000288 <__aeabi_dsub>
 800da02:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800da06:	4656      	mov	r6, sl
 800da08:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da0c:	f7f3 f8a4 	bl	8000b58 <__aeabi_d2iz>
 800da10:	4605      	mov	r5, r0
 800da12:	f7f2 fd87 	bl	8000524 <__aeabi_i2d>
 800da16:	4602      	mov	r2, r0
 800da18:	460b      	mov	r3, r1
 800da1a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da1e:	f7f2 fc33 	bl	8000288 <__aeabi_dsub>
 800da22:	3530      	adds	r5, #48	@ 0x30
 800da24:	4602      	mov	r2, r0
 800da26:	460b      	mov	r3, r1
 800da28:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800da2c:	f806 5b01 	strb.w	r5, [r6], #1
 800da30:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800da34:	f7f3 f852 	bl	8000adc <__aeabi_dcmplt>
 800da38:	2800      	cmp	r0, #0
 800da3a:	d172      	bne.n	800db22 <_dtoa_r+0x622>
 800da3c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800da40:	4911      	ldr	r1, [pc, #68]	@ (800da88 <_dtoa_r+0x588>)
 800da42:	2000      	movs	r0, #0
 800da44:	f7f2 fc20 	bl	8000288 <__aeabi_dsub>
 800da48:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800da4c:	f7f3 f846 	bl	8000adc <__aeabi_dcmplt>
 800da50:	2800      	cmp	r0, #0
 800da52:	f040 80b4 	bne.w	800dbbe <_dtoa_r+0x6be>
 800da56:	42a6      	cmp	r6, r4
 800da58:	f43f af70 	beq.w	800d93c <_dtoa_r+0x43c>
 800da5c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800da60:	4b0a      	ldr	r3, [pc, #40]	@ (800da8c <_dtoa_r+0x58c>)
 800da62:	2200      	movs	r2, #0
 800da64:	f7f2 fdc8 	bl	80005f8 <__aeabi_dmul>
 800da68:	4b08      	ldr	r3, [pc, #32]	@ (800da8c <_dtoa_r+0x58c>)
 800da6a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800da6e:	2200      	movs	r2, #0
 800da70:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800da74:	f7f2 fdc0 	bl	80005f8 <__aeabi_dmul>
 800da78:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800da7c:	e7c4      	b.n	800da08 <_dtoa_r+0x508>
 800da7e:	bf00      	nop
 800da80:	08010b70 	.word	0x08010b70
 800da84:	08010b48 	.word	0x08010b48
 800da88:	3ff00000 	.word	0x3ff00000
 800da8c:	40240000 	.word	0x40240000
 800da90:	401c0000 	.word	0x401c0000
 800da94:	40140000 	.word	0x40140000
 800da98:	3fe00000 	.word	0x3fe00000
 800da9c:	4631      	mov	r1, r6
 800da9e:	4628      	mov	r0, r5
 800daa0:	f7f2 fdaa 	bl	80005f8 <__aeabi_dmul>
 800daa4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800daa8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800daaa:	4656      	mov	r6, sl
 800daac:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dab0:	f7f3 f852 	bl	8000b58 <__aeabi_d2iz>
 800dab4:	4605      	mov	r5, r0
 800dab6:	f7f2 fd35 	bl	8000524 <__aeabi_i2d>
 800daba:	4602      	mov	r2, r0
 800dabc:	460b      	mov	r3, r1
 800dabe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800dac2:	f7f2 fbe1 	bl	8000288 <__aeabi_dsub>
 800dac6:	3530      	adds	r5, #48	@ 0x30
 800dac8:	f806 5b01 	strb.w	r5, [r6], #1
 800dacc:	4602      	mov	r2, r0
 800dace:	460b      	mov	r3, r1
 800dad0:	42a6      	cmp	r6, r4
 800dad2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800dad6:	f04f 0200 	mov.w	r2, #0
 800dada:	d124      	bne.n	800db26 <_dtoa_r+0x626>
 800dadc:	4baf      	ldr	r3, [pc, #700]	@ (800dd9c <_dtoa_r+0x89c>)
 800dade:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800dae2:	f7f2 fbd3 	bl	800028c <__adddf3>
 800dae6:	4602      	mov	r2, r0
 800dae8:	460b      	mov	r3, r1
 800daea:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800daee:	f7f3 f813 	bl	8000b18 <__aeabi_dcmpgt>
 800daf2:	2800      	cmp	r0, #0
 800daf4:	d163      	bne.n	800dbbe <_dtoa_r+0x6be>
 800daf6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800dafa:	49a8      	ldr	r1, [pc, #672]	@ (800dd9c <_dtoa_r+0x89c>)
 800dafc:	2000      	movs	r0, #0
 800dafe:	f7f2 fbc3 	bl	8000288 <__aeabi_dsub>
 800db02:	4602      	mov	r2, r0
 800db04:	460b      	mov	r3, r1
 800db06:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800db0a:	f7f2 ffe7 	bl	8000adc <__aeabi_dcmplt>
 800db0e:	2800      	cmp	r0, #0
 800db10:	f43f af14 	beq.w	800d93c <_dtoa_r+0x43c>
 800db14:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800db16:	1e73      	subs	r3, r6, #1
 800db18:	9313      	str	r3, [sp, #76]	@ 0x4c
 800db1a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800db1e:	2b30      	cmp	r3, #48	@ 0x30
 800db20:	d0f8      	beq.n	800db14 <_dtoa_r+0x614>
 800db22:	4647      	mov	r7, r8
 800db24:	e03b      	b.n	800db9e <_dtoa_r+0x69e>
 800db26:	4b9e      	ldr	r3, [pc, #632]	@ (800dda0 <_dtoa_r+0x8a0>)
 800db28:	f7f2 fd66 	bl	80005f8 <__aeabi_dmul>
 800db2c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800db30:	e7bc      	b.n	800daac <_dtoa_r+0x5ac>
 800db32:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800db36:	4656      	mov	r6, sl
 800db38:	e9dd 2300 	ldrd	r2, r3, [sp]
 800db3c:	4620      	mov	r0, r4
 800db3e:	4629      	mov	r1, r5
 800db40:	f7f2 fe84 	bl	800084c <__aeabi_ddiv>
 800db44:	f7f3 f808 	bl	8000b58 <__aeabi_d2iz>
 800db48:	4680      	mov	r8, r0
 800db4a:	f7f2 fceb 	bl	8000524 <__aeabi_i2d>
 800db4e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800db52:	f7f2 fd51 	bl	80005f8 <__aeabi_dmul>
 800db56:	4602      	mov	r2, r0
 800db58:	460b      	mov	r3, r1
 800db5a:	4620      	mov	r0, r4
 800db5c:	4629      	mov	r1, r5
 800db5e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800db62:	f7f2 fb91 	bl	8000288 <__aeabi_dsub>
 800db66:	f806 4b01 	strb.w	r4, [r6], #1
 800db6a:	9d03      	ldr	r5, [sp, #12]
 800db6c:	eba6 040a 	sub.w	r4, r6, sl
 800db70:	42a5      	cmp	r5, r4
 800db72:	4602      	mov	r2, r0
 800db74:	460b      	mov	r3, r1
 800db76:	d133      	bne.n	800dbe0 <_dtoa_r+0x6e0>
 800db78:	f7f2 fb88 	bl	800028c <__adddf3>
 800db7c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800db80:	4604      	mov	r4, r0
 800db82:	460d      	mov	r5, r1
 800db84:	f7f2 ffc8 	bl	8000b18 <__aeabi_dcmpgt>
 800db88:	b9c0      	cbnz	r0, 800dbbc <_dtoa_r+0x6bc>
 800db8a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800db8e:	4620      	mov	r0, r4
 800db90:	4629      	mov	r1, r5
 800db92:	f7f2 ff99 	bl	8000ac8 <__aeabi_dcmpeq>
 800db96:	b110      	cbz	r0, 800db9e <_dtoa_r+0x69e>
 800db98:	f018 0f01 	tst.w	r8, #1
 800db9c:	d10e      	bne.n	800dbbc <_dtoa_r+0x6bc>
 800db9e:	9902      	ldr	r1, [sp, #8]
 800dba0:	4648      	mov	r0, r9
 800dba2:	f000 fb07 	bl	800e1b4 <_Bfree>
 800dba6:	2300      	movs	r3, #0
 800dba8:	7033      	strb	r3, [r6, #0]
 800dbaa:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800dbac:	3701      	adds	r7, #1
 800dbae:	601f      	str	r7, [r3, #0]
 800dbb0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dbb2:	2b00      	cmp	r3, #0
 800dbb4:	f000 824b 	beq.w	800e04e <_dtoa_r+0xb4e>
 800dbb8:	601e      	str	r6, [r3, #0]
 800dbba:	e248      	b.n	800e04e <_dtoa_r+0xb4e>
 800dbbc:	46b8      	mov	r8, r7
 800dbbe:	4633      	mov	r3, r6
 800dbc0:	461e      	mov	r6, r3
 800dbc2:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800dbc6:	2a39      	cmp	r2, #57	@ 0x39
 800dbc8:	d106      	bne.n	800dbd8 <_dtoa_r+0x6d8>
 800dbca:	459a      	cmp	sl, r3
 800dbcc:	d1f8      	bne.n	800dbc0 <_dtoa_r+0x6c0>
 800dbce:	2230      	movs	r2, #48	@ 0x30
 800dbd0:	f108 0801 	add.w	r8, r8, #1
 800dbd4:	f88a 2000 	strb.w	r2, [sl]
 800dbd8:	781a      	ldrb	r2, [r3, #0]
 800dbda:	3201      	adds	r2, #1
 800dbdc:	701a      	strb	r2, [r3, #0]
 800dbde:	e7a0      	b.n	800db22 <_dtoa_r+0x622>
 800dbe0:	4b6f      	ldr	r3, [pc, #444]	@ (800dda0 <_dtoa_r+0x8a0>)
 800dbe2:	2200      	movs	r2, #0
 800dbe4:	f7f2 fd08 	bl	80005f8 <__aeabi_dmul>
 800dbe8:	2200      	movs	r2, #0
 800dbea:	2300      	movs	r3, #0
 800dbec:	4604      	mov	r4, r0
 800dbee:	460d      	mov	r5, r1
 800dbf0:	f7f2 ff6a 	bl	8000ac8 <__aeabi_dcmpeq>
 800dbf4:	2800      	cmp	r0, #0
 800dbf6:	d09f      	beq.n	800db38 <_dtoa_r+0x638>
 800dbf8:	e7d1      	b.n	800db9e <_dtoa_r+0x69e>
 800dbfa:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800dbfc:	2a00      	cmp	r2, #0
 800dbfe:	f000 80ea 	beq.w	800ddd6 <_dtoa_r+0x8d6>
 800dc02:	9a07      	ldr	r2, [sp, #28]
 800dc04:	2a01      	cmp	r2, #1
 800dc06:	f300 80cd 	bgt.w	800dda4 <_dtoa_r+0x8a4>
 800dc0a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800dc0c:	2a00      	cmp	r2, #0
 800dc0e:	f000 80c1 	beq.w	800dd94 <_dtoa_r+0x894>
 800dc12:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800dc16:	9c08      	ldr	r4, [sp, #32]
 800dc18:	9e00      	ldr	r6, [sp, #0]
 800dc1a:	9a00      	ldr	r2, [sp, #0]
 800dc1c:	441a      	add	r2, r3
 800dc1e:	9200      	str	r2, [sp, #0]
 800dc20:	9a06      	ldr	r2, [sp, #24]
 800dc22:	2101      	movs	r1, #1
 800dc24:	441a      	add	r2, r3
 800dc26:	4648      	mov	r0, r9
 800dc28:	9206      	str	r2, [sp, #24]
 800dc2a:	f000 fb77 	bl	800e31c <__i2b>
 800dc2e:	4605      	mov	r5, r0
 800dc30:	b166      	cbz	r6, 800dc4c <_dtoa_r+0x74c>
 800dc32:	9b06      	ldr	r3, [sp, #24]
 800dc34:	2b00      	cmp	r3, #0
 800dc36:	dd09      	ble.n	800dc4c <_dtoa_r+0x74c>
 800dc38:	42b3      	cmp	r3, r6
 800dc3a:	9a00      	ldr	r2, [sp, #0]
 800dc3c:	bfa8      	it	ge
 800dc3e:	4633      	movge	r3, r6
 800dc40:	1ad2      	subs	r2, r2, r3
 800dc42:	9200      	str	r2, [sp, #0]
 800dc44:	9a06      	ldr	r2, [sp, #24]
 800dc46:	1af6      	subs	r6, r6, r3
 800dc48:	1ad3      	subs	r3, r2, r3
 800dc4a:	9306      	str	r3, [sp, #24]
 800dc4c:	9b08      	ldr	r3, [sp, #32]
 800dc4e:	b30b      	cbz	r3, 800dc94 <_dtoa_r+0x794>
 800dc50:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	f000 80c6 	beq.w	800dde4 <_dtoa_r+0x8e4>
 800dc58:	2c00      	cmp	r4, #0
 800dc5a:	f000 80c0 	beq.w	800ddde <_dtoa_r+0x8de>
 800dc5e:	4629      	mov	r1, r5
 800dc60:	4622      	mov	r2, r4
 800dc62:	4648      	mov	r0, r9
 800dc64:	f000 fc12 	bl	800e48c <__pow5mult>
 800dc68:	9a02      	ldr	r2, [sp, #8]
 800dc6a:	4601      	mov	r1, r0
 800dc6c:	4605      	mov	r5, r0
 800dc6e:	4648      	mov	r0, r9
 800dc70:	f000 fb6a 	bl	800e348 <__multiply>
 800dc74:	9902      	ldr	r1, [sp, #8]
 800dc76:	4680      	mov	r8, r0
 800dc78:	4648      	mov	r0, r9
 800dc7a:	f000 fa9b 	bl	800e1b4 <_Bfree>
 800dc7e:	9b08      	ldr	r3, [sp, #32]
 800dc80:	1b1b      	subs	r3, r3, r4
 800dc82:	9308      	str	r3, [sp, #32]
 800dc84:	f000 80b1 	beq.w	800ddea <_dtoa_r+0x8ea>
 800dc88:	9a08      	ldr	r2, [sp, #32]
 800dc8a:	4641      	mov	r1, r8
 800dc8c:	4648      	mov	r0, r9
 800dc8e:	f000 fbfd 	bl	800e48c <__pow5mult>
 800dc92:	9002      	str	r0, [sp, #8]
 800dc94:	2101      	movs	r1, #1
 800dc96:	4648      	mov	r0, r9
 800dc98:	f000 fb40 	bl	800e31c <__i2b>
 800dc9c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dc9e:	4604      	mov	r4, r0
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	f000 81d8 	beq.w	800e056 <_dtoa_r+0xb56>
 800dca6:	461a      	mov	r2, r3
 800dca8:	4601      	mov	r1, r0
 800dcaa:	4648      	mov	r0, r9
 800dcac:	f000 fbee 	bl	800e48c <__pow5mult>
 800dcb0:	9b07      	ldr	r3, [sp, #28]
 800dcb2:	2b01      	cmp	r3, #1
 800dcb4:	4604      	mov	r4, r0
 800dcb6:	f300 809f 	bgt.w	800ddf8 <_dtoa_r+0x8f8>
 800dcba:	9b04      	ldr	r3, [sp, #16]
 800dcbc:	2b00      	cmp	r3, #0
 800dcbe:	f040 8097 	bne.w	800ddf0 <_dtoa_r+0x8f0>
 800dcc2:	9b05      	ldr	r3, [sp, #20]
 800dcc4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dcc8:	2b00      	cmp	r3, #0
 800dcca:	f040 8093 	bne.w	800ddf4 <_dtoa_r+0x8f4>
 800dcce:	9b05      	ldr	r3, [sp, #20]
 800dcd0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800dcd4:	0d1b      	lsrs	r3, r3, #20
 800dcd6:	051b      	lsls	r3, r3, #20
 800dcd8:	b133      	cbz	r3, 800dce8 <_dtoa_r+0x7e8>
 800dcda:	9b00      	ldr	r3, [sp, #0]
 800dcdc:	3301      	adds	r3, #1
 800dcde:	9300      	str	r3, [sp, #0]
 800dce0:	9b06      	ldr	r3, [sp, #24]
 800dce2:	3301      	adds	r3, #1
 800dce4:	9306      	str	r3, [sp, #24]
 800dce6:	2301      	movs	r3, #1
 800dce8:	9308      	str	r3, [sp, #32]
 800dcea:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	f000 81b8 	beq.w	800e062 <_dtoa_r+0xb62>
 800dcf2:	6923      	ldr	r3, [r4, #16]
 800dcf4:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800dcf8:	6918      	ldr	r0, [r3, #16]
 800dcfa:	f000 fac3 	bl	800e284 <__hi0bits>
 800dcfe:	f1c0 0020 	rsb	r0, r0, #32
 800dd02:	9b06      	ldr	r3, [sp, #24]
 800dd04:	4418      	add	r0, r3
 800dd06:	f010 001f 	ands.w	r0, r0, #31
 800dd0a:	f000 8082 	beq.w	800de12 <_dtoa_r+0x912>
 800dd0e:	f1c0 0320 	rsb	r3, r0, #32
 800dd12:	2b04      	cmp	r3, #4
 800dd14:	dd73      	ble.n	800ddfe <_dtoa_r+0x8fe>
 800dd16:	9b00      	ldr	r3, [sp, #0]
 800dd18:	f1c0 001c 	rsb	r0, r0, #28
 800dd1c:	4403      	add	r3, r0
 800dd1e:	9300      	str	r3, [sp, #0]
 800dd20:	9b06      	ldr	r3, [sp, #24]
 800dd22:	4403      	add	r3, r0
 800dd24:	4406      	add	r6, r0
 800dd26:	9306      	str	r3, [sp, #24]
 800dd28:	9b00      	ldr	r3, [sp, #0]
 800dd2a:	2b00      	cmp	r3, #0
 800dd2c:	dd05      	ble.n	800dd3a <_dtoa_r+0x83a>
 800dd2e:	9902      	ldr	r1, [sp, #8]
 800dd30:	461a      	mov	r2, r3
 800dd32:	4648      	mov	r0, r9
 800dd34:	f000 fc04 	bl	800e540 <__lshift>
 800dd38:	9002      	str	r0, [sp, #8]
 800dd3a:	9b06      	ldr	r3, [sp, #24]
 800dd3c:	2b00      	cmp	r3, #0
 800dd3e:	dd05      	ble.n	800dd4c <_dtoa_r+0x84c>
 800dd40:	4621      	mov	r1, r4
 800dd42:	461a      	mov	r2, r3
 800dd44:	4648      	mov	r0, r9
 800dd46:	f000 fbfb 	bl	800e540 <__lshift>
 800dd4a:	4604      	mov	r4, r0
 800dd4c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dd4e:	2b00      	cmp	r3, #0
 800dd50:	d061      	beq.n	800de16 <_dtoa_r+0x916>
 800dd52:	9802      	ldr	r0, [sp, #8]
 800dd54:	4621      	mov	r1, r4
 800dd56:	f000 fc5f 	bl	800e618 <__mcmp>
 800dd5a:	2800      	cmp	r0, #0
 800dd5c:	da5b      	bge.n	800de16 <_dtoa_r+0x916>
 800dd5e:	2300      	movs	r3, #0
 800dd60:	9902      	ldr	r1, [sp, #8]
 800dd62:	220a      	movs	r2, #10
 800dd64:	4648      	mov	r0, r9
 800dd66:	f000 fa47 	bl	800e1f8 <__multadd>
 800dd6a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dd6c:	9002      	str	r0, [sp, #8]
 800dd6e:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800dd72:	2b00      	cmp	r3, #0
 800dd74:	f000 8177 	beq.w	800e066 <_dtoa_r+0xb66>
 800dd78:	4629      	mov	r1, r5
 800dd7a:	2300      	movs	r3, #0
 800dd7c:	220a      	movs	r2, #10
 800dd7e:	4648      	mov	r0, r9
 800dd80:	f000 fa3a 	bl	800e1f8 <__multadd>
 800dd84:	f1bb 0f00 	cmp.w	fp, #0
 800dd88:	4605      	mov	r5, r0
 800dd8a:	dc6f      	bgt.n	800de6c <_dtoa_r+0x96c>
 800dd8c:	9b07      	ldr	r3, [sp, #28]
 800dd8e:	2b02      	cmp	r3, #2
 800dd90:	dc49      	bgt.n	800de26 <_dtoa_r+0x926>
 800dd92:	e06b      	b.n	800de6c <_dtoa_r+0x96c>
 800dd94:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800dd96:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800dd9a:	e73c      	b.n	800dc16 <_dtoa_r+0x716>
 800dd9c:	3fe00000 	.word	0x3fe00000
 800dda0:	40240000 	.word	0x40240000
 800dda4:	9b03      	ldr	r3, [sp, #12]
 800dda6:	1e5c      	subs	r4, r3, #1
 800dda8:	9b08      	ldr	r3, [sp, #32]
 800ddaa:	42a3      	cmp	r3, r4
 800ddac:	db09      	blt.n	800ddc2 <_dtoa_r+0x8c2>
 800ddae:	1b1c      	subs	r4, r3, r4
 800ddb0:	9b03      	ldr	r3, [sp, #12]
 800ddb2:	2b00      	cmp	r3, #0
 800ddb4:	f6bf af30 	bge.w	800dc18 <_dtoa_r+0x718>
 800ddb8:	9b00      	ldr	r3, [sp, #0]
 800ddba:	9a03      	ldr	r2, [sp, #12]
 800ddbc:	1a9e      	subs	r6, r3, r2
 800ddbe:	2300      	movs	r3, #0
 800ddc0:	e72b      	b.n	800dc1a <_dtoa_r+0x71a>
 800ddc2:	9b08      	ldr	r3, [sp, #32]
 800ddc4:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ddc6:	9408      	str	r4, [sp, #32]
 800ddc8:	1ae3      	subs	r3, r4, r3
 800ddca:	441a      	add	r2, r3
 800ddcc:	9e00      	ldr	r6, [sp, #0]
 800ddce:	9b03      	ldr	r3, [sp, #12]
 800ddd0:	920d      	str	r2, [sp, #52]	@ 0x34
 800ddd2:	2400      	movs	r4, #0
 800ddd4:	e721      	b.n	800dc1a <_dtoa_r+0x71a>
 800ddd6:	9c08      	ldr	r4, [sp, #32]
 800ddd8:	9e00      	ldr	r6, [sp, #0]
 800ddda:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800dddc:	e728      	b.n	800dc30 <_dtoa_r+0x730>
 800ddde:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800dde2:	e751      	b.n	800dc88 <_dtoa_r+0x788>
 800dde4:	9a08      	ldr	r2, [sp, #32]
 800dde6:	9902      	ldr	r1, [sp, #8]
 800dde8:	e750      	b.n	800dc8c <_dtoa_r+0x78c>
 800ddea:	f8cd 8008 	str.w	r8, [sp, #8]
 800ddee:	e751      	b.n	800dc94 <_dtoa_r+0x794>
 800ddf0:	2300      	movs	r3, #0
 800ddf2:	e779      	b.n	800dce8 <_dtoa_r+0x7e8>
 800ddf4:	9b04      	ldr	r3, [sp, #16]
 800ddf6:	e777      	b.n	800dce8 <_dtoa_r+0x7e8>
 800ddf8:	2300      	movs	r3, #0
 800ddfa:	9308      	str	r3, [sp, #32]
 800ddfc:	e779      	b.n	800dcf2 <_dtoa_r+0x7f2>
 800ddfe:	d093      	beq.n	800dd28 <_dtoa_r+0x828>
 800de00:	9a00      	ldr	r2, [sp, #0]
 800de02:	331c      	adds	r3, #28
 800de04:	441a      	add	r2, r3
 800de06:	9200      	str	r2, [sp, #0]
 800de08:	9a06      	ldr	r2, [sp, #24]
 800de0a:	441a      	add	r2, r3
 800de0c:	441e      	add	r6, r3
 800de0e:	9206      	str	r2, [sp, #24]
 800de10:	e78a      	b.n	800dd28 <_dtoa_r+0x828>
 800de12:	4603      	mov	r3, r0
 800de14:	e7f4      	b.n	800de00 <_dtoa_r+0x900>
 800de16:	9b03      	ldr	r3, [sp, #12]
 800de18:	2b00      	cmp	r3, #0
 800de1a:	46b8      	mov	r8, r7
 800de1c:	dc20      	bgt.n	800de60 <_dtoa_r+0x960>
 800de1e:	469b      	mov	fp, r3
 800de20:	9b07      	ldr	r3, [sp, #28]
 800de22:	2b02      	cmp	r3, #2
 800de24:	dd1e      	ble.n	800de64 <_dtoa_r+0x964>
 800de26:	f1bb 0f00 	cmp.w	fp, #0
 800de2a:	f47f adb1 	bne.w	800d990 <_dtoa_r+0x490>
 800de2e:	4621      	mov	r1, r4
 800de30:	465b      	mov	r3, fp
 800de32:	2205      	movs	r2, #5
 800de34:	4648      	mov	r0, r9
 800de36:	f000 f9df 	bl	800e1f8 <__multadd>
 800de3a:	4601      	mov	r1, r0
 800de3c:	4604      	mov	r4, r0
 800de3e:	9802      	ldr	r0, [sp, #8]
 800de40:	f000 fbea 	bl	800e618 <__mcmp>
 800de44:	2800      	cmp	r0, #0
 800de46:	f77f ada3 	ble.w	800d990 <_dtoa_r+0x490>
 800de4a:	4656      	mov	r6, sl
 800de4c:	2331      	movs	r3, #49	@ 0x31
 800de4e:	f806 3b01 	strb.w	r3, [r6], #1
 800de52:	f108 0801 	add.w	r8, r8, #1
 800de56:	e59f      	b.n	800d998 <_dtoa_r+0x498>
 800de58:	9c03      	ldr	r4, [sp, #12]
 800de5a:	46b8      	mov	r8, r7
 800de5c:	4625      	mov	r5, r4
 800de5e:	e7f4      	b.n	800de4a <_dtoa_r+0x94a>
 800de60:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800de64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800de66:	2b00      	cmp	r3, #0
 800de68:	f000 8101 	beq.w	800e06e <_dtoa_r+0xb6e>
 800de6c:	2e00      	cmp	r6, #0
 800de6e:	dd05      	ble.n	800de7c <_dtoa_r+0x97c>
 800de70:	4629      	mov	r1, r5
 800de72:	4632      	mov	r2, r6
 800de74:	4648      	mov	r0, r9
 800de76:	f000 fb63 	bl	800e540 <__lshift>
 800de7a:	4605      	mov	r5, r0
 800de7c:	9b08      	ldr	r3, [sp, #32]
 800de7e:	2b00      	cmp	r3, #0
 800de80:	d05c      	beq.n	800df3c <_dtoa_r+0xa3c>
 800de82:	6869      	ldr	r1, [r5, #4]
 800de84:	4648      	mov	r0, r9
 800de86:	f000 f955 	bl	800e134 <_Balloc>
 800de8a:	4606      	mov	r6, r0
 800de8c:	b928      	cbnz	r0, 800de9a <_dtoa_r+0x99a>
 800de8e:	4b82      	ldr	r3, [pc, #520]	@ (800e098 <_dtoa_r+0xb98>)
 800de90:	4602      	mov	r2, r0
 800de92:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800de96:	f7ff bb4a 	b.w	800d52e <_dtoa_r+0x2e>
 800de9a:	692a      	ldr	r2, [r5, #16]
 800de9c:	3202      	adds	r2, #2
 800de9e:	0092      	lsls	r2, r2, #2
 800dea0:	f105 010c 	add.w	r1, r5, #12
 800dea4:	300c      	adds	r0, #12
 800dea6:	f7ff fa76 	bl	800d396 <memcpy>
 800deaa:	2201      	movs	r2, #1
 800deac:	4631      	mov	r1, r6
 800deae:	4648      	mov	r0, r9
 800deb0:	f000 fb46 	bl	800e540 <__lshift>
 800deb4:	f10a 0301 	add.w	r3, sl, #1
 800deb8:	9300      	str	r3, [sp, #0]
 800deba:	eb0a 030b 	add.w	r3, sl, fp
 800debe:	9308      	str	r3, [sp, #32]
 800dec0:	9b04      	ldr	r3, [sp, #16]
 800dec2:	f003 0301 	and.w	r3, r3, #1
 800dec6:	462f      	mov	r7, r5
 800dec8:	9306      	str	r3, [sp, #24]
 800deca:	4605      	mov	r5, r0
 800decc:	9b00      	ldr	r3, [sp, #0]
 800dece:	9802      	ldr	r0, [sp, #8]
 800ded0:	4621      	mov	r1, r4
 800ded2:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800ded6:	f7ff fa8b 	bl	800d3f0 <quorem>
 800deda:	4603      	mov	r3, r0
 800dedc:	3330      	adds	r3, #48	@ 0x30
 800dede:	9003      	str	r0, [sp, #12]
 800dee0:	4639      	mov	r1, r7
 800dee2:	9802      	ldr	r0, [sp, #8]
 800dee4:	9309      	str	r3, [sp, #36]	@ 0x24
 800dee6:	f000 fb97 	bl	800e618 <__mcmp>
 800deea:	462a      	mov	r2, r5
 800deec:	9004      	str	r0, [sp, #16]
 800deee:	4621      	mov	r1, r4
 800def0:	4648      	mov	r0, r9
 800def2:	f000 fbad 	bl	800e650 <__mdiff>
 800def6:	68c2      	ldr	r2, [r0, #12]
 800def8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800defa:	4606      	mov	r6, r0
 800defc:	bb02      	cbnz	r2, 800df40 <_dtoa_r+0xa40>
 800defe:	4601      	mov	r1, r0
 800df00:	9802      	ldr	r0, [sp, #8]
 800df02:	f000 fb89 	bl	800e618 <__mcmp>
 800df06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df08:	4602      	mov	r2, r0
 800df0a:	4631      	mov	r1, r6
 800df0c:	4648      	mov	r0, r9
 800df0e:	920c      	str	r2, [sp, #48]	@ 0x30
 800df10:	9309      	str	r3, [sp, #36]	@ 0x24
 800df12:	f000 f94f 	bl	800e1b4 <_Bfree>
 800df16:	9b07      	ldr	r3, [sp, #28]
 800df18:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800df1a:	9e00      	ldr	r6, [sp, #0]
 800df1c:	ea42 0103 	orr.w	r1, r2, r3
 800df20:	9b06      	ldr	r3, [sp, #24]
 800df22:	4319      	orrs	r1, r3
 800df24:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800df26:	d10d      	bne.n	800df44 <_dtoa_r+0xa44>
 800df28:	2b39      	cmp	r3, #57	@ 0x39
 800df2a:	d027      	beq.n	800df7c <_dtoa_r+0xa7c>
 800df2c:	9a04      	ldr	r2, [sp, #16]
 800df2e:	2a00      	cmp	r2, #0
 800df30:	dd01      	ble.n	800df36 <_dtoa_r+0xa36>
 800df32:	9b03      	ldr	r3, [sp, #12]
 800df34:	3331      	adds	r3, #49	@ 0x31
 800df36:	f88b 3000 	strb.w	r3, [fp]
 800df3a:	e52e      	b.n	800d99a <_dtoa_r+0x49a>
 800df3c:	4628      	mov	r0, r5
 800df3e:	e7b9      	b.n	800deb4 <_dtoa_r+0x9b4>
 800df40:	2201      	movs	r2, #1
 800df42:	e7e2      	b.n	800df0a <_dtoa_r+0xa0a>
 800df44:	9904      	ldr	r1, [sp, #16]
 800df46:	2900      	cmp	r1, #0
 800df48:	db04      	blt.n	800df54 <_dtoa_r+0xa54>
 800df4a:	9807      	ldr	r0, [sp, #28]
 800df4c:	4301      	orrs	r1, r0
 800df4e:	9806      	ldr	r0, [sp, #24]
 800df50:	4301      	orrs	r1, r0
 800df52:	d120      	bne.n	800df96 <_dtoa_r+0xa96>
 800df54:	2a00      	cmp	r2, #0
 800df56:	ddee      	ble.n	800df36 <_dtoa_r+0xa36>
 800df58:	9902      	ldr	r1, [sp, #8]
 800df5a:	9300      	str	r3, [sp, #0]
 800df5c:	2201      	movs	r2, #1
 800df5e:	4648      	mov	r0, r9
 800df60:	f000 faee 	bl	800e540 <__lshift>
 800df64:	4621      	mov	r1, r4
 800df66:	9002      	str	r0, [sp, #8]
 800df68:	f000 fb56 	bl	800e618 <__mcmp>
 800df6c:	2800      	cmp	r0, #0
 800df6e:	9b00      	ldr	r3, [sp, #0]
 800df70:	dc02      	bgt.n	800df78 <_dtoa_r+0xa78>
 800df72:	d1e0      	bne.n	800df36 <_dtoa_r+0xa36>
 800df74:	07da      	lsls	r2, r3, #31
 800df76:	d5de      	bpl.n	800df36 <_dtoa_r+0xa36>
 800df78:	2b39      	cmp	r3, #57	@ 0x39
 800df7a:	d1da      	bne.n	800df32 <_dtoa_r+0xa32>
 800df7c:	2339      	movs	r3, #57	@ 0x39
 800df7e:	f88b 3000 	strb.w	r3, [fp]
 800df82:	4633      	mov	r3, r6
 800df84:	461e      	mov	r6, r3
 800df86:	3b01      	subs	r3, #1
 800df88:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800df8c:	2a39      	cmp	r2, #57	@ 0x39
 800df8e:	d04e      	beq.n	800e02e <_dtoa_r+0xb2e>
 800df90:	3201      	adds	r2, #1
 800df92:	701a      	strb	r2, [r3, #0]
 800df94:	e501      	b.n	800d99a <_dtoa_r+0x49a>
 800df96:	2a00      	cmp	r2, #0
 800df98:	dd03      	ble.n	800dfa2 <_dtoa_r+0xaa2>
 800df9a:	2b39      	cmp	r3, #57	@ 0x39
 800df9c:	d0ee      	beq.n	800df7c <_dtoa_r+0xa7c>
 800df9e:	3301      	adds	r3, #1
 800dfa0:	e7c9      	b.n	800df36 <_dtoa_r+0xa36>
 800dfa2:	9a00      	ldr	r2, [sp, #0]
 800dfa4:	9908      	ldr	r1, [sp, #32]
 800dfa6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800dfaa:	428a      	cmp	r2, r1
 800dfac:	d028      	beq.n	800e000 <_dtoa_r+0xb00>
 800dfae:	9902      	ldr	r1, [sp, #8]
 800dfb0:	2300      	movs	r3, #0
 800dfb2:	220a      	movs	r2, #10
 800dfb4:	4648      	mov	r0, r9
 800dfb6:	f000 f91f 	bl	800e1f8 <__multadd>
 800dfba:	42af      	cmp	r7, r5
 800dfbc:	9002      	str	r0, [sp, #8]
 800dfbe:	f04f 0300 	mov.w	r3, #0
 800dfc2:	f04f 020a 	mov.w	r2, #10
 800dfc6:	4639      	mov	r1, r7
 800dfc8:	4648      	mov	r0, r9
 800dfca:	d107      	bne.n	800dfdc <_dtoa_r+0xadc>
 800dfcc:	f000 f914 	bl	800e1f8 <__multadd>
 800dfd0:	4607      	mov	r7, r0
 800dfd2:	4605      	mov	r5, r0
 800dfd4:	9b00      	ldr	r3, [sp, #0]
 800dfd6:	3301      	adds	r3, #1
 800dfd8:	9300      	str	r3, [sp, #0]
 800dfda:	e777      	b.n	800decc <_dtoa_r+0x9cc>
 800dfdc:	f000 f90c 	bl	800e1f8 <__multadd>
 800dfe0:	4629      	mov	r1, r5
 800dfe2:	4607      	mov	r7, r0
 800dfe4:	2300      	movs	r3, #0
 800dfe6:	220a      	movs	r2, #10
 800dfe8:	4648      	mov	r0, r9
 800dfea:	f000 f905 	bl	800e1f8 <__multadd>
 800dfee:	4605      	mov	r5, r0
 800dff0:	e7f0      	b.n	800dfd4 <_dtoa_r+0xad4>
 800dff2:	f1bb 0f00 	cmp.w	fp, #0
 800dff6:	bfcc      	ite	gt
 800dff8:	465e      	movgt	r6, fp
 800dffa:	2601      	movle	r6, #1
 800dffc:	4456      	add	r6, sl
 800dffe:	2700      	movs	r7, #0
 800e000:	9902      	ldr	r1, [sp, #8]
 800e002:	9300      	str	r3, [sp, #0]
 800e004:	2201      	movs	r2, #1
 800e006:	4648      	mov	r0, r9
 800e008:	f000 fa9a 	bl	800e540 <__lshift>
 800e00c:	4621      	mov	r1, r4
 800e00e:	9002      	str	r0, [sp, #8]
 800e010:	f000 fb02 	bl	800e618 <__mcmp>
 800e014:	2800      	cmp	r0, #0
 800e016:	dcb4      	bgt.n	800df82 <_dtoa_r+0xa82>
 800e018:	d102      	bne.n	800e020 <_dtoa_r+0xb20>
 800e01a:	9b00      	ldr	r3, [sp, #0]
 800e01c:	07db      	lsls	r3, r3, #31
 800e01e:	d4b0      	bmi.n	800df82 <_dtoa_r+0xa82>
 800e020:	4633      	mov	r3, r6
 800e022:	461e      	mov	r6, r3
 800e024:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e028:	2a30      	cmp	r2, #48	@ 0x30
 800e02a:	d0fa      	beq.n	800e022 <_dtoa_r+0xb22>
 800e02c:	e4b5      	b.n	800d99a <_dtoa_r+0x49a>
 800e02e:	459a      	cmp	sl, r3
 800e030:	d1a8      	bne.n	800df84 <_dtoa_r+0xa84>
 800e032:	2331      	movs	r3, #49	@ 0x31
 800e034:	f108 0801 	add.w	r8, r8, #1
 800e038:	f88a 3000 	strb.w	r3, [sl]
 800e03c:	e4ad      	b.n	800d99a <_dtoa_r+0x49a>
 800e03e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e040:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800e09c <_dtoa_r+0xb9c>
 800e044:	b11b      	cbz	r3, 800e04e <_dtoa_r+0xb4e>
 800e046:	f10a 0308 	add.w	r3, sl, #8
 800e04a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e04c:	6013      	str	r3, [r2, #0]
 800e04e:	4650      	mov	r0, sl
 800e050:	b017      	add	sp, #92	@ 0x5c
 800e052:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e056:	9b07      	ldr	r3, [sp, #28]
 800e058:	2b01      	cmp	r3, #1
 800e05a:	f77f ae2e 	ble.w	800dcba <_dtoa_r+0x7ba>
 800e05e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e060:	9308      	str	r3, [sp, #32]
 800e062:	2001      	movs	r0, #1
 800e064:	e64d      	b.n	800dd02 <_dtoa_r+0x802>
 800e066:	f1bb 0f00 	cmp.w	fp, #0
 800e06a:	f77f aed9 	ble.w	800de20 <_dtoa_r+0x920>
 800e06e:	4656      	mov	r6, sl
 800e070:	9802      	ldr	r0, [sp, #8]
 800e072:	4621      	mov	r1, r4
 800e074:	f7ff f9bc 	bl	800d3f0 <quorem>
 800e078:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800e07c:	f806 3b01 	strb.w	r3, [r6], #1
 800e080:	eba6 020a 	sub.w	r2, r6, sl
 800e084:	4593      	cmp	fp, r2
 800e086:	ddb4      	ble.n	800dff2 <_dtoa_r+0xaf2>
 800e088:	9902      	ldr	r1, [sp, #8]
 800e08a:	2300      	movs	r3, #0
 800e08c:	220a      	movs	r2, #10
 800e08e:	4648      	mov	r0, r9
 800e090:	f000 f8b2 	bl	800e1f8 <__multadd>
 800e094:	9002      	str	r0, [sp, #8]
 800e096:	e7eb      	b.n	800e070 <_dtoa_r+0xb70>
 800e098:	08010ab4 	.word	0x08010ab4
 800e09c:	08010a4f 	.word	0x08010a4f

0800e0a0 <_free_r>:
 800e0a0:	b538      	push	{r3, r4, r5, lr}
 800e0a2:	4605      	mov	r5, r0
 800e0a4:	2900      	cmp	r1, #0
 800e0a6:	d041      	beq.n	800e12c <_free_r+0x8c>
 800e0a8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800e0ac:	1f0c      	subs	r4, r1, #4
 800e0ae:	2b00      	cmp	r3, #0
 800e0b0:	bfb8      	it	lt
 800e0b2:	18e4      	addlt	r4, r4, r3
 800e0b4:	f7fe fa36 	bl	800c524 <__malloc_lock>
 800e0b8:	4a1d      	ldr	r2, [pc, #116]	@ (800e130 <_free_r+0x90>)
 800e0ba:	6813      	ldr	r3, [r2, #0]
 800e0bc:	b933      	cbnz	r3, 800e0cc <_free_r+0x2c>
 800e0be:	6063      	str	r3, [r4, #4]
 800e0c0:	6014      	str	r4, [r2, #0]
 800e0c2:	4628      	mov	r0, r5
 800e0c4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800e0c8:	f7fe ba32 	b.w	800c530 <__malloc_unlock>
 800e0cc:	42a3      	cmp	r3, r4
 800e0ce:	d908      	bls.n	800e0e2 <_free_r+0x42>
 800e0d0:	6820      	ldr	r0, [r4, #0]
 800e0d2:	1821      	adds	r1, r4, r0
 800e0d4:	428b      	cmp	r3, r1
 800e0d6:	bf01      	itttt	eq
 800e0d8:	6819      	ldreq	r1, [r3, #0]
 800e0da:	685b      	ldreq	r3, [r3, #4]
 800e0dc:	1809      	addeq	r1, r1, r0
 800e0de:	6021      	streq	r1, [r4, #0]
 800e0e0:	e7ed      	b.n	800e0be <_free_r+0x1e>
 800e0e2:	461a      	mov	r2, r3
 800e0e4:	685b      	ldr	r3, [r3, #4]
 800e0e6:	b10b      	cbz	r3, 800e0ec <_free_r+0x4c>
 800e0e8:	42a3      	cmp	r3, r4
 800e0ea:	d9fa      	bls.n	800e0e2 <_free_r+0x42>
 800e0ec:	6811      	ldr	r1, [r2, #0]
 800e0ee:	1850      	adds	r0, r2, r1
 800e0f0:	42a0      	cmp	r0, r4
 800e0f2:	d10b      	bne.n	800e10c <_free_r+0x6c>
 800e0f4:	6820      	ldr	r0, [r4, #0]
 800e0f6:	4401      	add	r1, r0
 800e0f8:	1850      	adds	r0, r2, r1
 800e0fa:	4283      	cmp	r3, r0
 800e0fc:	6011      	str	r1, [r2, #0]
 800e0fe:	d1e0      	bne.n	800e0c2 <_free_r+0x22>
 800e100:	6818      	ldr	r0, [r3, #0]
 800e102:	685b      	ldr	r3, [r3, #4]
 800e104:	6053      	str	r3, [r2, #4]
 800e106:	4408      	add	r0, r1
 800e108:	6010      	str	r0, [r2, #0]
 800e10a:	e7da      	b.n	800e0c2 <_free_r+0x22>
 800e10c:	d902      	bls.n	800e114 <_free_r+0x74>
 800e10e:	230c      	movs	r3, #12
 800e110:	602b      	str	r3, [r5, #0]
 800e112:	e7d6      	b.n	800e0c2 <_free_r+0x22>
 800e114:	6820      	ldr	r0, [r4, #0]
 800e116:	1821      	adds	r1, r4, r0
 800e118:	428b      	cmp	r3, r1
 800e11a:	bf04      	itt	eq
 800e11c:	6819      	ldreq	r1, [r3, #0]
 800e11e:	685b      	ldreq	r3, [r3, #4]
 800e120:	6063      	str	r3, [r4, #4]
 800e122:	bf04      	itt	eq
 800e124:	1809      	addeq	r1, r1, r0
 800e126:	6021      	streq	r1, [r4, #0]
 800e128:	6054      	str	r4, [r2, #4]
 800e12a:	e7ca      	b.n	800e0c2 <_free_r+0x22>
 800e12c:	bd38      	pop	{r3, r4, r5, pc}
 800e12e:	bf00      	nop
 800e130:	200022e0 	.word	0x200022e0

0800e134 <_Balloc>:
 800e134:	b570      	push	{r4, r5, r6, lr}
 800e136:	69c6      	ldr	r6, [r0, #28]
 800e138:	4604      	mov	r4, r0
 800e13a:	460d      	mov	r5, r1
 800e13c:	b976      	cbnz	r6, 800e15c <_Balloc+0x28>
 800e13e:	2010      	movs	r0, #16
 800e140:	f7fe f946 	bl	800c3d0 <malloc>
 800e144:	4602      	mov	r2, r0
 800e146:	61e0      	str	r0, [r4, #28]
 800e148:	b920      	cbnz	r0, 800e154 <_Balloc+0x20>
 800e14a:	4b18      	ldr	r3, [pc, #96]	@ (800e1ac <_Balloc+0x78>)
 800e14c:	4818      	ldr	r0, [pc, #96]	@ (800e1b0 <_Balloc+0x7c>)
 800e14e:	216b      	movs	r1, #107	@ 0x6b
 800e150:	f7ff f930 	bl	800d3b4 <__assert_func>
 800e154:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e158:	6006      	str	r6, [r0, #0]
 800e15a:	60c6      	str	r6, [r0, #12]
 800e15c:	69e6      	ldr	r6, [r4, #28]
 800e15e:	68f3      	ldr	r3, [r6, #12]
 800e160:	b183      	cbz	r3, 800e184 <_Balloc+0x50>
 800e162:	69e3      	ldr	r3, [r4, #28]
 800e164:	68db      	ldr	r3, [r3, #12]
 800e166:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800e16a:	b9b8      	cbnz	r0, 800e19c <_Balloc+0x68>
 800e16c:	2101      	movs	r1, #1
 800e16e:	fa01 f605 	lsl.w	r6, r1, r5
 800e172:	1d72      	adds	r2, r6, #5
 800e174:	0092      	lsls	r2, r2, #2
 800e176:	4620      	mov	r0, r4
 800e178:	f000 fde1 	bl	800ed3e <_calloc_r>
 800e17c:	b160      	cbz	r0, 800e198 <_Balloc+0x64>
 800e17e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800e182:	e00e      	b.n	800e1a2 <_Balloc+0x6e>
 800e184:	2221      	movs	r2, #33	@ 0x21
 800e186:	2104      	movs	r1, #4
 800e188:	4620      	mov	r0, r4
 800e18a:	f000 fdd8 	bl	800ed3e <_calloc_r>
 800e18e:	69e3      	ldr	r3, [r4, #28]
 800e190:	60f0      	str	r0, [r6, #12]
 800e192:	68db      	ldr	r3, [r3, #12]
 800e194:	2b00      	cmp	r3, #0
 800e196:	d1e4      	bne.n	800e162 <_Balloc+0x2e>
 800e198:	2000      	movs	r0, #0
 800e19a:	bd70      	pop	{r4, r5, r6, pc}
 800e19c:	6802      	ldr	r2, [r0, #0]
 800e19e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800e1a2:	2300      	movs	r3, #0
 800e1a4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e1a8:	e7f7      	b.n	800e19a <_Balloc+0x66>
 800e1aa:	bf00      	nop
 800e1ac:	08010970 	.word	0x08010970
 800e1b0:	08010ac5 	.word	0x08010ac5

0800e1b4 <_Bfree>:
 800e1b4:	b570      	push	{r4, r5, r6, lr}
 800e1b6:	69c6      	ldr	r6, [r0, #28]
 800e1b8:	4605      	mov	r5, r0
 800e1ba:	460c      	mov	r4, r1
 800e1bc:	b976      	cbnz	r6, 800e1dc <_Bfree+0x28>
 800e1be:	2010      	movs	r0, #16
 800e1c0:	f7fe f906 	bl	800c3d0 <malloc>
 800e1c4:	4602      	mov	r2, r0
 800e1c6:	61e8      	str	r0, [r5, #28]
 800e1c8:	b920      	cbnz	r0, 800e1d4 <_Bfree+0x20>
 800e1ca:	4b09      	ldr	r3, [pc, #36]	@ (800e1f0 <_Bfree+0x3c>)
 800e1cc:	4809      	ldr	r0, [pc, #36]	@ (800e1f4 <_Bfree+0x40>)
 800e1ce:	218f      	movs	r1, #143	@ 0x8f
 800e1d0:	f7ff f8f0 	bl	800d3b4 <__assert_func>
 800e1d4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800e1d8:	6006      	str	r6, [r0, #0]
 800e1da:	60c6      	str	r6, [r0, #12]
 800e1dc:	b13c      	cbz	r4, 800e1ee <_Bfree+0x3a>
 800e1de:	69eb      	ldr	r3, [r5, #28]
 800e1e0:	6862      	ldr	r2, [r4, #4]
 800e1e2:	68db      	ldr	r3, [r3, #12]
 800e1e4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e1e8:	6021      	str	r1, [r4, #0]
 800e1ea:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800e1ee:	bd70      	pop	{r4, r5, r6, pc}
 800e1f0:	08010970 	.word	0x08010970
 800e1f4:	08010ac5 	.word	0x08010ac5

0800e1f8 <__multadd>:
 800e1f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e1fc:	690d      	ldr	r5, [r1, #16]
 800e1fe:	4607      	mov	r7, r0
 800e200:	460c      	mov	r4, r1
 800e202:	461e      	mov	r6, r3
 800e204:	f101 0c14 	add.w	ip, r1, #20
 800e208:	2000      	movs	r0, #0
 800e20a:	f8dc 3000 	ldr.w	r3, [ip]
 800e20e:	b299      	uxth	r1, r3
 800e210:	fb02 6101 	mla	r1, r2, r1, r6
 800e214:	0c1e      	lsrs	r6, r3, #16
 800e216:	0c0b      	lsrs	r3, r1, #16
 800e218:	fb02 3306 	mla	r3, r2, r6, r3
 800e21c:	b289      	uxth	r1, r1
 800e21e:	3001      	adds	r0, #1
 800e220:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800e224:	4285      	cmp	r5, r0
 800e226:	f84c 1b04 	str.w	r1, [ip], #4
 800e22a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800e22e:	dcec      	bgt.n	800e20a <__multadd+0x12>
 800e230:	b30e      	cbz	r6, 800e276 <__multadd+0x7e>
 800e232:	68a3      	ldr	r3, [r4, #8]
 800e234:	42ab      	cmp	r3, r5
 800e236:	dc19      	bgt.n	800e26c <__multadd+0x74>
 800e238:	6861      	ldr	r1, [r4, #4]
 800e23a:	4638      	mov	r0, r7
 800e23c:	3101      	adds	r1, #1
 800e23e:	f7ff ff79 	bl	800e134 <_Balloc>
 800e242:	4680      	mov	r8, r0
 800e244:	b928      	cbnz	r0, 800e252 <__multadd+0x5a>
 800e246:	4602      	mov	r2, r0
 800e248:	4b0c      	ldr	r3, [pc, #48]	@ (800e27c <__multadd+0x84>)
 800e24a:	480d      	ldr	r0, [pc, #52]	@ (800e280 <__multadd+0x88>)
 800e24c:	21ba      	movs	r1, #186	@ 0xba
 800e24e:	f7ff f8b1 	bl	800d3b4 <__assert_func>
 800e252:	6922      	ldr	r2, [r4, #16]
 800e254:	3202      	adds	r2, #2
 800e256:	f104 010c 	add.w	r1, r4, #12
 800e25a:	0092      	lsls	r2, r2, #2
 800e25c:	300c      	adds	r0, #12
 800e25e:	f7ff f89a 	bl	800d396 <memcpy>
 800e262:	4621      	mov	r1, r4
 800e264:	4638      	mov	r0, r7
 800e266:	f7ff ffa5 	bl	800e1b4 <_Bfree>
 800e26a:	4644      	mov	r4, r8
 800e26c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e270:	3501      	adds	r5, #1
 800e272:	615e      	str	r6, [r3, #20]
 800e274:	6125      	str	r5, [r4, #16]
 800e276:	4620      	mov	r0, r4
 800e278:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e27c:	08010ab4 	.word	0x08010ab4
 800e280:	08010ac5 	.word	0x08010ac5

0800e284 <__hi0bits>:
 800e284:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800e288:	4603      	mov	r3, r0
 800e28a:	bf36      	itet	cc
 800e28c:	0403      	lslcc	r3, r0, #16
 800e28e:	2000      	movcs	r0, #0
 800e290:	2010      	movcc	r0, #16
 800e292:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800e296:	bf3c      	itt	cc
 800e298:	021b      	lslcc	r3, r3, #8
 800e29a:	3008      	addcc	r0, #8
 800e29c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800e2a0:	bf3c      	itt	cc
 800e2a2:	011b      	lslcc	r3, r3, #4
 800e2a4:	3004      	addcc	r0, #4
 800e2a6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800e2aa:	bf3c      	itt	cc
 800e2ac:	009b      	lslcc	r3, r3, #2
 800e2ae:	3002      	addcc	r0, #2
 800e2b0:	2b00      	cmp	r3, #0
 800e2b2:	db05      	blt.n	800e2c0 <__hi0bits+0x3c>
 800e2b4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800e2b8:	f100 0001 	add.w	r0, r0, #1
 800e2bc:	bf08      	it	eq
 800e2be:	2020      	moveq	r0, #32
 800e2c0:	4770      	bx	lr

0800e2c2 <__lo0bits>:
 800e2c2:	6803      	ldr	r3, [r0, #0]
 800e2c4:	4602      	mov	r2, r0
 800e2c6:	f013 0007 	ands.w	r0, r3, #7
 800e2ca:	d00b      	beq.n	800e2e4 <__lo0bits+0x22>
 800e2cc:	07d9      	lsls	r1, r3, #31
 800e2ce:	d421      	bmi.n	800e314 <__lo0bits+0x52>
 800e2d0:	0798      	lsls	r0, r3, #30
 800e2d2:	bf49      	itett	mi
 800e2d4:	085b      	lsrmi	r3, r3, #1
 800e2d6:	089b      	lsrpl	r3, r3, #2
 800e2d8:	2001      	movmi	r0, #1
 800e2da:	6013      	strmi	r3, [r2, #0]
 800e2dc:	bf5c      	itt	pl
 800e2de:	6013      	strpl	r3, [r2, #0]
 800e2e0:	2002      	movpl	r0, #2
 800e2e2:	4770      	bx	lr
 800e2e4:	b299      	uxth	r1, r3
 800e2e6:	b909      	cbnz	r1, 800e2ec <__lo0bits+0x2a>
 800e2e8:	0c1b      	lsrs	r3, r3, #16
 800e2ea:	2010      	movs	r0, #16
 800e2ec:	b2d9      	uxtb	r1, r3
 800e2ee:	b909      	cbnz	r1, 800e2f4 <__lo0bits+0x32>
 800e2f0:	3008      	adds	r0, #8
 800e2f2:	0a1b      	lsrs	r3, r3, #8
 800e2f4:	0719      	lsls	r1, r3, #28
 800e2f6:	bf04      	itt	eq
 800e2f8:	091b      	lsreq	r3, r3, #4
 800e2fa:	3004      	addeq	r0, #4
 800e2fc:	0799      	lsls	r1, r3, #30
 800e2fe:	bf04      	itt	eq
 800e300:	089b      	lsreq	r3, r3, #2
 800e302:	3002      	addeq	r0, #2
 800e304:	07d9      	lsls	r1, r3, #31
 800e306:	d403      	bmi.n	800e310 <__lo0bits+0x4e>
 800e308:	085b      	lsrs	r3, r3, #1
 800e30a:	f100 0001 	add.w	r0, r0, #1
 800e30e:	d003      	beq.n	800e318 <__lo0bits+0x56>
 800e310:	6013      	str	r3, [r2, #0]
 800e312:	4770      	bx	lr
 800e314:	2000      	movs	r0, #0
 800e316:	4770      	bx	lr
 800e318:	2020      	movs	r0, #32
 800e31a:	4770      	bx	lr

0800e31c <__i2b>:
 800e31c:	b510      	push	{r4, lr}
 800e31e:	460c      	mov	r4, r1
 800e320:	2101      	movs	r1, #1
 800e322:	f7ff ff07 	bl	800e134 <_Balloc>
 800e326:	4602      	mov	r2, r0
 800e328:	b928      	cbnz	r0, 800e336 <__i2b+0x1a>
 800e32a:	4b05      	ldr	r3, [pc, #20]	@ (800e340 <__i2b+0x24>)
 800e32c:	4805      	ldr	r0, [pc, #20]	@ (800e344 <__i2b+0x28>)
 800e32e:	f240 1145 	movw	r1, #325	@ 0x145
 800e332:	f7ff f83f 	bl	800d3b4 <__assert_func>
 800e336:	2301      	movs	r3, #1
 800e338:	6144      	str	r4, [r0, #20]
 800e33a:	6103      	str	r3, [r0, #16]
 800e33c:	bd10      	pop	{r4, pc}
 800e33e:	bf00      	nop
 800e340:	08010ab4 	.word	0x08010ab4
 800e344:	08010ac5 	.word	0x08010ac5

0800e348 <__multiply>:
 800e348:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e34c:	4617      	mov	r7, r2
 800e34e:	690a      	ldr	r2, [r1, #16]
 800e350:	693b      	ldr	r3, [r7, #16]
 800e352:	429a      	cmp	r2, r3
 800e354:	bfa8      	it	ge
 800e356:	463b      	movge	r3, r7
 800e358:	4689      	mov	r9, r1
 800e35a:	bfa4      	itt	ge
 800e35c:	460f      	movge	r7, r1
 800e35e:	4699      	movge	r9, r3
 800e360:	693d      	ldr	r5, [r7, #16]
 800e362:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800e366:	68bb      	ldr	r3, [r7, #8]
 800e368:	6879      	ldr	r1, [r7, #4]
 800e36a:	eb05 060a 	add.w	r6, r5, sl
 800e36e:	42b3      	cmp	r3, r6
 800e370:	b085      	sub	sp, #20
 800e372:	bfb8      	it	lt
 800e374:	3101      	addlt	r1, #1
 800e376:	f7ff fedd 	bl	800e134 <_Balloc>
 800e37a:	b930      	cbnz	r0, 800e38a <__multiply+0x42>
 800e37c:	4602      	mov	r2, r0
 800e37e:	4b41      	ldr	r3, [pc, #260]	@ (800e484 <__multiply+0x13c>)
 800e380:	4841      	ldr	r0, [pc, #260]	@ (800e488 <__multiply+0x140>)
 800e382:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800e386:	f7ff f815 	bl	800d3b4 <__assert_func>
 800e38a:	f100 0414 	add.w	r4, r0, #20
 800e38e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800e392:	4623      	mov	r3, r4
 800e394:	2200      	movs	r2, #0
 800e396:	4573      	cmp	r3, lr
 800e398:	d320      	bcc.n	800e3dc <__multiply+0x94>
 800e39a:	f107 0814 	add.w	r8, r7, #20
 800e39e:	f109 0114 	add.w	r1, r9, #20
 800e3a2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800e3a6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800e3aa:	9302      	str	r3, [sp, #8]
 800e3ac:	1beb      	subs	r3, r5, r7
 800e3ae:	3b15      	subs	r3, #21
 800e3b0:	f023 0303 	bic.w	r3, r3, #3
 800e3b4:	3304      	adds	r3, #4
 800e3b6:	3715      	adds	r7, #21
 800e3b8:	42bd      	cmp	r5, r7
 800e3ba:	bf38      	it	cc
 800e3bc:	2304      	movcc	r3, #4
 800e3be:	9301      	str	r3, [sp, #4]
 800e3c0:	9b02      	ldr	r3, [sp, #8]
 800e3c2:	9103      	str	r1, [sp, #12]
 800e3c4:	428b      	cmp	r3, r1
 800e3c6:	d80c      	bhi.n	800e3e2 <__multiply+0x9a>
 800e3c8:	2e00      	cmp	r6, #0
 800e3ca:	dd03      	ble.n	800e3d4 <__multiply+0x8c>
 800e3cc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e3d0:	2b00      	cmp	r3, #0
 800e3d2:	d055      	beq.n	800e480 <__multiply+0x138>
 800e3d4:	6106      	str	r6, [r0, #16]
 800e3d6:	b005      	add	sp, #20
 800e3d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e3dc:	f843 2b04 	str.w	r2, [r3], #4
 800e3e0:	e7d9      	b.n	800e396 <__multiply+0x4e>
 800e3e2:	f8b1 a000 	ldrh.w	sl, [r1]
 800e3e6:	f1ba 0f00 	cmp.w	sl, #0
 800e3ea:	d01f      	beq.n	800e42c <__multiply+0xe4>
 800e3ec:	46c4      	mov	ip, r8
 800e3ee:	46a1      	mov	r9, r4
 800e3f0:	2700      	movs	r7, #0
 800e3f2:	f85c 2b04 	ldr.w	r2, [ip], #4
 800e3f6:	f8d9 3000 	ldr.w	r3, [r9]
 800e3fa:	fa1f fb82 	uxth.w	fp, r2
 800e3fe:	b29b      	uxth	r3, r3
 800e400:	fb0a 330b 	mla	r3, sl, fp, r3
 800e404:	443b      	add	r3, r7
 800e406:	f8d9 7000 	ldr.w	r7, [r9]
 800e40a:	0c12      	lsrs	r2, r2, #16
 800e40c:	0c3f      	lsrs	r7, r7, #16
 800e40e:	fb0a 7202 	mla	r2, sl, r2, r7
 800e412:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800e416:	b29b      	uxth	r3, r3
 800e418:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e41c:	4565      	cmp	r5, ip
 800e41e:	f849 3b04 	str.w	r3, [r9], #4
 800e422:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800e426:	d8e4      	bhi.n	800e3f2 <__multiply+0xaa>
 800e428:	9b01      	ldr	r3, [sp, #4]
 800e42a:	50e7      	str	r7, [r4, r3]
 800e42c:	9b03      	ldr	r3, [sp, #12]
 800e42e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800e432:	3104      	adds	r1, #4
 800e434:	f1b9 0f00 	cmp.w	r9, #0
 800e438:	d020      	beq.n	800e47c <__multiply+0x134>
 800e43a:	6823      	ldr	r3, [r4, #0]
 800e43c:	4647      	mov	r7, r8
 800e43e:	46a4      	mov	ip, r4
 800e440:	f04f 0a00 	mov.w	sl, #0
 800e444:	f8b7 b000 	ldrh.w	fp, [r7]
 800e448:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800e44c:	fb09 220b 	mla	r2, r9, fp, r2
 800e450:	4452      	add	r2, sl
 800e452:	b29b      	uxth	r3, r3
 800e454:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e458:	f84c 3b04 	str.w	r3, [ip], #4
 800e45c:	f857 3b04 	ldr.w	r3, [r7], #4
 800e460:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e464:	f8bc 3000 	ldrh.w	r3, [ip]
 800e468:	fb09 330a 	mla	r3, r9, sl, r3
 800e46c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800e470:	42bd      	cmp	r5, r7
 800e472:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800e476:	d8e5      	bhi.n	800e444 <__multiply+0xfc>
 800e478:	9a01      	ldr	r2, [sp, #4]
 800e47a:	50a3      	str	r3, [r4, r2]
 800e47c:	3404      	adds	r4, #4
 800e47e:	e79f      	b.n	800e3c0 <__multiply+0x78>
 800e480:	3e01      	subs	r6, #1
 800e482:	e7a1      	b.n	800e3c8 <__multiply+0x80>
 800e484:	08010ab4 	.word	0x08010ab4
 800e488:	08010ac5 	.word	0x08010ac5

0800e48c <__pow5mult>:
 800e48c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e490:	4615      	mov	r5, r2
 800e492:	f012 0203 	ands.w	r2, r2, #3
 800e496:	4607      	mov	r7, r0
 800e498:	460e      	mov	r6, r1
 800e49a:	d007      	beq.n	800e4ac <__pow5mult+0x20>
 800e49c:	4c25      	ldr	r4, [pc, #148]	@ (800e534 <__pow5mult+0xa8>)
 800e49e:	3a01      	subs	r2, #1
 800e4a0:	2300      	movs	r3, #0
 800e4a2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e4a6:	f7ff fea7 	bl	800e1f8 <__multadd>
 800e4aa:	4606      	mov	r6, r0
 800e4ac:	10ad      	asrs	r5, r5, #2
 800e4ae:	d03d      	beq.n	800e52c <__pow5mult+0xa0>
 800e4b0:	69fc      	ldr	r4, [r7, #28]
 800e4b2:	b97c      	cbnz	r4, 800e4d4 <__pow5mult+0x48>
 800e4b4:	2010      	movs	r0, #16
 800e4b6:	f7fd ff8b 	bl	800c3d0 <malloc>
 800e4ba:	4602      	mov	r2, r0
 800e4bc:	61f8      	str	r0, [r7, #28]
 800e4be:	b928      	cbnz	r0, 800e4cc <__pow5mult+0x40>
 800e4c0:	4b1d      	ldr	r3, [pc, #116]	@ (800e538 <__pow5mult+0xac>)
 800e4c2:	481e      	ldr	r0, [pc, #120]	@ (800e53c <__pow5mult+0xb0>)
 800e4c4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800e4c8:	f7fe ff74 	bl	800d3b4 <__assert_func>
 800e4cc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e4d0:	6004      	str	r4, [r0, #0]
 800e4d2:	60c4      	str	r4, [r0, #12]
 800e4d4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800e4d8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e4dc:	b94c      	cbnz	r4, 800e4f2 <__pow5mult+0x66>
 800e4de:	f240 2171 	movw	r1, #625	@ 0x271
 800e4e2:	4638      	mov	r0, r7
 800e4e4:	f7ff ff1a 	bl	800e31c <__i2b>
 800e4e8:	2300      	movs	r3, #0
 800e4ea:	f8c8 0008 	str.w	r0, [r8, #8]
 800e4ee:	4604      	mov	r4, r0
 800e4f0:	6003      	str	r3, [r0, #0]
 800e4f2:	f04f 0900 	mov.w	r9, #0
 800e4f6:	07eb      	lsls	r3, r5, #31
 800e4f8:	d50a      	bpl.n	800e510 <__pow5mult+0x84>
 800e4fa:	4631      	mov	r1, r6
 800e4fc:	4622      	mov	r2, r4
 800e4fe:	4638      	mov	r0, r7
 800e500:	f7ff ff22 	bl	800e348 <__multiply>
 800e504:	4631      	mov	r1, r6
 800e506:	4680      	mov	r8, r0
 800e508:	4638      	mov	r0, r7
 800e50a:	f7ff fe53 	bl	800e1b4 <_Bfree>
 800e50e:	4646      	mov	r6, r8
 800e510:	106d      	asrs	r5, r5, #1
 800e512:	d00b      	beq.n	800e52c <__pow5mult+0xa0>
 800e514:	6820      	ldr	r0, [r4, #0]
 800e516:	b938      	cbnz	r0, 800e528 <__pow5mult+0x9c>
 800e518:	4622      	mov	r2, r4
 800e51a:	4621      	mov	r1, r4
 800e51c:	4638      	mov	r0, r7
 800e51e:	f7ff ff13 	bl	800e348 <__multiply>
 800e522:	6020      	str	r0, [r4, #0]
 800e524:	f8c0 9000 	str.w	r9, [r0]
 800e528:	4604      	mov	r4, r0
 800e52a:	e7e4      	b.n	800e4f6 <__pow5mult+0x6a>
 800e52c:	4630      	mov	r0, r6
 800e52e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e532:	bf00      	nop
 800e534:	08010b3c 	.word	0x08010b3c
 800e538:	08010970 	.word	0x08010970
 800e53c:	08010ac5 	.word	0x08010ac5

0800e540 <__lshift>:
 800e540:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e544:	460c      	mov	r4, r1
 800e546:	6849      	ldr	r1, [r1, #4]
 800e548:	6923      	ldr	r3, [r4, #16]
 800e54a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800e54e:	68a3      	ldr	r3, [r4, #8]
 800e550:	4607      	mov	r7, r0
 800e552:	4691      	mov	r9, r2
 800e554:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e558:	f108 0601 	add.w	r6, r8, #1
 800e55c:	42b3      	cmp	r3, r6
 800e55e:	db0b      	blt.n	800e578 <__lshift+0x38>
 800e560:	4638      	mov	r0, r7
 800e562:	f7ff fde7 	bl	800e134 <_Balloc>
 800e566:	4605      	mov	r5, r0
 800e568:	b948      	cbnz	r0, 800e57e <__lshift+0x3e>
 800e56a:	4602      	mov	r2, r0
 800e56c:	4b28      	ldr	r3, [pc, #160]	@ (800e610 <__lshift+0xd0>)
 800e56e:	4829      	ldr	r0, [pc, #164]	@ (800e614 <__lshift+0xd4>)
 800e570:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800e574:	f7fe ff1e 	bl	800d3b4 <__assert_func>
 800e578:	3101      	adds	r1, #1
 800e57a:	005b      	lsls	r3, r3, #1
 800e57c:	e7ee      	b.n	800e55c <__lshift+0x1c>
 800e57e:	2300      	movs	r3, #0
 800e580:	f100 0114 	add.w	r1, r0, #20
 800e584:	f100 0210 	add.w	r2, r0, #16
 800e588:	4618      	mov	r0, r3
 800e58a:	4553      	cmp	r3, sl
 800e58c:	db33      	blt.n	800e5f6 <__lshift+0xb6>
 800e58e:	6920      	ldr	r0, [r4, #16]
 800e590:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e594:	f104 0314 	add.w	r3, r4, #20
 800e598:	f019 091f 	ands.w	r9, r9, #31
 800e59c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e5a0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e5a4:	d02b      	beq.n	800e5fe <__lshift+0xbe>
 800e5a6:	f1c9 0e20 	rsb	lr, r9, #32
 800e5aa:	468a      	mov	sl, r1
 800e5ac:	2200      	movs	r2, #0
 800e5ae:	6818      	ldr	r0, [r3, #0]
 800e5b0:	fa00 f009 	lsl.w	r0, r0, r9
 800e5b4:	4310      	orrs	r0, r2
 800e5b6:	f84a 0b04 	str.w	r0, [sl], #4
 800e5ba:	f853 2b04 	ldr.w	r2, [r3], #4
 800e5be:	459c      	cmp	ip, r3
 800e5c0:	fa22 f20e 	lsr.w	r2, r2, lr
 800e5c4:	d8f3      	bhi.n	800e5ae <__lshift+0x6e>
 800e5c6:	ebac 0304 	sub.w	r3, ip, r4
 800e5ca:	3b15      	subs	r3, #21
 800e5cc:	f023 0303 	bic.w	r3, r3, #3
 800e5d0:	3304      	adds	r3, #4
 800e5d2:	f104 0015 	add.w	r0, r4, #21
 800e5d6:	4560      	cmp	r0, ip
 800e5d8:	bf88      	it	hi
 800e5da:	2304      	movhi	r3, #4
 800e5dc:	50ca      	str	r2, [r1, r3]
 800e5de:	b10a      	cbz	r2, 800e5e4 <__lshift+0xa4>
 800e5e0:	f108 0602 	add.w	r6, r8, #2
 800e5e4:	3e01      	subs	r6, #1
 800e5e6:	4638      	mov	r0, r7
 800e5e8:	612e      	str	r6, [r5, #16]
 800e5ea:	4621      	mov	r1, r4
 800e5ec:	f7ff fde2 	bl	800e1b4 <_Bfree>
 800e5f0:	4628      	mov	r0, r5
 800e5f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e5f6:	f842 0f04 	str.w	r0, [r2, #4]!
 800e5fa:	3301      	adds	r3, #1
 800e5fc:	e7c5      	b.n	800e58a <__lshift+0x4a>
 800e5fe:	3904      	subs	r1, #4
 800e600:	f853 2b04 	ldr.w	r2, [r3], #4
 800e604:	f841 2f04 	str.w	r2, [r1, #4]!
 800e608:	459c      	cmp	ip, r3
 800e60a:	d8f9      	bhi.n	800e600 <__lshift+0xc0>
 800e60c:	e7ea      	b.n	800e5e4 <__lshift+0xa4>
 800e60e:	bf00      	nop
 800e610:	08010ab4 	.word	0x08010ab4
 800e614:	08010ac5 	.word	0x08010ac5

0800e618 <__mcmp>:
 800e618:	690a      	ldr	r2, [r1, #16]
 800e61a:	4603      	mov	r3, r0
 800e61c:	6900      	ldr	r0, [r0, #16]
 800e61e:	1a80      	subs	r0, r0, r2
 800e620:	b530      	push	{r4, r5, lr}
 800e622:	d10e      	bne.n	800e642 <__mcmp+0x2a>
 800e624:	3314      	adds	r3, #20
 800e626:	3114      	adds	r1, #20
 800e628:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800e62c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800e630:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e634:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e638:	4295      	cmp	r5, r2
 800e63a:	d003      	beq.n	800e644 <__mcmp+0x2c>
 800e63c:	d205      	bcs.n	800e64a <__mcmp+0x32>
 800e63e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e642:	bd30      	pop	{r4, r5, pc}
 800e644:	42a3      	cmp	r3, r4
 800e646:	d3f3      	bcc.n	800e630 <__mcmp+0x18>
 800e648:	e7fb      	b.n	800e642 <__mcmp+0x2a>
 800e64a:	2001      	movs	r0, #1
 800e64c:	e7f9      	b.n	800e642 <__mcmp+0x2a>
	...

0800e650 <__mdiff>:
 800e650:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e654:	4689      	mov	r9, r1
 800e656:	4606      	mov	r6, r0
 800e658:	4611      	mov	r1, r2
 800e65a:	4648      	mov	r0, r9
 800e65c:	4614      	mov	r4, r2
 800e65e:	f7ff ffdb 	bl	800e618 <__mcmp>
 800e662:	1e05      	subs	r5, r0, #0
 800e664:	d112      	bne.n	800e68c <__mdiff+0x3c>
 800e666:	4629      	mov	r1, r5
 800e668:	4630      	mov	r0, r6
 800e66a:	f7ff fd63 	bl	800e134 <_Balloc>
 800e66e:	4602      	mov	r2, r0
 800e670:	b928      	cbnz	r0, 800e67e <__mdiff+0x2e>
 800e672:	4b3f      	ldr	r3, [pc, #252]	@ (800e770 <__mdiff+0x120>)
 800e674:	f240 2137 	movw	r1, #567	@ 0x237
 800e678:	483e      	ldr	r0, [pc, #248]	@ (800e774 <__mdiff+0x124>)
 800e67a:	f7fe fe9b 	bl	800d3b4 <__assert_func>
 800e67e:	2301      	movs	r3, #1
 800e680:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800e684:	4610      	mov	r0, r2
 800e686:	b003      	add	sp, #12
 800e688:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e68c:	bfbc      	itt	lt
 800e68e:	464b      	movlt	r3, r9
 800e690:	46a1      	movlt	r9, r4
 800e692:	4630      	mov	r0, r6
 800e694:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800e698:	bfba      	itte	lt
 800e69a:	461c      	movlt	r4, r3
 800e69c:	2501      	movlt	r5, #1
 800e69e:	2500      	movge	r5, #0
 800e6a0:	f7ff fd48 	bl	800e134 <_Balloc>
 800e6a4:	4602      	mov	r2, r0
 800e6a6:	b918      	cbnz	r0, 800e6b0 <__mdiff+0x60>
 800e6a8:	4b31      	ldr	r3, [pc, #196]	@ (800e770 <__mdiff+0x120>)
 800e6aa:	f240 2145 	movw	r1, #581	@ 0x245
 800e6ae:	e7e3      	b.n	800e678 <__mdiff+0x28>
 800e6b0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800e6b4:	6926      	ldr	r6, [r4, #16]
 800e6b6:	60c5      	str	r5, [r0, #12]
 800e6b8:	f109 0310 	add.w	r3, r9, #16
 800e6bc:	f109 0514 	add.w	r5, r9, #20
 800e6c0:	f104 0e14 	add.w	lr, r4, #20
 800e6c4:	f100 0b14 	add.w	fp, r0, #20
 800e6c8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800e6cc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800e6d0:	9301      	str	r3, [sp, #4]
 800e6d2:	46d9      	mov	r9, fp
 800e6d4:	f04f 0c00 	mov.w	ip, #0
 800e6d8:	9b01      	ldr	r3, [sp, #4]
 800e6da:	f85e 0b04 	ldr.w	r0, [lr], #4
 800e6de:	f853 af04 	ldr.w	sl, [r3, #4]!
 800e6e2:	9301      	str	r3, [sp, #4]
 800e6e4:	fa1f f38a 	uxth.w	r3, sl
 800e6e8:	4619      	mov	r1, r3
 800e6ea:	b283      	uxth	r3, r0
 800e6ec:	1acb      	subs	r3, r1, r3
 800e6ee:	0c00      	lsrs	r0, r0, #16
 800e6f0:	4463      	add	r3, ip
 800e6f2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800e6f6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800e6fa:	b29b      	uxth	r3, r3
 800e6fc:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800e700:	4576      	cmp	r6, lr
 800e702:	f849 3b04 	str.w	r3, [r9], #4
 800e706:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e70a:	d8e5      	bhi.n	800e6d8 <__mdiff+0x88>
 800e70c:	1b33      	subs	r3, r6, r4
 800e70e:	3b15      	subs	r3, #21
 800e710:	f023 0303 	bic.w	r3, r3, #3
 800e714:	3415      	adds	r4, #21
 800e716:	3304      	adds	r3, #4
 800e718:	42a6      	cmp	r6, r4
 800e71a:	bf38      	it	cc
 800e71c:	2304      	movcc	r3, #4
 800e71e:	441d      	add	r5, r3
 800e720:	445b      	add	r3, fp
 800e722:	461e      	mov	r6, r3
 800e724:	462c      	mov	r4, r5
 800e726:	4544      	cmp	r4, r8
 800e728:	d30e      	bcc.n	800e748 <__mdiff+0xf8>
 800e72a:	f108 0103 	add.w	r1, r8, #3
 800e72e:	1b49      	subs	r1, r1, r5
 800e730:	f021 0103 	bic.w	r1, r1, #3
 800e734:	3d03      	subs	r5, #3
 800e736:	45a8      	cmp	r8, r5
 800e738:	bf38      	it	cc
 800e73a:	2100      	movcc	r1, #0
 800e73c:	440b      	add	r3, r1
 800e73e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800e742:	b191      	cbz	r1, 800e76a <__mdiff+0x11a>
 800e744:	6117      	str	r7, [r2, #16]
 800e746:	e79d      	b.n	800e684 <__mdiff+0x34>
 800e748:	f854 1b04 	ldr.w	r1, [r4], #4
 800e74c:	46e6      	mov	lr, ip
 800e74e:	0c08      	lsrs	r0, r1, #16
 800e750:	fa1c fc81 	uxtah	ip, ip, r1
 800e754:	4471      	add	r1, lr
 800e756:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800e75a:	b289      	uxth	r1, r1
 800e75c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800e760:	f846 1b04 	str.w	r1, [r6], #4
 800e764:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800e768:	e7dd      	b.n	800e726 <__mdiff+0xd6>
 800e76a:	3f01      	subs	r7, #1
 800e76c:	e7e7      	b.n	800e73e <__mdiff+0xee>
 800e76e:	bf00      	nop
 800e770:	08010ab4 	.word	0x08010ab4
 800e774:	08010ac5 	.word	0x08010ac5

0800e778 <__d2b>:
 800e778:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e77c:	460f      	mov	r7, r1
 800e77e:	2101      	movs	r1, #1
 800e780:	ec59 8b10 	vmov	r8, r9, d0
 800e784:	4616      	mov	r6, r2
 800e786:	f7ff fcd5 	bl	800e134 <_Balloc>
 800e78a:	4604      	mov	r4, r0
 800e78c:	b930      	cbnz	r0, 800e79c <__d2b+0x24>
 800e78e:	4602      	mov	r2, r0
 800e790:	4b23      	ldr	r3, [pc, #140]	@ (800e820 <__d2b+0xa8>)
 800e792:	4824      	ldr	r0, [pc, #144]	@ (800e824 <__d2b+0xac>)
 800e794:	f240 310f 	movw	r1, #783	@ 0x30f
 800e798:	f7fe fe0c 	bl	800d3b4 <__assert_func>
 800e79c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800e7a0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e7a4:	b10d      	cbz	r5, 800e7aa <__d2b+0x32>
 800e7a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800e7aa:	9301      	str	r3, [sp, #4]
 800e7ac:	f1b8 0300 	subs.w	r3, r8, #0
 800e7b0:	d023      	beq.n	800e7fa <__d2b+0x82>
 800e7b2:	4668      	mov	r0, sp
 800e7b4:	9300      	str	r3, [sp, #0]
 800e7b6:	f7ff fd84 	bl	800e2c2 <__lo0bits>
 800e7ba:	e9dd 1200 	ldrd	r1, r2, [sp]
 800e7be:	b1d0      	cbz	r0, 800e7f6 <__d2b+0x7e>
 800e7c0:	f1c0 0320 	rsb	r3, r0, #32
 800e7c4:	fa02 f303 	lsl.w	r3, r2, r3
 800e7c8:	430b      	orrs	r3, r1
 800e7ca:	40c2      	lsrs	r2, r0
 800e7cc:	6163      	str	r3, [r4, #20]
 800e7ce:	9201      	str	r2, [sp, #4]
 800e7d0:	9b01      	ldr	r3, [sp, #4]
 800e7d2:	61a3      	str	r3, [r4, #24]
 800e7d4:	2b00      	cmp	r3, #0
 800e7d6:	bf0c      	ite	eq
 800e7d8:	2201      	moveq	r2, #1
 800e7da:	2202      	movne	r2, #2
 800e7dc:	6122      	str	r2, [r4, #16]
 800e7de:	b1a5      	cbz	r5, 800e80a <__d2b+0x92>
 800e7e0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800e7e4:	4405      	add	r5, r0
 800e7e6:	603d      	str	r5, [r7, #0]
 800e7e8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800e7ec:	6030      	str	r0, [r6, #0]
 800e7ee:	4620      	mov	r0, r4
 800e7f0:	b003      	add	sp, #12
 800e7f2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e7f6:	6161      	str	r1, [r4, #20]
 800e7f8:	e7ea      	b.n	800e7d0 <__d2b+0x58>
 800e7fa:	a801      	add	r0, sp, #4
 800e7fc:	f7ff fd61 	bl	800e2c2 <__lo0bits>
 800e800:	9b01      	ldr	r3, [sp, #4]
 800e802:	6163      	str	r3, [r4, #20]
 800e804:	3020      	adds	r0, #32
 800e806:	2201      	movs	r2, #1
 800e808:	e7e8      	b.n	800e7dc <__d2b+0x64>
 800e80a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800e80e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800e812:	6038      	str	r0, [r7, #0]
 800e814:	6918      	ldr	r0, [r3, #16]
 800e816:	f7ff fd35 	bl	800e284 <__hi0bits>
 800e81a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800e81e:	e7e5      	b.n	800e7ec <__d2b+0x74>
 800e820:	08010ab4 	.word	0x08010ab4
 800e824:	08010ac5 	.word	0x08010ac5

0800e828 <__sfputc_r>:
 800e828:	6893      	ldr	r3, [r2, #8]
 800e82a:	3b01      	subs	r3, #1
 800e82c:	2b00      	cmp	r3, #0
 800e82e:	b410      	push	{r4}
 800e830:	6093      	str	r3, [r2, #8]
 800e832:	da08      	bge.n	800e846 <__sfputc_r+0x1e>
 800e834:	6994      	ldr	r4, [r2, #24]
 800e836:	42a3      	cmp	r3, r4
 800e838:	db01      	blt.n	800e83e <__sfputc_r+0x16>
 800e83a:	290a      	cmp	r1, #10
 800e83c:	d103      	bne.n	800e846 <__sfputc_r+0x1e>
 800e83e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e842:	f7fe bc84 	b.w	800d14e <__swbuf_r>
 800e846:	6813      	ldr	r3, [r2, #0]
 800e848:	1c58      	adds	r0, r3, #1
 800e84a:	6010      	str	r0, [r2, #0]
 800e84c:	7019      	strb	r1, [r3, #0]
 800e84e:	4608      	mov	r0, r1
 800e850:	f85d 4b04 	ldr.w	r4, [sp], #4
 800e854:	4770      	bx	lr

0800e856 <__sfputs_r>:
 800e856:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e858:	4606      	mov	r6, r0
 800e85a:	460f      	mov	r7, r1
 800e85c:	4614      	mov	r4, r2
 800e85e:	18d5      	adds	r5, r2, r3
 800e860:	42ac      	cmp	r4, r5
 800e862:	d101      	bne.n	800e868 <__sfputs_r+0x12>
 800e864:	2000      	movs	r0, #0
 800e866:	e007      	b.n	800e878 <__sfputs_r+0x22>
 800e868:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e86c:	463a      	mov	r2, r7
 800e86e:	4630      	mov	r0, r6
 800e870:	f7ff ffda 	bl	800e828 <__sfputc_r>
 800e874:	1c43      	adds	r3, r0, #1
 800e876:	d1f3      	bne.n	800e860 <__sfputs_r+0xa>
 800e878:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800e87c <_vfiprintf_r>:
 800e87c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e880:	460d      	mov	r5, r1
 800e882:	b09d      	sub	sp, #116	@ 0x74
 800e884:	4614      	mov	r4, r2
 800e886:	4698      	mov	r8, r3
 800e888:	4606      	mov	r6, r0
 800e88a:	b118      	cbz	r0, 800e894 <_vfiprintf_r+0x18>
 800e88c:	6a03      	ldr	r3, [r0, #32]
 800e88e:	b90b      	cbnz	r3, 800e894 <_vfiprintf_r+0x18>
 800e890:	f7fe fb74 	bl	800cf7c <__sinit>
 800e894:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e896:	07d9      	lsls	r1, r3, #31
 800e898:	d405      	bmi.n	800e8a6 <_vfiprintf_r+0x2a>
 800e89a:	89ab      	ldrh	r3, [r5, #12]
 800e89c:	059a      	lsls	r2, r3, #22
 800e89e:	d402      	bmi.n	800e8a6 <_vfiprintf_r+0x2a>
 800e8a0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e8a2:	f7fe fd76 	bl	800d392 <__retarget_lock_acquire_recursive>
 800e8a6:	89ab      	ldrh	r3, [r5, #12]
 800e8a8:	071b      	lsls	r3, r3, #28
 800e8aa:	d501      	bpl.n	800e8b0 <_vfiprintf_r+0x34>
 800e8ac:	692b      	ldr	r3, [r5, #16]
 800e8ae:	b99b      	cbnz	r3, 800e8d8 <_vfiprintf_r+0x5c>
 800e8b0:	4629      	mov	r1, r5
 800e8b2:	4630      	mov	r0, r6
 800e8b4:	f7fe fc8a 	bl	800d1cc <__swsetup_r>
 800e8b8:	b170      	cbz	r0, 800e8d8 <_vfiprintf_r+0x5c>
 800e8ba:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800e8bc:	07dc      	lsls	r4, r3, #31
 800e8be:	d504      	bpl.n	800e8ca <_vfiprintf_r+0x4e>
 800e8c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800e8c4:	b01d      	add	sp, #116	@ 0x74
 800e8c6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e8ca:	89ab      	ldrh	r3, [r5, #12]
 800e8cc:	0598      	lsls	r0, r3, #22
 800e8ce:	d4f7      	bmi.n	800e8c0 <_vfiprintf_r+0x44>
 800e8d0:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800e8d2:	f7fe fd5f 	bl	800d394 <__retarget_lock_release_recursive>
 800e8d6:	e7f3      	b.n	800e8c0 <_vfiprintf_r+0x44>
 800e8d8:	2300      	movs	r3, #0
 800e8da:	9309      	str	r3, [sp, #36]	@ 0x24
 800e8dc:	2320      	movs	r3, #32
 800e8de:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e8e2:	f8cd 800c 	str.w	r8, [sp, #12]
 800e8e6:	2330      	movs	r3, #48	@ 0x30
 800e8e8:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ea98 <_vfiprintf_r+0x21c>
 800e8ec:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e8f0:	f04f 0901 	mov.w	r9, #1
 800e8f4:	4623      	mov	r3, r4
 800e8f6:	469a      	mov	sl, r3
 800e8f8:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e8fc:	b10a      	cbz	r2, 800e902 <_vfiprintf_r+0x86>
 800e8fe:	2a25      	cmp	r2, #37	@ 0x25
 800e900:	d1f9      	bne.n	800e8f6 <_vfiprintf_r+0x7a>
 800e902:	ebba 0b04 	subs.w	fp, sl, r4
 800e906:	d00b      	beq.n	800e920 <_vfiprintf_r+0xa4>
 800e908:	465b      	mov	r3, fp
 800e90a:	4622      	mov	r2, r4
 800e90c:	4629      	mov	r1, r5
 800e90e:	4630      	mov	r0, r6
 800e910:	f7ff ffa1 	bl	800e856 <__sfputs_r>
 800e914:	3001      	adds	r0, #1
 800e916:	f000 80a7 	beq.w	800ea68 <_vfiprintf_r+0x1ec>
 800e91a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e91c:	445a      	add	r2, fp
 800e91e:	9209      	str	r2, [sp, #36]	@ 0x24
 800e920:	f89a 3000 	ldrb.w	r3, [sl]
 800e924:	2b00      	cmp	r3, #0
 800e926:	f000 809f 	beq.w	800ea68 <_vfiprintf_r+0x1ec>
 800e92a:	2300      	movs	r3, #0
 800e92c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800e930:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e934:	f10a 0a01 	add.w	sl, sl, #1
 800e938:	9304      	str	r3, [sp, #16]
 800e93a:	9307      	str	r3, [sp, #28]
 800e93c:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e940:	931a      	str	r3, [sp, #104]	@ 0x68
 800e942:	4654      	mov	r4, sl
 800e944:	2205      	movs	r2, #5
 800e946:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e94a:	4853      	ldr	r0, [pc, #332]	@ (800ea98 <_vfiprintf_r+0x21c>)
 800e94c:	f7f1 fc40 	bl	80001d0 <memchr>
 800e950:	9a04      	ldr	r2, [sp, #16]
 800e952:	b9d8      	cbnz	r0, 800e98c <_vfiprintf_r+0x110>
 800e954:	06d1      	lsls	r1, r2, #27
 800e956:	bf44      	itt	mi
 800e958:	2320      	movmi	r3, #32
 800e95a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e95e:	0713      	lsls	r3, r2, #28
 800e960:	bf44      	itt	mi
 800e962:	232b      	movmi	r3, #43	@ 0x2b
 800e964:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e968:	f89a 3000 	ldrb.w	r3, [sl]
 800e96c:	2b2a      	cmp	r3, #42	@ 0x2a
 800e96e:	d015      	beq.n	800e99c <_vfiprintf_r+0x120>
 800e970:	9a07      	ldr	r2, [sp, #28]
 800e972:	4654      	mov	r4, sl
 800e974:	2000      	movs	r0, #0
 800e976:	f04f 0c0a 	mov.w	ip, #10
 800e97a:	4621      	mov	r1, r4
 800e97c:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e980:	3b30      	subs	r3, #48	@ 0x30
 800e982:	2b09      	cmp	r3, #9
 800e984:	d94b      	bls.n	800ea1e <_vfiprintf_r+0x1a2>
 800e986:	b1b0      	cbz	r0, 800e9b6 <_vfiprintf_r+0x13a>
 800e988:	9207      	str	r2, [sp, #28]
 800e98a:	e014      	b.n	800e9b6 <_vfiprintf_r+0x13a>
 800e98c:	eba0 0308 	sub.w	r3, r0, r8
 800e990:	fa09 f303 	lsl.w	r3, r9, r3
 800e994:	4313      	orrs	r3, r2
 800e996:	9304      	str	r3, [sp, #16]
 800e998:	46a2      	mov	sl, r4
 800e99a:	e7d2      	b.n	800e942 <_vfiprintf_r+0xc6>
 800e99c:	9b03      	ldr	r3, [sp, #12]
 800e99e:	1d19      	adds	r1, r3, #4
 800e9a0:	681b      	ldr	r3, [r3, #0]
 800e9a2:	9103      	str	r1, [sp, #12]
 800e9a4:	2b00      	cmp	r3, #0
 800e9a6:	bfbb      	ittet	lt
 800e9a8:	425b      	neglt	r3, r3
 800e9aa:	f042 0202 	orrlt.w	r2, r2, #2
 800e9ae:	9307      	strge	r3, [sp, #28]
 800e9b0:	9307      	strlt	r3, [sp, #28]
 800e9b2:	bfb8      	it	lt
 800e9b4:	9204      	strlt	r2, [sp, #16]
 800e9b6:	7823      	ldrb	r3, [r4, #0]
 800e9b8:	2b2e      	cmp	r3, #46	@ 0x2e
 800e9ba:	d10a      	bne.n	800e9d2 <_vfiprintf_r+0x156>
 800e9bc:	7863      	ldrb	r3, [r4, #1]
 800e9be:	2b2a      	cmp	r3, #42	@ 0x2a
 800e9c0:	d132      	bne.n	800ea28 <_vfiprintf_r+0x1ac>
 800e9c2:	9b03      	ldr	r3, [sp, #12]
 800e9c4:	1d1a      	adds	r2, r3, #4
 800e9c6:	681b      	ldr	r3, [r3, #0]
 800e9c8:	9203      	str	r2, [sp, #12]
 800e9ca:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e9ce:	3402      	adds	r4, #2
 800e9d0:	9305      	str	r3, [sp, #20]
 800e9d2:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800eaa8 <_vfiprintf_r+0x22c>
 800e9d6:	7821      	ldrb	r1, [r4, #0]
 800e9d8:	2203      	movs	r2, #3
 800e9da:	4650      	mov	r0, sl
 800e9dc:	f7f1 fbf8 	bl	80001d0 <memchr>
 800e9e0:	b138      	cbz	r0, 800e9f2 <_vfiprintf_r+0x176>
 800e9e2:	9b04      	ldr	r3, [sp, #16]
 800e9e4:	eba0 000a 	sub.w	r0, r0, sl
 800e9e8:	2240      	movs	r2, #64	@ 0x40
 800e9ea:	4082      	lsls	r2, r0
 800e9ec:	4313      	orrs	r3, r2
 800e9ee:	3401      	adds	r4, #1
 800e9f0:	9304      	str	r3, [sp, #16]
 800e9f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e9f6:	4829      	ldr	r0, [pc, #164]	@ (800ea9c <_vfiprintf_r+0x220>)
 800e9f8:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e9fc:	2206      	movs	r2, #6
 800e9fe:	f7f1 fbe7 	bl	80001d0 <memchr>
 800ea02:	2800      	cmp	r0, #0
 800ea04:	d03f      	beq.n	800ea86 <_vfiprintf_r+0x20a>
 800ea06:	4b26      	ldr	r3, [pc, #152]	@ (800eaa0 <_vfiprintf_r+0x224>)
 800ea08:	bb1b      	cbnz	r3, 800ea52 <_vfiprintf_r+0x1d6>
 800ea0a:	9b03      	ldr	r3, [sp, #12]
 800ea0c:	3307      	adds	r3, #7
 800ea0e:	f023 0307 	bic.w	r3, r3, #7
 800ea12:	3308      	adds	r3, #8
 800ea14:	9303      	str	r3, [sp, #12]
 800ea16:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ea18:	443b      	add	r3, r7
 800ea1a:	9309      	str	r3, [sp, #36]	@ 0x24
 800ea1c:	e76a      	b.n	800e8f4 <_vfiprintf_r+0x78>
 800ea1e:	fb0c 3202 	mla	r2, ip, r2, r3
 800ea22:	460c      	mov	r4, r1
 800ea24:	2001      	movs	r0, #1
 800ea26:	e7a8      	b.n	800e97a <_vfiprintf_r+0xfe>
 800ea28:	2300      	movs	r3, #0
 800ea2a:	3401      	adds	r4, #1
 800ea2c:	9305      	str	r3, [sp, #20]
 800ea2e:	4619      	mov	r1, r3
 800ea30:	f04f 0c0a 	mov.w	ip, #10
 800ea34:	4620      	mov	r0, r4
 800ea36:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ea3a:	3a30      	subs	r2, #48	@ 0x30
 800ea3c:	2a09      	cmp	r2, #9
 800ea3e:	d903      	bls.n	800ea48 <_vfiprintf_r+0x1cc>
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d0c6      	beq.n	800e9d2 <_vfiprintf_r+0x156>
 800ea44:	9105      	str	r1, [sp, #20]
 800ea46:	e7c4      	b.n	800e9d2 <_vfiprintf_r+0x156>
 800ea48:	fb0c 2101 	mla	r1, ip, r1, r2
 800ea4c:	4604      	mov	r4, r0
 800ea4e:	2301      	movs	r3, #1
 800ea50:	e7f0      	b.n	800ea34 <_vfiprintf_r+0x1b8>
 800ea52:	ab03      	add	r3, sp, #12
 800ea54:	9300      	str	r3, [sp, #0]
 800ea56:	462a      	mov	r2, r5
 800ea58:	4b12      	ldr	r3, [pc, #72]	@ (800eaa4 <_vfiprintf_r+0x228>)
 800ea5a:	a904      	add	r1, sp, #16
 800ea5c:	4630      	mov	r0, r6
 800ea5e:	f7fd fe4b 	bl	800c6f8 <_printf_float>
 800ea62:	4607      	mov	r7, r0
 800ea64:	1c78      	adds	r0, r7, #1
 800ea66:	d1d6      	bne.n	800ea16 <_vfiprintf_r+0x19a>
 800ea68:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ea6a:	07d9      	lsls	r1, r3, #31
 800ea6c:	d405      	bmi.n	800ea7a <_vfiprintf_r+0x1fe>
 800ea6e:	89ab      	ldrh	r3, [r5, #12]
 800ea70:	059a      	lsls	r2, r3, #22
 800ea72:	d402      	bmi.n	800ea7a <_vfiprintf_r+0x1fe>
 800ea74:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ea76:	f7fe fc8d 	bl	800d394 <__retarget_lock_release_recursive>
 800ea7a:	89ab      	ldrh	r3, [r5, #12]
 800ea7c:	065b      	lsls	r3, r3, #25
 800ea7e:	f53f af1f 	bmi.w	800e8c0 <_vfiprintf_r+0x44>
 800ea82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ea84:	e71e      	b.n	800e8c4 <_vfiprintf_r+0x48>
 800ea86:	ab03      	add	r3, sp, #12
 800ea88:	9300      	str	r3, [sp, #0]
 800ea8a:	462a      	mov	r2, r5
 800ea8c:	4b05      	ldr	r3, [pc, #20]	@ (800eaa4 <_vfiprintf_r+0x228>)
 800ea8e:	a904      	add	r1, sp, #16
 800ea90:	4630      	mov	r0, r6
 800ea92:	f7fe f8c9 	bl	800cc28 <_printf_i>
 800ea96:	e7e4      	b.n	800ea62 <_vfiprintf_r+0x1e6>
 800ea98:	08010b1e 	.word	0x08010b1e
 800ea9c:	08010b28 	.word	0x08010b28
 800eaa0:	0800c6f9 	.word	0x0800c6f9
 800eaa4:	0800e857 	.word	0x0800e857
 800eaa8:	08010b24 	.word	0x08010b24

0800eaac <__sflush_r>:
 800eaac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800eab0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800eab4:	0716      	lsls	r6, r2, #28
 800eab6:	4605      	mov	r5, r0
 800eab8:	460c      	mov	r4, r1
 800eaba:	d454      	bmi.n	800eb66 <__sflush_r+0xba>
 800eabc:	684b      	ldr	r3, [r1, #4]
 800eabe:	2b00      	cmp	r3, #0
 800eac0:	dc02      	bgt.n	800eac8 <__sflush_r+0x1c>
 800eac2:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800eac4:	2b00      	cmp	r3, #0
 800eac6:	dd48      	ble.n	800eb5a <__sflush_r+0xae>
 800eac8:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eaca:	2e00      	cmp	r6, #0
 800eacc:	d045      	beq.n	800eb5a <__sflush_r+0xae>
 800eace:	2300      	movs	r3, #0
 800ead0:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ead4:	682f      	ldr	r7, [r5, #0]
 800ead6:	6a21      	ldr	r1, [r4, #32]
 800ead8:	602b      	str	r3, [r5, #0]
 800eada:	d030      	beq.n	800eb3e <__sflush_r+0x92>
 800eadc:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800eade:	89a3      	ldrh	r3, [r4, #12]
 800eae0:	0759      	lsls	r1, r3, #29
 800eae2:	d505      	bpl.n	800eaf0 <__sflush_r+0x44>
 800eae4:	6863      	ldr	r3, [r4, #4]
 800eae6:	1ad2      	subs	r2, r2, r3
 800eae8:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eaea:	b10b      	cbz	r3, 800eaf0 <__sflush_r+0x44>
 800eaec:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800eaee:	1ad2      	subs	r2, r2, r3
 800eaf0:	2300      	movs	r3, #0
 800eaf2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eaf4:	6a21      	ldr	r1, [r4, #32]
 800eaf6:	4628      	mov	r0, r5
 800eaf8:	47b0      	blx	r6
 800eafa:	1c43      	adds	r3, r0, #1
 800eafc:	89a3      	ldrh	r3, [r4, #12]
 800eafe:	d106      	bne.n	800eb0e <__sflush_r+0x62>
 800eb00:	6829      	ldr	r1, [r5, #0]
 800eb02:	291d      	cmp	r1, #29
 800eb04:	d82b      	bhi.n	800eb5e <__sflush_r+0xb2>
 800eb06:	4a2a      	ldr	r2, [pc, #168]	@ (800ebb0 <__sflush_r+0x104>)
 800eb08:	40ca      	lsrs	r2, r1
 800eb0a:	07d6      	lsls	r6, r2, #31
 800eb0c:	d527      	bpl.n	800eb5e <__sflush_r+0xb2>
 800eb0e:	2200      	movs	r2, #0
 800eb10:	6062      	str	r2, [r4, #4]
 800eb12:	04d9      	lsls	r1, r3, #19
 800eb14:	6922      	ldr	r2, [r4, #16]
 800eb16:	6022      	str	r2, [r4, #0]
 800eb18:	d504      	bpl.n	800eb24 <__sflush_r+0x78>
 800eb1a:	1c42      	adds	r2, r0, #1
 800eb1c:	d101      	bne.n	800eb22 <__sflush_r+0x76>
 800eb1e:	682b      	ldr	r3, [r5, #0]
 800eb20:	b903      	cbnz	r3, 800eb24 <__sflush_r+0x78>
 800eb22:	6560      	str	r0, [r4, #84]	@ 0x54
 800eb24:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eb26:	602f      	str	r7, [r5, #0]
 800eb28:	b1b9      	cbz	r1, 800eb5a <__sflush_r+0xae>
 800eb2a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eb2e:	4299      	cmp	r1, r3
 800eb30:	d002      	beq.n	800eb38 <__sflush_r+0x8c>
 800eb32:	4628      	mov	r0, r5
 800eb34:	f7ff fab4 	bl	800e0a0 <_free_r>
 800eb38:	2300      	movs	r3, #0
 800eb3a:	6363      	str	r3, [r4, #52]	@ 0x34
 800eb3c:	e00d      	b.n	800eb5a <__sflush_r+0xae>
 800eb3e:	2301      	movs	r3, #1
 800eb40:	4628      	mov	r0, r5
 800eb42:	47b0      	blx	r6
 800eb44:	4602      	mov	r2, r0
 800eb46:	1c50      	adds	r0, r2, #1
 800eb48:	d1c9      	bne.n	800eade <__sflush_r+0x32>
 800eb4a:	682b      	ldr	r3, [r5, #0]
 800eb4c:	2b00      	cmp	r3, #0
 800eb4e:	d0c6      	beq.n	800eade <__sflush_r+0x32>
 800eb50:	2b1d      	cmp	r3, #29
 800eb52:	d001      	beq.n	800eb58 <__sflush_r+0xac>
 800eb54:	2b16      	cmp	r3, #22
 800eb56:	d11e      	bne.n	800eb96 <__sflush_r+0xea>
 800eb58:	602f      	str	r7, [r5, #0]
 800eb5a:	2000      	movs	r0, #0
 800eb5c:	e022      	b.n	800eba4 <__sflush_r+0xf8>
 800eb5e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb62:	b21b      	sxth	r3, r3
 800eb64:	e01b      	b.n	800eb9e <__sflush_r+0xf2>
 800eb66:	690f      	ldr	r7, [r1, #16]
 800eb68:	2f00      	cmp	r7, #0
 800eb6a:	d0f6      	beq.n	800eb5a <__sflush_r+0xae>
 800eb6c:	0793      	lsls	r3, r2, #30
 800eb6e:	680e      	ldr	r6, [r1, #0]
 800eb70:	bf08      	it	eq
 800eb72:	694b      	ldreq	r3, [r1, #20]
 800eb74:	600f      	str	r7, [r1, #0]
 800eb76:	bf18      	it	ne
 800eb78:	2300      	movne	r3, #0
 800eb7a:	eba6 0807 	sub.w	r8, r6, r7
 800eb7e:	608b      	str	r3, [r1, #8]
 800eb80:	f1b8 0f00 	cmp.w	r8, #0
 800eb84:	dde9      	ble.n	800eb5a <__sflush_r+0xae>
 800eb86:	6a21      	ldr	r1, [r4, #32]
 800eb88:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eb8a:	4643      	mov	r3, r8
 800eb8c:	463a      	mov	r2, r7
 800eb8e:	4628      	mov	r0, r5
 800eb90:	47b0      	blx	r6
 800eb92:	2800      	cmp	r0, #0
 800eb94:	dc08      	bgt.n	800eba8 <__sflush_r+0xfc>
 800eb96:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb9e:	81a3      	strh	r3, [r4, #12]
 800eba0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800eba4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eba8:	4407      	add	r7, r0
 800ebaa:	eba8 0800 	sub.w	r8, r8, r0
 800ebae:	e7e7      	b.n	800eb80 <__sflush_r+0xd4>
 800ebb0:	20400001 	.word	0x20400001

0800ebb4 <_fflush_r>:
 800ebb4:	b538      	push	{r3, r4, r5, lr}
 800ebb6:	690b      	ldr	r3, [r1, #16]
 800ebb8:	4605      	mov	r5, r0
 800ebba:	460c      	mov	r4, r1
 800ebbc:	b913      	cbnz	r3, 800ebc4 <_fflush_r+0x10>
 800ebbe:	2500      	movs	r5, #0
 800ebc0:	4628      	mov	r0, r5
 800ebc2:	bd38      	pop	{r3, r4, r5, pc}
 800ebc4:	b118      	cbz	r0, 800ebce <_fflush_r+0x1a>
 800ebc6:	6a03      	ldr	r3, [r0, #32]
 800ebc8:	b90b      	cbnz	r3, 800ebce <_fflush_r+0x1a>
 800ebca:	f7fe f9d7 	bl	800cf7c <__sinit>
 800ebce:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ebd2:	2b00      	cmp	r3, #0
 800ebd4:	d0f3      	beq.n	800ebbe <_fflush_r+0xa>
 800ebd6:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800ebd8:	07d0      	lsls	r0, r2, #31
 800ebda:	d404      	bmi.n	800ebe6 <_fflush_r+0x32>
 800ebdc:	0599      	lsls	r1, r3, #22
 800ebde:	d402      	bmi.n	800ebe6 <_fflush_r+0x32>
 800ebe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ebe2:	f7fe fbd6 	bl	800d392 <__retarget_lock_acquire_recursive>
 800ebe6:	4628      	mov	r0, r5
 800ebe8:	4621      	mov	r1, r4
 800ebea:	f7ff ff5f 	bl	800eaac <__sflush_r>
 800ebee:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ebf0:	07da      	lsls	r2, r3, #31
 800ebf2:	4605      	mov	r5, r0
 800ebf4:	d4e4      	bmi.n	800ebc0 <_fflush_r+0xc>
 800ebf6:	89a3      	ldrh	r3, [r4, #12]
 800ebf8:	059b      	lsls	r3, r3, #22
 800ebfa:	d4e1      	bmi.n	800ebc0 <_fflush_r+0xc>
 800ebfc:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ebfe:	f7fe fbc9 	bl	800d394 <__retarget_lock_release_recursive>
 800ec02:	e7dd      	b.n	800ebc0 <_fflush_r+0xc>

0800ec04 <fiprintf>:
 800ec04:	b40e      	push	{r1, r2, r3}
 800ec06:	b503      	push	{r0, r1, lr}
 800ec08:	4601      	mov	r1, r0
 800ec0a:	ab03      	add	r3, sp, #12
 800ec0c:	4805      	ldr	r0, [pc, #20]	@ (800ec24 <fiprintf+0x20>)
 800ec0e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ec12:	6800      	ldr	r0, [r0, #0]
 800ec14:	9301      	str	r3, [sp, #4]
 800ec16:	f7ff fe31 	bl	800e87c <_vfiprintf_r>
 800ec1a:	b002      	add	sp, #8
 800ec1c:	f85d eb04 	ldr.w	lr, [sp], #4
 800ec20:	b003      	add	sp, #12
 800ec22:	4770      	bx	lr
 800ec24:	200007e4 	.word	0x200007e4

0800ec28 <__swhatbuf_r>:
 800ec28:	b570      	push	{r4, r5, r6, lr}
 800ec2a:	460c      	mov	r4, r1
 800ec2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ec30:	2900      	cmp	r1, #0
 800ec32:	b096      	sub	sp, #88	@ 0x58
 800ec34:	4615      	mov	r5, r2
 800ec36:	461e      	mov	r6, r3
 800ec38:	da0d      	bge.n	800ec56 <__swhatbuf_r+0x2e>
 800ec3a:	89a3      	ldrh	r3, [r4, #12]
 800ec3c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800ec40:	f04f 0100 	mov.w	r1, #0
 800ec44:	bf14      	ite	ne
 800ec46:	2340      	movne	r3, #64	@ 0x40
 800ec48:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800ec4c:	2000      	movs	r0, #0
 800ec4e:	6031      	str	r1, [r6, #0]
 800ec50:	602b      	str	r3, [r5, #0]
 800ec52:	b016      	add	sp, #88	@ 0x58
 800ec54:	bd70      	pop	{r4, r5, r6, pc}
 800ec56:	466a      	mov	r2, sp
 800ec58:	f000 f848 	bl	800ecec <_fstat_r>
 800ec5c:	2800      	cmp	r0, #0
 800ec5e:	dbec      	blt.n	800ec3a <__swhatbuf_r+0x12>
 800ec60:	9901      	ldr	r1, [sp, #4]
 800ec62:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800ec66:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800ec6a:	4259      	negs	r1, r3
 800ec6c:	4159      	adcs	r1, r3
 800ec6e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ec72:	e7eb      	b.n	800ec4c <__swhatbuf_r+0x24>

0800ec74 <__smakebuf_r>:
 800ec74:	898b      	ldrh	r3, [r1, #12]
 800ec76:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ec78:	079d      	lsls	r5, r3, #30
 800ec7a:	4606      	mov	r6, r0
 800ec7c:	460c      	mov	r4, r1
 800ec7e:	d507      	bpl.n	800ec90 <__smakebuf_r+0x1c>
 800ec80:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800ec84:	6023      	str	r3, [r4, #0]
 800ec86:	6123      	str	r3, [r4, #16]
 800ec88:	2301      	movs	r3, #1
 800ec8a:	6163      	str	r3, [r4, #20]
 800ec8c:	b003      	add	sp, #12
 800ec8e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ec90:	ab01      	add	r3, sp, #4
 800ec92:	466a      	mov	r2, sp
 800ec94:	f7ff ffc8 	bl	800ec28 <__swhatbuf_r>
 800ec98:	9f00      	ldr	r7, [sp, #0]
 800ec9a:	4605      	mov	r5, r0
 800ec9c:	4639      	mov	r1, r7
 800ec9e:	4630      	mov	r0, r6
 800eca0:	f7fd fbc0 	bl	800c424 <_malloc_r>
 800eca4:	b948      	cbnz	r0, 800ecba <__smakebuf_r+0x46>
 800eca6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ecaa:	059a      	lsls	r2, r3, #22
 800ecac:	d4ee      	bmi.n	800ec8c <__smakebuf_r+0x18>
 800ecae:	f023 0303 	bic.w	r3, r3, #3
 800ecb2:	f043 0302 	orr.w	r3, r3, #2
 800ecb6:	81a3      	strh	r3, [r4, #12]
 800ecb8:	e7e2      	b.n	800ec80 <__smakebuf_r+0xc>
 800ecba:	89a3      	ldrh	r3, [r4, #12]
 800ecbc:	6020      	str	r0, [r4, #0]
 800ecbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ecc2:	81a3      	strh	r3, [r4, #12]
 800ecc4:	9b01      	ldr	r3, [sp, #4]
 800ecc6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ecca:	b15b      	cbz	r3, 800ece4 <__smakebuf_r+0x70>
 800eccc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ecd0:	4630      	mov	r0, r6
 800ecd2:	f000 f81d 	bl	800ed10 <_isatty_r>
 800ecd6:	b128      	cbz	r0, 800ece4 <__smakebuf_r+0x70>
 800ecd8:	89a3      	ldrh	r3, [r4, #12]
 800ecda:	f023 0303 	bic.w	r3, r3, #3
 800ecde:	f043 0301 	orr.w	r3, r3, #1
 800ece2:	81a3      	strh	r3, [r4, #12]
 800ece4:	89a3      	ldrh	r3, [r4, #12]
 800ece6:	431d      	orrs	r5, r3
 800ece8:	81a5      	strh	r5, [r4, #12]
 800ecea:	e7cf      	b.n	800ec8c <__smakebuf_r+0x18>

0800ecec <_fstat_r>:
 800ecec:	b538      	push	{r3, r4, r5, lr}
 800ecee:	4d07      	ldr	r5, [pc, #28]	@ (800ed0c <_fstat_r+0x20>)
 800ecf0:	2300      	movs	r3, #0
 800ecf2:	4604      	mov	r4, r0
 800ecf4:	4608      	mov	r0, r1
 800ecf6:	4611      	mov	r1, r2
 800ecf8:	602b      	str	r3, [r5, #0]
 800ecfa:	f000 f9d3 	bl	800f0a4 <_fstat>
 800ecfe:	1c43      	adds	r3, r0, #1
 800ed00:	d102      	bne.n	800ed08 <_fstat_r+0x1c>
 800ed02:	682b      	ldr	r3, [r5, #0]
 800ed04:	b103      	cbz	r3, 800ed08 <_fstat_r+0x1c>
 800ed06:	6023      	str	r3, [r4, #0]
 800ed08:	bd38      	pop	{r3, r4, r5, pc}
 800ed0a:	bf00      	nop
 800ed0c:	20002420 	.word	0x20002420

0800ed10 <_isatty_r>:
 800ed10:	b538      	push	{r3, r4, r5, lr}
 800ed12:	4d06      	ldr	r5, [pc, #24]	@ (800ed2c <_isatty_r+0x1c>)
 800ed14:	2300      	movs	r3, #0
 800ed16:	4604      	mov	r4, r0
 800ed18:	4608      	mov	r0, r1
 800ed1a:	602b      	str	r3, [r5, #0]
 800ed1c:	f000 f9d2 	bl	800f0c4 <_isatty>
 800ed20:	1c43      	adds	r3, r0, #1
 800ed22:	d102      	bne.n	800ed2a <_isatty_r+0x1a>
 800ed24:	682b      	ldr	r3, [r5, #0]
 800ed26:	b103      	cbz	r3, 800ed2a <_isatty_r+0x1a>
 800ed28:	6023      	str	r3, [r4, #0]
 800ed2a:	bd38      	pop	{r3, r4, r5, pc}
 800ed2c:	20002420 	.word	0x20002420

0800ed30 <abort>:
 800ed30:	b508      	push	{r3, lr}
 800ed32:	2006      	movs	r0, #6
 800ed34:	f000 f85e 	bl	800edf4 <raise>
 800ed38:	2001      	movs	r0, #1
 800ed3a:	f000 f9e3 	bl	800f104 <_exit>

0800ed3e <_calloc_r>:
 800ed3e:	b570      	push	{r4, r5, r6, lr}
 800ed40:	fba1 5402 	umull	r5, r4, r1, r2
 800ed44:	b934      	cbnz	r4, 800ed54 <_calloc_r+0x16>
 800ed46:	4629      	mov	r1, r5
 800ed48:	f7fd fb6c 	bl	800c424 <_malloc_r>
 800ed4c:	4606      	mov	r6, r0
 800ed4e:	b928      	cbnz	r0, 800ed5c <_calloc_r+0x1e>
 800ed50:	4630      	mov	r0, r6
 800ed52:	bd70      	pop	{r4, r5, r6, pc}
 800ed54:	220c      	movs	r2, #12
 800ed56:	6002      	str	r2, [r0, #0]
 800ed58:	2600      	movs	r6, #0
 800ed5a:	e7f9      	b.n	800ed50 <_calloc_r+0x12>
 800ed5c:	462a      	mov	r2, r5
 800ed5e:	4621      	mov	r1, r4
 800ed60:	f7fe fa8a 	bl	800d278 <memset>
 800ed64:	e7f4      	b.n	800ed50 <_calloc_r+0x12>

0800ed66 <__ascii_mbtowc>:
 800ed66:	b082      	sub	sp, #8
 800ed68:	b901      	cbnz	r1, 800ed6c <__ascii_mbtowc+0x6>
 800ed6a:	a901      	add	r1, sp, #4
 800ed6c:	b142      	cbz	r2, 800ed80 <__ascii_mbtowc+0x1a>
 800ed6e:	b14b      	cbz	r3, 800ed84 <__ascii_mbtowc+0x1e>
 800ed70:	7813      	ldrb	r3, [r2, #0]
 800ed72:	600b      	str	r3, [r1, #0]
 800ed74:	7812      	ldrb	r2, [r2, #0]
 800ed76:	1e10      	subs	r0, r2, #0
 800ed78:	bf18      	it	ne
 800ed7a:	2001      	movne	r0, #1
 800ed7c:	b002      	add	sp, #8
 800ed7e:	4770      	bx	lr
 800ed80:	4610      	mov	r0, r2
 800ed82:	e7fb      	b.n	800ed7c <__ascii_mbtowc+0x16>
 800ed84:	f06f 0001 	mvn.w	r0, #1
 800ed88:	e7f8      	b.n	800ed7c <__ascii_mbtowc+0x16>

0800ed8a <__ascii_wctomb>:
 800ed8a:	4603      	mov	r3, r0
 800ed8c:	4608      	mov	r0, r1
 800ed8e:	b141      	cbz	r1, 800eda2 <__ascii_wctomb+0x18>
 800ed90:	2aff      	cmp	r2, #255	@ 0xff
 800ed92:	d904      	bls.n	800ed9e <__ascii_wctomb+0x14>
 800ed94:	228a      	movs	r2, #138	@ 0x8a
 800ed96:	601a      	str	r2, [r3, #0]
 800ed98:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ed9c:	4770      	bx	lr
 800ed9e:	700a      	strb	r2, [r1, #0]
 800eda0:	2001      	movs	r0, #1
 800eda2:	4770      	bx	lr

0800eda4 <_raise_r>:
 800eda4:	291f      	cmp	r1, #31
 800eda6:	b538      	push	{r3, r4, r5, lr}
 800eda8:	4605      	mov	r5, r0
 800edaa:	460c      	mov	r4, r1
 800edac:	d904      	bls.n	800edb8 <_raise_r+0x14>
 800edae:	2316      	movs	r3, #22
 800edb0:	6003      	str	r3, [r0, #0]
 800edb2:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800edb6:	bd38      	pop	{r3, r4, r5, pc}
 800edb8:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800edba:	b112      	cbz	r2, 800edc2 <_raise_r+0x1e>
 800edbc:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800edc0:	b94b      	cbnz	r3, 800edd6 <_raise_r+0x32>
 800edc2:	4628      	mov	r0, r5
 800edc4:	f000 f830 	bl	800ee28 <_getpid_r>
 800edc8:	4622      	mov	r2, r4
 800edca:	4601      	mov	r1, r0
 800edcc:	4628      	mov	r0, r5
 800edce:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800edd2:	f000 b817 	b.w	800ee04 <_kill_r>
 800edd6:	2b01      	cmp	r3, #1
 800edd8:	d00a      	beq.n	800edf0 <_raise_r+0x4c>
 800edda:	1c59      	adds	r1, r3, #1
 800eddc:	d103      	bne.n	800ede6 <_raise_r+0x42>
 800edde:	2316      	movs	r3, #22
 800ede0:	6003      	str	r3, [r0, #0]
 800ede2:	2001      	movs	r0, #1
 800ede4:	e7e7      	b.n	800edb6 <_raise_r+0x12>
 800ede6:	2100      	movs	r1, #0
 800ede8:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800edec:	4620      	mov	r0, r4
 800edee:	4798      	blx	r3
 800edf0:	2000      	movs	r0, #0
 800edf2:	e7e0      	b.n	800edb6 <_raise_r+0x12>

0800edf4 <raise>:
 800edf4:	4b02      	ldr	r3, [pc, #8]	@ (800ee00 <raise+0xc>)
 800edf6:	4601      	mov	r1, r0
 800edf8:	6818      	ldr	r0, [r3, #0]
 800edfa:	f7ff bfd3 	b.w	800eda4 <_raise_r>
 800edfe:	bf00      	nop
 800ee00:	200007e4 	.word	0x200007e4

0800ee04 <_kill_r>:
 800ee04:	b538      	push	{r3, r4, r5, lr}
 800ee06:	4d07      	ldr	r5, [pc, #28]	@ (800ee24 <_kill_r+0x20>)
 800ee08:	2300      	movs	r3, #0
 800ee0a:	4604      	mov	r4, r0
 800ee0c:	4608      	mov	r0, r1
 800ee0e:	4611      	mov	r1, r2
 800ee10:	602b      	str	r3, [r5, #0]
 800ee12:	f000 f95f 	bl	800f0d4 <_kill>
 800ee16:	1c43      	adds	r3, r0, #1
 800ee18:	d102      	bne.n	800ee20 <_kill_r+0x1c>
 800ee1a:	682b      	ldr	r3, [r5, #0]
 800ee1c:	b103      	cbz	r3, 800ee20 <_kill_r+0x1c>
 800ee1e:	6023      	str	r3, [r4, #0]
 800ee20:	bd38      	pop	{r3, r4, r5, pc}
 800ee22:	bf00      	nop
 800ee24:	20002420 	.word	0x20002420

0800ee28 <_getpid_r>:
 800ee28:	f000 b944 	b.w	800f0b4 <_getpid>

0800ee2c <expf>:
 800ee2c:	b508      	push	{r3, lr}
 800ee2e:	ed2d 8b02 	vpush	{d8}
 800ee32:	eef0 8a40 	vmov.f32	s17, s0
 800ee36:	f000 f85f 	bl	800eef8 <__ieee754_expf>
 800ee3a:	eeb0 8a40 	vmov.f32	s16, s0
 800ee3e:	eeb0 0a68 	vmov.f32	s0, s17
 800ee42:	f000 f829 	bl	800ee98 <finitef>
 800ee46:	b160      	cbz	r0, 800ee62 <expf+0x36>
 800ee48:	eddf 7a0f 	vldr	s15, [pc, #60]	@ 800ee88 <expf+0x5c>
 800ee4c:	eef4 8ae7 	vcmpe.f32	s17, s15
 800ee50:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee54:	dd0a      	ble.n	800ee6c <expf+0x40>
 800ee56:	f7fe fa71 	bl	800d33c <__errno>
 800ee5a:	ed9f 8a0c 	vldr	s16, [pc, #48]	@ 800ee8c <expf+0x60>
 800ee5e:	2322      	movs	r3, #34	@ 0x22
 800ee60:	6003      	str	r3, [r0, #0]
 800ee62:	eeb0 0a48 	vmov.f32	s0, s16
 800ee66:	ecbd 8b02 	vpop	{d8}
 800ee6a:	bd08      	pop	{r3, pc}
 800ee6c:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800ee90 <expf+0x64>
 800ee70:	eef4 8ae7 	vcmpe.f32	s17, s15
 800ee74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ee78:	d5f3      	bpl.n	800ee62 <expf+0x36>
 800ee7a:	f7fe fa5f 	bl	800d33c <__errno>
 800ee7e:	2322      	movs	r3, #34	@ 0x22
 800ee80:	ed9f 8a04 	vldr	s16, [pc, #16]	@ 800ee94 <expf+0x68>
 800ee84:	6003      	str	r3, [r0, #0]
 800ee86:	e7ec      	b.n	800ee62 <expf+0x36>
 800ee88:	42b17217 	.word	0x42b17217
 800ee8c:	7f800000 	.word	0x7f800000
 800ee90:	c2cff1b5 	.word	0xc2cff1b5
 800ee94:	00000000 	.word	0x00000000

0800ee98 <finitef>:
 800ee98:	ee10 3a10 	vmov	r3, s0
 800ee9c:	f023 4000 	bic.w	r0, r3, #2147483648	@ 0x80000000
 800eea0:	f1b0 4fff 	cmp.w	r0, #2139095040	@ 0x7f800000
 800eea4:	bfac      	ite	ge
 800eea6:	2000      	movge	r0, #0
 800eea8:	2001      	movlt	r0, #1
 800eeaa:	4770      	bx	lr

0800eeac <with_errnof>:
 800eeac:	b510      	push	{r4, lr}
 800eeae:	ed2d 8b02 	vpush	{d8}
 800eeb2:	eeb0 8a40 	vmov.f32	s16, s0
 800eeb6:	4604      	mov	r4, r0
 800eeb8:	f7fe fa40 	bl	800d33c <__errno>
 800eebc:	eeb0 0a48 	vmov.f32	s0, s16
 800eec0:	ecbd 8b02 	vpop	{d8}
 800eec4:	6004      	str	r4, [r0, #0]
 800eec6:	bd10      	pop	{r4, pc}

0800eec8 <xflowf>:
 800eec8:	b130      	cbz	r0, 800eed8 <xflowf+0x10>
 800eeca:	eef1 7a40 	vneg.f32	s15, s0
 800eece:	ee27 0a80 	vmul.f32	s0, s15, s0
 800eed2:	2022      	movs	r0, #34	@ 0x22
 800eed4:	f7ff bfea 	b.w	800eeac <with_errnof>
 800eed8:	eef0 7a40 	vmov.f32	s15, s0
 800eedc:	e7f7      	b.n	800eece <xflowf+0x6>
	...

0800eee0 <__math_uflowf>:
 800eee0:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800eee8 <__math_uflowf+0x8>
 800eee4:	f7ff bff0 	b.w	800eec8 <xflowf>
 800eee8:	10000000 	.word	0x10000000

0800eeec <__math_oflowf>:
 800eeec:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800eef4 <__math_oflowf+0x8>
 800eef0:	f7ff bfea 	b.w	800eec8 <xflowf>
 800eef4:	70000000 	.word	0x70000000

0800eef8 <__ieee754_expf>:
 800eef8:	ee10 2a10 	vmov	r2, s0
 800eefc:	f022 4300 	bic.w	r3, r2, #2147483648	@ 0x80000000
 800ef00:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 800ef04:	d902      	bls.n	800ef0c <__ieee754_expf+0x14>
 800ef06:	ee30 0a00 	vadd.f32	s0, s0, s0
 800ef0a:	4770      	bx	lr
 800ef0c:	ea4f 71d2 	mov.w	r1, r2, lsr #31
 800ef10:	d106      	bne.n	800ef20 <__ieee754_expf+0x28>
 800ef12:	eddf 7a4e 	vldr	s15, [pc, #312]	@ 800f04c <__ieee754_expf+0x154>
 800ef16:	2900      	cmp	r1, #0
 800ef18:	bf18      	it	ne
 800ef1a:	eeb0 0a67 	vmovne.f32	s0, s15
 800ef1e:	4770      	bx	lr
 800ef20:	484b      	ldr	r0, [pc, #300]	@ (800f050 <__ieee754_expf+0x158>)
 800ef22:	4282      	cmp	r2, r0
 800ef24:	dd02      	ble.n	800ef2c <__ieee754_expf+0x34>
 800ef26:	2000      	movs	r0, #0
 800ef28:	f7ff bfe0 	b.w	800eeec <__math_oflowf>
 800ef2c:	2a00      	cmp	r2, #0
 800ef2e:	da05      	bge.n	800ef3c <__ieee754_expf+0x44>
 800ef30:	4a48      	ldr	r2, [pc, #288]	@ (800f054 <__ieee754_expf+0x15c>)
 800ef32:	4293      	cmp	r3, r2
 800ef34:	d902      	bls.n	800ef3c <__ieee754_expf+0x44>
 800ef36:	2000      	movs	r0, #0
 800ef38:	f7ff bfd2 	b.w	800eee0 <__math_uflowf>
 800ef3c:	4a46      	ldr	r2, [pc, #280]	@ (800f058 <__ieee754_expf+0x160>)
 800ef3e:	4293      	cmp	r3, r2
 800ef40:	eef7 5a00 	vmov.f32	s11, #112	@ 0x3f800000  1.0
 800ef44:	d952      	bls.n	800efec <__ieee754_expf+0xf4>
 800ef46:	4a45      	ldr	r2, [pc, #276]	@ (800f05c <__ieee754_expf+0x164>)
 800ef48:	4293      	cmp	r3, r2
 800ef4a:	ea4f 0281 	mov.w	r2, r1, lsl #2
 800ef4e:	d834      	bhi.n	800efba <__ieee754_expf+0xc2>
 800ef50:	4b43      	ldr	r3, [pc, #268]	@ (800f060 <__ieee754_expf+0x168>)
 800ef52:	4413      	add	r3, r2
 800ef54:	ed93 7a00 	vldr	s14, [r3]
 800ef58:	4b42      	ldr	r3, [pc, #264]	@ (800f064 <__ieee754_expf+0x16c>)
 800ef5a:	4413      	add	r3, r2
 800ef5c:	ee30 7a47 	vsub.f32	s14, s0, s14
 800ef60:	f081 0201 	eor.w	r2, r1, #1
 800ef64:	edd3 7a00 	vldr	s15, [r3]
 800ef68:	1a52      	subs	r2, r2, r1
 800ef6a:	ee37 0a67 	vsub.f32	s0, s14, s15
 800ef6e:	ee20 6a00 	vmul.f32	s12, s0, s0
 800ef72:	ed9f 5a3d 	vldr	s10, [pc, #244]	@ 800f068 <__ieee754_expf+0x170>
 800ef76:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 800f06c <__ieee754_expf+0x174>
 800ef7a:	eee6 6a05 	vfma.f32	s13, s12, s10
 800ef7e:	ed9f 5a3c 	vldr	s10, [pc, #240]	@ 800f070 <__ieee754_expf+0x178>
 800ef82:	eea6 5a86 	vfma.f32	s10, s13, s12
 800ef86:	eddf 6a3b 	vldr	s13, [pc, #236]	@ 800f074 <__ieee754_expf+0x17c>
 800ef8a:	eee5 6a06 	vfma.f32	s13, s10, s12
 800ef8e:	ed9f 5a3a 	vldr	s10, [pc, #232]	@ 800f078 <__ieee754_expf+0x180>
 800ef92:	eea6 5a86 	vfma.f32	s10, s13, s12
 800ef96:	eef0 6a40 	vmov.f32	s13, s0
 800ef9a:	eee5 6a46 	vfms.f32	s13, s10, s12
 800ef9e:	eeb0 6a00 	vmov.f32	s12, #0	@ 0x40000000  2.0
 800efa2:	ee20 5a26 	vmul.f32	s10, s0, s13
 800efa6:	bb92      	cbnz	r2, 800f00e <__ieee754_expf+0x116>
 800efa8:	ee76 6ac6 	vsub.f32	s13, s13, s12
 800efac:	eec5 7a26 	vdiv.f32	s15, s10, s13
 800efb0:	ee37 0ac0 	vsub.f32	s0, s15, s0
 800efb4:	ee35 0ac0 	vsub.f32	s0, s11, s0
 800efb8:	4770      	bx	lr
 800efba:	4b30      	ldr	r3, [pc, #192]	@ (800f07c <__ieee754_expf+0x184>)
 800efbc:	ed9f 7a30 	vldr	s14, [pc, #192]	@ 800f080 <__ieee754_expf+0x188>
 800efc0:	eddf 6a30 	vldr	s13, [pc, #192]	@ 800f084 <__ieee754_expf+0x18c>
 800efc4:	4413      	add	r3, r2
 800efc6:	edd3 7a00 	vldr	s15, [r3]
 800efca:	eee0 7a07 	vfma.f32	s15, s0, s14
 800efce:	eeb0 7a40 	vmov.f32	s14, s0
 800efd2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800efd6:	ee17 2a90 	vmov	r2, s15
 800efda:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800efde:	eea7 7ae6 	vfms.f32	s14, s15, s13
 800efe2:	eddf 6a29 	vldr	s13, [pc, #164]	@ 800f088 <__ieee754_expf+0x190>
 800efe6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800efea:	e7be      	b.n	800ef6a <__ieee754_expf+0x72>
 800efec:	f1b3 5f50 	cmp.w	r3, #872415232	@ 0x34000000
 800eff0:	d20b      	bcs.n	800f00a <__ieee754_expf+0x112>
 800eff2:	eddf 6a26 	vldr	s13, [pc, #152]	@ 800f08c <__ieee754_expf+0x194>
 800eff6:	ee70 6a26 	vadd.f32	s13, s0, s13
 800effa:	eef4 6ae5 	vcmpe.f32	s13, s11
 800effe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800f002:	dd02      	ble.n	800f00a <__ieee754_expf+0x112>
 800f004:	ee30 0a25 	vadd.f32	s0, s0, s11
 800f008:	4770      	bx	lr
 800f00a:	2200      	movs	r2, #0
 800f00c:	e7af      	b.n	800ef6e <__ieee754_expf+0x76>
 800f00e:	ee36 6a66 	vsub.f32	s12, s12, s13
 800f012:	f112 0f7d 	cmn.w	r2, #125	@ 0x7d
 800f016:	eec5 6a06 	vdiv.f32	s13, s10, s12
 800f01a:	bfb8      	it	lt
 800f01c:	3264      	addlt	r2, #100	@ 0x64
 800f01e:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800f022:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800f026:	ee75 7ae7 	vsub.f32	s15, s11, s15
 800f02a:	ee17 3a90 	vmov	r3, s15
 800f02e:	bfab      	itete	ge
 800f030:	eb03 53c2 	addge.w	r3, r3, r2, lsl #23
 800f034:	eb03 53c2 	addlt.w	r3, r3, r2, lsl #23
 800f038:	ee00 3a10 	vmovge	s0, r3
 800f03c:	eddf 7a14 	vldrlt	s15, [pc, #80]	@ 800f090 <__ieee754_expf+0x198>
 800f040:	bfbc      	itt	lt
 800f042:	ee00 3a10 	vmovlt	s0, r3
 800f046:	ee20 0a27 	vmullt.f32	s0, s0, s15
 800f04a:	4770      	bx	lr
 800f04c:	00000000 	.word	0x00000000
 800f050:	42b17217 	.word	0x42b17217
 800f054:	42cff1b5 	.word	0x42cff1b5
 800f058:	3eb17218 	.word	0x3eb17218
 800f05c:	3f851591 	.word	0x3f851591
 800f060:	08010d44 	.word	0x08010d44
 800f064:	08010d3c 	.word	0x08010d3c
 800f068:	3331bb4c 	.word	0x3331bb4c
 800f06c:	b5ddea0e 	.word	0xb5ddea0e
 800f070:	388ab355 	.word	0x388ab355
 800f074:	bb360b61 	.word	0xbb360b61
 800f078:	3e2aaaab 	.word	0x3e2aaaab
 800f07c:	08010d4c 	.word	0x08010d4c
 800f080:	3fb8aa3b 	.word	0x3fb8aa3b
 800f084:	3f317180 	.word	0x3f317180
 800f088:	3717f7d1 	.word	0x3717f7d1
 800f08c:	7149f2ca 	.word	0x7149f2ca
 800f090:	0d800000 	.word	0x0d800000

0800f094 <_close>:
 800f094:	4b02      	ldr	r3, [pc, #8]	@ (800f0a0 <_close+0xc>)
 800f096:	2258      	movs	r2, #88	@ 0x58
 800f098:	601a      	str	r2, [r3, #0]
 800f09a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f09e:	4770      	bx	lr
 800f0a0:	20002420 	.word	0x20002420

0800f0a4 <_fstat>:
 800f0a4:	4b02      	ldr	r3, [pc, #8]	@ (800f0b0 <_fstat+0xc>)
 800f0a6:	2258      	movs	r2, #88	@ 0x58
 800f0a8:	601a      	str	r2, [r3, #0]
 800f0aa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f0ae:	4770      	bx	lr
 800f0b0:	20002420 	.word	0x20002420

0800f0b4 <_getpid>:
 800f0b4:	4b02      	ldr	r3, [pc, #8]	@ (800f0c0 <_getpid+0xc>)
 800f0b6:	2258      	movs	r2, #88	@ 0x58
 800f0b8:	601a      	str	r2, [r3, #0]
 800f0ba:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f0be:	4770      	bx	lr
 800f0c0:	20002420 	.word	0x20002420

0800f0c4 <_isatty>:
 800f0c4:	4b02      	ldr	r3, [pc, #8]	@ (800f0d0 <_isatty+0xc>)
 800f0c6:	2258      	movs	r2, #88	@ 0x58
 800f0c8:	601a      	str	r2, [r3, #0]
 800f0ca:	2000      	movs	r0, #0
 800f0cc:	4770      	bx	lr
 800f0ce:	bf00      	nop
 800f0d0:	20002420 	.word	0x20002420

0800f0d4 <_kill>:
 800f0d4:	4b02      	ldr	r3, [pc, #8]	@ (800f0e0 <_kill+0xc>)
 800f0d6:	2258      	movs	r2, #88	@ 0x58
 800f0d8:	601a      	str	r2, [r3, #0]
 800f0da:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f0de:	4770      	bx	lr
 800f0e0:	20002420 	.word	0x20002420

0800f0e4 <_lseek>:
 800f0e4:	4b02      	ldr	r3, [pc, #8]	@ (800f0f0 <_lseek+0xc>)
 800f0e6:	2258      	movs	r2, #88	@ 0x58
 800f0e8:	601a      	str	r2, [r3, #0]
 800f0ea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f0ee:	4770      	bx	lr
 800f0f0:	20002420 	.word	0x20002420

0800f0f4 <_read>:
 800f0f4:	4b02      	ldr	r3, [pc, #8]	@ (800f100 <_read+0xc>)
 800f0f6:	2258      	movs	r2, #88	@ 0x58
 800f0f8:	601a      	str	r2, [r3, #0]
 800f0fa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800f0fe:	4770      	bx	lr
 800f100:	20002420 	.word	0x20002420

0800f104 <_exit>:
 800f104:	e7fe      	b.n	800f104 <_exit>
	...

0800f108 <_init>:
 800f108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f10a:	bf00      	nop
 800f10c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f10e:	bc08      	pop	{r3}
 800f110:	469e      	mov	lr, r3
 800f112:	4770      	bx	lr

0800f114 <_fini>:
 800f114:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f116:	bf00      	nop
 800f118:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f11a:	bc08      	pop	{r3}
 800f11c:	469e      	mov	lr, r3
 800f11e:	4770      	bx	lr
