{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 10:20:49 2020 " "Info: Processing started: Fri Jul 17 10:20:49 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU -c CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock2 " "Info: Assuming node \"clock2\" is an undefined clock" {  } { { "ID_EX.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/ID_EX.bdf" { { 904 648 816 920 "clock2" "" } } } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock2" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "clock2 " "Info: No valid register-to-register data paths exist for clock \"clock2\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "D_FF_32:inst4\|lpm_ff:lpm_ff_component\|dffs\[29\] Sign_extend\[29\] clock2 3.336 ns register " "Info: tsu for register \"D_FF_32:inst4\|lpm_ff:lpm_ff_component\|dffs\[29\]\" (data pin = \"Sign_extend\[29\]\", clock pin = \"clock2\") is 3.336 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.715 ns + Longest pin register " "Info: + Longest pin to register delay is 5.715 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.837 ns) 0.837 ns Sign_extend\[29\] 1 PIN PIN_W13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.837 ns) = 0.837 ns; Loc. = PIN_W13; Fanout = 1; PIN Node = 'Sign_extend\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sign_extend[29] } "NODE_NAME" } } { "ID_EX.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/ID_EX.bdf" { { 432 680 864 448 "Sign_extend\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.569 ns) + CELL(0.309 ns) 5.715 ns D_FF_32:inst4\|lpm_ff:lpm_ff_component\|dffs\[29\] 2 REG LCFF_X15_Y23_N1 1 " "Info: 2: + IC(4.569 ns) + CELL(0.309 ns) = 5.715 ns; Loc. = LCFF_X15_Y23_N1; Fanout = 1; REG Node = 'D_FF_32:inst4\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.878 ns" { Sign_extend[29] D_FF_32:inst4|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.146 ns ( 20.05 % ) " "Info: Total cell delay = 1.146 ns ( 20.05 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.569 ns ( 79.95 % ) " "Info: Total interconnect delay = 4.569 ns ( 79.95 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.715 ns" { Sign_extend[29] D_FF_32:inst4|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.715 ns" { Sign_extend[29] {} Sign_extend[29]~combout {} D_FF_32:inst4|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 4.569ns } { 0.000ns 0.837ns 0.309ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.090 ns + " "Info: + Micro setup delay of destination is 0.090 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock2 destination 2.469 ns - Shortest register " "Info: - Shortest clock path from clock \"clock2\" to destination register is 2.469 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock2 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock2 } "NODE_NAME" } } { "ID_EX.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/ID_EX.bdf" { { 904 648 816 920 "clock2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock2~clkctrl 2 COMB CLKCTRL_G3 110 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 110; COMB Node = 'clock2~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock2 clock2~clkctrl } "NODE_NAME" } } { "ID_EX.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/ID_EX.bdf" { { 904 648 816 920 "clock2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.654 ns) + CELL(0.618 ns) 2.469 ns D_FF_32:inst4\|lpm_ff:lpm_ff_component\|dffs\[29\] 3 REG LCFF_X15_Y23_N1 1 " "Info: 3: + IC(0.654 ns) + CELL(0.618 ns) = 2.469 ns; Loc. = LCFF_X15_Y23_N1; Fanout = 1; REG Node = 'D_FF_32:inst4\|lpm_ff:lpm_ff_component\|dffs\[29\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { clock2~clkctrl D_FF_32:inst4|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 59.62 % ) " "Info: Total cell delay = 1.472 ns ( 59.62 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.997 ns ( 40.38 % ) " "Info: Total interconnect delay = 0.997 ns ( 40.38 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clock2 clock2~clkctrl D_FF_32:inst4|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clock2 {} clock2~combout {} clock2~clkctrl {} D_FF_32:inst4|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.715 ns" { Sign_extend[29] D_FF_32:inst4|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "5.715 ns" { Sign_extend[29] {} Sign_extend[29]~combout {} D_FF_32:inst4|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 4.569ns } { 0.000ns 0.837ns 0.309ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.469 ns" { clock2 clock2~clkctrl D_FF_32:inst4|lpm_ff:lpm_ff_component|dffs[29] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.469 ns" { clock2 {} clock2~combout {} clock2~clkctrl {} D_FF_32:inst4|lpm_ff:lpm_ff_component|dffs[29] {} } { 0.000ns 0.000ns 0.343ns 0.654ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock2 read_out1\[15\] D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[15\] 6.945 ns register " "Info: tco from clock \"clock2\" to destination pin \"read_out1\[15\]\" through register \"D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[15\]\" is 6.945 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock2 source 2.498 ns + Longest register " "Info: + Longest clock path from clock \"clock2\" to source register is 2.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock2 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock2 } "NODE_NAME" } } { "ID_EX.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/ID_EX.bdf" { { 904 648 816 920 "clock2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock2~clkctrl 2 COMB CLKCTRL_G3 110 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 110; COMB Node = 'clock2~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock2 clock2~clkctrl } "NODE_NAME" } } { "ID_EX.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/ID_EX.bdf" { { 904 648 816 920 "clock2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.683 ns) + CELL(0.618 ns) 2.498 ns D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[15\] 3 REG LCFF_X26_Y26_N17 1 " "Info: 3: + IC(0.683 ns) + CELL(0.618 ns) = 2.498 ns; Loc. = LCFF_X26_Y26_N17; Fanout = 1; REG Node = 'D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.301 ns" { clock2~clkctrl D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.93 % ) " "Info: Total cell delay = 1.472 ns ( 58.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.026 ns ( 41.07 % ) " "Info: Total interconnect delay = 1.026 ns ( 41.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clock2 clock2~clkctrl D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clock2 {} clock2~combout {} clock2~clkctrl {} D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.094 ns + " "Info: + Micro clock to output delay of source is 0.094 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.353 ns + Longest register pin " "Info: + Longest register to pin delay is 4.353 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[15\] 1 REG LCFF_X26_Y26_N17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y26_N17; Fanout = 1; REG Node = 'D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.317 ns) + CELL(2.036 ns) 4.353 ns read_out1\[15\] 2 PIN PIN_V9 0 " "Info: 2: + IC(2.317 ns) + CELL(2.036 ns) = 4.353 ns; Loc. = PIN_V9; Fanout = 0; PIN Node = 'read_out1\[15\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.353 ns" { D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[15] read_out1[15] } "NODE_NAME" } } { "ID_EX.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/ID_EX.bdf" { { 176 1224 1400 192 "read_out1\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.036 ns ( 46.77 % ) " "Info: Total cell delay = 2.036 ns ( 46.77 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.317 ns ( 53.23 % ) " "Info: Total interconnect delay = 2.317 ns ( 53.23 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.353 ns" { D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[15] read_out1[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.353 ns" { D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[15] {} read_out1[15] {} } { 0.000ns 2.317ns } { 0.000ns 2.036ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.498 ns" { clock2 clock2~clkctrl D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.498 ns" { clock2 {} clock2~combout {} clock2~clkctrl {} D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[15] {} } { 0.000ns 0.000ns 0.343ns 0.683ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.353 ns" { D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[15] read_out1[15] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.353 ns" { D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[15] {} read_out1[15] {} } { 0.000ns 2.317ns } { 0.000ns 2.036ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[25\] read_data1\[25\] clock2 -1.802 ns register " "Info: th for register \"D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[25\]\" (data pin = \"read_data1\[25\]\", clock pin = \"clock2\") is -1.802 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock2 destination 2.501 ns + Longest register " "Info: + Longest clock path from clock \"clock2\" to destination register is 2.501 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.854 ns) 0.854 ns clock2 1 CLK PIN_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.854 ns) = 0.854 ns; Loc. = PIN_N20; Fanout = 1; CLK Node = 'clock2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock2 } "NODE_NAME" } } { "ID_EX.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/ID_EX.bdf" { { 904 648 816 920 "clock2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.343 ns) + CELL(0.000 ns) 1.197 ns clock2~clkctrl 2 COMB CLKCTRL_G3 110 " "Info: 2: + IC(0.343 ns) + CELL(0.000 ns) = 1.197 ns; Loc. = CLKCTRL_G3; Fanout = 110; COMB Node = 'clock2~clkctrl'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.343 ns" { clock2 clock2~clkctrl } "NODE_NAME" } } { "ID_EX.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/ID_EX.bdf" { { 904 648 816 920 "clock2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.686 ns) + CELL(0.618 ns) 2.501 ns D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[25\] 3 REG LCFF_X39_Y24_N1 1 " "Info: 3: + IC(0.686 ns) + CELL(0.618 ns) = 2.501 ns; Loc. = LCFF_X39_Y24_N1; Fanout = 1; REG Node = 'D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[25\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.304 ns" { clock2~clkctrl D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.472 ns ( 58.86 % ) " "Info: Total cell delay = 1.472 ns ( 58.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.029 ns ( 41.14 % ) " "Info: Total interconnect delay = 1.029 ns ( 41.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clock2 clock2~clkctrl D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clock2 {} clock2~combout {} clock2~clkctrl {} D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25] {} } { 0.000ns 0.000ns 0.343ns 0.686ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.149 ns + " "Info: + Micro hold delay of destination is 0.149 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.452 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.800 ns) 0.800 ns read_data1\[25\] 1 PIN PIN_G6 1 " "Info: 1: + IC(0.000 ns) + CELL(0.800 ns) = 0.800 ns; Loc. = PIN_G6; Fanout = 1; PIN Node = 'read_data1\[25\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { read_data1[25] } "NODE_NAME" } } { "ID_EX.bdf" "" { Schematic "C:/Users/Mohammad/Desktop/mem/CR_CPU/ID_EX.bdf" { { 160 688 864 176 "read_data1\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.444 ns) + CELL(0.053 ns) 4.297 ns D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[25\]~feeder 2 COMB LCCOMB_X39_Y24_N0 1 " "Info: 2: + IC(3.444 ns) + CELL(0.053 ns) = 4.297 ns; Loc. = LCCOMB_X39_Y24_N0; Fanout = 1; COMB Node = 'D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[25\]~feeder'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.497 ns" { read_data1[25] D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 4.452 ns D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[25\] 3 REG LCFF_X39_Y24_N1 1 " "Info: 3: + IC(0.000 ns) + CELL(0.155 ns) = 4.452 ns; Loc. = LCFF_X39_Y24_N1; Fanout = 1; REG Node = 'D_FF_32:D1\|lpm_ff:lpm_ff_component\|dffs\[25\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25]~feeder D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/90/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.008 ns ( 22.64 % ) " "Info: Total cell delay = 1.008 ns ( 22.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.444 ns ( 77.36 % ) " "Info: Total interconnect delay = 3.444 ns ( 77.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.452 ns" { read_data1[25] D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25]~feeder D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.452 ns" { read_data1[25] {} read_data1[25]~combout {} D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25]~feeder {} D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25] {} } { 0.000ns 0.000ns 3.444ns 0.000ns } { 0.000ns 0.800ns 0.053ns 0.155ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.501 ns" { clock2 clock2~clkctrl D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.501 ns" { clock2 {} clock2~combout {} clock2~clkctrl {} D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25] {} } { 0.000ns 0.000ns 0.343ns 0.686ns } { 0.000ns 0.854ns 0.000ns 0.618ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "4.452 ns" { read_data1[25] D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25]~feeder D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "4.452 ns" { read_data1[25] {} read_data1[25]~combout {} D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25]~feeder {} D_FF_32:D1|lpm_ff:lpm_ff_component|dffs[25] {} } { 0.000ns 0.000ns 3.444ns 0.000ns } { 0.000ns 0.800ns 0.053ns 0.155ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 10:20:51 2020 " "Info: Processing ended: Fri Jul 17 10:20:51 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
