Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue May 14 21:52:29 2019
| Host         : parallels-vm running 64-bit unknown
| Command      : report_methodology -file ping_pong_leds_methodology_drc_routed.rpt -pb ping_pong_leds_methodology_drc_routed.pb -rpx ping_pong_leds_methodology_drc_routed.rpx
| Design       : ping_pong_leds
| Device       : xc7a35tcpg236-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 51
+-----------+----------+------------------------------------------+------------+
| Rule      | Severity | Description                              | Violations |
+-----------+----------+------------------------------------------+------------+
| TIMING-17 | Warning  | Non-clocked sequential cell              | 7          |
| TIMING-20 | Warning  | Non-clocked latch                        | 28         |
| XDCH-2    | Warning  | Same min and max delay values on IO port | 16         |
+-----------+----------+------------------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin u3/sel_mux_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin u3/sel_mux_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin u5/FSM_sequential_current_state_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin u5/FSM_sequential_current_state_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin u5/FSM_sequential_current_state_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin u5/FSM_sequential_current_state_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin u5/en_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-20#1 Warning
Non-clocked latch  
The latch u5/cnt0_reg[0] cannot be properly analyzed as its control pin u5/cnt0_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#2 Warning
Non-clocked latch  
The latch u5/cnt0_reg[1] cannot be properly analyzed as its control pin u5/cnt0_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#3 Warning
Non-clocked latch  
The latch u5/cnt0_reg[2] cannot be properly analyzed as its control pin u5/cnt0_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#4 Warning
Non-clocked latch  
The latch u5/cnt0_reg[3] cannot be properly analyzed as its control pin u5/cnt0_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#5 Warning
Non-clocked latch  
The latch u5/cnt1_reg[0] cannot be properly analyzed as its control pin u5/cnt1_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#6 Warning
Non-clocked latch  
The latch u5/cnt1_reg[1] cannot be properly analyzed as its control pin u5/cnt1_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#7 Warning
Non-clocked latch  
The latch u5/cnt1_reg[2] cannot be properly analyzed as its control pin u5/cnt1_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#8 Warning
Non-clocked latch  
The latch u5/cnt1_reg[3] cannot be properly analyzed as its control pin u5/cnt1_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#9 Warning
Non-clocked latch  
The latch u5/count_reg[0] cannot be properly analyzed as its control pin u5/count_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#10 Warning
Non-clocked latch  
The latch u5/count_reg[1] cannot be properly analyzed as its control pin u5/count_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#11 Warning
Non-clocked latch  
The latch u5/count_reg[2] cannot be properly analyzed as its control pin u5/count_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#12 Warning
Non-clocked latch  
The latch u5/count_reg[3] cannot be properly analyzed as its control pin u5/count_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#13 Warning
Non-clocked latch  
The latch u5/leds_reg[0] cannot be properly analyzed as its control pin u5/leds_reg[0]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#14 Warning
Non-clocked latch  
The latch u5/leds_reg[10] cannot be properly analyzed as its control pin u5/leds_reg[10]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#15 Warning
Non-clocked latch  
The latch u5/leds_reg[11] cannot be properly analyzed as its control pin u5/leds_reg[11]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#16 Warning
Non-clocked latch  
The latch u5/leds_reg[12] cannot be properly analyzed as its control pin u5/leds_reg[12]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#17 Warning
Non-clocked latch  
The latch u5/leds_reg[13] cannot be properly analyzed as its control pin u5/leds_reg[13]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#18 Warning
Non-clocked latch  
The latch u5/leds_reg[14] cannot be properly analyzed as its control pin u5/leds_reg[14]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#19 Warning
Non-clocked latch  
The latch u5/leds_reg[15] cannot be properly analyzed as its control pin u5/leds_reg[15]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#20 Warning
Non-clocked latch  
The latch u5/leds_reg[1] cannot be properly analyzed as its control pin u5/leds_reg[1]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#21 Warning
Non-clocked latch  
The latch u5/leds_reg[2] cannot be properly analyzed as its control pin u5/leds_reg[2]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#22 Warning
Non-clocked latch  
The latch u5/leds_reg[3] cannot be properly analyzed as its control pin u5/leds_reg[3]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#23 Warning
Non-clocked latch  
The latch u5/leds_reg[4] cannot be properly analyzed as its control pin u5/leds_reg[4]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#24 Warning
Non-clocked latch  
The latch u5/leds_reg[5] cannot be properly analyzed as its control pin u5/leds_reg[5]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#25 Warning
Non-clocked latch  
The latch u5/leds_reg[6] cannot be properly analyzed as its control pin u5/leds_reg[6]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#26 Warning
Non-clocked latch  
The latch u5/leds_reg[7] cannot be properly analyzed as its control pin u5/leds_reg[7]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#27 Warning
Non-clocked latch  
The latch u5/leds_reg[8] cannot be properly analyzed as its control pin u5/leds_reg[8]/G is not reached by a timing clock
Related violations: <none>

TIMING-20#28 Warning
Non-clocked latch  
The latch u5/leds_reg[9] cannot be properly analyzed as its control pin u5/leds_reg[9]/G is not reached by a timing clock
Related violations: <none>

XDCH-2#1 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[0]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#2 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[10]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#3 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[11]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#4 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[12]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#5 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[13]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#6 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[14]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#7 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[15]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#8 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[1]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#9 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[2]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#10 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[3]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#11 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[4]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#12 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[5]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#13 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[6]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#14 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[7]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#15 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[8]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>

XDCH-2#16 Warning
Same min and max delay values on IO port  
The same output delay of 2.000 ns has been defined on port 'led[9]' relative to clock clkin for both max and min. Make sure this reflects the design intent.
set_output_delay -clock clkin 2.000 [get_ports led]
/home/parallels/Desktop/ProjetosVivado/Ping_Pong/Ping_Pong.srcs/constrs_1/new/timing.xdc (Line: 9)
Related violations: <none>


