
Lab3.1_to_3.11.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002dac  0800010c  0800010c  0001010c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000020  08002eb8  08002eb8  00012eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002ed8  08002ed8  0002004c  2**0
                  CONTENTS
  4 .ARM          00000000  08002ed8  08002ed8  0002004c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002ed8  08002ed8  0002004c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002ed8  08002ed8  00012ed8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002edc  08002edc  00012edc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000004c  20000000  08002ee0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b4  2000004c  08002f2c  0002004c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000100  08002f2c  00020100  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00009561  00000000  00000000  00020075  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001ac7  00000000  00000000  000295d6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a50  00000000  00000000  0002b0a0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000940  00000000  00000000  0002baf0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016caf  00000000  00000000  0002c430  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000bc26  00000000  00000000  000430df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00082195  00000000  00000000  0004ed05  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000d0e9a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000286c  00000000  00000000  000d0ef0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	; (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	; (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	; (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000004c 	.word	0x2000004c
 8000128:	00000000 	.word	0x00000000
 800012c:	08002ea0 	.word	0x08002ea0

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	; (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	; (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	; (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000050 	.word	0x20000050
 8000148:	08002ea0 	.word	0x08002ea0

0800014c <FSM1_run>:

int t_red=5;
int t_green=3;
int t_yellow=2;

void FSM1_run() {
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	switch(status1) {
 8000150:	4b83      	ldr	r3, [pc, #524]	; (8000360 <FSM1_run+0x214>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	3b01      	subs	r3, #1
 8000156:	2b03      	cmp	r3, #3
 8000158:	f200 80f8 	bhi.w	800034c <FSM1_run+0x200>
 800015c:	a201      	add	r2, pc, #4	; (adr r2, 8000164 <FSM1_run+0x18>)
 800015e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000162:	bf00      	nop
 8000164:	08000175 	.word	0x08000175
 8000168:	080001b3 	.word	0x080001b3
 800016c:	0800023d 	.word	0x0800023d
 8000170:	080002c5 	.word	0x080002c5
	case INIT1:
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8000174:	2201      	movs	r2, #1
 8000176:	2120      	movs	r1, #32
 8000178:	487a      	ldr	r0, [pc, #488]	; (8000364 <FSM1_run+0x218>)
 800017a:	f001 fe68 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 800017e:	2201      	movs	r2, #1
 8000180:	2140      	movs	r1, #64	; 0x40
 8000182:	4878      	ldr	r0, [pc, #480]	; (8000364 <FSM1_run+0x218>)
 8000184:	f001 fe63 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8000188:	2201      	movs	r2, #1
 800018a:	2180      	movs	r1, #128	; 0x80
 800018c:	4875      	ldr	r0, [pc, #468]	; (8000364 <FSM1_run+0x218>)
 800018e:	f001 fe5e 	bl	8001e4e <HAL_GPIO_WritePin>
		status1 = AUTO_RED1;
 8000192:	4b73      	ldr	r3, [pc, #460]	; (8000360 <FSM1_run+0x214>)
 8000194:	2202      	movs	r2, #2
 8000196:	601a      	str	r2, [r3, #0]
		setTimer1(t_red*1000);
 8000198:	4b73      	ldr	r3, [pc, #460]	; (8000368 <FSM1_run+0x21c>)
 800019a:	681b      	ldr	r3, [r3, #0]
 800019c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80001a0:	fb02 f303 	mul.w	r3, r2, r3
 80001a4:	4618      	mov	r0, r3
 80001a6:	f001 fa53 	bl	8001650 <setTimer1>
		setTimer3(250);
 80001aa:	20fa      	movs	r0, #250	; 0xfa
 80001ac:	f001 fa88 	bl	80016c0 <setTimer3>
		break;
 80001b0:	e0d3      	b.n	800035a <FSM1_run+0x20e>
	case AUTO_RED1:
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 80001b2:	2200      	movs	r2, #0
 80001b4:	2120      	movs	r1, #32
 80001b6:	486b      	ldr	r0, [pc, #428]	; (8000364 <FSM1_run+0x218>)
 80001b8:	f001 fe49 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 80001bc:	2201      	movs	r2, #1
 80001be:	2140      	movs	r1, #64	; 0x40
 80001c0:	4868      	ldr	r0, [pc, #416]	; (8000364 <FSM1_run+0x218>)
 80001c2:	f001 fe44 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 80001c6:	2201      	movs	r2, #1
 80001c8:	2180      	movs	r1, #128	; 0x80
 80001ca:	4866      	ldr	r0, [pc, #408]	; (8000364 <FSM1_run+0x218>)
 80001cc:	f001 fe3f 	bl	8001e4e <HAL_GPIO_WritePin>
			display();
 80001d0:	f001 f85c 	bl	800128c <display>
		if (timer1flag == 1) {
 80001d4:	4b65      	ldr	r3, [pc, #404]	; (800036c <FSM1_run+0x220>)
 80001d6:	681b      	ldr	r3, [r3, #0]
 80001d8:	2b01      	cmp	r3, #1
 80001da:	d10b      	bne.n	80001f4 <FSM1_run+0xa8>
			status1 = AUTO_GREEN1;
 80001dc:	4b60      	ldr	r3, [pc, #384]	; (8000360 <FSM1_run+0x214>)
 80001de:	2203      	movs	r2, #3
 80001e0:	601a      	str	r2, [r3, #0]
			setTimer1(t_green*1000);
 80001e2:	4b63      	ldr	r3, [pc, #396]	; (8000370 <FSM1_run+0x224>)
 80001e4:	681b      	ldr	r3, [r3, #0]
 80001e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80001ea:	fb02 f303 	mul.w	r3, r2, r3
 80001ee:	4618      	mov	r0, r3
 80001f0:	f001 fa2e 	bl	8001650 <setTimer1>
		}
		if (buttonflag1 == 1) {
 80001f4:	4b5f      	ldr	r3, [pc, #380]	; (8000374 <FSM1_run+0x228>)
 80001f6:	681b      	ldr	r3, [r3, #0]
 80001f8:	2b01      	cmp	r3, #1
 80001fa:	f040 80a9 	bne.w	8000350 <FSM1_run+0x204>
					HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 80001fe:	2200      	movs	r2, #0
 8000200:	2120      	movs	r1, #32
 8000202:	4858      	ldr	r0, [pc, #352]	; (8000364 <FSM1_run+0x218>)
 8000204:	f001 fe23 	bl	8001e4e <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000208:	2200      	movs	r2, #0
 800020a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800020e:	4855      	ldr	r0, [pc, #340]	; (8000364 <FSM1_run+0x218>)
 8000210:	f001 fe1d 	bl	8001e4e <HAL_GPIO_WritePin>
					status1 = 0;
 8000214:	4b52      	ldr	r3, [pc, #328]	; (8000360 <FSM1_run+0x214>)
 8000216:	2200      	movs	r2, #0
 8000218:	601a      	str	r2, [r3, #0]
					status2 = 0;
 800021a:	4b57      	ldr	r3, [pc, #348]	; (8000378 <FSM1_run+0x22c>)
 800021c:	2200      	movs	r2, #0
 800021e:	601a      	str	r2, [r3, #0]
					status = MAN_RED;
 8000220:	4b56      	ldr	r3, [pc, #344]	; (800037c <FSM1_run+0x230>)
 8000222:	220d      	movs	r2, #13
 8000224:	601a      	str	r2, [r3, #0]
					buttonflag1 = 0;
 8000226:	4b53      	ldr	r3, [pc, #332]	; (8000374 <FSM1_run+0x228>)
 8000228:	2200      	movs	r2, #0
 800022a:	601a      	str	r2, [r3, #0]
					setTimer3(250);
 800022c:	20fa      	movs	r0, #250	; 0xfa
 800022e:	f001 fa47 	bl	80016c0 <setTimer3>
					setTimer4(500);
 8000232:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000236:	f001 fa5f 	bl	80016f8 <setTimer4>
				}
		break;
 800023a:	e089      	b.n	8000350 <FSM1_run+0x204>
	case AUTO_GREEN1:
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 800023c:	2201      	movs	r2, #1
 800023e:	2120      	movs	r1, #32
 8000240:	4848      	ldr	r0, [pc, #288]	; (8000364 <FSM1_run+0x218>)
 8000242:	f001 fe04 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8000246:	2200      	movs	r2, #0
 8000248:	2140      	movs	r1, #64	; 0x40
 800024a:	4846      	ldr	r0, [pc, #280]	; (8000364 <FSM1_run+0x218>)
 800024c:	f001 fdff 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 8000250:	2201      	movs	r2, #1
 8000252:	2180      	movs	r1, #128	; 0x80
 8000254:	4843      	ldr	r0, [pc, #268]	; (8000364 <FSM1_run+0x218>)
 8000256:	f001 fdfa 	bl	8001e4e <HAL_GPIO_WritePin>
			display();
 800025a:	f001 f817 	bl	800128c <display>
		if (timer1flag == 1) {
 800025e:	4b43      	ldr	r3, [pc, #268]	; (800036c <FSM1_run+0x220>)
 8000260:	681b      	ldr	r3, [r3, #0]
 8000262:	2b01      	cmp	r3, #1
 8000264:	d10b      	bne.n	800027e <FSM1_run+0x132>
			status1 = AUTO_YELLOW1;
 8000266:	4b3e      	ldr	r3, [pc, #248]	; (8000360 <FSM1_run+0x214>)
 8000268:	2204      	movs	r2, #4
 800026a:	601a      	str	r2, [r3, #0]
			setTimer1(t_yellow*1000);
 800026c:	4b44      	ldr	r3, [pc, #272]	; (8000380 <FSM1_run+0x234>)
 800026e:	681b      	ldr	r3, [r3, #0]
 8000270:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000274:	fb02 f303 	mul.w	r3, r2, r3
 8000278:	4618      	mov	r0, r3
 800027a:	f001 f9e9 	bl	8001650 <setTimer1>
		}
		if (buttonflag1 == 1) {
 800027e:	4b3d      	ldr	r3, [pc, #244]	; (8000374 <FSM1_run+0x228>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	2b01      	cmp	r3, #1
 8000284:	d166      	bne.n	8000354 <FSM1_run+0x208>
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 8000286:	2200      	movs	r2, #0
 8000288:	2120      	movs	r1, #32
 800028a:	4836      	ldr	r0, [pc, #216]	; (8000364 <FSM1_run+0x218>)
 800028c:	f001 fddf 	bl	8001e4e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000290:	2200      	movs	r2, #0
 8000292:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000296:	4833      	ldr	r0, [pc, #204]	; (8000364 <FSM1_run+0x218>)
 8000298:	f001 fdd9 	bl	8001e4e <HAL_GPIO_WritePin>
					status1 = 0;
 800029c:	4b30      	ldr	r3, [pc, #192]	; (8000360 <FSM1_run+0x214>)
 800029e:	2200      	movs	r2, #0
 80002a0:	601a      	str	r2, [r3, #0]
					status2 = 0;
 80002a2:	4b35      	ldr	r3, [pc, #212]	; (8000378 <FSM1_run+0x22c>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	601a      	str	r2, [r3, #0]
					status = MAN_RED;
 80002a8:	4b34      	ldr	r3, [pc, #208]	; (800037c <FSM1_run+0x230>)
 80002aa:	220d      	movs	r2, #13
 80002ac:	601a      	str	r2, [r3, #0]
					buttonflag1 = 0;
 80002ae:	4b31      	ldr	r3, [pc, #196]	; (8000374 <FSM1_run+0x228>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	601a      	str	r2, [r3, #0]
					setTimer3(250);
 80002b4:	20fa      	movs	r0, #250	; 0xfa
 80002b6:	f001 fa03 	bl	80016c0 <setTimer3>
					setTimer4(500);
 80002ba:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80002be:	f001 fa1b 	bl	80016f8 <setTimer4>
				}
		break;
 80002c2:	e047      	b.n	8000354 <FSM1_run+0x208>
	case AUTO_YELLOW1:
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 80002c4:	2201      	movs	r2, #1
 80002c6:	2120      	movs	r1, #32
 80002c8:	4826      	ldr	r0, [pc, #152]	; (8000364 <FSM1_run+0x218>)
 80002ca:	f001 fdc0 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 80002ce:	2201      	movs	r2, #1
 80002d0:	2140      	movs	r1, #64	; 0x40
 80002d2:	4824      	ldr	r0, [pc, #144]	; (8000364 <FSM1_run+0x218>)
 80002d4:	f001 fdbb 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 80002d8:	2200      	movs	r2, #0
 80002da:	2180      	movs	r1, #128	; 0x80
 80002dc:	4821      	ldr	r0, [pc, #132]	; (8000364 <FSM1_run+0x218>)
 80002de:	f001 fdb6 	bl	8001e4e <HAL_GPIO_WritePin>
			display();
 80002e2:	f000 ffd3 	bl	800128c <display>
		if (timer1flag == 1) {
 80002e6:	4b21      	ldr	r3, [pc, #132]	; (800036c <FSM1_run+0x220>)
 80002e8:	681b      	ldr	r3, [r3, #0]
 80002ea:	2b01      	cmp	r3, #1
 80002ec:	d10b      	bne.n	8000306 <FSM1_run+0x1ba>
			status1 = AUTO_RED1;
 80002ee:	4b1c      	ldr	r3, [pc, #112]	; (8000360 <FSM1_run+0x214>)
 80002f0:	2202      	movs	r2, #2
 80002f2:	601a      	str	r2, [r3, #0]
			setTimer1(t_red*1000);
 80002f4:	4b1c      	ldr	r3, [pc, #112]	; (8000368 <FSM1_run+0x21c>)
 80002f6:	681b      	ldr	r3, [r3, #0]
 80002f8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80002fc:	fb02 f303 	mul.w	r3, r2, r3
 8000300:	4618      	mov	r0, r3
 8000302:	f001 f9a5 	bl	8001650 <setTimer1>
		}
		if (buttonflag1 == 1) {
 8000306:	4b1b      	ldr	r3, [pc, #108]	; (8000374 <FSM1_run+0x228>)
 8000308:	681b      	ldr	r3, [r3, #0]
 800030a:	2b01      	cmp	r3, #1
 800030c:	d124      	bne.n	8000358 <FSM1_run+0x20c>
			HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, RESET);
 800030e:	2200      	movs	r2, #0
 8000310:	2120      	movs	r1, #32
 8000312:	4814      	ldr	r0, [pc, #80]	; (8000364 <FSM1_run+0x218>)
 8000314:	f001 fd9b 	bl	8001e4e <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000318:	2200      	movs	r2, #0
 800031a:	f44f 7180 	mov.w	r1, #256	; 0x100
 800031e:	4811      	ldr	r0, [pc, #68]	; (8000364 <FSM1_run+0x218>)
 8000320:	f001 fd95 	bl	8001e4e <HAL_GPIO_WritePin>
					status1 = 0;
 8000324:	4b0e      	ldr	r3, [pc, #56]	; (8000360 <FSM1_run+0x214>)
 8000326:	2200      	movs	r2, #0
 8000328:	601a      	str	r2, [r3, #0]
					status2 = 0;
 800032a:	4b13      	ldr	r3, [pc, #76]	; (8000378 <FSM1_run+0x22c>)
 800032c:	2200      	movs	r2, #0
 800032e:	601a      	str	r2, [r3, #0]
					status = MAN_RED;
 8000330:	4b12      	ldr	r3, [pc, #72]	; (800037c <FSM1_run+0x230>)
 8000332:	220d      	movs	r2, #13
 8000334:	601a      	str	r2, [r3, #0]
					buttonflag1 = 0;
 8000336:	4b0f      	ldr	r3, [pc, #60]	; (8000374 <FSM1_run+0x228>)
 8000338:	2200      	movs	r2, #0
 800033a:	601a      	str	r2, [r3, #0]
					setTimer3(250);
 800033c:	20fa      	movs	r0, #250	; 0xfa
 800033e:	f001 f9bf 	bl	80016c0 <setTimer3>
					setTimer4(500);
 8000342:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000346:	f001 f9d7 	bl	80016f8 <setTimer4>
				}
		break;
 800034a:	e005      	b.n	8000358 <FSM1_run+0x20c>
	default:
		break;
 800034c:	bf00      	nop
 800034e:	e004      	b.n	800035a <FSM1_run+0x20e>
		break;
 8000350:	bf00      	nop
 8000352:	e002      	b.n	800035a <FSM1_run+0x20e>
		break;
 8000354:	bf00      	nop
 8000356:	e000      	b.n	800035a <FSM1_run+0x20e>
		break;
 8000358:	bf00      	nop
	}
}
 800035a:	bf00      	nop
 800035c:	bd80      	pop	{r7, pc}
 800035e:	bf00      	nop
 8000360:	20000088 	.word	0x20000088
 8000364:	40010800 	.word	0x40010800
 8000368:	20000000 	.word	0x20000000
 800036c:	200000a4 	.word	0x200000a4
 8000370:	20000004 	.word	0x20000004
 8000374:	20000068 	.word	0x20000068
 8000378:	2000008c 	.word	0x2000008c
 800037c:	20000090 	.word	0x20000090
 8000380:	20000008 	.word	0x20000008

08000384 <FSM2_run>:
void FSM2_run() {
 8000384:	b580      	push	{r7, lr}
 8000386:	af00      	add	r7, sp, #0
	switch(status2) {
 8000388:	4b51      	ldr	r3, [pc, #324]	; (80004d0 <FSM2_run+0x14c>)
 800038a:	681b      	ldr	r3, [r3, #0]
 800038c:	3b07      	subs	r3, #7
 800038e:	2b03      	cmp	r3, #3
 8000390:	f200 8094 	bhi.w	80004bc <FSM2_run+0x138>
 8000394:	a201      	add	r2, pc, #4	; (adr r2, 800039c <FSM2_run+0x18>)
 8000396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800039a:	bf00      	nop
 800039c:	080003ad 	.word	0x080003ad
 80003a0:	08000477 	.word	0x08000477
 80003a4:	080003eb 	.word	0x080003eb
 80003a8:	08000431 	.word	0x08000431
	case INIT2:
		HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 80003ac:	2201      	movs	r2, #1
 80003ae:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003b2:	4848      	ldr	r0, [pc, #288]	; (80004d4 <FSM2_run+0x150>)
 80003b4:	f001 fd4b 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 80003b8:	2201      	movs	r2, #1
 80003ba:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003be:	4845      	ldr	r0, [pc, #276]	; (80004d4 <FSM2_run+0x150>)
 80003c0:	f001 fd45 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 80003c4:	2201      	movs	r2, #1
 80003c6:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80003ca:	4842      	ldr	r0, [pc, #264]	; (80004d4 <FSM2_run+0x150>)
 80003cc:	f001 fd3f 	bl	8001e4e <HAL_GPIO_WritePin>
		status2 = AUTO_GREEN2;
 80003d0:	4b3f      	ldr	r3, [pc, #252]	; (80004d0 <FSM2_run+0x14c>)
 80003d2:	2209      	movs	r2, #9
 80003d4:	601a      	str	r2, [r3, #0]
		setTimer2(t_green*1000);
 80003d6:	4b40      	ldr	r3, [pc, #256]	; (80004d8 <FSM2_run+0x154>)
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80003de:	fb02 f303 	mul.w	r3, r2, r3
 80003e2:	4618      	mov	r0, r3
 80003e4:	f001 f950 	bl	8001688 <setTimer2>
		break;
 80003e8:	e06f      	b.n	80004ca <FSM2_run+0x146>
	case AUTO_GREEN2:
		HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 80003ea:	2201      	movs	r2, #1
 80003ec:	f44f 7180 	mov.w	r1, #256	; 0x100
 80003f0:	4838      	ldr	r0, [pc, #224]	; (80004d4 <FSM2_run+0x150>)
 80003f2:	f001 fd2c 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 80003f6:	2200      	movs	r2, #0
 80003f8:	f44f 7100 	mov.w	r1, #512	; 0x200
 80003fc:	4835      	ldr	r0, [pc, #212]	; (80004d4 <FSM2_run+0x150>)
 80003fe:	f001 fd26 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 8000402:	2201      	movs	r2, #1
 8000404:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000408:	4832      	ldr	r0, [pc, #200]	; (80004d4 <FSM2_run+0x150>)
 800040a:	f001 fd20 	bl	8001e4e <HAL_GPIO_WritePin>

		if (timer2flag == 1) {
 800040e:	4b33      	ldr	r3, [pc, #204]	; (80004dc <FSM2_run+0x158>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	2b01      	cmp	r3, #1
 8000414:	d154      	bne.n	80004c0 <FSM2_run+0x13c>
			status2 = AUTO_YELLOW2;
 8000416:	4b2e      	ldr	r3, [pc, #184]	; (80004d0 <FSM2_run+0x14c>)
 8000418:	220a      	movs	r2, #10
 800041a:	601a      	str	r2, [r3, #0]
			setTimer2(t_yellow*1000);
 800041c:	4b30      	ldr	r3, [pc, #192]	; (80004e0 <FSM2_run+0x15c>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8000424:	fb02 f303 	mul.w	r3, r2, r3
 8000428:	4618      	mov	r0, r3
 800042a:	f001 f92d 	bl	8001688 <setTimer2>
		}
		break;
 800042e:	e047      	b.n	80004c0 <FSM2_run+0x13c>
	case AUTO_YELLOW2:
		HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8000430:	2201      	movs	r2, #1
 8000432:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000436:	4827      	ldr	r0, [pc, #156]	; (80004d4 <FSM2_run+0x150>)
 8000438:	f001 fd09 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 800043c:	2201      	movs	r2, #1
 800043e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000442:	4824      	ldr	r0, [pc, #144]	; (80004d4 <FSM2_run+0x150>)
 8000444:	f001 fd03 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 8000448:	2200      	movs	r2, #0
 800044a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800044e:	4821      	ldr	r0, [pc, #132]	; (80004d4 <FSM2_run+0x150>)
 8000450:	f001 fcfd 	bl	8001e4e <HAL_GPIO_WritePin>

		if (timer2flag == 1) {
 8000454:	4b21      	ldr	r3, [pc, #132]	; (80004dc <FSM2_run+0x158>)
 8000456:	681b      	ldr	r3, [r3, #0]
 8000458:	2b01      	cmp	r3, #1
 800045a:	d133      	bne.n	80004c4 <FSM2_run+0x140>
			status2 = AUTO_RED2;
 800045c:	4b1c      	ldr	r3, [pc, #112]	; (80004d0 <FSM2_run+0x14c>)
 800045e:	2208      	movs	r2, #8
 8000460:	601a      	str	r2, [r3, #0]
			setTimer2(t_red*1000);
 8000462:	4b20      	ldr	r3, [pc, #128]	; (80004e4 <FSM2_run+0x160>)
 8000464:	681b      	ldr	r3, [r3, #0]
 8000466:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800046a:	fb02 f303 	mul.w	r3, r2, r3
 800046e:	4618      	mov	r0, r3
 8000470:	f001 f90a 	bl	8001688 <setTimer2>
		}
		break;
 8000474:	e026      	b.n	80004c4 <FSM2_run+0x140>
	case AUTO_RED2:
		HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, RESET);
 8000476:	2200      	movs	r2, #0
 8000478:	f44f 7180 	mov.w	r1, #256	; 0x100
 800047c:	4815      	ldr	r0, [pc, #84]	; (80004d4 <FSM2_run+0x150>)
 800047e:	f001 fce6 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8000482:	2201      	movs	r2, #1
 8000484:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000488:	4812      	ldr	r0, [pc, #72]	; (80004d4 <FSM2_run+0x150>)
 800048a:	f001 fce0 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 800048e:	2201      	movs	r2, #1
 8000490:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8000494:	480f      	ldr	r0, [pc, #60]	; (80004d4 <FSM2_run+0x150>)
 8000496:	f001 fcda 	bl	8001e4e <HAL_GPIO_WritePin>

		if (timer2flag == 1) {
 800049a:	4b10      	ldr	r3, [pc, #64]	; (80004dc <FSM2_run+0x158>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	2b01      	cmp	r3, #1
 80004a0:	d112      	bne.n	80004c8 <FSM2_run+0x144>
			status2 = AUTO_GREEN2;
 80004a2:	4b0b      	ldr	r3, [pc, #44]	; (80004d0 <FSM2_run+0x14c>)
 80004a4:	2209      	movs	r2, #9
 80004a6:	601a      	str	r2, [r3, #0]
			setTimer2(t_green*1000);
 80004a8:	4b0b      	ldr	r3, [pc, #44]	; (80004d8 <FSM2_run+0x154>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80004b0:	fb02 f303 	mul.w	r3, r2, r3
 80004b4:	4618      	mov	r0, r3
 80004b6:	f001 f8e7 	bl	8001688 <setTimer2>
		}
		break;
 80004ba:	e005      	b.n	80004c8 <FSM2_run+0x144>
	default:
		break;
 80004bc:	bf00      	nop
 80004be:	e004      	b.n	80004ca <FSM2_run+0x146>
		break;
 80004c0:	bf00      	nop
 80004c2:	e002      	b.n	80004ca <FSM2_run+0x146>
		break;
 80004c4:	bf00      	nop
 80004c6:	e000      	b.n	80004ca <FSM2_run+0x146>
		break;
 80004c8:	bf00      	nop
	}
}
 80004ca:	bf00      	nop
 80004cc:	bd80      	pop	{r7, pc}
 80004ce:	bf00      	nop
 80004d0:	2000008c 	.word	0x2000008c
 80004d4:	40010800 	.word	0x40010800
 80004d8:	20000004 	.word	0x20000004
 80004dc:	200000a8 	.word	0x200000a8
 80004e0:	20000008 	.word	0x20000008
 80004e4:	20000000 	.word	0x20000000

080004e8 <FSM_man_run>:
#include "FSM.h"
#include "display7SEG.h"
#include "button.h"


void FSM_man_run() {
 80004e8:	b580      	push	{r7, lr}
 80004ea:	af00      	add	r7, sp, #0
	switch (status) {
 80004ec:	4b61      	ldr	r3, [pc, #388]	; (8000674 <FSM_man_run+0x18c>)
 80004ee:	681b      	ldr	r3, [r3, #0]
 80004f0:	2b0f      	cmp	r3, #15
 80004f2:	f000 81a9 	beq.w	8000848 <FSM_man_run+0x360>
 80004f6:	2b0f      	cmp	r3, #15
 80004f8:	f300 824f 	bgt.w	800099a <FSM_man_run+0x4b2>
 80004fc:	2b0d      	cmp	r3, #13
 80004fe:	d003      	beq.n	8000508 <FSM_man_run+0x20>
 8000500:	2b0e      	cmp	r3, #14
 8000502:	f000 80d1 	beq.w	80006a8 <FSM_man_run+0x1c0>
				buttonflag1 = 0;
				status = 0;
			}
		break;
	default:
		break;
 8000506:	e248      	b.n	800099a <FSM_man_run+0x4b2>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 8000508:	2201      	movs	r2, #1
 800050a:	2140      	movs	r1, #64	; 0x40
 800050c:	485a      	ldr	r0, [pc, #360]	; (8000678 <FSM_man_run+0x190>)
 800050e:	f001 fc9e 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8000512:	2201      	movs	r2, #1
 8000514:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000518:	4857      	ldr	r0, [pc, #348]	; (8000678 <FSM_man_run+0x190>)
 800051a:	f001 fc98 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 800051e:	2201      	movs	r2, #1
 8000520:	2180      	movs	r1, #128	; 0x80
 8000522:	4855      	ldr	r0, [pc, #340]	; (8000678 <FSM_man_run+0x190>)
 8000524:	f001 fc93 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 8000528:	2201      	movs	r2, #1
 800052a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800052e:	4852      	ldr	r0, [pc, #328]	; (8000678 <FSM_man_run+0x190>)
 8000530:	f001 fc8d 	bl	8001e4e <HAL_GPIO_WritePin>
		led_buffer[0] = 0;
 8000534:	4b51      	ldr	r3, [pc, #324]	; (800067c <FSM_man_run+0x194>)
 8000536:	2200      	movs	r2, #0
 8000538:	601a      	str	r2, [r3, #0]
		led_buffer[1] = 1;
 800053a:	4b50      	ldr	r3, [pc, #320]	; (800067c <FSM_man_run+0x194>)
 800053c:	2201      	movs	r2, #1
 800053e:	605a      	str	r2, [r3, #4]
		led_buffer[2] = t_red / 10;
 8000540:	4b4f      	ldr	r3, [pc, #316]	; (8000680 <FSM_man_run+0x198>)
 8000542:	681b      	ldr	r3, [r3, #0]
 8000544:	4a4f      	ldr	r2, [pc, #316]	; (8000684 <FSM_man_run+0x19c>)
 8000546:	fb82 1203 	smull	r1, r2, r2, r3
 800054a:	1092      	asrs	r2, r2, #2
 800054c:	17db      	asrs	r3, r3, #31
 800054e:	1ad3      	subs	r3, r2, r3
 8000550:	4a4a      	ldr	r2, [pc, #296]	; (800067c <FSM_man_run+0x194>)
 8000552:	6093      	str	r3, [r2, #8]
		led_buffer[3] = t_red % 10;
 8000554:	4b4a      	ldr	r3, [pc, #296]	; (8000680 <FSM_man_run+0x198>)
 8000556:	6819      	ldr	r1, [r3, #0]
 8000558:	4b4a      	ldr	r3, [pc, #296]	; (8000684 <FSM_man_run+0x19c>)
 800055a:	fb83 2301 	smull	r2, r3, r3, r1
 800055e:	109a      	asrs	r2, r3, #2
 8000560:	17cb      	asrs	r3, r1, #31
 8000562:	1ad2      	subs	r2, r2, r3
 8000564:	4613      	mov	r3, r2
 8000566:	009b      	lsls	r3, r3, #2
 8000568:	4413      	add	r3, r2
 800056a:	005b      	lsls	r3, r3, #1
 800056c:	1aca      	subs	r2, r1, r3
 800056e:	4b43      	ldr	r3, [pc, #268]	; (800067c <FSM_man_run+0x194>)
 8000570:	60da      	str	r2, [r3, #12]
			if (timer4flag == 1) {
 8000572:	4b45      	ldr	r3, [pc, #276]	; (8000688 <FSM_man_run+0x1a0>)
 8000574:	681b      	ldr	r3, [r3, #0]
 8000576:	2b01      	cmp	r3, #1
 8000578:	d10c      	bne.n	8000594 <FSM_man_run+0xac>
				HAL_GPIO_TogglePin(LED_RED1_GPIO_Port, LED_RED1_Pin);
 800057a:	2120      	movs	r1, #32
 800057c:	483e      	ldr	r0, [pc, #248]	; (8000678 <FSM_man_run+0x190>)
 800057e:	f001 fc7e 	bl	8001e7e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_RED2_GPIO_Port, LED_RED2_Pin);
 8000582:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000586:	483c      	ldr	r0, [pc, #240]	; (8000678 <FSM_man_run+0x190>)
 8000588:	f001 fc79 	bl	8001e7e <HAL_GPIO_TogglePin>
				setTimer4(500);
 800058c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000590:	f001 f8b2 	bl	80016f8 <setTimer4>
			if (timer3flag == 1) {
 8000594:	4b3d      	ldr	r3, [pc, #244]	; (800068c <FSM_man_run+0x1a4>)
 8000596:	681b      	ldr	r3, [r3, #0]
 8000598:	2b01      	cmp	r3, #1
 800059a:	d111      	bne.n	80005c0 <FSM_man_run+0xd8>
			  		  update7SEG(index_led++);
 800059c:	4b3c      	ldr	r3, [pc, #240]	; (8000690 <FSM_man_run+0x1a8>)
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	1c5a      	adds	r2, r3, #1
 80005a2:	493b      	ldr	r1, [pc, #236]	; (8000690 <FSM_man_run+0x1a8>)
 80005a4:	600a      	str	r2, [r1, #0]
 80005a6:	4618      	mov	r0, r3
 80005a8:	f000 fd12 	bl	8000fd0 <update7SEG>
			  		  if (index_led>=4) {
 80005ac:	4b38      	ldr	r3, [pc, #224]	; (8000690 <FSM_man_run+0x1a8>)
 80005ae:	681b      	ldr	r3, [r3, #0]
 80005b0:	2b03      	cmp	r3, #3
 80005b2:	dd02      	ble.n	80005ba <FSM_man_run+0xd2>
			  			index_led=0;
 80005b4:	4b36      	ldr	r3, [pc, #216]	; (8000690 <FSM_man_run+0x1a8>)
 80005b6:	2200      	movs	r2, #0
 80005b8:	601a      	str	r2, [r3, #0]
			  		  setTimer3(250);
 80005ba:	20fa      	movs	r0, #250	; 0xfa
 80005bc:	f001 f880 	bl	80016c0 <setTimer3>
			if (buttonflag2 == 1 ) {
 80005c0:	4b34      	ldr	r3, [pc, #208]	; (8000694 <FSM_man_run+0x1ac>)
 80005c2:	681b      	ldr	r3, [r3, #0]
 80005c4:	2b01      	cmp	r3, #1
 80005c6:	d127      	bne.n	8000618 <FSM_man_run+0x130>
				t_red+=1;
 80005c8:	4b2d      	ldr	r3, [pc, #180]	; (8000680 <FSM_man_run+0x198>)
 80005ca:	681b      	ldr	r3, [r3, #0]
 80005cc:	3301      	adds	r3, #1
 80005ce:	4a2c      	ldr	r2, [pc, #176]	; (8000680 <FSM_man_run+0x198>)
 80005d0:	6013      	str	r3, [r2, #0]
				if (t_red>=100) {
 80005d2:	4b2b      	ldr	r3, [pc, #172]	; (8000680 <FSM_man_run+0x198>)
 80005d4:	681b      	ldr	r3, [r3, #0]
 80005d6:	2b63      	cmp	r3, #99	; 0x63
 80005d8:	dd02      	ble.n	80005e0 <FSM_man_run+0xf8>
					t_red = 1;
 80005da:	4b29      	ldr	r3, [pc, #164]	; (8000680 <FSM_man_run+0x198>)
 80005dc:	2201      	movs	r2, #1
 80005de:	601a      	str	r2, [r3, #0]
				led_buffer[2] = t_red / 10;
 80005e0:	4b27      	ldr	r3, [pc, #156]	; (8000680 <FSM_man_run+0x198>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4a27      	ldr	r2, [pc, #156]	; (8000684 <FSM_man_run+0x19c>)
 80005e6:	fb82 1203 	smull	r1, r2, r2, r3
 80005ea:	1092      	asrs	r2, r2, #2
 80005ec:	17db      	asrs	r3, r3, #31
 80005ee:	1ad3      	subs	r3, r2, r3
 80005f0:	4a22      	ldr	r2, [pc, #136]	; (800067c <FSM_man_run+0x194>)
 80005f2:	6093      	str	r3, [r2, #8]
				led_buffer[3] = t_red % 10;
 80005f4:	4b22      	ldr	r3, [pc, #136]	; (8000680 <FSM_man_run+0x198>)
 80005f6:	6819      	ldr	r1, [r3, #0]
 80005f8:	4b22      	ldr	r3, [pc, #136]	; (8000684 <FSM_man_run+0x19c>)
 80005fa:	fb83 2301 	smull	r2, r3, r3, r1
 80005fe:	109a      	asrs	r2, r3, #2
 8000600:	17cb      	asrs	r3, r1, #31
 8000602:	1ad2      	subs	r2, r2, r3
 8000604:	4613      	mov	r3, r2
 8000606:	009b      	lsls	r3, r3, #2
 8000608:	4413      	add	r3, r2
 800060a:	005b      	lsls	r3, r3, #1
 800060c:	1aca      	subs	r2, r1, r3
 800060e:	4b1b      	ldr	r3, [pc, #108]	; (800067c <FSM_man_run+0x194>)
 8000610:	60da      	str	r2, [r3, #12]
				buttonflag2 = 0;
 8000612:	4b20      	ldr	r3, [pc, #128]	; (8000694 <FSM_man_run+0x1ac>)
 8000614:	2200      	movs	r2, #0
 8000616:	601a      	str	r2, [r3, #0]
			if (buttonflag3 == 1 ) {
 8000618:	4b1f      	ldr	r3, [pc, #124]	; (8000698 <FSM_man_run+0x1b0>)
 800061a:	681b      	ldr	r3, [r3, #0]
 800061c:	2b01      	cmp	r3, #1
 800061e:	d10b      	bne.n	8000638 <FSM_man_run+0x150>
				status1 = INIT1;
 8000620:	4b1e      	ldr	r3, [pc, #120]	; (800069c <FSM_man_run+0x1b4>)
 8000622:	2201      	movs	r2, #1
 8000624:	601a      	str	r2, [r3, #0]
				status2 = INIT2;
 8000626:	4b1e      	ldr	r3, [pc, #120]	; (80006a0 <FSM_man_run+0x1b8>)
 8000628:	2207      	movs	r2, #7
 800062a:	601a      	str	r2, [r3, #0]
				buttonflag3 = 0;
 800062c:	4b1a      	ldr	r3, [pc, #104]	; (8000698 <FSM_man_run+0x1b0>)
 800062e:	2200      	movs	r2, #0
 8000630:	601a      	str	r2, [r3, #0]
				status = 0;
 8000632:	4b10      	ldr	r3, [pc, #64]	; (8000674 <FSM_man_run+0x18c>)
 8000634:	2200      	movs	r2, #0
 8000636:	601a      	str	r2, [r3, #0]
			if (buttonflag1 == 1) {
 8000638:	4b1a      	ldr	r3, [pc, #104]	; (80006a4 <FSM_man_run+0x1bc>)
 800063a:	681b      	ldr	r3, [r3, #0]
 800063c:	2b01      	cmp	r3, #1
 800063e:	f040 81ae 	bne.w	800099e <FSM_man_run+0x4b6>
				HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, RESET);
 8000642:	2200      	movs	r2, #0
 8000644:	2140      	movs	r1, #64	; 0x40
 8000646:	480c      	ldr	r0, [pc, #48]	; (8000678 <FSM_man_run+0x190>)
 8000648:	f001 fc01 	bl	8001e4e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, RESET);
 800064c:	2200      	movs	r2, #0
 800064e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000652:	4809      	ldr	r0, [pc, #36]	; (8000678 <FSM_man_run+0x190>)
 8000654:	f001 fbfb 	bl	8001e4e <HAL_GPIO_WritePin>
				status = MAN_GREEN;
 8000658:	4b06      	ldr	r3, [pc, #24]	; (8000674 <FSM_man_run+0x18c>)
 800065a:	220e      	movs	r2, #14
 800065c:	601a      	str	r2, [r3, #0]
				buttonflag1 = 0;
 800065e:	4b11      	ldr	r3, [pc, #68]	; (80006a4 <FSM_man_run+0x1bc>)
 8000660:	2200      	movs	r2, #0
 8000662:	601a      	str	r2, [r3, #0]
				setTimer3(250);
 8000664:	20fa      	movs	r0, #250	; 0xfa
 8000666:	f001 f82b 	bl	80016c0 <setTimer3>
				setTimer4(500);
 800066a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800066e:	f001 f843 	bl	80016f8 <setTimer4>
		break;
 8000672:	e194      	b.n	800099e <FSM_man_run+0x4b6>
 8000674:	20000090 	.word	0x20000090
 8000678:	40010800 	.word	0x40010800
 800067c:	20000078 	.word	0x20000078
 8000680:	20000000 	.word	0x20000000
 8000684:	66666667 	.word	0x66666667
 8000688:	200000b0 	.word	0x200000b0
 800068c:	200000ac 	.word	0x200000ac
 8000690:	20000074 	.word	0x20000074
 8000694:	2000006c 	.word	0x2000006c
 8000698:	20000070 	.word	0x20000070
 800069c:	20000088 	.word	0x20000088
 80006a0:	2000008c 	.word	0x2000008c
 80006a4:	20000068 	.word	0x20000068
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 80006a8:	2201      	movs	r2, #1
 80006aa:	2120      	movs	r1, #32
 80006ac:	4859      	ldr	r0, [pc, #356]	; (8000814 <FSM_man_run+0x32c>)
 80006ae:	f001 fbce 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 80006b2:	2201      	movs	r2, #1
 80006b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80006b8:	4856      	ldr	r0, [pc, #344]	; (8000814 <FSM_man_run+0x32c>)
 80006ba:	f001 fbc8 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, SET);
 80006be:	2201      	movs	r2, #1
 80006c0:	2180      	movs	r1, #128	; 0x80
 80006c2:	4854      	ldr	r0, [pc, #336]	; (8000814 <FSM_man_run+0x32c>)
 80006c4:	f001 fbc3 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, SET);
 80006c8:	2201      	movs	r2, #1
 80006ca:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80006ce:	4851      	ldr	r0, [pc, #324]	; (8000814 <FSM_man_run+0x32c>)
 80006d0:	f001 fbbd 	bl	8001e4e <HAL_GPIO_WritePin>
		led_buffer[0] = 0;
 80006d4:	4b50      	ldr	r3, [pc, #320]	; (8000818 <FSM_man_run+0x330>)
 80006d6:	2200      	movs	r2, #0
 80006d8:	601a      	str	r2, [r3, #0]
		led_buffer[1] = 2;
 80006da:	4b4f      	ldr	r3, [pc, #316]	; (8000818 <FSM_man_run+0x330>)
 80006dc:	2202      	movs	r2, #2
 80006de:	605a      	str	r2, [r3, #4]
		led_buffer[2] = t_green / 10;
 80006e0:	4b4e      	ldr	r3, [pc, #312]	; (800081c <FSM_man_run+0x334>)
 80006e2:	681b      	ldr	r3, [r3, #0]
 80006e4:	4a4e      	ldr	r2, [pc, #312]	; (8000820 <FSM_man_run+0x338>)
 80006e6:	fb82 1203 	smull	r1, r2, r2, r3
 80006ea:	1092      	asrs	r2, r2, #2
 80006ec:	17db      	asrs	r3, r3, #31
 80006ee:	1ad3      	subs	r3, r2, r3
 80006f0:	4a49      	ldr	r2, [pc, #292]	; (8000818 <FSM_man_run+0x330>)
 80006f2:	6093      	str	r3, [r2, #8]
		led_buffer[3] = t_green % 10;
 80006f4:	4b49      	ldr	r3, [pc, #292]	; (800081c <FSM_man_run+0x334>)
 80006f6:	6819      	ldr	r1, [r3, #0]
 80006f8:	4b49      	ldr	r3, [pc, #292]	; (8000820 <FSM_man_run+0x338>)
 80006fa:	fb83 2301 	smull	r2, r3, r3, r1
 80006fe:	109a      	asrs	r2, r3, #2
 8000700:	17cb      	asrs	r3, r1, #31
 8000702:	1ad2      	subs	r2, r2, r3
 8000704:	4613      	mov	r3, r2
 8000706:	009b      	lsls	r3, r3, #2
 8000708:	4413      	add	r3, r2
 800070a:	005b      	lsls	r3, r3, #1
 800070c:	1aca      	subs	r2, r1, r3
 800070e:	4b42      	ldr	r3, [pc, #264]	; (8000818 <FSM_man_run+0x330>)
 8000710:	60da      	str	r2, [r3, #12]
			if (timer4flag == 1) {
 8000712:	4b44      	ldr	r3, [pc, #272]	; (8000824 <FSM_man_run+0x33c>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	2b01      	cmp	r3, #1
 8000718:	d10c      	bne.n	8000734 <FSM_man_run+0x24c>
				HAL_GPIO_TogglePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin);
 800071a:	2140      	movs	r1, #64	; 0x40
 800071c:	483d      	ldr	r0, [pc, #244]	; (8000814 <FSM_man_run+0x32c>)
 800071e:	f001 fbae 	bl	8001e7e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin);
 8000722:	f44f 7100 	mov.w	r1, #512	; 0x200
 8000726:	483b      	ldr	r0, [pc, #236]	; (8000814 <FSM_man_run+0x32c>)
 8000728:	f001 fba9 	bl	8001e7e <HAL_GPIO_TogglePin>
				setTimer4(500);
 800072c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8000730:	f000 ffe2 	bl	80016f8 <setTimer4>
			if (timer3flag == 1) {
 8000734:	4b3c      	ldr	r3, [pc, #240]	; (8000828 <FSM_man_run+0x340>)
 8000736:	681b      	ldr	r3, [r3, #0]
 8000738:	2b01      	cmp	r3, #1
 800073a:	d111      	bne.n	8000760 <FSM_man_run+0x278>
			  		  update7SEG(index_led++);
 800073c:	4b3b      	ldr	r3, [pc, #236]	; (800082c <FSM_man_run+0x344>)
 800073e:	681b      	ldr	r3, [r3, #0]
 8000740:	1c5a      	adds	r2, r3, #1
 8000742:	493a      	ldr	r1, [pc, #232]	; (800082c <FSM_man_run+0x344>)
 8000744:	600a      	str	r2, [r1, #0]
 8000746:	4618      	mov	r0, r3
 8000748:	f000 fc42 	bl	8000fd0 <update7SEG>
			  		  if (index_led>=4) {
 800074c:	4b37      	ldr	r3, [pc, #220]	; (800082c <FSM_man_run+0x344>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	2b03      	cmp	r3, #3
 8000752:	dd02      	ble.n	800075a <FSM_man_run+0x272>
			  			index_led=0;
 8000754:	4b35      	ldr	r3, [pc, #212]	; (800082c <FSM_man_run+0x344>)
 8000756:	2200      	movs	r2, #0
 8000758:	601a      	str	r2, [r3, #0]
			  		  setTimer3(250);
 800075a:	20fa      	movs	r0, #250	; 0xfa
 800075c:	f000 ffb0 	bl	80016c0 <setTimer3>
			if (buttonflag2 == 1 ) {
 8000760:	4b33      	ldr	r3, [pc, #204]	; (8000830 <FSM_man_run+0x348>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	2b01      	cmp	r3, #1
 8000766:	d127      	bne.n	80007b8 <FSM_man_run+0x2d0>
				t_green+=1;
 8000768:	4b2c      	ldr	r3, [pc, #176]	; (800081c <FSM_man_run+0x334>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	3301      	adds	r3, #1
 800076e:	4a2b      	ldr	r2, [pc, #172]	; (800081c <FSM_man_run+0x334>)
 8000770:	6013      	str	r3, [r2, #0]
				if (t_green>=100) {
 8000772:	4b2a      	ldr	r3, [pc, #168]	; (800081c <FSM_man_run+0x334>)
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	2b63      	cmp	r3, #99	; 0x63
 8000778:	dd02      	ble.n	8000780 <FSM_man_run+0x298>
					t_green = 1;
 800077a:	4b28      	ldr	r3, [pc, #160]	; (800081c <FSM_man_run+0x334>)
 800077c:	2201      	movs	r2, #1
 800077e:	601a      	str	r2, [r3, #0]
				led_buffer[2] = t_green / 10;
 8000780:	4b26      	ldr	r3, [pc, #152]	; (800081c <FSM_man_run+0x334>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a26      	ldr	r2, [pc, #152]	; (8000820 <FSM_man_run+0x338>)
 8000786:	fb82 1203 	smull	r1, r2, r2, r3
 800078a:	1092      	asrs	r2, r2, #2
 800078c:	17db      	asrs	r3, r3, #31
 800078e:	1ad3      	subs	r3, r2, r3
 8000790:	4a21      	ldr	r2, [pc, #132]	; (8000818 <FSM_man_run+0x330>)
 8000792:	6093      	str	r3, [r2, #8]
				led_buffer[3] = t_green % 10;
 8000794:	4b21      	ldr	r3, [pc, #132]	; (800081c <FSM_man_run+0x334>)
 8000796:	6819      	ldr	r1, [r3, #0]
 8000798:	4b21      	ldr	r3, [pc, #132]	; (8000820 <FSM_man_run+0x338>)
 800079a:	fb83 2301 	smull	r2, r3, r3, r1
 800079e:	109a      	asrs	r2, r3, #2
 80007a0:	17cb      	asrs	r3, r1, #31
 80007a2:	1ad2      	subs	r2, r2, r3
 80007a4:	4613      	mov	r3, r2
 80007a6:	009b      	lsls	r3, r3, #2
 80007a8:	4413      	add	r3, r2
 80007aa:	005b      	lsls	r3, r3, #1
 80007ac:	1aca      	subs	r2, r1, r3
 80007ae:	4b1a      	ldr	r3, [pc, #104]	; (8000818 <FSM_man_run+0x330>)
 80007b0:	60da      	str	r2, [r3, #12]
				buttonflag2 = 0;
 80007b2:	4b1f      	ldr	r3, [pc, #124]	; (8000830 <FSM_man_run+0x348>)
 80007b4:	2200      	movs	r2, #0
 80007b6:	601a      	str	r2, [r3, #0]
			if (buttonflag3 == 1 ) {
 80007b8:	4b1e      	ldr	r3, [pc, #120]	; (8000834 <FSM_man_run+0x34c>)
 80007ba:	681b      	ldr	r3, [r3, #0]
 80007bc:	2b01      	cmp	r3, #1
 80007be:	d10b      	bne.n	80007d8 <FSM_man_run+0x2f0>
				status1 = INIT1;
 80007c0:	4b1d      	ldr	r3, [pc, #116]	; (8000838 <FSM_man_run+0x350>)
 80007c2:	2201      	movs	r2, #1
 80007c4:	601a      	str	r2, [r3, #0]
				status2 = INIT2;
 80007c6:	4b1d      	ldr	r3, [pc, #116]	; (800083c <FSM_man_run+0x354>)
 80007c8:	2207      	movs	r2, #7
 80007ca:	601a      	str	r2, [r3, #0]
				buttonflag3 = 0;
 80007cc:	4b19      	ldr	r3, [pc, #100]	; (8000834 <FSM_man_run+0x34c>)
 80007ce:	2200      	movs	r2, #0
 80007d0:	601a      	str	r2, [r3, #0]
				status = 0;
 80007d2:	4b1b      	ldr	r3, [pc, #108]	; (8000840 <FSM_man_run+0x358>)
 80007d4:	2200      	movs	r2, #0
 80007d6:	601a      	str	r2, [r3, #0]
			if (buttonflag1 == 1) {
 80007d8:	4b1a      	ldr	r3, [pc, #104]	; (8000844 <FSM_man_run+0x35c>)
 80007da:	681b      	ldr	r3, [r3, #0]
 80007dc:	2b01      	cmp	r3, #1
 80007de:	f040 80e0 	bne.w	80009a2 <FSM_man_run+0x4ba>
				HAL_GPIO_WritePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin, RESET);
 80007e2:	2200      	movs	r2, #0
 80007e4:	2180      	movs	r1, #128	; 0x80
 80007e6:	480b      	ldr	r0, [pc, #44]	; (8000814 <FSM_man_run+0x32c>)
 80007e8:	f001 fb31 	bl	8001e4e <HAL_GPIO_WritePin>
				HAL_GPIO_WritePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin, RESET);
 80007ec:	2200      	movs	r2, #0
 80007ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80007f2:	4808      	ldr	r0, [pc, #32]	; (8000814 <FSM_man_run+0x32c>)
 80007f4:	f001 fb2b 	bl	8001e4e <HAL_GPIO_WritePin>
				status = MAN_YELLOW;
 80007f8:	4b11      	ldr	r3, [pc, #68]	; (8000840 <FSM_man_run+0x358>)
 80007fa:	220f      	movs	r2, #15
 80007fc:	601a      	str	r2, [r3, #0]
				buttonflag1 = 0;
 80007fe:	4b11      	ldr	r3, [pc, #68]	; (8000844 <FSM_man_run+0x35c>)
 8000800:	2200      	movs	r2, #0
 8000802:	601a      	str	r2, [r3, #0]
				setTimer3(250);
 8000804:	20fa      	movs	r0, #250	; 0xfa
 8000806:	f000 ff5b 	bl	80016c0 <setTimer3>
				setTimer4(500);
 800080a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800080e:	f000 ff73 	bl	80016f8 <setTimer4>
		break;
 8000812:	e0c6      	b.n	80009a2 <FSM_man_run+0x4ba>
 8000814:	40010800 	.word	0x40010800
 8000818:	20000078 	.word	0x20000078
 800081c:	20000004 	.word	0x20000004
 8000820:	66666667 	.word	0x66666667
 8000824:	200000b0 	.word	0x200000b0
 8000828:	200000ac 	.word	0x200000ac
 800082c:	20000074 	.word	0x20000074
 8000830:	2000006c 	.word	0x2000006c
 8000834:	20000070 	.word	0x20000070
 8000838:	20000088 	.word	0x20000088
 800083c:	2000008c 	.word	0x2000008c
 8000840:	20000090 	.word	0x20000090
 8000844:	20000068 	.word	0x20000068
		HAL_GPIO_WritePin(LED_RED1_GPIO_Port, LED_RED1_Pin, SET);
 8000848:	2201      	movs	r2, #1
 800084a:	2120      	movs	r1, #32
 800084c:	4857      	ldr	r0, [pc, #348]	; (80009ac <FSM_man_run+0x4c4>)
 800084e:	f001 fafe 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_RED2_GPIO_Port, LED_RED2_Pin, SET);
 8000852:	2201      	movs	r2, #1
 8000854:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000858:	4854      	ldr	r0, [pc, #336]	; (80009ac <FSM_man_run+0x4c4>)
 800085a:	f001 faf8 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN1_GPIO_Port, LED_GREEN1_Pin, SET);
 800085e:	2201      	movs	r2, #1
 8000860:	2140      	movs	r1, #64	; 0x40
 8000862:	4852      	ldr	r0, [pc, #328]	; (80009ac <FSM_man_run+0x4c4>)
 8000864:	f001 faf3 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(LED_GREEN2_GPIO_Port, LED_GREEN2_Pin, SET);
 8000868:	2201      	movs	r2, #1
 800086a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800086e:	484f      	ldr	r0, [pc, #316]	; (80009ac <FSM_man_run+0x4c4>)
 8000870:	f001 faed 	bl	8001e4e <HAL_GPIO_WritePin>
		led_buffer[0] = 0;
 8000874:	4b4e      	ldr	r3, [pc, #312]	; (80009b0 <FSM_man_run+0x4c8>)
 8000876:	2200      	movs	r2, #0
 8000878:	601a      	str	r2, [r3, #0]
		led_buffer[1] = 3;
 800087a:	4b4d      	ldr	r3, [pc, #308]	; (80009b0 <FSM_man_run+0x4c8>)
 800087c:	2203      	movs	r2, #3
 800087e:	605a      	str	r2, [r3, #4]
		led_buffer[2] = t_yellow / 10;
 8000880:	4b4c      	ldr	r3, [pc, #304]	; (80009b4 <FSM_man_run+0x4cc>)
 8000882:	681b      	ldr	r3, [r3, #0]
 8000884:	4a4c      	ldr	r2, [pc, #304]	; (80009b8 <FSM_man_run+0x4d0>)
 8000886:	fb82 1203 	smull	r1, r2, r2, r3
 800088a:	1092      	asrs	r2, r2, #2
 800088c:	17db      	asrs	r3, r3, #31
 800088e:	1ad3      	subs	r3, r2, r3
 8000890:	4a47      	ldr	r2, [pc, #284]	; (80009b0 <FSM_man_run+0x4c8>)
 8000892:	6093      	str	r3, [r2, #8]
		led_buffer[3] = t_yellow % 10;
 8000894:	4b47      	ldr	r3, [pc, #284]	; (80009b4 <FSM_man_run+0x4cc>)
 8000896:	6819      	ldr	r1, [r3, #0]
 8000898:	4b47      	ldr	r3, [pc, #284]	; (80009b8 <FSM_man_run+0x4d0>)
 800089a:	fb83 2301 	smull	r2, r3, r3, r1
 800089e:	109a      	asrs	r2, r3, #2
 80008a0:	17cb      	asrs	r3, r1, #31
 80008a2:	1ad2      	subs	r2, r2, r3
 80008a4:	4613      	mov	r3, r2
 80008a6:	009b      	lsls	r3, r3, #2
 80008a8:	4413      	add	r3, r2
 80008aa:	005b      	lsls	r3, r3, #1
 80008ac:	1aca      	subs	r2, r1, r3
 80008ae:	4b40      	ldr	r3, [pc, #256]	; (80009b0 <FSM_man_run+0x4c8>)
 80008b0:	60da      	str	r2, [r3, #12]
			if (timer4flag == 1) {
 80008b2:	4b42      	ldr	r3, [pc, #264]	; (80009bc <FSM_man_run+0x4d4>)
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	2b01      	cmp	r3, #1
 80008b8:	d10c      	bne.n	80008d4 <FSM_man_run+0x3ec>
				HAL_GPIO_TogglePin(LED_YELLOW1_GPIO_Port, LED_YELLOW1_Pin);
 80008ba:	2180      	movs	r1, #128	; 0x80
 80008bc:	483b      	ldr	r0, [pc, #236]	; (80009ac <FSM_man_run+0x4c4>)
 80008be:	f001 fade 	bl	8001e7e <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LED_YELLOW2_GPIO_Port, LED_YELLOW2_Pin);
 80008c2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80008c6:	4839      	ldr	r0, [pc, #228]	; (80009ac <FSM_man_run+0x4c4>)
 80008c8:	f001 fad9 	bl	8001e7e <HAL_GPIO_TogglePin>
				setTimer4(500);
 80008cc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80008d0:	f000 ff12 	bl	80016f8 <setTimer4>
			if (timer3flag == 1) {
 80008d4:	4b3a      	ldr	r3, [pc, #232]	; (80009c0 <FSM_man_run+0x4d8>)
 80008d6:	681b      	ldr	r3, [r3, #0]
 80008d8:	2b01      	cmp	r3, #1
 80008da:	d111      	bne.n	8000900 <FSM_man_run+0x418>
			  		  update7SEG(index_led++);
 80008dc:	4b39      	ldr	r3, [pc, #228]	; (80009c4 <FSM_man_run+0x4dc>)
 80008de:	681b      	ldr	r3, [r3, #0]
 80008e0:	1c5a      	adds	r2, r3, #1
 80008e2:	4938      	ldr	r1, [pc, #224]	; (80009c4 <FSM_man_run+0x4dc>)
 80008e4:	600a      	str	r2, [r1, #0]
 80008e6:	4618      	mov	r0, r3
 80008e8:	f000 fb72 	bl	8000fd0 <update7SEG>
			  		  if (index_led>=4) {
 80008ec:	4b35      	ldr	r3, [pc, #212]	; (80009c4 <FSM_man_run+0x4dc>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	2b03      	cmp	r3, #3
 80008f2:	dd02      	ble.n	80008fa <FSM_man_run+0x412>
			  			index_led=0;
 80008f4:	4b33      	ldr	r3, [pc, #204]	; (80009c4 <FSM_man_run+0x4dc>)
 80008f6:	2200      	movs	r2, #0
 80008f8:	601a      	str	r2, [r3, #0]
			  		  setTimer3(250);
 80008fa:	20fa      	movs	r0, #250	; 0xfa
 80008fc:	f000 fee0 	bl	80016c0 <setTimer3>
			if (buttonflag2 == 1 ) {
 8000900:	4b31      	ldr	r3, [pc, #196]	; (80009c8 <FSM_man_run+0x4e0>)
 8000902:	681b      	ldr	r3, [r3, #0]
 8000904:	2b01      	cmp	r3, #1
 8000906:	d127      	bne.n	8000958 <FSM_man_run+0x470>
				t_yellow+=1;
 8000908:	4b2a      	ldr	r3, [pc, #168]	; (80009b4 <FSM_man_run+0x4cc>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	3301      	adds	r3, #1
 800090e:	4a29      	ldr	r2, [pc, #164]	; (80009b4 <FSM_man_run+0x4cc>)
 8000910:	6013      	str	r3, [r2, #0]
				if (t_yellow>=100) {
 8000912:	4b28      	ldr	r3, [pc, #160]	; (80009b4 <FSM_man_run+0x4cc>)
 8000914:	681b      	ldr	r3, [r3, #0]
 8000916:	2b63      	cmp	r3, #99	; 0x63
 8000918:	dd02      	ble.n	8000920 <FSM_man_run+0x438>
					t_yellow = 1;
 800091a:	4b26      	ldr	r3, [pc, #152]	; (80009b4 <FSM_man_run+0x4cc>)
 800091c:	2201      	movs	r2, #1
 800091e:	601a      	str	r2, [r3, #0]
				led_buffer[2] = t_yellow / 10;
 8000920:	4b24      	ldr	r3, [pc, #144]	; (80009b4 <FSM_man_run+0x4cc>)
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a24      	ldr	r2, [pc, #144]	; (80009b8 <FSM_man_run+0x4d0>)
 8000926:	fb82 1203 	smull	r1, r2, r2, r3
 800092a:	1092      	asrs	r2, r2, #2
 800092c:	17db      	asrs	r3, r3, #31
 800092e:	1ad3      	subs	r3, r2, r3
 8000930:	4a1f      	ldr	r2, [pc, #124]	; (80009b0 <FSM_man_run+0x4c8>)
 8000932:	6093      	str	r3, [r2, #8]
				led_buffer[3] = t_yellow % 10;
 8000934:	4b1f      	ldr	r3, [pc, #124]	; (80009b4 <FSM_man_run+0x4cc>)
 8000936:	6819      	ldr	r1, [r3, #0]
 8000938:	4b1f      	ldr	r3, [pc, #124]	; (80009b8 <FSM_man_run+0x4d0>)
 800093a:	fb83 2301 	smull	r2, r3, r3, r1
 800093e:	109a      	asrs	r2, r3, #2
 8000940:	17cb      	asrs	r3, r1, #31
 8000942:	1ad2      	subs	r2, r2, r3
 8000944:	4613      	mov	r3, r2
 8000946:	009b      	lsls	r3, r3, #2
 8000948:	4413      	add	r3, r2
 800094a:	005b      	lsls	r3, r3, #1
 800094c:	1aca      	subs	r2, r1, r3
 800094e:	4b18      	ldr	r3, [pc, #96]	; (80009b0 <FSM_man_run+0x4c8>)
 8000950:	60da      	str	r2, [r3, #12]
				buttonflag2 = 0;
 8000952:	4b1d      	ldr	r3, [pc, #116]	; (80009c8 <FSM_man_run+0x4e0>)
 8000954:	2200      	movs	r2, #0
 8000956:	601a      	str	r2, [r3, #0]
			if (buttonflag3 == 1 ) {
 8000958:	4b1c      	ldr	r3, [pc, #112]	; (80009cc <FSM_man_run+0x4e4>)
 800095a:	681b      	ldr	r3, [r3, #0]
 800095c:	2b01      	cmp	r3, #1
 800095e:	d10b      	bne.n	8000978 <FSM_man_run+0x490>
				status1 = INIT1;
 8000960:	4b1b      	ldr	r3, [pc, #108]	; (80009d0 <FSM_man_run+0x4e8>)
 8000962:	2201      	movs	r2, #1
 8000964:	601a      	str	r2, [r3, #0]
				status2 = INIT2;
 8000966:	4b1b      	ldr	r3, [pc, #108]	; (80009d4 <FSM_man_run+0x4ec>)
 8000968:	2207      	movs	r2, #7
 800096a:	601a      	str	r2, [r3, #0]
				buttonflag3 = 0;
 800096c:	4b17      	ldr	r3, [pc, #92]	; (80009cc <FSM_man_run+0x4e4>)
 800096e:	2200      	movs	r2, #0
 8000970:	601a      	str	r2, [r3, #0]
				status = 0;
 8000972:	4b19      	ldr	r3, [pc, #100]	; (80009d8 <FSM_man_run+0x4f0>)
 8000974:	2200      	movs	r2, #0
 8000976:	601a      	str	r2, [r3, #0]
			if (buttonflag1 == 1) {
 8000978:	4b18      	ldr	r3, [pc, #96]	; (80009dc <FSM_man_run+0x4f4>)
 800097a:	681b      	ldr	r3, [r3, #0]
 800097c:	2b01      	cmp	r3, #1
 800097e:	d112      	bne.n	80009a6 <FSM_man_run+0x4be>
				status1 = INIT1;
 8000980:	4b13      	ldr	r3, [pc, #76]	; (80009d0 <FSM_man_run+0x4e8>)
 8000982:	2201      	movs	r2, #1
 8000984:	601a      	str	r2, [r3, #0]
				status2 = INIT2;
 8000986:	4b13      	ldr	r3, [pc, #76]	; (80009d4 <FSM_man_run+0x4ec>)
 8000988:	2207      	movs	r2, #7
 800098a:	601a      	str	r2, [r3, #0]
				buttonflag1 = 0;
 800098c:	4b13      	ldr	r3, [pc, #76]	; (80009dc <FSM_man_run+0x4f4>)
 800098e:	2200      	movs	r2, #0
 8000990:	601a      	str	r2, [r3, #0]
				status = 0;
 8000992:	4b11      	ldr	r3, [pc, #68]	; (80009d8 <FSM_man_run+0x4f0>)
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
		break;
 8000998:	e005      	b.n	80009a6 <FSM_man_run+0x4be>
		break;
 800099a:	bf00      	nop
 800099c:	e004      	b.n	80009a8 <FSM_man_run+0x4c0>
		break;
 800099e:	bf00      	nop
 80009a0:	e002      	b.n	80009a8 <FSM_man_run+0x4c0>
		break;
 80009a2:	bf00      	nop
 80009a4:	e000      	b.n	80009a8 <FSM_man_run+0x4c0>
		break;
 80009a6:	bf00      	nop
	}
}
 80009a8:	bf00      	nop
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	40010800 	.word	0x40010800
 80009b0:	20000078 	.word	0x20000078
 80009b4:	20000008 	.word	0x20000008
 80009b8:	66666667 	.word	0x66666667
 80009bc:	200000b0 	.word	0x200000b0
 80009c0:	200000ac 	.word	0x200000ac
 80009c4:	20000074 	.word	0x20000074
 80009c8:	2000006c 	.word	0x2000006c
 80009cc:	20000070 	.word	0x20000070
 80009d0:	20000088 	.word	0x20000088
 80009d4:	2000008c 	.word	0x2000008c
 80009d8:	20000090 	.word	0x20000090
 80009dc:	20000068 	.word	0x20000068

080009e0 <getKey1Input>:
int Key3Reg2 = NORMAL_STATE;

int timerforKey1Press = 50;
int timerforKey2Press = 50;

void getKey1Input() {
 80009e0:	b580      	push	{r7, lr}
 80009e2:	af00      	add	r7, sp, #0
	Key1Reg0 = Key1Reg1;
 80009e4:	4b23      	ldr	r3, [pc, #140]	; (8000a74 <getKey1Input+0x94>)
 80009e6:	681b      	ldr	r3, [r3, #0]
 80009e8:	4a23      	ldr	r2, [pc, #140]	; (8000a78 <getKey1Input+0x98>)
 80009ea:	6013      	str	r3, [r2, #0]
	Key1Reg1 = Key1Reg2;
 80009ec:	4b23      	ldr	r3, [pc, #140]	; (8000a7c <getKey1Input+0x9c>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a20      	ldr	r2, [pc, #128]	; (8000a74 <getKey1Input+0x94>)
 80009f2:	6013      	str	r3, [r2, #0]
	Key1Reg2 = HAL_GPIO_ReadPin(BUT1_GPIO_Port, BUT1_Pin);
 80009f4:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80009f8:	4821      	ldr	r0, [pc, #132]	; (8000a80 <getKey1Input+0xa0>)
 80009fa:	f001 fa11 	bl	8001e20 <HAL_GPIO_ReadPin>
 80009fe:	4603      	mov	r3, r0
 8000a00:	461a      	mov	r2, r3
 8000a02:	4b1e      	ldr	r3, [pc, #120]	; (8000a7c <getKey1Input+0x9c>)
 8000a04:	601a      	str	r2, [r3, #0]
	if ((Key1Reg0 == Key1Reg1) && (Key1Reg1 == Key1Reg2)) {
 8000a06:	4b1c      	ldr	r3, [pc, #112]	; (8000a78 <getKey1Input+0x98>)
 8000a08:	681a      	ldr	r2, [r3, #0]
 8000a0a:	4b1a      	ldr	r3, [pc, #104]	; (8000a74 <getKey1Input+0x94>)
 8000a0c:	681b      	ldr	r3, [r3, #0]
 8000a0e:	429a      	cmp	r2, r3
 8000a10:	d12e      	bne.n	8000a70 <getKey1Input+0x90>
 8000a12:	4b18      	ldr	r3, [pc, #96]	; (8000a74 <getKey1Input+0x94>)
 8000a14:	681a      	ldr	r2, [r3, #0]
 8000a16:	4b19      	ldr	r3, [pc, #100]	; (8000a7c <getKey1Input+0x9c>)
 8000a18:	681b      	ldr	r3, [r3, #0]
 8000a1a:	429a      	cmp	r2, r3
 8000a1c:	d128      	bne.n	8000a70 <getKey1Input+0x90>
		if (Key1Reg3 != Key1Reg2) {
 8000a1e:	4b19      	ldr	r3, [pc, #100]	; (8000a84 <getKey1Input+0xa4>)
 8000a20:	681a      	ldr	r2, [r3, #0]
 8000a22:	4b16      	ldr	r3, [pc, #88]	; (8000a7c <getKey1Input+0x9c>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	429a      	cmp	r2, r3
 8000a28:	d00f      	beq.n	8000a4a <getKey1Input+0x6a>
			Key1Reg3 = Key1Reg2;
 8000a2a:	4b14      	ldr	r3, [pc, #80]	; (8000a7c <getKey1Input+0x9c>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a15      	ldr	r2, [pc, #84]	; (8000a84 <getKey1Input+0xa4>)
 8000a30:	6013      	str	r3, [r2, #0]
			if (Key1Reg2 == PRESSED_STATE) {
 8000a32:	4b12      	ldr	r3, [pc, #72]	; (8000a7c <getKey1Input+0x9c>)
 8000a34:	681b      	ldr	r3, [r3, #0]
 8000a36:	2b00      	cmp	r3, #0
 8000a38:	d11a      	bne.n	8000a70 <getKey1Input+0x90>
						buttonflag1 = 1;
 8000a3a:	4b13      	ldr	r3, [pc, #76]	; (8000a88 <getKey1Input+0xa8>)
 8000a3c:	2201      	movs	r2, #1
 8000a3e:	601a      	str	r2, [r3, #0]
						timerforKey1Press = 300;
 8000a40:	4b12      	ldr	r3, [pc, #72]	; (8000a8c <getKey1Input+0xac>)
 8000a42:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8000a46:	601a      	str	r2, [r3, #0]
				}
				timerforKey1Press = 100;
			}
		}
	}
}
 8000a48:	e012      	b.n	8000a70 <getKey1Input+0x90>
			timerforKey1Press--;
 8000a4a:	4b10      	ldr	r3, [pc, #64]	; (8000a8c <getKey1Input+0xac>)
 8000a4c:	681b      	ldr	r3, [r3, #0]
 8000a4e:	3b01      	subs	r3, #1
 8000a50:	4a0e      	ldr	r2, [pc, #56]	; (8000a8c <getKey1Input+0xac>)
 8000a52:	6013      	str	r3, [r2, #0]
			if(timerforKey1Press == 0) {
 8000a54:	4b0d      	ldr	r3, [pc, #52]	; (8000a8c <getKey1Input+0xac>)
 8000a56:	681b      	ldr	r3, [r3, #0]
 8000a58:	2b00      	cmp	r3, #0
 8000a5a:	d109      	bne.n	8000a70 <getKey1Input+0x90>
				if (Key1Reg2 == PRESSED_STATE) {
 8000a5c:	4b07      	ldr	r3, [pc, #28]	; (8000a7c <getKey1Input+0x9c>)
 8000a5e:	681b      	ldr	r3, [r3, #0]
 8000a60:	2b00      	cmp	r3, #0
 8000a62:	d102      	bne.n	8000a6a <getKey1Input+0x8a>
					buttonflag1 = 1;
 8000a64:	4b08      	ldr	r3, [pc, #32]	; (8000a88 <getKey1Input+0xa8>)
 8000a66:	2201      	movs	r2, #1
 8000a68:	601a      	str	r2, [r3, #0]
				timerforKey1Press = 100;
 8000a6a:	4b08      	ldr	r3, [pc, #32]	; (8000a8c <getKey1Input+0xac>)
 8000a6c:	2264      	movs	r2, #100	; 0x64
 8000a6e:	601a      	str	r2, [r3, #0]
}
 8000a70:	bf00      	nop
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	20000010 	.word	0x20000010
 8000a78:	2000000c 	.word	0x2000000c
 8000a7c:	20000014 	.word	0x20000014
 8000a80:	40011000 	.word	0x40011000
 8000a84:	20000018 	.word	0x20000018
 8000a88:	20000068 	.word	0x20000068
 8000a8c:	20000038 	.word	0x20000038

08000a90 <getKey2Input>:

void getKey2Input() {
 8000a90:	b580      	push	{r7, lr}
 8000a92:	af00      	add	r7, sp, #0
	Key2Reg0 = Key2Reg1;
 8000a94:	4b62      	ldr	r3, [pc, #392]	; (8000c20 <getKey2Input+0x190>)
 8000a96:	681b      	ldr	r3, [r3, #0]
 8000a98:	4a62      	ldr	r2, [pc, #392]	; (8000c24 <getKey2Input+0x194>)
 8000a9a:	6013      	str	r3, [r2, #0]
	Key2Reg1 = Key2Reg2;
 8000a9c:	4b62      	ldr	r3, [pc, #392]	; (8000c28 <getKey2Input+0x198>)
 8000a9e:	681b      	ldr	r3, [r3, #0]
 8000aa0:	4a5f      	ldr	r2, [pc, #380]	; (8000c20 <getKey2Input+0x190>)
 8000aa2:	6013      	str	r3, [r2, #0]
	Key2Reg2 = HAL_GPIO_ReadPin(BUT2_GPIO_Port, BUT2_Pin);
 8000aa4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000aa8:	4860      	ldr	r0, [pc, #384]	; (8000c2c <getKey2Input+0x19c>)
 8000aaa:	f001 f9b9 	bl	8001e20 <HAL_GPIO_ReadPin>
 8000aae:	4603      	mov	r3, r0
 8000ab0:	461a      	mov	r2, r3
 8000ab2:	4b5d      	ldr	r3, [pc, #372]	; (8000c28 <getKey2Input+0x198>)
 8000ab4:	601a      	str	r2, [r3, #0]
	if ((Key2Reg0 == Key2Reg1) && (Key2Reg1 == Key2Reg2)) {
 8000ab6:	4b5b      	ldr	r3, [pc, #364]	; (8000c24 <getKey2Input+0x194>)
 8000ab8:	681a      	ldr	r2, [r3, #0]
 8000aba:	4b59      	ldr	r3, [pc, #356]	; (8000c20 <getKey2Input+0x190>)
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	429a      	cmp	r2, r3
 8000ac0:	f040 80ac 	bne.w	8000c1c <getKey2Input+0x18c>
 8000ac4:	4b56      	ldr	r3, [pc, #344]	; (8000c20 <getKey2Input+0x190>)
 8000ac6:	681a      	ldr	r2, [r3, #0]
 8000ac8:	4b57      	ldr	r3, [pc, #348]	; (8000c28 <getKey2Input+0x198>)
 8000aca:	681b      	ldr	r3, [r3, #0]
 8000acc:	429a      	cmp	r2, r3
 8000ace:	f040 80a5 	bne.w	8000c1c <getKey2Input+0x18c>
		if (Key2Reg3 != Key2Reg2) {
 8000ad2:	4b57      	ldr	r3, [pc, #348]	; (8000c30 <getKey2Input+0x1a0>)
 8000ad4:	681a      	ldr	r2, [r3, #0]
 8000ad6:	4b54      	ldr	r3, [pc, #336]	; (8000c28 <getKey2Input+0x198>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	429a      	cmp	r2, r3
 8000adc:	d00f      	beq.n	8000afe <getKey2Input+0x6e>
			Key2Reg3 = Key2Reg2;
 8000ade:	4b52      	ldr	r3, [pc, #328]	; (8000c28 <getKey2Input+0x198>)
 8000ae0:	681b      	ldr	r3, [r3, #0]
 8000ae2:	4a53      	ldr	r2, [pc, #332]	; (8000c30 <getKey2Input+0x1a0>)
 8000ae4:	6013      	str	r3, [r2, #0]
			if (Key2Reg2 == PRESSED_STATE) {
 8000ae6:	4b50      	ldr	r3, [pc, #320]	; (8000c28 <getKey2Input+0x198>)
 8000ae8:	681b      	ldr	r3, [r3, #0]
 8000aea:	2b00      	cmp	r3, #0
 8000aec:	f040 8096 	bne.w	8000c1c <getKey2Input+0x18c>
						buttonflag2 = 1;
 8000af0:	4b50      	ldr	r3, [pc, #320]	; (8000c34 <getKey2Input+0x1a4>)
 8000af2:	2201      	movs	r2, #1
 8000af4:	601a      	str	r2, [r3, #0]
						timerforKey2Press = 100;
 8000af6:	4b50      	ldr	r3, [pc, #320]	; (8000c38 <getKey2Input+0x1a8>)
 8000af8:	2264      	movs	r2, #100	; 0x64
 8000afa:	601a      	str	r2, [r3, #0]
				}
				timerforKey2Press = 100;
			}
		}
	}
}
 8000afc:	e08e      	b.n	8000c1c <getKey2Input+0x18c>
			timerforKey2Press--;
 8000afe:	4b4e      	ldr	r3, [pc, #312]	; (8000c38 <getKey2Input+0x1a8>)
 8000b00:	681b      	ldr	r3, [r3, #0]
 8000b02:	3b01      	subs	r3, #1
 8000b04:	4a4c      	ldr	r2, [pc, #304]	; (8000c38 <getKey2Input+0x1a8>)
 8000b06:	6013      	str	r3, [r2, #0]
			if(timerforKey2Press == 0) {
 8000b08:	4b4b      	ldr	r3, [pc, #300]	; (8000c38 <getKey2Input+0x1a8>)
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	2b00      	cmp	r3, #0
 8000b0e:	f040 8085 	bne.w	8000c1c <getKey2Input+0x18c>
				if (Key2Reg2 == PRESSED_STATE) {
 8000b12:	4b45      	ldr	r3, [pc, #276]	; (8000c28 <getKey2Input+0x198>)
 8000b14:	681b      	ldr	r3, [r3, #0]
 8000b16:	2b00      	cmp	r3, #0
 8000b18:	d17c      	bne.n	8000c14 <getKey2Input+0x184>
					switch (status) {
 8000b1a:	4b48      	ldr	r3, [pc, #288]	; (8000c3c <getKey2Input+0x1ac>)
 8000b1c:	681b      	ldr	r3, [r3, #0]
 8000b1e:	2b0f      	cmp	r3, #15
 8000b20:	d052      	beq.n	8000bc8 <getKey2Input+0x138>
 8000b22:	2b0f      	cmp	r3, #15
 8000b24:	dc77      	bgt.n	8000c16 <getKey2Input+0x186>
 8000b26:	2b0d      	cmp	r3, #13
 8000b28:	d002      	beq.n	8000b30 <getKey2Input+0xa0>
 8000b2a:	2b0e      	cmp	r3, #14
 8000b2c:	d026      	beq.n	8000b7c <getKey2Input+0xec>
 8000b2e:	e072      	b.n	8000c16 <getKey2Input+0x186>
						t_red+=1;
 8000b30:	4b43      	ldr	r3, [pc, #268]	; (8000c40 <getKey2Input+0x1b0>)
 8000b32:	681b      	ldr	r3, [r3, #0]
 8000b34:	3301      	adds	r3, #1
 8000b36:	4a42      	ldr	r2, [pc, #264]	; (8000c40 <getKey2Input+0x1b0>)
 8000b38:	6013      	str	r3, [r2, #0]
						if (t_red>=100) {
 8000b3a:	4b41      	ldr	r3, [pc, #260]	; (8000c40 <getKey2Input+0x1b0>)
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	2b63      	cmp	r3, #99	; 0x63
 8000b40:	dd02      	ble.n	8000b48 <getKey2Input+0xb8>
							t_red = 1;
 8000b42:	4b3f      	ldr	r3, [pc, #252]	; (8000c40 <getKey2Input+0x1b0>)
 8000b44:	2201      	movs	r2, #1
 8000b46:	601a      	str	r2, [r3, #0]
						led_buffer[2] = t_red / 10;
 8000b48:	4b3d      	ldr	r3, [pc, #244]	; (8000c40 <getKey2Input+0x1b0>)
 8000b4a:	681b      	ldr	r3, [r3, #0]
 8000b4c:	4a3d      	ldr	r2, [pc, #244]	; (8000c44 <getKey2Input+0x1b4>)
 8000b4e:	fb82 1203 	smull	r1, r2, r2, r3
 8000b52:	1092      	asrs	r2, r2, #2
 8000b54:	17db      	asrs	r3, r3, #31
 8000b56:	1ad3      	subs	r3, r2, r3
 8000b58:	4a3b      	ldr	r2, [pc, #236]	; (8000c48 <getKey2Input+0x1b8>)
 8000b5a:	6093      	str	r3, [r2, #8]
						led_buffer[3] = t_red % 10;
 8000b5c:	4b38      	ldr	r3, [pc, #224]	; (8000c40 <getKey2Input+0x1b0>)
 8000b5e:	6819      	ldr	r1, [r3, #0]
 8000b60:	4b38      	ldr	r3, [pc, #224]	; (8000c44 <getKey2Input+0x1b4>)
 8000b62:	fb83 2301 	smull	r2, r3, r3, r1
 8000b66:	109a      	asrs	r2, r3, #2
 8000b68:	17cb      	asrs	r3, r1, #31
 8000b6a:	1ad2      	subs	r2, r2, r3
 8000b6c:	4613      	mov	r3, r2
 8000b6e:	009b      	lsls	r3, r3, #2
 8000b70:	4413      	add	r3, r2
 8000b72:	005b      	lsls	r3, r3, #1
 8000b74:	1aca      	subs	r2, r1, r3
 8000b76:	4b34      	ldr	r3, [pc, #208]	; (8000c48 <getKey2Input+0x1b8>)
 8000b78:	60da      	str	r2, [r3, #12]
						break;
 8000b7a:	e04c      	b.n	8000c16 <getKey2Input+0x186>
						t_green+=1;
 8000b7c:	4b33      	ldr	r3, [pc, #204]	; (8000c4c <getKey2Input+0x1bc>)
 8000b7e:	681b      	ldr	r3, [r3, #0]
 8000b80:	3301      	adds	r3, #1
 8000b82:	4a32      	ldr	r2, [pc, #200]	; (8000c4c <getKey2Input+0x1bc>)
 8000b84:	6013      	str	r3, [r2, #0]
						if (t_green>=100) {
 8000b86:	4b31      	ldr	r3, [pc, #196]	; (8000c4c <getKey2Input+0x1bc>)
 8000b88:	681b      	ldr	r3, [r3, #0]
 8000b8a:	2b63      	cmp	r3, #99	; 0x63
 8000b8c:	dd02      	ble.n	8000b94 <getKey2Input+0x104>
							t_green = 1;
 8000b8e:	4b2f      	ldr	r3, [pc, #188]	; (8000c4c <getKey2Input+0x1bc>)
 8000b90:	2201      	movs	r2, #1
 8000b92:	601a      	str	r2, [r3, #0]
						led_buffer[2] = t_green / 10;
 8000b94:	4b2d      	ldr	r3, [pc, #180]	; (8000c4c <getKey2Input+0x1bc>)
 8000b96:	681b      	ldr	r3, [r3, #0]
 8000b98:	4a2a      	ldr	r2, [pc, #168]	; (8000c44 <getKey2Input+0x1b4>)
 8000b9a:	fb82 1203 	smull	r1, r2, r2, r3
 8000b9e:	1092      	asrs	r2, r2, #2
 8000ba0:	17db      	asrs	r3, r3, #31
 8000ba2:	1ad3      	subs	r3, r2, r3
 8000ba4:	4a28      	ldr	r2, [pc, #160]	; (8000c48 <getKey2Input+0x1b8>)
 8000ba6:	6093      	str	r3, [r2, #8]
						led_buffer[3] = t_green % 10;
 8000ba8:	4b28      	ldr	r3, [pc, #160]	; (8000c4c <getKey2Input+0x1bc>)
 8000baa:	6819      	ldr	r1, [r3, #0]
 8000bac:	4b25      	ldr	r3, [pc, #148]	; (8000c44 <getKey2Input+0x1b4>)
 8000bae:	fb83 2301 	smull	r2, r3, r3, r1
 8000bb2:	109a      	asrs	r2, r3, #2
 8000bb4:	17cb      	asrs	r3, r1, #31
 8000bb6:	1ad2      	subs	r2, r2, r3
 8000bb8:	4613      	mov	r3, r2
 8000bba:	009b      	lsls	r3, r3, #2
 8000bbc:	4413      	add	r3, r2
 8000bbe:	005b      	lsls	r3, r3, #1
 8000bc0:	1aca      	subs	r2, r1, r3
 8000bc2:	4b21      	ldr	r3, [pc, #132]	; (8000c48 <getKey2Input+0x1b8>)
 8000bc4:	60da      	str	r2, [r3, #12]
						break;
 8000bc6:	e026      	b.n	8000c16 <getKey2Input+0x186>
						t_yellow+=1;
 8000bc8:	4b21      	ldr	r3, [pc, #132]	; (8000c50 <getKey2Input+0x1c0>)
 8000bca:	681b      	ldr	r3, [r3, #0]
 8000bcc:	3301      	adds	r3, #1
 8000bce:	4a20      	ldr	r2, [pc, #128]	; (8000c50 <getKey2Input+0x1c0>)
 8000bd0:	6013      	str	r3, [r2, #0]
						if (t_yellow>=100) {
 8000bd2:	4b1f      	ldr	r3, [pc, #124]	; (8000c50 <getKey2Input+0x1c0>)
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	2b63      	cmp	r3, #99	; 0x63
 8000bd8:	dd02      	ble.n	8000be0 <getKey2Input+0x150>
							t_yellow = 1;
 8000bda:	4b1d      	ldr	r3, [pc, #116]	; (8000c50 <getKey2Input+0x1c0>)
 8000bdc:	2201      	movs	r2, #1
 8000bde:	601a      	str	r2, [r3, #0]
						led_buffer[2] = t_yellow / 10;
 8000be0:	4b1b      	ldr	r3, [pc, #108]	; (8000c50 <getKey2Input+0x1c0>)
 8000be2:	681b      	ldr	r3, [r3, #0]
 8000be4:	4a17      	ldr	r2, [pc, #92]	; (8000c44 <getKey2Input+0x1b4>)
 8000be6:	fb82 1203 	smull	r1, r2, r2, r3
 8000bea:	1092      	asrs	r2, r2, #2
 8000bec:	17db      	asrs	r3, r3, #31
 8000bee:	1ad3      	subs	r3, r2, r3
 8000bf0:	4a15      	ldr	r2, [pc, #84]	; (8000c48 <getKey2Input+0x1b8>)
 8000bf2:	6093      	str	r3, [r2, #8]
						led_buffer[3] = t_yellow % 10;
 8000bf4:	4b16      	ldr	r3, [pc, #88]	; (8000c50 <getKey2Input+0x1c0>)
 8000bf6:	6819      	ldr	r1, [r3, #0]
 8000bf8:	4b12      	ldr	r3, [pc, #72]	; (8000c44 <getKey2Input+0x1b4>)
 8000bfa:	fb83 2301 	smull	r2, r3, r3, r1
 8000bfe:	109a      	asrs	r2, r3, #2
 8000c00:	17cb      	asrs	r3, r1, #31
 8000c02:	1ad2      	subs	r2, r2, r3
 8000c04:	4613      	mov	r3, r2
 8000c06:	009b      	lsls	r3, r3, #2
 8000c08:	4413      	add	r3, r2
 8000c0a:	005b      	lsls	r3, r3, #1
 8000c0c:	1aca      	subs	r2, r1, r3
 8000c0e:	4b0e      	ldr	r3, [pc, #56]	; (8000c48 <getKey2Input+0x1b8>)
 8000c10:	60da      	str	r2, [r3, #12]
						break;
 8000c12:	e000      	b.n	8000c16 <getKey2Input+0x186>
				}
 8000c14:	bf00      	nop
				timerforKey2Press = 100;
 8000c16:	4b08      	ldr	r3, [pc, #32]	; (8000c38 <getKey2Input+0x1a8>)
 8000c18:	2264      	movs	r2, #100	; 0x64
 8000c1a:	601a      	str	r2, [r3, #0]
}
 8000c1c:	bf00      	nop
 8000c1e:	bd80      	pop	{r7, pc}
 8000c20:	20000020 	.word	0x20000020
 8000c24:	2000001c 	.word	0x2000001c
 8000c28:	20000024 	.word	0x20000024
 8000c2c:	40011000 	.word	0x40011000
 8000c30:	20000028 	.word	0x20000028
 8000c34:	2000006c 	.word	0x2000006c
 8000c38:	2000003c 	.word	0x2000003c
 8000c3c:	20000090 	.word	0x20000090
 8000c40:	20000000 	.word	0x20000000
 8000c44:	66666667 	.word	0x66666667
 8000c48:	20000078 	.word	0x20000078
 8000c4c:	20000004 	.word	0x20000004
 8000c50:	20000008 	.word	0x20000008

08000c54 <getKey3Input>:

void getKey3Input() {
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
	Key3Reg0 = Key3Reg1;
 8000c58:	4b12      	ldr	r3, [pc, #72]	; (8000ca4 <getKey3Input+0x50>)
 8000c5a:	681b      	ldr	r3, [r3, #0]
 8000c5c:	4a12      	ldr	r2, [pc, #72]	; (8000ca8 <getKey3Input+0x54>)
 8000c5e:	6013      	str	r3, [r2, #0]
	Key3Reg1 = Key3Reg2;
 8000c60:	4b12      	ldr	r3, [pc, #72]	; (8000cac <getKey3Input+0x58>)
 8000c62:	681b      	ldr	r3, [r3, #0]
 8000c64:	4a0f      	ldr	r2, [pc, #60]	; (8000ca4 <getKey3Input+0x50>)
 8000c66:	6013      	str	r3, [r2, #0]
	Key3Reg2 = HAL_GPIO_ReadPin(BUT3_GPIO_Port, BUT3_Pin);
 8000c68:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8000c6c:	4810      	ldr	r0, [pc, #64]	; (8000cb0 <getKey3Input+0x5c>)
 8000c6e:	f001 f8d7 	bl	8001e20 <HAL_GPIO_ReadPin>
 8000c72:	4603      	mov	r3, r0
 8000c74:	461a      	mov	r2, r3
 8000c76:	4b0d      	ldr	r3, [pc, #52]	; (8000cac <getKey3Input+0x58>)
 8000c78:	601a      	str	r2, [r3, #0]
	if ((Key3Reg0 == Key3Reg1) && (Key3Reg1 == Key3Reg2)) {
 8000c7a:	4b0b      	ldr	r3, [pc, #44]	; (8000ca8 <getKey3Input+0x54>)
 8000c7c:	681a      	ldr	r2, [r3, #0]
 8000c7e:	4b09      	ldr	r3, [pc, #36]	; (8000ca4 <getKey3Input+0x50>)
 8000c80:	681b      	ldr	r3, [r3, #0]
 8000c82:	429a      	cmp	r2, r3
 8000c84:	d10c      	bne.n	8000ca0 <getKey3Input+0x4c>
 8000c86:	4b07      	ldr	r3, [pc, #28]	; (8000ca4 <getKey3Input+0x50>)
 8000c88:	681a      	ldr	r2, [r3, #0]
 8000c8a:	4b08      	ldr	r3, [pc, #32]	; (8000cac <getKey3Input+0x58>)
 8000c8c:	681b      	ldr	r3, [r3, #0]
 8000c8e:	429a      	cmp	r2, r3
 8000c90:	d106      	bne.n	8000ca0 <getKey3Input+0x4c>
			if (Key3Reg2 == PRESSED_STATE) {
 8000c92:	4b06      	ldr	r3, [pc, #24]	; (8000cac <getKey3Input+0x58>)
 8000c94:	681b      	ldr	r3, [r3, #0]
 8000c96:	2b00      	cmp	r3, #0
 8000c98:	d102      	bne.n	8000ca0 <getKey3Input+0x4c>
						buttonflag3 = 1;
 8000c9a:	4b06      	ldr	r3, [pc, #24]	; (8000cb4 <getKey3Input+0x60>)
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	601a      	str	r2, [r3, #0]
			}
	}
}
 8000ca0:	bf00      	nop
 8000ca2:	bd80      	pop	{r7, pc}
 8000ca4:	20000030 	.word	0x20000030
 8000ca8:	2000002c 	.word	0x2000002c
 8000cac:	20000034 	.word	0x20000034
 8000cb0:	40011000 	.word	0x40011000
 8000cb4:	20000070 	.word	0x20000070

08000cb8 <display7SEG>:

int index_led = 0;
int led_buffer[4] = {0, 0, 0, 0};

void display7SEG(int num)
{
 8000cb8:	b580      	push	{r7, lr}
 8000cba:	b082      	sub	sp, #8
 8000cbc:	af00      	add	r7, sp, #0
 8000cbe:	6078      	str	r0, [r7, #4]
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	2b08      	cmp	r3, #8
 8000cc4:	f200 815a 	bhi.w	8000f7c <display7SEG+0x2c4>
 8000cc8:	a201      	add	r2, pc, #4	; (adr r2, 8000cd0 <display7SEG+0x18>)
 8000cca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000cce:	bf00      	nop
 8000cd0:	08000cf5 	.word	0x08000cf5
 8000cd4:	08000d3d 	.word	0x08000d3d
 8000cd8:	08000d85 	.word	0x08000d85
 8000cdc:	08000dcd 	.word	0x08000dcd
 8000ce0:	08000e15 	.word	0x08000e15
 8000ce4:	08000e5d 	.word	0x08000e5d
 8000ce8:	08000ea5 	.word	0x08000ea5
 8000cec:	08000eed 	.word	0x08000eed
 8000cf0:	08000f35 	.word	0x08000f35
	switch(num)
	{
	case 0:
	HAL_GPIO_WritePin ( S0_GPIO_Port, S0_Pin, RESET);
 8000cf4:	2200      	movs	r2, #0
 8000cf6:	2101      	movs	r1, #1
 8000cf8:	48b4      	ldr	r0, [pc, #720]	; (8000fcc <display7SEG+0x314>)
 8000cfa:	f001 f8a8 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S1_GPIO_Port, S1_Pin, RESET);
 8000cfe:	2200      	movs	r2, #0
 8000d00:	2102      	movs	r1, #2
 8000d02:	48b2      	ldr	r0, [pc, #712]	; (8000fcc <display7SEG+0x314>)
 8000d04:	f001 f8a3 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S2_GPIO_Port, S2_Pin, RESET);
 8000d08:	2200      	movs	r2, #0
 8000d0a:	2104      	movs	r1, #4
 8000d0c:	48af      	ldr	r0, [pc, #700]	; (8000fcc <display7SEG+0x314>)
 8000d0e:	f001 f89e 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S3_GPIO_Port, S3_Pin, RESET);
 8000d12:	2200      	movs	r2, #0
 8000d14:	2108      	movs	r1, #8
 8000d16:	48ad      	ldr	r0, [pc, #692]	; (8000fcc <display7SEG+0x314>)
 8000d18:	f001 f899 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S4_GPIO_Port, S4_Pin, RESET);
 8000d1c:	2200      	movs	r2, #0
 8000d1e:	2110      	movs	r1, #16
 8000d20:	48aa      	ldr	r0, [pc, #680]	; (8000fcc <display7SEG+0x314>)
 8000d22:	f001 f894 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S5_GPIO_Port, S5_Pin, RESET);
 8000d26:	2200      	movs	r2, #0
 8000d28:	2120      	movs	r1, #32
 8000d2a:	48a8      	ldr	r0, [pc, #672]	; (8000fcc <display7SEG+0x314>)
 8000d2c:	f001 f88f 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S6_GPIO_Port, S6_Pin, SET);
 8000d30:	2201      	movs	r2, #1
 8000d32:	2140      	movs	r1, #64	; 0x40
 8000d34:	48a5      	ldr	r0, [pc, #660]	; (8000fcc <display7SEG+0x314>)
 8000d36:	f001 f88a 	bl	8001e4e <HAL_GPIO_WritePin>
	break;
 8000d3a:	e143      	b.n	8000fc4 <display7SEG+0x30c>
	case 1:
	HAL_GPIO_WritePin ( S0_GPIO_Port, S0_Pin, SET);
 8000d3c:	2201      	movs	r2, #1
 8000d3e:	2101      	movs	r1, #1
 8000d40:	48a2      	ldr	r0, [pc, #648]	; (8000fcc <display7SEG+0x314>)
 8000d42:	f001 f884 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S1_GPIO_Port, S1_Pin, RESET);
 8000d46:	2200      	movs	r2, #0
 8000d48:	2102      	movs	r1, #2
 8000d4a:	48a0      	ldr	r0, [pc, #640]	; (8000fcc <display7SEG+0x314>)
 8000d4c:	f001 f87f 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S2_GPIO_Port, S2_Pin, RESET);
 8000d50:	2200      	movs	r2, #0
 8000d52:	2104      	movs	r1, #4
 8000d54:	489d      	ldr	r0, [pc, #628]	; (8000fcc <display7SEG+0x314>)
 8000d56:	f001 f87a 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S3_GPIO_Port, S3_Pin, SET);
 8000d5a:	2201      	movs	r2, #1
 8000d5c:	2108      	movs	r1, #8
 8000d5e:	489b      	ldr	r0, [pc, #620]	; (8000fcc <display7SEG+0x314>)
 8000d60:	f001 f875 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S4_GPIO_Port, S4_Pin, SET);
 8000d64:	2201      	movs	r2, #1
 8000d66:	2110      	movs	r1, #16
 8000d68:	4898      	ldr	r0, [pc, #608]	; (8000fcc <display7SEG+0x314>)
 8000d6a:	f001 f870 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S5_GPIO_Port, S5_Pin, SET);
 8000d6e:	2201      	movs	r2, #1
 8000d70:	2120      	movs	r1, #32
 8000d72:	4896      	ldr	r0, [pc, #600]	; (8000fcc <display7SEG+0x314>)
 8000d74:	f001 f86b 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S6_GPIO_Port, S6_Pin, SET);
 8000d78:	2201      	movs	r2, #1
 8000d7a:	2140      	movs	r1, #64	; 0x40
 8000d7c:	4893      	ldr	r0, [pc, #588]	; (8000fcc <display7SEG+0x314>)
 8000d7e:	f001 f866 	bl	8001e4e <HAL_GPIO_WritePin>
	break;
 8000d82:	e11f      	b.n	8000fc4 <display7SEG+0x30c>
	case 2:
	HAL_GPIO_WritePin ( S0_GPIO_Port, S0_Pin, RESET);
 8000d84:	2200      	movs	r2, #0
 8000d86:	2101      	movs	r1, #1
 8000d88:	4890      	ldr	r0, [pc, #576]	; (8000fcc <display7SEG+0x314>)
 8000d8a:	f001 f860 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S1_GPIO_Port, S1_Pin, RESET);
 8000d8e:	2200      	movs	r2, #0
 8000d90:	2102      	movs	r1, #2
 8000d92:	488e      	ldr	r0, [pc, #568]	; (8000fcc <display7SEG+0x314>)
 8000d94:	f001 f85b 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S2_GPIO_Port, S2_Pin, SET);
 8000d98:	2201      	movs	r2, #1
 8000d9a:	2104      	movs	r1, #4
 8000d9c:	488b      	ldr	r0, [pc, #556]	; (8000fcc <display7SEG+0x314>)
 8000d9e:	f001 f856 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S3_GPIO_Port, S3_Pin, RESET);
 8000da2:	2200      	movs	r2, #0
 8000da4:	2108      	movs	r1, #8
 8000da6:	4889      	ldr	r0, [pc, #548]	; (8000fcc <display7SEG+0x314>)
 8000da8:	f001 f851 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S4_GPIO_Port, S4_Pin, RESET);
 8000dac:	2200      	movs	r2, #0
 8000dae:	2110      	movs	r1, #16
 8000db0:	4886      	ldr	r0, [pc, #536]	; (8000fcc <display7SEG+0x314>)
 8000db2:	f001 f84c 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S5_GPIO_Port, S5_Pin, SET);
 8000db6:	2201      	movs	r2, #1
 8000db8:	2120      	movs	r1, #32
 8000dba:	4884      	ldr	r0, [pc, #528]	; (8000fcc <display7SEG+0x314>)
 8000dbc:	f001 f847 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S6_GPIO_Port, S6_Pin, RESET);
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	2140      	movs	r1, #64	; 0x40
 8000dc4:	4881      	ldr	r0, [pc, #516]	; (8000fcc <display7SEG+0x314>)
 8000dc6:	f001 f842 	bl	8001e4e <HAL_GPIO_WritePin>
	break;
 8000dca:	e0fb      	b.n	8000fc4 <display7SEG+0x30c>
	case 3:
	HAL_GPIO_WritePin ( S0_GPIO_Port, S0_Pin, RESET);
 8000dcc:	2200      	movs	r2, #0
 8000dce:	2101      	movs	r1, #1
 8000dd0:	487e      	ldr	r0, [pc, #504]	; (8000fcc <display7SEG+0x314>)
 8000dd2:	f001 f83c 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S1_GPIO_Port, S1_Pin, RESET);
 8000dd6:	2200      	movs	r2, #0
 8000dd8:	2102      	movs	r1, #2
 8000dda:	487c      	ldr	r0, [pc, #496]	; (8000fcc <display7SEG+0x314>)
 8000ddc:	f001 f837 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S2_GPIO_Port, S2_Pin, RESET);
 8000de0:	2200      	movs	r2, #0
 8000de2:	2104      	movs	r1, #4
 8000de4:	4879      	ldr	r0, [pc, #484]	; (8000fcc <display7SEG+0x314>)
 8000de6:	f001 f832 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S3_GPIO_Port, S3_Pin, RESET);
 8000dea:	2200      	movs	r2, #0
 8000dec:	2108      	movs	r1, #8
 8000dee:	4877      	ldr	r0, [pc, #476]	; (8000fcc <display7SEG+0x314>)
 8000df0:	f001 f82d 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S4_GPIO_Port, S4_Pin, SET);
 8000df4:	2201      	movs	r2, #1
 8000df6:	2110      	movs	r1, #16
 8000df8:	4874      	ldr	r0, [pc, #464]	; (8000fcc <display7SEG+0x314>)
 8000dfa:	f001 f828 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S5_GPIO_Port, S5_Pin, SET);
 8000dfe:	2201      	movs	r2, #1
 8000e00:	2120      	movs	r1, #32
 8000e02:	4872      	ldr	r0, [pc, #456]	; (8000fcc <display7SEG+0x314>)
 8000e04:	f001 f823 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S6_GPIO_Port, S6_Pin, RESET);
 8000e08:	2200      	movs	r2, #0
 8000e0a:	2140      	movs	r1, #64	; 0x40
 8000e0c:	486f      	ldr	r0, [pc, #444]	; (8000fcc <display7SEG+0x314>)
 8000e0e:	f001 f81e 	bl	8001e4e <HAL_GPIO_WritePin>
	break;
 8000e12:	e0d7      	b.n	8000fc4 <display7SEG+0x30c>
	case 4:
	HAL_GPIO_WritePin ( S0_GPIO_Port, S0_Pin, SET);
 8000e14:	2201      	movs	r2, #1
 8000e16:	2101      	movs	r1, #1
 8000e18:	486c      	ldr	r0, [pc, #432]	; (8000fcc <display7SEG+0x314>)
 8000e1a:	f001 f818 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S1_GPIO_Port, S1_Pin, RESET);
 8000e1e:	2200      	movs	r2, #0
 8000e20:	2102      	movs	r1, #2
 8000e22:	486a      	ldr	r0, [pc, #424]	; (8000fcc <display7SEG+0x314>)
 8000e24:	f001 f813 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S2_GPIO_Port, S2_Pin, RESET);
 8000e28:	2200      	movs	r2, #0
 8000e2a:	2104      	movs	r1, #4
 8000e2c:	4867      	ldr	r0, [pc, #412]	; (8000fcc <display7SEG+0x314>)
 8000e2e:	f001 f80e 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S3_GPIO_Port, S3_Pin, SET);
 8000e32:	2201      	movs	r2, #1
 8000e34:	2108      	movs	r1, #8
 8000e36:	4865      	ldr	r0, [pc, #404]	; (8000fcc <display7SEG+0x314>)
 8000e38:	f001 f809 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S4_GPIO_Port, S4_Pin, SET);
 8000e3c:	2201      	movs	r2, #1
 8000e3e:	2110      	movs	r1, #16
 8000e40:	4862      	ldr	r0, [pc, #392]	; (8000fcc <display7SEG+0x314>)
 8000e42:	f001 f804 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S5_GPIO_Port, S5_Pin, RESET);
 8000e46:	2200      	movs	r2, #0
 8000e48:	2120      	movs	r1, #32
 8000e4a:	4860      	ldr	r0, [pc, #384]	; (8000fcc <display7SEG+0x314>)
 8000e4c:	f000 ffff 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S6_GPIO_Port, S6_Pin, RESET);
 8000e50:	2200      	movs	r2, #0
 8000e52:	2140      	movs	r1, #64	; 0x40
 8000e54:	485d      	ldr	r0, [pc, #372]	; (8000fcc <display7SEG+0x314>)
 8000e56:	f000 fffa 	bl	8001e4e <HAL_GPIO_WritePin>
	break;
 8000e5a:	e0b3      	b.n	8000fc4 <display7SEG+0x30c>
	case 5:
	HAL_GPIO_WritePin ( S0_GPIO_Port, S0_Pin, RESET);
 8000e5c:	2200      	movs	r2, #0
 8000e5e:	2101      	movs	r1, #1
 8000e60:	485a      	ldr	r0, [pc, #360]	; (8000fcc <display7SEG+0x314>)
 8000e62:	f000 fff4 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S1_GPIO_Port, S1_Pin, SET);
 8000e66:	2201      	movs	r2, #1
 8000e68:	2102      	movs	r1, #2
 8000e6a:	4858      	ldr	r0, [pc, #352]	; (8000fcc <display7SEG+0x314>)
 8000e6c:	f000 ffef 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S2_GPIO_Port, S2_Pin, RESET);
 8000e70:	2200      	movs	r2, #0
 8000e72:	2104      	movs	r1, #4
 8000e74:	4855      	ldr	r0, [pc, #340]	; (8000fcc <display7SEG+0x314>)
 8000e76:	f000 ffea 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S3_GPIO_Port, S3_Pin, RESET);
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	2108      	movs	r1, #8
 8000e7e:	4853      	ldr	r0, [pc, #332]	; (8000fcc <display7SEG+0x314>)
 8000e80:	f000 ffe5 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S4_GPIO_Port, S4_Pin, SET);
 8000e84:	2201      	movs	r2, #1
 8000e86:	2110      	movs	r1, #16
 8000e88:	4850      	ldr	r0, [pc, #320]	; (8000fcc <display7SEG+0x314>)
 8000e8a:	f000 ffe0 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S5_GPIO_Port, S5_Pin, RESET);
 8000e8e:	2200      	movs	r2, #0
 8000e90:	2120      	movs	r1, #32
 8000e92:	484e      	ldr	r0, [pc, #312]	; (8000fcc <display7SEG+0x314>)
 8000e94:	f000 ffdb 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S6_GPIO_Port, S6_Pin, RESET);
 8000e98:	2200      	movs	r2, #0
 8000e9a:	2140      	movs	r1, #64	; 0x40
 8000e9c:	484b      	ldr	r0, [pc, #300]	; (8000fcc <display7SEG+0x314>)
 8000e9e:	f000 ffd6 	bl	8001e4e <HAL_GPIO_WritePin>
	break;
 8000ea2:	e08f      	b.n	8000fc4 <display7SEG+0x30c>
	case 6:
	HAL_GPIO_WritePin ( S0_GPIO_Port, S0_Pin, RESET);
 8000ea4:	2200      	movs	r2, #0
 8000ea6:	2101      	movs	r1, #1
 8000ea8:	4848      	ldr	r0, [pc, #288]	; (8000fcc <display7SEG+0x314>)
 8000eaa:	f000 ffd0 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S1_GPIO_Port, S1_Pin, SET);
 8000eae:	2201      	movs	r2, #1
 8000eb0:	2102      	movs	r1, #2
 8000eb2:	4846      	ldr	r0, [pc, #280]	; (8000fcc <display7SEG+0x314>)
 8000eb4:	f000 ffcb 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S2_GPIO_Port, S2_Pin, RESET);
 8000eb8:	2200      	movs	r2, #0
 8000eba:	2104      	movs	r1, #4
 8000ebc:	4843      	ldr	r0, [pc, #268]	; (8000fcc <display7SEG+0x314>)
 8000ebe:	f000 ffc6 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S3_GPIO_Port, S3_Pin, RESET);
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	2108      	movs	r1, #8
 8000ec6:	4841      	ldr	r0, [pc, #260]	; (8000fcc <display7SEG+0x314>)
 8000ec8:	f000 ffc1 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S4_GPIO_Port, S4_Pin, RESET);
 8000ecc:	2200      	movs	r2, #0
 8000ece:	2110      	movs	r1, #16
 8000ed0:	483e      	ldr	r0, [pc, #248]	; (8000fcc <display7SEG+0x314>)
 8000ed2:	f000 ffbc 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S5_GPIO_Port, S5_Pin, RESET);
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	2120      	movs	r1, #32
 8000eda:	483c      	ldr	r0, [pc, #240]	; (8000fcc <display7SEG+0x314>)
 8000edc:	f000 ffb7 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S6_GPIO_Port, S6_Pin, RESET);
 8000ee0:	2200      	movs	r2, #0
 8000ee2:	2140      	movs	r1, #64	; 0x40
 8000ee4:	4839      	ldr	r0, [pc, #228]	; (8000fcc <display7SEG+0x314>)
 8000ee6:	f000 ffb2 	bl	8001e4e <HAL_GPIO_WritePin>
	break;
 8000eea:	e06b      	b.n	8000fc4 <display7SEG+0x30c>
	case 7:
	HAL_GPIO_WritePin ( S0_GPIO_Port, S0_Pin, RESET);
 8000eec:	2200      	movs	r2, #0
 8000eee:	2101      	movs	r1, #1
 8000ef0:	4836      	ldr	r0, [pc, #216]	; (8000fcc <display7SEG+0x314>)
 8000ef2:	f000 ffac 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S1_GPIO_Port, S1_Pin, RESET);
 8000ef6:	2200      	movs	r2, #0
 8000ef8:	2102      	movs	r1, #2
 8000efa:	4834      	ldr	r0, [pc, #208]	; (8000fcc <display7SEG+0x314>)
 8000efc:	f000 ffa7 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S2_GPIO_Port, S2_Pin, RESET);
 8000f00:	2200      	movs	r2, #0
 8000f02:	2104      	movs	r1, #4
 8000f04:	4831      	ldr	r0, [pc, #196]	; (8000fcc <display7SEG+0x314>)
 8000f06:	f000 ffa2 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S3_GPIO_Port, S3_Pin, SET);
 8000f0a:	2201      	movs	r2, #1
 8000f0c:	2108      	movs	r1, #8
 8000f0e:	482f      	ldr	r0, [pc, #188]	; (8000fcc <display7SEG+0x314>)
 8000f10:	f000 ff9d 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S4_GPIO_Port, S4_Pin, SET);
 8000f14:	2201      	movs	r2, #1
 8000f16:	2110      	movs	r1, #16
 8000f18:	482c      	ldr	r0, [pc, #176]	; (8000fcc <display7SEG+0x314>)
 8000f1a:	f000 ff98 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S5_GPIO_Port, S5_Pin, SET);
 8000f1e:	2201      	movs	r2, #1
 8000f20:	2120      	movs	r1, #32
 8000f22:	482a      	ldr	r0, [pc, #168]	; (8000fcc <display7SEG+0x314>)
 8000f24:	f000 ff93 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S6_GPIO_Port, S6_Pin, SET);
 8000f28:	2201      	movs	r2, #1
 8000f2a:	2140      	movs	r1, #64	; 0x40
 8000f2c:	4827      	ldr	r0, [pc, #156]	; (8000fcc <display7SEG+0x314>)
 8000f2e:	f000 ff8e 	bl	8001e4e <HAL_GPIO_WritePin>
	break;
 8000f32:	e047      	b.n	8000fc4 <display7SEG+0x30c>
	case 8:
	HAL_GPIO_WritePin ( S0_GPIO_Port, S0_Pin, RESET);
 8000f34:	2200      	movs	r2, #0
 8000f36:	2101      	movs	r1, #1
 8000f38:	4824      	ldr	r0, [pc, #144]	; (8000fcc <display7SEG+0x314>)
 8000f3a:	f000 ff88 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S1_GPIO_Port, S1_Pin, RESET);
 8000f3e:	2200      	movs	r2, #0
 8000f40:	2102      	movs	r1, #2
 8000f42:	4822      	ldr	r0, [pc, #136]	; (8000fcc <display7SEG+0x314>)
 8000f44:	f000 ff83 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S2_GPIO_Port, S2_Pin, RESET);
 8000f48:	2200      	movs	r2, #0
 8000f4a:	2104      	movs	r1, #4
 8000f4c:	481f      	ldr	r0, [pc, #124]	; (8000fcc <display7SEG+0x314>)
 8000f4e:	f000 ff7e 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S3_GPIO_Port, S3_Pin, RESET);
 8000f52:	2200      	movs	r2, #0
 8000f54:	2108      	movs	r1, #8
 8000f56:	481d      	ldr	r0, [pc, #116]	; (8000fcc <display7SEG+0x314>)
 8000f58:	f000 ff79 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S4_GPIO_Port, S4_Pin, RESET);
 8000f5c:	2200      	movs	r2, #0
 8000f5e:	2110      	movs	r1, #16
 8000f60:	481a      	ldr	r0, [pc, #104]	; (8000fcc <display7SEG+0x314>)
 8000f62:	f000 ff74 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S5_GPIO_Port, S5_Pin, RESET);
 8000f66:	2200      	movs	r2, #0
 8000f68:	2120      	movs	r1, #32
 8000f6a:	4818      	ldr	r0, [pc, #96]	; (8000fcc <display7SEG+0x314>)
 8000f6c:	f000 ff6f 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S6_GPIO_Port, S6_Pin, RESET);
 8000f70:	2200      	movs	r2, #0
 8000f72:	2140      	movs	r1, #64	; 0x40
 8000f74:	4815      	ldr	r0, [pc, #84]	; (8000fcc <display7SEG+0x314>)
 8000f76:	f000 ff6a 	bl	8001e4e <HAL_GPIO_WritePin>
	break;
 8000f7a:	e023      	b.n	8000fc4 <display7SEG+0x30c>
	default:
	HAL_GPIO_WritePin ( S0_GPIO_Port, S0_Pin, RESET);
 8000f7c:	2200      	movs	r2, #0
 8000f7e:	2101      	movs	r1, #1
 8000f80:	4812      	ldr	r0, [pc, #72]	; (8000fcc <display7SEG+0x314>)
 8000f82:	f000 ff64 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S1_GPIO_Port, S1_Pin, RESET);
 8000f86:	2200      	movs	r2, #0
 8000f88:	2102      	movs	r1, #2
 8000f8a:	4810      	ldr	r0, [pc, #64]	; (8000fcc <display7SEG+0x314>)
 8000f8c:	f000 ff5f 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S2_GPIO_Port, S2_Pin, RESET);
 8000f90:	2200      	movs	r2, #0
 8000f92:	2104      	movs	r1, #4
 8000f94:	480d      	ldr	r0, [pc, #52]	; (8000fcc <display7SEG+0x314>)
 8000f96:	f000 ff5a 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S3_GPIO_Port, S3_Pin, RESET);
 8000f9a:	2200      	movs	r2, #0
 8000f9c:	2108      	movs	r1, #8
 8000f9e:	480b      	ldr	r0, [pc, #44]	; (8000fcc <display7SEG+0x314>)
 8000fa0:	f000 ff55 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S4_GPIO_Port, S4_Pin, SET);
 8000fa4:	2201      	movs	r2, #1
 8000fa6:	2110      	movs	r1, #16
 8000fa8:	4808      	ldr	r0, [pc, #32]	; (8000fcc <display7SEG+0x314>)
 8000faa:	f000 ff50 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S5_GPIO_Port, S5_Pin, RESET);
 8000fae:	2200      	movs	r2, #0
 8000fb0:	2120      	movs	r1, #32
 8000fb2:	4806      	ldr	r0, [pc, #24]	; (8000fcc <display7SEG+0x314>)
 8000fb4:	f000 ff4b 	bl	8001e4e <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin ( S6_GPIO_Port, S6_Pin, RESET);
 8000fb8:	2200      	movs	r2, #0
 8000fba:	2140      	movs	r1, #64	; 0x40
 8000fbc:	4803      	ldr	r0, [pc, #12]	; (8000fcc <display7SEG+0x314>)
 8000fbe:	f000 ff46 	bl	8001e4e <HAL_GPIO_WritePin>
	}
}
 8000fc2:	bf00      	nop
 8000fc4:	bf00      	nop
 8000fc6:	3708      	adds	r7, #8
 8000fc8:	46bd      	mov	sp, r7
 8000fca:	bd80      	pop	{r7, pc}
 8000fcc:	40010c00 	.word	0x40010c00

08000fd0 <update7SEG>:

void update7SEG (int index) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	687b      	ldr	r3, [r7, #4]
 8000fda:	2b03      	cmp	r3, #3
 8000fdc:	d87a      	bhi.n	80010d4 <update7SEG+0x104>
 8000fde:	a201      	add	r2, pc, #4	; (adr r2, 8000fe4 <update7SEG+0x14>)
 8000fe0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fe4:	08000ff5 	.word	0x08000ff5
 8000fe8:	0800102d 	.word	0x0800102d
 8000fec:	08001065 	.word	0x08001065
 8000ff0:	0800109d 	.word	0x0800109d
	switch(index) {
	case 0:
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, RESET);
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	2102      	movs	r1, #2
 8000ff8:	4839      	ldr	r0, [pc, #228]	; (80010e0 <update7SEG+0x110>)
 8000ffa:	f000 ff28 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 8000ffe:	2201      	movs	r2, #1
 8001000:	2104      	movs	r1, #4
 8001002:	4837      	ldr	r0, [pc, #220]	; (80010e0 <update7SEG+0x110>)
 8001004:	f000 ff23 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8001008:	2201      	movs	r2, #1
 800100a:	2108      	movs	r1, #8
 800100c:	4834      	ldr	r0, [pc, #208]	; (80010e0 <update7SEG+0x110>)
 800100e:	f000 ff1e 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001012:	2201      	movs	r2, #1
 8001014:	2110      	movs	r1, #16
 8001016:	4832      	ldr	r0, [pc, #200]	; (80010e0 <update7SEG+0x110>)
 8001018:	f000 ff19 	bl	8001e4e <HAL_GPIO_WritePin>
		display7SEG(led_buffer[index]);
 800101c:	4a31      	ldr	r2, [pc, #196]	; (80010e4 <update7SEG+0x114>)
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001024:	4618      	mov	r0, r3
 8001026:	f7ff fe47 	bl	8000cb8 <display7SEG>
		break;
 800102a:	e054      	b.n	80010d6 <update7SEG+0x106>
	case 1:
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 800102c:	2201      	movs	r2, #1
 800102e:	2102      	movs	r1, #2
 8001030:	482b      	ldr	r0, [pc, #172]	; (80010e0 <update7SEG+0x110>)
 8001032:	f000 ff0c 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, RESET);
 8001036:	2200      	movs	r2, #0
 8001038:	2104      	movs	r1, #4
 800103a:	4829      	ldr	r0, [pc, #164]	; (80010e0 <update7SEG+0x110>)
 800103c:	f000 ff07 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 8001040:	2201      	movs	r2, #1
 8001042:	2108      	movs	r1, #8
 8001044:	4826      	ldr	r0, [pc, #152]	; (80010e0 <update7SEG+0x110>)
 8001046:	f000 ff02 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 800104a:	2201      	movs	r2, #1
 800104c:	2110      	movs	r1, #16
 800104e:	4824      	ldr	r0, [pc, #144]	; (80010e0 <update7SEG+0x110>)
 8001050:	f000 fefd 	bl	8001e4e <HAL_GPIO_WritePin>
		display7SEG(led_buffer[index]);
 8001054:	4a23      	ldr	r2, [pc, #140]	; (80010e4 <update7SEG+0x114>)
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800105c:	4618      	mov	r0, r3
 800105e:	f7ff fe2b 	bl	8000cb8 <display7SEG>
		break;
 8001062:	e038      	b.n	80010d6 <update7SEG+0x106>
	case 2:
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 8001064:	2201      	movs	r2, #1
 8001066:	2102      	movs	r1, #2
 8001068:	481d      	ldr	r0, [pc, #116]	; (80010e0 <update7SEG+0x110>)
 800106a:	f000 fef0 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 800106e:	2201      	movs	r2, #1
 8001070:	2104      	movs	r1, #4
 8001072:	481b      	ldr	r0, [pc, #108]	; (80010e0 <update7SEG+0x110>)
 8001074:	f000 feeb 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, RESET);
 8001078:	2200      	movs	r2, #0
 800107a:	2108      	movs	r1, #8
 800107c:	4818      	ldr	r0, [pc, #96]	; (80010e0 <update7SEG+0x110>)
 800107e:	f000 fee6 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, SET);
 8001082:	2201      	movs	r2, #1
 8001084:	2110      	movs	r1, #16
 8001086:	4816      	ldr	r0, [pc, #88]	; (80010e0 <update7SEG+0x110>)
 8001088:	f000 fee1 	bl	8001e4e <HAL_GPIO_WritePin>
		display7SEG(led_buffer[index]);
 800108c:	4a15      	ldr	r2, [pc, #84]	; (80010e4 <update7SEG+0x114>)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001094:	4618      	mov	r0, r3
 8001096:	f7ff fe0f 	bl	8000cb8 <display7SEG>
		break;
 800109a:	e01c      	b.n	80010d6 <update7SEG+0x106>
	case 3:
		HAL_GPIO_WritePin(SEG1_GPIO_Port, SEG1_Pin, SET);
 800109c:	2201      	movs	r2, #1
 800109e:	2102      	movs	r1, #2
 80010a0:	480f      	ldr	r0, [pc, #60]	; (80010e0 <update7SEG+0x110>)
 80010a2:	f000 fed4 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG2_GPIO_Port, SEG2_Pin, SET);
 80010a6:	2201      	movs	r2, #1
 80010a8:	2104      	movs	r1, #4
 80010aa:	480d      	ldr	r0, [pc, #52]	; (80010e0 <update7SEG+0x110>)
 80010ac:	f000 fecf 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG3_GPIO_Port, SEG3_Pin, SET);
 80010b0:	2201      	movs	r2, #1
 80010b2:	2108      	movs	r1, #8
 80010b4:	480a      	ldr	r0, [pc, #40]	; (80010e0 <update7SEG+0x110>)
 80010b6:	f000 feca 	bl	8001e4e <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG4_GPIO_Port, SEG4_Pin, RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	2110      	movs	r1, #16
 80010be:	4808      	ldr	r0, [pc, #32]	; (80010e0 <update7SEG+0x110>)
 80010c0:	f000 fec5 	bl	8001e4e <HAL_GPIO_WritePin>
		display7SEG(led_buffer[index]);
 80010c4:	4a07      	ldr	r2, [pc, #28]	; (80010e4 <update7SEG+0x114>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f7ff fdf3 	bl	8000cb8 <display7SEG>
		break;
 80010d2:	e000      	b.n	80010d6 <update7SEG+0x106>
	default:
		break;
 80010d4:	bf00      	nop
	}
}
 80010d6:	bf00      	nop
 80010d8:	3708      	adds	r7, #8
 80010da:	46bd      	mov	sp, r7
 80010dc:	bd80      	pop	{r7, pc}
 80010de:	bf00      	nop
 80010e0:	40010800 	.word	0x40010800
 80010e4:	20000078 	.word	0x20000078

080010e8 <update7SEGBuffer>:


void update7SEGBuffer() {
 80010e8:	b480      	push	{r7}
 80010ea:	af00      	add	r7, sp, #0
	led_buffer[0] = timer1counter/1000;
 80010ec:	4b61      	ldr	r3, [pc, #388]	; (8001274 <update7SEGBuffer+0x18c>)
 80010ee:	681b      	ldr	r3, [r3, #0]
 80010f0:	4a61      	ldr	r2, [pc, #388]	; (8001278 <update7SEGBuffer+0x190>)
 80010f2:	fb82 1203 	smull	r1, r2, r2, r3
 80010f6:	1192      	asrs	r2, r2, #6
 80010f8:	17db      	asrs	r3, r3, #31
 80010fa:	1ad3      	subs	r3, r2, r3
 80010fc:	4a5f      	ldr	r2, [pc, #380]	; (800127c <update7SEGBuffer+0x194>)
 80010fe:	6013      	str	r3, [r2, #0]
	led_buffer[1] = (timer1counter%1000)/100 + 1;
 8001100:	4b5c      	ldr	r3, [pc, #368]	; (8001274 <update7SEGBuffer+0x18c>)
 8001102:	681a      	ldr	r2, [r3, #0]
 8001104:	4b5c      	ldr	r3, [pc, #368]	; (8001278 <update7SEGBuffer+0x190>)
 8001106:	fb83 1302 	smull	r1, r3, r3, r2
 800110a:	1199      	asrs	r1, r3, #6
 800110c:	17d3      	asrs	r3, r2, #31
 800110e:	1acb      	subs	r3, r1, r3
 8001110:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001114:	fb01 f303 	mul.w	r3, r1, r3
 8001118:	1ad3      	subs	r3, r2, r3
 800111a:	4a59      	ldr	r2, [pc, #356]	; (8001280 <update7SEGBuffer+0x198>)
 800111c:	fb82 1203 	smull	r1, r2, r2, r3
 8001120:	1152      	asrs	r2, r2, #5
 8001122:	17db      	asrs	r3, r3, #31
 8001124:	1ad3      	subs	r3, r2, r3
 8001126:	3301      	adds	r3, #1
 8001128:	4a54      	ldr	r2, [pc, #336]	; (800127c <update7SEGBuffer+0x194>)
 800112a:	6053      	str	r3, [r2, #4]
	led_buffer[2] = timer2counter/1000;
 800112c:	4b55      	ldr	r3, [pc, #340]	; (8001284 <update7SEGBuffer+0x19c>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a51      	ldr	r2, [pc, #324]	; (8001278 <update7SEGBuffer+0x190>)
 8001132:	fb82 1203 	smull	r1, r2, r2, r3
 8001136:	1192      	asrs	r2, r2, #6
 8001138:	17db      	asrs	r3, r3, #31
 800113a:	1ad3      	subs	r3, r2, r3
 800113c:	4a4f      	ldr	r2, [pc, #316]	; (800127c <update7SEGBuffer+0x194>)
 800113e:	6093      	str	r3, [r2, #8]
	led_buffer[3] = (timer2counter%1000)/100 + 1;
 8001140:	4b50      	ldr	r3, [pc, #320]	; (8001284 <update7SEGBuffer+0x19c>)
 8001142:	681a      	ldr	r2, [r3, #0]
 8001144:	4b4c      	ldr	r3, [pc, #304]	; (8001278 <update7SEGBuffer+0x190>)
 8001146:	fb83 1302 	smull	r1, r3, r3, r2
 800114a:	1199      	asrs	r1, r3, #6
 800114c:	17d3      	asrs	r3, r2, #31
 800114e:	1acb      	subs	r3, r1, r3
 8001150:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001154:	fb01 f303 	mul.w	r3, r1, r3
 8001158:	1ad3      	subs	r3, r2, r3
 800115a:	4a49      	ldr	r2, [pc, #292]	; (8001280 <update7SEGBuffer+0x198>)
 800115c:	fb82 1203 	smull	r1, r2, r2, r3
 8001160:	1152      	asrs	r2, r2, #5
 8001162:	17db      	asrs	r3, r3, #31
 8001164:	1ad3      	subs	r3, r2, r3
 8001166:	3301      	adds	r3, #1
 8001168:	4a44      	ldr	r2, [pc, #272]	; (800127c <update7SEGBuffer+0x194>)
 800116a:	60d3      	str	r3, [r2, #12]
	if (((timer1counter%1000)/100 + 1) % 10 == 0) {
 800116c:	4b41      	ldr	r3, [pc, #260]	; (8001274 <update7SEGBuffer+0x18c>)
 800116e:	681a      	ldr	r2, [r3, #0]
 8001170:	4b41      	ldr	r3, [pc, #260]	; (8001278 <update7SEGBuffer+0x190>)
 8001172:	fb83 1302 	smull	r1, r3, r3, r2
 8001176:	1199      	asrs	r1, r3, #6
 8001178:	17d3      	asrs	r3, r2, #31
 800117a:	1acb      	subs	r3, r1, r3
 800117c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001180:	fb01 f303 	mul.w	r3, r1, r3
 8001184:	1ad3      	subs	r3, r2, r3
 8001186:	4a3e      	ldr	r2, [pc, #248]	; (8001280 <update7SEGBuffer+0x198>)
 8001188:	fb82 1203 	smull	r1, r2, r2, r3
 800118c:	1152      	asrs	r2, r2, #5
 800118e:	17db      	asrs	r3, r3, #31
 8001190:	1ad3      	subs	r3, r2, r3
 8001192:	1c59      	adds	r1, r3, #1
 8001194:	4b3c      	ldr	r3, [pc, #240]	; (8001288 <update7SEGBuffer+0x1a0>)
 8001196:	fb83 2301 	smull	r2, r3, r3, r1
 800119a:	109a      	asrs	r2, r3, #2
 800119c:	17cb      	asrs	r3, r1, #31
 800119e:	1ad2      	subs	r2, r2, r3
 80011a0:	4613      	mov	r3, r2
 80011a2:	009b      	lsls	r3, r3, #2
 80011a4:	4413      	add	r3, r2
 80011a6:	005b      	lsls	r3, r3, #1
 80011a8:	1aca      	subs	r2, r1, r3
 80011aa:	2a00      	cmp	r2, #0
 80011ac:	d11e      	bne.n	80011ec <update7SEGBuffer+0x104>
		led_buffer[0] = ((timer1counter%1000)/100 + 1)/10;
 80011ae:	4b31      	ldr	r3, [pc, #196]	; (8001274 <update7SEGBuffer+0x18c>)
 80011b0:	681a      	ldr	r2, [r3, #0]
 80011b2:	4b31      	ldr	r3, [pc, #196]	; (8001278 <update7SEGBuffer+0x190>)
 80011b4:	fb83 1302 	smull	r1, r3, r3, r2
 80011b8:	1199      	asrs	r1, r3, #6
 80011ba:	17d3      	asrs	r3, r2, #31
 80011bc:	1acb      	subs	r3, r1, r3
 80011be:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80011c2:	fb01 f303 	mul.w	r3, r1, r3
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	4a2d      	ldr	r2, [pc, #180]	; (8001280 <update7SEGBuffer+0x198>)
 80011ca:	fb82 1203 	smull	r1, r2, r2, r3
 80011ce:	1152      	asrs	r2, r2, #5
 80011d0:	17db      	asrs	r3, r3, #31
 80011d2:	1ad3      	subs	r3, r2, r3
 80011d4:	3301      	adds	r3, #1
 80011d6:	4a2c      	ldr	r2, [pc, #176]	; (8001288 <update7SEGBuffer+0x1a0>)
 80011d8:	fb82 1203 	smull	r1, r2, r2, r3
 80011dc:	1092      	asrs	r2, r2, #2
 80011de:	17db      	asrs	r3, r3, #31
 80011e0:	1ad3      	subs	r3, r2, r3
 80011e2:	4a26      	ldr	r2, [pc, #152]	; (800127c <update7SEGBuffer+0x194>)
 80011e4:	6013      	str	r3, [r2, #0]
		led_buffer[1] = 0;
 80011e6:	4b25      	ldr	r3, [pc, #148]	; (800127c <update7SEGBuffer+0x194>)
 80011e8:	2200      	movs	r2, #0
 80011ea:	605a      	str	r2, [r3, #4]
	}
	if (((timer2counter%1000)/100 + 1) % 10 == 0) {
 80011ec:	4b25      	ldr	r3, [pc, #148]	; (8001284 <update7SEGBuffer+0x19c>)
 80011ee:	681a      	ldr	r2, [r3, #0]
 80011f0:	4b21      	ldr	r3, [pc, #132]	; (8001278 <update7SEGBuffer+0x190>)
 80011f2:	fb83 1302 	smull	r1, r3, r3, r2
 80011f6:	1199      	asrs	r1, r3, #6
 80011f8:	17d3      	asrs	r3, r2, #31
 80011fa:	1acb      	subs	r3, r1, r3
 80011fc:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001200:	fb01 f303 	mul.w	r3, r1, r3
 8001204:	1ad3      	subs	r3, r2, r3
 8001206:	4a1e      	ldr	r2, [pc, #120]	; (8001280 <update7SEGBuffer+0x198>)
 8001208:	fb82 1203 	smull	r1, r2, r2, r3
 800120c:	1152      	asrs	r2, r2, #5
 800120e:	17db      	asrs	r3, r3, #31
 8001210:	1ad3      	subs	r3, r2, r3
 8001212:	1c59      	adds	r1, r3, #1
 8001214:	4b1c      	ldr	r3, [pc, #112]	; (8001288 <update7SEGBuffer+0x1a0>)
 8001216:	fb83 2301 	smull	r2, r3, r3, r1
 800121a:	109a      	asrs	r2, r3, #2
 800121c:	17cb      	asrs	r3, r1, #31
 800121e:	1ad2      	subs	r2, r2, r3
 8001220:	4613      	mov	r3, r2
 8001222:	009b      	lsls	r3, r3, #2
 8001224:	4413      	add	r3, r2
 8001226:	005b      	lsls	r3, r3, #1
 8001228:	1aca      	subs	r2, r1, r3
 800122a:	2a00      	cmp	r2, #0
 800122c:	d11e      	bne.n	800126c <update7SEGBuffer+0x184>
		led_buffer[2] = ((timer2counter%1000)/100 + 1)/10;
 800122e:	4b15      	ldr	r3, [pc, #84]	; (8001284 <update7SEGBuffer+0x19c>)
 8001230:	681a      	ldr	r2, [r3, #0]
 8001232:	4b11      	ldr	r3, [pc, #68]	; (8001278 <update7SEGBuffer+0x190>)
 8001234:	fb83 1302 	smull	r1, r3, r3, r2
 8001238:	1199      	asrs	r1, r3, #6
 800123a:	17d3      	asrs	r3, r2, #31
 800123c:	1acb      	subs	r3, r1, r3
 800123e:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8001242:	fb01 f303 	mul.w	r3, r1, r3
 8001246:	1ad3      	subs	r3, r2, r3
 8001248:	4a0d      	ldr	r2, [pc, #52]	; (8001280 <update7SEGBuffer+0x198>)
 800124a:	fb82 1203 	smull	r1, r2, r2, r3
 800124e:	1152      	asrs	r2, r2, #5
 8001250:	17db      	asrs	r3, r3, #31
 8001252:	1ad3      	subs	r3, r2, r3
 8001254:	3301      	adds	r3, #1
 8001256:	4a0c      	ldr	r2, [pc, #48]	; (8001288 <update7SEGBuffer+0x1a0>)
 8001258:	fb82 1203 	smull	r1, r2, r2, r3
 800125c:	1092      	asrs	r2, r2, #2
 800125e:	17db      	asrs	r3, r3, #31
 8001260:	1ad3      	subs	r3, r2, r3
 8001262:	4a06      	ldr	r2, [pc, #24]	; (800127c <update7SEGBuffer+0x194>)
 8001264:	6093      	str	r3, [r2, #8]
		led_buffer[3] = 0;
 8001266:	4b05      	ldr	r3, [pc, #20]	; (800127c <update7SEGBuffer+0x194>)
 8001268:	2200      	movs	r2, #0
 800126a:	60da      	str	r2, [r3, #12]
	}
}
 800126c:	bf00      	nop
 800126e:	46bd      	mov	sp, r7
 8001270:	bc80      	pop	{r7}
 8001272:	4770      	bx	lr
 8001274:	20000094 	.word	0x20000094
 8001278:	10624dd3 	.word	0x10624dd3
 800127c:	20000078 	.word	0x20000078
 8001280:	51eb851f 	.word	0x51eb851f
 8001284:	20000098 	.word	0x20000098
 8001288:	66666667 	.word	0x66666667

0800128c <display>:
void display() {
 800128c:	b580      	push	{r7, lr}
 800128e:	af00      	add	r7, sp, #0
	if (timer3flag == 1) {
 8001290:	4b0c      	ldr	r3, [pc, #48]	; (80012c4 <display+0x38>)
 8001292:	681b      	ldr	r3, [r3, #0]
 8001294:	2b01      	cmp	r3, #1
 8001296:	d113      	bne.n	80012c0 <display+0x34>
	  		  update7SEG(index_led++);
 8001298:	4b0b      	ldr	r3, [pc, #44]	; (80012c8 <display+0x3c>)
 800129a:	681b      	ldr	r3, [r3, #0]
 800129c:	1c5a      	adds	r2, r3, #1
 800129e:	490a      	ldr	r1, [pc, #40]	; (80012c8 <display+0x3c>)
 80012a0:	600a      	str	r2, [r1, #0]
 80012a2:	4618      	mov	r0, r3
 80012a4:	f7ff fe94 	bl	8000fd0 <update7SEG>
	  		  if (index_led>=4) {
 80012a8:	4b07      	ldr	r3, [pc, #28]	; (80012c8 <display+0x3c>)
 80012aa:	681b      	ldr	r3, [r3, #0]
 80012ac:	2b03      	cmp	r3, #3
 80012ae:	dd02      	ble.n	80012b6 <display+0x2a>
	  			index_led=0;
 80012b0:	4b05      	ldr	r3, [pc, #20]	; (80012c8 <display+0x3c>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	601a      	str	r2, [r3, #0]
	  		  }
	  		  update7SEGBuffer();
 80012b6:	f7ff ff17 	bl	80010e8 <update7SEGBuffer>
	  		  setTimer3(250);
 80012ba:	20fa      	movs	r0, #250	; 0xfa
 80012bc:	f000 fa00 	bl	80016c0 <setTimer3>
	  	  }
}
 80012c0:	bf00      	nop
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	200000ac 	.word	0x200000ac
 80012c8:	20000074 	.word	0x20000074

080012cc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80012cc:	b580      	push	{r7, lr}
 80012ce:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80012d0:	f000 fabc 	bl	800184c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80012d4:	f000 f81a 	bl	800130c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80012d8:	f000 f8a0 	bl	800141c <MX_GPIO_Init>
  MX_TIM2_Init();
 80012dc:	f000 f852 	bl	8001384 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim2);
 80012e0:	4807      	ldr	r0, [pc, #28]	; (8001300 <main+0x34>)
 80012e2:	f001 fa1d 	bl	8002720 <HAL_TIM_Base_Start_IT>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  status1 = INIT1;
 80012e6:	4b07      	ldr	r3, [pc, #28]	; (8001304 <main+0x38>)
 80012e8:	2201      	movs	r2, #1
 80012ea:	601a      	str	r2, [r3, #0]
  status2 = INIT2;
 80012ec:	4b06      	ldr	r3, [pc, #24]	; (8001308 <main+0x3c>)
 80012ee:	2207      	movs	r2, #7
 80012f0:	601a      	str	r2, [r3, #0]
  while (1)
  {
	  FSM_man_run();
 80012f2:	f7ff f8f9 	bl	80004e8 <FSM_man_run>
	  FSM1_run();
 80012f6:	f7fe ff29 	bl	800014c <FSM1_run>
	  FSM2_run();
 80012fa:	f7ff f843 	bl	8000384 <FSM2_run>
	  FSM_man_run();
 80012fe:	e7f8      	b.n	80012f2 <main+0x26>
 8001300:	200000b4 	.word	0x200000b4
 8001304:	20000088 	.word	0x20000088
 8001308:	2000008c 	.word	0x2000008c

0800130c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800130c:	b580      	push	{r7, lr}
 800130e:	b090      	sub	sp, #64	; 0x40
 8001310:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001312:	f107 0318 	add.w	r3, r7, #24
 8001316:	2228      	movs	r2, #40	; 0x28
 8001318:	2100      	movs	r1, #0
 800131a:	4618      	mov	r0, r3
 800131c:	f001 fdb8 	bl	8002e90 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001320:	1d3b      	adds	r3, r7, #4
 8001322:	2200      	movs	r2, #0
 8001324:	601a      	str	r2, [r3, #0]
 8001326:	605a      	str	r2, [r3, #4]
 8001328:	609a      	str	r2, [r3, #8]
 800132a:	60da      	str	r2, [r3, #12]
 800132c:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800132e:	2302      	movs	r3, #2
 8001330:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001332:	2301      	movs	r3, #1
 8001334:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001336:	2310      	movs	r3, #16
 8001338:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800133a:	2300      	movs	r3, #0
 800133c:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800133e:	f107 0318 	add.w	r3, r7, #24
 8001342:	4618      	mov	r0, r3
 8001344:	f000 fdb4 	bl	8001eb0 <HAL_RCC_OscConfig>
 8001348:	4603      	mov	r3, r0
 800134a:	2b00      	cmp	r3, #0
 800134c:	d001      	beq.n	8001352 <SystemClock_Config+0x46>
  {
    Error_Handler();
 800134e:	f000 f8eb 	bl	8001528 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001352:	230f      	movs	r3, #15
 8001354:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001356:	2300      	movs	r3, #0
 8001358:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800135a:	2300      	movs	r3, #0
 800135c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800135e:	2300      	movs	r3, #0
 8001360:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001362:	2300      	movs	r3, #0
 8001364:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8001366:	1d3b      	adds	r3, r7, #4
 8001368:	2100      	movs	r1, #0
 800136a:	4618      	mov	r0, r3
 800136c:	f001 f820 	bl	80023b0 <HAL_RCC_ClockConfig>
 8001370:	4603      	mov	r3, r0
 8001372:	2b00      	cmp	r3, #0
 8001374:	d001      	beq.n	800137a <SystemClock_Config+0x6e>
  {
    Error_Handler();
 8001376:	f000 f8d7 	bl	8001528 <Error_Handler>
  }
}
 800137a:	bf00      	nop
 800137c:	3740      	adds	r7, #64	; 0x40
 800137e:	46bd      	mov	sp, r7
 8001380:	bd80      	pop	{r7, pc}
	...

08001384 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001384:	b580      	push	{r7, lr}
 8001386:	b086      	sub	sp, #24
 8001388:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 800138a:	f107 0308 	add.w	r3, r7, #8
 800138e:	2200      	movs	r2, #0
 8001390:	601a      	str	r2, [r3, #0]
 8001392:	605a      	str	r2, [r3, #4]
 8001394:	609a      	str	r2, [r3, #8]
 8001396:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001398:	463b      	mov	r3, r7
 800139a:	2200      	movs	r2, #0
 800139c:	601a      	str	r2, [r3, #0]
 800139e:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80013a0:	4b1d      	ldr	r3, [pc, #116]	; (8001418 <MX_TIM2_Init+0x94>)
 80013a2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80013a6:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 7999;
 80013a8:	4b1b      	ldr	r3, [pc, #108]	; (8001418 <MX_TIM2_Init+0x94>)
 80013aa:	f641 723f 	movw	r2, #7999	; 0x1f3f
 80013ae:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80013b0:	4b19      	ldr	r3, [pc, #100]	; (8001418 <MX_TIM2_Init+0x94>)
 80013b2:	2200      	movs	r2, #0
 80013b4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 9;
 80013b6:	4b18      	ldr	r3, [pc, #96]	; (8001418 <MX_TIM2_Init+0x94>)
 80013b8:	2209      	movs	r2, #9
 80013ba:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80013bc:	4b16      	ldr	r3, [pc, #88]	; (8001418 <MX_TIM2_Init+0x94>)
 80013be:	2200      	movs	r2, #0
 80013c0:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80013c2:	4b15      	ldr	r3, [pc, #84]	; (8001418 <MX_TIM2_Init+0x94>)
 80013c4:	2200      	movs	r2, #0
 80013c6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80013c8:	4813      	ldr	r0, [pc, #76]	; (8001418 <MX_TIM2_Init+0x94>)
 80013ca:	f001 f959 	bl	8002680 <HAL_TIM_Base_Init>
 80013ce:	4603      	mov	r3, r0
 80013d0:	2b00      	cmp	r3, #0
 80013d2:	d001      	beq.n	80013d8 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80013d4:	f000 f8a8 	bl	8001528 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80013d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80013dc:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80013de:	f107 0308 	add.w	r3, r7, #8
 80013e2:	4619      	mov	r1, r3
 80013e4:	480c      	ldr	r0, [pc, #48]	; (8001418 <MX_TIM2_Init+0x94>)
 80013e6:	f001 faef 	bl	80029c8 <HAL_TIM_ConfigClockSource>
 80013ea:	4603      	mov	r3, r0
 80013ec:	2b00      	cmp	r3, #0
 80013ee:	d001      	beq.n	80013f4 <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80013f0:	f000 f89a 	bl	8001528 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80013f4:	2300      	movs	r3, #0
 80013f6:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80013f8:	2300      	movs	r3, #0
 80013fa:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80013fc:	463b      	mov	r3, r7
 80013fe:	4619      	mov	r1, r3
 8001400:	4805      	ldr	r0, [pc, #20]	; (8001418 <MX_TIM2_Init+0x94>)
 8001402:	f001 fcb7 	bl	8002d74 <HAL_TIMEx_MasterConfigSynchronization>
 8001406:	4603      	mov	r3, r0
 8001408:	2b00      	cmp	r3, #0
 800140a:	d001      	beq.n	8001410 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 800140c:	f000 f88c 	bl	8001528 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001410:	bf00      	nop
 8001412:	3718      	adds	r7, #24
 8001414:	46bd      	mov	sp, r7
 8001416:	bd80      	pop	{r7, pc}
 8001418:	200000b4 	.word	0x200000b4

0800141c <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 800141c:	b580      	push	{r7, lr}
 800141e:	b088      	sub	sp, #32
 8001420:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001422:	f107 0310 	add.w	r3, r7, #16
 8001426:	2200      	movs	r2, #0
 8001428:	601a      	str	r2, [r3, #0]
 800142a:	605a      	str	r2, [r3, #4]
 800142c:	609a      	str	r2, [r3, #8]
 800142e:	60da      	str	r2, [r3, #12]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001430:	4b2e      	ldr	r3, [pc, #184]	; (80014ec <MX_GPIO_Init+0xd0>)
 8001432:	699b      	ldr	r3, [r3, #24]
 8001434:	4a2d      	ldr	r2, [pc, #180]	; (80014ec <MX_GPIO_Init+0xd0>)
 8001436:	f043 0310 	orr.w	r3, r3, #16
 800143a:	6193      	str	r3, [r2, #24]
 800143c:	4b2b      	ldr	r3, [pc, #172]	; (80014ec <MX_GPIO_Init+0xd0>)
 800143e:	699b      	ldr	r3, [r3, #24]
 8001440:	f003 0310 	and.w	r3, r3, #16
 8001444:	60fb      	str	r3, [r7, #12]
 8001446:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001448:	4b28      	ldr	r3, [pc, #160]	; (80014ec <MX_GPIO_Init+0xd0>)
 800144a:	699b      	ldr	r3, [r3, #24]
 800144c:	4a27      	ldr	r2, [pc, #156]	; (80014ec <MX_GPIO_Init+0xd0>)
 800144e:	f043 0304 	orr.w	r3, r3, #4
 8001452:	6193      	str	r3, [r2, #24]
 8001454:	4b25      	ldr	r3, [pc, #148]	; (80014ec <MX_GPIO_Init+0xd0>)
 8001456:	699b      	ldr	r3, [r3, #24]
 8001458:	f003 0304 	and.w	r3, r3, #4
 800145c:	60bb      	str	r3, [r7, #8]
 800145e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001460:	4b22      	ldr	r3, [pc, #136]	; (80014ec <MX_GPIO_Init+0xd0>)
 8001462:	699b      	ldr	r3, [r3, #24]
 8001464:	4a21      	ldr	r2, [pc, #132]	; (80014ec <MX_GPIO_Init+0xd0>)
 8001466:	f043 0308 	orr.w	r3, r3, #8
 800146a:	6193      	str	r3, [r2, #24]
 800146c:	4b1f      	ldr	r3, [pc, #124]	; (80014ec <MX_GPIO_Init+0xd0>)
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	f003 0308 	and.w	r3, r3, #8
 8001474:	607b      	str	r3, [r7, #4]
 8001476:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, SEG1_Pin|SEG2_Pin|SEG3_Pin|SEG4_Pin
 8001478:	2200      	movs	r2, #0
 800147a:	f240 71fe 	movw	r1, #2046	; 0x7fe
 800147e:	481c      	ldr	r0, [pc, #112]	; (80014f0 <MX_GPIO_Init+0xd4>)
 8001480:	f000 fce5 	bl	8001e4e <HAL_GPIO_WritePin>
                          |LED_RED1_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED2_Pin
                          |LED_GREEN2_Pin|LED_YELLOW2_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, S0_Pin|S1_Pin|S2_Pin|S3_Pin
 8001484:	2200      	movs	r2, #0
 8001486:	217f      	movs	r1, #127	; 0x7f
 8001488:	481a      	ldr	r0, [pc, #104]	; (80014f4 <MX_GPIO_Init+0xd8>)
 800148a:	f000 fce0 	bl	8001e4e <HAL_GPIO_WritePin>
                          |S4_Pin|S5_Pin|S6_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : BUT1_Pin BUT2_Pin BUT3_Pin */
  GPIO_InitStruct.Pin = BUT1_Pin|BUT2_Pin|BUT3_Pin;
 800148e:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001492:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001494:	2300      	movs	r3, #0
 8001496:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001498:	2301      	movs	r3, #1
 800149a:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800149c:	f107 0310 	add.w	r3, r7, #16
 80014a0:	4619      	mov	r1, r3
 80014a2:	4815      	ldr	r0, [pc, #84]	; (80014f8 <MX_GPIO_Init+0xdc>)
 80014a4:	f000 fb42 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : SEG1_Pin SEG2_Pin SEG3_Pin SEG4_Pin
                           LED_RED1_Pin LED_GREEN1_Pin LED_YELLOW1_Pin LED_RED2_Pin
                           LED_GREEN2_Pin LED_YELLOW2_Pin */
  GPIO_InitStruct.Pin = SEG1_Pin|SEG2_Pin|SEG3_Pin|SEG4_Pin
 80014a8:	f240 73fe 	movw	r3, #2046	; 0x7fe
 80014ac:	613b      	str	r3, [r7, #16]
                          |LED_RED1_Pin|LED_GREEN1_Pin|LED_YELLOW1_Pin|LED_RED2_Pin
                          |LED_GREEN2_Pin|LED_YELLOW2_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ae:	2301      	movs	r3, #1
 80014b0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014b2:	2300      	movs	r3, #0
 80014b4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014b6:	2302      	movs	r3, #2
 80014b8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80014ba:	f107 0310 	add.w	r3, r7, #16
 80014be:	4619      	mov	r1, r3
 80014c0:	480b      	ldr	r0, [pc, #44]	; (80014f0 <MX_GPIO_Init+0xd4>)
 80014c2:	f000 fb33 	bl	8001b2c <HAL_GPIO_Init>

  /*Configure GPIO pins : S0_Pin S1_Pin S2_Pin S3_Pin
                           S4_Pin S5_Pin S6_Pin */
  GPIO_InitStruct.Pin = S0_Pin|S1_Pin|S2_Pin|S3_Pin
 80014c6:	237f      	movs	r3, #127	; 0x7f
 80014c8:	613b      	str	r3, [r7, #16]
                          |S4_Pin|S5_Pin|S6_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ca:	2301      	movs	r3, #1
 80014cc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ce:	2300      	movs	r3, #0
 80014d0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014d2:	2302      	movs	r3, #2
 80014d4:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014d6:	f107 0310 	add.w	r3, r7, #16
 80014da:	4619      	mov	r1, r3
 80014dc:	4805      	ldr	r0, [pc, #20]	; (80014f4 <MX_GPIO_Init+0xd8>)
 80014de:	f000 fb25 	bl	8001b2c <HAL_GPIO_Init>

}
 80014e2:	bf00      	nop
 80014e4:	3720      	adds	r7, #32
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	40021000 	.word	0x40021000
 80014f0:	40010800 	.word	0x40010800
 80014f4:	40010c00 	.word	0x40010c00
 80014f8:	40011000 	.word	0x40011000

080014fc <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b082      	sub	sp, #8
 8001500:	af00      	add	r7, sp, #0
 8001502:	6078      	str	r0, [r7, #4]
	getKey1Input();
 8001504:	f7ff fa6c 	bl	80009e0 <getKey1Input>
	getKey2Input();
 8001508:	f7ff fac2 	bl	8000a90 <getKey2Input>
	getKey3Input();
 800150c:	f7ff fba2 	bl	8000c54 <getKey3Input>
	timer1Run();
 8001510:	f000 f90e 	bl	8001730 <timer1Run>
	timer2Run();
 8001514:	f000 f926 	bl	8001764 <timer2Run>
	timer3Run();
 8001518:	f000 f93e 	bl	8001798 <timer3Run>
	timer4Run();
 800151c:	f000 f956 	bl	80017cc <timer4Run>
}
 8001520:	bf00      	nop
 8001522:	3708      	adds	r7, #8
 8001524:	46bd      	mov	sp, r7
 8001526:	bd80      	pop	{r7, pc}

08001528 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001528:	b480      	push	{r7}
 800152a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800152c:	b672      	cpsid	i
}
 800152e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001530:	e7fe      	b.n	8001530 <Error_Handler+0x8>
	...

08001534 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001534:	b480      	push	{r7}
 8001536:	b085      	sub	sp, #20
 8001538:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800153a:	4b15      	ldr	r3, [pc, #84]	; (8001590 <HAL_MspInit+0x5c>)
 800153c:	699b      	ldr	r3, [r3, #24]
 800153e:	4a14      	ldr	r2, [pc, #80]	; (8001590 <HAL_MspInit+0x5c>)
 8001540:	f043 0301 	orr.w	r3, r3, #1
 8001544:	6193      	str	r3, [r2, #24]
 8001546:	4b12      	ldr	r3, [pc, #72]	; (8001590 <HAL_MspInit+0x5c>)
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	f003 0301 	and.w	r3, r3, #1
 800154e:	60bb      	str	r3, [r7, #8]
 8001550:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001552:	4b0f      	ldr	r3, [pc, #60]	; (8001590 <HAL_MspInit+0x5c>)
 8001554:	69db      	ldr	r3, [r3, #28]
 8001556:	4a0e      	ldr	r2, [pc, #56]	; (8001590 <HAL_MspInit+0x5c>)
 8001558:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800155c:	61d3      	str	r3, [r2, #28]
 800155e:	4b0c      	ldr	r3, [pc, #48]	; (8001590 <HAL_MspInit+0x5c>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001566:	607b      	str	r3, [r7, #4]
 8001568:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 800156a:	4b0a      	ldr	r3, [pc, #40]	; (8001594 <HAL_MspInit+0x60>)
 800156c:	685b      	ldr	r3, [r3, #4]
 800156e:	60fb      	str	r3, [r7, #12]
 8001570:	68fb      	ldr	r3, [r7, #12]
 8001572:	f023 63e0 	bic.w	r3, r3, #117440512	; 0x7000000
 8001576:	60fb      	str	r3, [r7, #12]
 8001578:	68fb      	ldr	r3, [r7, #12]
 800157a:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 800157e:	60fb      	str	r3, [r7, #12]
 8001580:	4a04      	ldr	r2, [pc, #16]	; (8001594 <HAL_MspInit+0x60>)
 8001582:	68fb      	ldr	r3, [r7, #12]
 8001584:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001586:	bf00      	nop
 8001588:	3714      	adds	r7, #20
 800158a:	46bd      	mov	sp, r7
 800158c:	bc80      	pop	{r7}
 800158e:	4770      	bx	lr
 8001590:	40021000 	.word	0x40021000
 8001594:	40010000 	.word	0x40010000

08001598 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001598:	b580      	push	{r7, lr}
 800159a:	b084      	sub	sp, #16
 800159c:	af00      	add	r7, sp, #0
 800159e:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	681b      	ldr	r3, [r3, #0]
 80015a4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80015a8:	d113      	bne.n	80015d2 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80015aa:	4b0c      	ldr	r3, [pc, #48]	; (80015dc <HAL_TIM_Base_MspInit+0x44>)
 80015ac:	69db      	ldr	r3, [r3, #28]
 80015ae:	4a0b      	ldr	r2, [pc, #44]	; (80015dc <HAL_TIM_Base_MspInit+0x44>)
 80015b0:	f043 0301 	orr.w	r3, r3, #1
 80015b4:	61d3      	str	r3, [r2, #28]
 80015b6:	4b09      	ldr	r3, [pc, #36]	; (80015dc <HAL_TIM_Base_MspInit+0x44>)
 80015b8:	69db      	ldr	r3, [r3, #28]
 80015ba:	f003 0301 	and.w	r3, r3, #1
 80015be:	60fb      	str	r3, [r7, #12]
 80015c0:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80015c2:	2200      	movs	r2, #0
 80015c4:	2100      	movs	r1, #0
 80015c6:	201c      	movs	r0, #28
 80015c8:	f000 fa79 	bl	8001abe <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80015cc:	201c      	movs	r0, #28
 80015ce:	f000 fa92 	bl	8001af6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 80015d2:	bf00      	nop
 80015d4:	3710      	adds	r7, #16
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40021000 	.word	0x40021000

080015e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015e0:	b480      	push	{r7}
 80015e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015e4:	e7fe      	b.n	80015e4 <NMI_Handler+0x4>

080015e6 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015e6:	b480      	push	{r7}
 80015e8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015ea:	e7fe      	b.n	80015ea <HardFault_Handler+0x4>

080015ec <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015ec:	b480      	push	{r7}
 80015ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015f0:	e7fe      	b.n	80015f0 <MemManage_Handler+0x4>

080015f2 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015f2:	b480      	push	{r7}
 80015f4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015f6:	e7fe      	b.n	80015f6 <BusFault_Handler+0x4>

080015f8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f8:	b480      	push	{r7}
 80015fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015fc:	e7fe      	b.n	80015fc <UsageFault_Handler+0x4>

080015fe <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015fe:	b480      	push	{r7}
 8001600:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001602:	bf00      	nop
 8001604:	46bd      	mov	sp, r7
 8001606:	bc80      	pop	{r7}
 8001608:	4770      	bx	lr

0800160a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800160a:	b480      	push	{r7}
 800160c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800160e:	bf00      	nop
 8001610:	46bd      	mov	sp, r7
 8001612:	bc80      	pop	{r7}
 8001614:	4770      	bx	lr

08001616 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001616:	b480      	push	{r7}
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800161a:	bf00      	nop
 800161c:	46bd      	mov	sp, r7
 800161e:	bc80      	pop	{r7}
 8001620:	4770      	bx	lr

08001622 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001622:	b580      	push	{r7, lr}
 8001624:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001626:	f000 f957 	bl	80018d8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800162a:	bf00      	nop
 800162c:	bd80      	pop	{r7, pc}
	...

08001630 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001634:	4802      	ldr	r0, [pc, #8]	; (8001640 <TIM2_IRQHandler+0x10>)
 8001636:	f001 f8bf 	bl	80027b8 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800163a:	bf00      	nop
 800163c:	bd80      	pop	{r7, pc}
 800163e:	bf00      	nop
 8001640:	200000b4 	.word	0x200000b4

08001644 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001644:	b480      	push	{r7}
 8001646:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001648:	bf00      	nop
 800164a:	46bd      	mov	sp, r7
 800164c:	bc80      	pop	{r7}
 800164e:	4770      	bx	lr

08001650 <setTimer1>:
int timer1flag = 0;
int timer2flag = 0;
int timer3flag = 0;
int timer4flag = 0;

void setTimer1 (int duration) {
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
	timer1counter = duration/10;
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	4a08      	ldr	r2, [pc, #32]	; (800167c <setTimer1+0x2c>)
 800165c:	fb82 1203 	smull	r1, r2, r2, r3
 8001660:	1092      	asrs	r2, r2, #2
 8001662:	17db      	asrs	r3, r3, #31
 8001664:	1ad3      	subs	r3, r2, r3
 8001666:	4a06      	ldr	r2, [pc, #24]	; (8001680 <setTimer1+0x30>)
 8001668:	6013      	str	r3, [r2, #0]
	timer1flag = 0;
 800166a:	4b06      	ldr	r3, [pc, #24]	; (8001684 <setTimer1+0x34>)
 800166c:	2200      	movs	r2, #0
 800166e:	601a      	str	r2, [r3, #0]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	bc80      	pop	{r7}
 8001678:	4770      	bx	lr
 800167a:	bf00      	nop
 800167c:	66666667 	.word	0x66666667
 8001680:	20000094 	.word	0x20000094
 8001684:	200000a4 	.word	0x200000a4

08001688 <setTimer2>:
void setTimer2 (int duration) {
 8001688:	b480      	push	{r7}
 800168a:	b083      	sub	sp, #12
 800168c:	af00      	add	r7, sp, #0
 800168e:	6078      	str	r0, [r7, #4]
	timer2counter = duration/10;
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	4a08      	ldr	r2, [pc, #32]	; (80016b4 <setTimer2+0x2c>)
 8001694:	fb82 1203 	smull	r1, r2, r2, r3
 8001698:	1092      	asrs	r2, r2, #2
 800169a:	17db      	asrs	r3, r3, #31
 800169c:	1ad3      	subs	r3, r2, r3
 800169e:	4a06      	ldr	r2, [pc, #24]	; (80016b8 <setTimer2+0x30>)
 80016a0:	6013      	str	r3, [r2, #0]
	timer2flag = 0;
 80016a2:	4b06      	ldr	r3, [pc, #24]	; (80016bc <setTimer2+0x34>)
 80016a4:	2200      	movs	r2, #0
 80016a6:	601a      	str	r2, [r3, #0]
}
 80016a8:	bf00      	nop
 80016aa:	370c      	adds	r7, #12
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bc80      	pop	{r7}
 80016b0:	4770      	bx	lr
 80016b2:	bf00      	nop
 80016b4:	66666667 	.word	0x66666667
 80016b8:	20000098 	.word	0x20000098
 80016bc:	200000a8 	.word	0x200000a8

080016c0 <setTimer3>:
void setTimer3 (int duration) {
 80016c0:	b480      	push	{r7}
 80016c2:	b083      	sub	sp, #12
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
	timer3counter = duration/10;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	4a08      	ldr	r2, [pc, #32]	; (80016ec <setTimer3+0x2c>)
 80016cc:	fb82 1203 	smull	r1, r2, r2, r3
 80016d0:	1092      	asrs	r2, r2, #2
 80016d2:	17db      	asrs	r3, r3, #31
 80016d4:	1ad3      	subs	r3, r2, r3
 80016d6:	4a06      	ldr	r2, [pc, #24]	; (80016f0 <setTimer3+0x30>)
 80016d8:	6013      	str	r3, [r2, #0]
	timer3flag = 0;
 80016da:	4b06      	ldr	r3, [pc, #24]	; (80016f4 <setTimer3+0x34>)
 80016dc:	2200      	movs	r2, #0
 80016de:	601a      	str	r2, [r3, #0]
}
 80016e0:	bf00      	nop
 80016e2:	370c      	adds	r7, #12
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bc80      	pop	{r7}
 80016e8:	4770      	bx	lr
 80016ea:	bf00      	nop
 80016ec:	66666667 	.word	0x66666667
 80016f0:	2000009c 	.word	0x2000009c
 80016f4:	200000ac 	.word	0x200000ac

080016f8 <setTimer4>:
void setTimer4 (int duration) {
 80016f8:	b480      	push	{r7}
 80016fa:	b083      	sub	sp, #12
 80016fc:	af00      	add	r7, sp, #0
 80016fe:	6078      	str	r0, [r7, #4]
	timer4counter = duration/10;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	4a08      	ldr	r2, [pc, #32]	; (8001724 <setTimer4+0x2c>)
 8001704:	fb82 1203 	smull	r1, r2, r2, r3
 8001708:	1092      	asrs	r2, r2, #2
 800170a:	17db      	asrs	r3, r3, #31
 800170c:	1ad3      	subs	r3, r2, r3
 800170e:	4a06      	ldr	r2, [pc, #24]	; (8001728 <setTimer4+0x30>)
 8001710:	6013      	str	r3, [r2, #0]
	timer4flag = 0;
 8001712:	4b06      	ldr	r3, [pc, #24]	; (800172c <setTimer4+0x34>)
 8001714:	2200      	movs	r2, #0
 8001716:	601a      	str	r2, [r3, #0]
}
 8001718:	bf00      	nop
 800171a:	370c      	adds	r7, #12
 800171c:	46bd      	mov	sp, r7
 800171e:	bc80      	pop	{r7}
 8001720:	4770      	bx	lr
 8001722:	bf00      	nop
 8001724:	66666667 	.word	0x66666667
 8001728:	200000a0 	.word	0x200000a0
 800172c:	200000b0 	.word	0x200000b0

08001730 <timer1Run>:
void timer1Run() {
 8001730:	b480      	push	{r7}
 8001732:	af00      	add	r7, sp, #0
	if (timer1counter > 0) {
 8001734:	4b09      	ldr	r3, [pc, #36]	; (800175c <timer1Run+0x2c>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	dd0b      	ble.n	8001754 <timer1Run+0x24>
		timer1counter--;
 800173c:	4b07      	ldr	r3, [pc, #28]	; (800175c <timer1Run+0x2c>)
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	3b01      	subs	r3, #1
 8001742:	4a06      	ldr	r2, [pc, #24]	; (800175c <timer1Run+0x2c>)
 8001744:	6013      	str	r3, [r2, #0]
		if (timer1counter <= 0) {
 8001746:	4b05      	ldr	r3, [pc, #20]	; (800175c <timer1Run+0x2c>)
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	2b00      	cmp	r3, #0
 800174c:	dc02      	bgt.n	8001754 <timer1Run+0x24>
			timer1flag = 1;
 800174e:	4b04      	ldr	r3, [pc, #16]	; (8001760 <timer1Run+0x30>)
 8001750:	2201      	movs	r2, #1
 8001752:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001754:	bf00      	nop
 8001756:	46bd      	mov	sp, r7
 8001758:	bc80      	pop	{r7}
 800175a:	4770      	bx	lr
 800175c:	20000094 	.word	0x20000094
 8001760:	200000a4 	.word	0x200000a4

08001764 <timer2Run>:
void timer2Run() {
 8001764:	b480      	push	{r7}
 8001766:	af00      	add	r7, sp, #0
	if (timer2counter > 0) {
 8001768:	4b09      	ldr	r3, [pc, #36]	; (8001790 <timer2Run+0x2c>)
 800176a:	681b      	ldr	r3, [r3, #0]
 800176c:	2b00      	cmp	r3, #0
 800176e:	dd0b      	ble.n	8001788 <timer2Run+0x24>
		timer2counter--;
 8001770:	4b07      	ldr	r3, [pc, #28]	; (8001790 <timer2Run+0x2c>)
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	3b01      	subs	r3, #1
 8001776:	4a06      	ldr	r2, [pc, #24]	; (8001790 <timer2Run+0x2c>)
 8001778:	6013      	str	r3, [r2, #0]
		if (timer2counter <= 0) {
 800177a:	4b05      	ldr	r3, [pc, #20]	; (8001790 <timer2Run+0x2c>)
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	2b00      	cmp	r3, #0
 8001780:	dc02      	bgt.n	8001788 <timer2Run+0x24>
			timer2flag = 1;
 8001782:	4b04      	ldr	r3, [pc, #16]	; (8001794 <timer2Run+0x30>)
 8001784:	2201      	movs	r2, #1
 8001786:	601a      	str	r2, [r3, #0]
		}
	}
}
 8001788:	bf00      	nop
 800178a:	46bd      	mov	sp, r7
 800178c:	bc80      	pop	{r7}
 800178e:	4770      	bx	lr
 8001790:	20000098 	.word	0x20000098
 8001794:	200000a8 	.word	0x200000a8

08001798 <timer3Run>:
void timer3Run() {
 8001798:	b480      	push	{r7}
 800179a:	af00      	add	r7, sp, #0
	if (timer3counter > 0) {
 800179c:	4b09      	ldr	r3, [pc, #36]	; (80017c4 <timer3Run+0x2c>)
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	dd0b      	ble.n	80017bc <timer3Run+0x24>
		timer3counter--;
 80017a4:	4b07      	ldr	r3, [pc, #28]	; (80017c4 <timer3Run+0x2c>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	3b01      	subs	r3, #1
 80017aa:	4a06      	ldr	r2, [pc, #24]	; (80017c4 <timer3Run+0x2c>)
 80017ac:	6013      	str	r3, [r2, #0]
		if (timer3counter <= 0) {
 80017ae:	4b05      	ldr	r3, [pc, #20]	; (80017c4 <timer3Run+0x2c>)
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	dc02      	bgt.n	80017bc <timer3Run+0x24>
			timer3flag = 1;
 80017b6:	4b04      	ldr	r3, [pc, #16]	; (80017c8 <timer3Run+0x30>)
 80017b8:	2201      	movs	r2, #1
 80017ba:	601a      	str	r2, [r3, #0]
		}
	}
}
 80017bc:	bf00      	nop
 80017be:	46bd      	mov	sp, r7
 80017c0:	bc80      	pop	{r7}
 80017c2:	4770      	bx	lr
 80017c4:	2000009c 	.word	0x2000009c
 80017c8:	200000ac 	.word	0x200000ac

080017cc <timer4Run>:
void timer4Run() {
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
	if (timer4counter > 0) {
 80017d0:	4b09      	ldr	r3, [pc, #36]	; (80017f8 <timer4Run+0x2c>)
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	dd0b      	ble.n	80017f0 <timer4Run+0x24>
		timer4counter--;
 80017d8:	4b07      	ldr	r3, [pc, #28]	; (80017f8 <timer4Run+0x2c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	3b01      	subs	r3, #1
 80017de:	4a06      	ldr	r2, [pc, #24]	; (80017f8 <timer4Run+0x2c>)
 80017e0:	6013      	str	r3, [r2, #0]
		if (timer4counter <= 0) {
 80017e2:	4b05      	ldr	r3, [pc, #20]	; (80017f8 <timer4Run+0x2c>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	dc02      	bgt.n	80017f0 <timer4Run+0x24>
			timer4flag = 1;
 80017ea:	4b04      	ldr	r3, [pc, #16]	; (80017fc <timer4Run+0x30>)
 80017ec:	2201      	movs	r2, #1
 80017ee:	601a      	str	r2, [r3, #0]
		}
	}
}
 80017f0:	bf00      	nop
 80017f2:	46bd      	mov	sp, r7
 80017f4:	bc80      	pop	{r7}
 80017f6:	4770      	bx	lr
 80017f8:	200000a0 	.word	0x200000a0
 80017fc:	200000b0 	.word	0x200000b0

08001800 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001800:	480c      	ldr	r0, [pc, #48]	; (8001834 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001802:	490d      	ldr	r1, [pc, #52]	; (8001838 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001804:	4a0d      	ldr	r2, [pc, #52]	; (800183c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001808:	e002      	b.n	8001810 <LoopCopyDataInit>

0800180a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800180a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800180c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800180e:	3304      	adds	r3, #4

08001810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001814:	d3f9      	bcc.n	800180a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001816:	4a0a      	ldr	r2, [pc, #40]	; (8001840 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001818:	4c0a      	ldr	r4, [pc, #40]	; (8001844 <LoopFillZerobss+0x22>)
  movs r3, #0
 800181a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800181c:	e001      	b.n	8001822 <LoopFillZerobss>

0800181e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800181e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001820:	3204      	adds	r2, #4

08001822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001824:	d3fb      	bcc.n	800181e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8001826:	f7ff ff0d 	bl	8001644 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800182a:	f001 fb0d 	bl	8002e48 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800182e:	f7ff fd4d 	bl	80012cc <main>
  bx lr
 8001832:	4770      	bx	lr
  ldr r0, =_sdata
 8001834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001838:	2000004c 	.word	0x2000004c
  ldr r2, =_sidata
 800183c:	08002ee0 	.word	0x08002ee0
  ldr r2, =_sbss
 8001840:	2000004c 	.word	0x2000004c
  ldr r4, =_ebss
 8001844:	20000100 	.word	0x20000100

08001848 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001848:	e7fe      	b.n	8001848 <ADC1_2_IRQHandler>
	...

0800184c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001850:	4b08      	ldr	r3, [pc, #32]	; (8001874 <HAL_Init+0x28>)
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a07      	ldr	r2, [pc, #28]	; (8001874 <HAL_Init+0x28>)
 8001856:	f043 0310 	orr.w	r3, r3, #16
 800185a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800185c:	2003      	movs	r0, #3
 800185e:	f000 f923 	bl	8001aa8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001862:	200f      	movs	r0, #15
 8001864:	f000 f808 	bl	8001878 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001868:	f7ff fe64 	bl	8001534 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800186c:	2300      	movs	r3, #0
}
 800186e:	4618      	mov	r0, r3
 8001870:	bd80      	pop	{r7, pc}
 8001872:	bf00      	nop
 8001874:	40022000 	.word	0x40022000

08001878 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001878:	b580      	push	{r7, lr}
 800187a:	b082      	sub	sp, #8
 800187c:	af00      	add	r7, sp, #0
 800187e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001880:	4b12      	ldr	r3, [pc, #72]	; (80018cc <HAL_InitTick+0x54>)
 8001882:	681a      	ldr	r2, [r3, #0]
 8001884:	4b12      	ldr	r3, [pc, #72]	; (80018d0 <HAL_InitTick+0x58>)
 8001886:	781b      	ldrb	r3, [r3, #0]
 8001888:	4619      	mov	r1, r3
 800188a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800188e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001892:	fbb2 f3f3 	udiv	r3, r2, r3
 8001896:	4618      	mov	r0, r3
 8001898:	f000 f93b 	bl	8001b12 <HAL_SYSTICK_Config>
 800189c:	4603      	mov	r3, r0
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d001      	beq.n	80018a6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018a2:	2301      	movs	r3, #1
 80018a4:	e00e      	b.n	80018c4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018a6:	687b      	ldr	r3, [r7, #4]
 80018a8:	2b0f      	cmp	r3, #15
 80018aa:	d80a      	bhi.n	80018c2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018ac:	2200      	movs	r2, #0
 80018ae:	6879      	ldr	r1, [r7, #4]
 80018b0:	f04f 30ff 	mov.w	r0, #4294967295
 80018b4:	f000 f903 	bl	8001abe <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018b8:	4a06      	ldr	r2, [pc, #24]	; (80018d4 <HAL_InitTick+0x5c>)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018be:	2300      	movs	r3, #0
 80018c0:	e000      	b.n	80018c4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018c2:	2301      	movs	r3, #1
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3708      	adds	r7, #8
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	20000040 	.word	0x20000040
 80018d0:	20000048 	.word	0x20000048
 80018d4:	20000044 	.word	0x20000044

080018d8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80018d8:	b480      	push	{r7}
 80018da:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80018dc:	4b05      	ldr	r3, [pc, #20]	; (80018f4 <HAL_IncTick+0x1c>)
 80018de:	781b      	ldrb	r3, [r3, #0]
 80018e0:	461a      	mov	r2, r3
 80018e2:	4b05      	ldr	r3, [pc, #20]	; (80018f8 <HAL_IncTick+0x20>)
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	4413      	add	r3, r2
 80018e8:	4a03      	ldr	r2, [pc, #12]	; (80018f8 <HAL_IncTick+0x20>)
 80018ea:	6013      	str	r3, [r2, #0]
}
 80018ec:	bf00      	nop
 80018ee:	46bd      	mov	sp, r7
 80018f0:	bc80      	pop	{r7}
 80018f2:	4770      	bx	lr
 80018f4:	20000048 	.word	0x20000048
 80018f8:	200000fc 	.word	0x200000fc

080018fc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80018fc:	b480      	push	{r7}
 80018fe:	af00      	add	r7, sp, #0
  return uwTick;
 8001900:	4b02      	ldr	r3, [pc, #8]	; (800190c <HAL_GetTick+0x10>)
 8001902:	681b      	ldr	r3, [r3, #0]
}
 8001904:	4618      	mov	r0, r3
 8001906:	46bd      	mov	sp, r7
 8001908:	bc80      	pop	{r7}
 800190a:	4770      	bx	lr
 800190c:	200000fc 	.word	0x200000fc

08001910 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001910:	b480      	push	{r7}
 8001912:	b085      	sub	sp, #20
 8001914:	af00      	add	r7, sp, #0
 8001916:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	f003 0307 	and.w	r3, r3, #7
 800191e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001920:	4b0c      	ldr	r3, [pc, #48]	; (8001954 <__NVIC_SetPriorityGrouping+0x44>)
 8001922:	68db      	ldr	r3, [r3, #12]
 8001924:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001926:	68ba      	ldr	r2, [r7, #8]
 8001928:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800192c:	4013      	ands	r3, r2
 800192e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001930:	68fb      	ldr	r3, [r7, #12]
 8001932:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001934:	68bb      	ldr	r3, [r7, #8]
 8001936:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001938:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800193c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001940:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001942:	4a04      	ldr	r2, [pc, #16]	; (8001954 <__NVIC_SetPriorityGrouping+0x44>)
 8001944:	68bb      	ldr	r3, [r7, #8]
 8001946:	60d3      	str	r3, [r2, #12]
}
 8001948:	bf00      	nop
 800194a:	3714      	adds	r7, #20
 800194c:	46bd      	mov	sp, r7
 800194e:	bc80      	pop	{r7}
 8001950:	4770      	bx	lr
 8001952:	bf00      	nop
 8001954:	e000ed00 	.word	0xe000ed00

08001958 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001958:	b480      	push	{r7}
 800195a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800195c:	4b04      	ldr	r3, [pc, #16]	; (8001970 <__NVIC_GetPriorityGrouping+0x18>)
 800195e:	68db      	ldr	r3, [r3, #12]
 8001960:	0a1b      	lsrs	r3, r3, #8
 8001962:	f003 0307 	and.w	r3, r3, #7
}
 8001966:	4618      	mov	r0, r3
 8001968:	46bd      	mov	sp, r7
 800196a:	bc80      	pop	{r7}
 800196c:	4770      	bx	lr
 800196e:	bf00      	nop
 8001970:	e000ed00 	.word	0xe000ed00

08001974 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001974:	b480      	push	{r7}
 8001976:	b083      	sub	sp, #12
 8001978:	af00      	add	r7, sp, #0
 800197a:	4603      	mov	r3, r0
 800197c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800197e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001982:	2b00      	cmp	r3, #0
 8001984:	db0b      	blt.n	800199e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001986:	79fb      	ldrb	r3, [r7, #7]
 8001988:	f003 021f 	and.w	r2, r3, #31
 800198c:	4906      	ldr	r1, [pc, #24]	; (80019a8 <__NVIC_EnableIRQ+0x34>)
 800198e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001992:	095b      	lsrs	r3, r3, #5
 8001994:	2001      	movs	r0, #1
 8001996:	fa00 f202 	lsl.w	r2, r0, r2
 800199a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800199e:	bf00      	nop
 80019a0:	370c      	adds	r7, #12
 80019a2:	46bd      	mov	sp, r7
 80019a4:	bc80      	pop	{r7}
 80019a6:	4770      	bx	lr
 80019a8:	e000e100 	.word	0xe000e100

080019ac <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019ac:	b480      	push	{r7}
 80019ae:	b083      	sub	sp, #12
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	4603      	mov	r3, r0
 80019b4:	6039      	str	r1, [r7, #0]
 80019b6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80019b8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019bc:	2b00      	cmp	r3, #0
 80019be:	db0a      	blt.n	80019d6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	b2da      	uxtb	r2, r3
 80019c4:	490c      	ldr	r1, [pc, #48]	; (80019f8 <__NVIC_SetPriority+0x4c>)
 80019c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019ca:	0112      	lsls	r2, r2, #4
 80019cc:	b2d2      	uxtb	r2, r2
 80019ce:	440b      	add	r3, r1
 80019d0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80019d4:	e00a      	b.n	80019ec <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80019d6:	683b      	ldr	r3, [r7, #0]
 80019d8:	b2da      	uxtb	r2, r3
 80019da:	4908      	ldr	r1, [pc, #32]	; (80019fc <__NVIC_SetPriority+0x50>)
 80019dc:	79fb      	ldrb	r3, [r7, #7]
 80019de:	f003 030f 	and.w	r3, r3, #15
 80019e2:	3b04      	subs	r3, #4
 80019e4:	0112      	lsls	r2, r2, #4
 80019e6:	b2d2      	uxtb	r2, r2
 80019e8:	440b      	add	r3, r1
 80019ea:	761a      	strb	r2, [r3, #24]
}
 80019ec:	bf00      	nop
 80019ee:	370c      	adds	r7, #12
 80019f0:	46bd      	mov	sp, r7
 80019f2:	bc80      	pop	{r7}
 80019f4:	4770      	bx	lr
 80019f6:	bf00      	nop
 80019f8:	e000e100 	.word	0xe000e100
 80019fc:	e000ed00 	.word	0xe000ed00

08001a00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a00:	b480      	push	{r7}
 8001a02:	b089      	sub	sp, #36	; 0x24
 8001a04:	af00      	add	r7, sp, #0
 8001a06:	60f8      	str	r0, [r7, #12]
 8001a08:	60b9      	str	r1, [r7, #8]
 8001a0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a0c:	68fb      	ldr	r3, [r7, #12]
 8001a0e:	f003 0307 	and.w	r3, r3, #7
 8001a12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a14:	69fb      	ldr	r3, [r7, #28]
 8001a16:	f1c3 0307 	rsb	r3, r3, #7
 8001a1a:	2b04      	cmp	r3, #4
 8001a1c:	bf28      	it	cs
 8001a1e:	2304      	movcs	r3, #4
 8001a20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a22:	69fb      	ldr	r3, [r7, #28]
 8001a24:	3304      	adds	r3, #4
 8001a26:	2b06      	cmp	r3, #6
 8001a28:	d902      	bls.n	8001a30 <NVIC_EncodePriority+0x30>
 8001a2a:	69fb      	ldr	r3, [r7, #28]
 8001a2c:	3b03      	subs	r3, #3
 8001a2e:	e000      	b.n	8001a32 <NVIC_EncodePriority+0x32>
 8001a30:	2300      	movs	r3, #0
 8001a32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a34:	f04f 32ff 	mov.w	r2, #4294967295
 8001a38:	69bb      	ldr	r3, [r7, #24]
 8001a3a:	fa02 f303 	lsl.w	r3, r2, r3
 8001a3e:	43da      	mvns	r2, r3
 8001a40:	68bb      	ldr	r3, [r7, #8]
 8001a42:	401a      	ands	r2, r3
 8001a44:	697b      	ldr	r3, [r7, #20]
 8001a46:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a48:	f04f 31ff 	mov.w	r1, #4294967295
 8001a4c:	697b      	ldr	r3, [r7, #20]
 8001a4e:	fa01 f303 	lsl.w	r3, r1, r3
 8001a52:	43d9      	mvns	r1, r3
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a58:	4313      	orrs	r3, r2
         );
}
 8001a5a:	4618      	mov	r0, r3
 8001a5c:	3724      	adds	r7, #36	; 0x24
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr

08001a64 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001a64:	b580      	push	{r7, lr}
 8001a66:	b082      	sub	sp, #8
 8001a68:	af00      	add	r7, sp, #0
 8001a6a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	3b01      	subs	r3, #1
 8001a70:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001a74:	d301      	bcc.n	8001a7a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001a76:	2301      	movs	r3, #1
 8001a78:	e00f      	b.n	8001a9a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001a7a:	4a0a      	ldr	r2, [pc, #40]	; (8001aa4 <SysTick_Config+0x40>)
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	3b01      	subs	r3, #1
 8001a80:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001a82:	210f      	movs	r1, #15
 8001a84:	f04f 30ff 	mov.w	r0, #4294967295
 8001a88:	f7ff ff90 	bl	80019ac <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001a8c:	4b05      	ldr	r3, [pc, #20]	; (8001aa4 <SysTick_Config+0x40>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001a92:	4b04      	ldr	r3, [pc, #16]	; (8001aa4 <SysTick_Config+0x40>)
 8001a94:	2207      	movs	r2, #7
 8001a96:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001a98:	2300      	movs	r3, #0
}
 8001a9a:	4618      	mov	r0, r3
 8001a9c:	3708      	adds	r7, #8
 8001a9e:	46bd      	mov	sp, r7
 8001aa0:	bd80      	pop	{r7, pc}
 8001aa2:	bf00      	nop
 8001aa4:	e000e010 	.word	0xe000e010

08001aa8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ab0:	6878      	ldr	r0, [r7, #4]
 8001ab2:	f7ff ff2d 	bl	8001910 <__NVIC_SetPriorityGrouping>
}
 8001ab6:	bf00      	nop
 8001ab8:	3708      	adds	r7, #8
 8001aba:	46bd      	mov	sp, r7
 8001abc:	bd80      	pop	{r7, pc}

08001abe <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001abe:	b580      	push	{r7, lr}
 8001ac0:	b086      	sub	sp, #24
 8001ac2:	af00      	add	r7, sp, #0
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	60b9      	str	r1, [r7, #8]
 8001ac8:	607a      	str	r2, [r7, #4]
 8001aca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001acc:	2300      	movs	r3, #0
 8001ace:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001ad0:	f7ff ff42 	bl	8001958 <__NVIC_GetPriorityGrouping>
 8001ad4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ad6:	687a      	ldr	r2, [r7, #4]
 8001ad8:	68b9      	ldr	r1, [r7, #8]
 8001ada:	6978      	ldr	r0, [r7, #20]
 8001adc:	f7ff ff90 	bl	8001a00 <NVIC_EncodePriority>
 8001ae0:	4602      	mov	r2, r0
 8001ae2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001ae6:	4611      	mov	r1, r2
 8001ae8:	4618      	mov	r0, r3
 8001aea:	f7ff ff5f 	bl	80019ac <__NVIC_SetPriority>
}
 8001aee:	bf00      	nop
 8001af0:	3718      	adds	r7, #24
 8001af2:	46bd      	mov	sp, r7
 8001af4:	bd80      	pop	{r7, pc}

08001af6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001af6:	b580      	push	{r7, lr}
 8001af8:	b082      	sub	sp, #8
 8001afa:	af00      	add	r7, sp, #0
 8001afc:	4603      	mov	r3, r0
 8001afe:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001b00:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b04:	4618      	mov	r0, r3
 8001b06:	f7ff ff35 	bl	8001974 <__NVIC_EnableIRQ>
}
 8001b0a:	bf00      	nop
 8001b0c:	3708      	adds	r7, #8
 8001b0e:	46bd      	mov	sp, r7
 8001b10:	bd80      	pop	{r7, pc}

08001b12 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b12:	b580      	push	{r7, lr}
 8001b14:	b082      	sub	sp, #8
 8001b16:	af00      	add	r7, sp, #0
 8001b18:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b1a:	6878      	ldr	r0, [r7, #4]
 8001b1c:	f7ff ffa2 	bl	8001a64 <SysTick_Config>
 8001b20:	4603      	mov	r3, r0
}
 8001b22:	4618      	mov	r0, r3
 8001b24:	3708      	adds	r7, #8
 8001b26:	46bd      	mov	sp, r7
 8001b28:	bd80      	pop	{r7, pc}
	...

08001b2c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b08b      	sub	sp, #44	; 0x2c
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
 8001b34:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b36:	2300      	movs	r3, #0
 8001b38:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b3a:	2300      	movs	r3, #0
 8001b3c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b3e:	e148      	b.n	8001dd2 <HAL_GPIO_Init+0x2a6>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b40:	2201      	movs	r2, #1
 8001b42:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b44:	fa02 f303 	lsl.w	r3, r2, r3
 8001b48:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b4a:	683b      	ldr	r3, [r7, #0]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	69fa      	ldr	r2, [r7, #28]
 8001b50:	4013      	ands	r3, r2
 8001b52:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b54:	69ba      	ldr	r2, [r7, #24]
 8001b56:	69fb      	ldr	r3, [r7, #28]
 8001b58:	429a      	cmp	r2, r3
 8001b5a:	f040 8137 	bne.w	8001dcc <HAL_GPIO_Init+0x2a0>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b5e:	683b      	ldr	r3, [r7, #0]
 8001b60:	685b      	ldr	r3, [r3, #4]
 8001b62:	4aa3      	ldr	r2, [pc, #652]	; (8001df0 <HAL_GPIO_Init+0x2c4>)
 8001b64:	4293      	cmp	r3, r2
 8001b66:	d05e      	beq.n	8001c26 <HAL_GPIO_Init+0xfa>
 8001b68:	4aa1      	ldr	r2, [pc, #644]	; (8001df0 <HAL_GPIO_Init+0x2c4>)
 8001b6a:	4293      	cmp	r3, r2
 8001b6c:	d875      	bhi.n	8001c5a <HAL_GPIO_Init+0x12e>
 8001b6e:	4aa1      	ldr	r2, [pc, #644]	; (8001df4 <HAL_GPIO_Init+0x2c8>)
 8001b70:	4293      	cmp	r3, r2
 8001b72:	d058      	beq.n	8001c26 <HAL_GPIO_Init+0xfa>
 8001b74:	4a9f      	ldr	r2, [pc, #636]	; (8001df4 <HAL_GPIO_Init+0x2c8>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d86f      	bhi.n	8001c5a <HAL_GPIO_Init+0x12e>
 8001b7a:	4a9f      	ldr	r2, [pc, #636]	; (8001df8 <HAL_GPIO_Init+0x2cc>)
 8001b7c:	4293      	cmp	r3, r2
 8001b7e:	d052      	beq.n	8001c26 <HAL_GPIO_Init+0xfa>
 8001b80:	4a9d      	ldr	r2, [pc, #628]	; (8001df8 <HAL_GPIO_Init+0x2cc>)
 8001b82:	4293      	cmp	r3, r2
 8001b84:	d869      	bhi.n	8001c5a <HAL_GPIO_Init+0x12e>
 8001b86:	4a9d      	ldr	r2, [pc, #628]	; (8001dfc <HAL_GPIO_Init+0x2d0>)
 8001b88:	4293      	cmp	r3, r2
 8001b8a:	d04c      	beq.n	8001c26 <HAL_GPIO_Init+0xfa>
 8001b8c:	4a9b      	ldr	r2, [pc, #620]	; (8001dfc <HAL_GPIO_Init+0x2d0>)
 8001b8e:	4293      	cmp	r3, r2
 8001b90:	d863      	bhi.n	8001c5a <HAL_GPIO_Init+0x12e>
 8001b92:	4a9b      	ldr	r2, [pc, #620]	; (8001e00 <HAL_GPIO_Init+0x2d4>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d046      	beq.n	8001c26 <HAL_GPIO_Init+0xfa>
 8001b98:	4a99      	ldr	r2, [pc, #612]	; (8001e00 <HAL_GPIO_Init+0x2d4>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d85d      	bhi.n	8001c5a <HAL_GPIO_Init+0x12e>
 8001b9e:	2b12      	cmp	r3, #18
 8001ba0:	d82a      	bhi.n	8001bf8 <HAL_GPIO_Init+0xcc>
 8001ba2:	2b12      	cmp	r3, #18
 8001ba4:	d859      	bhi.n	8001c5a <HAL_GPIO_Init+0x12e>
 8001ba6:	a201      	add	r2, pc, #4	; (adr r2, 8001bac <HAL_GPIO_Init+0x80>)
 8001ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bac:	08001c27 	.word	0x08001c27
 8001bb0:	08001c01 	.word	0x08001c01
 8001bb4:	08001c13 	.word	0x08001c13
 8001bb8:	08001c55 	.word	0x08001c55
 8001bbc:	08001c5b 	.word	0x08001c5b
 8001bc0:	08001c5b 	.word	0x08001c5b
 8001bc4:	08001c5b 	.word	0x08001c5b
 8001bc8:	08001c5b 	.word	0x08001c5b
 8001bcc:	08001c5b 	.word	0x08001c5b
 8001bd0:	08001c5b 	.word	0x08001c5b
 8001bd4:	08001c5b 	.word	0x08001c5b
 8001bd8:	08001c5b 	.word	0x08001c5b
 8001bdc:	08001c5b 	.word	0x08001c5b
 8001be0:	08001c5b 	.word	0x08001c5b
 8001be4:	08001c5b 	.word	0x08001c5b
 8001be8:	08001c5b 	.word	0x08001c5b
 8001bec:	08001c5b 	.word	0x08001c5b
 8001bf0:	08001c09 	.word	0x08001c09
 8001bf4:	08001c1d 	.word	0x08001c1d
 8001bf8:	4a82      	ldr	r2, [pc, #520]	; (8001e04 <HAL_GPIO_Init+0x2d8>)
 8001bfa:	4293      	cmp	r3, r2
 8001bfc:	d013      	beq.n	8001c26 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001bfe:	e02c      	b.n	8001c5a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c00:	683b      	ldr	r3, [r7, #0]
 8001c02:	68db      	ldr	r3, [r3, #12]
 8001c04:	623b      	str	r3, [r7, #32]
          break;
 8001c06:	e029      	b.n	8001c5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c08:	683b      	ldr	r3, [r7, #0]
 8001c0a:	68db      	ldr	r3, [r3, #12]
 8001c0c:	3304      	adds	r3, #4
 8001c0e:	623b      	str	r3, [r7, #32]
          break;
 8001c10:	e024      	b.n	8001c5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c12:	683b      	ldr	r3, [r7, #0]
 8001c14:	68db      	ldr	r3, [r3, #12]
 8001c16:	3308      	adds	r3, #8
 8001c18:	623b      	str	r3, [r7, #32]
          break;
 8001c1a:	e01f      	b.n	8001c5c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c1c:	683b      	ldr	r3, [r7, #0]
 8001c1e:	68db      	ldr	r3, [r3, #12]
 8001c20:	330c      	adds	r3, #12
 8001c22:	623b      	str	r3, [r7, #32]
          break;
 8001c24:	e01a      	b.n	8001c5c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	689b      	ldr	r3, [r3, #8]
 8001c2a:	2b00      	cmp	r3, #0
 8001c2c:	d102      	bne.n	8001c34 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c2e:	2304      	movs	r3, #4
 8001c30:	623b      	str	r3, [r7, #32]
          break;
 8001c32:	e013      	b.n	8001c5c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	689b      	ldr	r3, [r3, #8]
 8001c38:	2b01      	cmp	r3, #1
 8001c3a:	d105      	bne.n	8001c48 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c3c:	2308      	movs	r3, #8
 8001c3e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	69fa      	ldr	r2, [r7, #28]
 8001c44:	611a      	str	r2, [r3, #16]
          break;
 8001c46:	e009      	b.n	8001c5c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c48:	2308      	movs	r3, #8
 8001c4a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	69fa      	ldr	r2, [r7, #28]
 8001c50:	615a      	str	r2, [r3, #20]
          break;
 8001c52:	e003      	b.n	8001c5c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c54:	2300      	movs	r3, #0
 8001c56:	623b      	str	r3, [r7, #32]
          break;
 8001c58:	e000      	b.n	8001c5c <HAL_GPIO_Init+0x130>
          break;
 8001c5a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c5c:	69bb      	ldr	r3, [r7, #24]
 8001c5e:	2bff      	cmp	r3, #255	; 0xff
 8001c60:	d801      	bhi.n	8001c66 <HAL_GPIO_Init+0x13a>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	e001      	b.n	8001c6a <HAL_GPIO_Init+0x13e>
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	3304      	adds	r3, #4
 8001c6a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c6c:	69bb      	ldr	r3, [r7, #24]
 8001c6e:	2bff      	cmp	r3, #255	; 0xff
 8001c70:	d802      	bhi.n	8001c78 <HAL_GPIO_Init+0x14c>
 8001c72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c74:	009b      	lsls	r3, r3, #2
 8001c76:	e002      	b.n	8001c7e <HAL_GPIO_Init+0x152>
 8001c78:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001c7a:	3b08      	subs	r3, #8
 8001c7c:	009b      	lsls	r3, r3, #2
 8001c7e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001c80:	697b      	ldr	r3, [r7, #20]
 8001c82:	681a      	ldr	r2, [r3, #0]
 8001c84:	210f      	movs	r1, #15
 8001c86:	693b      	ldr	r3, [r7, #16]
 8001c88:	fa01 f303 	lsl.w	r3, r1, r3
 8001c8c:	43db      	mvns	r3, r3
 8001c8e:	401a      	ands	r2, r3
 8001c90:	6a39      	ldr	r1, [r7, #32]
 8001c92:	693b      	ldr	r3, [r7, #16]
 8001c94:	fa01 f303 	lsl.w	r3, r1, r3
 8001c98:	431a      	orrs	r2, r3
 8001c9a:	697b      	ldr	r3, [r7, #20]
 8001c9c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	685b      	ldr	r3, [r3, #4]
 8001ca2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	f000 8090 	beq.w	8001dcc <HAL_GPIO_Init+0x2a0>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cac:	4b56      	ldr	r3, [pc, #344]	; (8001e08 <HAL_GPIO_Init+0x2dc>)
 8001cae:	699b      	ldr	r3, [r3, #24]
 8001cb0:	4a55      	ldr	r2, [pc, #340]	; (8001e08 <HAL_GPIO_Init+0x2dc>)
 8001cb2:	f043 0301 	orr.w	r3, r3, #1
 8001cb6:	6193      	str	r3, [r2, #24]
 8001cb8:	4b53      	ldr	r3, [pc, #332]	; (8001e08 <HAL_GPIO_Init+0x2dc>)
 8001cba:	699b      	ldr	r3, [r3, #24]
 8001cbc:	f003 0301 	and.w	r3, r3, #1
 8001cc0:	60bb      	str	r3, [r7, #8]
 8001cc2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cc4:	4a51      	ldr	r2, [pc, #324]	; (8001e0c <HAL_GPIO_Init+0x2e0>)
 8001cc6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc8:	089b      	lsrs	r3, r3, #2
 8001cca:	3302      	adds	r3, #2
 8001ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001cd0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001cd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cd4:	f003 0303 	and.w	r3, r3, #3
 8001cd8:	009b      	lsls	r3, r3, #2
 8001cda:	220f      	movs	r2, #15
 8001cdc:	fa02 f303 	lsl.w	r3, r2, r3
 8001ce0:	43db      	mvns	r3, r3
 8001ce2:	68fa      	ldr	r2, [r7, #12]
 8001ce4:	4013      	ands	r3, r2
 8001ce6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001ce8:	687b      	ldr	r3, [r7, #4]
 8001cea:	4a49      	ldr	r2, [pc, #292]	; (8001e10 <HAL_GPIO_Init+0x2e4>)
 8001cec:	4293      	cmp	r3, r2
 8001cee:	d00d      	beq.n	8001d0c <HAL_GPIO_Init+0x1e0>
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	4a48      	ldr	r2, [pc, #288]	; (8001e14 <HAL_GPIO_Init+0x2e8>)
 8001cf4:	4293      	cmp	r3, r2
 8001cf6:	d007      	beq.n	8001d08 <HAL_GPIO_Init+0x1dc>
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	4a47      	ldr	r2, [pc, #284]	; (8001e18 <HAL_GPIO_Init+0x2ec>)
 8001cfc:	4293      	cmp	r3, r2
 8001cfe:	d101      	bne.n	8001d04 <HAL_GPIO_Init+0x1d8>
 8001d00:	2302      	movs	r3, #2
 8001d02:	e004      	b.n	8001d0e <HAL_GPIO_Init+0x1e2>
 8001d04:	2303      	movs	r3, #3
 8001d06:	e002      	b.n	8001d0e <HAL_GPIO_Init+0x1e2>
 8001d08:	2301      	movs	r3, #1
 8001d0a:	e000      	b.n	8001d0e <HAL_GPIO_Init+0x1e2>
 8001d0c:	2300      	movs	r3, #0
 8001d0e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001d10:	f002 0203 	and.w	r2, r2, #3
 8001d14:	0092      	lsls	r2, r2, #2
 8001d16:	4093      	lsls	r3, r2
 8001d18:	68fa      	ldr	r2, [r7, #12]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d1e:	493b      	ldr	r1, [pc, #236]	; (8001e0c <HAL_GPIO_Init+0x2e0>)
 8001d20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d22:	089b      	lsrs	r3, r3, #2
 8001d24:	3302      	adds	r3, #2
 8001d26:	68fa      	ldr	r2, [r7, #12]
 8001d28:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d006      	beq.n	8001d46 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001d38:	4b38      	ldr	r3, [pc, #224]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001d3a:	681a      	ldr	r2, [r3, #0]
 8001d3c:	4937      	ldr	r1, [pc, #220]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001d3e:	69bb      	ldr	r3, [r7, #24]
 8001d40:	4313      	orrs	r3, r2
 8001d42:	600b      	str	r3, [r1, #0]
 8001d44:	e006      	b.n	8001d54 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001d46:	4b35      	ldr	r3, [pc, #212]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001d48:	681a      	ldr	r2, [r3, #0]
 8001d4a:	69bb      	ldr	r3, [r7, #24]
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	4933      	ldr	r1, [pc, #204]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001d50:	4013      	ands	r3, r2
 8001d52:	600b      	str	r3, [r1, #0]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	685b      	ldr	r3, [r3, #4]
 8001d58:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d5c:	2b00      	cmp	r3, #0
 8001d5e:	d006      	beq.n	8001d6e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001d60:	4b2e      	ldr	r3, [pc, #184]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001d62:	685a      	ldr	r2, [r3, #4]
 8001d64:	492d      	ldr	r1, [pc, #180]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001d66:	69bb      	ldr	r3, [r7, #24]
 8001d68:	4313      	orrs	r3, r2
 8001d6a:	604b      	str	r3, [r1, #4]
 8001d6c:	e006      	b.n	8001d7c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001d6e:	4b2b      	ldr	r3, [pc, #172]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001d70:	685a      	ldr	r2, [r3, #4]
 8001d72:	69bb      	ldr	r3, [r7, #24]
 8001d74:	43db      	mvns	r3, r3
 8001d76:	4929      	ldr	r1, [pc, #164]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001d78:	4013      	ands	r3, r2
 8001d7a:	604b      	str	r3, [r1, #4]
        }

        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d7c:	683b      	ldr	r3, [r7, #0]
 8001d7e:	685b      	ldr	r3, [r3, #4]
 8001d80:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001d84:	2b00      	cmp	r3, #0
 8001d86:	d006      	beq.n	8001d96 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d88:	4b24      	ldr	r3, [pc, #144]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001d8a:	689a      	ldr	r2, [r3, #8]
 8001d8c:	4923      	ldr	r1, [pc, #140]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001d8e:	69bb      	ldr	r3, [r7, #24]
 8001d90:	4313      	orrs	r3, r2
 8001d92:	608b      	str	r3, [r1, #8]
 8001d94:	e006      	b.n	8001da4 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d96:	4b21      	ldr	r3, [pc, #132]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001d98:	689a      	ldr	r2, [r3, #8]
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	43db      	mvns	r3, r3
 8001d9e:	491f      	ldr	r1, [pc, #124]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001da0:	4013      	ands	r3, r2
 8001da2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001da4:	683b      	ldr	r3, [r7, #0]
 8001da6:	685b      	ldr	r3, [r3, #4]
 8001da8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d006      	beq.n	8001dbe <HAL_GPIO_Init+0x292>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001db0:	4b1a      	ldr	r3, [pc, #104]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001db2:	68da      	ldr	r2, [r3, #12]
 8001db4:	4919      	ldr	r1, [pc, #100]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001db6:	69bb      	ldr	r3, [r7, #24]
 8001db8:	4313      	orrs	r3, r2
 8001dba:	60cb      	str	r3, [r1, #12]
 8001dbc:	e006      	b.n	8001dcc <HAL_GPIO_Init+0x2a0>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001dbe:	4b17      	ldr	r3, [pc, #92]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001dc0:	68da      	ldr	r2, [r3, #12]
 8001dc2:	69bb      	ldr	r3, [r7, #24]
 8001dc4:	43db      	mvns	r3, r3
 8001dc6:	4915      	ldr	r1, [pc, #84]	; (8001e1c <HAL_GPIO_Init+0x2f0>)
 8001dc8:	4013      	ands	r3, r2
 8001dca:	60cb      	str	r3, [r1, #12]
        }
      }
    }

	position++;
 8001dcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dce:	3301      	adds	r3, #1
 8001dd0:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	681a      	ldr	r2, [r3, #0]
 8001dd6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001dd8:	fa22 f303 	lsr.w	r3, r2, r3
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	f47f aeaf 	bne.w	8001b40 <HAL_GPIO_Init+0x14>
  }
}
 8001de2:	bf00      	nop
 8001de4:	bf00      	nop
 8001de6:	372c      	adds	r7, #44	; 0x2c
 8001de8:	46bd      	mov	sp, r7
 8001dea:	bc80      	pop	{r7}
 8001dec:	4770      	bx	lr
 8001dee:	bf00      	nop
 8001df0:	10320000 	.word	0x10320000
 8001df4:	10310000 	.word	0x10310000
 8001df8:	10220000 	.word	0x10220000
 8001dfc:	10210000 	.word	0x10210000
 8001e00:	10120000 	.word	0x10120000
 8001e04:	10110000 	.word	0x10110000
 8001e08:	40021000 	.word	0x40021000
 8001e0c:	40010000 	.word	0x40010000
 8001e10:	40010800 	.word	0x40010800
 8001e14:	40010c00 	.word	0x40010c00
 8001e18:	40011000 	.word	0x40011000
 8001e1c:	40010400 	.word	0x40010400

08001e20 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b085      	sub	sp, #20
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	6078      	str	r0, [r7, #4]
 8001e28:	460b      	mov	r3, r1
 8001e2a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	689a      	ldr	r2, [r3, #8]
 8001e30:	887b      	ldrh	r3, [r7, #2]
 8001e32:	4013      	ands	r3, r2
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d002      	beq.n	8001e3e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	73fb      	strb	r3, [r7, #15]
 8001e3c:	e001      	b.n	8001e42 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8001e42:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e44:	4618      	mov	r0, r3
 8001e46:	3714      	adds	r7, #20
 8001e48:	46bd      	mov	sp, r7
 8001e4a:	bc80      	pop	{r7}
 8001e4c:	4770      	bx	lr

08001e4e <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e4e:	b480      	push	{r7}
 8001e50:	b083      	sub	sp, #12
 8001e52:	af00      	add	r7, sp, #0
 8001e54:	6078      	str	r0, [r7, #4]
 8001e56:	460b      	mov	r3, r1
 8001e58:	807b      	strh	r3, [r7, #2]
 8001e5a:	4613      	mov	r3, r2
 8001e5c:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e5e:	787b      	ldrb	r3, [r7, #1]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d003      	beq.n	8001e6c <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e64:	887a      	ldrh	r2, [r7, #2]
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e6a:	e003      	b.n	8001e74 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e6c:	887b      	ldrh	r3, [r7, #2]
 8001e6e:	041a      	lsls	r2, r3, #16
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	611a      	str	r2, [r3, #16]
}
 8001e74:	bf00      	nop
 8001e76:	370c      	adds	r7, #12
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bc80      	pop	{r7}
 8001e7c:	4770      	bx	lr

08001e7e <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8001e7e:	b480      	push	{r7}
 8001e80:	b085      	sub	sp, #20
 8001e82:	af00      	add	r7, sp, #0
 8001e84:	6078      	str	r0, [r7, #4]
 8001e86:	460b      	mov	r3, r1
 8001e88:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Ouput Data Register value */
  odr = GPIOx->ODR;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	68db      	ldr	r3, [r3, #12]
 8001e8e:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8001e90:	887a      	ldrh	r2, [r7, #2]
 8001e92:	68fb      	ldr	r3, [r7, #12]
 8001e94:	4013      	ands	r3, r2
 8001e96:	041a      	lsls	r2, r3, #16
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	43d9      	mvns	r1, r3
 8001e9c:	887b      	ldrh	r3, [r7, #2]
 8001e9e:	400b      	ands	r3, r1
 8001ea0:	431a      	orrs	r2, r3
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	611a      	str	r2, [r3, #16]
}
 8001ea6:	bf00      	nop
 8001ea8:	3714      	adds	r7, #20
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	bc80      	pop	{r7}
 8001eae:	4770      	bx	lr

08001eb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d101      	bne.n	8001ec2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ebe:	2301      	movs	r3, #1
 8001ec0:	e26c      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ec2:	687b      	ldr	r3, [r7, #4]
 8001ec4:	681b      	ldr	r3, [r3, #0]
 8001ec6:	f003 0301 	and.w	r3, r3, #1
 8001eca:	2b00      	cmp	r3, #0
 8001ecc:	f000 8087 	beq.w	8001fde <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001ed0:	4b92      	ldr	r3, [pc, #584]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001ed2:	685b      	ldr	r3, [r3, #4]
 8001ed4:	f003 030c 	and.w	r3, r3, #12
 8001ed8:	2b04      	cmp	r3, #4
 8001eda:	d00c      	beq.n	8001ef6 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001edc:	4b8f      	ldr	r3, [pc, #572]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	f003 030c 	and.w	r3, r3, #12
 8001ee4:	2b08      	cmp	r3, #8
 8001ee6:	d112      	bne.n	8001f0e <HAL_RCC_OscConfig+0x5e>
 8001ee8:	4b8c      	ldr	r3, [pc, #560]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001eea:	685b      	ldr	r3, [r3, #4]
 8001eec:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001ef0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001ef4:	d10b      	bne.n	8001f0e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001ef6:	4b89      	ldr	r3, [pc, #548]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d06c      	beq.n	8001fdc <HAL_RCC_OscConfig+0x12c>
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	685b      	ldr	r3, [r3, #4]
 8001f06:	2b00      	cmp	r3, #0
 8001f08:	d168      	bne.n	8001fdc <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001f0a:	2301      	movs	r3, #1
 8001f0c:	e246      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001f16:	d106      	bne.n	8001f26 <HAL_RCC_OscConfig+0x76>
 8001f18:	4b80      	ldr	r3, [pc, #512]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f1a:	681b      	ldr	r3, [r3, #0]
 8001f1c:	4a7f      	ldr	r2, [pc, #508]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f1e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f22:	6013      	str	r3, [r2, #0]
 8001f24:	e02e      	b.n	8001f84 <HAL_RCC_OscConfig+0xd4>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	2b00      	cmp	r3, #0
 8001f2c:	d10c      	bne.n	8001f48 <HAL_RCC_OscConfig+0x98>
 8001f2e:	4b7b      	ldr	r3, [pc, #492]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	4a7a      	ldr	r2, [pc, #488]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f34:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f38:	6013      	str	r3, [r2, #0]
 8001f3a:	4b78      	ldr	r3, [pc, #480]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	4a77      	ldr	r2, [pc, #476]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f40:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f44:	6013      	str	r3, [r2, #0]
 8001f46:	e01d      	b.n	8001f84 <HAL_RCC_OscConfig+0xd4>
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	685b      	ldr	r3, [r3, #4]
 8001f4c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001f50:	d10c      	bne.n	8001f6c <HAL_RCC_OscConfig+0xbc>
 8001f52:	4b72      	ldr	r3, [pc, #456]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f54:	681b      	ldr	r3, [r3, #0]
 8001f56:	4a71      	ldr	r2, [pc, #452]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f58:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001f5c:	6013      	str	r3, [r2, #0]
 8001f5e:	4b6f      	ldr	r3, [pc, #444]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	4a6e      	ldr	r2, [pc, #440]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f64:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001f68:	6013      	str	r3, [r2, #0]
 8001f6a:	e00b      	b.n	8001f84 <HAL_RCC_OscConfig+0xd4>
 8001f6c:	4b6b      	ldr	r3, [pc, #428]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f6e:	681b      	ldr	r3, [r3, #0]
 8001f70:	4a6a      	ldr	r2, [pc, #424]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f72:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8001f76:	6013      	str	r3, [r2, #0]
 8001f78:	4b68      	ldr	r3, [pc, #416]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	4a67      	ldr	r2, [pc, #412]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001f7e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001f82:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	685b      	ldr	r3, [r3, #4]
 8001f88:	2b00      	cmp	r3, #0
 8001f8a:	d013      	beq.n	8001fb4 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f8c:	f7ff fcb6 	bl	80018fc <HAL_GetTick>
 8001f90:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f92:	e008      	b.n	8001fa6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f94:	f7ff fcb2 	bl	80018fc <HAL_GetTick>
 8001f98:	4602      	mov	r2, r0
 8001f9a:	693b      	ldr	r3, [r7, #16]
 8001f9c:	1ad3      	subs	r3, r2, r3
 8001f9e:	2b64      	cmp	r3, #100	; 0x64
 8001fa0:	d901      	bls.n	8001fa6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e1fa      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001fa6:	4b5d      	ldr	r3, [pc, #372]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fae:	2b00      	cmp	r3, #0
 8001fb0:	d0f0      	beq.n	8001f94 <HAL_RCC_OscConfig+0xe4>
 8001fb2:	e014      	b.n	8001fde <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001fb4:	f7ff fca2 	bl	80018fc <HAL_GetTick>
 8001fb8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fba:	e008      	b.n	8001fce <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fbc:	f7ff fc9e 	bl	80018fc <HAL_GetTick>
 8001fc0:	4602      	mov	r2, r0
 8001fc2:	693b      	ldr	r3, [r7, #16]
 8001fc4:	1ad3      	subs	r3, r2, r3
 8001fc6:	2b64      	cmp	r3, #100	; 0x64
 8001fc8:	d901      	bls.n	8001fce <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001fca:	2303      	movs	r3, #3
 8001fcc:	e1e6      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fce:	4b53      	ldr	r3, [pc, #332]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d1f0      	bne.n	8001fbc <HAL_RCC_OscConfig+0x10c>
 8001fda:	e000      	b.n	8001fde <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fdc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	681b      	ldr	r3, [r3, #0]
 8001fe2:	f003 0302 	and.w	r3, r3, #2
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d063      	beq.n	80020b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fea:	4b4c      	ldr	r3, [pc, #304]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	f003 030c 	and.w	r3, r3, #12
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d00b      	beq.n	800200e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001ff6:	4b49      	ldr	r3, [pc, #292]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8001ff8:	685b      	ldr	r3, [r3, #4]
 8001ffa:	f003 030c 	and.w	r3, r3, #12
 8001ffe:	2b08      	cmp	r3, #8
 8002000:	d11c      	bne.n	800203c <HAL_RCC_OscConfig+0x18c>
 8002002:	4b46      	ldr	r3, [pc, #280]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800200a:	2b00      	cmp	r3, #0
 800200c:	d116      	bne.n	800203c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800200e:	4b43      	ldr	r3, [pc, #268]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8002010:	681b      	ldr	r3, [r3, #0]
 8002012:	f003 0302 	and.w	r3, r3, #2
 8002016:	2b00      	cmp	r3, #0
 8002018:	d005      	beq.n	8002026 <HAL_RCC_OscConfig+0x176>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	691b      	ldr	r3, [r3, #16]
 800201e:	2b01      	cmp	r3, #1
 8002020:	d001      	beq.n	8002026 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002022:	2301      	movs	r3, #1
 8002024:	e1ba      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002026:	4b3d      	ldr	r3, [pc, #244]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	695b      	ldr	r3, [r3, #20]
 8002032:	00db      	lsls	r3, r3, #3
 8002034:	4939      	ldr	r1, [pc, #228]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8002036:	4313      	orrs	r3, r2
 8002038:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800203a:	e03a      	b.n	80020b2 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	691b      	ldr	r3, [r3, #16]
 8002040:	2b00      	cmp	r3, #0
 8002042:	d020      	beq.n	8002086 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002044:	4b36      	ldr	r3, [pc, #216]	; (8002120 <HAL_RCC_OscConfig+0x270>)
 8002046:	2201      	movs	r2, #1
 8002048:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800204a:	f7ff fc57 	bl	80018fc <HAL_GetTick>
 800204e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002050:	e008      	b.n	8002064 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002052:	f7ff fc53 	bl	80018fc <HAL_GetTick>
 8002056:	4602      	mov	r2, r0
 8002058:	693b      	ldr	r3, [r7, #16]
 800205a:	1ad3      	subs	r3, r2, r3
 800205c:	2b02      	cmp	r3, #2
 800205e:	d901      	bls.n	8002064 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002060:	2303      	movs	r3, #3
 8002062:	e19b      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002064:	4b2d      	ldr	r3, [pc, #180]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	f003 0302 	and.w	r3, r3, #2
 800206c:	2b00      	cmp	r3, #0
 800206e:	d0f0      	beq.n	8002052 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002070:	4b2a      	ldr	r3, [pc, #168]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	695b      	ldr	r3, [r3, #20]
 800207c:	00db      	lsls	r3, r3, #3
 800207e:	4927      	ldr	r1, [pc, #156]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 8002080:	4313      	orrs	r3, r2
 8002082:	600b      	str	r3, [r1, #0]
 8002084:	e015      	b.n	80020b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002086:	4b26      	ldr	r3, [pc, #152]	; (8002120 <HAL_RCC_OscConfig+0x270>)
 8002088:	2200      	movs	r2, #0
 800208a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800208c:	f7ff fc36 	bl	80018fc <HAL_GetTick>
 8002090:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002092:	e008      	b.n	80020a6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002094:	f7ff fc32 	bl	80018fc <HAL_GetTick>
 8002098:	4602      	mov	r2, r0
 800209a:	693b      	ldr	r3, [r7, #16]
 800209c:	1ad3      	subs	r3, r2, r3
 800209e:	2b02      	cmp	r3, #2
 80020a0:	d901      	bls.n	80020a6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80020a2:	2303      	movs	r3, #3
 80020a4:	e17a      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80020a6:	4b1d      	ldr	r3, [pc, #116]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f003 0302 	and.w	r3, r3, #2
 80020ae:	2b00      	cmp	r3, #0
 80020b0:	d1f0      	bne.n	8002094 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f003 0308 	and.w	r3, r3, #8
 80020ba:	2b00      	cmp	r3, #0
 80020bc:	d03a      	beq.n	8002134 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	699b      	ldr	r3, [r3, #24]
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d019      	beq.n	80020fa <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020c6:	4b17      	ldr	r3, [pc, #92]	; (8002124 <HAL_RCC_OscConfig+0x274>)
 80020c8:	2201      	movs	r2, #1
 80020ca:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020cc:	f7ff fc16 	bl	80018fc <HAL_GetTick>
 80020d0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020d2:	e008      	b.n	80020e6 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020d4:	f7ff fc12 	bl	80018fc <HAL_GetTick>
 80020d8:	4602      	mov	r2, r0
 80020da:	693b      	ldr	r3, [r7, #16]
 80020dc:	1ad3      	subs	r3, r2, r3
 80020de:	2b02      	cmp	r3, #2
 80020e0:	d901      	bls.n	80020e6 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020e2:	2303      	movs	r3, #3
 80020e4:	e15a      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020e6:	4b0d      	ldr	r3, [pc, #52]	; (800211c <HAL_RCC_OscConfig+0x26c>)
 80020e8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80020ea:	f003 0302 	and.w	r3, r3, #2
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d0f0      	beq.n	80020d4 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80020f2:	2001      	movs	r0, #1
 80020f4:	f000 faa6 	bl	8002644 <RCC_Delay>
 80020f8:	e01c      	b.n	8002134 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020fa:	4b0a      	ldr	r3, [pc, #40]	; (8002124 <HAL_RCC_OscConfig+0x274>)
 80020fc:	2200      	movs	r2, #0
 80020fe:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002100:	f7ff fbfc 	bl	80018fc <HAL_GetTick>
 8002104:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002106:	e00f      	b.n	8002128 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002108:	f7ff fbf8 	bl	80018fc <HAL_GetTick>
 800210c:	4602      	mov	r2, r0
 800210e:	693b      	ldr	r3, [r7, #16]
 8002110:	1ad3      	subs	r3, r2, r3
 8002112:	2b02      	cmp	r3, #2
 8002114:	d908      	bls.n	8002128 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8002116:	2303      	movs	r3, #3
 8002118:	e140      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
 800211a:	bf00      	nop
 800211c:	40021000 	.word	0x40021000
 8002120:	42420000 	.word	0x42420000
 8002124:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002128:	4b9e      	ldr	r3, [pc, #632]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 800212a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800212c:	f003 0302 	and.w	r3, r3, #2
 8002130:	2b00      	cmp	r3, #0
 8002132:	d1e9      	bne.n	8002108 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f003 0304 	and.w	r3, r3, #4
 800213c:	2b00      	cmp	r3, #0
 800213e:	f000 80a6 	beq.w	800228e <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002142:	2300      	movs	r3, #0
 8002144:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002146:	4b97      	ldr	r3, [pc, #604]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 8002148:	69db      	ldr	r3, [r3, #28]
 800214a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800214e:	2b00      	cmp	r3, #0
 8002150:	d10d      	bne.n	800216e <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002152:	4b94      	ldr	r3, [pc, #592]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 8002154:	69db      	ldr	r3, [r3, #28]
 8002156:	4a93      	ldr	r2, [pc, #588]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 8002158:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800215c:	61d3      	str	r3, [r2, #28]
 800215e:	4b91      	ldr	r3, [pc, #580]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 8002160:	69db      	ldr	r3, [r3, #28]
 8002162:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002166:	60bb      	str	r3, [r7, #8]
 8002168:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800216a:	2301      	movs	r3, #1
 800216c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800216e:	4b8e      	ldr	r3, [pc, #568]	; (80023a8 <HAL_RCC_OscConfig+0x4f8>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002176:	2b00      	cmp	r3, #0
 8002178:	d118      	bne.n	80021ac <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800217a:	4b8b      	ldr	r3, [pc, #556]	; (80023a8 <HAL_RCC_OscConfig+0x4f8>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	4a8a      	ldr	r2, [pc, #552]	; (80023a8 <HAL_RCC_OscConfig+0x4f8>)
 8002180:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002184:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002186:	f7ff fbb9 	bl	80018fc <HAL_GetTick>
 800218a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800218c:	e008      	b.n	80021a0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800218e:	f7ff fbb5 	bl	80018fc <HAL_GetTick>
 8002192:	4602      	mov	r2, r0
 8002194:	693b      	ldr	r3, [r7, #16]
 8002196:	1ad3      	subs	r3, r2, r3
 8002198:	2b64      	cmp	r3, #100	; 0x64
 800219a:	d901      	bls.n	80021a0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 800219c:	2303      	movs	r3, #3
 800219e:	e0fd      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80021a0:	4b81      	ldr	r3, [pc, #516]	; (80023a8 <HAL_RCC_OscConfig+0x4f8>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	d0f0      	beq.n	800218e <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	68db      	ldr	r3, [r3, #12]
 80021b0:	2b01      	cmp	r3, #1
 80021b2:	d106      	bne.n	80021c2 <HAL_RCC_OscConfig+0x312>
 80021b4:	4b7b      	ldr	r3, [pc, #492]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80021b6:	6a1b      	ldr	r3, [r3, #32]
 80021b8:	4a7a      	ldr	r2, [pc, #488]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80021ba:	f043 0301 	orr.w	r3, r3, #1
 80021be:	6213      	str	r3, [r2, #32]
 80021c0:	e02d      	b.n	800221e <HAL_RCC_OscConfig+0x36e>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	68db      	ldr	r3, [r3, #12]
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d10c      	bne.n	80021e4 <HAL_RCC_OscConfig+0x334>
 80021ca:	4b76      	ldr	r3, [pc, #472]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80021cc:	6a1b      	ldr	r3, [r3, #32]
 80021ce:	4a75      	ldr	r2, [pc, #468]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80021d0:	f023 0301 	bic.w	r3, r3, #1
 80021d4:	6213      	str	r3, [r2, #32]
 80021d6:	4b73      	ldr	r3, [pc, #460]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80021d8:	6a1b      	ldr	r3, [r3, #32]
 80021da:	4a72      	ldr	r2, [pc, #456]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80021dc:	f023 0304 	bic.w	r3, r3, #4
 80021e0:	6213      	str	r3, [r2, #32]
 80021e2:	e01c      	b.n	800221e <HAL_RCC_OscConfig+0x36e>
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	68db      	ldr	r3, [r3, #12]
 80021e8:	2b05      	cmp	r3, #5
 80021ea:	d10c      	bne.n	8002206 <HAL_RCC_OscConfig+0x356>
 80021ec:	4b6d      	ldr	r3, [pc, #436]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80021ee:	6a1b      	ldr	r3, [r3, #32]
 80021f0:	4a6c      	ldr	r2, [pc, #432]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80021f2:	f043 0304 	orr.w	r3, r3, #4
 80021f6:	6213      	str	r3, [r2, #32]
 80021f8:	4b6a      	ldr	r3, [pc, #424]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80021fa:	6a1b      	ldr	r3, [r3, #32]
 80021fc:	4a69      	ldr	r2, [pc, #420]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80021fe:	f043 0301 	orr.w	r3, r3, #1
 8002202:	6213      	str	r3, [r2, #32]
 8002204:	e00b      	b.n	800221e <HAL_RCC_OscConfig+0x36e>
 8002206:	4b67      	ldr	r3, [pc, #412]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 8002208:	6a1b      	ldr	r3, [r3, #32]
 800220a:	4a66      	ldr	r2, [pc, #408]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 800220c:	f023 0301 	bic.w	r3, r3, #1
 8002210:	6213      	str	r3, [r2, #32]
 8002212:	4b64      	ldr	r3, [pc, #400]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 8002214:	6a1b      	ldr	r3, [r3, #32]
 8002216:	4a63      	ldr	r2, [pc, #396]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 8002218:	f023 0304 	bic.w	r3, r3, #4
 800221c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	68db      	ldr	r3, [r3, #12]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d015      	beq.n	8002252 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002226:	f7ff fb69 	bl	80018fc <HAL_GetTick>
 800222a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800222c:	e00a      	b.n	8002244 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800222e:	f7ff fb65 	bl	80018fc <HAL_GetTick>
 8002232:	4602      	mov	r2, r0
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	1ad3      	subs	r3, r2, r3
 8002238:	f241 3288 	movw	r2, #5000	; 0x1388
 800223c:	4293      	cmp	r3, r2
 800223e:	d901      	bls.n	8002244 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002240:	2303      	movs	r3, #3
 8002242:	e0ab      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002244:	4b57      	ldr	r3, [pc, #348]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 8002246:	6a1b      	ldr	r3, [r3, #32]
 8002248:	f003 0302 	and.w	r3, r3, #2
 800224c:	2b00      	cmp	r3, #0
 800224e:	d0ee      	beq.n	800222e <HAL_RCC_OscConfig+0x37e>
 8002250:	e014      	b.n	800227c <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002252:	f7ff fb53 	bl	80018fc <HAL_GetTick>
 8002256:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002258:	e00a      	b.n	8002270 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800225a:	f7ff fb4f 	bl	80018fc <HAL_GetTick>
 800225e:	4602      	mov	r2, r0
 8002260:	693b      	ldr	r3, [r7, #16]
 8002262:	1ad3      	subs	r3, r2, r3
 8002264:	f241 3288 	movw	r2, #5000	; 0x1388
 8002268:	4293      	cmp	r3, r2
 800226a:	d901      	bls.n	8002270 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 800226c:	2303      	movs	r3, #3
 800226e:	e095      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002270:	4b4c      	ldr	r3, [pc, #304]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 8002272:	6a1b      	ldr	r3, [r3, #32]
 8002274:	f003 0302 	and.w	r3, r3, #2
 8002278:	2b00      	cmp	r3, #0
 800227a:	d1ee      	bne.n	800225a <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 800227c:	7dfb      	ldrb	r3, [r7, #23]
 800227e:	2b01      	cmp	r3, #1
 8002280:	d105      	bne.n	800228e <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002282:	4b48      	ldr	r3, [pc, #288]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 8002284:	69db      	ldr	r3, [r3, #28]
 8002286:	4a47      	ldr	r2, [pc, #284]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 8002288:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800228c:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	69db      	ldr	r3, [r3, #28]
 8002292:	2b00      	cmp	r3, #0
 8002294:	f000 8081 	beq.w	800239a <HAL_RCC_OscConfig+0x4ea>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002298:	4b42      	ldr	r3, [pc, #264]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 800229a:	685b      	ldr	r3, [r3, #4]
 800229c:	f003 030c 	and.w	r3, r3, #12
 80022a0:	2b08      	cmp	r3, #8
 80022a2:	d061      	beq.n	8002368 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	69db      	ldr	r3, [r3, #28]
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d146      	bne.n	800233a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80022ac:	4b3f      	ldr	r3, [pc, #252]	; (80023ac <HAL_RCC_OscConfig+0x4fc>)
 80022ae:	2200      	movs	r2, #0
 80022b0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022b2:	f7ff fb23 	bl	80018fc <HAL_GetTick>
 80022b6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022b8:	e008      	b.n	80022cc <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022ba:	f7ff fb1f 	bl	80018fc <HAL_GetTick>
 80022be:	4602      	mov	r2, r0
 80022c0:	693b      	ldr	r3, [r7, #16]
 80022c2:	1ad3      	subs	r3, r2, r3
 80022c4:	2b02      	cmp	r3, #2
 80022c6:	d901      	bls.n	80022cc <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022c8:	2303      	movs	r3, #3
 80022ca:	e067      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022cc:	4b35      	ldr	r3, [pc, #212]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80022ce:	681b      	ldr	r3, [r3, #0]
 80022d0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80022d4:	2b00      	cmp	r3, #0
 80022d6:	d1f0      	bne.n	80022ba <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	6a1b      	ldr	r3, [r3, #32]
 80022dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80022e0:	d108      	bne.n	80022f4 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022e2:	4b30      	ldr	r3, [pc, #192]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 80022ea:	687b      	ldr	r3, [r7, #4]
 80022ec:	689b      	ldr	r3, [r3, #8]
 80022ee:	492d      	ldr	r1, [pc, #180]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80022f0:	4313      	orrs	r3, r2
 80022f2:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022f4:	4b2b      	ldr	r3, [pc, #172]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 80022f6:	685b      	ldr	r3, [r3, #4]
 80022f8:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	6a19      	ldr	r1, [r3, #32]
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002304:	430b      	orrs	r3, r1
 8002306:	4927      	ldr	r1, [pc, #156]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 8002308:	4313      	orrs	r3, r2
 800230a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800230c:	4b27      	ldr	r3, [pc, #156]	; (80023ac <HAL_RCC_OscConfig+0x4fc>)
 800230e:	2201      	movs	r2, #1
 8002310:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002312:	f7ff faf3 	bl	80018fc <HAL_GetTick>
 8002316:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002318:	e008      	b.n	800232c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800231a:	f7ff faef 	bl	80018fc <HAL_GetTick>
 800231e:	4602      	mov	r2, r0
 8002320:	693b      	ldr	r3, [r7, #16]
 8002322:	1ad3      	subs	r3, r2, r3
 8002324:	2b02      	cmp	r3, #2
 8002326:	d901      	bls.n	800232c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8002328:	2303      	movs	r3, #3
 800232a:	e037      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800232c:	4b1d      	ldr	r3, [pc, #116]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 800232e:	681b      	ldr	r3, [r3, #0]
 8002330:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002334:	2b00      	cmp	r3, #0
 8002336:	d0f0      	beq.n	800231a <HAL_RCC_OscConfig+0x46a>
 8002338:	e02f      	b.n	800239a <HAL_RCC_OscConfig+0x4ea>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800233a:	4b1c      	ldr	r3, [pc, #112]	; (80023ac <HAL_RCC_OscConfig+0x4fc>)
 800233c:	2200      	movs	r2, #0
 800233e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002340:	f7ff fadc 	bl	80018fc <HAL_GetTick>
 8002344:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002346:	e008      	b.n	800235a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002348:	f7ff fad8 	bl	80018fc <HAL_GetTick>
 800234c:	4602      	mov	r2, r0
 800234e:	693b      	ldr	r3, [r7, #16]
 8002350:	1ad3      	subs	r3, r2, r3
 8002352:	2b02      	cmp	r3, #2
 8002354:	d901      	bls.n	800235a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002356:	2303      	movs	r3, #3
 8002358:	e020      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800235a:	4b12      	ldr	r3, [pc, #72]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002362:	2b00      	cmp	r3, #0
 8002364:	d1f0      	bne.n	8002348 <HAL_RCC_OscConfig+0x498>
 8002366:	e018      	b.n	800239a <HAL_RCC_OscConfig+0x4ea>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	69db      	ldr	r3, [r3, #28]
 800236c:	2b01      	cmp	r3, #1
 800236e:	d101      	bne.n	8002374 <HAL_RCC_OscConfig+0x4c4>
      {
        return HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	e013      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002374:	4b0b      	ldr	r3, [pc, #44]	; (80023a4 <HAL_RCC_OscConfig+0x4f4>)
 8002376:	685b      	ldr	r3, [r3, #4]
 8002378:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800237a:	68fb      	ldr	r3, [r7, #12]
 800237c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8002380:	687b      	ldr	r3, [r7, #4]
 8002382:	6a1b      	ldr	r3, [r3, #32]
 8002384:	429a      	cmp	r2, r3
 8002386:	d106      	bne.n	8002396 <HAL_RCC_OscConfig+0x4e6>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002388:	68fb      	ldr	r3, [r7, #12]
 800238a:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002392:	429a      	cmp	r2, r3
 8002394:	d001      	beq.n	800239a <HAL_RCC_OscConfig+0x4ea>
        {
          return HAL_ERROR;
 8002396:	2301      	movs	r3, #1
 8002398:	e000      	b.n	800239c <HAL_RCC_OscConfig+0x4ec>
        }
      }
    }
  }

  return HAL_OK;
 800239a:	2300      	movs	r3, #0
}
 800239c:	4618      	mov	r0, r3
 800239e:	3718      	adds	r7, #24
 80023a0:	46bd      	mov	sp, r7
 80023a2:	bd80      	pop	{r7, pc}
 80023a4:	40021000 	.word	0x40021000
 80023a8:	40007000 	.word	0x40007000
 80023ac:	42420060 	.word	0x42420060

080023b0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	b084      	sub	sp, #16
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
 80023b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	2b00      	cmp	r3, #0
 80023be:	d101      	bne.n	80023c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023c0:	2301      	movs	r3, #1
 80023c2:	e0d0      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023c4:	4b6a      	ldr	r3, [pc, #424]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f003 0307 	and.w	r3, r3, #7
 80023cc:	683a      	ldr	r2, [r7, #0]
 80023ce:	429a      	cmp	r2, r3
 80023d0:	d910      	bls.n	80023f4 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023d2:	4b67      	ldr	r3, [pc, #412]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80023d4:	681b      	ldr	r3, [r3, #0]
 80023d6:	f023 0207 	bic.w	r2, r3, #7
 80023da:	4965      	ldr	r1, [pc, #404]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80023dc:	683b      	ldr	r3, [r7, #0]
 80023de:	4313      	orrs	r3, r2
 80023e0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023e2:	4b63      	ldr	r3, [pc, #396]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80023e4:	681b      	ldr	r3, [r3, #0]
 80023e6:	f003 0307 	and.w	r3, r3, #7
 80023ea:	683a      	ldr	r2, [r7, #0]
 80023ec:	429a      	cmp	r2, r3
 80023ee:	d001      	beq.n	80023f4 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023f0:	2301      	movs	r3, #1
 80023f2:	e0b8      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	f003 0302 	and.w	r3, r3, #2
 80023fc:	2b00      	cmp	r3, #0
 80023fe:	d020      	beq.n	8002442 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0304 	and.w	r3, r3, #4
 8002408:	2b00      	cmp	r3, #0
 800240a:	d005      	beq.n	8002418 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800240c:	4b59      	ldr	r3, [pc, #356]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	4a58      	ldr	r2, [pc, #352]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002412:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8002416:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f003 0308 	and.w	r3, r3, #8
 8002420:	2b00      	cmp	r3, #0
 8002422:	d005      	beq.n	8002430 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8002424:	4b53      	ldr	r3, [pc, #332]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002426:	685b      	ldr	r3, [r3, #4]
 8002428:	4a52      	ldr	r2, [pc, #328]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800242a:	f443 5360 	orr.w	r3, r3, #14336	; 0x3800
 800242e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002430:	4b50      	ldr	r3, [pc, #320]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002432:	685b      	ldr	r3, [r3, #4]
 8002434:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	689b      	ldr	r3, [r3, #8]
 800243c:	494d      	ldr	r1, [pc, #308]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800243e:	4313      	orrs	r3, r2
 8002440:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f003 0301 	and.w	r3, r3, #1
 800244a:	2b00      	cmp	r3, #0
 800244c:	d040      	beq.n	80024d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	2b01      	cmp	r3, #1
 8002454:	d107      	bne.n	8002466 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002456:	4b47      	ldr	r3, [pc, #284]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d115      	bne.n	800248e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e07f      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	685b      	ldr	r3, [r3, #4]
 800246a:	2b02      	cmp	r3, #2
 800246c:	d107      	bne.n	800247e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800246e:	4b41      	ldr	r3, [pc, #260]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002476:	2b00      	cmp	r3, #0
 8002478:	d109      	bne.n	800248e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800247a:	2301      	movs	r3, #1
 800247c:	e073      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800247e:	4b3d      	ldr	r3, [pc, #244]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f003 0302 	and.w	r3, r3, #2
 8002486:	2b00      	cmp	r3, #0
 8002488:	d101      	bne.n	800248e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800248a:	2301      	movs	r3, #1
 800248c:	e06b      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800248e:	4b39      	ldr	r3, [pc, #228]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002490:	685b      	ldr	r3, [r3, #4]
 8002492:	f023 0203 	bic.w	r2, r3, #3
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	685b      	ldr	r3, [r3, #4]
 800249a:	4936      	ldr	r1, [pc, #216]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800249c:	4313      	orrs	r3, r2
 800249e:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80024a0:	f7ff fa2c 	bl	80018fc <HAL_GetTick>
 80024a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024a6:	e00a      	b.n	80024be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80024a8:	f7ff fa28 	bl	80018fc <HAL_GetTick>
 80024ac:	4602      	mov	r2, r0
 80024ae:	68fb      	ldr	r3, [r7, #12]
 80024b0:	1ad3      	subs	r3, r2, r3
 80024b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80024b6:	4293      	cmp	r3, r2
 80024b8:	d901      	bls.n	80024be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024ba:	2303      	movs	r3, #3
 80024bc:	e053      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024be:	4b2d      	ldr	r3, [pc, #180]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f003 020c 	and.w	r2, r3, #12
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	685b      	ldr	r3, [r3, #4]
 80024ca:	009b      	lsls	r3, r3, #2
 80024cc:	429a      	cmp	r2, r3
 80024ce:	d1eb      	bne.n	80024a8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024d0:	4b27      	ldr	r3, [pc, #156]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80024d2:	681b      	ldr	r3, [r3, #0]
 80024d4:	f003 0307 	and.w	r3, r3, #7
 80024d8:	683a      	ldr	r2, [r7, #0]
 80024da:	429a      	cmp	r2, r3
 80024dc:	d210      	bcs.n	8002500 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024de:	4b24      	ldr	r3, [pc, #144]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f023 0207 	bic.w	r2, r3, #7
 80024e6:	4922      	ldr	r1, [pc, #136]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	4313      	orrs	r3, r2
 80024ec:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024ee:	4b20      	ldr	r3, [pc, #128]	; (8002570 <HAL_RCC_ClockConfig+0x1c0>)
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	f003 0307 	and.w	r3, r3, #7
 80024f6:	683a      	ldr	r2, [r7, #0]
 80024f8:	429a      	cmp	r2, r3
 80024fa:	d001      	beq.n	8002500 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024fc:	2301      	movs	r3, #1
 80024fe:	e032      	b.n	8002566 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	f003 0304 	and.w	r3, r3, #4
 8002508:	2b00      	cmp	r3, #0
 800250a:	d008      	beq.n	800251e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800250c:	4b19      	ldr	r3, [pc, #100]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800250e:	685b      	ldr	r3, [r3, #4]
 8002510:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	68db      	ldr	r3, [r3, #12]
 8002518:	4916      	ldr	r1, [pc, #88]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800251a:	4313      	orrs	r3, r2
 800251c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f003 0308 	and.w	r3, r3, #8
 8002526:	2b00      	cmp	r3, #0
 8002528:	d009      	beq.n	800253e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800252a:	4b12      	ldr	r3, [pc, #72]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800252c:	685b      	ldr	r3, [r3, #4]
 800252e:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	691b      	ldr	r3, [r3, #16]
 8002536:	00db      	lsls	r3, r3, #3
 8002538:	490e      	ldr	r1, [pc, #56]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 800253a:	4313      	orrs	r3, r2
 800253c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 800253e:	f000 f821 	bl	8002584 <HAL_RCC_GetSysClockFreq>
 8002542:	4602      	mov	r2, r0
 8002544:	4b0b      	ldr	r3, [pc, #44]	; (8002574 <HAL_RCC_ClockConfig+0x1c4>)
 8002546:	685b      	ldr	r3, [r3, #4]
 8002548:	091b      	lsrs	r3, r3, #4
 800254a:	f003 030f 	and.w	r3, r3, #15
 800254e:	490a      	ldr	r1, [pc, #40]	; (8002578 <HAL_RCC_ClockConfig+0x1c8>)
 8002550:	5ccb      	ldrb	r3, [r1, r3]
 8002552:	fa22 f303 	lsr.w	r3, r2, r3
 8002556:	4a09      	ldr	r2, [pc, #36]	; (800257c <HAL_RCC_ClockConfig+0x1cc>)
 8002558:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800255a:	4b09      	ldr	r3, [pc, #36]	; (8002580 <HAL_RCC_ClockConfig+0x1d0>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff f98a 	bl	8001878 <HAL_InitTick>

  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3710      	adds	r7, #16
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	40022000 	.word	0x40022000
 8002574:	40021000 	.word	0x40021000
 8002578:	08002ec8 	.word	0x08002ec8
 800257c:	20000040 	.word	0x20000040
 8002580:	20000044 	.word	0x20000044

08002584 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002584:	b490      	push	{r4, r7}
 8002586:	b08a      	sub	sp, #40	; 0x28
 8002588:	af00      	add	r7, sp, #0
#if defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 800258a:	4b2a      	ldr	r3, [pc, #168]	; (8002634 <HAL_RCC_GetSysClockFreq+0xb0>)
 800258c:	1d3c      	adds	r4, r7, #4
 800258e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8002590:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = {1, 2};
 8002594:	f240 2301 	movw	r3, #513	; 0x201
 8002598:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 800259a:	2300      	movs	r3, #0
 800259c:	61fb      	str	r3, [r7, #28]
 800259e:	2300      	movs	r3, #0
 80025a0:	61bb      	str	r3, [r7, #24]
 80025a2:	2300      	movs	r3, #0
 80025a4:	627b      	str	r3, [r7, #36]	; 0x24
 80025a6:	2300      	movs	r3, #0
 80025a8:	617b      	str	r3, [r7, #20]
  uint32_t sysclockfreq = 0U;
 80025aa:	2300      	movs	r3, #0
 80025ac:	623b      	str	r3, [r7, #32]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80025ae:	4b22      	ldr	r3, [pc, #136]	; (8002638 <HAL_RCC_GetSysClockFreq+0xb4>)
 80025b0:	685b      	ldr	r3, [r3, #4]
 80025b2:	61fb      	str	r3, [r7, #28]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80025b4:	69fb      	ldr	r3, [r7, #28]
 80025b6:	f003 030c 	and.w	r3, r3, #12
 80025ba:	2b04      	cmp	r3, #4
 80025bc:	d002      	beq.n	80025c4 <HAL_RCC_GetSysClockFreq+0x40>
 80025be:	2b08      	cmp	r3, #8
 80025c0:	d003      	beq.n	80025ca <HAL_RCC_GetSysClockFreq+0x46>
 80025c2:	e02d      	b.n	8002620 <HAL_RCC_GetSysClockFreq+0x9c>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 80025c4:	4b1d      	ldr	r3, [pc, #116]	; (800263c <HAL_RCC_GetSysClockFreq+0xb8>)
 80025c6:	623b      	str	r3, [r7, #32]
      break;
 80025c8:	e02d      	b.n	8002626 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025ca:	69fb      	ldr	r3, [r7, #28]
 80025cc:	0c9b      	lsrs	r3, r3, #18
 80025ce:	f003 030f 	and.w	r3, r3, #15
 80025d2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80025d6:	4413      	add	r3, r2
 80025d8:	f813 3c24 	ldrb.w	r3, [r3, #-36]
 80025dc:	617b      	str	r3, [r7, #20]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d013      	beq.n	8002610 <HAL_RCC_GetSysClockFreq+0x8c>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025e8:	4b13      	ldr	r3, [pc, #76]	; (8002638 <HAL_RCC_GetSysClockFreq+0xb4>)
 80025ea:	685b      	ldr	r3, [r3, #4]
 80025ec:	0c5b      	lsrs	r3, r3, #17
 80025ee:	f003 0301 	and.w	r3, r3, #1
 80025f2:	f107 0228 	add.w	r2, r7, #40	; 0x28
 80025f6:	4413      	add	r3, r2
 80025f8:	f813 3c28 	ldrb.w	r3, [r3, #-40]
 80025fc:	61bb      	str	r3, [r7, #24]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025fe:	697b      	ldr	r3, [r7, #20]
 8002600:	4a0e      	ldr	r2, [pc, #56]	; (800263c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002602:	fb02 f203 	mul.w	r2, r2, r3
 8002606:	69bb      	ldr	r3, [r7, #24]
 8002608:	fbb2 f3f3 	udiv	r3, r2, r3
 800260c:	627b      	str	r3, [r7, #36]	; 0x24
 800260e:	e004      	b.n	800261a <HAL_RCC_GetSysClockFreq+0x96>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002610:	697b      	ldr	r3, [r7, #20]
 8002612:	4a0b      	ldr	r2, [pc, #44]	; (8002640 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002614:	fb02 f303 	mul.w	r3, r2, r3
 8002618:	627b      	str	r3, [r7, #36]	; 0x24
      }
      sysclockfreq = pllclk;
 800261a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800261c:	623b      	str	r3, [r7, #32]
      break;
 800261e:	e002      	b.n	8002626 <HAL_RCC_GetSysClockFreq+0xa2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002620:	4b06      	ldr	r3, [pc, #24]	; (800263c <HAL_RCC_GetSysClockFreq+0xb8>)
 8002622:	623b      	str	r3, [r7, #32]
      break;
 8002624:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002626:	6a3b      	ldr	r3, [r7, #32]
}
 8002628:	4618      	mov	r0, r3
 800262a:	3728      	adds	r7, #40	; 0x28
 800262c:	46bd      	mov	sp, r7
 800262e:	bc90      	pop	{r4, r7}
 8002630:	4770      	bx	lr
 8002632:	bf00      	nop
 8002634:	08002eb8 	.word	0x08002eb8
 8002638:	40021000 	.word	0x40021000
 800263c:	007a1200 	.word	0x007a1200
 8002640:	003d0900 	.word	0x003d0900

08002644 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002644:	b480      	push	{r7}
 8002646:	b085      	sub	sp, #20
 8002648:	af00      	add	r7, sp, #0
 800264a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 800264c:	4b0a      	ldr	r3, [pc, #40]	; (8002678 <RCC_Delay+0x34>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	4a0a      	ldr	r2, [pc, #40]	; (800267c <RCC_Delay+0x38>)
 8002652:	fba2 2303 	umull	r2, r3, r2, r3
 8002656:	0a5b      	lsrs	r3, r3, #9
 8002658:	687a      	ldr	r2, [r7, #4]
 800265a:	fb02 f303 	mul.w	r3, r2, r3
 800265e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002660:	bf00      	nop
  }
  while (Delay --);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	1e5a      	subs	r2, r3, #1
 8002666:	60fa      	str	r2, [r7, #12]
 8002668:	2b00      	cmp	r3, #0
 800266a:	d1f9      	bne.n	8002660 <RCC_Delay+0x1c>
}
 800266c:	bf00      	nop
 800266e:	bf00      	nop
 8002670:	3714      	adds	r7, #20
 8002672:	46bd      	mov	sp, r7
 8002674:	bc80      	pop	{r7}
 8002676:	4770      	bx	lr
 8002678:	20000040 	.word	0x20000040
 800267c:	10624dd3 	.word	0x10624dd3

08002680 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002680:	b580      	push	{r7, lr}
 8002682:	b082      	sub	sp, #8
 8002684:	af00      	add	r7, sp, #0
 8002686:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	2b00      	cmp	r3, #0
 800268c:	d101      	bne.n	8002692 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800268e:	2301      	movs	r3, #1
 8002690:	e041      	b.n	8002716 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002698:	b2db      	uxtb	r3, r3
 800269a:	2b00      	cmp	r3, #0
 800269c:	d106      	bne.n	80026ac <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	2200      	movs	r2, #0
 80026a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80026a6:	6878      	ldr	r0, [r7, #4]
 80026a8:	f7fe ff76 	bl	8001598 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80026ac:	687b      	ldr	r3, [r7, #4]
 80026ae:	2202      	movs	r2, #2
 80026b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80026b4:	687b      	ldr	r3, [r7, #4]
 80026b6:	681a      	ldr	r2, [r3, #0]
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	3304      	adds	r3, #4
 80026bc:	4619      	mov	r1, r3
 80026be:	4610      	mov	r0, r2
 80026c0:	f000 fa6a 	bl	8002b98 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	2201      	movs	r2, #1
 80026c8:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	2201      	movs	r2, #1
 80026d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80026d4:	687b      	ldr	r3, [r7, #4]
 80026d6:	2201      	movs	r2, #1
 80026d8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	2201      	movs	r2, #1
 80026e0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	2201      	movs	r2, #1
 80026e8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2201      	movs	r2, #1
 80026f0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2201      	movs	r2, #1
 80026f8:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	2201      	movs	r2, #1
 8002700:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	2201      	movs	r2, #1
 8002708:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2201      	movs	r2, #1
 8002710:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3708      	adds	r7, #8
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
	...

08002720 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002720:	b480      	push	{r7}
 8002722:	b085      	sub	sp, #20
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800272e:	b2db      	uxtb	r3, r3
 8002730:	2b01      	cmp	r3, #1
 8002732:	d001      	beq.n	8002738 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002734:	2301      	movs	r3, #1
 8002736:	e035      	b.n	80027a4 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2202      	movs	r2, #2
 800273c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	681b      	ldr	r3, [r3, #0]
 8002744:	68da      	ldr	r2, [r3, #12]
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	f042 0201 	orr.w	r2, r2, #1
 800274e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002750:	687b      	ldr	r3, [r7, #4]
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	4a16      	ldr	r2, [pc, #88]	; (80027b0 <HAL_TIM_Base_Start_IT+0x90>)
 8002756:	4293      	cmp	r3, r2
 8002758:	d009      	beq.n	800276e <HAL_TIM_Base_Start_IT+0x4e>
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002762:	d004      	beq.n	800276e <HAL_TIM_Base_Start_IT+0x4e>
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	4a12      	ldr	r2, [pc, #72]	; (80027b4 <HAL_TIM_Base_Start_IT+0x94>)
 800276a:	4293      	cmp	r3, r2
 800276c:	d111      	bne.n	8002792 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	689b      	ldr	r3, [r3, #8]
 8002774:	f003 0307 	and.w	r3, r3, #7
 8002778:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	2b06      	cmp	r3, #6
 800277e:	d010      	beq.n	80027a2 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	681a      	ldr	r2, [r3, #0]
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f042 0201 	orr.w	r2, r2, #1
 800278e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002790:	e007      	b.n	80027a2 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	681b      	ldr	r3, [r3, #0]
 8002796:	681a      	ldr	r2, [r3, #0]
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	681b      	ldr	r3, [r3, #0]
 800279c:	f042 0201 	orr.w	r2, r2, #1
 80027a0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3714      	adds	r7, #20
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bc80      	pop	{r7}
 80027ac:	4770      	bx	lr
 80027ae:	bf00      	nop
 80027b0:	40012c00 	.word	0x40012c00
 80027b4:	40000400 	.word	0x40000400

080027b8 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b082      	sub	sp, #8
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	691b      	ldr	r3, [r3, #16]
 80027c6:	f003 0302 	and.w	r3, r3, #2
 80027ca:	2b02      	cmp	r3, #2
 80027cc:	d122      	bne.n	8002814 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	681b      	ldr	r3, [r3, #0]
 80027d2:	68db      	ldr	r3, [r3, #12]
 80027d4:	f003 0302 	and.w	r3, r3, #2
 80027d8:	2b02      	cmp	r3, #2
 80027da:	d11b      	bne.n	8002814 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	f06f 0202 	mvn.w	r2, #2
 80027e4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80027e6:	687b      	ldr	r3, [r7, #4]
 80027e8:	2201      	movs	r2, #1
 80027ea:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	681b      	ldr	r3, [r3, #0]
 80027f0:	699b      	ldr	r3, [r3, #24]
 80027f2:	f003 0303 	and.w	r3, r3, #3
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d003      	beq.n	8002802 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80027fa:	6878      	ldr	r0, [r7, #4]
 80027fc:	f000 f9b1 	bl	8002b62 <HAL_TIM_IC_CaptureCallback>
 8002800:	e005      	b.n	800280e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002802:	6878      	ldr	r0, [r7, #4]
 8002804:	f000 f9a4 	bl	8002b50 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002808:	6878      	ldr	r0, [r7, #4]
 800280a:	f000 f9b3 	bl	8002b74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	2200      	movs	r2, #0
 8002812:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	691b      	ldr	r3, [r3, #16]
 800281a:	f003 0304 	and.w	r3, r3, #4
 800281e:	2b04      	cmp	r3, #4
 8002820:	d122      	bne.n	8002868 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	68db      	ldr	r3, [r3, #12]
 8002828:	f003 0304 	and.w	r3, r3, #4
 800282c:	2b04      	cmp	r3, #4
 800282e:	d11b      	bne.n	8002868 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	f06f 0204 	mvn.w	r2, #4
 8002838:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2202      	movs	r2, #2
 800283e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002840:	687b      	ldr	r3, [r7, #4]
 8002842:	681b      	ldr	r3, [r3, #0]
 8002844:	699b      	ldr	r3, [r3, #24]
 8002846:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800284a:	2b00      	cmp	r3, #0
 800284c:	d003      	beq.n	8002856 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800284e:	6878      	ldr	r0, [r7, #4]
 8002850:	f000 f987 	bl	8002b62 <HAL_TIM_IC_CaptureCallback>
 8002854:	e005      	b.n	8002862 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002856:	6878      	ldr	r0, [r7, #4]
 8002858:	f000 f97a 	bl	8002b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f000 f989 	bl	8002b74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2200      	movs	r2, #0
 8002866:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	691b      	ldr	r3, [r3, #16]
 800286e:	f003 0308 	and.w	r3, r3, #8
 8002872:	2b08      	cmp	r3, #8
 8002874:	d122      	bne.n	80028bc <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	68db      	ldr	r3, [r3, #12]
 800287c:	f003 0308 	and.w	r3, r3, #8
 8002880:	2b08      	cmp	r3, #8
 8002882:	d11b      	bne.n	80028bc <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	f06f 0208 	mvn.w	r2, #8
 800288c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	2204      	movs	r2, #4
 8002892:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	69db      	ldr	r3, [r3, #28]
 800289a:	f003 0303 	and.w	r3, r3, #3
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d003      	beq.n	80028aa <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028a2:	6878      	ldr	r0, [r7, #4]
 80028a4:	f000 f95d 	bl	8002b62 <HAL_TIM_IC_CaptureCallback>
 80028a8:	e005      	b.n	80028b6 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f000 f950 	bl	8002b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80028b0:	6878      	ldr	r0, [r7, #4]
 80028b2:	f000 f95f 	bl	8002b74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	2200      	movs	r2, #0
 80028ba:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	691b      	ldr	r3, [r3, #16]
 80028c2:	f003 0310 	and.w	r3, r3, #16
 80028c6:	2b10      	cmp	r3, #16
 80028c8:	d122      	bne.n	8002910 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	68db      	ldr	r3, [r3, #12]
 80028d0:	f003 0310 	and.w	r3, r3, #16
 80028d4:	2b10      	cmp	r3, #16
 80028d6:	d11b      	bne.n	8002910 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f06f 0210 	mvn.w	r2, #16
 80028e0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	2208      	movs	r2, #8
 80028e6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	69db      	ldr	r3, [r3, #28]
 80028ee:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80028f2:	2b00      	cmp	r3, #0
 80028f4:	d003      	beq.n	80028fe <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 f933 	bl	8002b62 <HAL_TIM_IC_CaptureCallback>
 80028fc:	e005      	b.n	800290a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80028fe:	6878      	ldr	r0, [r7, #4]
 8002900:	f000 f926 	bl	8002b50 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002904:	6878      	ldr	r0, [r7, #4]
 8002906:	f000 f935 	bl	8002b74 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	2200      	movs	r2, #0
 800290e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	691b      	ldr	r3, [r3, #16]
 8002916:	f003 0301 	and.w	r3, r3, #1
 800291a:	2b01      	cmp	r3, #1
 800291c:	d10e      	bne.n	800293c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	68db      	ldr	r3, [r3, #12]
 8002924:	f003 0301 	and.w	r3, r3, #1
 8002928:	2b01      	cmp	r3, #1
 800292a:	d107      	bne.n	800293c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	681b      	ldr	r3, [r3, #0]
 8002930:	f06f 0201 	mvn.w	r2, #1
 8002934:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002936:	6878      	ldr	r0, [r7, #4]
 8002938:	f7fe fde0 	bl	80014fc <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800293c:	687b      	ldr	r3, [r7, #4]
 800293e:	681b      	ldr	r3, [r3, #0]
 8002940:	691b      	ldr	r3, [r3, #16]
 8002942:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002946:	2b80      	cmp	r3, #128	; 0x80
 8002948:	d10e      	bne.n	8002968 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	68db      	ldr	r3, [r3, #12]
 8002950:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002954:	2b80      	cmp	r3, #128	; 0x80
 8002956:	d107      	bne.n	8002968 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8002960:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002962:	6878      	ldr	r0, [r7, #4]
 8002964:	f000 fa67 	bl	8002e36 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	691b      	ldr	r3, [r3, #16]
 800296e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002972:	2b40      	cmp	r3, #64	; 0x40
 8002974:	d10e      	bne.n	8002994 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	681b      	ldr	r3, [r3, #0]
 800297a:	68db      	ldr	r3, [r3, #12]
 800297c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002980:	2b40      	cmp	r3, #64	; 0x40
 8002982:	d107      	bne.n	8002994 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800298c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800298e:	6878      	ldr	r0, [r7, #4]
 8002990:	f000 f8f9 	bl	8002b86 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	681b      	ldr	r3, [r3, #0]
 8002998:	691b      	ldr	r3, [r3, #16]
 800299a:	f003 0320 	and.w	r3, r3, #32
 800299e:	2b20      	cmp	r3, #32
 80029a0:	d10e      	bne.n	80029c0 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	68db      	ldr	r3, [r3, #12]
 80029a8:	f003 0320 	and.w	r3, r3, #32
 80029ac:	2b20      	cmp	r3, #32
 80029ae:	d107      	bne.n	80029c0 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f06f 0220 	mvn.w	r2, #32
 80029b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80029ba:	6878      	ldr	r0, [r7, #4]
 80029bc:	f000 fa32 	bl	8002e24 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80029c0:	bf00      	nop
 80029c2:	3708      	adds	r7, #8
 80029c4:	46bd      	mov	sp, r7
 80029c6:	bd80      	pop	{r7, pc}

080029c8 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80029c8:	b580      	push	{r7, lr}
 80029ca:	b084      	sub	sp, #16
 80029cc:	af00      	add	r7, sp, #0
 80029ce:	6078      	str	r0, [r7, #4]
 80029d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80029d8:	2b01      	cmp	r3, #1
 80029da:	d101      	bne.n	80029e0 <HAL_TIM_ConfigClockSource+0x18>
 80029dc:	2302      	movs	r3, #2
 80029de:	e0b3      	b.n	8002b48 <HAL_TIM_ConfigClockSource+0x180>
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	2201      	movs	r2, #1
 80029e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	2202      	movs	r2, #2
 80029ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 80029fe:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002a00:	68fb      	ldr	r3, [r7, #12]
 8002a02:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002a06:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	68fa      	ldr	r2, [r7, #12]
 8002a0e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a18:	d03e      	beq.n	8002a98 <HAL_TIM_ConfigClockSource+0xd0>
 8002a1a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002a1e:	f200 8087 	bhi.w	8002b30 <HAL_TIM_ConfigClockSource+0x168>
 8002a22:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a26:	f000 8085 	beq.w	8002b34 <HAL_TIM_ConfigClockSource+0x16c>
 8002a2a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002a2e:	d87f      	bhi.n	8002b30 <HAL_TIM_ConfigClockSource+0x168>
 8002a30:	2b70      	cmp	r3, #112	; 0x70
 8002a32:	d01a      	beq.n	8002a6a <HAL_TIM_ConfigClockSource+0xa2>
 8002a34:	2b70      	cmp	r3, #112	; 0x70
 8002a36:	d87b      	bhi.n	8002b30 <HAL_TIM_ConfigClockSource+0x168>
 8002a38:	2b60      	cmp	r3, #96	; 0x60
 8002a3a:	d050      	beq.n	8002ade <HAL_TIM_ConfigClockSource+0x116>
 8002a3c:	2b60      	cmp	r3, #96	; 0x60
 8002a3e:	d877      	bhi.n	8002b30 <HAL_TIM_ConfigClockSource+0x168>
 8002a40:	2b50      	cmp	r3, #80	; 0x50
 8002a42:	d03c      	beq.n	8002abe <HAL_TIM_ConfigClockSource+0xf6>
 8002a44:	2b50      	cmp	r3, #80	; 0x50
 8002a46:	d873      	bhi.n	8002b30 <HAL_TIM_ConfigClockSource+0x168>
 8002a48:	2b40      	cmp	r3, #64	; 0x40
 8002a4a:	d058      	beq.n	8002afe <HAL_TIM_ConfigClockSource+0x136>
 8002a4c:	2b40      	cmp	r3, #64	; 0x40
 8002a4e:	d86f      	bhi.n	8002b30 <HAL_TIM_ConfigClockSource+0x168>
 8002a50:	2b30      	cmp	r3, #48	; 0x30
 8002a52:	d064      	beq.n	8002b1e <HAL_TIM_ConfigClockSource+0x156>
 8002a54:	2b30      	cmp	r3, #48	; 0x30
 8002a56:	d86b      	bhi.n	8002b30 <HAL_TIM_ConfigClockSource+0x168>
 8002a58:	2b20      	cmp	r3, #32
 8002a5a:	d060      	beq.n	8002b1e <HAL_TIM_ConfigClockSource+0x156>
 8002a5c:	2b20      	cmp	r3, #32
 8002a5e:	d867      	bhi.n	8002b30 <HAL_TIM_ConfigClockSource+0x168>
 8002a60:	2b00      	cmp	r3, #0
 8002a62:	d05c      	beq.n	8002b1e <HAL_TIM_ConfigClockSource+0x156>
 8002a64:	2b10      	cmp	r3, #16
 8002a66:	d05a      	beq.n	8002b1e <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8002a68:	e062      	b.n	8002b30 <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	6818      	ldr	r0, [r3, #0]
 8002a6e:	683b      	ldr	r3, [r7, #0]
 8002a70:	6899      	ldr	r1, [r3, #8]
 8002a72:	683b      	ldr	r3, [r7, #0]
 8002a74:	685a      	ldr	r2, [r3, #4]
 8002a76:	683b      	ldr	r3, [r7, #0]
 8002a78:	68db      	ldr	r3, [r3, #12]
 8002a7a:	f000 f95c 	bl	8002d36 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	689b      	ldr	r3, [r3, #8]
 8002a84:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002a86:	68fb      	ldr	r3, [r7, #12]
 8002a88:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8002a8c:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	68fa      	ldr	r2, [r7, #12]
 8002a94:	609a      	str	r2, [r3, #8]
      break;
 8002a96:	e04e      	b.n	8002b36 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	6818      	ldr	r0, [r3, #0]
 8002a9c:	683b      	ldr	r3, [r7, #0]
 8002a9e:	6899      	ldr	r1, [r3, #8]
 8002aa0:	683b      	ldr	r3, [r7, #0]
 8002aa2:	685a      	ldr	r2, [r3, #4]
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	68db      	ldr	r3, [r3, #12]
 8002aa8:	f000 f945 	bl	8002d36 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	689a      	ldr	r2, [r3, #8]
 8002ab2:	687b      	ldr	r3, [r7, #4]
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002aba:	609a      	str	r2, [r3, #8]
      break;
 8002abc:	e03b      	b.n	8002b36 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6818      	ldr	r0, [r3, #0]
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	6859      	ldr	r1, [r3, #4]
 8002ac6:	683b      	ldr	r3, [r7, #0]
 8002ac8:	68db      	ldr	r3, [r3, #12]
 8002aca:	461a      	mov	r2, r3
 8002acc:	f000 f8bc 	bl	8002c48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	2150      	movs	r1, #80	; 0x50
 8002ad6:	4618      	mov	r0, r3
 8002ad8:	f000 f913 	bl	8002d02 <TIM_ITRx_SetConfig>
      break;
 8002adc:	e02b      	b.n	8002b36 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6818      	ldr	r0, [r3, #0]
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	6859      	ldr	r1, [r3, #4]
 8002ae6:	683b      	ldr	r3, [r7, #0]
 8002ae8:	68db      	ldr	r3, [r3, #12]
 8002aea:	461a      	mov	r2, r3
 8002aec:	f000 f8da 	bl	8002ca4 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002af0:	687b      	ldr	r3, [r7, #4]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	2160      	movs	r1, #96	; 0x60
 8002af6:	4618      	mov	r0, r3
 8002af8:	f000 f903 	bl	8002d02 <TIM_ITRx_SetConfig>
      break;
 8002afc:	e01b      	b.n	8002b36 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6818      	ldr	r0, [r3, #0]
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	6859      	ldr	r1, [r3, #4]
 8002b06:	683b      	ldr	r3, [r7, #0]
 8002b08:	68db      	ldr	r3, [r3, #12]
 8002b0a:	461a      	mov	r2, r3
 8002b0c:	f000 f89c 	bl	8002c48 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	2140      	movs	r1, #64	; 0x40
 8002b16:	4618      	mov	r0, r3
 8002b18:	f000 f8f3 	bl	8002d02 <TIM_ITRx_SetConfig>
      break;
 8002b1c:	e00b      	b.n	8002b36 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681a      	ldr	r2, [r3, #0]
 8002b22:	683b      	ldr	r3, [r7, #0]
 8002b24:	681b      	ldr	r3, [r3, #0]
 8002b26:	4619      	mov	r1, r3
 8002b28:	4610      	mov	r0, r2
 8002b2a:	f000 f8ea 	bl	8002d02 <TIM_ITRx_SetConfig>
        break;
 8002b2e:	e002      	b.n	8002b36 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002b30:	bf00      	nop
 8002b32:	e000      	b.n	8002b36 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 8002b34:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	2201      	movs	r2, #1
 8002b3a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	2200      	movs	r2, #0
 8002b42:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002b46:	2300      	movs	r3, #0
}
 8002b48:	4618      	mov	r0, r3
 8002b4a:	3710      	adds	r7, #16
 8002b4c:	46bd      	mov	sp, r7
 8002b4e:	bd80      	pop	{r7, pc}

08002b50 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b50:	b480      	push	{r7}
 8002b52:	b083      	sub	sp, #12
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b58:	bf00      	nop
 8002b5a:	370c      	adds	r7, #12
 8002b5c:	46bd      	mov	sp, r7
 8002b5e:	bc80      	pop	{r7}
 8002b60:	4770      	bx	lr

08002b62 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b62:	b480      	push	{r7}
 8002b64:	b083      	sub	sp, #12
 8002b66:	af00      	add	r7, sp, #0
 8002b68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b6a:	bf00      	nop
 8002b6c:	370c      	adds	r7, #12
 8002b6e:	46bd      	mov	sp, r7
 8002b70:	bc80      	pop	{r7}
 8002b72:	4770      	bx	lr

08002b74 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b74:	b480      	push	{r7}
 8002b76:	b083      	sub	sp, #12
 8002b78:	af00      	add	r7, sp, #0
 8002b7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b7c:	bf00      	nop
 8002b7e:	370c      	adds	r7, #12
 8002b80:	46bd      	mov	sp, r7
 8002b82:	bc80      	pop	{r7}
 8002b84:	4770      	bx	lr

08002b86 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b86:	b480      	push	{r7}
 8002b88:	b083      	sub	sp, #12
 8002b8a:	af00      	add	r7, sp, #0
 8002b8c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b8e:	bf00      	nop
 8002b90:	370c      	adds	r7, #12
 8002b92:	46bd      	mov	sp, r7
 8002b94:	bc80      	pop	{r7}
 8002b96:	4770      	bx	lr

08002b98 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	4a25      	ldr	r2, [pc, #148]	; (8002c40 <TIM_Base_SetConfig+0xa8>)
 8002bac:	4293      	cmp	r3, r2
 8002bae:	d007      	beq.n	8002bc0 <TIM_Base_SetConfig+0x28>
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002bb6:	d003      	beq.n	8002bc0 <TIM_Base_SetConfig+0x28>
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	4a22      	ldr	r2, [pc, #136]	; (8002c44 <TIM_Base_SetConfig+0xac>)
 8002bbc:	4293      	cmp	r3, r2
 8002bbe:	d108      	bne.n	8002bd2 <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002bc0:	68fb      	ldr	r3, [r7, #12]
 8002bc2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002bc6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002bc8:	683b      	ldr	r3, [r7, #0]
 8002bca:	685b      	ldr	r3, [r3, #4]
 8002bcc:	68fa      	ldr	r2, [r7, #12]
 8002bce:	4313      	orrs	r3, r2
 8002bd0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a1a      	ldr	r2, [pc, #104]	; (8002c40 <TIM_Base_SetConfig+0xa8>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d007      	beq.n	8002bea <TIM_Base_SetConfig+0x52>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002be0:	d003      	beq.n	8002bea <TIM_Base_SetConfig+0x52>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a17      	ldr	r2, [pc, #92]	; (8002c44 <TIM_Base_SetConfig+0xac>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d108      	bne.n	8002bfc <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002bea:	68fb      	ldr	r3, [r7, #12]
 8002bec:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8002bf0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002bf2:	683b      	ldr	r3, [r7, #0]
 8002bf4:	68db      	ldr	r3, [r3, #12]
 8002bf6:	68fa      	ldr	r2, [r7, #12]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002bfc:	68fb      	ldr	r3, [r7, #12]
 8002bfe:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002c02:	683b      	ldr	r3, [r7, #0]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	4313      	orrs	r3, r2
 8002c08:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	68fa      	ldr	r2, [r7, #12]
 8002c0e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c10:	683b      	ldr	r3, [r7, #0]
 8002c12:	689a      	ldr	r2, [r3, #8]
 8002c14:	687b      	ldr	r3, [r7, #4]
 8002c16:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c18:	683b      	ldr	r3, [r7, #0]
 8002c1a:	681a      	ldr	r2, [r3, #0]
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	4a07      	ldr	r2, [pc, #28]	; (8002c40 <TIM_Base_SetConfig+0xa8>)
 8002c24:	4293      	cmp	r3, r2
 8002c26:	d103      	bne.n	8002c30 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c28:	683b      	ldr	r3, [r7, #0]
 8002c2a:	691a      	ldr	r2, [r3, #16]
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	2201      	movs	r2, #1
 8002c34:	615a      	str	r2, [r3, #20]
}
 8002c36:	bf00      	nop
 8002c38:	3714      	adds	r7, #20
 8002c3a:	46bd      	mov	sp, r7
 8002c3c:	bc80      	pop	{r7}
 8002c3e:	4770      	bx	lr
 8002c40:	40012c00 	.word	0x40012c00
 8002c44:	40000400 	.word	0x40000400

08002c48 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002c48:	b480      	push	{r7}
 8002c4a:	b087      	sub	sp, #28
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	60f8      	str	r0, [r7, #12]
 8002c50:	60b9      	str	r1, [r7, #8]
 8002c52:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	6a1b      	ldr	r3, [r3, #32]
 8002c58:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	6a1b      	ldr	r3, [r3, #32]
 8002c5e:	f023 0201 	bic.w	r2, r3, #1
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002c66:	68fb      	ldr	r3, [r7, #12]
 8002c68:	699b      	ldr	r3, [r3, #24]
 8002c6a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8002c6c:	693b      	ldr	r3, [r7, #16]
 8002c6e:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8002c72:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	011b      	lsls	r3, r3, #4
 8002c78:	693a      	ldr	r2, [r7, #16]
 8002c7a:	4313      	orrs	r3, r2
 8002c7c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8002c7e:	697b      	ldr	r3, [r7, #20]
 8002c80:	f023 030a 	bic.w	r3, r3, #10
 8002c84:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8002c86:	697a      	ldr	r2, [r7, #20]
 8002c88:	68bb      	ldr	r3, [r7, #8]
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8002c8e:	68fb      	ldr	r3, [r7, #12]
 8002c90:	693a      	ldr	r2, [r7, #16]
 8002c92:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	697a      	ldr	r2, [r7, #20]
 8002c98:	621a      	str	r2, [r3, #32]
}
 8002c9a:	bf00      	nop
 8002c9c:	371c      	adds	r7, #28
 8002c9e:	46bd      	mov	sp, r7
 8002ca0:	bc80      	pop	{r7}
 8002ca2:	4770      	bx	lr

08002ca4 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8002ca4:	b480      	push	{r7}
 8002ca6:	b087      	sub	sp, #28
 8002ca8:	af00      	add	r7, sp, #0
 8002caa:	60f8      	str	r0, [r7, #12]
 8002cac:	60b9      	str	r1, [r7, #8]
 8002cae:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6a1b      	ldr	r3, [r3, #32]
 8002cb4:	f023 0210 	bic.w	r2, r3, #16
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	699b      	ldr	r3, [r3, #24]
 8002cc0:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	6a1b      	ldr	r3, [r3, #32]
 8002cc6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8002cce:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	031b      	lsls	r3, r3, #12
 8002cd4:	697a      	ldr	r2, [r7, #20]
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8002cda:	693b      	ldr	r3, [r7, #16]
 8002cdc:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8002ce0:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8002ce2:	68bb      	ldr	r3, [r7, #8]
 8002ce4:	011b      	lsls	r3, r3, #4
 8002ce6:	693a      	ldr	r2, [r7, #16]
 8002ce8:	4313      	orrs	r3, r2
 8002cea:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8002cec:	68fb      	ldr	r3, [r7, #12]
 8002cee:	697a      	ldr	r2, [r7, #20]
 8002cf0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8002cf2:	68fb      	ldr	r3, [r7, #12]
 8002cf4:	693a      	ldr	r2, [r7, #16]
 8002cf6:	621a      	str	r2, [r3, #32]
}
 8002cf8:	bf00      	nop
 8002cfa:	371c      	adds	r7, #28
 8002cfc:	46bd      	mov	sp, r7
 8002cfe:	bc80      	pop	{r7}
 8002d00:	4770      	bx	lr

08002d02 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8002d02:	b480      	push	{r7}
 8002d04:	b085      	sub	sp, #20
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
 8002d0a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	689b      	ldr	r3, [r3, #8]
 8002d10:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002d18:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8002d1a:	683a      	ldr	r2, [r7, #0]
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	f043 0307 	orr.w	r3, r3, #7
 8002d24:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	68fa      	ldr	r2, [r7, #12]
 8002d2a:	609a      	str	r2, [r3, #8]
}
 8002d2c:	bf00      	nop
 8002d2e:	3714      	adds	r7, #20
 8002d30:	46bd      	mov	sp, r7
 8002d32:	bc80      	pop	{r7}
 8002d34:	4770      	bx	lr

08002d36 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8002d36:	b480      	push	{r7}
 8002d38:	b087      	sub	sp, #28
 8002d3a:	af00      	add	r7, sp, #0
 8002d3c:	60f8      	str	r0, [r7, #12]
 8002d3e:	60b9      	str	r1, [r7, #8]
 8002d40:	607a      	str	r2, [r7, #4]
 8002d42:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	689b      	ldr	r3, [r3, #8]
 8002d48:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002d4a:	697b      	ldr	r3, [r7, #20]
 8002d4c:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002d50:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8002d52:	683b      	ldr	r3, [r7, #0]
 8002d54:	021a      	lsls	r2, r3, #8
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	431a      	orrs	r2, r3
 8002d5a:	68bb      	ldr	r3, [r7, #8]
 8002d5c:	4313      	orrs	r3, r2
 8002d5e:	697a      	ldr	r2, [r7, #20]
 8002d60:	4313      	orrs	r3, r2
 8002d62:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8002d64:	68fb      	ldr	r3, [r7, #12]
 8002d66:	697a      	ldr	r2, [r7, #20]
 8002d68:	609a      	str	r2, [r3, #8]
}
 8002d6a:	bf00      	nop
 8002d6c:	371c      	adds	r7, #28
 8002d6e:	46bd      	mov	sp, r7
 8002d70:	bc80      	pop	{r7}
 8002d72:	4770      	bx	lr

08002d74 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002d74:	b480      	push	{r7}
 8002d76:	b085      	sub	sp, #20
 8002d78:	af00      	add	r7, sp, #0
 8002d7a:	6078      	str	r0, [r7, #4]
 8002d7c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002d84:	2b01      	cmp	r3, #1
 8002d86:	d101      	bne.n	8002d8c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002d88:	2302      	movs	r3, #2
 8002d8a:	e041      	b.n	8002e10 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2201      	movs	r2, #1
 8002d90:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2202      	movs	r2, #2
 8002d98:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	685b      	ldr	r3, [r3, #4]
 8002da2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	689b      	ldr	r3, [r3, #8]
 8002daa:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8002db2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8002db4:	683b      	ldr	r3, [r7, #0]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	68fa      	ldr	r2, [r7, #12]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	68fa      	ldr	r2, [r7, #12]
 8002dc4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a14      	ldr	r2, [pc, #80]	; (8002e1c <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d009      	beq.n	8002de4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002dd0:	687b      	ldr	r3, [r7, #4]
 8002dd2:	681b      	ldr	r3, [r3, #0]
 8002dd4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002dd8:	d004      	beq.n	8002de4 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	681b      	ldr	r3, [r3, #0]
 8002dde:	4a10      	ldr	r2, [pc, #64]	; (8002e20 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8002de0:	4293      	cmp	r3, r2
 8002de2:	d10c      	bne.n	8002dfe <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002dea:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002dec:	683b      	ldr	r3, [r7, #0]
 8002dee:	685b      	ldr	r3, [r3, #4]
 8002df0:	68ba      	ldr	r2, [r7, #8]
 8002df2:	4313      	orrs	r3, r2
 8002df4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8002df6:	687b      	ldr	r3, [r7, #4]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	68ba      	ldr	r2, [r7, #8]
 8002dfc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002e0e:	2300      	movs	r3, #0
}
 8002e10:	4618      	mov	r0, r3
 8002e12:	3714      	adds	r7, #20
 8002e14:	46bd      	mov	sp, r7
 8002e16:	bc80      	pop	{r7}
 8002e18:	4770      	bx	lr
 8002e1a:	bf00      	nop
 8002e1c:	40012c00 	.word	0x40012c00
 8002e20:	40000400 	.word	0x40000400

08002e24 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002e24:	b480      	push	{r7}
 8002e26:	b083      	sub	sp, #12
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	bc80      	pop	{r7}
 8002e34:	4770      	bx	lr

08002e36 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002e36:	b480      	push	{r7}
 8002e38:	b083      	sub	sp, #12
 8002e3a:	af00      	add	r7, sp, #0
 8002e3c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002e3e:	bf00      	nop
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	bc80      	pop	{r7}
 8002e46:	4770      	bx	lr

08002e48 <__libc_init_array>:
 8002e48:	b570      	push	{r4, r5, r6, lr}
 8002e4a:	2600      	movs	r6, #0
 8002e4c:	4d0c      	ldr	r5, [pc, #48]	; (8002e80 <__libc_init_array+0x38>)
 8002e4e:	4c0d      	ldr	r4, [pc, #52]	; (8002e84 <__libc_init_array+0x3c>)
 8002e50:	1b64      	subs	r4, r4, r5
 8002e52:	10a4      	asrs	r4, r4, #2
 8002e54:	42a6      	cmp	r6, r4
 8002e56:	d109      	bne.n	8002e6c <__libc_init_array+0x24>
 8002e58:	f000 f822 	bl	8002ea0 <_init>
 8002e5c:	2600      	movs	r6, #0
 8002e5e:	4d0a      	ldr	r5, [pc, #40]	; (8002e88 <__libc_init_array+0x40>)
 8002e60:	4c0a      	ldr	r4, [pc, #40]	; (8002e8c <__libc_init_array+0x44>)
 8002e62:	1b64      	subs	r4, r4, r5
 8002e64:	10a4      	asrs	r4, r4, #2
 8002e66:	42a6      	cmp	r6, r4
 8002e68:	d105      	bne.n	8002e76 <__libc_init_array+0x2e>
 8002e6a:	bd70      	pop	{r4, r5, r6, pc}
 8002e6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e70:	4798      	blx	r3
 8002e72:	3601      	adds	r6, #1
 8002e74:	e7ee      	b.n	8002e54 <__libc_init_array+0xc>
 8002e76:	f855 3b04 	ldr.w	r3, [r5], #4
 8002e7a:	4798      	blx	r3
 8002e7c:	3601      	adds	r6, #1
 8002e7e:	e7f2      	b.n	8002e66 <__libc_init_array+0x1e>
 8002e80:	08002ed8 	.word	0x08002ed8
 8002e84:	08002ed8 	.word	0x08002ed8
 8002e88:	08002ed8 	.word	0x08002ed8
 8002e8c:	08002edc 	.word	0x08002edc

08002e90 <memset>:
 8002e90:	4603      	mov	r3, r0
 8002e92:	4402      	add	r2, r0
 8002e94:	4293      	cmp	r3, r2
 8002e96:	d100      	bne.n	8002e9a <memset+0xa>
 8002e98:	4770      	bx	lr
 8002e9a:	f803 1b01 	strb.w	r1, [r3], #1
 8002e9e:	e7f9      	b.n	8002e94 <memset+0x4>

08002ea0 <_init>:
 8002ea0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002ea2:	bf00      	nop
 8002ea4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002ea6:	bc08      	pop	{r3}
 8002ea8:	469e      	mov	lr, r3
 8002eaa:	4770      	bx	lr

08002eac <_fini>:
 8002eac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002eae:	bf00      	nop
 8002eb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002eb2:	bc08      	pop	{r3}
 8002eb4:	469e      	mov	lr, r3
 8002eb6:	4770      	bx	lr
