$date
	Thu May 23 12:21:37 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb_full_adder $end
$var wire 1 ! tb_FA_sum $end
$var wire 1 " tb_FA_cout $end
$var reg 1 # tb_FA_cin $end
$var reg 1 $ tb_FA_in1 $end
$var reg 1 % tb_FA_in2 $end
$scope module uut $end
$var wire 1 # FA_cin $end
$var wire 1 " FA_cout $end
$var wire 1 $ FA_in1 $end
$var wire 1 % FA_in2 $end
$var wire 1 ! FA_sum $end
$var wire 1 & st1_HA_in1 $end
$var wire 1 ' st1_HA_in2 $end
$var wire 1 ( st2_HA_in1 $end
$var wire 1 ) st2_HA_in2 $end
$var wire 1 * st2_sum $end
$var wire 1 + st2_c_out $end
$var wire 1 , st1_sum $end
$var wire 1 - st1_c_out $end
$scope module half_adder_st1 $end
$var wire 1 - HA_cout $end
$var wire 1 & HA_in1 $end
$var wire 1 ' HA_in2 $end
$var wire 1 , HA_sum $end
$upscope $end
$scope module half_adder_st2 $end
$var wire 1 + HA_cout $end
$var wire 1 ( HA_in1 $end
$var wire 1 ) HA_in2 $end
$var wire 1 * HA_sum $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#1000
1!
1*
1(
1#
#2000
1)
1,
0(
0#
1'
1%
#3000
1"
0!
0*
1+
1(
1#
#4000
0"
1!
1*
0+
0(
0#
0'
0%
1&
1$
#5000
1"
0!
0*
1+
1(
1#
#6000
0+
0)
0,
1-
0(
0#
1'
1%
#7000
1!
1*
1(
1#
#8000
