version 3
C:/xilinx/vga/vga_sync_gen.v
vga_sync_gen
VERILOG
VERILOG
C:/xilinx/vga/test_vga_sync_gen.xwv
Clocked
-
-
10000000000
ns
GSR:true
PRLD:false
100000000
CLOCK_LIST_BEGIN
clk
6000000
6000000
2000000
2000000
100000000
RISING
CLOCK_LIST_END
SIGNAL_LIST_BEGIN
active
clk
hsync
clk
load
clk
next_addr
clk
reset
clk
reset_addr
clk
vsync
clk
x
clk
y
clk
SIGNAL_LIST_END
SIGNALS_NOT_ON_DISPLAY
active_DIFF
hsync_DIFF
load_DIFF
next_addr_DIFF
reset_addr_DIFF
vsync_DIFF
x_DIFF
y_DIFF
SIGNALS_NOT_ON_DISPLAY_END
MARKER_LIST_BEGIN
MARKER_LIST_END
MEASURE_LIST_BEGIN
MEASURE_LIST_END
SIGNAL_ORDER_BEGIN
clk
reset
active
hsync
load
next_addr
reset_addr
vsync
x
y
SIGNAL_ORDER_END
DIFFERENTIAL_CLKS_BEGIN
DIFFERENTIAL_CLKS_END
DIVIDERS_BEGIN
DIVIDERS_END
SIGPROPS_BEGIN
SIGPROPS_END
GROUPS_HIER_BEGIN
GROUPS_HIER_END
GROUPS_CHILDREN_BEGIN
GROUPS_CHILDREN_END
