ISim log file
Running: C:\Users\tramel\Documents\XilinxProjects\ReferenceDesign\ReferenceDesign\ReferenceDesign\ReferenceDesign_tf_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb C:/Users/tramel/Documents/XilinxProjects/ReferenceDesign/ReferenceDesign/ReferenceDesign/ReferenceDesign_tf_isim_beh.wdb 
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 30ms
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 20ms
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 20ms
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 30ms
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 30ms
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
ISim P.20131013 (signature 0x7708f090)
WARNING: A WEBPACK license was found.
WARNING: Please use Xilinx License Configuration Manager to check out a full ISim license.
WARNING: ISim will run in Lite mode. Please refer to the ISim documentation for more information on the differences between the Lite and the Full version.
This is a Lite version of ISim.
# run 1000 ns
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 200ms
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# run 150ms
Stopped at time : 235595275 ns : File "C:/Users/tramel/Documents/XilinxProjects/ReferenceDesign/ReferenceDesign/tramelblaze4.0.v" Line 209
# restart
# run 150ms
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
Stopped at time : 137048125 ns : File "C:/Users/tramel/Documents/XilinxProjects/ReferenceDesign/ReferenceDesign/ReferenceDesign.v" Line 43
# restart
# run 150ms
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 1.00us
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 30ms
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
# restart
# run 30ms
Simulator is doing circuit initialization process.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.stkr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Block Memory Generator CORE Generator module ReferenceDesign_tf.uut.tbt.tramelblaze.sr.inst.\native_mem_module.blk_mem_gen_v7_3_inst  is using a behavioral model for simulation which will not precisely model memory collision behavior.
Finished circuit initialization process.
