This is an 8-bit signed full adder with overflow detector using gate-level verilog code and a testbench to test it. 
for implementing this I used this picture:
![alt text](https://www.google.com/url?sa=i&url=https%3A%2F%2Felectronics.stackexchange.com%2Fquestions%2F162094%2Fhow-to-make-2-bit-or-more-half-adder-circuit&psig=AOvVaw3sKYi-TcSFPfnWJFC-k_SY&ust=1728555930868000&source=images&cd=vfe&opi=89978449&ved=0CBQQjRxqFwoTCKC6ze6LgYkDFQAAAAAdAAAAABAK)
