

================================================================
== Vitis HLS Report for 'Conv2D_HW_Pipeline_VITIS_LOOP_77_9'
================================================================
* Date:           Thu Apr  3 18:23:17 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        Vitis_Parallelization
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.584 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                     Loop Name                     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_72_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9  |        ?|        ?|        16|          1|          1|     ?|       yes|
        +---------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 19 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%iChannel_1 = alloca i32 1"   --->   Operation 20 'alloca' 'iChannel_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%indvar_flatten65 = alloca i32 1"   --->   Operation 21 'alloca' 'indvar_flatten65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%cy = alloca i32 1"   --->   Operation 22 'alloca' 'cy' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten104 = alloca i32 1"   --->   Operation 23 'alloca' 'indvar_flatten104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_10, i32 0, i32 0, void @empty_7, i32 0, i32 20000, void @empty_24, void @empty_25, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%input_r_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %input_r"   --->   Operation 25 'read' 'input_r_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%icmp_ln77_1_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln77_1"   --->   Operation 26 'read' 'icmp_ln77_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul_ln19_2_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln19_2"   --->   Operation 27 'read' 'mul_ln19_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mul_ln19_3_read = read i96 @_ssdm_op_Read.ap_auto.i96, i96 %mul_ln19_3"   --->   Operation 28 'read' 'mul_ln19_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %trunc_ln"   --->   Operation 29 'read' 'trunc_ln_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%inputHeight_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputHeight"   --->   Operation 30 'read' 'inputHeight_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%inputWidth_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %inputWidth"   --->   Operation 31 'read' 'inputWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%y_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %y"   --->   Operation 32 'read' 'y_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (1.58ns)   --->   "%store_ln0 = store i96 0, i96 %indvar_flatten104"   --->   Operation 33 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 34 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %cy"   --->   Operation 34 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 35 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten65"   --->   Operation 35 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 36 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %iChannel_1"   --->   Operation 36 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 37 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %x"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%br_ln0 = br void %for.inc79"   --->   Operation 38 'br' 'br_ln0' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 6.58>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%indvar_flatten65_load = load i64 %indvar_flatten65" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 39 'load' 'indvar_flatten65_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%indvar_flatten104_load = load i96 %indvar_flatten104" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 40 'load' 'indvar_flatten104_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (3.12ns)   --->   "%icmp_ln72 = icmp_eq  i96 %indvar_flatten104_load, i96 %mul_ln19_3_read" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 41 'icmp' 'icmp_ln72' <Predicate = true> <Delay = 3.12> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (4.43ns)   --->   "%add_ln72_3 = add i96 %indvar_flatten104_load, i96 1" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 42 'add' 'add_ln72_3' <Predicate = true> <Delay = 4.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 4.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln72 = br i1 %icmp_ln72, void %for.inc87.loopexit, void %VITIS_LOOP_89_10.loopexit.exitStub" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 43 'br' 'br_ln72' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (2.77ns)   --->   "%icmp_ln75 = icmp_eq  i64 %indvar_flatten65_load, i64 %mul_ln19_2_read" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 44 'icmp' 'icmp_ln75' <Predicate = (!icmp_ln72)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (3.52ns)   --->   "%add_ln75_4 = add i64 %indvar_flatten65_load, i64 1" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 45 'add' 'add_ln75_4' <Predicate = (!icmp_ln72)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.48ns)   --->   "%select_ln75_4 = select i1 %icmp_ln75, i64 1, i64 %add_ln75_4" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 46 'select' 'select_ln75_4' <Predicate = (!icmp_ln72)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (1.58ns)   --->   "%store_ln77 = store i96 %add_ln72_3, i96 %indvar_flatten104" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 47 'store' 'store_ln77' <Predicate = (!icmp_ln72)> <Delay = 1.58>
ST_2 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln77 = store i64 %select_ln75_4, i64 %indvar_flatten65" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 48 'store' 'store_ln77' <Predicate = (!icmp_ln72)> <Delay = 1.58>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc79" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 49 'br' 'br_ln77' <Predicate = (!icmp_ln72)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.58>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%first_iter_1 = phi i1 1, void %newFuncRoot, i1 0, void %arrayidx789.exit"   --->   Operation 50 'phi' 'first_iter_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%iChannel = load i32 %iChannel_1" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 51 'load' 'iChannel' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%trunc_ln75 = trunc i32 %iChannel" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 52 'trunc' 'trunc_ln75' <Predicate = (!icmp_ln75)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%x_load = load i32 %x" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 53 'load' 'x_load' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.69ns)   --->   "%select_ln72 = select i1 %icmp_ln75, i32 0, i32 %iChannel" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 54 'select' 'select_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns) (grouped into LUT with out node or_ln75)   --->   "%or_ln72 = or i1 %icmp_ln75, i1 %first_iter_1" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 55 'or' 'or_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 56 [1/1] (2.47ns)   --->   "%icmp_ln77 = icmp_eq  i32 %x_load, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 56 'icmp' 'icmp_ln77' <Predicate = (!icmp_ln72 & !icmp_ln75)> <Delay = 2.47> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.47> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.99ns)   --->   "%select_ln72_4 = select i1 %icmp_ln75, i1 %icmp_ln77_1_read, i1 %icmp_ln77" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 57 'select' 'select_ln72_4' <Predicate = (!icmp_ln72)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 58 [1/1] (2.55ns)   --->   "%add_ln75_1 = add i32 %select_ln72, i32 1" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 58 'add' 'add_ln75_1' <Predicate = (!icmp_ln72)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 59 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln75 = or i1 %select_ln72_4, i1 %or_ln72" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 59 'or' 'or_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln75)   --->   "%or_ln75_1 = or i1 %select_ln72_4, i1 %icmp_ln75" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 60 'or' 'or_ln75_1' <Predicate = (!icmp_ln72)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 61 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln75 = select i1 %or_ln75_1, i32 0, i32 %x_load" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 61 'select' 'select_ln75' <Predicate = (!icmp_ln72)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%trunc_ln75_1 = trunc i32 %add_ln75_1" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 62 'trunc' 'trunc_ln75_1' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.69ns)   --->   "%select_ln75_3 = select i1 %select_ln72_4, i32 %add_ln75_1, i32 %select_ln72" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 63 'select' 'select_ln75_3' <Predicate = (!icmp_ln72)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln77 = br i1 %or_ln75, void %for.inc79.split, void %for.first.iter.for.inc79" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 64 'br' 'br_ln77' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln81 = trunc i32 %select_ln75" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 65 'trunc' 'trunc_ln81' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (2.55ns)   --->   "%add_ln77 = add i32 %select_ln75, i32 1" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 66 'add' 'add_ln77' <Predicate = (!icmp_ln72)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (1.58ns)   --->   "%store_ln77 = store i32 %select_ln75_3, i32 %iChannel_1" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 67 'store' 'store_ln77' <Predicate = (!icmp_ln72)> <Delay = 1.58>
ST_3 : Operation 68 [1/1] (1.58ns)   --->   "%store_ln77 = store i32 %add_ln77, i32 %x" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 68 'store' 'store_ln77' <Predicate = (!icmp_ln72)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 6.91>
ST_4 : Operation 69 [2/2] (6.91ns)   --->   "%mul_ln75_1 = mul i32 %iChannel, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 69 'mul' 'mul_ln75_1' <Predicate = (!icmp_ln75 & !select_ln72_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 70 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln77 = mul i12 %trunc_ln75, i12 %trunc_ln_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 70 'mul' 'mul_ln77' <Predicate = (!icmp_ln75 & !select_ln72_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 71 [2/2] (6.91ns)   --->   "%mul_ln75_2 = mul i32 %add_ln75_1, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 71 'mul' 'mul_ln75_2' <Predicate = (!icmp_ln72 & select_ln72_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [4/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln77_1 = mul i12 %trunc_ln75_1, i12 %trunc_ln_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 72 'mul' 'mul_ln77_1' <Predicate = (!icmp_ln72 & select_ln72_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 6.91>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%cy_2 = load i32 %cy" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 73 'load' 'cy_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (2.55ns)   --->   "%add_ln72 = add i32 %cy_2, i32 %y_read" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 74 'add' 'add_ln72' <Predicate = true> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/2] (6.91ns)   --->   "%mul_ln75_1 = mul i32 %iChannel, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 75 'mul' 'mul_ln75_1' <Predicate = (!icmp_ln75 & !select_ln72_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln77 = mul i12 %trunc_ln75, i12 %trunc_ln_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 76 'mul' 'mul_ln77' <Predicate = (!icmp_ln75 & !select_ln72_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 77 [1/1] (2.55ns)   --->   "%add_ln72_1 = add i32 %cy_2, i32 1" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 77 'add' 'add_ln72_1' <Predicate = (!icmp_ln72)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 78 [1/1] (2.55ns)   --->   "%add_ln72_2 = add i32 %add_ln72_1, i32 %y_read" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 78 'add' 'add_ln72_2' <Predicate = (!icmp_ln72)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 79 [1/1] (0.69ns)   --->   "%select_ln72_1 = select i1 %icmp_ln75, i32 %add_ln72_1, i32 %cy_2" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 79 'select' 'select_ln72_1' <Predicate = (!icmp_ln72)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln72 = trunc i32 %select_ln72_1" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 80 'trunc' 'trunc_ln72' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (6.91ns)   --->   "%mul_ln75_2 = mul i32 %add_ln75_1, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 81 'mul' 'mul_ln75_2' <Predicate = (!icmp_ln72 & select_ln72_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 82 [3/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln77_1 = mul i12 %trunc_ln75_1, i12 %trunc_ln_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 82 'mul' 'mul_ln77_1' <Predicate = (!icmp_ln72 & select_ln72_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 83 [1/1] (0.95ns)   --->   "%switch_ln81 = switch i2 %trunc_ln72, void %arrayidx789.case.2, i2 0, void %arrayidx789.case.0, i2 1, void %arrayidx789.case.1" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 83 'switch' 'switch_ln81' <Predicate = (!icmp_ln72)> <Delay = 0.95>
ST_5 : Operation 84 [1/1] (1.58ns)   --->   "%store_ln77 = store i32 %select_ln72_1, i32 %cy" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 84 'store' 'store_ln77' <Predicate = (!icmp_ln72)> <Delay = 1.58>

State 6 <SV = 5> <Delay = 6.91>
ST_6 : Operation 85 [2/2] (6.91ns)   --->   "%mul_ln72 = mul i32 %add_ln72, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 85 'mul' 'mul_ln72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [2/2] (6.91ns)   --->   "%mul_ln75 = mul i32 %mul_ln75_1, i32 %inputHeight_read" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 86 'mul' 'mul_ln75' <Predicate = (!icmp_ln75 & !select_ln72_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln77 = mul i12 %trunc_ln75, i12 %trunc_ln_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 87 'mul' 'mul_ln77' <Predicate = (!icmp_ln75 & !select_ln72_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 88 [2/2] (6.91ns)   --->   "%mul_ln72_1 = mul i32 %add_ln72_2, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 88 'mul' 'mul_ln72_1' <Predicate = (!icmp_ln72)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 89 [2/2] (6.91ns)   --->   "%mul_ln75_3 = mul i32 %mul_ln75_2, i32 %inputHeight_read" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 89 'mul' 'mul_ln75_3' <Predicate = (!icmp_ln72 & select_ln72_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 90 [2/4] (2.15ns) (root node of the DSP)   --->   "%mul_ln77_1 = mul i12 %trunc_ln75_1, i12 %trunc_ln_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 90 'mul' 'mul_ln77_1' <Predicate = (!icmp_ln72 & select_ln72_4)> <Delay = 2.15> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 6.91>
ST_7 : Operation 91 [1/2] (6.91ns)   --->   "%mul_ln72 = mul i32 %add_ln72, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 91 'mul' 'mul_ln72' <Predicate = true> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/2] (6.91ns)   --->   "%mul_ln75 = mul i32 %mul_ln75_1, i32 %inputHeight_read" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 92 'mul' 'mul_ln75' <Predicate = (!icmp_ln75 & !select_ln72_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln77 = mul i12 %trunc_ln75, i12 %trunc_ln_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 93 'mul' 'mul_ln77' <Predicate = (!icmp_ln75 & !select_ln72_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 94 [1/2] (6.91ns)   --->   "%mul_ln72_1 = mul i32 %add_ln72_2, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 94 'mul' 'mul_ln72_1' <Predicate = (!icmp_ln72)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln75_1)   --->   "%select_ln72_3 = select i1 %icmp_ln75, i12 0, i12 %mul_ln77" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 95 'select' 'select_ln72_3' <Predicate = (!icmp_ln72 & !select_ln72_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 96 [1/2] (6.91ns)   --->   "%mul_ln75_3 = mul i32 %mul_ln75_2, i32 %inputHeight_read" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 96 'mul' 'mul_ln75_3' <Predicate = (!icmp_ln72 & select_ln72_4)> <Delay = 6.91> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 1> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/4] (0.00ns) (root node of the DSP)   --->   "%mul_ln77_1 = mul i12 %trunc_ln75_1, i12 %trunc_ln_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 97 'mul' 'mul_ln77_1' <Predicate = (!icmp_ln72 & select_ln72_4)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 98 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln75_1 = select i1 %select_ln72_4, i12 %mul_ln77_1, i12 %select_ln72_3" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 98 'select' 'select_ln75_1' <Predicate = (!icmp_ln72)> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (1.54ns)   --->   "%add_ln81 = add i12 %trunc_ln81, i12 %select_ln75_1" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 99 'add' 'add_ln81' <Predicate = (!icmp_ln72)> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.07>
ST_8 : Operation 100 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 100 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln75 = zext i32 %mul_ln72" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 101 'zext' 'zext_ln75' <Predicate = (!icmp_ln75 & !select_ln72_4)> <Delay = 0.00>
ST_8 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln75_1 = zext i32 %mul_ln75" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 102 'zext' 'zext_ln75_1' <Predicate = (!icmp_ln75 & !select_ln72_4)> <Delay = 0.00>
ST_8 : Operation 103 [1/1] (2.55ns)   --->   "%add_ln75 = add i33 %zext_ln75_1, i33 %zext_ln75" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 103 'add' 'add_ln75' <Predicate = (!icmp_ln75 & !select_ln72_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_2)   --->   "%select_ln72_2 = select i1 %icmp_ln75, i32 %mul_ln72_1, i32 %mul_ln72" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 104 'select' 'select_ln72_2' <Predicate = (!icmp_ln72 & select_ln72_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_2)   --->   "%zext_ln72 = zext i32 %select_ln72_2" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 105 'zext' 'zext_ln72' <Predicate = (!icmp_ln72 & select_ln72_4)> <Delay = 0.00>
ST_8 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_2)   --->   "%zext_ln75_2 = zext i32 %mul_ln75_3" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 106 'zext' 'zext_ln75_2' <Predicate = (!icmp_ln72 & select_ln72_4)> <Delay = 0.00>
ST_8 : Operation 107 [1/1] (2.55ns) (out node of the LUT)   --->   "%add_ln75_2 = add i33 %zext_ln75_2, i33 %zext_ln72" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 107 'add' 'add_ln75_2' <Predicate = (!icmp_ln72 & select_ln72_4)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_3)   --->   "%zext_ln75_3 = zext i32 %mul_ln72_1" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 108 'zext' 'zext_ln75_3' <Predicate = (!icmp_ln72 & icmp_ln75 & !select_ln72_4)> <Delay = 0.00>
ST_8 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_3)   --->   "%select_ln72_5 = select i1 %icmp_ln75, i33 %zext_ln75_3, i33 %add_ln75" [HLS_Midterm/conv2d.cpp:72]   --->   Operation 109 'select' 'select_ln72_5' <Predicate = (!icmp_ln72 & !select_ln72_4)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_3)   --->   "%select_ln75_2 = select i1 %select_ln72_4, i33 %add_ln75_2, i33 %select_ln72_5" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 110 'select' 'select_ln75_2' <Predicate = (!icmp_ln72)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_3)   --->   "%sext_ln77_mid2_v_v_v_v_v = bitconcatenate i35 @_ssdm_op_BitConcatenate.i35.i33.i2, i33 %select_ln75_2, i2 0" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 111 'bitconcatenate' 'sext_ln77_mid2_v_v_v_v_v' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node add_ln75_3)   --->   "%zext_ln75_4 = zext i35 %sext_ln77_mid2_v_v_v_v_v" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 112 'zext' 'zext_ln75_4' <Predicate = (!icmp_ln72)> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (3.52ns) (out node of the LUT)   --->   "%add_ln75_3 = add i64 %zext_ln75_4, i64 %input_r_read" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 113 'add' 'add_ln75_3' <Predicate = (!icmp_ln72)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%sext_ln77_mid2_v = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln75_3, i32 2, i32 63" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 114 'partselect' 'sext_ln77_mid2_v' <Predicate = (!icmp_ln72)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 7.30>
ST_9 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_72_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9_str"   --->   Operation 115 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 116 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_75_8_VITIS_LOOP_77_9_str"   --->   Operation 116 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln75 = sext i62 %sext_ln77_mid2_v" [HLS_Midterm/conv2d.cpp:75]   --->   Operation 117 'sext' 'sext_ln75' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 118 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln75" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 118 'getelementptr' 'gmem_addr' <Predicate = (or_ln75)> <Delay = 0.00>
ST_9 : Operation 119 [7/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 119 'readreq' 'empty' <Predicate = (or_ln75)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 120 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln75" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 120 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.30>
ST_10 : Operation 121 [6/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 121 'readreq' 'empty' <Predicate = (or_ln75)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 11 <SV = 10> <Delay = 7.30>
ST_11 : Operation 122 [5/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 122 'readreq' 'empty' <Predicate = (or_ln75)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 12 <SV = 11> <Delay = 7.30>
ST_12 : Operation 123 [4/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 123 'readreq' 'empty' <Predicate = (or_ln75)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 12> <Delay = 7.30>
ST_13 : Operation 124 [3/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 124 'readreq' 'empty' <Predicate = (or_ln75)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 13> <Delay = 7.30>
ST_14 : Operation 125 [2/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 125 'readreq' 'empty' <Predicate = (or_ln75)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 14> <Delay = 7.30>
ST_15 : Operation 126 [1/7] (7.30ns)   --->   "%empty = readreq i1 @_ssdm_op_ReadReq.m_axi.p1i32, i32 %gmem_addr, i32 %inputWidth_read" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 126 'readreq' 'empty' <Predicate = (or_ln75)> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_15 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln77 = br void %for.inc79.split" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 127 'br' 'br_ln77' <Predicate = (or_ln75)> <Delay = 0.00>

State 16 <SV = 15> <Delay = 7.30>
ST_16 : Operation 128 [1/1] (7.30ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 128 'read' 'gmem_addr_1_read' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_16 : Operation 141 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln72)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 129 [1/1] (0.00ns)   --->   "%specpipeline_ln78 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_7" [HLS_Midterm/conv2d.cpp:78]   --->   Operation 129 'specpipeline' 'specpipeline_ln78' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 130 [1/1] (0.00ns)   --->   "%specloopname_ln77 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [HLS_Midterm/conv2d.cpp:77]   --->   Operation 130 'specloopname' 'specloopname_ln77' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i12 %add_ln81" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 131 'zext' 'zext_ln81' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 132 [1/1] (0.00ns)   --->   "%row_buffer_addr = getelementptr i32 %row_buffer, i64 0, i64 %zext_ln81" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 132 'getelementptr' 'row_buffer_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 133 [1/1] (0.00ns)   --->   "%row_buffer_1_addr = getelementptr i32 %row_buffer_1, i64 0, i64 %zext_ln81" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 133 'getelementptr' 'row_buffer_1_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "%row_buffer_2_addr = getelementptr i32 %row_buffer_2, i64 0, i64 %zext_ln81" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 134 'getelementptr' 'row_buffer_2_addr' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (3.25ns)   --->   "%store_ln81 = store i32 %gmem_addr_1_read, i12 %row_buffer_1_addr" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 135 'store' 'store_ln81' <Predicate = (trunc_ln72 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx789.exit" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 136 'br' 'br_ln81' <Predicate = (trunc_ln72 == 1)> <Delay = 0.00>
ST_17 : Operation 137 [1/1] (3.25ns)   --->   "%store_ln81 = store i32 %gmem_addr_1_read, i12 %row_buffer_addr" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 137 'store' 'store_ln81' <Predicate = (trunc_ln72 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_17 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx789.exit" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 138 'br' 'br_ln81' <Predicate = (trunc_ln72 == 0)> <Delay = 0.00>
ST_17 : Operation 139 [1/1] (3.25ns)   --->   "%store_ln81 = store i32 %gmem_addr_1_read, i12 %row_buffer_2_addr" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 139 'store' 'store_ln81' <Predicate = (trunc_ln72 != 0 & trunc_ln72 != 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 4064> <RAM>
ST_17 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx789.exit" [HLS_Midterm/conv2d.cpp:81]   --->   Operation 140 'br' 'br_ln81' <Predicate = (trunc_ln72 != 0 & trunc_ln72 != 1)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ y]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputWidth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inputHeight]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln19_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ row_buffer_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buffer_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ row_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ mul_ln19_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ icmp_ln77_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
x                        (alloca        ) [ 011100000000000000]
iChannel_1               (alloca        ) [ 011100000000000000]
indvar_flatten65         (alloca        ) [ 011000000000000000]
cy                       (alloca        ) [ 011111000000000000]
indvar_flatten104        (alloca        ) [ 011000000000000000]
specinterface_ln0        (specinterface ) [ 000000000000000000]
input_r_read             (read          ) [ 011111111000000000]
icmp_ln77_1_read         (read          ) [ 011100000000000000]
mul_ln19_2_read          (read          ) [ 011000000000000000]
mul_ln19_3_read          (read          ) [ 011000000000000000]
trunc_ln_read            (read          ) [ 011111110000000000]
inputHeight_read         (read          ) [ 011111110000000000]
inputWidth_read          (read          ) [ 011111111111111100]
y_read                   (read          ) [ 011111000000000000]
store_ln0                (store         ) [ 000000000000000000]
store_ln0                (store         ) [ 000000000000000000]
store_ln0                (store         ) [ 000000000000000000]
store_ln0                (store         ) [ 000000000000000000]
store_ln0                (store         ) [ 000000000000000000]
br_ln0                   (br            ) [ 011100000000000000]
indvar_flatten65_load    (load          ) [ 000000000000000000]
indvar_flatten104_load   (load          ) [ 000000000000000000]
icmp_ln72                (icmp          ) [ 011111111111111111]
add_ln72_3               (add           ) [ 000000000000000000]
br_ln72                  (br            ) [ 000000000000000000]
icmp_ln75                (icmp          ) [ 010111111000000000]
add_ln75_4               (add           ) [ 000000000000000000]
select_ln75_4            (select        ) [ 000000000000000000]
store_ln77               (store         ) [ 000000000000000000]
store_ln77               (store         ) [ 000000000000000000]
br_ln77                  (br            ) [ 011100000000000000]
first_iter_1             (phi           ) [ 010100000000000000]
iChannel                 (load          ) [ 010011000000000000]
trunc_ln75               (trunc         ) [ 010011110000000000]
x_load                   (load          ) [ 000000000000000000]
select_ln72              (select        ) [ 000000000000000000]
or_ln72                  (or            ) [ 000000000000000000]
icmp_ln77                (icmp          ) [ 000000000000000000]
select_ln72_4            (select        ) [ 010011111000000000]
add_ln75_1               (add           ) [ 010011000000000000]
or_ln75                  (or            ) [ 010011111111111100]
or_ln75_1                (or            ) [ 000000000000000000]
select_ln75              (select        ) [ 000000000000000000]
trunc_ln75_1             (trunc         ) [ 010011110000000000]
select_ln75_3            (select        ) [ 000000000000000000]
br_ln77                  (br            ) [ 000000000000000000]
trunc_ln81               (trunc         ) [ 010011110000000000]
add_ln77                 (add           ) [ 000000000000000000]
store_ln77               (store         ) [ 000000000000000000]
store_ln77               (store         ) [ 000000000000000000]
cy_2                     (load          ) [ 000000000000000000]
add_ln72                 (add           ) [ 010000110000000000]
mul_ln75_1               (mul           ) [ 010000110000000000]
add_ln72_1               (add           ) [ 000000000000000000]
add_ln72_2               (add           ) [ 010000110000000000]
select_ln72_1            (select        ) [ 000000000000000000]
trunc_ln72               (trunc         ) [ 010000111111111111]
mul_ln75_2               (mul           ) [ 010000110000000000]
switch_ln81              (switch        ) [ 000000000000000000]
store_ln77               (store         ) [ 000000000000000000]
mul_ln72                 (mul           ) [ 010000001000000000]
mul_ln75                 (mul           ) [ 010000001000000000]
mul_ln77                 (mul           ) [ 000000000000000000]
mul_ln72_1               (mul           ) [ 010000001000000000]
select_ln72_3            (select        ) [ 000000000000000000]
mul_ln75_3               (mul           ) [ 010000001000000000]
mul_ln77_1               (mul           ) [ 000000000000000000]
select_ln75_1            (select        ) [ 000000000000000000]
add_ln81                 (add           ) [ 010000001111111111]
specbitsmap_ln0          (specbitsmap   ) [ 000000000000000000]
zext_ln75                (zext          ) [ 000000000000000000]
zext_ln75_1              (zext          ) [ 000000000000000000]
add_ln75                 (add           ) [ 000000000000000000]
select_ln72_2            (select        ) [ 000000000000000000]
zext_ln72                (zext          ) [ 000000000000000000]
zext_ln75_2              (zext          ) [ 000000000000000000]
add_ln75_2               (add           ) [ 000000000000000000]
zext_ln75_3              (zext          ) [ 000000000000000000]
select_ln72_5            (select        ) [ 000000000000000000]
select_ln75_2            (select        ) [ 000000000000000000]
sext_ln77_mid2_v_v_v_v_v (bitconcatenate) [ 000000000000000000]
zext_ln75_4              (zext          ) [ 000000000000000000]
add_ln75_3               (add           ) [ 000000000000000000]
sext_ln77_mid2_v         (partselect    ) [ 010000000100000000]
specloopname_ln0         (specloopname  ) [ 000000000000000000]
specloopname_ln0         (specloopname  ) [ 000000000000000000]
sext_ln75                (sext          ) [ 000000000000000000]
gmem_addr                (getelementptr ) [ 010000000011111100]
gmem_addr_1              (getelementptr ) [ 010000000011111110]
empty                    (readreq       ) [ 000000000000000000]
br_ln77                  (br            ) [ 000000000000000000]
gmem_addr_1_read         (read          ) [ 010000000000000001]
specpipeline_ln78        (specpipeline  ) [ 000000000000000000]
specloopname_ln77        (specloopname  ) [ 000000000000000000]
zext_ln81                (zext          ) [ 000000000000000000]
row_buffer_addr          (getelementptr ) [ 000000000000000000]
row_buffer_1_addr        (getelementptr ) [ 000000000000000000]
row_buffer_2_addr        (getelementptr ) [ 000000000000000000]
store_ln81               (store         ) [ 000000000000000000]
br_ln81                  (br            ) [ 000000000000000000]
store_ln81               (store         ) [ 000000000000000000]
br_ln81                  (br            ) [ 000000000000000000]
store_ln81               (store         ) [ 000000000000000000]
br_ln81                  (br            ) [ 000000000000000000]
ret_ln0                  (ret           ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="y">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="inputWidth">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputWidth"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="inputHeight">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inputHeight"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="trunc_ln">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mul_ln19_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln19_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="row_buffer_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_2"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="row_buffer_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer_1"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="row_buffer">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="row_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mul_ln19_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln19_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="icmp_ln77_1">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="icmp_ln77_1"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="input_r">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i96"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i12"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i35.i33.i2"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_72_7_VITIS_LOOP_75_8_VITIS_LOOP_77_9_str"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_75_8_VITIS_LOOP_77_9_str"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.p1i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_9"/></StgValue>
</bind>
</comp>

<comp id="96" class="1004" name="x_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="0"/>
<pin id="98" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="iChannel_1_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="1" slack="0"/>
<pin id="102" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="iChannel_1/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="indvar_flatten65_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten65/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="cy_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="cy/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="indvar_flatten104_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten104/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="input_r_read_read_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="64" slack="0"/>
<pin id="118" dir="0" index="1" bw="64" slack="0"/>
<pin id="119" dir="1" index="2" bw="64" slack="7"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_r_read/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="icmp_ln77_1_read_read_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="icmp_ln77_1_read/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="mul_ln19_2_read_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln19_2_read/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="mul_ln19_3_read_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="96" slack="0"/>
<pin id="136" dir="0" index="1" bw="96" slack="0"/>
<pin id="137" dir="1" index="2" bw="96" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln19_3_read/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="trunc_ln_read_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="12" slack="0"/>
<pin id="142" dir="0" index="1" bw="12" slack="0"/>
<pin id="143" dir="1" index="2" bw="12" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln_read/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="inputHeight_read_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="32" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="0"/>
<pin id="149" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputHeight_read/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="inputWidth_read_read_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="32" slack="0"/>
<pin id="155" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="inputWidth_read/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="y_read_read_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="0" index="1" bw="32" slack="0"/>
<pin id="161" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="y_read/1 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_readreq_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="1" slack="0"/>
<pin id="166" dir="0" index="1" bw="32" slack="0"/>
<pin id="167" dir="0" index="2" bw="32" slack="8"/>
<pin id="168" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="empty/9 "/>
</bind>
</comp>

<comp id="170" class="1004" name="gmem_addr_1_read_read_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="32" slack="0"/>
<pin id="172" dir="0" index="1" bw="32" slack="7"/>
<pin id="173" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="gmem_addr_1_read/16 "/>
</bind>
</comp>

<comp id="175" class="1004" name="row_buffer_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="12" slack="0"/>
<pin id="179" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_addr/17 "/>
</bind>
</comp>

<comp id="182" class="1004" name="row_buffer_1_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="12" slack="0"/>
<pin id="186" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_1_addr/17 "/>
</bind>
</comp>

<comp id="189" class="1004" name="row_buffer_2_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="12" slack="0"/>
<pin id="193" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="row_buffer_2_addr/17 "/>
</bind>
</comp>

<comp id="196" class="1004" name="store_ln81_access_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="12" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="1"/>
<pin id="199" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="200" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/17 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln81_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="12" slack="0"/>
<pin id="204" dir="0" index="1" bw="32" slack="1"/>
<pin id="205" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/17 "/>
</bind>
</comp>

<comp id="208" class="1004" name="store_ln81_access_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="12" slack="0"/>
<pin id="210" dir="0" index="1" bw="32" slack="1"/>
<pin id="211" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="212" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln81/17 "/>
</bind>
</comp>

<comp id="214" class="1005" name="first_iter_1_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="first_iter_1 (phireg) "/>
</bind>
</comp>

<comp id="219" class="1004" name="first_iter_1_phi_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="2"/>
<pin id="221" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="222" dir="0" index="2" bw="1" slack="1"/>
<pin id="223" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="224" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="first_iter_1/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="store_ln0_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="96" slack="0"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="store_ln0_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="32" slack="0"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="store_ln0_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="64" slack="0"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="store_ln0_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="32" slack="0"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln0_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="indvar_flatten65_load_load_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="1"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten65_load/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="indvar_flatten104_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="96" slack="1"/>
<pin id="257" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten104_load/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="icmp_ln72_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="96" slack="0"/>
<pin id="260" dir="0" index="1" bw="96" slack="1"/>
<pin id="261" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln72/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln72_3_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="96" slack="0"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="1" index="2" bw="96" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_3/2 "/>
</bind>
</comp>

<comp id="269" class="1004" name="icmp_ln75_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="64" slack="0"/>
<pin id="271" dir="0" index="1" bw="64" slack="1"/>
<pin id="272" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln75/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln75_4_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="64" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_4/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="select_ln75_4_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="64" slack="0"/>
<pin id="284" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_4/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="store_ln77_store_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="96" slack="0"/>
<pin id="290" dir="0" index="1" bw="96" slack="1"/>
<pin id="291" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="293" class="1004" name="store_ln77_store_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="64" slack="0"/>
<pin id="295" dir="0" index="1" bw="64" slack="1"/>
<pin id="296" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="iChannel_load_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="32" slack="2"/>
<pin id="300" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="iChannel/3 "/>
</bind>
</comp>

<comp id="301" class="1004" name="trunc_ln75_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="0"/>
<pin id="303" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="x_load_load_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="2"/>
<pin id="307" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_load/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="select_ln72_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="1" slack="1"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="0" index="2" bw="32" slack="0"/>
<pin id="312" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72/3 "/>
</bind>
</comp>

<comp id="315" class="1004" name="or_ln72_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="1" slack="1"/>
<pin id="317" dir="0" index="1" bw="1" slack="0"/>
<pin id="318" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln72/3 "/>
</bind>
</comp>

<comp id="320" class="1004" name="icmp_ln77_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="32" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="2"/>
<pin id="323" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln77/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="select_ln72_4_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="1" slack="1"/>
<pin id="327" dir="0" index="1" bw="1" slack="2"/>
<pin id="328" dir="0" index="2" bw="1" slack="0"/>
<pin id="329" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_4/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="add_ln75_1_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="0"/>
<pin id="333" dir="0" index="1" bw="1" slack="0"/>
<pin id="334" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_1/3 "/>
</bind>
</comp>

<comp id="337" class="1004" name="or_ln75_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="1" slack="0"/>
<pin id="339" dir="0" index="1" bw="1" slack="0"/>
<pin id="340" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75/3 "/>
</bind>
</comp>

<comp id="343" class="1004" name="or_ln75_1_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="1" slack="0"/>
<pin id="345" dir="0" index="1" bw="1" slack="1"/>
<pin id="346" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln75_1/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="select_ln75_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="1" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="32" slack="0"/>
<pin id="352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75/3 "/>
</bind>
</comp>

<comp id="356" class="1004" name="trunc_ln75_1_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="32" slack="0"/>
<pin id="358" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln75_1/3 "/>
</bind>
</comp>

<comp id="360" class="1004" name="select_ln75_3_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="1" slack="0"/>
<pin id="362" dir="0" index="1" bw="32" slack="0"/>
<pin id="363" dir="0" index="2" bw="32" slack="0"/>
<pin id="364" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_3/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="trunc_ln81_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="32" slack="0"/>
<pin id="370" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln81/3 "/>
</bind>
</comp>

<comp id="372" class="1004" name="add_ln77_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="32" slack="0"/>
<pin id="374" dir="0" index="1" bw="1" slack="0"/>
<pin id="375" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln77/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="store_ln77_store_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="32" slack="0"/>
<pin id="380" dir="0" index="1" bw="32" slack="2"/>
<pin id="381" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="383" class="1004" name="store_ln77_store_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="32" slack="0"/>
<pin id="385" dir="0" index="1" bw="32" slack="2"/>
<pin id="386" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/3 "/>
</bind>
</comp>

<comp id="388" class="1004" name="grp_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="32" slack="1"/>
<pin id="390" dir="0" index="1" bw="32" slack="3"/>
<pin id="391" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75_1/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="grp_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="32" slack="1"/>
<pin id="394" dir="0" index="1" bw="32" slack="3"/>
<pin id="395" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75_2/4 "/>
</bind>
</comp>

<comp id="396" class="1004" name="cy_2_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="32" slack="4"/>
<pin id="398" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="cy_2/5 "/>
</bind>
</comp>

<comp id="399" class="1004" name="add_ln72_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="32" slack="4"/>
<pin id="402" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/5 "/>
</bind>
</comp>

<comp id="404" class="1004" name="add_ln72_1_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="32" slack="0"/>
<pin id="406" dir="0" index="1" bw="1" slack="0"/>
<pin id="407" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_1/5 "/>
</bind>
</comp>

<comp id="410" class="1004" name="add_ln72_2_fu_410">
<pin_list>
<pin id="411" dir="0" index="0" bw="32" slack="0"/>
<pin id="412" dir="0" index="1" bw="32" slack="4"/>
<pin id="413" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72_2/5 "/>
</bind>
</comp>

<comp id="415" class="1004" name="select_ln72_1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="1" slack="3"/>
<pin id="417" dir="0" index="1" bw="32" slack="0"/>
<pin id="418" dir="0" index="2" bw="32" slack="0"/>
<pin id="419" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_1/5 "/>
</bind>
</comp>

<comp id="422" class="1004" name="trunc_ln72_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="32" slack="0"/>
<pin id="424" dir="1" index="1" bw="2" slack="12"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln72/5 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln77_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="32" slack="0"/>
<pin id="428" dir="0" index="1" bw="32" slack="4"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln77/5 "/>
</bind>
</comp>

<comp id="431" class="1004" name="grp_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="32" slack="1"/>
<pin id="433" dir="0" index="1" bw="32" slack="5"/>
<pin id="434" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln72/6 "/>
</bind>
</comp>

<comp id="435" class="1004" name="grp_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="32" slack="1"/>
<pin id="437" dir="0" index="1" bw="32" slack="5"/>
<pin id="438" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75/6 "/>
</bind>
</comp>

<comp id="439" class="1004" name="grp_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="0" index="1" bw="32" slack="5"/>
<pin id="442" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln72_1/6 "/>
</bind>
</comp>

<comp id="443" class="1004" name="grp_fu_443">
<pin_list>
<pin id="444" dir="0" index="0" bw="32" slack="1"/>
<pin id="445" dir="0" index="1" bw="32" slack="5"/>
<pin id="446" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln75_3/6 "/>
</bind>
</comp>

<comp id="447" class="1004" name="select_ln72_3_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="5"/>
<pin id="449" dir="0" index="1" bw="1" slack="0"/>
<pin id="450" dir="0" index="2" bw="12" slack="0"/>
<pin id="451" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_3/7 "/>
</bind>
</comp>

<comp id="453" class="1004" name="select_ln75_1_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="4"/>
<pin id="455" dir="0" index="1" bw="12" slack="0"/>
<pin id="456" dir="0" index="2" bw="12" slack="0"/>
<pin id="457" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_1/7 "/>
</bind>
</comp>

<comp id="459" class="1004" name="add_ln81_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="12" slack="4"/>
<pin id="461" dir="0" index="1" bw="12" slack="0"/>
<pin id="462" dir="1" index="2" bw="12" slack="10"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln81/7 "/>
</bind>
</comp>

<comp id="464" class="1004" name="zext_ln75_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="32" slack="1"/>
<pin id="466" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75/8 "/>
</bind>
</comp>

<comp id="467" class="1004" name="zext_ln75_1_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="32" slack="1"/>
<pin id="469" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_1/8 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln75_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="32" slack="0"/>
<pin id="472" dir="0" index="1" bw="32" slack="0"/>
<pin id="473" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75/8 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln72_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="6"/>
<pin id="478" dir="0" index="1" bw="32" slack="1"/>
<pin id="479" dir="0" index="2" bw="32" slack="1"/>
<pin id="480" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_2/8 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln72_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="0"/>
<pin id="483" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/8 "/>
</bind>
</comp>

<comp id="485" class="1004" name="zext_ln75_2_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="32" slack="1"/>
<pin id="487" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_2/8 "/>
</bind>
</comp>

<comp id="488" class="1004" name="add_ln75_2_fu_488">
<pin_list>
<pin id="489" dir="0" index="0" bw="32" slack="0"/>
<pin id="490" dir="0" index="1" bw="32" slack="0"/>
<pin id="491" dir="1" index="2" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_2/8 "/>
</bind>
</comp>

<comp id="494" class="1004" name="zext_ln75_3_fu_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="32" slack="1"/>
<pin id="496" dir="1" index="1" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_3/8 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln72_5_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="6"/>
<pin id="499" dir="0" index="1" bw="32" slack="0"/>
<pin id="500" dir="0" index="2" bw="33" slack="0"/>
<pin id="501" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln72_5/8 "/>
</bind>
</comp>

<comp id="504" class="1004" name="select_ln75_2_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="1" slack="5"/>
<pin id="506" dir="0" index="1" bw="33" slack="0"/>
<pin id="507" dir="0" index="2" bw="33" slack="0"/>
<pin id="508" dir="1" index="3" bw="33" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln75_2/8 "/>
</bind>
</comp>

<comp id="511" class="1004" name="sext_ln77_mid2_v_v_v_v_v_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="35" slack="0"/>
<pin id="513" dir="0" index="1" bw="33" slack="0"/>
<pin id="514" dir="0" index="2" bw="1" slack="0"/>
<pin id="515" dir="1" index="3" bw="35" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="sext_ln77_mid2_v_v_v_v_v/8 "/>
</bind>
</comp>

<comp id="519" class="1004" name="zext_ln75_4_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="35" slack="0"/>
<pin id="521" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln75_4/8 "/>
</bind>
</comp>

<comp id="523" class="1004" name="add_ln75_3_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="35" slack="0"/>
<pin id="525" dir="0" index="1" bw="64" slack="7"/>
<pin id="526" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln75_3/8 "/>
</bind>
</comp>

<comp id="528" class="1004" name="sext_ln77_mid2_v_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="62" slack="0"/>
<pin id="530" dir="0" index="1" bw="64" slack="0"/>
<pin id="531" dir="0" index="2" bw="3" slack="0"/>
<pin id="532" dir="0" index="3" bw="7" slack="0"/>
<pin id="533" dir="1" index="4" bw="62" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="sext_ln77_mid2_v/8 "/>
</bind>
</comp>

<comp id="538" class="1004" name="sext_ln75_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="62" slack="1"/>
<pin id="540" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln75/9 "/>
</bind>
</comp>

<comp id="541" class="1004" name="gmem_addr_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="32" slack="0"/>
<pin id="543" dir="0" index="1" bw="62" slack="0"/>
<pin id="544" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/9 "/>
</bind>
</comp>

<comp id="548" class="1004" name="gmem_addr_1_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="0"/>
<pin id="550" dir="0" index="1" bw="62" slack="0"/>
<pin id="551" dir="1" index="2" bw="32" slack="7"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr_1/9 "/>
</bind>
</comp>

<comp id="554" class="1004" name="zext_ln81_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="12" slack="10"/>
<pin id="556" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln81/17 "/>
</bind>
</comp>

<comp id="560" class="1007" name="grp_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="12" slack="1"/>
<pin id="562" dir="0" index="1" bw="12" slack="3"/>
<pin id="563" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77/4 "/>
</bind>
</comp>

<comp id="565" class="1007" name="grp_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="1"/>
<pin id="567" dir="0" index="1" bw="12" slack="3"/>
<pin id="568" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln77_1/4 "/>
</bind>
</comp>

<comp id="570" class="1005" name="x_reg_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="32" slack="0"/>
<pin id="572" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="577" class="1005" name="iChannel_1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="32" slack="0"/>
<pin id="579" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="iChannel_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="indvar_flatten65_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="64" slack="0"/>
<pin id="586" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten65 "/>
</bind>
</comp>

<comp id="591" class="1005" name="cy_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="32" slack="0"/>
<pin id="593" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="cy "/>
</bind>
</comp>

<comp id="598" class="1005" name="indvar_flatten104_reg_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="96" slack="0"/>
<pin id="600" dir="1" index="1" bw="96" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten104 "/>
</bind>
</comp>

<comp id="605" class="1005" name="input_r_read_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="64" slack="7"/>
<pin id="607" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="input_r_read "/>
</bind>
</comp>

<comp id="610" class="1005" name="icmp_ln77_1_read_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="1" slack="2"/>
<pin id="612" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="icmp_ln77_1_read "/>
</bind>
</comp>

<comp id="615" class="1005" name="mul_ln19_2_read_reg_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="64" slack="1"/>
<pin id="617" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_2_read "/>
</bind>
</comp>

<comp id="620" class="1005" name="mul_ln19_3_read_reg_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="96" slack="1"/>
<pin id="622" dir="1" index="1" bw="96" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln19_3_read "/>
</bind>
</comp>

<comp id="625" class="1005" name="trunc_ln_read_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="12" slack="3"/>
<pin id="627" dir="1" index="1" bw="12" slack="3"/>
</pin_list>
<bind>
<opset="trunc_ln_read "/>
</bind>
</comp>

<comp id="631" class="1005" name="inputHeight_read_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="32" slack="5"/>
<pin id="633" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="inputHeight_read "/>
</bind>
</comp>

<comp id="637" class="1005" name="inputWidth_read_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="32" slack="2"/>
<pin id="639" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="inputWidth_read "/>
</bind>
</comp>

<comp id="647" class="1005" name="y_read_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="32" slack="4"/>
<pin id="649" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="y_read "/>
</bind>
</comp>

<comp id="653" class="1005" name="icmp_ln72_reg_653">
<pin_list>
<pin id="654" dir="0" index="0" bw="1" slack="1"/>
<pin id="655" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln72 "/>
</bind>
</comp>

<comp id="657" class="1005" name="icmp_ln75_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="1"/>
<pin id="659" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln75 "/>
</bind>
</comp>

<comp id="669" class="1005" name="iChannel_reg_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="32" slack="1"/>
<pin id="671" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="iChannel "/>
</bind>
</comp>

<comp id="674" class="1005" name="trunc_ln75_reg_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="12" slack="1"/>
<pin id="676" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln75 "/>
</bind>
</comp>

<comp id="679" class="1005" name="select_ln72_4_reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="1" slack="1"/>
<pin id="681" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="select_ln72_4 "/>
</bind>
</comp>

<comp id="685" class="1005" name="add_ln75_1_reg_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="32" slack="1"/>
<pin id="687" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln75_1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="or_ln75_reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="1" slack="6"/>
<pin id="692" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln75 "/>
</bind>
</comp>

<comp id="694" class="1005" name="trunc_ln75_1_reg_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="12" slack="1"/>
<pin id="696" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln75_1 "/>
</bind>
</comp>

<comp id="699" class="1005" name="trunc_ln81_reg_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="12" slack="4"/>
<pin id="701" dir="1" index="1" bw="12" slack="4"/>
</pin_list>
<bind>
<opset="trunc_ln81 "/>
</bind>
</comp>

<comp id="704" class="1005" name="add_ln72_reg_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="32" slack="1"/>
<pin id="706" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72 "/>
</bind>
</comp>

<comp id="709" class="1005" name="mul_ln75_1_reg_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="32" slack="1"/>
<pin id="711" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln75_1 "/>
</bind>
</comp>

<comp id="714" class="1005" name="add_ln72_2_reg_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="32" slack="1"/>
<pin id="716" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln72_2 "/>
</bind>
</comp>

<comp id="719" class="1005" name="trunc_ln72_reg_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="2" slack="12"/>
<pin id="721" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln72 "/>
</bind>
</comp>

<comp id="723" class="1005" name="mul_ln75_2_reg_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="32" slack="1"/>
<pin id="725" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln75_2 "/>
</bind>
</comp>

<comp id="728" class="1005" name="mul_ln72_reg_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln72 "/>
</bind>
</comp>

<comp id="734" class="1005" name="mul_ln75_reg_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="1"/>
<pin id="736" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln75 "/>
</bind>
</comp>

<comp id="739" class="1005" name="mul_ln72_1_reg_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="1"/>
<pin id="741" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln72_1 "/>
</bind>
</comp>

<comp id="745" class="1005" name="mul_ln75_3_reg_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="32" slack="1"/>
<pin id="747" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln75_3 "/>
</bind>
</comp>

<comp id="750" class="1005" name="add_ln81_reg_750">
<pin_list>
<pin id="751" dir="0" index="0" bw="12" slack="10"/>
<pin id="752" dir="1" index="1" bw="12" slack="10"/>
</pin_list>
<bind>
<opset="add_ln81 "/>
</bind>
</comp>

<comp id="755" class="1005" name="sext_ln77_mid2_v_reg_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="62" slack="1"/>
<pin id="757" dir="1" index="1" bw="62" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln77_mid2_v "/>
</bind>
</comp>

<comp id="760" class="1005" name="gmem_addr_reg_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="32" slack="1"/>
<pin id="762" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="765" class="1005" name="gmem_addr_1_reg_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="7"/>
<pin id="767" dir="1" index="1" bw="32" slack="7"/>
</pin_list>
<bind>
<opset="gmem_addr_1 "/>
</bind>
</comp>

<comp id="770" class="1005" name="gmem_addr_1_read_reg_770">
<pin_list>
<pin id="771" dir="0" index="0" bw="32" slack="1"/>
<pin id="772" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="99"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="103"><net_src comp="24" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="107"><net_src comp="24" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="24" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="44" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="22" pin="0"/><net_sink comp="116" pin=1"/></net>

<net id="126"><net_src comp="46" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="127"><net_src comp="20" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="132"><net_src comp="44" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="48" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="50" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="52" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="6" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="156"><net_src comp="52" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="157"><net_src comp="4" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="162"><net_src comp="52" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="163"><net_src comp="2" pin="0"/><net_sink comp="158" pin=1"/></net>

<net id="169"><net_src comp="88" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="174"><net_src comp="90" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="180"><net_src comp="16" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="56" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="56" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="12" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="56" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="182" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="207"><net_src comp="175" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="189" pin="3"/><net_sink comp="208" pin=0"/></net>

<net id="217"><net_src comp="62" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="218"><net_src comp="64" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="225"><net_src comp="214" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="226"><net_src comp="214" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="231"><net_src comp="54" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="30" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="56" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="30" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="30" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="262"><net_src comp="255" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="267"><net_src comp="255" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="273"><net_src comp="252" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="278"><net_src comp="252" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="60" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="269" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="274" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="292"><net_src comp="263" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="297"><net_src comp="280" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="313"><net_src comp="30" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="314"><net_src comp="298" pin="1"/><net_sink comp="308" pin=2"/></net>

<net id="319"><net_src comp="219" pin="4"/><net_sink comp="315" pin=1"/></net>

<net id="324"><net_src comp="305" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="330"><net_src comp="320" pin="2"/><net_sink comp="325" pin=2"/></net>

<net id="335"><net_src comp="308" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="24" pin="0"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="325" pin="3"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="315" pin="2"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="325" pin="3"/><net_sink comp="343" pin=0"/></net>

<net id="353"><net_src comp="343" pin="2"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="30" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="355"><net_src comp="305" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="359"><net_src comp="331" pin="2"/><net_sink comp="356" pin=0"/></net>

<net id="365"><net_src comp="325" pin="3"/><net_sink comp="360" pin=0"/></net>

<net id="366"><net_src comp="331" pin="2"/><net_sink comp="360" pin=1"/></net>

<net id="367"><net_src comp="308" pin="3"/><net_sink comp="360" pin=2"/></net>

<net id="371"><net_src comp="348" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="376"><net_src comp="348" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="377"><net_src comp="24" pin="0"/><net_sink comp="372" pin=1"/></net>

<net id="382"><net_src comp="360" pin="3"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="372" pin="2"/><net_sink comp="383" pin=0"/></net>

<net id="403"><net_src comp="396" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="408"><net_src comp="396" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="409"><net_src comp="24" pin="0"/><net_sink comp="404" pin=1"/></net>

<net id="414"><net_src comp="404" pin="2"/><net_sink comp="410" pin=0"/></net>

<net id="420"><net_src comp="404" pin="2"/><net_sink comp="415" pin=1"/></net>

<net id="421"><net_src comp="396" pin="1"/><net_sink comp="415" pin=2"/></net>

<net id="425"><net_src comp="415" pin="3"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="415" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="452"><net_src comp="70" pin="0"/><net_sink comp="447" pin=1"/></net>

<net id="458"><net_src comp="447" pin="3"/><net_sink comp="453" pin=2"/></net>

<net id="463"><net_src comp="453" pin="3"/><net_sink comp="459" pin=1"/></net>

<net id="474"><net_src comp="467" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="464" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="484"><net_src comp="476" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="492"><net_src comp="485" pin="1"/><net_sink comp="488" pin=0"/></net>

<net id="493"><net_src comp="481" pin="1"/><net_sink comp="488" pin=1"/></net>

<net id="502"><net_src comp="494" pin="1"/><net_sink comp="497" pin=1"/></net>

<net id="503"><net_src comp="470" pin="2"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="488" pin="2"/><net_sink comp="504" pin=1"/></net>

<net id="510"><net_src comp="497" pin="3"/><net_sink comp="504" pin=2"/></net>

<net id="516"><net_src comp="74" pin="0"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="504" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="66" pin="0"/><net_sink comp="511" pin=2"/></net>

<net id="522"><net_src comp="511" pin="3"/><net_sink comp="519" pin=0"/></net>

<net id="527"><net_src comp="519" pin="1"/><net_sink comp="523" pin=0"/></net>

<net id="534"><net_src comp="76" pin="0"/><net_sink comp="528" pin=0"/></net>

<net id="535"><net_src comp="523" pin="2"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="78" pin="0"/><net_sink comp="528" pin=2"/></net>

<net id="537"><net_src comp="80" pin="0"/><net_sink comp="528" pin=3"/></net>

<net id="545"><net_src comp="0" pin="0"/><net_sink comp="541" pin=0"/></net>

<net id="546"><net_src comp="538" pin="1"/><net_sink comp="541" pin=1"/></net>

<net id="547"><net_src comp="541" pin="2"/><net_sink comp="164" pin=1"/></net>

<net id="552"><net_src comp="0" pin="0"/><net_sink comp="548" pin=0"/></net>

<net id="553"><net_src comp="538" pin="1"/><net_sink comp="548" pin=1"/></net>

<net id="557"><net_src comp="554" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="558"><net_src comp="554" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="559"><net_src comp="554" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="564"><net_src comp="560" pin="2"/><net_sink comp="447" pin=2"/></net>

<net id="569"><net_src comp="565" pin="2"/><net_sink comp="453" pin=1"/></net>

<net id="573"><net_src comp="96" pin="1"/><net_sink comp="570" pin=0"/></net>

<net id="574"><net_src comp="570" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="575"><net_src comp="570" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="576"><net_src comp="570" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="580"><net_src comp="100" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="378" pin=1"/></net>

<net id="587"><net_src comp="104" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="590"><net_src comp="584" pin="1"/><net_sink comp="293" pin=1"/></net>

<net id="594"><net_src comp="108" pin="1"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="426" pin=1"/></net>

<net id="601"><net_src comp="112" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="602"><net_src comp="598" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="603"><net_src comp="598" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="604"><net_src comp="598" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="608"><net_src comp="116" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="613"><net_src comp="122" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="618"><net_src comp="128" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="269" pin=1"/></net>

<net id="623"><net_src comp="134" pin="2"/><net_sink comp="620" pin=0"/></net>

<net id="624"><net_src comp="620" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="628"><net_src comp="140" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="560" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="565" pin=1"/></net>

<net id="634"><net_src comp="146" pin="2"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="443" pin=1"/></net>

<net id="640"><net_src comp="152" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="642"><net_src comp="637" pin="1"/><net_sink comp="388" pin=1"/></net>

<net id="643"><net_src comp="637" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="644"><net_src comp="637" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="645"><net_src comp="637" pin="1"/><net_sink comp="439" pin=1"/></net>

<net id="646"><net_src comp="637" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="650"><net_src comp="158" pin="2"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="652"><net_src comp="647" pin="1"/><net_sink comp="410" pin=1"/></net>

<net id="656"><net_src comp="258" pin="2"/><net_sink comp="653" pin=0"/></net>

<net id="660"><net_src comp="269" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="662"><net_src comp="657" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="663"><net_src comp="657" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="664"><net_src comp="657" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="665"><net_src comp="657" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="666"><net_src comp="657" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="667"><net_src comp="657" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="668"><net_src comp="657" pin="1"/><net_sink comp="497" pin=0"/></net>

<net id="672"><net_src comp="298" pin="1"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="677"><net_src comp="301" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="678"><net_src comp="674" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="682"><net_src comp="325" pin="3"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="453" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="688"><net_src comp="331" pin="2"/><net_sink comp="685" pin=0"/></net>

<net id="689"><net_src comp="685" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="693"><net_src comp="337" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="697"><net_src comp="356" pin="1"/><net_sink comp="694" pin=0"/></net>

<net id="698"><net_src comp="694" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="702"><net_src comp="368" pin="1"/><net_sink comp="699" pin=0"/></net>

<net id="703"><net_src comp="699" pin="1"/><net_sink comp="459" pin=0"/></net>

<net id="707"><net_src comp="399" pin="2"/><net_sink comp="704" pin=0"/></net>

<net id="708"><net_src comp="704" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="712"><net_src comp="388" pin="2"/><net_sink comp="709" pin=0"/></net>

<net id="713"><net_src comp="709" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="717"><net_src comp="410" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="718"><net_src comp="714" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="722"><net_src comp="422" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="726"><net_src comp="392" pin="2"/><net_sink comp="723" pin=0"/></net>

<net id="727"><net_src comp="723" pin="1"/><net_sink comp="443" pin=0"/></net>

<net id="731"><net_src comp="431" pin="2"/><net_sink comp="728" pin=0"/></net>

<net id="732"><net_src comp="728" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="733"><net_src comp="728" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="737"><net_src comp="435" pin="2"/><net_sink comp="734" pin=0"/></net>

<net id="738"><net_src comp="734" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="742"><net_src comp="439" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="476" pin=1"/></net>

<net id="744"><net_src comp="739" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="748"><net_src comp="443" pin="2"/><net_sink comp="745" pin=0"/></net>

<net id="749"><net_src comp="745" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="753"><net_src comp="459" pin="2"/><net_sink comp="750" pin=0"/></net>

<net id="754"><net_src comp="750" pin="1"/><net_sink comp="554" pin=0"/></net>

<net id="758"><net_src comp="528" pin="4"/><net_sink comp="755" pin=0"/></net>

<net id="759"><net_src comp="755" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="763"><net_src comp="541" pin="2"/><net_sink comp="760" pin=0"/></net>

<net id="764"><net_src comp="760" pin="1"/><net_sink comp="164" pin=1"/></net>

<net id="768"><net_src comp="548" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="769"><net_src comp="765" pin="1"/><net_sink comp="170" pin=1"/></net>

<net id="773"><net_src comp="170" pin="2"/><net_sink comp="770" pin=0"/></net>

<net id="774"><net_src comp="770" pin="1"/><net_sink comp="196" pin=1"/></net>

<net id="775"><net_src comp="770" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="776"><net_src comp="770" pin="1"/><net_sink comp="208" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: row_buffer_2 | {17 }
	Port: row_buffer_1 | {17 }
	Port: row_buffer | {17 }
 - Input state : 
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_77_9 : gmem | {9 10 11 12 13 14 15 16 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_77_9 : y | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_77_9 : inputWidth | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_77_9 : inputHeight | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_77_9 : trunc_ln | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_77_9 : mul_ln19_3 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_77_9 : mul_ln19_2 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_77_9 : icmp_ln77_1 | {1 }
	Port: Conv2D_HW_Pipeline_VITIS_LOOP_77_9 : input_r | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln72 : 1
		add_ln72_3 : 1
		br_ln72 : 2
		icmp_ln75 : 1
		add_ln75_4 : 1
		select_ln75_4 : 2
		store_ln77 : 2
		store_ln77 : 3
	State 3
		trunc_ln75 : 1
		select_ln72 : 1
		or_ln72 : 1
		icmp_ln77 : 1
		select_ln72_4 : 2
		add_ln75_1 : 2
		or_ln75 : 3
		or_ln75_1 : 3
		select_ln75 : 3
		trunc_ln75_1 : 3
		select_ln75_3 : 3
		br_ln77 : 3
		trunc_ln81 : 4
		add_ln77 : 4
		store_ln77 : 4
		store_ln77 : 5
	State 4
	State 5
		add_ln72 : 1
		add_ln72_1 : 1
		add_ln72_2 : 2
		select_ln72_1 : 2
		trunc_ln72 : 3
		switch_ln81 : 4
		store_ln77 : 3
	State 6
	State 7
		select_ln72_3 : 1
		select_ln75_1 : 2
		add_ln81 : 3
	State 8
		add_ln75 : 1
		zext_ln72 : 1
		add_ln75_2 : 2
		select_ln72_5 : 2
		select_ln75_2 : 3
		sext_ln77_mid2_v_v_v_v_v : 4
		zext_ln75_4 : 5
		add_ln75_3 : 6
		sext_ln77_mid2_v : 7
	State 9
		gmem_addr : 1
		empty : 2
		gmem_addr_1 : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
		row_buffer_addr : 1
		row_buffer_1_addr : 1
		row_buffer_2_addr : 1
		store_ln81 : 2
		store_ln81 : 2
		store_ln81 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|---------|
| Operation|         Functional Unit         |   DSP   |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|---------|
|          |            grp_fu_388           |    3    |   165   |    50   |
|          |            grp_fu_392           |    3    |   165   |    50   |
|          |            grp_fu_431           |    3    |   165   |    50   |
|    mul   |            grp_fu_435           |    3    |   165   |    50   |
|          |            grp_fu_439           |    3    |   165   |    50   |
|          |            grp_fu_443           |    3    |   165   |    50   |
|          |            grp_fu_560           |    1    |    0    |    0    |
|          |            grp_fu_565           |    1    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        add_ln72_3_fu_263        |    0    |    0    |   103   |
|          |        add_ln75_4_fu_274        |    0    |    0    |    71   |
|          |        add_ln75_1_fu_331        |    0    |    0    |    39   |
|          |         add_ln77_fu_372         |    0    |    0    |    39   |
|          |         add_ln72_fu_399         |    0    |    0    |    39   |
|    add   |        add_ln72_1_fu_404        |    0    |    0    |    39   |
|          |        add_ln72_2_fu_410        |    0    |    0    |    39   |
|          |         add_ln81_fu_459         |    0    |    0    |    12   |
|          |         add_ln75_fu_470         |    0    |    0    |    39   |
|          |        add_ln75_2_fu_488        |    0    |    0    |    39   |
|          |        add_ln75_3_fu_523        |    0    |    0    |    71   |
|----------|---------------------------------|---------|---------|---------|
|          |       select_ln75_4_fu_280      |    0    |    0    |    64   |
|          |        select_ln72_fu_308       |    0    |    0    |    32   |
|          |       select_ln72_4_fu_325      |    0    |    0    |    2    |
|          |        select_ln75_fu_348       |    0    |    0    |    32   |
|          |       select_ln75_3_fu_360      |    0    |    0    |    32   |
|  select  |       select_ln72_1_fu_415      |    0    |    0    |    32   |
|          |       select_ln72_3_fu_447      |    0    |    0    |    12   |
|          |       select_ln75_1_fu_453      |    0    |    0    |    12   |
|          |       select_ln72_2_fu_476      |    0    |    0    |    32   |
|          |       select_ln72_5_fu_497      |    0    |    0    |    33   |
|          |       select_ln75_2_fu_504      |    0    |    0    |    33   |
|----------|---------------------------------|---------|---------|---------|
|          |         icmp_ln72_fu_258        |    0    |    0    |    39   |
|   icmp   |         icmp_ln75_fu_269        |    0    |    0    |    29   |
|          |         icmp_ln77_fu_320        |    0    |    0    |    18   |
|----------|---------------------------------|---------|---------|---------|
|          |          or_ln72_fu_315         |    0    |    0    |    2    |
|    or    |          or_ln75_fu_337         |    0    |    0    |    2    |
|          |         or_ln75_1_fu_343        |    0    |    0    |    2    |
|----------|---------------------------------|---------|---------|---------|
|          |     input_r_read_read_fu_116    |    0    |    0    |    0    |
|          |   icmp_ln77_1_read_read_fu_122  |    0    |    0    |    0    |
|          |   mul_ln19_2_read_read_fu_128   |    0    |    0    |    0    |
|          |   mul_ln19_3_read_read_fu_134   |    0    |    0    |    0    |
|   read   |    trunc_ln_read_read_fu_140    |    0    |    0    |    0    |
|          |   inputHeight_read_read_fu_146  |    0    |    0    |    0    |
|          |   inputWidth_read_read_fu_152   |    0    |    0    |    0    |
|          |        y_read_read_fu_158       |    0    |    0    |    0    |
|          |   gmem_addr_1_read_read_fu_170  |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|  readreq |        grp_readreq_fu_164       |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |        trunc_ln75_fu_301        |    0    |    0    |    0    |
|   trunc  |       trunc_ln75_1_fu_356       |    0    |    0    |    0    |
|          |        trunc_ln81_fu_368        |    0    |    0    |    0    |
|          |        trunc_ln72_fu_422        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|          |         zext_ln75_fu_464        |    0    |    0    |    0    |
|          |        zext_ln75_1_fu_467       |    0    |    0    |    0    |
|          |         zext_ln72_fu_481        |    0    |    0    |    0    |
|   zext   |        zext_ln75_2_fu_485       |    0    |    0    |    0    |
|          |        zext_ln75_3_fu_494       |    0    |    0    |    0    |
|          |        zext_ln75_4_fu_519       |    0    |    0    |    0    |
|          |         zext_ln81_fu_554        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|bitconcatenate| sext_ln77_mid2_v_v_v_v_v_fu_511 |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|partselect|     sext_ln77_mid2_v_fu_528     |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   sext   |         sext_ln75_fu_538        |    0    |    0    |    0    |
|----------|---------------------------------|---------|---------|---------|
|   Total  |                                 |    20   |   990   |   1238  |
|----------|---------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln72_2_reg_714   |   32   |
|     add_ln72_reg_704    |   32   |
|    add_ln75_1_reg_685   |   32   |
|     add_ln81_reg_750    |   12   |
|        cy_reg_591       |   32   |
|   first_iter_1_reg_214  |    1   |
| gmem_addr_1_read_reg_770|   32   |
|   gmem_addr_1_reg_765   |   32   |
|    gmem_addr_reg_760    |   32   |
|    iChannel_1_reg_577   |   32   |
|     iChannel_reg_669    |   32   |
|    icmp_ln72_reg_653    |    1   |
|    icmp_ln75_reg_657    |    1   |
| icmp_ln77_1_read_reg_610|    1   |
|indvar_flatten104_reg_598|   96   |
| indvar_flatten65_reg_584|   64   |
| inputHeight_read_reg_631|   32   |
| inputWidth_read_reg_637 |   32   |
|   input_r_read_reg_605  |   64   |
| mul_ln19_2_read_reg_615 |   64   |
| mul_ln19_3_read_reg_620 |   96   |
|    mul_ln72_1_reg_739   |   32   |
|     mul_ln72_reg_728    |   32   |
|    mul_ln75_1_reg_709   |   32   |
|    mul_ln75_2_reg_723   |   32   |
|    mul_ln75_3_reg_745   |   32   |
|     mul_ln75_reg_734    |   32   |
|     or_ln75_reg_690     |    1   |
|  select_ln72_4_reg_679  |    1   |
| sext_ln77_mid2_v_reg_755|   62   |
|    trunc_ln72_reg_719   |    2   |
|   trunc_ln75_1_reg_694  |   12   |
|    trunc_ln75_reg_674   |   12   |
|    trunc_ln81_reg_699   |   12   |
|  trunc_ln_read_reg_625  |   12   |
|        x_reg_570        |   32   |
|      y_read_reg_647     |   32   |
+-------------------------+--------+
|          Total          |  1122  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|----------------------|------|------|------|--------||---------||---------|
|         Comp         |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|----------------------|------|------|------|--------||---------||---------|
|  grp_readreq_fu_164  |  p1  |   2  |  32  |   64   ||    9    |
| first_iter_1_reg_214 |  p0  |   2  |   1  |    2   |
|----------------------|------|------|------|--------||---------||---------|
|         Total        |      |      |      |   66   ||  3.176  ||    9    |
|----------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   20   |    -   |   990  |  1238  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |    9   |
|  Register |    -   |    -   |  1122  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   20   |    3   |  2112  |  1247  |
+-----------+--------+--------+--------+--------+
