/*
 * hs_ph.c
 *
 *  Created on: Nov 8, 2021
 *      Author: wei
 *	Description:
 *	This is used for HS-PH mode.
 *	In HS-PH mode, we have three dual-port RAMs, so we need to read/write from/to the three dual-port RAMS.
 *	A axi interface is used for completing the work.
 */
#include "string.h"
#include "xil_io.h"
#include "hs_ph.h"
//Cache_Mode()
//Description: It's used for setting the cache mode. Two modes can be set.
//parameter:   mode--0-RT mode. Microblaze core will do nothing in this mode. Everything is finished in FPGA.
//			         1-Cache mode. Microblaze core will read data from the cache ram. RT part will stop working.
char Cache_Mode(char mode){
	unsigned int tmp;
	tmp = Xil_In32(AXI_HS_PH_ADDR + AXI_CACHE_CFG_REG);
	tmp = tmp | (mode<<AXI_CACHE_READ_BIT);
	Xil_Out32(AXI_HS_PH_ADDR + AXI_CACHE_CFG_REG,tmp);
	return 0;
}
//Cache_Read()
//Description: It's used for read data from cache RAM.
//parameter: sel  --0-data will be read from Cache RAM0;
//				  1-data will be read from Cache RAM1.
//           cache--the data read from cache RAM will be stored here.
char Cache_Read(char sel, unsigned short *cache){
	Cache_Mode(1);
	unsigned int tmp;
	tmp = Xil_In32(AXI_HS_PH_ADDR + AXI_CACHE_CFG_REG);
	tmp = tmp | (sel << AXI_CACHE_SEL_BIT);
	Xil_Out32(AXI_HS_PH_ADDR + AXI_CACHE_CFG_REG, tmp);
	unsigned char i = 0;
	for(i=0;i<255;i++)
	{

	}
	return 0;
}

char Remap_Init(unsigned char *remap){
	return 0;
}

char Remap_Write(unsigned char *remap){
	return 0;
}

char Remap_Read(unsigned char *remap){
	return 0;
}

char BL_Write(unsigned short *bl){
	return 0;
}

char BL_Read(unsigned short *bl){
	return 0;
}




