# Reading C:/intelFPGA/19.1/modelsim_ase/tcl/vsim/pref.tcl
# do flipflop_run_msim_gate_vhdl.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work gate_work 
# Copying C:/intelFPGA/19.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {flipflop_6_1200mv_85c_slow.vho}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:30 on Nov 05,2023
# vcom -reportprogress 300 -93 -work work flipflop_6_1200mv_85c_slow.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package cycloneive_atom_pack
# -- Loading package cycloneive_components
# -- Compiling entity flipflop
# -- Compiling architecture structure of flipflop
# End time: 22:18:30 on Nov 05,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+Z:/Circuitoslogicosll/Relatorios/Relatorio_Terceira_Unidade/flipflop/Testsbences {Z:/Circuitoslogicosll/Relatorios/Relatorio_Terceira_Unidade/flipflop/Testsbences/flipflop_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:18:30 on Nov 05,2023
# vlog -reportprogress 300 -sv -work work "+incdir+Z:/Circuitoslogicosll/Relatorios/Relatorio_Terceira_Unidade/flipflop/Testsbences" Z:/Circuitoslogicosll/Relatorios/Relatorio_Terceira_Unidade/flipflop/Testsbences/flipflop_tb.sv 
# -- Compiling module flipflop_tb
# 
# Top level modules:
# 	flipflop_tb
# End time: 22:18:31 on Nov 05,2023, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -sdftyp /dut=flipflop_6_1200mv_85c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs="+acc" flipflop_tb
# vsim -t 1ps "+transport_int_delays" "+transport_path_delays" -sdftyp /dut=flipflop_6_1200mv_85c_vhd_slow.sdo -L altera -L cycloneive -L gate_work -L work -voptargs=""+acc"" flipflop_tb 
# Start time: 22:18:31 on Nov 05,2023
# Loading sv_std.std
# Loading work.flipflop_tb
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading cycloneive.cycloneive_atom_pack(body)
# Loading cycloneive.cycloneive_components
# Loading work.flipflop(structure)
# Loading ieee.std_logic_arith(body)
# Loading cycloneive.cycloneive_io_obuf(arch)
# Loading cycloneive.cycloneive_io_ibuf(arch)
# Loading cycloneive.cycloneive_clkctrl(vital_clkctrl)
# Loading cycloneive.cycloneive_ena_reg(behave)
# Loading altera.dffeas(vital_dffeas)
# Loading cycloneive.cycloneive_lcell_comb(vital_lcell_comb)
# Loading instances from flipflop_6_1200mv_85c_vhd_slow.sdo
# Loading timing data from flipflop_6_1200mv_85c_vhd_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /flipflop_tb File: Z:/Circuitoslogicosll/Relatorios/Relatorio_Terceira_Unidade/flipflop/Testsbences/flipflop_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#            Iniciando Testbench
#              | D | CLK | Q |
#             ---------------
#   linha  1 | 0000 | 0 | 0000 |
#   linha  2 | 0000 | 1 | 0000 |
#   linha  3 | 0001 | 0 | 0000 |
#   linha  4 | 0001 | 1 | 0001 |
#   linha  5 | 0010 | 0 | 0001 |
#   linha  6 | 0010 | 1 | 0010 |
#   linha  7 | 0011 | 0 | 0010 |
#   linha  8 | 0011 | 1 | 0011 |
#   linha  9 | 0100 | 0 | 0011 |
#   linha 10 | 0100 | 1 | 0100 |
#   linha 11 | 0101 | 0 | 0100 |
#   linha 12 | 0101 | 1 | 0101 |
#   linha 13 | 0110 | 0 | 0101 |
#   linha 14 | 0110 | 1 | 0110 |
#   linha 15 | 0111 | 0 | 0110 |
#   linha 16 | 0111 | 1 | 0111 |
#   linha 17 | 1000 | 0 | 0111 |
#   linha 18 | 1000 | 1 | 1000 |
#   linha 19 | 1001 | 0 | 1000 |
#   linha 20 | 1001 | 1 | 1001 |
#   linha 21 | 1010 | 0 | 1001 |
#   linha 22 | 1010 | 1 | 1010 |
#   linha 23 | 1011 | 0 | 1010 |
#   linha 24 | 1011 | 1 | 1011 |
#   linha 25 | 1100 | 0 | 1011 |
#   linha 26 | 1100 | 1 | 1100 |
#   linha 27 | 1101 | 0 | 1100 |
#   linha 28 | 1101 | 1 | 1101 |
#   linha 29 | 1110 | 0 | 1101 |
#   linha 30 | 1110 | 1 | 1110 |
#   linha 31 | 1111 | 0 | 1110 |
#   linha 32 | 1111 | 1 | 1111 |
# Testes Efetuados = 32
# Erros Encontrados = 0
# ** Note: $stop    : Z:/Circuitoslogicosll/Relatorios/Relatorio_Terceira_Unidade/flipflop/Testsbences/flipflop_tb.sv(67)
#    Time: 660 ns  Iteration: 0  Instance: /flipflop_tb
# Break in Module flipflop_tb at Z:/Circuitoslogicosll/Relatorios/Relatorio_Terceira_Unidade/flipflop/Testsbences/flipflop_tb.sv line 67
# End time: 22:19:21 on Nov 05,2023, Elapsed time: 0:00:50
# Errors: 0, Warnings: 0
