0.7
2020.2
Apr 18 2022
15:53:03
/home/reshiram/proj/SysvDevEnv/include/stddef.vh,1663865259,verilog,,,,,,,,,,,,
/home/reshiram/proj/SysvDevEnv/rtl/sample_com.sv,1663865259,systemVerilog,,/home/reshiram/proj/SysvDevEnv/test/tb/sample_com_test.sv,/home/reshiram/proj/SysvDevEnv/include/stddef.vh,sample_com,,uvm,../../../../../../../include;../../../../../../include,SIMULATION=;WAVE_DUMP=,,,,
/home/reshiram/proj/SysvDevEnv/test/include/sim.vh,1663865259,verilog,,,,,,,,,,,,
/home/reshiram/proj/SysvDevEnv/test/include/waves.vh,1663865259,verilog,,,,,,,,,,,,
/home/reshiram/proj/SysvDevEnv/test/tb/sample_com_test.sv,1663865259,systemVerilog,,,/home/reshiram/proj/SysvDevEnv/include/stddef.vh;/home/reshiram/proj/SysvDevEnv/test/include/sim.vh;/home/reshiram/proj/SysvDevEnv/test/include/waves.vh,sample_com_test,,uvm,../../../../../../../include;../../../../../../include,SIMULATION=;WAVE_DUMP=,,,,
/home/reshiram/proj/SysvDevEnv/test/xilinx/sample_com/sample_com.sim/sim_1/behav/xsim/glbl.v,1649976174,verilog,,,,glbl,,uvm,,,,,,
