
postureitor_g0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000b8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003ef0  080000b8  080000b8  000100b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000118  08003fa8  08003fa8  00013fa8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080040c0  080040c0  00020084  2**0
                  CONTENTS
  4 .ARM          00000000  080040c0  080040c0  00020084  2**0
                  CONTENTS
  5 .preinit_array 00000000  080040c0  080040c0  00020084  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080040c0  080040c0  000140c0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080040c4  080040c4  000140c4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000084  20000000  080040c8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000000b0  20000084  0800414c  00020084  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000134  0800414c  00020134  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00020084  2**0
                  CONTENTS, READONLY
 12 .debug_info   000065d3  00000000  00000000  000200ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001636  00000000  00000000  0002667f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000006b0  00000000  00000000  00027cb8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000005f8  00000000  00000000  00028368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00015273  00000000  00000000  00028960  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00007b61  00000000  00000000  0003dbd3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000872a2  00000000  00000000  00045734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000cc9d6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001a90  00000000  00000000  000cca28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000b8 <__do_global_dtors_aux>:
 80000b8:	b510      	push	{r4, lr}
 80000ba:	4c06      	ldr	r4, [pc, #24]	; (80000d4 <__do_global_dtors_aux+0x1c>)
 80000bc:	7823      	ldrb	r3, [r4, #0]
 80000be:	2b00      	cmp	r3, #0
 80000c0:	d107      	bne.n	80000d2 <__do_global_dtors_aux+0x1a>
 80000c2:	4b05      	ldr	r3, [pc, #20]	; (80000d8 <__do_global_dtors_aux+0x20>)
 80000c4:	2b00      	cmp	r3, #0
 80000c6:	d002      	beq.n	80000ce <__do_global_dtors_aux+0x16>
 80000c8:	4804      	ldr	r0, [pc, #16]	; (80000dc <__do_global_dtors_aux+0x24>)
 80000ca:	e000      	b.n	80000ce <__do_global_dtors_aux+0x16>
 80000cc:	bf00      	nop
 80000ce:	2301      	movs	r3, #1
 80000d0:	7023      	strb	r3, [r4, #0]
 80000d2:	bd10      	pop	{r4, pc}
 80000d4:	20000084 	.word	0x20000084
 80000d8:	00000000 	.word	0x00000000
 80000dc:	08003f90 	.word	0x08003f90

080000e0 <frame_dummy>:
 80000e0:	4b04      	ldr	r3, [pc, #16]	; (80000f4 <frame_dummy+0x14>)
 80000e2:	b510      	push	{r4, lr}
 80000e4:	2b00      	cmp	r3, #0
 80000e6:	d003      	beq.n	80000f0 <frame_dummy+0x10>
 80000e8:	4903      	ldr	r1, [pc, #12]	; (80000f8 <frame_dummy+0x18>)
 80000ea:	4804      	ldr	r0, [pc, #16]	; (80000fc <frame_dummy+0x1c>)
 80000ec:	e000      	b.n	80000f0 <frame_dummy+0x10>
 80000ee:	bf00      	nop
 80000f0:	bd10      	pop	{r4, pc}
 80000f2:	46c0      	nop			; (mov r8, r8)
 80000f4:	00000000 	.word	0x00000000
 80000f8:	20000088 	.word	0x20000088
 80000fc:	08003f90 	.word	0x08003f90

08000100 <__udivsi3>:
 8000100:	2200      	movs	r2, #0
 8000102:	0843      	lsrs	r3, r0, #1
 8000104:	428b      	cmp	r3, r1
 8000106:	d374      	bcc.n	80001f2 <__udivsi3+0xf2>
 8000108:	0903      	lsrs	r3, r0, #4
 800010a:	428b      	cmp	r3, r1
 800010c:	d35f      	bcc.n	80001ce <__udivsi3+0xce>
 800010e:	0a03      	lsrs	r3, r0, #8
 8000110:	428b      	cmp	r3, r1
 8000112:	d344      	bcc.n	800019e <__udivsi3+0x9e>
 8000114:	0b03      	lsrs	r3, r0, #12
 8000116:	428b      	cmp	r3, r1
 8000118:	d328      	bcc.n	800016c <__udivsi3+0x6c>
 800011a:	0c03      	lsrs	r3, r0, #16
 800011c:	428b      	cmp	r3, r1
 800011e:	d30d      	bcc.n	800013c <__udivsi3+0x3c>
 8000120:	22ff      	movs	r2, #255	; 0xff
 8000122:	0209      	lsls	r1, r1, #8
 8000124:	ba12      	rev	r2, r2
 8000126:	0c03      	lsrs	r3, r0, #16
 8000128:	428b      	cmp	r3, r1
 800012a:	d302      	bcc.n	8000132 <__udivsi3+0x32>
 800012c:	1212      	asrs	r2, r2, #8
 800012e:	0209      	lsls	r1, r1, #8
 8000130:	d065      	beq.n	80001fe <__udivsi3+0xfe>
 8000132:	0b03      	lsrs	r3, r0, #12
 8000134:	428b      	cmp	r3, r1
 8000136:	d319      	bcc.n	800016c <__udivsi3+0x6c>
 8000138:	e000      	b.n	800013c <__udivsi3+0x3c>
 800013a:	0a09      	lsrs	r1, r1, #8
 800013c:	0bc3      	lsrs	r3, r0, #15
 800013e:	428b      	cmp	r3, r1
 8000140:	d301      	bcc.n	8000146 <__udivsi3+0x46>
 8000142:	03cb      	lsls	r3, r1, #15
 8000144:	1ac0      	subs	r0, r0, r3
 8000146:	4152      	adcs	r2, r2
 8000148:	0b83      	lsrs	r3, r0, #14
 800014a:	428b      	cmp	r3, r1
 800014c:	d301      	bcc.n	8000152 <__udivsi3+0x52>
 800014e:	038b      	lsls	r3, r1, #14
 8000150:	1ac0      	subs	r0, r0, r3
 8000152:	4152      	adcs	r2, r2
 8000154:	0b43      	lsrs	r3, r0, #13
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x5e>
 800015a:	034b      	lsls	r3, r1, #13
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b03      	lsrs	r3, r0, #12
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x6a>
 8000166:	030b      	lsls	r3, r1, #12
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0ac3      	lsrs	r3, r0, #11
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x76>
 8000172:	02cb      	lsls	r3, r1, #11
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0a83      	lsrs	r3, r0, #10
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x82>
 800017e:	028b      	lsls	r3, r1, #10
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0a43      	lsrs	r3, r0, #9
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x8e>
 800018a:	024b      	lsls	r3, r1, #9
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a03      	lsrs	r3, r0, #8
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x9a>
 8000196:	020b      	lsls	r3, r1, #8
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	d2cd      	bcs.n	800013a <__udivsi3+0x3a>
 800019e:	09c3      	lsrs	r3, r0, #7
 80001a0:	428b      	cmp	r3, r1
 80001a2:	d301      	bcc.n	80001a8 <__udivsi3+0xa8>
 80001a4:	01cb      	lsls	r3, r1, #7
 80001a6:	1ac0      	subs	r0, r0, r3
 80001a8:	4152      	adcs	r2, r2
 80001aa:	0983      	lsrs	r3, r0, #6
 80001ac:	428b      	cmp	r3, r1
 80001ae:	d301      	bcc.n	80001b4 <__udivsi3+0xb4>
 80001b0:	018b      	lsls	r3, r1, #6
 80001b2:	1ac0      	subs	r0, r0, r3
 80001b4:	4152      	adcs	r2, r2
 80001b6:	0943      	lsrs	r3, r0, #5
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xc0>
 80001bc:	014b      	lsls	r3, r1, #5
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0903      	lsrs	r3, r0, #4
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xcc>
 80001c8:	010b      	lsls	r3, r1, #4
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	08c3      	lsrs	r3, r0, #3
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xd8>
 80001d4:	00cb      	lsls	r3, r1, #3
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0883      	lsrs	r3, r0, #2
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xe4>
 80001e0:	008b      	lsls	r3, r1, #2
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	0843      	lsrs	r3, r0, #1
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xf0>
 80001ec:	004b      	lsls	r3, r1, #1
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	1a41      	subs	r1, r0, r1
 80001f4:	d200      	bcs.n	80001f8 <__udivsi3+0xf8>
 80001f6:	4601      	mov	r1, r0
 80001f8:	4152      	adcs	r2, r2
 80001fa:	4610      	mov	r0, r2
 80001fc:	4770      	bx	lr
 80001fe:	e7ff      	b.n	8000200 <__udivsi3+0x100>
 8000200:	b501      	push	{r0, lr}
 8000202:	2000      	movs	r0, #0
 8000204:	f000 f806 	bl	8000214 <__aeabi_idiv0>
 8000208:	bd02      	pop	{r1, pc}
 800020a:	46c0      	nop			; (mov r8, r8)

0800020c <__aeabi_uidivmod>:
 800020c:	2900      	cmp	r1, #0
 800020e:	d0f7      	beq.n	8000200 <__udivsi3+0x100>
 8000210:	e776      	b.n	8000100 <__udivsi3>
 8000212:	4770      	bx	lr

08000214 <__aeabi_idiv0>:
 8000214:	4770      	bx	lr
 8000216:	46c0      	nop			; (mov r8, r8)

08000218 <__aeabi_cfrcmple>:
 8000218:	4684      	mov	ip, r0
 800021a:	0008      	movs	r0, r1
 800021c:	4661      	mov	r1, ip
 800021e:	e7ff      	b.n	8000220 <__aeabi_cfcmpeq>

08000220 <__aeabi_cfcmpeq>:
 8000220:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8000222:	f000 fb6d 	bl	8000900 <__lesf2>
 8000226:	2800      	cmp	r0, #0
 8000228:	d401      	bmi.n	800022e <__aeabi_cfcmpeq+0xe>
 800022a:	2100      	movs	r1, #0
 800022c:	42c8      	cmn	r0, r1
 800022e:	bd1f      	pop	{r0, r1, r2, r3, r4, pc}

08000230 <__aeabi_fcmpeq>:
 8000230:	b510      	push	{r4, lr}
 8000232:	f000 faf9 	bl	8000828 <__eqsf2>
 8000236:	4240      	negs	r0, r0
 8000238:	3001      	adds	r0, #1
 800023a:	bd10      	pop	{r4, pc}

0800023c <__aeabi_fcmplt>:
 800023c:	b510      	push	{r4, lr}
 800023e:	f000 fb5f 	bl	8000900 <__lesf2>
 8000242:	2800      	cmp	r0, #0
 8000244:	db01      	blt.n	800024a <__aeabi_fcmplt+0xe>
 8000246:	2000      	movs	r0, #0
 8000248:	bd10      	pop	{r4, pc}
 800024a:	2001      	movs	r0, #1
 800024c:	bd10      	pop	{r4, pc}
 800024e:	46c0      	nop			; (mov r8, r8)

08000250 <__aeabi_fcmple>:
 8000250:	b510      	push	{r4, lr}
 8000252:	f000 fb55 	bl	8000900 <__lesf2>
 8000256:	2800      	cmp	r0, #0
 8000258:	dd01      	ble.n	800025e <__aeabi_fcmple+0xe>
 800025a:	2000      	movs	r0, #0
 800025c:	bd10      	pop	{r4, pc}
 800025e:	2001      	movs	r0, #1
 8000260:	bd10      	pop	{r4, pc}
 8000262:	46c0      	nop			; (mov r8, r8)

08000264 <__aeabi_fcmpgt>:
 8000264:	b510      	push	{r4, lr}
 8000266:	f000 fb05 	bl	8000874 <__gesf2>
 800026a:	2800      	cmp	r0, #0
 800026c:	dc01      	bgt.n	8000272 <__aeabi_fcmpgt+0xe>
 800026e:	2000      	movs	r0, #0
 8000270:	bd10      	pop	{r4, pc}
 8000272:	2001      	movs	r0, #1
 8000274:	bd10      	pop	{r4, pc}
 8000276:	46c0      	nop			; (mov r8, r8)

08000278 <__aeabi_fcmpge>:
 8000278:	b510      	push	{r4, lr}
 800027a:	f000 fafb 	bl	8000874 <__gesf2>
 800027e:	2800      	cmp	r0, #0
 8000280:	da01      	bge.n	8000286 <__aeabi_fcmpge+0xe>
 8000282:	2000      	movs	r0, #0
 8000284:	bd10      	pop	{r4, pc}
 8000286:	2001      	movs	r0, #1
 8000288:	bd10      	pop	{r4, pc}
 800028a:	46c0      	nop			; (mov r8, r8)

0800028c <__aeabi_f2uiz>:
 800028c:	219e      	movs	r1, #158	; 0x9e
 800028e:	b510      	push	{r4, lr}
 8000290:	05c9      	lsls	r1, r1, #23
 8000292:	1c04      	adds	r4, r0, #0
 8000294:	f7ff fff0 	bl	8000278 <__aeabi_fcmpge>
 8000298:	2800      	cmp	r0, #0
 800029a:	d103      	bne.n	80002a4 <__aeabi_f2uiz+0x18>
 800029c:	1c20      	adds	r0, r4, #0
 800029e:	f000 fe5d 	bl	8000f5c <__aeabi_f2iz>
 80002a2:	bd10      	pop	{r4, pc}
 80002a4:	219e      	movs	r1, #158	; 0x9e
 80002a6:	1c20      	adds	r0, r4, #0
 80002a8:	05c9      	lsls	r1, r1, #23
 80002aa:	f000 fc93 	bl	8000bd4 <__aeabi_fsub>
 80002ae:	f000 fe55 	bl	8000f5c <__aeabi_f2iz>
 80002b2:	2380      	movs	r3, #128	; 0x80
 80002b4:	061b      	lsls	r3, r3, #24
 80002b6:	469c      	mov	ip, r3
 80002b8:	4460      	add	r0, ip
 80002ba:	e7f2      	b.n	80002a2 <__aeabi_f2uiz+0x16>

080002bc <__aeabi_fadd>:
 80002bc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80002be:	46c6      	mov	lr, r8
 80002c0:	0243      	lsls	r3, r0, #9
 80002c2:	0a5b      	lsrs	r3, r3, #9
 80002c4:	024e      	lsls	r6, r1, #9
 80002c6:	0045      	lsls	r5, r0, #1
 80002c8:	004f      	lsls	r7, r1, #1
 80002ca:	00da      	lsls	r2, r3, #3
 80002cc:	0fc4      	lsrs	r4, r0, #31
 80002ce:	469c      	mov	ip, r3
 80002d0:	0a70      	lsrs	r0, r6, #9
 80002d2:	4690      	mov	r8, r2
 80002d4:	b500      	push	{lr}
 80002d6:	0e2d      	lsrs	r5, r5, #24
 80002d8:	0e3f      	lsrs	r7, r7, #24
 80002da:	0fc9      	lsrs	r1, r1, #31
 80002dc:	09b6      	lsrs	r6, r6, #6
 80002de:	428c      	cmp	r4, r1
 80002e0:	d04b      	beq.n	800037a <__aeabi_fadd+0xbe>
 80002e2:	1bea      	subs	r2, r5, r7
 80002e4:	2a00      	cmp	r2, #0
 80002e6:	dd36      	ble.n	8000356 <__aeabi_fadd+0x9a>
 80002e8:	2f00      	cmp	r7, #0
 80002ea:	d061      	beq.n	80003b0 <__aeabi_fadd+0xf4>
 80002ec:	2dff      	cmp	r5, #255	; 0xff
 80002ee:	d100      	bne.n	80002f2 <__aeabi_fadd+0x36>
 80002f0:	e0ad      	b.n	800044e <__aeabi_fadd+0x192>
 80002f2:	2380      	movs	r3, #128	; 0x80
 80002f4:	04db      	lsls	r3, r3, #19
 80002f6:	431e      	orrs	r6, r3
 80002f8:	2a1b      	cmp	r2, #27
 80002fa:	dc00      	bgt.n	80002fe <__aeabi_fadd+0x42>
 80002fc:	e0d3      	b.n	80004a6 <__aeabi_fadd+0x1ea>
 80002fe:	2001      	movs	r0, #1
 8000300:	4643      	mov	r3, r8
 8000302:	1a18      	subs	r0, r3, r0
 8000304:	0143      	lsls	r3, r0, #5
 8000306:	d400      	bmi.n	800030a <__aeabi_fadd+0x4e>
 8000308:	e08c      	b.n	8000424 <__aeabi_fadd+0x168>
 800030a:	0180      	lsls	r0, r0, #6
 800030c:	0987      	lsrs	r7, r0, #6
 800030e:	0038      	movs	r0, r7
 8000310:	f000 fed4 	bl	80010bc <__clzsi2>
 8000314:	3805      	subs	r0, #5
 8000316:	4087      	lsls	r7, r0
 8000318:	4285      	cmp	r5, r0
 800031a:	dc00      	bgt.n	800031e <__aeabi_fadd+0x62>
 800031c:	e0b6      	b.n	800048c <__aeabi_fadd+0x1d0>
 800031e:	1a2d      	subs	r5, r5, r0
 8000320:	48b3      	ldr	r0, [pc, #716]	; (80005f0 <__aeabi_fadd+0x334>)
 8000322:	4038      	ands	r0, r7
 8000324:	0743      	lsls	r3, r0, #29
 8000326:	d004      	beq.n	8000332 <__aeabi_fadd+0x76>
 8000328:	230f      	movs	r3, #15
 800032a:	4003      	ands	r3, r0
 800032c:	2b04      	cmp	r3, #4
 800032e:	d000      	beq.n	8000332 <__aeabi_fadd+0x76>
 8000330:	3004      	adds	r0, #4
 8000332:	0143      	lsls	r3, r0, #5
 8000334:	d400      	bmi.n	8000338 <__aeabi_fadd+0x7c>
 8000336:	e078      	b.n	800042a <__aeabi_fadd+0x16e>
 8000338:	1c6a      	adds	r2, r5, #1
 800033a:	2dfe      	cmp	r5, #254	; 0xfe
 800033c:	d065      	beq.n	800040a <__aeabi_fadd+0x14e>
 800033e:	0180      	lsls	r0, r0, #6
 8000340:	0a43      	lsrs	r3, r0, #9
 8000342:	469c      	mov	ip, r3
 8000344:	b2d2      	uxtb	r2, r2
 8000346:	4663      	mov	r3, ip
 8000348:	05d0      	lsls	r0, r2, #23
 800034a:	4318      	orrs	r0, r3
 800034c:	07e4      	lsls	r4, r4, #31
 800034e:	4320      	orrs	r0, r4
 8000350:	bc80      	pop	{r7}
 8000352:	46b8      	mov	r8, r7
 8000354:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000356:	2a00      	cmp	r2, #0
 8000358:	d035      	beq.n	80003c6 <__aeabi_fadd+0x10a>
 800035a:	1b7a      	subs	r2, r7, r5
 800035c:	2d00      	cmp	r5, #0
 800035e:	d000      	beq.n	8000362 <__aeabi_fadd+0xa6>
 8000360:	e0af      	b.n	80004c2 <__aeabi_fadd+0x206>
 8000362:	4643      	mov	r3, r8
 8000364:	2b00      	cmp	r3, #0
 8000366:	d100      	bne.n	800036a <__aeabi_fadd+0xae>
 8000368:	e0a7      	b.n	80004ba <__aeabi_fadd+0x1fe>
 800036a:	1e53      	subs	r3, r2, #1
 800036c:	2a01      	cmp	r2, #1
 800036e:	d100      	bne.n	8000372 <__aeabi_fadd+0xb6>
 8000370:	e12f      	b.n	80005d2 <__aeabi_fadd+0x316>
 8000372:	2aff      	cmp	r2, #255	; 0xff
 8000374:	d069      	beq.n	800044a <__aeabi_fadd+0x18e>
 8000376:	001a      	movs	r2, r3
 8000378:	e0aa      	b.n	80004d0 <__aeabi_fadd+0x214>
 800037a:	1be9      	subs	r1, r5, r7
 800037c:	2900      	cmp	r1, #0
 800037e:	dd70      	ble.n	8000462 <__aeabi_fadd+0x1a6>
 8000380:	2f00      	cmp	r7, #0
 8000382:	d037      	beq.n	80003f4 <__aeabi_fadd+0x138>
 8000384:	2dff      	cmp	r5, #255	; 0xff
 8000386:	d062      	beq.n	800044e <__aeabi_fadd+0x192>
 8000388:	2380      	movs	r3, #128	; 0x80
 800038a:	04db      	lsls	r3, r3, #19
 800038c:	431e      	orrs	r6, r3
 800038e:	291b      	cmp	r1, #27
 8000390:	dc00      	bgt.n	8000394 <__aeabi_fadd+0xd8>
 8000392:	e0b0      	b.n	80004f6 <__aeabi_fadd+0x23a>
 8000394:	2001      	movs	r0, #1
 8000396:	4440      	add	r0, r8
 8000398:	0143      	lsls	r3, r0, #5
 800039a:	d543      	bpl.n	8000424 <__aeabi_fadd+0x168>
 800039c:	3501      	adds	r5, #1
 800039e:	2dff      	cmp	r5, #255	; 0xff
 80003a0:	d033      	beq.n	800040a <__aeabi_fadd+0x14e>
 80003a2:	2301      	movs	r3, #1
 80003a4:	4a93      	ldr	r2, [pc, #588]	; (80005f4 <__aeabi_fadd+0x338>)
 80003a6:	4003      	ands	r3, r0
 80003a8:	0840      	lsrs	r0, r0, #1
 80003aa:	4010      	ands	r0, r2
 80003ac:	4318      	orrs	r0, r3
 80003ae:	e7b9      	b.n	8000324 <__aeabi_fadd+0x68>
 80003b0:	2e00      	cmp	r6, #0
 80003b2:	d100      	bne.n	80003b6 <__aeabi_fadd+0xfa>
 80003b4:	e083      	b.n	80004be <__aeabi_fadd+0x202>
 80003b6:	1e51      	subs	r1, r2, #1
 80003b8:	2a01      	cmp	r2, #1
 80003ba:	d100      	bne.n	80003be <__aeabi_fadd+0x102>
 80003bc:	e0d8      	b.n	8000570 <__aeabi_fadd+0x2b4>
 80003be:	2aff      	cmp	r2, #255	; 0xff
 80003c0:	d045      	beq.n	800044e <__aeabi_fadd+0x192>
 80003c2:	000a      	movs	r2, r1
 80003c4:	e798      	b.n	80002f8 <__aeabi_fadd+0x3c>
 80003c6:	27fe      	movs	r7, #254	; 0xfe
 80003c8:	1c6a      	adds	r2, r5, #1
 80003ca:	4217      	tst	r7, r2
 80003cc:	d000      	beq.n	80003d0 <__aeabi_fadd+0x114>
 80003ce:	e086      	b.n	80004de <__aeabi_fadd+0x222>
 80003d0:	2d00      	cmp	r5, #0
 80003d2:	d000      	beq.n	80003d6 <__aeabi_fadd+0x11a>
 80003d4:	e0b7      	b.n	8000546 <__aeabi_fadd+0x28a>
 80003d6:	4643      	mov	r3, r8
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d100      	bne.n	80003de <__aeabi_fadd+0x122>
 80003dc:	e0f3      	b.n	80005c6 <__aeabi_fadd+0x30a>
 80003de:	2200      	movs	r2, #0
 80003e0:	2e00      	cmp	r6, #0
 80003e2:	d0b0      	beq.n	8000346 <__aeabi_fadd+0x8a>
 80003e4:	1b98      	subs	r0, r3, r6
 80003e6:	0143      	lsls	r3, r0, #5
 80003e8:	d400      	bmi.n	80003ec <__aeabi_fadd+0x130>
 80003ea:	e0fa      	b.n	80005e2 <__aeabi_fadd+0x326>
 80003ec:	4643      	mov	r3, r8
 80003ee:	000c      	movs	r4, r1
 80003f0:	1af0      	subs	r0, r6, r3
 80003f2:	e797      	b.n	8000324 <__aeabi_fadd+0x68>
 80003f4:	2e00      	cmp	r6, #0
 80003f6:	d100      	bne.n	80003fa <__aeabi_fadd+0x13e>
 80003f8:	e0c8      	b.n	800058c <__aeabi_fadd+0x2d0>
 80003fa:	1e4a      	subs	r2, r1, #1
 80003fc:	2901      	cmp	r1, #1
 80003fe:	d100      	bne.n	8000402 <__aeabi_fadd+0x146>
 8000400:	e0ae      	b.n	8000560 <__aeabi_fadd+0x2a4>
 8000402:	29ff      	cmp	r1, #255	; 0xff
 8000404:	d023      	beq.n	800044e <__aeabi_fadd+0x192>
 8000406:	0011      	movs	r1, r2
 8000408:	e7c1      	b.n	800038e <__aeabi_fadd+0xd2>
 800040a:	2300      	movs	r3, #0
 800040c:	22ff      	movs	r2, #255	; 0xff
 800040e:	469c      	mov	ip, r3
 8000410:	e799      	b.n	8000346 <__aeabi_fadd+0x8a>
 8000412:	21fe      	movs	r1, #254	; 0xfe
 8000414:	1c6a      	adds	r2, r5, #1
 8000416:	4211      	tst	r1, r2
 8000418:	d077      	beq.n	800050a <__aeabi_fadd+0x24e>
 800041a:	2aff      	cmp	r2, #255	; 0xff
 800041c:	d0f5      	beq.n	800040a <__aeabi_fadd+0x14e>
 800041e:	0015      	movs	r5, r2
 8000420:	4446      	add	r6, r8
 8000422:	0870      	lsrs	r0, r6, #1
 8000424:	0743      	lsls	r3, r0, #29
 8000426:	d000      	beq.n	800042a <__aeabi_fadd+0x16e>
 8000428:	e77e      	b.n	8000328 <__aeabi_fadd+0x6c>
 800042a:	08c3      	lsrs	r3, r0, #3
 800042c:	2dff      	cmp	r5, #255	; 0xff
 800042e:	d00e      	beq.n	800044e <__aeabi_fadd+0x192>
 8000430:	025b      	lsls	r3, r3, #9
 8000432:	0a5b      	lsrs	r3, r3, #9
 8000434:	469c      	mov	ip, r3
 8000436:	b2ea      	uxtb	r2, r5
 8000438:	e785      	b.n	8000346 <__aeabi_fadd+0x8a>
 800043a:	2e00      	cmp	r6, #0
 800043c:	d007      	beq.n	800044e <__aeabi_fadd+0x192>
 800043e:	2280      	movs	r2, #128	; 0x80
 8000440:	03d2      	lsls	r2, r2, #15
 8000442:	4213      	tst	r3, r2
 8000444:	d003      	beq.n	800044e <__aeabi_fadd+0x192>
 8000446:	4210      	tst	r0, r2
 8000448:	d101      	bne.n	800044e <__aeabi_fadd+0x192>
 800044a:	000c      	movs	r4, r1
 800044c:	0003      	movs	r3, r0
 800044e:	2b00      	cmp	r3, #0
 8000450:	d0db      	beq.n	800040a <__aeabi_fadd+0x14e>
 8000452:	2080      	movs	r0, #128	; 0x80
 8000454:	03c0      	lsls	r0, r0, #15
 8000456:	4318      	orrs	r0, r3
 8000458:	0240      	lsls	r0, r0, #9
 800045a:	0a43      	lsrs	r3, r0, #9
 800045c:	469c      	mov	ip, r3
 800045e:	22ff      	movs	r2, #255	; 0xff
 8000460:	e771      	b.n	8000346 <__aeabi_fadd+0x8a>
 8000462:	2900      	cmp	r1, #0
 8000464:	d0d5      	beq.n	8000412 <__aeabi_fadd+0x156>
 8000466:	1b7a      	subs	r2, r7, r5
 8000468:	2d00      	cmp	r5, #0
 800046a:	d160      	bne.n	800052e <__aeabi_fadd+0x272>
 800046c:	4643      	mov	r3, r8
 800046e:	2b00      	cmp	r3, #0
 8000470:	d024      	beq.n	80004bc <__aeabi_fadd+0x200>
 8000472:	1e53      	subs	r3, r2, #1
 8000474:	2a01      	cmp	r2, #1
 8000476:	d073      	beq.n	8000560 <__aeabi_fadd+0x2a4>
 8000478:	2aff      	cmp	r2, #255	; 0xff
 800047a:	d0e7      	beq.n	800044c <__aeabi_fadd+0x190>
 800047c:	001a      	movs	r2, r3
 800047e:	2a1b      	cmp	r2, #27
 8000480:	dc00      	bgt.n	8000484 <__aeabi_fadd+0x1c8>
 8000482:	e085      	b.n	8000590 <__aeabi_fadd+0x2d4>
 8000484:	2001      	movs	r0, #1
 8000486:	003d      	movs	r5, r7
 8000488:	1980      	adds	r0, r0, r6
 800048a:	e785      	b.n	8000398 <__aeabi_fadd+0xdc>
 800048c:	2320      	movs	r3, #32
 800048e:	003a      	movs	r2, r7
 8000490:	1b45      	subs	r5, r0, r5
 8000492:	0038      	movs	r0, r7
 8000494:	3501      	adds	r5, #1
 8000496:	40ea      	lsrs	r2, r5
 8000498:	1b5d      	subs	r5, r3, r5
 800049a:	40a8      	lsls	r0, r5
 800049c:	1e43      	subs	r3, r0, #1
 800049e:	4198      	sbcs	r0, r3
 80004a0:	2500      	movs	r5, #0
 80004a2:	4310      	orrs	r0, r2
 80004a4:	e73e      	b.n	8000324 <__aeabi_fadd+0x68>
 80004a6:	2320      	movs	r3, #32
 80004a8:	0030      	movs	r0, r6
 80004aa:	1a9b      	subs	r3, r3, r2
 80004ac:	0031      	movs	r1, r6
 80004ae:	4098      	lsls	r0, r3
 80004b0:	40d1      	lsrs	r1, r2
 80004b2:	1e43      	subs	r3, r0, #1
 80004b4:	4198      	sbcs	r0, r3
 80004b6:	4308      	orrs	r0, r1
 80004b8:	e722      	b.n	8000300 <__aeabi_fadd+0x44>
 80004ba:	000c      	movs	r4, r1
 80004bc:	0003      	movs	r3, r0
 80004be:	0015      	movs	r5, r2
 80004c0:	e7b4      	b.n	800042c <__aeabi_fadd+0x170>
 80004c2:	2fff      	cmp	r7, #255	; 0xff
 80004c4:	d0c1      	beq.n	800044a <__aeabi_fadd+0x18e>
 80004c6:	2380      	movs	r3, #128	; 0x80
 80004c8:	4640      	mov	r0, r8
 80004ca:	04db      	lsls	r3, r3, #19
 80004cc:	4318      	orrs	r0, r3
 80004ce:	4680      	mov	r8, r0
 80004d0:	2a1b      	cmp	r2, #27
 80004d2:	dd51      	ble.n	8000578 <__aeabi_fadd+0x2bc>
 80004d4:	2001      	movs	r0, #1
 80004d6:	000c      	movs	r4, r1
 80004d8:	003d      	movs	r5, r7
 80004da:	1a30      	subs	r0, r6, r0
 80004dc:	e712      	b.n	8000304 <__aeabi_fadd+0x48>
 80004de:	4643      	mov	r3, r8
 80004e0:	1b9f      	subs	r7, r3, r6
 80004e2:	017b      	lsls	r3, r7, #5
 80004e4:	d42b      	bmi.n	800053e <__aeabi_fadd+0x282>
 80004e6:	2f00      	cmp	r7, #0
 80004e8:	d000      	beq.n	80004ec <__aeabi_fadd+0x230>
 80004ea:	e710      	b.n	800030e <__aeabi_fadd+0x52>
 80004ec:	2300      	movs	r3, #0
 80004ee:	2400      	movs	r4, #0
 80004f0:	2200      	movs	r2, #0
 80004f2:	469c      	mov	ip, r3
 80004f4:	e727      	b.n	8000346 <__aeabi_fadd+0x8a>
 80004f6:	2320      	movs	r3, #32
 80004f8:	0032      	movs	r2, r6
 80004fa:	0030      	movs	r0, r6
 80004fc:	40ca      	lsrs	r2, r1
 80004fe:	1a59      	subs	r1, r3, r1
 8000500:	4088      	lsls	r0, r1
 8000502:	1e43      	subs	r3, r0, #1
 8000504:	4198      	sbcs	r0, r3
 8000506:	4310      	orrs	r0, r2
 8000508:	e745      	b.n	8000396 <__aeabi_fadd+0xda>
 800050a:	2d00      	cmp	r5, #0
 800050c:	d14a      	bne.n	80005a4 <__aeabi_fadd+0x2e8>
 800050e:	4643      	mov	r3, r8
 8000510:	2b00      	cmp	r3, #0
 8000512:	d063      	beq.n	80005dc <__aeabi_fadd+0x320>
 8000514:	2200      	movs	r2, #0
 8000516:	2e00      	cmp	r6, #0
 8000518:	d100      	bne.n	800051c <__aeabi_fadd+0x260>
 800051a:	e714      	b.n	8000346 <__aeabi_fadd+0x8a>
 800051c:	0030      	movs	r0, r6
 800051e:	4440      	add	r0, r8
 8000520:	0143      	lsls	r3, r0, #5
 8000522:	d400      	bmi.n	8000526 <__aeabi_fadd+0x26a>
 8000524:	e77e      	b.n	8000424 <__aeabi_fadd+0x168>
 8000526:	4b32      	ldr	r3, [pc, #200]	; (80005f0 <__aeabi_fadd+0x334>)
 8000528:	3501      	adds	r5, #1
 800052a:	4018      	ands	r0, r3
 800052c:	e77a      	b.n	8000424 <__aeabi_fadd+0x168>
 800052e:	2fff      	cmp	r7, #255	; 0xff
 8000530:	d08c      	beq.n	800044c <__aeabi_fadd+0x190>
 8000532:	2380      	movs	r3, #128	; 0x80
 8000534:	4641      	mov	r1, r8
 8000536:	04db      	lsls	r3, r3, #19
 8000538:	4319      	orrs	r1, r3
 800053a:	4688      	mov	r8, r1
 800053c:	e79f      	b.n	800047e <__aeabi_fadd+0x1c2>
 800053e:	4643      	mov	r3, r8
 8000540:	000c      	movs	r4, r1
 8000542:	1af7      	subs	r7, r6, r3
 8000544:	e6e3      	b.n	800030e <__aeabi_fadd+0x52>
 8000546:	4642      	mov	r2, r8
 8000548:	2a00      	cmp	r2, #0
 800054a:	d000      	beq.n	800054e <__aeabi_fadd+0x292>
 800054c:	e775      	b.n	800043a <__aeabi_fadd+0x17e>
 800054e:	2e00      	cmp	r6, #0
 8000550:	d000      	beq.n	8000554 <__aeabi_fadd+0x298>
 8000552:	e77a      	b.n	800044a <__aeabi_fadd+0x18e>
 8000554:	2380      	movs	r3, #128	; 0x80
 8000556:	03db      	lsls	r3, r3, #15
 8000558:	2400      	movs	r4, #0
 800055a:	469c      	mov	ip, r3
 800055c:	22ff      	movs	r2, #255	; 0xff
 800055e:	e6f2      	b.n	8000346 <__aeabi_fadd+0x8a>
 8000560:	0030      	movs	r0, r6
 8000562:	4440      	add	r0, r8
 8000564:	2501      	movs	r5, #1
 8000566:	0143      	lsls	r3, r0, #5
 8000568:	d400      	bmi.n	800056c <__aeabi_fadd+0x2b0>
 800056a:	e75b      	b.n	8000424 <__aeabi_fadd+0x168>
 800056c:	2502      	movs	r5, #2
 800056e:	e718      	b.n	80003a2 <__aeabi_fadd+0xe6>
 8000570:	4643      	mov	r3, r8
 8000572:	2501      	movs	r5, #1
 8000574:	1b98      	subs	r0, r3, r6
 8000576:	e6c5      	b.n	8000304 <__aeabi_fadd+0x48>
 8000578:	2320      	movs	r3, #32
 800057a:	4644      	mov	r4, r8
 800057c:	4640      	mov	r0, r8
 800057e:	40d4      	lsrs	r4, r2
 8000580:	1a9a      	subs	r2, r3, r2
 8000582:	4090      	lsls	r0, r2
 8000584:	1e43      	subs	r3, r0, #1
 8000586:	4198      	sbcs	r0, r3
 8000588:	4320      	orrs	r0, r4
 800058a:	e7a4      	b.n	80004d6 <__aeabi_fadd+0x21a>
 800058c:	000d      	movs	r5, r1
 800058e:	e74d      	b.n	800042c <__aeabi_fadd+0x170>
 8000590:	2320      	movs	r3, #32
 8000592:	4641      	mov	r1, r8
 8000594:	4640      	mov	r0, r8
 8000596:	40d1      	lsrs	r1, r2
 8000598:	1a9a      	subs	r2, r3, r2
 800059a:	4090      	lsls	r0, r2
 800059c:	1e43      	subs	r3, r0, #1
 800059e:	4198      	sbcs	r0, r3
 80005a0:	4308      	orrs	r0, r1
 80005a2:	e770      	b.n	8000486 <__aeabi_fadd+0x1ca>
 80005a4:	4642      	mov	r2, r8
 80005a6:	2a00      	cmp	r2, #0
 80005a8:	d100      	bne.n	80005ac <__aeabi_fadd+0x2f0>
 80005aa:	e74f      	b.n	800044c <__aeabi_fadd+0x190>
 80005ac:	2e00      	cmp	r6, #0
 80005ae:	d100      	bne.n	80005b2 <__aeabi_fadd+0x2f6>
 80005b0:	e74d      	b.n	800044e <__aeabi_fadd+0x192>
 80005b2:	2280      	movs	r2, #128	; 0x80
 80005b4:	03d2      	lsls	r2, r2, #15
 80005b6:	4213      	tst	r3, r2
 80005b8:	d100      	bne.n	80005bc <__aeabi_fadd+0x300>
 80005ba:	e748      	b.n	800044e <__aeabi_fadd+0x192>
 80005bc:	4210      	tst	r0, r2
 80005be:	d000      	beq.n	80005c2 <__aeabi_fadd+0x306>
 80005c0:	e745      	b.n	800044e <__aeabi_fadd+0x192>
 80005c2:	0003      	movs	r3, r0
 80005c4:	e743      	b.n	800044e <__aeabi_fadd+0x192>
 80005c6:	2e00      	cmp	r6, #0
 80005c8:	d090      	beq.n	80004ec <__aeabi_fadd+0x230>
 80005ca:	000c      	movs	r4, r1
 80005cc:	4684      	mov	ip, r0
 80005ce:	2200      	movs	r2, #0
 80005d0:	e6b9      	b.n	8000346 <__aeabi_fadd+0x8a>
 80005d2:	4643      	mov	r3, r8
 80005d4:	000c      	movs	r4, r1
 80005d6:	1af0      	subs	r0, r6, r3
 80005d8:	3501      	adds	r5, #1
 80005da:	e693      	b.n	8000304 <__aeabi_fadd+0x48>
 80005dc:	4684      	mov	ip, r0
 80005de:	2200      	movs	r2, #0
 80005e0:	e6b1      	b.n	8000346 <__aeabi_fadd+0x8a>
 80005e2:	2800      	cmp	r0, #0
 80005e4:	d000      	beq.n	80005e8 <__aeabi_fadd+0x32c>
 80005e6:	e71d      	b.n	8000424 <__aeabi_fadd+0x168>
 80005e8:	2300      	movs	r3, #0
 80005ea:	2400      	movs	r4, #0
 80005ec:	469c      	mov	ip, r3
 80005ee:	e6aa      	b.n	8000346 <__aeabi_fadd+0x8a>
 80005f0:	fbffffff 	.word	0xfbffffff
 80005f4:	7dffffff 	.word	0x7dffffff

080005f8 <__aeabi_fdiv>:
 80005f8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80005fa:	464f      	mov	r7, r9
 80005fc:	4646      	mov	r6, r8
 80005fe:	46d6      	mov	lr, sl
 8000600:	0245      	lsls	r5, r0, #9
 8000602:	b5c0      	push	{r6, r7, lr}
 8000604:	0047      	lsls	r7, r0, #1
 8000606:	1c0c      	adds	r4, r1, #0
 8000608:	0a6d      	lsrs	r5, r5, #9
 800060a:	0e3f      	lsrs	r7, r7, #24
 800060c:	0fc6      	lsrs	r6, r0, #31
 800060e:	2f00      	cmp	r7, #0
 8000610:	d100      	bne.n	8000614 <__aeabi_fdiv+0x1c>
 8000612:	e070      	b.n	80006f6 <__aeabi_fdiv+0xfe>
 8000614:	2fff      	cmp	r7, #255	; 0xff
 8000616:	d100      	bne.n	800061a <__aeabi_fdiv+0x22>
 8000618:	e075      	b.n	8000706 <__aeabi_fdiv+0x10e>
 800061a:	00eb      	lsls	r3, r5, #3
 800061c:	2580      	movs	r5, #128	; 0x80
 800061e:	04ed      	lsls	r5, r5, #19
 8000620:	431d      	orrs	r5, r3
 8000622:	2300      	movs	r3, #0
 8000624:	4699      	mov	r9, r3
 8000626:	469a      	mov	sl, r3
 8000628:	3f7f      	subs	r7, #127	; 0x7f
 800062a:	0260      	lsls	r0, r4, #9
 800062c:	0a43      	lsrs	r3, r0, #9
 800062e:	4698      	mov	r8, r3
 8000630:	0063      	lsls	r3, r4, #1
 8000632:	0e1b      	lsrs	r3, r3, #24
 8000634:	0fe4      	lsrs	r4, r4, #31
 8000636:	2b00      	cmp	r3, #0
 8000638:	d04e      	beq.n	80006d8 <__aeabi_fdiv+0xe0>
 800063a:	2bff      	cmp	r3, #255	; 0xff
 800063c:	d046      	beq.n	80006cc <__aeabi_fdiv+0xd4>
 800063e:	4642      	mov	r2, r8
 8000640:	00d0      	lsls	r0, r2, #3
 8000642:	2280      	movs	r2, #128	; 0x80
 8000644:	04d2      	lsls	r2, r2, #19
 8000646:	4302      	orrs	r2, r0
 8000648:	4690      	mov	r8, r2
 800064a:	2200      	movs	r2, #0
 800064c:	3b7f      	subs	r3, #127	; 0x7f
 800064e:	0031      	movs	r1, r6
 8000650:	1aff      	subs	r7, r7, r3
 8000652:	464b      	mov	r3, r9
 8000654:	4061      	eors	r1, r4
 8000656:	b2c9      	uxtb	r1, r1
 8000658:	4313      	orrs	r3, r2
 800065a:	2b0f      	cmp	r3, #15
 800065c:	d900      	bls.n	8000660 <__aeabi_fdiv+0x68>
 800065e:	e0b5      	b.n	80007cc <__aeabi_fdiv+0x1d4>
 8000660:	486e      	ldr	r0, [pc, #440]	; (800081c <__aeabi_fdiv+0x224>)
 8000662:	009b      	lsls	r3, r3, #2
 8000664:	58c3      	ldr	r3, [r0, r3]
 8000666:	469f      	mov	pc, r3
 8000668:	2300      	movs	r3, #0
 800066a:	4698      	mov	r8, r3
 800066c:	0026      	movs	r6, r4
 800066e:	4645      	mov	r5, r8
 8000670:	4692      	mov	sl, r2
 8000672:	4653      	mov	r3, sl
 8000674:	2b02      	cmp	r3, #2
 8000676:	d100      	bne.n	800067a <__aeabi_fdiv+0x82>
 8000678:	e089      	b.n	800078e <__aeabi_fdiv+0x196>
 800067a:	2b03      	cmp	r3, #3
 800067c:	d100      	bne.n	8000680 <__aeabi_fdiv+0x88>
 800067e:	e09e      	b.n	80007be <__aeabi_fdiv+0x1c6>
 8000680:	2b01      	cmp	r3, #1
 8000682:	d018      	beq.n	80006b6 <__aeabi_fdiv+0xbe>
 8000684:	003b      	movs	r3, r7
 8000686:	337f      	adds	r3, #127	; 0x7f
 8000688:	2b00      	cmp	r3, #0
 800068a:	dd69      	ble.n	8000760 <__aeabi_fdiv+0x168>
 800068c:	076a      	lsls	r2, r5, #29
 800068e:	d004      	beq.n	800069a <__aeabi_fdiv+0xa2>
 8000690:	220f      	movs	r2, #15
 8000692:	402a      	ands	r2, r5
 8000694:	2a04      	cmp	r2, #4
 8000696:	d000      	beq.n	800069a <__aeabi_fdiv+0xa2>
 8000698:	3504      	adds	r5, #4
 800069a:	012a      	lsls	r2, r5, #4
 800069c:	d503      	bpl.n	80006a6 <__aeabi_fdiv+0xae>
 800069e:	4b60      	ldr	r3, [pc, #384]	; (8000820 <__aeabi_fdiv+0x228>)
 80006a0:	401d      	ands	r5, r3
 80006a2:	003b      	movs	r3, r7
 80006a4:	3380      	adds	r3, #128	; 0x80
 80006a6:	2bfe      	cmp	r3, #254	; 0xfe
 80006a8:	dd00      	ble.n	80006ac <__aeabi_fdiv+0xb4>
 80006aa:	e070      	b.n	800078e <__aeabi_fdiv+0x196>
 80006ac:	01ad      	lsls	r5, r5, #6
 80006ae:	0a6d      	lsrs	r5, r5, #9
 80006b0:	b2d8      	uxtb	r0, r3
 80006b2:	e002      	b.n	80006ba <__aeabi_fdiv+0xc2>
 80006b4:	000e      	movs	r6, r1
 80006b6:	2000      	movs	r0, #0
 80006b8:	2500      	movs	r5, #0
 80006ba:	05c0      	lsls	r0, r0, #23
 80006bc:	4328      	orrs	r0, r5
 80006be:	07f6      	lsls	r6, r6, #31
 80006c0:	4330      	orrs	r0, r6
 80006c2:	bce0      	pop	{r5, r6, r7}
 80006c4:	46ba      	mov	sl, r7
 80006c6:	46b1      	mov	r9, r6
 80006c8:	46a8      	mov	r8, r5
 80006ca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80006cc:	4643      	mov	r3, r8
 80006ce:	2b00      	cmp	r3, #0
 80006d0:	d13f      	bne.n	8000752 <__aeabi_fdiv+0x15a>
 80006d2:	2202      	movs	r2, #2
 80006d4:	3fff      	subs	r7, #255	; 0xff
 80006d6:	e003      	b.n	80006e0 <__aeabi_fdiv+0xe8>
 80006d8:	4643      	mov	r3, r8
 80006da:	2b00      	cmp	r3, #0
 80006dc:	d12d      	bne.n	800073a <__aeabi_fdiv+0x142>
 80006de:	2201      	movs	r2, #1
 80006e0:	0031      	movs	r1, r6
 80006e2:	464b      	mov	r3, r9
 80006e4:	4061      	eors	r1, r4
 80006e6:	b2c9      	uxtb	r1, r1
 80006e8:	4313      	orrs	r3, r2
 80006ea:	2b0f      	cmp	r3, #15
 80006ec:	d834      	bhi.n	8000758 <__aeabi_fdiv+0x160>
 80006ee:	484d      	ldr	r0, [pc, #308]	; (8000824 <__aeabi_fdiv+0x22c>)
 80006f0:	009b      	lsls	r3, r3, #2
 80006f2:	58c3      	ldr	r3, [r0, r3]
 80006f4:	469f      	mov	pc, r3
 80006f6:	2d00      	cmp	r5, #0
 80006f8:	d113      	bne.n	8000722 <__aeabi_fdiv+0x12a>
 80006fa:	2304      	movs	r3, #4
 80006fc:	4699      	mov	r9, r3
 80006fe:	3b03      	subs	r3, #3
 8000700:	2700      	movs	r7, #0
 8000702:	469a      	mov	sl, r3
 8000704:	e791      	b.n	800062a <__aeabi_fdiv+0x32>
 8000706:	2d00      	cmp	r5, #0
 8000708:	d105      	bne.n	8000716 <__aeabi_fdiv+0x11e>
 800070a:	2308      	movs	r3, #8
 800070c:	4699      	mov	r9, r3
 800070e:	3b06      	subs	r3, #6
 8000710:	27ff      	movs	r7, #255	; 0xff
 8000712:	469a      	mov	sl, r3
 8000714:	e789      	b.n	800062a <__aeabi_fdiv+0x32>
 8000716:	230c      	movs	r3, #12
 8000718:	4699      	mov	r9, r3
 800071a:	3b09      	subs	r3, #9
 800071c:	27ff      	movs	r7, #255	; 0xff
 800071e:	469a      	mov	sl, r3
 8000720:	e783      	b.n	800062a <__aeabi_fdiv+0x32>
 8000722:	0028      	movs	r0, r5
 8000724:	f000 fcca 	bl	80010bc <__clzsi2>
 8000728:	2776      	movs	r7, #118	; 0x76
 800072a:	1f43      	subs	r3, r0, #5
 800072c:	409d      	lsls	r5, r3
 800072e:	2300      	movs	r3, #0
 8000730:	427f      	negs	r7, r7
 8000732:	4699      	mov	r9, r3
 8000734:	469a      	mov	sl, r3
 8000736:	1a3f      	subs	r7, r7, r0
 8000738:	e777      	b.n	800062a <__aeabi_fdiv+0x32>
 800073a:	4640      	mov	r0, r8
 800073c:	f000 fcbe 	bl	80010bc <__clzsi2>
 8000740:	4642      	mov	r2, r8
 8000742:	1f43      	subs	r3, r0, #5
 8000744:	409a      	lsls	r2, r3
 8000746:	2376      	movs	r3, #118	; 0x76
 8000748:	425b      	negs	r3, r3
 800074a:	4690      	mov	r8, r2
 800074c:	1a1b      	subs	r3, r3, r0
 800074e:	2200      	movs	r2, #0
 8000750:	e77d      	b.n	800064e <__aeabi_fdiv+0x56>
 8000752:	23ff      	movs	r3, #255	; 0xff
 8000754:	2203      	movs	r2, #3
 8000756:	e77a      	b.n	800064e <__aeabi_fdiv+0x56>
 8000758:	000e      	movs	r6, r1
 800075a:	20ff      	movs	r0, #255	; 0xff
 800075c:	2500      	movs	r5, #0
 800075e:	e7ac      	b.n	80006ba <__aeabi_fdiv+0xc2>
 8000760:	2001      	movs	r0, #1
 8000762:	1ac0      	subs	r0, r0, r3
 8000764:	281b      	cmp	r0, #27
 8000766:	dca6      	bgt.n	80006b6 <__aeabi_fdiv+0xbe>
 8000768:	379e      	adds	r7, #158	; 0x9e
 800076a:	002a      	movs	r2, r5
 800076c:	40bd      	lsls	r5, r7
 800076e:	40c2      	lsrs	r2, r0
 8000770:	1e6b      	subs	r3, r5, #1
 8000772:	419d      	sbcs	r5, r3
 8000774:	4315      	orrs	r5, r2
 8000776:	076b      	lsls	r3, r5, #29
 8000778:	d004      	beq.n	8000784 <__aeabi_fdiv+0x18c>
 800077a:	230f      	movs	r3, #15
 800077c:	402b      	ands	r3, r5
 800077e:	2b04      	cmp	r3, #4
 8000780:	d000      	beq.n	8000784 <__aeabi_fdiv+0x18c>
 8000782:	3504      	adds	r5, #4
 8000784:	016b      	lsls	r3, r5, #5
 8000786:	d544      	bpl.n	8000812 <__aeabi_fdiv+0x21a>
 8000788:	2001      	movs	r0, #1
 800078a:	2500      	movs	r5, #0
 800078c:	e795      	b.n	80006ba <__aeabi_fdiv+0xc2>
 800078e:	20ff      	movs	r0, #255	; 0xff
 8000790:	2500      	movs	r5, #0
 8000792:	e792      	b.n	80006ba <__aeabi_fdiv+0xc2>
 8000794:	2580      	movs	r5, #128	; 0x80
 8000796:	2600      	movs	r6, #0
 8000798:	20ff      	movs	r0, #255	; 0xff
 800079a:	03ed      	lsls	r5, r5, #15
 800079c:	e78d      	b.n	80006ba <__aeabi_fdiv+0xc2>
 800079e:	2300      	movs	r3, #0
 80007a0:	4698      	mov	r8, r3
 80007a2:	2080      	movs	r0, #128	; 0x80
 80007a4:	03c0      	lsls	r0, r0, #15
 80007a6:	4205      	tst	r5, r0
 80007a8:	d009      	beq.n	80007be <__aeabi_fdiv+0x1c6>
 80007aa:	4643      	mov	r3, r8
 80007ac:	4203      	tst	r3, r0
 80007ae:	d106      	bne.n	80007be <__aeabi_fdiv+0x1c6>
 80007b0:	4645      	mov	r5, r8
 80007b2:	4305      	orrs	r5, r0
 80007b4:	026d      	lsls	r5, r5, #9
 80007b6:	0026      	movs	r6, r4
 80007b8:	20ff      	movs	r0, #255	; 0xff
 80007ba:	0a6d      	lsrs	r5, r5, #9
 80007bc:	e77d      	b.n	80006ba <__aeabi_fdiv+0xc2>
 80007be:	2080      	movs	r0, #128	; 0x80
 80007c0:	03c0      	lsls	r0, r0, #15
 80007c2:	4305      	orrs	r5, r0
 80007c4:	026d      	lsls	r5, r5, #9
 80007c6:	20ff      	movs	r0, #255	; 0xff
 80007c8:	0a6d      	lsrs	r5, r5, #9
 80007ca:	e776      	b.n	80006ba <__aeabi_fdiv+0xc2>
 80007cc:	4642      	mov	r2, r8
 80007ce:	016b      	lsls	r3, r5, #5
 80007d0:	0150      	lsls	r0, r2, #5
 80007d2:	4283      	cmp	r3, r0
 80007d4:	d219      	bcs.n	800080a <__aeabi_fdiv+0x212>
 80007d6:	221b      	movs	r2, #27
 80007d8:	2500      	movs	r5, #0
 80007da:	3f01      	subs	r7, #1
 80007dc:	2601      	movs	r6, #1
 80007de:	001c      	movs	r4, r3
 80007e0:	006d      	lsls	r5, r5, #1
 80007e2:	005b      	lsls	r3, r3, #1
 80007e4:	2c00      	cmp	r4, #0
 80007e6:	db01      	blt.n	80007ec <__aeabi_fdiv+0x1f4>
 80007e8:	4298      	cmp	r0, r3
 80007ea:	d801      	bhi.n	80007f0 <__aeabi_fdiv+0x1f8>
 80007ec:	1a1b      	subs	r3, r3, r0
 80007ee:	4335      	orrs	r5, r6
 80007f0:	3a01      	subs	r2, #1
 80007f2:	2a00      	cmp	r2, #0
 80007f4:	d1f3      	bne.n	80007de <__aeabi_fdiv+0x1e6>
 80007f6:	1e5a      	subs	r2, r3, #1
 80007f8:	4193      	sbcs	r3, r2
 80007fa:	431d      	orrs	r5, r3
 80007fc:	003b      	movs	r3, r7
 80007fe:	337f      	adds	r3, #127	; 0x7f
 8000800:	000e      	movs	r6, r1
 8000802:	2b00      	cmp	r3, #0
 8000804:	dd00      	ble.n	8000808 <__aeabi_fdiv+0x210>
 8000806:	e741      	b.n	800068c <__aeabi_fdiv+0x94>
 8000808:	e7aa      	b.n	8000760 <__aeabi_fdiv+0x168>
 800080a:	221a      	movs	r2, #26
 800080c:	2501      	movs	r5, #1
 800080e:	1a1b      	subs	r3, r3, r0
 8000810:	e7e4      	b.n	80007dc <__aeabi_fdiv+0x1e4>
 8000812:	01ad      	lsls	r5, r5, #6
 8000814:	2000      	movs	r0, #0
 8000816:	0a6d      	lsrs	r5, r5, #9
 8000818:	e74f      	b.n	80006ba <__aeabi_fdiv+0xc2>
 800081a:	46c0      	nop			; (mov r8, r8)
 800081c:	08003fa8 	.word	0x08003fa8
 8000820:	f7ffffff 	.word	0xf7ffffff
 8000824:	08003fe8 	.word	0x08003fe8

08000828 <__eqsf2>:
 8000828:	b570      	push	{r4, r5, r6, lr}
 800082a:	0042      	lsls	r2, r0, #1
 800082c:	0245      	lsls	r5, r0, #9
 800082e:	024e      	lsls	r6, r1, #9
 8000830:	004c      	lsls	r4, r1, #1
 8000832:	0fc3      	lsrs	r3, r0, #31
 8000834:	0a6d      	lsrs	r5, r5, #9
 8000836:	2001      	movs	r0, #1
 8000838:	0e12      	lsrs	r2, r2, #24
 800083a:	0a76      	lsrs	r6, r6, #9
 800083c:	0e24      	lsrs	r4, r4, #24
 800083e:	0fc9      	lsrs	r1, r1, #31
 8000840:	2aff      	cmp	r2, #255	; 0xff
 8000842:	d006      	beq.n	8000852 <__eqsf2+0x2a>
 8000844:	2cff      	cmp	r4, #255	; 0xff
 8000846:	d003      	beq.n	8000850 <__eqsf2+0x28>
 8000848:	42a2      	cmp	r2, r4
 800084a:	d101      	bne.n	8000850 <__eqsf2+0x28>
 800084c:	42b5      	cmp	r5, r6
 800084e:	d006      	beq.n	800085e <__eqsf2+0x36>
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	2d00      	cmp	r5, #0
 8000854:	d1fc      	bne.n	8000850 <__eqsf2+0x28>
 8000856:	2cff      	cmp	r4, #255	; 0xff
 8000858:	d1fa      	bne.n	8000850 <__eqsf2+0x28>
 800085a:	2e00      	cmp	r6, #0
 800085c:	d1f8      	bne.n	8000850 <__eqsf2+0x28>
 800085e:	428b      	cmp	r3, r1
 8000860:	d006      	beq.n	8000870 <__eqsf2+0x48>
 8000862:	2001      	movs	r0, #1
 8000864:	2a00      	cmp	r2, #0
 8000866:	d1f3      	bne.n	8000850 <__eqsf2+0x28>
 8000868:	0028      	movs	r0, r5
 800086a:	1e43      	subs	r3, r0, #1
 800086c:	4198      	sbcs	r0, r3
 800086e:	e7ef      	b.n	8000850 <__eqsf2+0x28>
 8000870:	2000      	movs	r0, #0
 8000872:	e7ed      	b.n	8000850 <__eqsf2+0x28>

08000874 <__gesf2>:
 8000874:	b570      	push	{r4, r5, r6, lr}
 8000876:	0042      	lsls	r2, r0, #1
 8000878:	0245      	lsls	r5, r0, #9
 800087a:	024e      	lsls	r6, r1, #9
 800087c:	004c      	lsls	r4, r1, #1
 800087e:	0fc3      	lsrs	r3, r0, #31
 8000880:	0a6d      	lsrs	r5, r5, #9
 8000882:	0e12      	lsrs	r2, r2, #24
 8000884:	0a76      	lsrs	r6, r6, #9
 8000886:	0e24      	lsrs	r4, r4, #24
 8000888:	0fc8      	lsrs	r0, r1, #31
 800088a:	2aff      	cmp	r2, #255	; 0xff
 800088c:	d01b      	beq.n	80008c6 <__gesf2+0x52>
 800088e:	2cff      	cmp	r4, #255	; 0xff
 8000890:	d00e      	beq.n	80008b0 <__gesf2+0x3c>
 8000892:	2a00      	cmp	r2, #0
 8000894:	d11b      	bne.n	80008ce <__gesf2+0x5a>
 8000896:	2c00      	cmp	r4, #0
 8000898:	d101      	bne.n	800089e <__gesf2+0x2a>
 800089a:	2e00      	cmp	r6, #0
 800089c:	d01c      	beq.n	80008d8 <__gesf2+0x64>
 800089e:	2d00      	cmp	r5, #0
 80008a0:	d00c      	beq.n	80008bc <__gesf2+0x48>
 80008a2:	4283      	cmp	r3, r0
 80008a4:	d01c      	beq.n	80008e0 <__gesf2+0x6c>
 80008a6:	2102      	movs	r1, #2
 80008a8:	1e58      	subs	r0, r3, #1
 80008aa:	4008      	ands	r0, r1
 80008ac:	3801      	subs	r0, #1
 80008ae:	bd70      	pop	{r4, r5, r6, pc}
 80008b0:	2e00      	cmp	r6, #0
 80008b2:	d122      	bne.n	80008fa <__gesf2+0x86>
 80008b4:	2a00      	cmp	r2, #0
 80008b6:	d1f4      	bne.n	80008a2 <__gesf2+0x2e>
 80008b8:	2d00      	cmp	r5, #0
 80008ba:	d1f2      	bne.n	80008a2 <__gesf2+0x2e>
 80008bc:	2800      	cmp	r0, #0
 80008be:	d1f6      	bne.n	80008ae <__gesf2+0x3a>
 80008c0:	2001      	movs	r0, #1
 80008c2:	4240      	negs	r0, r0
 80008c4:	e7f3      	b.n	80008ae <__gesf2+0x3a>
 80008c6:	2d00      	cmp	r5, #0
 80008c8:	d117      	bne.n	80008fa <__gesf2+0x86>
 80008ca:	2cff      	cmp	r4, #255	; 0xff
 80008cc:	d0f0      	beq.n	80008b0 <__gesf2+0x3c>
 80008ce:	2c00      	cmp	r4, #0
 80008d0:	d1e7      	bne.n	80008a2 <__gesf2+0x2e>
 80008d2:	2e00      	cmp	r6, #0
 80008d4:	d1e5      	bne.n	80008a2 <__gesf2+0x2e>
 80008d6:	e7e6      	b.n	80008a6 <__gesf2+0x32>
 80008d8:	2000      	movs	r0, #0
 80008da:	2d00      	cmp	r5, #0
 80008dc:	d0e7      	beq.n	80008ae <__gesf2+0x3a>
 80008de:	e7e2      	b.n	80008a6 <__gesf2+0x32>
 80008e0:	42a2      	cmp	r2, r4
 80008e2:	dc05      	bgt.n	80008f0 <__gesf2+0x7c>
 80008e4:	dbea      	blt.n	80008bc <__gesf2+0x48>
 80008e6:	42b5      	cmp	r5, r6
 80008e8:	d802      	bhi.n	80008f0 <__gesf2+0x7c>
 80008ea:	d3e7      	bcc.n	80008bc <__gesf2+0x48>
 80008ec:	2000      	movs	r0, #0
 80008ee:	e7de      	b.n	80008ae <__gesf2+0x3a>
 80008f0:	4243      	negs	r3, r0
 80008f2:	4158      	adcs	r0, r3
 80008f4:	0040      	lsls	r0, r0, #1
 80008f6:	3801      	subs	r0, #1
 80008f8:	e7d9      	b.n	80008ae <__gesf2+0x3a>
 80008fa:	2002      	movs	r0, #2
 80008fc:	4240      	negs	r0, r0
 80008fe:	e7d6      	b.n	80008ae <__gesf2+0x3a>

08000900 <__lesf2>:
 8000900:	b570      	push	{r4, r5, r6, lr}
 8000902:	0042      	lsls	r2, r0, #1
 8000904:	0245      	lsls	r5, r0, #9
 8000906:	024e      	lsls	r6, r1, #9
 8000908:	004c      	lsls	r4, r1, #1
 800090a:	0fc3      	lsrs	r3, r0, #31
 800090c:	0a6d      	lsrs	r5, r5, #9
 800090e:	0e12      	lsrs	r2, r2, #24
 8000910:	0a76      	lsrs	r6, r6, #9
 8000912:	0e24      	lsrs	r4, r4, #24
 8000914:	0fc8      	lsrs	r0, r1, #31
 8000916:	2aff      	cmp	r2, #255	; 0xff
 8000918:	d00b      	beq.n	8000932 <__lesf2+0x32>
 800091a:	2cff      	cmp	r4, #255	; 0xff
 800091c:	d00d      	beq.n	800093a <__lesf2+0x3a>
 800091e:	2a00      	cmp	r2, #0
 8000920:	d11f      	bne.n	8000962 <__lesf2+0x62>
 8000922:	2c00      	cmp	r4, #0
 8000924:	d116      	bne.n	8000954 <__lesf2+0x54>
 8000926:	2e00      	cmp	r6, #0
 8000928:	d114      	bne.n	8000954 <__lesf2+0x54>
 800092a:	2000      	movs	r0, #0
 800092c:	2d00      	cmp	r5, #0
 800092e:	d010      	beq.n	8000952 <__lesf2+0x52>
 8000930:	e009      	b.n	8000946 <__lesf2+0x46>
 8000932:	2d00      	cmp	r5, #0
 8000934:	d10c      	bne.n	8000950 <__lesf2+0x50>
 8000936:	2cff      	cmp	r4, #255	; 0xff
 8000938:	d113      	bne.n	8000962 <__lesf2+0x62>
 800093a:	2e00      	cmp	r6, #0
 800093c:	d108      	bne.n	8000950 <__lesf2+0x50>
 800093e:	2a00      	cmp	r2, #0
 8000940:	d008      	beq.n	8000954 <__lesf2+0x54>
 8000942:	4283      	cmp	r3, r0
 8000944:	d012      	beq.n	800096c <__lesf2+0x6c>
 8000946:	2102      	movs	r1, #2
 8000948:	1e58      	subs	r0, r3, #1
 800094a:	4008      	ands	r0, r1
 800094c:	3801      	subs	r0, #1
 800094e:	e000      	b.n	8000952 <__lesf2+0x52>
 8000950:	2002      	movs	r0, #2
 8000952:	bd70      	pop	{r4, r5, r6, pc}
 8000954:	2d00      	cmp	r5, #0
 8000956:	d1f4      	bne.n	8000942 <__lesf2+0x42>
 8000958:	2800      	cmp	r0, #0
 800095a:	d1fa      	bne.n	8000952 <__lesf2+0x52>
 800095c:	2001      	movs	r0, #1
 800095e:	4240      	negs	r0, r0
 8000960:	e7f7      	b.n	8000952 <__lesf2+0x52>
 8000962:	2c00      	cmp	r4, #0
 8000964:	d1ed      	bne.n	8000942 <__lesf2+0x42>
 8000966:	2e00      	cmp	r6, #0
 8000968:	d1eb      	bne.n	8000942 <__lesf2+0x42>
 800096a:	e7ec      	b.n	8000946 <__lesf2+0x46>
 800096c:	42a2      	cmp	r2, r4
 800096e:	dc05      	bgt.n	800097c <__lesf2+0x7c>
 8000970:	dbf2      	blt.n	8000958 <__lesf2+0x58>
 8000972:	42b5      	cmp	r5, r6
 8000974:	d802      	bhi.n	800097c <__lesf2+0x7c>
 8000976:	d3ef      	bcc.n	8000958 <__lesf2+0x58>
 8000978:	2000      	movs	r0, #0
 800097a:	e7ea      	b.n	8000952 <__lesf2+0x52>
 800097c:	4243      	negs	r3, r0
 800097e:	4158      	adcs	r0, r3
 8000980:	0040      	lsls	r0, r0, #1
 8000982:	3801      	subs	r0, #1
 8000984:	e7e5      	b.n	8000952 <__lesf2+0x52>
 8000986:	46c0      	nop			; (mov r8, r8)

08000988 <__aeabi_fmul>:
 8000988:	b5f0      	push	{r4, r5, r6, r7, lr}
 800098a:	464f      	mov	r7, r9
 800098c:	4646      	mov	r6, r8
 800098e:	46d6      	mov	lr, sl
 8000990:	0244      	lsls	r4, r0, #9
 8000992:	0045      	lsls	r5, r0, #1
 8000994:	b5c0      	push	{r6, r7, lr}
 8000996:	0a64      	lsrs	r4, r4, #9
 8000998:	1c0f      	adds	r7, r1, #0
 800099a:	0e2d      	lsrs	r5, r5, #24
 800099c:	0fc6      	lsrs	r6, r0, #31
 800099e:	2d00      	cmp	r5, #0
 80009a0:	d100      	bne.n	80009a4 <__aeabi_fmul+0x1c>
 80009a2:	e08d      	b.n	8000ac0 <__aeabi_fmul+0x138>
 80009a4:	2dff      	cmp	r5, #255	; 0xff
 80009a6:	d100      	bne.n	80009aa <__aeabi_fmul+0x22>
 80009a8:	e092      	b.n	8000ad0 <__aeabi_fmul+0x148>
 80009aa:	2300      	movs	r3, #0
 80009ac:	2080      	movs	r0, #128	; 0x80
 80009ae:	4699      	mov	r9, r3
 80009b0:	469a      	mov	sl, r3
 80009b2:	00e4      	lsls	r4, r4, #3
 80009b4:	04c0      	lsls	r0, r0, #19
 80009b6:	4304      	orrs	r4, r0
 80009b8:	3d7f      	subs	r5, #127	; 0x7f
 80009ba:	0278      	lsls	r0, r7, #9
 80009bc:	0a43      	lsrs	r3, r0, #9
 80009be:	4698      	mov	r8, r3
 80009c0:	007b      	lsls	r3, r7, #1
 80009c2:	0e1b      	lsrs	r3, r3, #24
 80009c4:	0fff      	lsrs	r7, r7, #31
 80009c6:	2b00      	cmp	r3, #0
 80009c8:	d100      	bne.n	80009cc <__aeabi_fmul+0x44>
 80009ca:	e070      	b.n	8000aae <__aeabi_fmul+0x126>
 80009cc:	2bff      	cmp	r3, #255	; 0xff
 80009ce:	d100      	bne.n	80009d2 <__aeabi_fmul+0x4a>
 80009d0:	e086      	b.n	8000ae0 <__aeabi_fmul+0x158>
 80009d2:	4642      	mov	r2, r8
 80009d4:	00d0      	lsls	r0, r2, #3
 80009d6:	2280      	movs	r2, #128	; 0x80
 80009d8:	3b7f      	subs	r3, #127	; 0x7f
 80009da:	18ed      	adds	r5, r5, r3
 80009dc:	2300      	movs	r3, #0
 80009de:	04d2      	lsls	r2, r2, #19
 80009e0:	4302      	orrs	r2, r0
 80009e2:	4690      	mov	r8, r2
 80009e4:	469c      	mov	ip, r3
 80009e6:	0031      	movs	r1, r6
 80009e8:	464b      	mov	r3, r9
 80009ea:	4079      	eors	r1, r7
 80009ec:	1c68      	adds	r0, r5, #1
 80009ee:	2b0f      	cmp	r3, #15
 80009f0:	d81c      	bhi.n	8000a2c <__aeabi_fmul+0xa4>
 80009f2:	4a76      	ldr	r2, [pc, #472]	; (8000bcc <__aeabi_fmul+0x244>)
 80009f4:	009b      	lsls	r3, r3, #2
 80009f6:	58d3      	ldr	r3, [r2, r3]
 80009f8:	469f      	mov	pc, r3
 80009fa:	0039      	movs	r1, r7
 80009fc:	4644      	mov	r4, r8
 80009fe:	46e2      	mov	sl, ip
 8000a00:	4653      	mov	r3, sl
 8000a02:	2b02      	cmp	r3, #2
 8000a04:	d00f      	beq.n	8000a26 <__aeabi_fmul+0x9e>
 8000a06:	2b03      	cmp	r3, #3
 8000a08:	d100      	bne.n	8000a0c <__aeabi_fmul+0x84>
 8000a0a:	e0d7      	b.n	8000bbc <__aeabi_fmul+0x234>
 8000a0c:	2b01      	cmp	r3, #1
 8000a0e:	d137      	bne.n	8000a80 <__aeabi_fmul+0xf8>
 8000a10:	2000      	movs	r0, #0
 8000a12:	2400      	movs	r4, #0
 8000a14:	05c0      	lsls	r0, r0, #23
 8000a16:	4320      	orrs	r0, r4
 8000a18:	07c9      	lsls	r1, r1, #31
 8000a1a:	4308      	orrs	r0, r1
 8000a1c:	bce0      	pop	{r5, r6, r7}
 8000a1e:	46ba      	mov	sl, r7
 8000a20:	46b1      	mov	r9, r6
 8000a22:	46a8      	mov	r8, r5
 8000a24:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000a26:	20ff      	movs	r0, #255	; 0xff
 8000a28:	2400      	movs	r4, #0
 8000a2a:	e7f3      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000a2c:	0c26      	lsrs	r6, r4, #16
 8000a2e:	0424      	lsls	r4, r4, #16
 8000a30:	0c22      	lsrs	r2, r4, #16
 8000a32:	4644      	mov	r4, r8
 8000a34:	0424      	lsls	r4, r4, #16
 8000a36:	0c24      	lsrs	r4, r4, #16
 8000a38:	4643      	mov	r3, r8
 8000a3a:	0027      	movs	r7, r4
 8000a3c:	0c1b      	lsrs	r3, r3, #16
 8000a3e:	4357      	muls	r7, r2
 8000a40:	4374      	muls	r4, r6
 8000a42:	435a      	muls	r2, r3
 8000a44:	435e      	muls	r6, r3
 8000a46:	1912      	adds	r2, r2, r4
 8000a48:	0c3b      	lsrs	r3, r7, #16
 8000a4a:	189b      	adds	r3, r3, r2
 8000a4c:	429c      	cmp	r4, r3
 8000a4e:	d903      	bls.n	8000a58 <__aeabi_fmul+0xd0>
 8000a50:	2280      	movs	r2, #128	; 0x80
 8000a52:	0252      	lsls	r2, r2, #9
 8000a54:	4694      	mov	ip, r2
 8000a56:	4466      	add	r6, ip
 8000a58:	043f      	lsls	r7, r7, #16
 8000a5a:	041a      	lsls	r2, r3, #16
 8000a5c:	0c3f      	lsrs	r7, r7, #16
 8000a5e:	19d2      	adds	r2, r2, r7
 8000a60:	0194      	lsls	r4, r2, #6
 8000a62:	1e67      	subs	r7, r4, #1
 8000a64:	41bc      	sbcs	r4, r7
 8000a66:	0c1b      	lsrs	r3, r3, #16
 8000a68:	0e92      	lsrs	r2, r2, #26
 8000a6a:	199b      	adds	r3, r3, r6
 8000a6c:	4314      	orrs	r4, r2
 8000a6e:	019b      	lsls	r3, r3, #6
 8000a70:	431c      	orrs	r4, r3
 8000a72:	011b      	lsls	r3, r3, #4
 8000a74:	d400      	bmi.n	8000a78 <__aeabi_fmul+0xf0>
 8000a76:	e09b      	b.n	8000bb0 <__aeabi_fmul+0x228>
 8000a78:	2301      	movs	r3, #1
 8000a7a:	0862      	lsrs	r2, r4, #1
 8000a7c:	401c      	ands	r4, r3
 8000a7e:	4314      	orrs	r4, r2
 8000a80:	0002      	movs	r2, r0
 8000a82:	327f      	adds	r2, #127	; 0x7f
 8000a84:	2a00      	cmp	r2, #0
 8000a86:	dd64      	ble.n	8000b52 <__aeabi_fmul+0x1ca>
 8000a88:	0763      	lsls	r3, r4, #29
 8000a8a:	d004      	beq.n	8000a96 <__aeabi_fmul+0x10e>
 8000a8c:	230f      	movs	r3, #15
 8000a8e:	4023      	ands	r3, r4
 8000a90:	2b04      	cmp	r3, #4
 8000a92:	d000      	beq.n	8000a96 <__aeabi_fmul+0x10e>
 8000a94:	3404      	adds	r4, #4
 8000a96:	0123      	lsls	r3, r4, #4
 8000a98:	d503      	bpl.n	8000aa2 <__aeabi_fmul+0x11a>
 8000a9a:	0002      	movs	r2, r0
 8000a9c:	4b4c      	ldr	r3, [pc, #304]	; (8000bd0 <__aeabi_fmul+0x248>)
 8000a9e:	3280      	adds	r2, #128	; 0x80
 8000aa0:	401c      	ands	r4, r3
 8000aa2:	2afe      	cmp	r2, #254	; 0xfe
 8000aa4:	dcbf      	bgt.n	8000a26 <__aeabi_fmul+0x9e>
 8000aa6:	01a4      	lsls	r4, r4, #6
 8000aa8:	0a64      	lsrs	r4, r4, #9
 8000aaa:	b2d0      	uxtb	r0, r2
 8000aac:	e7b2      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000aae:	4643      	mov	r3, r8
 8000ab0:	2b00      	cmp	r3, #0
 8000ab2:	d13d      	bne.n	8000b30 <__aeabi_fmul+0x1a8>
 8000ab4:	464a      	mov	r2, r9
 8000ab6:	3301      	adds	r3, #1
 8000ab8:	431a      	orrs	r2, r3
 8000aba:	4691      	mov	r9, r2
 8000abc:	469c      	mov	ip, r3
 8000abe:	e792      	b.n	80009e6 <__aeabi_fmul+0x5e>
 8000ac0:	2c00      	cmp	r4, #0
 8000ac2:	d129      	bne.n	8000b18 <__aeabi_fmul+0x190>
 8000ac4:	2304      	movs	r3, #4
 8000ac6:	4699      	mov	r9, r3
 8000ac8:	3b03      	subs	r3, #3
 8000aca:	2500      	movs	r5, #0
 8000acc:	469a      	mov	sl, r3
 8000ace:	e774      	b.n	80009ba <__aeabi_fmul+0x32>
 8000ad0:	2c00      	cmp	r4, #0
 8000ad2:	d11b      	bne.n	8000b0c <__aeabi_fmul+0x184>
 8000ad4:	2308      	movs	r3, #8
 8000ad6:	4699      	mov	r9, r3
 8000ad8:	3b06      	subs	r3, #6
 8000ada:	25ff      	movs	r5, #255	; 0xff
 8000adc:	469a      	mov	sl, r3
 8000ade:	e76c      	b.n	80009ba <__aeabi_fmul+0x32>
 8000ae0:	4643      	mov	r3, r8
 8000ae2:	35ff      	adds	r5, #255	; 0xff
 8000ae4:	2b00      	cmp	r3, #0
 8000ae6:	d10b      	bne.n	8000b00 <__aeabi_fmul+0x178>
 8000ae8:	2302      	movs	r3, #2
 8000aea:	464a      	mov	r2, r9
 8000aec:	431a      	orrs	r2, r3
 8000aee:	4691      	mov	r9, r2
 8000af0:	469c      	mov	ip, r3
 8000af2:	e778      	b.n	80009e6 <__aeabi_fmul+0x5e>
 8000af4:	4653      	mov	r3, sl
 8000af6:	0031      	movs	r1, r6
 8000af8:	2b02      	cmp	r3, #2
 8000afa:	d000      	beq.n	8000afe <__aeabi_fmul+0x176>
 8000afc:	e783      	b.n	8000a06 <__aeabi_fmul+0x7e>
 8000afe:	e792      	b.n	8000a26 <__aeabi_fmul+0x9e>
 8000b00:	2303      	movs	r3, #3
 8000b02:	464a      	mov	r2, r9
 8000b04:	431a      	orrs	r2, r3
 8000b06:	4691      	mov	r9, r2
 8000b08:	469c      	mov	ip, r3
 8000b0a:	e76c      	b.n	80009e6 <__aeabi_fmul+0x5e>
 8000b0c:	230c      	movs	r3, #12
 8000b0e:	4699      	mov	r9, r3
 8000b10:	3b09      	subs	r3, #9
 8000b12:	25ff      	movs	r5, #255	; 0xff
 8000b14:	469a      	mov	sl, r3
 8000b16:	e750      	b.n	80009ba <__aeabi_fmul+0x32>
 8000b18:	0020      	movs	r0, r4
 8000b1a:	f000 facf 	bl	80010bc <__clzsi2>
 8000b1e:	2576      	movs	r5, #118	; 0x76
 8000b20:	1f43      	subs	r3, r0, #5
 8000b22:	409c      	lsls	r4, r3
 8000b24:	2300      	movs	r3, #0
 8000b26:	426d      	negs	r5, r5
 8000b28:	4699      	mov	r9, r3
 8000b2a:	469a      	mov	sl, r3
 8000b2c:	1a2d      	subs	r5, r5, r0
 8000b2e:	e744      	b.n	80009ba <__aeabi_fmul+0x32>
 8000b30:	4640      	mov	r0, r8
 8000b32:	f000 fac3 	bl	80010bc <__clzsi2>
 8000b36:	4642      	mov	r2, r8
 8000b38:	1f43      	subs	r3, r0, #5
 8000b3a:	409a      	lsls	r2, r3
 8000b3c:	2300      	movs	r3, #0
 8000b3e:	1a2d      	subs	r5, r5, r0
 8000b40:	4690      	mov	r8, r2
 8000b42:	469c      	mov	ip, r3
 8000b44:	3d76      	subs	r5, #118	; 0x76
 8000b46:	e74e      	b.n	80009e6 <__aeabi_fmul+0x5e>
 8000b48:	2480      	movs	r4, #128	; 0x80
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	20ff      	movs	r0, #255	; 0xff
 8000b4e:	03e4      	lsls	r4, r4, #15
 8000b50:	e760      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000b52:	2301      	movs	r3, #1
 8000b54:	1a9b      	subs	r3, r3, r2
 8000b56:	2b1b      	cmp	r3, #27
 8000b58:	dd00      	ble.n	8000b5c <__aeabi_fmul+0x1d4>
 8000b5a:	e759      	b.n	8000a10 <__aeabi_fmul+0x88>
 8000b5c:	0022      	movs	r2, r4
 8000b5e:	309e      	adds	r0, #158	; 0x9e
 8000b60:	40da      	lsrs	r2, r3
 8000b62:	4084      	lsls	r4, r0
 8000b64:	0013      	movs	r3, r2
 8000b66:	1e62      	subs	r2, r4, #1
 8000b68:	4194      	sbcs	r4, r2
 8000b6a:	431c      	orrs	r4, r3
 8000b6c:	0763      	lsls	r3, r4, #29
 8000b6e:	d004      	beq.n	8000b7a <__aeabi_fmul+0x1f2>
 8000b70:	230f      	movs	r3, #15
 8000b72:	4023      	ands	r3, r4
 8000b74:	2b04      	cmp	r3, #4
 8000b76:	d000      	beq.n	8000b7a <__aeabi_fmul+0x1f2>
 8000b78:	3404      	adds	r4, #4
 8000b7a:	0163      	lsls	r3, r4, #5
 8000b7c:	d51a      	bpl.n	8000bb4 <__aeabi_fmul+0x22c>
 8000b7e:	2001      	movs	r0, #1
 8000b80:	2400      	movs	r4, #0
 8000b82:	e747      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000b84:	2080      	movs	r0, #128	; 0x80
 8000b86:	03c0      	lsls	r0, r0, #15
 8000b88:	4204      	tst	r4, r0
 8000b8a:	d009      	beq.n	8000ba0 <__aeabi_fmul+0x218>
 8000b8c:	4643      	mov	r3, r8
 8000b8e:	4203      	tst	r3, r0
 8000b90:	d106      	bne.n	8000ba0 <__aeabi_fmul+0x218>
 8000b92:	4644      	mov	r4, r8
 8000b94:	4304      	orrs	r4, r0
 8000b96:	0264      	lsls	r4, r4, #9
 8000b98:	0039      	movs	r1, r7
 8000b9a:	20ff      	movs	r0, #255	; 0xff
 8000b9c:	0a64      	lsrs	r4, r4, #9
 8000b9e:	e739      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000ba0:	2080      	movs	r0, #128	; 0x80
 8000ba2:	03c0      	lsls	r0, r0, #15
 8000ba4:	4304      	orrs	r4, r0
 8000ba6:	0264      	lsls	r4, r4, #9
 8000ba8:	0031      	movs	r1, r6
 8000baa:	20ff      	movs	r0, #255	; 0xff
 8000bac:	0a64      	lsrs	r4, r4, #9
 8000bae:	e731      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000bb0:	0028      	movs	r0, r5
 8000bb2:	e765      	b.n	8000a80 <__aeabi_fmul+0xf8>
 8000bb4:	01a4      	lsls	r4, r4, #6
 8000bb6:	2000      	movs	r0, #0
 8000bb8:	0a64      	lsrs	r4, r4, #9
 8000bba:	e72b      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000bbc:	2080      	movs	r0, #128	; 0x80
 8000bbe:	03c0      	lsls	r0, r0, #15
 8000bc0:	4304      	orrs	r4, r0
 8000bc2:	0264      	lsls	r4, r4, #9
 8000bc4:	20ff      	movs	r0, #255	; 0xff
 8000bc6:	0a64      	lsrs	r4, r4, #9
 8000bc8:	e724      	b.n	8000a14 <__aeabi_fmul+0x8c>
 8000bca:	46c0      	nop			; (mov r8, r8)
 8000bcc:	08004028 	.word	0x08004028
 8000bd0:	f7ffffff 	.word	0xf7ffffff

08000bd4 <__aeabi_fsub>:
 8000bd4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000bd6:	46ce      	mov	lr, r9
 8000bd8:	4647      	mov	r7, r8
 8000bda:	0243      	lsls	r3, r0, #9
 8000bdc:	0a5b      	lsrs	r3, r3, #9
 8000bde:	024e      	lsls	r6, r1, #9
 8000be0:	00da      	lsls	r2, r3, #3
 8000be2:	4694      	mov	ip, r2
 8000be4:	0a72      	lsrs	r2, r6, #9
 8000be6:	4691      	mov	r9, r2
 8000be8:	0045      	lsls	r5, r0, #1
 8000bea:	004a      	lsls	r2, r1, #1
 8000bec:	b580      	push	{r7, lr}
 8000bee:	0e2d      	lsrs	r5, r5, #24
 8000bf0:	001f      	movs	r7, r3
 8000bf2:	0fc4      	lsrs	r4, r0, #31
 8000bf4:	0e12      	lsrs	r2, r2, #24
 8000bf6:	0fc9      	lsrs	r1, r1, #31
 8000bf8:	09b6      	lsrs	r6, r6, #6
 8000bfa:	2aff      	cmp	r2, #255	; 0xff
 8000bfc:	d05b      	beq.n	8000cb6 <__aeabi_fsub+0xe2>
 8000bfe:	2001      	movs	r0, #1
 8000c00:	4041      	eors	r1, r0
 8000c02:	428c      	cmp	r4, r1
 8000c04:	d039      	beq.n	8000c7a <__aeabi_fsub+0xa6>
 8000c06:	1aa8      	subs	r0, r5, r2
 8000c08:	2800      	cmp	r0, #0
 8000c0a:	dd5a      	ble.n	8000cc2 <__aeabi_fsub+0xee>
 8000c0c:	2a00      	cmp	r2, #0
 8000c0e:	d06a      	beq.n	8000ce6 <__aeabi_fsub+0x112>
 8000c10:	2dff      	cmp	r5, #255	; 0xff
 8000c12:	d100      	bne.n	8000c16 <__aeabi_fsub+0x42>
 8000c14:	e0d9      	b.n	8000dca <__aeabi_fsub+0x1f6>
 8000c16:	2280      	movs	r2, #128	; 0x80
 8000c18:	04d2      	lsls	r2, r2, #19
 8000c1a:	4316      	orrs	r6, r2
 8000c1c:	281b      	cmp	r0, #27
 8000c1e:	dc00      	bgt.n	8000c22 <__aeabi_fsub+0x4e>
 8000c20:	e0e9      	b.n	8000df6 <__aeabi_fsub+0x222>
 8000c22:	2001      	movs	r0, #1
 8000c24:	4663      	mov	r3, ip
 8000c26:	1a18      	subs	r0, r3, r0
 8000c28:	0143      	lsls	r3, r0, #5
 8000c2a:	d400      	bmi.n	8000c2e <__aeabi_fsub+0x5a>
 8000c2c:	e0b4      	b.n	8000d98 <__aeabi_fsub+0x1c4>
 8000c2e:	0180      	lsls	r0, r0, #6
 8000c30:	0987      	lsrs	r7, r0, #6
 8000c32:	0038      	movs	r0, r7
 8000c34:	f000 fa42 	bl	80010bc <__clzsi2>
 8000c38:	3805      	subs	r0, #5
 8000c3a:	4087      	lsls	r7, r0
 8000c3c:	4285      	cmp	r5, r0
 8000c3e:	dc00      	bgt.n	8000c42 <__aeabi_fsub+0x6e>
 8000c40:	e0cc      	b.n	8000ddc <__aeabi_fsub+0x208>
 8000c42:	1a2d      	subs	r5, r5, r0
 8000c44:	48b5      	ldr	r0, [pc, #724]	; (8000f1c <__aeabi_fsub+0x348>)
 8000c46:	4038      	ands	r0, r7
 8000c48:	0743      	lsls	r3, r0, #29
 8000c4a:	d004      	beq.n	8000c56 <__aeabi_fsub+0x82>
 8000c4c:	230f      	movs	r3, #15
 8000c4e:	4003      	ands	r3, r0
 8000c50:	2b04      	cmp	r3, #4
 8000c52:	d000      	beq.n	8000c56 <__aeabi_fsub+0x82>
 8000c54:	3004      	adds	r0, #4
 8000c56:	0143      	lsls	r3, r0, #5
 8000c58:	d400      	bmi.n	8000c5c <__aeabi_fsub+0x88>
 8000c5a:	e0a0      	b.n	8000d9e <__aeabi_fsub+0x1ca>
 8000c5c:	1c6a      	adds	r2, r5, #1
 8000c5e:	2dfe      	cmp	r5, #254	; 0xfe
 8000c60:	d100      	bne.n	8000c64 <__aeabi_fsub+0x90>
 8000c62:	e08d      	b.n	8000d80 <__aeabi_fsub+0x1ac>
 8000c64:	0180      	lsls	r0, r0, #6
 8000c66:	0a47      	lsrs	r7, r0, #9
 8000c68:	b2d2      	uxtb	r2, r2
 8000c6a:	05d0      	lsls	r0, r2, #23
 8000c6c:	4338      	orrs	r0, r7
 8000c6e:	07e4      	lsls	r4, r4, #31
 8000c70:	4320      	orrs	r0, r4
 8000c72:	bcc0      	pop	{r6, r7}
 8000c74:	46b9      	mov	r9, r7
 8000c76:	46b0      	mov	r8, r6
 8000c78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000c7a:	1aa8      	subs	r0, r5, r2
 8000c7c:	4680      	mov	r8, r0
 8000c7e:	2800      	cmp	r0, #0
 8000c80:	dd45      	ble.n	8000d0e <__aeabi_fsub+0x13a>
 8000c82:	2a00      	cmp	r2, #0
 8000c84:	d070      	beq.n	8000d68 <__aeabi_fsub+0x194>
 8000c86:	2dff      	cmp	r5, #255	; 0xff
 8000c88:	d100      	bne.n	8000c8c <__aeabi_fsub+0xb8>
 8000c8a:	e09e      	b.n	8000dca <__aeabi_fsub+0x1f6>
 8000c8c:	2380      	movs	r3, #128	; 0x80
 8000c8e:	04db      	lsls	r3, r3, #19
 8000c90:	431e      	orrs	r6, r3
 8000c92:	4643      	mov	r3, r8
 8000c94:	2b1b      	cmp	r3, #27
 8000c96:	dc00      	bgt.n	8000c9a <__aeabi_fsub+0xc6>
 8000c98:	e0d2      	b.n	8000e40 <__aeabi_fsub+0x26c>
 8000c9a:	2001      	movs	r0, #1
 8000c9c:	4460      	add	r0, ip
 8000c9e:	0143      	lsls	r3, r0, #5
 8000ca0:	d57a      	bpl.n	8000d98 <__aeabi_fsub+0x1c4>
 8000ca2:	3501      	adds	r5, #1
 8000ca4:	2dff      	cmp	r5, #255	; 0xff
 8000ca6:	d06b      	beq.n	8000d80 <__aeabi_fsub+0x1ac>
 8000ca8:	2301      	movs	r3, #1
 8000caa:	4a9d      	ldr	r2, [pc, #628]	; (8000f20 <__aeabi_fsub+0x34c>)
 8000cac:	4003      	ands	r3, r0
 8000cae:	0840      	lsrs	r0, r0, #1
 8000cb0:	4010      	ands	r0, r2
 8000cb2:	4318      	orrs	r0, r3
 8000cb4:	e7c8      	b.n	8000c48 <__aeabi_fsub+0x74>
 8000cb6:	2e00      	cmp	r6, #0
 8000cb8:	d020      	beq.n	8000cfc <__aeabi_fsub+0x128>
 8000cba:	428c      	cmp	r4, r1
 8000cbc:	d023      	beq.n	8000d06 <__aeabi_fsub+0x132>
 8000cbe:	0028      	movs	r0, r5
 8000cc0:	38ff      	subs	r0, #255	; 0xff
 8000cc2:	2800      	cmp	r0, #0
 8000cc4:	d039      	beq.n	8000d3a <__aeabi_fsub+0x166>
 8000cc6:	1b57      	subs	r7, r2, r5
 8000cc8:	2d00      	cmp	r5, #0
 8000cca:	d000      	beq.n	8000cce <__aeabi_fsub+0xfa>
 8000ccc:	e09d      	b.n	8000e0a <__aeabi_fsub+0x236>
 8000cce:	4663      	mov	r3, ip
 8000cd0:	2b00      	cmp	r3, #0
 8000cd2:	d100      	bne.n	8000cd6 <__aeabi_fsub+0x102>
 8000cd4:	e0db      	b.n	8000e8e <__aeabi_fsub+0x2ba>
 8000cd6:	1e7b      	subs	r3, r7, #1
 8000cd8:	2f01      	cmp	r7, #1
 8000cda:	d100      	bne.n	8000cde <__aeabi_fsub+0x10a>
 8000cdc:	e10d      	b.n	8000efa <__aeabi_fsub+0x326>
 8000cde:	2fff      	cmp	r7, #255	; 0xff
 8000ce0:	d071      	beq.n	8000dc6 <__aeabi_fsub+0x1f2>
 8000ce2:	001f      	movs	r7, r3
 8000ce4:	e098      	b.n	8000e18 <__aeabi_fsub+0x244>
 8000ce6:	2e00      	cmp	r6, #0
 8000ce8:	d100      	bne.n	8000cec <__aeabi_fsub+0x118>
 8000cea:	e0a7      	b.n	8000e3c <__aeabi_fsub+0x268>
 8000cec:	1e42      	subs	r2, r0, #1
 8000cee:	2801      	cmp	r0, #1
 8000cf0:	d100      	bne.n	8000cf4 <__aeabi_fsub+0x120>
 8000cf2:	e0e6      	b.n	8000ec2 <__aeabi_fsub+0x2ee>
 8000cf4:	28ff      	cmp	r0, #255	; 0xff
 8000cf6:	d068      	beq.n	8000dca <__aeabi_fsub+0x1f6>
 8000cf8:	0010      	movs	r0, r2
 8000cfa:	e78f      	b.n	8000c1c <__aeabi_fsub+0x48>
 8000cfc:	2001      	movs	r0, #1
 8000cfe:	4041      	eors	r1, r0
 8000d00:	42a1      	cmp	r1, r4
 8000d02:	d000      	beq.n	8000d06 <__aeabi_fsub+0x132>
 8000d04:	e77f      	b.n	8000c06 <__aeabi_fsub+0x32>
 8000d06:	20ff      	movs	r0, #255	; 0xff
 8000d08:	4240      	negs	r0, r0
 8000d0a:	4680      	mov	r8, r0
 8000d0c:	44a8      	add	r8, r5
 8000d0e:	4640      	mov	r0, r8
 8000d10:	2800      	cmp	r0, #0
 8000d12:	d038      	beq.n	8000d86 <__aeabi_fsub+0x1b2>
 8000d14:	1b51      	subs	r1, r2, r5
 8000d16:	2d00      	cmp	r5, #0
 8000d18:	d100      	bne.n	8000d1c <__aeabi_fsub+0x148>
 8000d1a:	e0ae      	b.n	8000e7a <__aeabi_fsub+0x2a6>
 8000d1c:	2aff      	cmp	r2, #255	; 0xff
 8000d1e:	d100      	bne.n	8000d22 <__aeabi_fsub+0x14e>
 8000d20:	e0df      	b.n	8000ee2 <__aeabi_fsub+0x30e>
 8000d22:	2380      	movs	r3, #128	; 0x80
 8000d24:	4660      	mov	r0, ip
 8000d26:	04db      	lsls	r3, r3, #19
 8000d28:	4318      	orrs	r0, r3
 8000d2a:	4684      	mov	ip, r0
 8000d2c:	291b      	cmp	r1, #27
 8000d2e:	dc00      	bgt.n	8000d32 <__aeabi_fsub+0x15e>
 8000d30:	e0d9      	b.n	8000ee6 <__aeabi_fsub+0x312>
 8000d32:	2001      	movs	r0, #1
 8000d34:	0015      	movs	r5, r2
 8000d36:	1980      	adds	r0, r0, r6
 8000d38:	e7b1      	b.n	8000c9e <__aeabi_fsub+0xca>
 8000d3a:	20fe      	movs	r0, #254	; 0xfe
 8000d3c:	1c6a      	adds	r2, r5, #1
 8000d3e:	4210      	tst	r0, r2
 8000d40:	d171      	bne.n	8000e26 <__aeabi_fsub+0x252>
 8000d42:	2d00      	cmp	r5, #0
 8000d44:	d000      	beq.n	8000d48 <__aeabi_fsub+0x174>
 8000d46:	e0a6      	b.n	8000e96 <__aeabi_fsub+0x2c2>
 8000d48:	4663      	mov	r3, ip
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d100      	bne.n	8000d50 <__aeabi_fsub+0x17c>
 8000d4e:	e0d9      	b.n	8000f04 <__aeabi_fsub+0x330>
 8000d50:	2200      	movs	r2, #0
 8000d52:	2e00      	cmp	r6, #0
 8000d54:	d100      	bne.n	8000d58 <__aeabi_fsub+0x184>
 8000d56:	e788      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000d58:	1b98      	subs	r0, r3, r6
 8000d5a:	0143      	lsls	r3, r0, #5
 8000d5c:	d400      	bmi.n	8000d60 <__aeabi_fsub+0x18c>
 8000d5e:	e0e1      	b.n	8000f24 <__aeabi_fsub+0x350>
 8000d60:	4663      	mov	r3, ip
 8000d62:	000c      	movs	r4, r1
 8000d64:	1af0      	subs	r0, r6, r3
 8000d66:	e76f      	b.n	8000c48 <__aeabi_fsub+0x74>
 8000d68:	2e00      	cmp	r6, #0
 8000d6a:	d100      	bne.n	8000d6e <__aeabi_fsub+0x19a>
 8000d6c:	e0b7      	b.n	8000ede <__aeabi_fsub+0x30a>
 8000d6e:	0002      	movs	r2, r0
 8000d70:	3a01      	subs	r2, #1
 8000d72:	2801      	cmp	r0, #1
 8000d74:	d100      	bne.n	8000d78 <__aeabi_fsub+0x1a4>
 8000d76:	e09c      	b.n	8000eb2 <__aeabi_fsub+0x2de>
 8000d78:	28ff      	cmp	r0, #255	; 0xff
 8000d7a:	d026      	beq.n	8000dca <__aeabi_fsub+0x1f6>
 8000d7c:	4690      	mov	r8, r2
 8000d7e:	e788      	b.n	8000c92 <__aeabi_fsub+0xbe>
 8000d80:	22ff      	movs	r2, #255	; 0xff
 8000d82:	2700      	movs	r7, #0
 8000d84:	e771      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000d86:	20fe      	movs	r0, #254	; 0xfe
 8000d88:	1c6a      	adds	r2, r5, #1
 8000d8a:	4210      	tst	r0, r2
 8000d8c:	d064      	beq.n	8000e58 <__aeabi_fsub+0x284>
 8000d8e:	2aff      	cmp	r2, #255	; 0xff
 8000d90:	d0f6      	beq.n	8000d80 <__aeabi_fsub+0x1ac>
 8000d92:	0015      	movs	r5, r2
 8000d94:	4466      	add	r6, ip
 8000d96:	0870      	lsrs	r0, r6, #1
 8000d98:	0743      	lsls	r3, r0, #29
 8000d9a:	d000      	beq.n	8000d9e <__aeabi_fsub+0x1ca>
 8000d9c:	e756      	b.n	8000c4c <__aeabi_fsub+0x78>
 8000d9e:	08c3      	lsrs	r3, r0, #3
 8000da0:	2dff      	cmp	r5, #255	; 0xff
 8000da2:	d012      	beq.n	8000dca <__aeabi_fsub+0x1f6>
 8000da4:	025b      	lsls	r3, r3, #9
 8000da6:	0a5f      	lsrs	r7, r3, #9
 8000da8:	b2ea      	uxtb	r2, r5
 8000daa:	e75e      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000dac:	4662      	mov	r2, ip
 8000dae:	2a00      	cmp	r2, #0
 8000db0:	d100      	bne.n	8000db4 <__aeabi_fsub+0x1e0>
 8000db2:	e096      	b.n	8000ee2 <__aeabi_fsub+0x30e>
 8000db4:	2e00      	cmp	r6, #0
 8000db6:	d008      	beq.n	8000dca <__aeabi_fsub+0x1f6>
 8000db8:	2280      	movs	r2, #128	; 0x80
 8000dba:	03d2      	lsls	r2, r2, #15
 8000dbc:	4213      	tst	r3, r2
 8000dbe:	d004      	beq.n	8000dca <__aeabi_fsub+0x1f6>
 8000dc0:	4648      	mov	r0, r9
 8000dc2:	4210      	tst	r0, r2
 8000dc4:	d101      	bne.n	8000dca <__aeabi_fsub+0x1f6>
 8000dc6:	000c      	movs	r4, r1
 8000dc8:	464b      	mov	r3, r9
 8000dca:	2b00      	cmp	r3, #0
 8000dcc:	d0d8      	beq.n	8000d80 <__aeabi_fsub+0x1ac>
 8000dce:	2780      	movs	r7, #128	; 0x80
 8000dd0:	03ff      	lsls	r7, r7, #15
 8000dd2:	431f      	orrs	r7, r3
 8000dd4:	027f      	lsls	r7, r7, #9
 8000dd6:	22ff      	movs	r2, #255	; 0xff
 8000dd8:	0a7f      	lsrs	r7, r7, #9
 8000dda:	e746      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000ddc:	2320      	movs	r3, #32
 8000dde:	003a      	movs	r2, r7
 8000de0:	1b45      	subs	r5, r0, r5
 8000de2:	0038      	movs	r0, r7
 8000de4:	3501      	adds	r5, #1
 8000de6:	40ea      	lsrs	r2, r5
 8000de8:	1b5d      	subs	r5, r3, r5
 8000dea:	40a8      	lsls	r0, r5
 8000dec:	1e43      	subs	r3, r0, #1
 8000dee:	4198      	sbcs	r0, r3
 8000df0:	2500      	movs	r5, #0
 8000df2:	4310      	orrs	r0, r2
 8000df4:	e728      	b.n	8000c48 <__aeabi_fsub+0x74>
 8000df6:	2320      	movs	r3, #32
 8000df8:	1a1b      	subs	r3, r3, r0
 8000dfa:	0032      	movs	r2, r6
 8000dfc:	409e      	lsls	r6, r3
 8000dfe:	40c2      	lsrs	r2, r0
 8000e00:	0030      	movs	r0, r6
 8000e02:	1e43      	subs	r3, r0, #1
 8000e04:	4198      	sbcs	r0, r3
 8000e06:	4310      	orrs	r0, r2
 8000e08:	e70c      	b.n	8000c24 <__aeabi_fsub+0x50>
 8000e0a:	2aff      	cmp	r2, #255	; 0xff
 8000e0c:	d0db      	beq.n	8000dc6 <__aeabi_fsub+0x1f2>
 8000e0e:	2380      	movs	r3, #128	; 0x80
 8000e10:	4660      	mov	r0, ip
 8000e12:	04db      	lsls	r3, r3, #19
 8000e14:	4318      	orrs	r0, r3
 8000e16:	4684      	mov	ip, r0
 8000e18:	2f1b      	cmp	r7, #27
 8000e1a:	dd56      	ble.n	8000eca <__aeabi_fsub+0x2f6>
 8000e1c:	2001      	movs	r0, #1
 8000e1e:	000c      	movs	r4, r1
 8000e20:	0015      	movs	r5, r2
 8000e22:	1a30      	subs	r0, r6, r0
 8000e24:	e700      	b.n	8000c28 <__aeabi_fsub+0x54>
 8000e26:	4663      	mov	r3, ip
 8000e28:	1b9f      	subs	r7, r3, r6
 8000e2a:	017b      	lsls	r3, r7, #5
 8000e2c:	d43d      	bmi.n	8000eaa <__aeabi_fsub+0x2d6>
 8000e2e:	2f00      	cmp	r7, #0
 8000e30:	d000      	beq.n	8000e34 <__aeabi_fsub+0x260>
 8000e32:	e6fe      	b.n	8000c32 <__aeabi_fsub+0x5e>
 8000e34:	2400      	movs	r4, #0
 8000e36:	2200      	movs	r2, #0
 8000e38:	2700      	movs	r7, #0
 8000e3a:	e716      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000e3c:	0005      	movs	r5, r0
 8000e3e:	e7af      	b.n	8000da0 <__aeabi_fsub+0x1cc>
 8000e40:	0032      	movs	r2, r6
 8000e42:	4643      	mov	r3, r8
 8000e44:	4641      	mov	r1, r8
 8000e46:	40da      	lsrs	r2, r3
 8000e48:	2320      	movs	r3, #32
 8000e4a:	1a5b      	subs	r3, r3, r1
 8000e4c:	409e      	lsls	r6, r3
 8000e4e:	0030      	movs	r0, r6
 8000e50:	1e43      	subs	r3, r0, #1
 8000e52:	4198      	sbcs	r0, r3
 8000e54:	4310      	orrs	r0, r2
 8000e56:	e721      	b.n	8000c9c <__aeabi_fsub+0xc8>
 8000e58:	2d00      	cmp	r5, #0
 8000e5a:	d1a7      	bne.n	8000dac <__aeabi_fsub+0x1d8>
 8000e5c:	4663      	mov	r3, ip
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d059      	beq.n	8000f16 <__aeabi_fsub+0x342>
 8000e62:	2200      	movs	r2, #0
 8000e64:	2e00      	cmp	r6, #0
 8000e66:	d100      	bne.n	8000e6a <__aeabi_fsub+0x296>
 8000e68:	e6ff      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000e6a:	0030      	movs	r0, r6
 8000e6c:	4460      	add	r0, ip
 8000e6e:	0143      	lsls	r3, r0, #5
 8000e70:	d592      	bpl.n	8000d98 <__aeabi_fsub+0x1c4>
 8000e72:	4b2a      	ldr	r3, [pc, #168]	; (8000f1c <__aeabi_fsub+0x348>)
 8000e74:	3501      	adds	r5, #1
 8000e76:	4018      	ands	r0, r3
 8000e78:	e78e      	b.n	8000d98 <__aeabi_fsub+0x1c4>
 8000e7a:	4663      	mov	r3, ip
 8000e7c:	2b00      	cmp	r3, #0
 8000e7e:	d047      	beq.n	8000f10 <__aeabi_fsub+0x33c>
 8000e80:	1e4b      	subs	r3, r1, #1
 8000e82:	2901      	cmp	r1, #1
 8000e84:	d015      	beq.n	8000eb2 <__aeabi_fsub+0x2de>
 8000e86:	29ff      	cmp	r1, #255	; 0xff
 8000e88:	d02b      	beq.n	8000ee2 <__aeabi_fsub+0x30e>
 8000e8a:	0019      	movs	r1, r3
 8000e8c:	e74e      	b.n	8000d2c <__aeabi_fsub+0x158>
 8000e8e:	000c      	movs	r4, r1
 8000e90:	464b      	mov	r3, r9
 8000e92:	003d      	movs	r5, r7
 8000e94:	e784      	b.n	8000da0 <__aeabi_fsub+0x1cc>
 8000e96:	4662      	mov	r2, ip
 8000e98:	2a00      	cmp	r2, #0
 8000e9a:	d18b      	bne.n	8000db4 <__aeabi_fsub+0x1e0>
 8000e9c:	2e00      	cmp	r6, #0
 8000e9e:	d192      	bne.n	8000dc6 <__aeabi_fsub+0x1f2>
 8000ea0:	2780      	movs	r7, #128	; 0x80
 8000ea2:	2400      	movs	r4, #0
 8000ea4:	22ff      	movs	r2, #255	; 0xff
 8000ea6:	03ff      	lsls	r7, r7, #15
 8000ea8:	e6df      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000eaa:	4663      	mov	r3, ip
 8000eac:	000c      	movs	r4, r1
 8000eae:	1af7      	subs	r7, r6, r3
 8000eb0:	e6bf      	b.n	8000c32 <__aeabi_fsub+0x5e>
 8000eb2:	0030      	movs	r0, r6
 8000eb4:	4460      	add	r0, ip
 8000eb6:	2501      	movs	r5, #1
 8000eb8:	0143      	lsls	r3, r0, #5
 8000eba:	d400      	bmi.n	8000ebe <__aeabi_fsub+0x2ea>
 8000ebc:	e76c      	b.n	8000d98 <__aeabi_fsub+0x1c4>
 8000ebe:	2502      	movs	r5, #2
 8000ec0:	e6f2      	b.n	8000ca8 <__aeabi_fsub+0xd4>
 8000ec2:	4663      	mov	r3, ip
 8000ec4:	2501      	movs	r5, #1
 8000ec6:	1b98      	subs	r0, r3, r6
 8000ec8:	e6ae      	b.n	8000c28 <__aeabi_fsub+0x54>
 8000eca:	2320      	movs	r3, #32
 8000ecc:	4664      	mov	r4, ip
 8000ece:	4660      	mov	r0, ip
 8000ed0:	40fc      	lsrs	r4, r7
 8000ed2:	1bdf      	subs	r7, r3, r7
 8000ed4:	40b8      	lsls	r0, r7
 8000ed6:	1e43      	subs	r3, r0, #1
 8000ed8:	4198      	sbcs	r0, r3
 8000eda:	4320      	orrs	r0, r4
 8000edc:	e79f      	b.n	8000e1e <__aeabi_fsub+0x24a>
 8000ede:	0005      	movs	r5, r0
 8000ee0:	e75e      	b.n	8000da0 <__aeabi_fsub+0x1cc>
 8000ee2:	464b      	mov	r3, r9
 8000ee4:	e771      	b.n	8000dca <__aeabi_fsub+0x1f6>
 8000ee6:	2320      	movs	r3, #32
 8000ee8:	4665      	mov	r5, ip
 8000eea:	4660      	mov	r0, ip
 8000eec:	40cd      	lsrs	r5, r1
 8000eee:	1a59      	subs	r1, r3, r1
 8000ef0:	4088      	lsls	r0, r1
 8000ef2:	1e43      	subs	r3, r0, #1
 8000ef4:	4198      	sbcs	r0, r3
 8000ef6:	4328      	orrs	r0, r5
 8000ef8:	e71c      	b.n	8000d34 <__aeabi_fsub+0x160>
 8000efa:	4663      	mov	r3, ip
 8000efc:	000c      	movs	r4, r1
 8000efe:	2501      	movs	r5, #1
 8000f00:	1af0      	subs	r0, r6, r3
 8000f02:	e691      	b.n	8000c28 <__aeabi_fsub+0x54>
 8000f04:	2e00      	cmp	r6, #0
 8000f06:	d095      	beq.n	8000e34 <__aeabi_fsub+0x260>
 8000f08:	000c      	movs	r4, r1
 8000f0a:	464f      	mov	r7, r9
 8000f0c:	2200      	movs	r2, #0
 8000f0e:	e6ac      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000f10:	464b      	mov	r3, r9
 8000f12:	000d      	movs	r5, r1
 8000f14:	e744      	b.n	8000da0 <__aeabi_fsub+0x1cc>
 8000f16:	464f      	mov	r7, r9
 8000f18:	2200      	movs	r2, #0
 8000f1a:	e6a6      	b.n	8000c6a <__aeabi_fsub+0x96>
 8000f1c:	fbffffff 	.word	0xfbffffff
 8000f20:	7dffffff 	.word	0x7dffffff
 8000f24:	2800      	cmp	r0, #0
 8000f26:	d000      	beq.n	8000f2a <__aeabi_fsub+0x356>
 8000f28:	e736      	b.n	8000d98 <__aeabi_fsub+0x1c4>
 8000f2a:	2400      	movs	r4, #0
 8000f2c:	2700      	movs	r7, #0
 8000f2e:	e69c      	b.n	8000c6a <__aeabi_fsub+0x96>

08000f30 <__aeabi_fcmpun>:
 8000f30:	0243      	lsls	r3, r0, #9
 8000f32:	024a      	lsls	r2, r1, #9
 8000f34:	0040      	lsls	r0, r0, #1
 8000f36:	0049      	lsls	r1, r1, #1
 8000f38:	0a5b      	lsrs	r3, r3, #9
 8000f3a:	0a52      	lsrs	r2, r2, #9
 8000f3c:	0e09      	lsrs	r1, r1, #24
 8000f3e:	0e00      	lsrs	r0, r0, #24
 8000f40:	28ff      	cmp	r0, #255	; 0xff
 8000f42:	d006      	beq.n	8000f52 <__aeabi_fcmpun+0x22>
 8000f44:	2000      	movs	r0, #0
 8000f46:	29ff      	cmp	r1, #255	; 0xff
 8000f48:	d102      	bne.n	8000f50 <__aeabi_fcmpun+0x20>
 8000f4a:	1e53      	subs	r3, r2, #1
 8000f4c:	419a      	sbcs	r2, r3
 8000f4e:	0010      	movs	r0, r2
 8000f50:	4770      	bx	lr
 8000f52:	38fe      	subs	r0, #254	; 0xfe
 8000f54:	2b00      	cmp	r3, #0
 8000f56:	d1fb      	bne.n	8000f50 <__aeabi_fcmpun+0x20>
 8000f58:	e7f4      	b.n	8000f44 <__aeabi_fcmpun+0x14>
 8000f5a:	46c0      	nop			; (mov r8, r8)

08000f5c <__aeabi_f2iz>:
 8000f5c:	0241      	lsls	r1, r0, #9
 8000f5e:	0042      	lsls	r2, r0, #1
 8000f60:	0fc3      	lsrs	r3, r0, #31
 8000f62:	0a49      	lsrs	r1, r1, #9
 8000f64:	2000      	movs	r0, #0
 8000f66:	0e12      	lsrs	r2, r2, #24
 8000f68:	2a7e      	cmp	r2, #126	; 0x7e
 8000f6a:	dd03      	ble.n	8000f74 <__aeabi_f2iz+0x18>
 8000f6c:	2a9d      	cmp	r2, #157	; 0x9d
 8000f6e:	dd02      	ble.n	8000f76 <__aeabi_f2iz+0x1a>
 8000f70:	4a09      	ldr	r2, [pc, #36]	; (8000f98 <__aeabi_f2iz+0x3c>)
 8000f72:	1898      	adds	r0, r3, r2
 8000f74:	4770      	bx	lr
 8000f76:	2080      	movs	r0, #128	; 0x80
 8000f78:	0400      	lsls	r0, r0, #16
 8000f7a:	4301      	orrs	r1, r0
 8000f7c:	2a95      	cmp	r2, #149	; 0x95
 8000f7e:	dc07      	bgt.n	8000f90 <__aeabi_f2iz+0x34>
 8000f80:	2096      	movs	r0, #150	; 0x96
 8000f82:	1a82      	subs	r2, r0, r2
 8000f84:	40d1      	lsrs	r1, r2
 8000f86:	4248      	negs	r0, r1
 8000f88:	2b00      	cmp	r3, #0
 8000f8a:	d1f3      	bne.n	8000f74 <__aeabi_f2iz+0x18>
 8000f8c:	0008      	movs	r0, r1
 8000f8e:	e7f1      	b.n	8000f74 <__aeabi_f2iz+0x18>
 8000f90:	3a96      	subs	r2, #150	; 0x96
 8000f92:	4091      	lsls	r1, r2
 8000f94:	e7f7      	b.n	8000f86 <__aeabi_f2iz+0x2a>
 8000f96:	46c0      	nop			; (mov r8, r8)
 8000f98:	7fffffff 	.word	0x7fffffff

08000f9c <__aeabi_i2f>:
 8000f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f9e:	2800      	cmp	r0, #0
 8000fa0:	d013      	beq.n	8000fca <__aeabi_i2f+0x2e>
 8000fa2:	17c3      	asrs	r3, r0, #31
 8000fa4:	18c6      	adds	r6, r0, r3
 8000fa6:	405e      	eors	r6, r3
 8000fa8:	0fc4      	lsrs	r4, r0, #31
 8000faa:	0030      	movs	r0, r6
 8000fac:	f000 f886 	bl	80010bc <__clzsi2>
 8000fb0:	239e      	movs	r3, #158	; 0x9e
 8000fb2:	0005      	movs	r5, r0
 8000fb4:	1a1b      	subs	r3, r3, r0
 8000fb6:	2b96      	cmp	r3, #150	; 0x96
 8000fb8:	dc0f      	bgt.n	8000fda <__aeabi_i2f+0x3e>
 8000fba:	2808      	cmp	r0, #8
 8000fbc:	dd01      	ble.n	8000fc2 <__aeabi_i2f+0x26>
 8000fbe:	3d08      	subs	r5, #8
 8000fc0:	40ae      	lsls	r6, r5
 8000fc2:	0276      	lsls	r6, r6, #9
 8000fc4:	0a76      	lsrs	r6, r6, #9
 8000fc6:	b2d8      	uxtb	r0, r3
 8000fc8:	e002      	b.n	8000fd0 <__aeabi_i2f+0x34>
 8000fca:	2400      	movs	r4, #0
 8000fcc:	2000      	movs	r0, #0
 8000fce:	2600      	movs	r6, #0
 8000fd0:	05c0      	lsls	r0, r0, #23
 8000fd2:	4330      	orrs	r0, r6
 8000fd4:	07e4      	lsls	r4, r4, #31
 8000fd6:	4320      	orrs	r0, r4
 8000fd8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8000fda:	2b99      	cmp	r3, #153	; 0x99
 8000fdc:	dd0c      	ble.n	8000ff8 <__aeabi_i2f+0x5c>
 8000fde:	2205      	movs	r2, #5
 8000fe0:	0031      	movs	r1, r6
 8000fe2:	1a12      	subs	r2, r2, r0
 8000fe4:	40d1      	lsrs	r1, r2
 8000fe6:	000a      	movs	r2, r1
 8000fe8:	0001      	movs	r1, r0
 8000fea:	0030      	movs	r0, r6
 8000fec:	311b      	adds	r1, #27
 8000fee:	4088      	lsls	r0, r1
 8000ff0:	1e41      	subs	r1, r0, #1
 8000ff2:	4188      	sbcs	r0, r1
 8000ff4:	4302      	orrs	r2, r0
 8000ff6:	0016      	movs	r6, r2
 8000ff8:	2d05      	cmp	r5, #5
 8000ffa:	dc12      	bgt.n	8001022 <__aeabi_i2f+0x86>
 8000ffc:	0031      	movs	r1, r6
 8000ffe:	4f0d      	ldr	r7, [pc, #52]	; (8001034 <__aeabi_i2f+0x98>)
 8001000:	4039      	ands	r1, r7
 8001002:	0772      	lsls	r2, r6, #29
 8001004:	d009      	beq.n	800101a <__aeabi_i2f+0x7e>
 8001006:	200f      	movs	r0, #15
 8001008:	4030      	ands	r0, r6
 800100a:	2804      	cmp	r0, #4
 800100c:	d005      	beq.n	800101a <__aeabi_i2f+0x7e>
 800100e:	3104      	adds	r1, #4
 8001010:	014a      	lsls	r2, r1, #5
 8001012:	d502      	bpl.n	800101a <__aeabi_i2f+0x7e>
 8001014:	239f      	movs	r3, #159	; 0x9f
 8001016:	4039      	ands	r1, r7
 8001018:	1b5b      	subs	r3, r3, r5
 800101a:	0189      	lsls	r1, r1, #6
 800101c:	0a4e      	lsrs	r6, r1, #9
 800101e:	b2d8      	uxtb	r0, r3
 8001020:	e7d6      	b.n	8000fd0 <__aeabi_i2f+0x34>
 8001022:	1f6a      	subs	r2, r5, #5
 8001024:	4096      	lsls	r6, r2
 8001026:	0031      	movs	r1, r6
 8001028:	4f02      	ldr	r7, [pc, #8]	; (8001034 <__aeabi_i2f+0x98>)
 800102a:	4039      	ands	r1, r7
 800102c:	0772      	lsls	r2, r6, #29
 800102e:	d0f4      	beq.n	800101a <__aeabi_i2f+0x7e>
 8001030:	e7e9      	b.n	8001006 <__aeabi_i2f+0x6a>
 8001032:	46c0      	nop			; (mov r8, r8)
 8001034:	fbffffff 	.word	0xfbffffff

08001038 <__aeabi_ui2f>:
 8001038:	b570      	push	{r4, r5, r6, lr}
 800103a:	1e05      	subs	r5, r0, #0
 800103c:	d00e      	beq.n	800105c <__aeabi_ui2f+0x24>
 800103e:	f000 f83d 	bl	80010bc <__clzsi2>
 8001042:	239e      	movs	r3, #158	; 0x9e
 8001044:	0004      	movs	r4, r0
 8001046:	1a1b      	subs	r3, r3, r0
 8001048:	2b96      	cmp	r3, #150	; 0x96
 800104a:	dc0c      	bgt.n	8001066 <__aeabi_ui2f+0x2e>
 800104c:	2808      	cmp	r0, #8
 800104e:	dd01      	ble.n	8001054 <__aeabi_ui2f+0x1c>
 8001050:	3c08      	subs	r4, #8
 8001052:	40a5      	lsls	r5, r4
 8001054:	026d      	lsls	r5, r5, #9
 8001056:	0a6d      	lsrs	r5, r5, #9
 8001058:	b2d8      	uxtb	r0, r3
 800105a:	e001      	b.n	8001060 <__aeabi_ui2f+0x28>
 800105c:	2000      	movs	r0, #0
 800105e:	2500      	movs	r5, #0
 8001060:	05c0      	lsls	r0, r0, #23
 8001062:	4328      	orrs	r0, r5
 8001064:	bd70      	pop	{r4, r5, r6, pc}
 8001066:	2b99      	cmp	r3, #153	; 0x99
 8001068:	dd09      	ble.n	800107e <__aeabi_ui2f+0x46>
 800106a:	0002      	movs	r2, r0
 800106c:	0029      	movs	r1, r5
 800106e:	321b      	adds	r2, #27
 8001070:	4091      	lsls	r1, r2
 8001072:	1e4a      	subs	r2, r1, #1
 8001074:	4191      	sbcs	r1, r2
 8001076:	2205      	movs	r2, #5
 8001078:	1a12      	subs	r2, r2, r0
 800107a:	40d5      	lsrs	r5, r2
 800107c:	430d      	orrs	r5, r1
 800107e:	2c05      	cmp	r4, #5
 8001080:	dc12      	bgt.n	80010a8 <__aeabi_ui2f+0x70>
 8001082:	0029      	movs	r1, r5
 8001084:	4e0c      	ldr	r6, [pc, #48]	; (80010b8 <__aeabi_ui2f+0x80>)
 8001086:	4031      	ands	r1, r6
 8001088:	076a      	lsls	r2, r5, #29
 800108a:	d009      	beq.n	80010a0 <__aeabi_ui2f+0x68>
 800108c:	200f      	movs	r0, #15
 800108e:	4028      	ands	r0, r5
 8001090:	2804      	cmp	r0, #4
 8001092:	d005      	beq.n	80010a0 <__aeabi_ui2f+0x68>
 8001094:	3104      	adds	r1, #4
 8001096:	014a      	lsls	r2, r1, #5
 8001098:	d502      	bpl.n	80010a0 <__aeabi_ui2f+0x68>
 800109a:	239f      	movs	r3, #159	; 0x9f
 800109c:	4031      	ands	r1, r6
 800109e:	1b1b      	subs	r3, r3, r4
 80010a0:	0189      	lsls	r1, r1, #6
 80010a2:	0a4d      	lsrs	r5, r1, #9
 80010a4:	b2d8      	uxtb	r0, r3
 80010a6:	e7db      	b.n	8001060 <__aeabi_ui2f+0x28>
 80010a8:	1f62      	subs	r2, r4, #5
 80010aa:	4095      	lsls	r5, r2
 80010ac:	0029      	movs	r1, r5
 80010ae:	4e02      	ldr	r6, [pc, #8]	; (80010b8 <__aeabi_ui2f+0x80>)
 80010b0:	4031      	ands	r1, r6
 80010b2:	076a      	lsls	r2, r5, #29
 80010b4:	d0f4      	beq.n	80010a0 <__aeabi_ui2f+0x68>
 80010b6:	e7e9      	b.n	800108c <__aeabi_ui2f+0x54>
 80010b8:	fbffffff 	.word	0xfbffffff

080010bc <__clzsi2>:
 80010bc:	211c      	movs	r1, #28
 80010be:	2301      	movs	r3, #1
 80010c0:	041b      	lsls	r3, r3, #16
 80010c2:	4298      	cmp	r0, r3
 80010c4:	d301      	bcc.n	80010ca <__clzsi2+0xe>
 80010c6:	0c00      	lsrs	r0, r0, #16
 80010c8:	3910      	subs	r1, #16
 80010ca:	0a1b      	lsrs	r3, r3, #8
 80010cc:	4298      	cmp	r0, r3
 80010ce:	d301      	bcc.n	80010d4 <__clzsi2+0x18>
 80010d0:	0a00      	lsrs	r0, r0, #8
 80010d2:	3908      	subs	r1, #8
 80010d4:	091b      	lsrs	r3, r3, #4
 80010d6:	4298      	cmp	r0, r3
 80010d8:	d301      	bcc.n	80010de <__clzsi2+0x22>
 80010da:	0900      	lsrs	r0, r0, #4
 80010dc:	3904      	subs	r1, #4
 80010de:	a202      	add	r2, pc, #8	; (adr r2, 80010e8 <__clzsi2+0x2c>)
 80010e0:	5c10      	ldrb	r0, [r2, r0]
 80010e2:	1840      	adds	r0, r0, r1
 80010e4:	4770      	bx	lr
 80010e6:	46c0      	nop			; (mov r8, r8)
 80010e8:	02020304 	.word	0x02020304
 80010ec:	01010101 	.word	0x01010101
	...

080010f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80010f8:	b590      	push	{r4, r7, lr}
 80010fa:	b083      	sub	sp, #12
 80010fc:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80010fe:	f000 fb25 	bl	800174c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001102:	f000 f86d 	bl	80011e0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001106:	f000 f967 	bl	80013d8 <MX_GPIO_Init>
  MX_ADC1_Init();
 800110a:	f000 f8bd 	bl	8001288 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  uint8_t sel = 0;
 800110e:	1dfb      	adds	r3, r7, #7
 8001110:	2200      	movs	r2, #0
 8001112:	701a      	strb	r2, [r3, #0]

  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 8001114:	1dbb      	adds	r3, r7, #6
 8001116:	2200      	movs	r2, #0
 8001118:	701a      	strb	r2, [r3, #0]
 800111a:	e014      	b.n	8001146 <main+0x4e>
    sensor_val[i] = ADC_ReadChannel(&hadc1, sensor_channel[i]);
 800111c:	1dbb      	adds	r3, r7, #6
 800111e:	781a      	ldrb	r2, [r3, #0]
 8001120:	4b29      	ldr	r3, [pc, #164]	; (80011c8 <main+0xd0>)
 8001122:	0092      	lsls	r2, r2, #2
 8001124:	58d2      	ldr	r2, [r2, r3]
 8001126:	1dbb      	adds	r3, r7, #6
 8001128:	781c      	ldrb	r4, [r3, #0]
 800112a:	4b28      	ldr	r3, [pc, #160]	; (80011cc <main+0xd4>)
 800112c:	0011      	movs	r1, r2
 800112e:	0018      	movs	r0, r3
 8001130:	f000 f9a4 	bl	800147c <ADC_ReadChannel>
 8001134:	0001      	movs	r1, r0
 8001136:	4b26      	ldr	r3, [pc, #152]	; (80011d0 <main+0xd8>)
 8001138:	00a2      	lsls	r2, r4, #2
 800113a:	50d1      	str	r1, [r2, r3]
  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 800113c:	1dbb      	adds	r3, r7, #6
 800113e:	781a      	ldrb	r2, [r3, #0]
 8001140:	1dbb      	adds	r3, r7, #6
 8001142:	3201      	adds	r2, #1
 8001144:	701a      	strb	r2, [r3, #0]
 8001146:	1dbb      	adds	r3, r7, #6
 8001148:	781b      	ldrb	r3, [r3, #0]
 800114a:	2b03      	cmp	r3, #3
 800114c:	d9e6      	bls.n	800111c <main+0x24>
  }
  Sensor_SaveProfile();
 800114e:	f000 fa07 	bl	8001560 <Sensor_SaveProfile>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    sensor_val[sel] = ADC_ReadChannel(&hadc1, sensor_channel[sel]);
 8001152:	1dfb      	adds	r3, r7, #7
 8001154:	781a      	ldrb	r2, [r3, #0]
 8001156:	4b1c      	ldr	r3, [pc, #112]	; (80011c8 <main+0xd0>)
 8001158:	0092      	lsls	r2, r2, #2
 800115a:	58d2      	ldr	r2, [r2, r3]
 800115c:	1dfb      	adds	r3, r7, #7
 800115e:	781c      	ldrb	r4, [r3, #0]
 8001160:	4b1a      	ldr	r3, [pc, #104]	; (80011cc <main+0xd4>)
 8001162:	0011      	movs	r1, r2
 8001164:	0018      	movs	r0, r3
 8001166:	f000 f989 	bl	800147c <ADC_ReadChannel>
 800116a:	0001      	movs	r1, r0
 800116c:	4b18      	ldr	r3, [pc, #96]	; (80011d0 <main+0xd8>)
 800116e:	00a2      	lsls	r2, r4, #2
 8001170:	50d1      	str	r1, [r2, r3]

    if (Get_SensorDist(sensor_val, (uint32_t *)sensor_sav) > tolerance) {
 8001172:	4a18      	ldr	r2, [pc, #96]	; (80011d4 <main+0xdc>)
 8001174:	4b16      	ldr	r3, [pc, #88]	; (80011d0 <main+0xd8>)
 8001176:	0011      	movs	r1, r2
 8001178:	0018      	movs	r0, r3
 800117a:	f000 f9a5 	bl	80014c8 <Get_SensorDist>
 800117e:	0002      	movs	r2, r0
 8001180:	4b15      	ldr	r3, [pc, #84]	; (80011d8 <main+0xe0>)
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	429a      	cmp	r2, r3
 8001186:	d907      	bls.n	8001198 <main+0xa0>
      HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 8001188:	2380      	movs	r3, #128	; 0x80
 800118a:	005b      	lsls	r3, r3, #1
 800118c:	4813      	ldr	r0, [pc, #76]	; (80011dc <main+0xe4>)
 800118e:	2201      	movs	r2, #1
 8001190:	0019      	movs	r1, r3
 8001192:	f001 fbe9 	bl	8002968 <HAL_GPIO_WritePin>
 8001196:	e006      	b.n	80011a6 <main+0xae>
    }
    else HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8001198:	2380      	movs	r3, #128	; 0x80
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	480f      	ldr	r0, [pc, #60]	; (80011dc <main+0xe4>)
 800119e:	2200      	movs	r2, #0
 80011a0:	0019      	movs	r1, r3
 80011a2:	f001 fbe1 	bl	8002968 <HAL_GPIO_WritePin>

    if (sel < NUM_SENSORS - 1) sel++;
 80011a6:	1dfb      	adds	r3, r7, #7
 80011a8:	781b      	ldrb	r3, [r3, #0]
 80011aa:	2b02      	cmp	r3, #2
 80011ac:	d805      	bhi.n	80011ba <main+0xc2>
 80011ae:	1dfb      	adds	r3, r7, #7
 80011b0:	781a      	ldrb	r2, [r3, #0]
 80011b2:	1dfb      	adds	r3, r7, #7
 80011b4:	3201      	adds	r2, #1
 80011b6:	701a      	strb	r2, [r3, #0]
 80011b8:	e002      	b.n	80011c0 <main+0xc8>
    else sel = 0;
 80011ba:	1dfb      	adds	r3, r7, #7
 80011bc:	2200      	movs	r2, #0
 80011be:	701a      	strb	r2, [r3, #0]

    HAL_Delay(5);
 80011c0:	2005      	movs	r0, #5
 80011c2:	f000 fb49 	bl	8001858 <HAL_Delay>
    sensor_val[sel] = ADC_ReadChannel(&hadc1, sensor_channel[sel]);
 80011c6:	e7c4      	b.n	8001152 <main+0x5a>
 80011c8:	20000000 	.word	0x20000000
 80011cc:	200000a0 	.word	0x200000a0
 80011d0:	20000114 	.word	0x20000114
 80011d4:	20000104 	.word	0x20000104
 80011d8:	20000010 	.word	0x20000010
 80011dc:	50000800 	.word	0x50000800

080011e0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80011e0:	b590      	push	{r4, r7, lr}
 80011e2:	b093      	sub	sp, #76	; 0x4c
 80011e4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80011e6:	2414      	movs	r4, #20
 80011e8:	193b      	adds	r3, r7, r4
 80011ea:	0018      	movs	r0, r3
 80011ec:	2334      	movs	r3, #52	; 0x34
 80011ee:	001a      	movs	r2, r3
 80011f0:	2100      	movs	r1, #0
 80011f2:	f002 fa0f 	bl	8003614 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80011f6:	1d3b      	adds	r3, r7, #4
 80011f8:	0018      	movs	r0, r3
 80011fa:	2310      	movs	r3, #16
 80011fc:	001a      	movs	r2, r3
 80011fe:	2100      	movs	r1, #0
 8001200:	f002 fa08 	bl	8003614 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001204:	2380      	movs	r3, #128	; 0x80
 8001206:	009b      	lsls	r3, r3, #2
 8001208:	0018      	movs	r0, r3
 800120a:	f001 fbcb 	bl	80029a4 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800120e:	193b      	adds	r3, r7, r4
 8001210:	2201      	movs	r2, #1
 8001212:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001214:	193b      	adds	r3, r7, r4
 8001216:	2280      	movs	r2, #128	; 0x80
 8001218:	0252      	lsls	r2, r2, #9
 800121a:	605a      	str	r2, [r3, #4]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800121c:	0021      	movs	r1, r4
 800121e:	187b      	adds	r3, r7, r1
 8001220:	2202      	movs	r2, #2
 8001222:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001224:	187b      	adds	r3, r7, r1
 8001226:	2203      	movs	r2, #3
 8001228:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800122a:	187b      	adds	r3, r7, r1
 800122c:	2200      	movs	r2, #0
 800122e:	625a      	str	r2, [r3, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLN = 16;
 8001230:	187b      	adds	r3, r7, r1
 8001232:	2210      	movs	r2, #16
 8001234:	629a      	str	r2, [r3, #40]	; 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001236:	187b      	adds	r3, r7, r1
 8001238:	2280      	movs	r2, #128	; 0x80
 800123a:	0292      	lsls	r2, r2, #10
 800123c:	62da      	str	r2, [r3, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800123e:	187b      	adds	r3, r7, r1
 8001240:	2280      	movs	r2, #128	; 0x80
 8001242:	0592      	lsls	r2, r2, #22
 8001244:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001246:	187b      	adds	r3, r7, r1
 8001248:	0018      	movs	r0, r3
 800124a:	f001 fbeb 	bl	8002a24 <HAL_RCC_OscConfig>
 800124e:	1e03      	subs	r3, r0, #0
 8001250:	d001      	beq.n	8001256 <SystemClock_Config+0x76>
  {
    Error_Handler();
 8001252:	f000 f9a9 	bl	80015a8 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001256:	1d3b      	adds	r3, r7, #4
 8001258:	2207      	movs	r2, #7
 800125a:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800125c:	1d3b      	adds	r3, r7, #4
 800125e:	2202      	movs	r2, #2
 8001260:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001262:	1d3b      	adds	r3, r7, #4
 8001264:	2200      	movs	r2, #0
 8001266:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001268:	1d3b      	adds	r3, r7, #4
 800126a:	2200      	movs	r2, #0
 800126c:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800126e:	1d3b      	adds	r3, r7, #4
 8001270:	2102      	movs	r1, #2
 8001272:	0018      	movs	r0, r3
 8001274:	f001 fee6 	bl	8003044 <HAL_RCC_ClockConfig>
 8001278:	1e03      	subs	r3, r0, #0
 800127a:	d001      	beq.n	8001280 <SystemClock_Config+0xa0>
  {
    Error_Handler();
 800127c:	f000 f994 	bl	80015a8 <Error_Handler>
  }
}
 8001280:	46c0      	nop			; (mov r8, r8)
 8001282:	46bd      	mov	sp, r7
 8001284:	b013      	add	sp, #76	; 0x4c
 8001286:	bd90      	pop	{r4, r7, pc}

08001288 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001288:	b590      	push	{r4, r7, lr}
 800128a:	b085      	sub	sp, #20
 800128c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800128e:	1d3b      	adds	r3, r7, #4
 8001290:	0018      	movs	r0, r3
 8001292:	230c      	movs	r3, #12
 8001294:	001a      	movs	r2, r3
 8001296:	2100      	movs	r1, #0
 8001298:	f002 f9bc 	bl	8003614 <memset>
  
  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800129c:	4b48      	ldr	r3, [pc, #288]	; (80013c0 <MX_ADC1_Init+0x138>)
 800129e:	4a49      	ldr	r2, [pc, #292]	; (80013c4 <MX_ADC1_Init+0x13c>)
 80012a0:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 80012a2:	4b47      	ldr	r3, [pc, #284]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012a4:	2280      	movs	r2, #128	; 0x80
 80012a6:	05d2      	lsls	r2, r2, #23
 80012a8:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 80012aa:	4b45      	ldr	r3, [pc, #276]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012ac:	2200      	movs	r2, #0
 80012ae:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80012b0:	4b43      	ldr	r3, [pc, #268]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012b2:	2200      	movs	r2, #0
 80012b4:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80012b6:	4b42      	ldr	r3, [pc, #264]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012b8:	2280      	movs	r2, #128	; 0x80
 80012ba:	0392      	lsls	r2, r2, #14
 80012bc:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80012be:	4b40      	ldr	r3, [pc, #256]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012c0:	2204      	movs	r2, #4
 80012c2:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80012c4:	4b3e      	ldr	r3, [pc, #248]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012c6:	2200      	movs	r2, #0
 80012c8:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80012ca:	4b3d      	ldr	r3, [pc, #244]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012cc:	2200      	movs	r2, #0
 80012ce:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = DISABLE;
 80012d0:	4b3b      	ldr	r3, [pc, #236]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012d2:	2200      	movs	r2, #0
 80012d4:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 4;
 80012d6:	4b3a      	ldr	r3, [pc, #232]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012d8:	2204      	movs	r2, #4
 80012da:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = ENABLE;
 80012dc:	4b38      	ldr	r3, [pc, #224]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012de:	2220      	movs	r2, #32
 80012e0:	2101      	movs	r1, #1
 80012e2:	5499      	strb	r1, [r3, r2]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80012e4:	4b36      	ldr	r3, [pc, #216]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012e6:	2200      	movs	r2, #0
 80012e8:	625a      	str	r2, [r3, #36]	; 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80012ea:	4b35      	ldr	r3, [pc, #212]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012ec:	2200      	movs	r2, #0
 80012ee:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DMAContinuousRequests = DISABLE;
 80012f0:	4b33      	ldr	r3, [pc, #204]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012f2:	222c      	movs	r2, #44	; 0x2c
 80012f4:	2100      	movs	r1, #0
 80012f6:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80012f8:	4b31      	ldr	r3, [pc, #196]	; (80013c0 <MX_ADC1_Init+0x138>)
 80012fa:	2200      	movs	r2, #0
 80012fc:	631a      	str	r2, [r3, #48]	; 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80012fe:	4b30      	ldr	r3, [pc, #192]	; (80013c0 <MX_ADC1_Init+0x138>)
 8001300:	2200      	movs	r2, #0
 8001302:	635a      	str	r2, [r3, #52]	; 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 8001304:	4b2e      	ldr	r3, [pc, #184]	; (80013c0 <MX_ADC1_Init+0x138>)
 8001306:	2200      	movs	r2, #0
 8001308:	639a      	str	r2, [r3, #56]	; 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 800130a:	4b2d      	ldr	r3, [pc, #180]	; (80013c0 <MX_ADC1_Init+0x138>)
 800130c:	223c      	movs	r2, #60	; 0x3c
 800130e:	2100      	movs	r1, #0
 8001310:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 8001312:	4b2b      	ldr	r3, [pc, #172]	; (80013c0 <MX_ADC1_Init+0x138>)
 8001314:	2200      	movs	r2, #0
 8001316:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001318:	4b29      	ldr	r3, [pc, #164]	; (80013c0 <MX_ADC1_Init+0x138>)
 800131a:	0018      	movs	r0, r3
 800131c:	f000 fc0c 	bl	8001b38 <HAL_ADC_Init>
 8001320:	1e03      	subs	r3, r0, #0
 8001322:	d001      	beq.n	8001328 <MX_ADC1_Init+0xa0>
  {
    Error_Handler();
 8001324:	f000 f940 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001328:	1d3b      	adds	r3, r7, #4
 800132a:	2201      	movs	r2, #1
 800132c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800132e:	1d3b      	adds	r3, r7, #4
 8001330:	2200      	movs	r2, #0
 8001332:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8001334:	1d3b      	adds	r3, r7, #4
 8001336:	2200      	movs	r2, #0
 8001338:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800133a:	1d3a      	adds	r2, r7, #4
 800133c:	4b20      	ldr	r3, [pc, #128]	; (80013c0 <MX_ADC1_Init+0x138>)
 800133e:	0011      	movs	r1, r2
 8001340:	0018      	movs	r0, r3
 8001342:	f000 fe8f 	bl	8002064 <HAL_ADC_ConfigChannel>
 8001346:	1e03      	subs	r3, r0, #0
 8001348:	d001      	beq.n	800134e <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 800134a:	f000 f92d 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800134e:	1d3b      	adds	r3, r7, #4
 8001350:	4a1d      	ldr	r2, [pc, #116]	; (80013c8 <MX_ADC1_Init+0x140>)
 8001352:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 8001354:	1d3b      	adds	r3, r7, #4
 8001356:	2204      	movs	r2, #4
 8001358:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800135a:	1d3a      	adds	r2, r7, #4
 800135c:	4b18      	ldr	r3, [pc, #96]	; (80013c0 <MX_ADC1_Init+0x138>)
 800135e:	0011      	movs	r1, r2
 8001360:	0018      	movs	r0, r3
 8001362:	f000 fe7f 	bl	8002064 <HAL_ADC_ConfigChannel>
 8001366:	1e03      	subs	r3, r0, #0
 8001368:	d001      	beq.n	800136e <MX_ADC1_Init+0xe6>
  {
    Error_Handler();
 800136a:	f000 f91d 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 800136e:	1d3b      	adds	r3, r7, #4
 8001370:	4a16      	ldr	r2, [pc, #88]	; (80013cc <MX_ADC1_Init+0x144>)
 8001372:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 8001374:	1d3b      	adds	r3, r7, #4
 8001376:	2208      	movs	r2, #8
 8001378:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800137a:	1d3a      	adds	r2, r7, #4
 800137c:	4b10      	ldr	r3, [pc, #64]	; (80013c0 <MX_ADC1_Init+0x138>)
 800137e:	0011      	movs	r1, r2
 8001380:	0018      	movs	r0, r3
 8001382:	f000 fe6f 	bl	8002064 <HAL_ADC_ConfigChannel>
 8001386:	1e03      	subs	r3, r0, #0
 8001388:	d001      	beq.n	800138e <MX_ADC1_Init+0x106>
  {
    Error_Handler();
 800138a:	f000 f90d 	bl	80015a8 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_3;
 800138e:	1d3b      	adds	r3, r7, #4
 8001390:	4a0f      	ldr	r2, [pc, #60]	; (80013d0 <MX_ADC1_Init+0x148>)
 8001392:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_4;
 8001394:	1d3b      	adds	r3, r7, #4
 8001396:	220c      	movs	r2, #12
 8001398:	605a      	str	r2, [r3, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 800139a:	1d3a      	adds	r2, r7, #4
 800139c:	4b08      	ldr	r3, [pc, #32]	; (80013c0 <MX_ADC1_Init+0x138>)
 800139e:	0011      	movs	r1, r2
 80013a0:	0018      	movs	r0, r3
 80013a2:	f000 fe5f 	bl	8002064 <HAL_ADC_ConfigChannel>
 80013a6:	1e03      	subs	r3, r0, #0
 80013a8:	d001      	beq.n	80013ae <MX_ADC1_Init+0x126>
  {
    Error_Handler();
 80013aa:	f000 f8fd 	bl	80015a8 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */
  gConfig = sConfig;
 80013ae:	4b09      	ldr	r3, [pc, #36]	; (80013d4 <MX_ADC1_Init+0x14c>)
 80013b0:	1d3a      	adds	r2, r7, #4
 80013b2:	ca13      	ldmia	r2!, {r0, r1, r4}
 80013b4:	c313      	stmia	r3!, {r0, r1, r4}
  /* USER CODE END ADC1_Init 2 */

}
 80013b6:	46c0      	nop			; (mov r8, r8)
 80013b8:	46bd      	mov	sp, r7
 80013ba:	b005      	add	sp, #20
 80013bc:	bd90      	pop	{r4, r7, pc}
 80013be:	46c0      	nop			; (mov r8, r8)
 80013c0:	200000a0 	.word	0x200000a0
 80013c4:	40012400 	.word	0x40012400
 80013c8:	04000002 	.word	0x04000002
 80013cc:	08000004 	.word	0x08000004
 80013d0:	0c000008 	.word	0x0c000008
 80013d4:	20000124 	.word	0x20000124

080013d8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80013d8:	b590      	push	{r4, r7, lr}
 80013da:	b089      	sub	sp, #36	; 0x24
 80013dc:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80013de:	240c      	movs	r4, #12
 80013e0:	193b      	adds	r3, r7, r4
 80013e2:	0018      	movs	r0, r3
 80013e4:	2314      	movs	r3, #20
 80013e6:	001a      	movs	r2, r3
 80013e8:	2100      	movs	r1, #0
 80013ea:	f002 f913 	bl	8003614 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80013ee:	4b21      	ldr	r3, [pc, #132]	; (8001474 <MX_GPIO_Init+0x9c>)
 80013f0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80013f2:	4b20      	ldr	r3, [pc, #128]	; (8001474 <MX_GPIO_Init+0x9c>)
 80013f4:	2104      	movs	r1, #4
 80013f6:	430a      	orrs	r2, r1
 80013f8:	635a      	str	r2, [r3, #52]	; 0x34
 80013fa:	4b1e      	ldr	r3, [pc, #120]	; (8001474 <MX_GPIO_Init+0x9c>)
 80013fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80013fe:	2204      	movs	r2, #4
 8001400:	4013      	ands	r3, r2
 8001402:	60bb      	str	r3, [r7, #8]
 8001404:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001406:	4b1b      	ldr	r3, [pc, #108]	; (8001474 <MX_GPIO_Init+0x9c>)
 8001408:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800140a:	4b1a      	ldr	r3, [pc, #104]	; (8001474 <MX_GPIO_Init+0x9c>)
 800140c:	2120      	movs	r1, #32
 800140e:	430a      	orrs	r2, r1
 8001410:	635a      	str	r2, [r3, #52]	; 0x34
 8001412:	4b18      	ldr	r3, [pc, #96]	; (8001474 <MX_GPIO_Init+0x9c>)
 8001414:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001416:	2220      	movs	r2, #32
 8001418:	4013      	ands	r3, r2
 800141a:	607b      	str	r3, [r7, #4]
 800141c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800141e:	4b15      	ldr	r3, [pc, #84]	; (8001474 <MX_GPIO_Init+0x9c>)
 8001420:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001422:	4b14      	ldr	r3, [pc, #80]	; (8001474 <MX_GPIO_Init+0x9c>)
 8001424:	2101      	movs	r1, #1
 8001426:	430a      	orrs	r2, r1
 8001428:	635a      	str	r2, [r3, #52]	; 0x34
 800142a:	4b12      	ldr	r3, [pc, #72]	; (8001474 <MX_GPIO_Init+0x9c>)
 800142c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800142e:	2201      	movs	r2, #1
 8001430:	4013      	ands	r3, r2
 8001432:	603b      	str	r3, [r7, #0]
 8001434:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8001436:	2380      	movs	r3, #128	; 0x80
 8001438:	005b      	lsls	r3, r3, #1
 800143a:	480f      	ldr	r0, [pc, #60]	; (8001478 <MX_GPIO_Init+0xa0>)
 800143c:	2200      	movs	r2, #0
 800143e:	0019      	movs	r1, r3
 8001440:	f001 fa92 	bl	8002968 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001444:	193b      	adds	r3, r7, r4
 8001446:	2280      	movs	r2, #128	; 0x80
 8001448:	0052      	lsls	r2, r2, #1
 800144a:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800144c:	193b      	adds	r3, r7, r4
 800144e:	2201      	movs	r2, #1
 8001450:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	193b      	adds	r3, r7, r4
 8001454:	2200      	movs	r2, #0
 8001456:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001458:	193b      	adds	r3, r7, r4
 800145a:	2200      	movs	r2, #0
 800145c:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800145e:	193b      	adds	r3, r7, r4
 8001460:	4a05      	ldr	r2, [pc, #20]	; (8001478 <MX_GPIO_Init+0xa0>)
 8001462:	0019      	movs	r1, r3
 8001464:	0010      	movs	r0, r2
 8001466:	f001 f91b 	bl	80026a0 <HAL_GPIO_Init>

}
 800146a:	46c0      	nop			; (mov r8, r8)
 800146c:	46bd      	mov	sp, r7
 800146e:	b009      	add	sp, #36	; 0x24
 8001470:	bd90      	pop	{r4, r7, pc}
 8001472:	46c0      	nop			; (mov r8, r8)
 8001474:	40021000 	.word	0x40021000
 8001478:	50000800 	.word	0x50000800

0800147c <ADC_ReadChannel>:

/* USER CODE BEGIN 4 */
uint32_t ADC_ReadChannel(ADC_HandleTypeDef *hadc, uint32_t channel) {
 800147c:	b580      	push	{r7, lr}
 800147e:	b082      	sub	sp, #8
 8001480:	af00      	add	r7, sp, #0
 8001482:	6078      	str	r0, [r7, #4]
 8001484:	6039      	str	r1, [r7, #0]
  gConfig.Channel = channel;
 8001486:	4b0f      	ldr	r3, [pc, #60]	; (80014c4 <ADC_ReadChannel+0x48>)
 8001488:	683a      	ldr	r2, [r7, #0]
 800148a:	601a      	str	r2, [r3, #0]
  HAL_ADC_ConfigChannel(hadc, &gConfig);
 800148c:	4a0d      	ldr	r2, [pc, #52]	; (80014c4 <ADC_ReadChannel+0x48>)
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	0011      	movs	r1, r2
 8001492:	0018      	movs	r0, r3
 8001494:	f000 fde6 	bl	8002064 <HAL_ADC_ConfigChannel>
  HAL_ADC_Start(hadc);
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	0018      	movs	r0, r3
 800149c:	f000 fcf4 	bl	8001e88 <HAL_ADC_Start>

  if (HAL_ADC_PollForConversion(hadc, 5) == HAL_OK) {
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	2105      	movs	r1, #5
 80014a4:	0018      	movs	r0, r3
 80014a6:	f000 fd3d 	bl	8001f24 <HAL_ADC_PollForConversion>
 80014aa:	1e03      	subs	r3, r0, #0
 80014ac:	d105      	bne.n	80014ba <ADC_ReadChannel+0x3e>
    return HAL_ADC_GetValue(hadc);
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	0018      	movs	r0, r3
 80014b2:	f000 fdcb 	bl	800204c <HAL_ADC_GetValue>
 80014b6:	0003      	movs	r3, r0
 80014b8:	e000      	b.n	80014bc <ADC_ReadChannel+0x40>
  }

  return 0;
 80014ba:	2300      	movs	r3, #0
}
 80014bc:	0018      	movs	r0, r3
 80014be:	46bd      	mov	sp, r7
 80014c0:	b002      	add	sp, #8
 80014c2:	bd80      	pop	{r7, pc}
 80014c4:	20000124 	.word	0x20000124

080014c8 <Get_SensorDist>:

uint32_t Get_SensorDist(uint32_t values[NUM_SENSORS], uint32_t save[NUM_SENSORS]) {
 80014c8:	b5b0      	push	{r4, r5, r7, lr}
 80014ca:	b084      	sub	sp, #16
 80014cc:	af00      	add	r7, sp, #0
 80014ce:	6078      	str	r0, [r7, #4]
 80014d0:	6039      	str	r1, [r7, #0]
  float dist = 0;
 80014d2:	2300      	movs	r3, #0
 80014d4:	60fb      	str	r3, [r7, #12]

  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 80014d6:	230b      	movs	r3, #11
 80014d8:	18fb      	adds	r3, r7, r3
 80014da:	2200      	movs	r2, #0
 80014dc:	701a      	strb	r2, [r3, #0]
 80014de:	e02c      	b.n	800153a <Get_SensorDist+0x72>
    dist += powf((float)values[i] - (float)save[i], 2);
 80014e0:	250b      	movs	r5, #11
 80014e2:	197b      	adds	r3, r7, r5
 80014e4:	781b      	ldrb	r3, [r3, #0]
 80014e6:	009b      	lsls	r3, r3, #2
 80014e8:	687a      	ldr	r2, [r7, #4]
 80014ea:	18d3      	adds	r3, r2, r3
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	0018      	movs	r0, r3
 80014f0:	f7ff fda2 	bl	8001038 <__aeabi_ui2f>
 80014f4:	1c04      	adds	r4, r0, #0
 80014f6:	197b      	adds	r3, r7, r5
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	009b      	lsls	r3, r3, #2
 80014fc:	683a      	ldr	r2, [r7, #0]
 80014fe:	18d3      	adds	r3, r2, r3
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	0018      	movs	r0, r3
 8001504:	f7ff fd98 	bl	8001038 <__aeabi_ui2f>
 8001508:	1c03      	adds	r3, r0, #0
 800150a:	1c19      	adds	r1, r3, #0
 800150c:	1c20      	adds	r0, r4, #0
 800150e:	f7ff fb61 	bl	8000bd4 <__aeabi_fsub>
 8001512:	1c03      	adds	r3, r0, #0
 8001514:	1c1a      	adds	r2, r3, #0
 8001516:	2380      	movs	r3, #128	; 0x80
 8001518:	05db      	lsls	r3, r3, #23
 800151a:	1c19      	adds	r1, r3, #0
 800151c:	1c10      	adds	r0, r2, #0
 800151e:	f002 f881 	bl	8003624 <powf>
 8001522:	1c03      	adds	r3, r0, #0
 8001524:	1c19      	adds	r1, r3, #0
 8001526:	68f8      	ldr	r0, [r7, #12]
 8001528:	f7fe fec8 	bl	80002bc <__aeabi_fadd>
 800152c:	1c03      	adds	r3, r0, #0
 800152e:	60fb      	str	r3, [r7, #12]
  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 8001530:	197b      	adds	r3, r7, r5
 8001532:	781a      	ldrb	r2, [r3, #0]
 8001534:	197b      	adds	r3, r7, r5
 8001536:	3201      	adds	r2, #1
 8001538:	701a      	strb	r2, [r3, #0]
 800153a:	230b      	movs	r3, #11
 800153c:	18fb      	adds	r3, r7, r3
 800153e:	781b      	ldrb	r3, [r3, #0]
 8001540:	2b03      	cmp	r3, #3
 8001542:	d9cd      	bls.n	80014e0 <Get_SensorDist+0x18>
  }

  return (uint32_t)sqrtf(dist);
 8001544:	68fb      	ldr	r3, [r7, #12]
 8001546:	1c18      	adds	r0, r3, #0
 8001548:	f002 f8c0 	bl	80036cc <sqrtf>
 800154c:	1c03      	adds	r3, r0, #0
 800154e:	1c18      	adds	r0, r3, #0
 8001550:	f7fe fe9c 	bl	800028c <__aeabi_f2uiz>
 8001554:	0003      	movs	r3, r0
}
 8001556:	0018      	movs	r0, r3
 8001558:	46bd      	mov	sp, r7
 800155a:	b004      	add	sp, #16
 800155c:	bdb0      	pop	{r4, r5, r7, pc}
	...

08001560 <Sensor_SaveProfile>:

void Sensor_SaveProfile() {
 8001560:	b580      	push	{r7, lr}
 8001562:	b082      	sub	sp, #8
 8001564:	af00      	add	r7, sp, #0
  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 8001566:	1dfb      	adds	r3, r7, #7
 8001568:	2200      	movs	r2, #0
 800156a:	701a      	strb	r2, [r3, #0]
 800156c:	e00e      	b.n	800158c <Sensor_SaveProfile+0x2c>
    sensor_sav[i] = sensor_val[i];
 800156e:	1dfb      	adds	r3, r7, #7
 8001570:	7819      	ldrb	r1, [r3, #0]
 8001572:	1dfb      	adds	r3, r7, #7
 8001574:	781a      	ldrb	r2, [r3, #0]
 8001576:	4b0a      	ldr	r3, [pc, #40]	; (80015a0 <Sensor_SaveProfile+0x40>)
 8001578:	0089      	lsls	r1, r1, #2
 800157a:	58c9      	ldr	r1, [r1, r3]
 800157c:	4b09      	ldr	r3, [pc, #36]	; (80015a4 <Sensor_SaveProfile+0x44>)
 800157e:	0092      	lsls	r2, r2, #2
 8001580:	50d1      	str	r1, [r2, r3]
  for (uint8_t i = 0; i < NUM_SENSORS; i++) {
 8001582:	1dfb      	adds	r3, r7, #7
 8001584:	781a      	ldrb	r2, [r3, #0]
 8001586:	1dfb      	adds	r3, r7, #7
 8001588:	3201      	adds	r2, #1
 800158a:	701a      	strb	r2, [r3, #0]
 800158c:	1dfb      	adds	r3, r7, #7
 800158e:	781b      	ldrb	r3, [r3, #0]
 8001590:	2b03      	cmp	r3, #3
 8001592:	d9ec      	bls.n	800156e <Sensor_SaveProfile+0xe>
  }
}
 8001594:	46c0      	nop			; (mov r8, r8)
 8001596:	46c0      	nop			; (mov r8, r8)
 8001598:	46bd      	mov	sp, r7
 800159a:	b002      	add	sp, #8
 800159c:	bd80      	pop	{r7, pc}
 800159e:	46c0      	nop			; (mov r8, r8)
 80015a0:	20000114 	.word	0x20000114
 80015a4:	20000104 	.word	0x20000104

080015a8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015ac:	b672      	cpsid	i
}
 80015ae:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80015b0:	e7fe      	b.n	80015b0 <Error_Handler+0x8>
	...

080015b4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	b082      	sub	sp, #8
 80015b8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015ba:	4b11      	ldr	r3, [pc, #68]	; (8001600 <HAL_MspInit+0x4c>)
 80015bc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80015be:	4b10      	ldr	r3, [pc, #64]	; (8001600 <HAL_MspInit+0x4c>)
 80015c0:	2101      	movs	r1, #1
 80015c2:	430a      	orrs	r2, r1
 80015c4:	641a      	str	r2, [r3, #64]	; 0x40
 80015c6:	4b0e      	ldr	r3, [pc, #56]	; (8001600 <HAL_MspInit+0x4c>)
 80015c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80015ca:	2201      	movs	r2, #1
 80015cc:	4013      	ands	r3, r2
 80015ce:	607b      	str	r3, [r7, #4]
 80015d0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015d2:	4b0b      	ldr	r3, [pc, #44]	; (8001600 <HAL_MspInit+0x4c>)
 80015d4:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015d6:	4b0a      	ldr	r3, [pc, #40]	; (8001600 <HAL_MspInit+0x4c>)
 80015d8:	2180      	movs	r1, #128	; 0x80
 80015da:	0549      	lsls	r1, r1, #21
 80015dc:	430a      	orrs	r2, r1
 80015de:	63da      	str	r2, [r3, #60]	; 0x3c
 80015e0:	4b07      	ldr	r3, [pc, #28]	; (8001600 <HAL_MspInit+0x4c>)
 80015e2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80015e4:	2380      	movs	r3, #128	; 0x80
 80015e6:	055b      	lsls	r3, r3, #21
 80015e8:	4013      	ands	r3, r2
 80015ea:	603b      	str	r3, [r7, #0]
 80015ec:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80015ee:	23c0      	movs	r3, #192	; 0xc0
 80015f0:	00db      	lsls	r3, r3, #3
 80015f2:	0018      	movs	r0, r3
 80015f4:	f000 f954 	bl	80018a0 <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015f8:	46c0      	nop			; (mov r8, r8)
 80015fa:	46bd      	mov	sp, r7
 80015fc:	b002      	add	sp, #8
 80015fe:	bd80      	pop	{r7, pc}
 8001600:	40021000 	.word	0x40021000

08001604 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001604:	b590      	push	{r4, r7, lr}
 8001606:	b091      	sub	sp, #68	; 0x44
 8001608:	af00      	add	r7, sp, #0
 800160a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800160c:	232c      	movs	r3, #44	; 0x2c
 800160e:	18fb      	adds	r3, r7, r3
 8001610:	0018      	movs	r0, r3
 8001612:	2314      	movs	r3, #20
 8001614:	001a      	movs	r2, r3
 8001616:	2100      	movs	r1, #0
 8001618:	f001 fffc 	bl	8003614 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800161c:	2410      	movs	r4, #16
 800161e:	193b      	adds	r3, r7, r4
 8001620:	0018      	movs	r0, r3
 8001622:	231c      	movs	r3, #28
 8001624:	001a      	movs	r2, r3
 8001626:	2100      	movs	r1, #0
 8001628:	f001 fff4 	bl	8003614 <memset>
  if(hadc->Instance==ADC1)
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	4a20      	ldr	r2, [pc, #128]	; (80016b4 <HAL_ADC_MspInit+0xb0>)
 8001632:	4293      	cmp	r3, r2
 8001634:	d139      	bne.n	80016aa <HAL_ADC_MspInit+0xa6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001636:	193b      	adds	r3, r7, r4
 8001638:	2280      	movs	r2, #128	; 0x80
 800163a:	01d2      	lsls	r2, r2, #7
 800163c:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 800163e:	193b      	adds	r3, r7, r4
 8001640:	2200      	movs	r2, #0
 8001642:	615a      	str	r2, [r3, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001644:	193b      	adds	r3, r7, r4
 8001646:	0018      	movs	r0, r3
 8001648:	f001 fe86 	bl	8003358 <HAL_RCCEx_PeriphCLKConfig>
 800164c:	1e03      	subs	r3, r0, #0
 800164e:	d001      	beq.n	8001654 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8001650:	f7ff ffaa 	bl	80015a8 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8001654:	4b18      	ldr	r3, [pc, #96]	; (80016b8 <HAL_ADC_MspInit+0xb4>)
 8001656:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001658:	4b17      	ldr	r3, [pc, #92]	; (80016b8 <HAL_ADC_MspInit+0xb4>)
 800165a:	2180      	movs	r1, #128	; 0x80
 800165c:	0349      	lsls	r1, r1, #13
 800165e:	430a      	orrs	r2, r1
 8001660:	641a      	str	r2, [r3, #64]	; 0x40
 8001662:	4b15      	ldr	r3, [pc, #84]	; (80016b8 <HAL_ADC_MspInit+0xb4>)
 8001664:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001666:	2380      	movs	r3, #128	; 0x80
 8001668:	035b      	lsls	r3, r3, #13
 800166a:	4013      	ands	r3, r2
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001670:	4b11      	ldr	r3, [pc, #68]	; (80016b8 <HAL_ADC_MspInit+0xb4>)
 8001672:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001674:	4b10      	ldr	r3, [pc, #64]	; (80016b8 <HAL_ADC_MspInit+0xb4>)
 8001676:	2101      	movs	r1, #1
 8001678:	430a      	orrs	r2, r1
 800167a:	635a      	str	r2, [r3, #52]	; 0x34
 800167c:	4b0e      	ldr	r3, [pc, #56]	; (80016b8 <HAL_ADC_MspInit+0xb4>)
 800167e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001680:	2201      	movs	r2, #1
 8001682:	4013      	ands	r3, r2
 8001684:	60bb      	str	r3, [r7, #8]
 8001686:	68bb      	ldr	r3, [r7, #8]
    PA0     ------> ADC1_IN0
    PA1     ------> ADC1_IN1
    PA2     ------> ADC1_IN2
    PA3     ------> ADC1_IN3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8001688:	212c      	movs	r1, #44	; 0x2c
 800168a:	187b      	adds	r3, r7, r1
 800168c:	220f      	movs	r2, #15
 800168e:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001690:	187b      	adds	r3, r7, r1
 8001692:	2203      	movs	r2, #3
 8001694:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001696:	187b      	adds	r3, r7, r1
 8001698:	2200      	movs	r2, #0
 800169a:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169c:	187a      	adds	r2, r7, r1
 800169e:	23a0      	movs	r3, #160	; 0xa0
 80016a0:	05db      	lsls	r3, r3, #23
 80016a2:	0011      	movs	r1, r2
 80016a4:	0018      	movs	r0, r3
 80016a6:	f000 fffb 	bl	80026a0 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80016aa:	46c0      	nop			; (mov r8, r8)
 80016ac:	46bd      	mov	sp, r7
 80016ae:	b011      	add	sp, #68	; 0x44
 80016b0:	bd90      	pop	{r4, r7, pc}
 80016b2:	46c0      	nop			; (mov r8, r8)
 80016b4:	40012400 	.word	0x40012400
 80016b8:	40021000 	.word	0x40021000

080016bc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016bc:	b580      	push	{r7, lr}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80016c0:	e7fe      	b.n	80016c0 <NMI_Handler+0x4>

080016c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016c2:	b580      	push	{r7, lr}
 80016c4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016c6:	e7fe      	b.n	80016c6 <HardFault_Handler+0x4>

080016c8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016c8:	b580      	push	{r7, lr}
 80016ca:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80016cc:	46c0      	nop			; (mov r8, r8)
 80016ce:	46bd      	mov	sp, r7
 80016d0:	bd80      	pop	{r7, pc}

080016d2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80016d2:	b580      	push	{r7, lr}
 80016d4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80016d6:	46c0      	nop			; (mov r8, r8)
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}

080016dc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016dc:	b580      	push	{r7, lr}
 80016de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016e0:	f000 f89e 	bl	8001820 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  HAL_SYSTICK_IRQHandler();
 80016e4:	f000 ffd0 	bl	8002688 <HAL_SYSTICK_IRQHandler>
  /* USER CODE END SysTick_IRQn 1 */
}
 80016e8:	46c0      	nop			; (mov r8, r8)
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}

080016ee <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80016ee:	b580      	push	{r7, lr}
 80016f0:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80016f2:	46c0      	nop			; (mov r8, r8)
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}

080016f8 <Reset_Handler>:
 80016f8:	480d      	ldr	r0, [pc, #52]	; (8001730 <LoopForever+0x2>)
 80016fa:	4685      	mov	sp, r0
 80016fc:	f7ff fff7 	bl	80016ee <SystemInit>
 8001700:	480c      	ldr	r0, [pc, #48]	; (8001734 <LoopForever+0x6>)
 8001702:	490d      	ldr	r1, [pc, #52]	; (8001738 <LoopForever+0xa>)
 8001704:	4a0d      	ldr	r2, [pc, #52]	; (800173c <LoopForever+0xe>)
 8001706:	2300      	movs	r3, #0
 8001708:	e002      	b.n	8001710 <LoopCopyDataInit>

0800170a <CopyDataInit>:
 800170a:	58d4      	ldr	r4, [r2, r3]
 800170c:	50c4      	str	r4, [r0, r3]
 800170e:	3304      	adds	r3, #4

08001710 <LoopCopyDataInit>:
 8001710:	18c4      	adds	r4, r0, r3
 8001712:	428c      	cmp	r4, r1
 8001714:	d3f9      	bcc.n	800170a <CopyDataInit>
 8001716:	4a0a      	ldr	r2, [pc, #40]	; (8001740 <LoopForever+0x12>)
 8001718:	4c0a      	ldr	r4, [pc, #40]	; (8001744 <LoopForever+0x16>)
 800171a:	2300      	movs	r3, #0
 800171c:	e001      	b.n	8001722 <LoopFillZerobss>

0800171e <FillZerobss>:
 800171e:	6013      	str	r3, [r2, #0]
 8001720:	3204      	adds	r2, #4

08001722 <LoopFillZerobss>:
 8001722:	42a2      	cmp	r2, r4
 8001724:	d3fb      	bcc.n	800171e <FillZerobss>
 8001726:	f001 ff51 	bl	80035cc <__libc_init_array>
 800172a:	f7ff fce5 	bl	80010f8 <main>

0800172e <LoopForever>:
 800172e:	e7fe      	b.n	800172e <LoopForever>
 8001730:	20009000 	.word	0x20009000
 8001734:	20000000 	.word	0x20000000
 8001738:	20000084 	.word	0x20000084
 800173c:	080040c8 	.word	0x080040c8
 8001740:	20000084 	.word	0x20000084
 8001744:	20000134 	.word	0x20000134

08001748 <ADC1_IRQHandler>:
 8001748:	e7fe      	b.n	8001748 <ADC1_IRQHandler>
	...

0800174c <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b082      	sub	sp, #8
 8001750:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001752:	1dfb      	adds	r3, r7, #7
 8001754:	2200      	movs	r2, #0
 8001756:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001758:	4b0b      	ldr	r3, [pc, #44]	; (8001788 <HAL_Init+0x3c>)
 800175a:	681a      	ldr	r2, [r3, #0]
 800175c:	4b0a      	ldr	r3, [pc, #40]	; (8001788 <HAL_Init+0x3c>)
 800175e:	2180      	movs	r1, #128	; 0x80
 8001760:	0049      	lsls	r1, r1, #1
 8001762:	430a      	orrs	r2, r1
 8001764:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001766:	2003      	movs	r0, #3
 8001768:	f000 f810 	bl	800178c <HAL_InitTick>
 800176c:	1e03      	subs	r3, r0, #0
 800176e:	d003      	beq.n	8001778 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001770:	1dfb      	adds	r3, r7, #7
 8001772:	2201      	movs	r2, #1
 8001774:	701a      	strb	r2, [r3, #0]
 8001776:	e001      	b.n	800177c <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8001778:	f7ff ff1c 	bl	80015b4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 800177c:	1dfb      	adds	r3, r7, #7
 800177e:	781b      	ldrb	r3, [r3, #0]
}
 8001780:	0018      	movs	r0, r3
 8001782:	46bd      	mov	sp, r7
 8001784:	b002      	add	sp, #8
 8001786:	bd80      	pop	{r7, pc}
 8001788:	40022000 	.word	0x40022000

0800178c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800178c:	b590      	push	{r4, r7, lr}
 800178e:	b085      	sub	sp, #20
 8001790:	af00      	add	r7, sp, #0
 8001792:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001794:	230f      	movs	r3, #15
 8001796:	18fb      	adds	r3, r7, r3
 8001798:	2200      	movs	r2, #0
 800179a:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 800179c:	4b1d      	ldr	r3, [pc, #116]	; (8001814 <HAL_InitTick+0x88>)
 800179e:	781b      	ldrb	r3, [r3, #0]
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d02b      	beq.n	80017fc <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 80017a4:	4b1c      	ldr	r3, [pc, #112]	; (8001818 <HAL_InitTick+0x8c>)
 80017a6:	681c      	ldr	r4, [r3, #0]
 80017a8:	4b1a      	ldr	r3, [pc, #104]	; (8001814 <HAL_InitTick+0x88>)
 80017aa:	781b      	ldrb	r3, [r3, #0]
 80017ac:	0019      	movs	r1, r3
 80017ae:	23fa      	movs	r3, #250	; 0xfa
 80017b0:	0098      	lsls	r0, r3, #2
 80017b2:	f7fe fca5 	bl	8000100 <__udivsi3>
 80017b6:	0003      	movs	r3, r0
 80017b8:	0019      	movs	r1, r3
 80017ba:	0020      	movs	r0, r4
 80017bc:	f7fe fca0 	bl	8000100 <__udivsi3>
 80017c0:	0003      	movs	r3, r0
 80017c2:	0018      	movs	r0, r3
 80017c4:	f000 ff53 	bl	800266e <HAL_SYSTICK_Config>
 80017c8:	1e03      	subs	r3, r0, #0
 80017ca:	d112      	bne.n	80017f2 <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	2b03      	cmp	r3, #3
 80017d0:	d80a      	bhi.n	80017e8 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80017d2:	6879      	ldr	r1, [r7, #4]
 80017d4:	2301      	movs	r3, #1
 80017d6:	425b      	negs	r3, r3
 80017d8:	2200      	movs	r2, #0
 80017da:	0018      	movs	r0, r3
 80017dc:	f000 ff32 	bl	8002644 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80017e0:	4b0e      	ldr	r3, [pc, #56]	; (800181c <HAL_InitTick+0x90>)
 80017e2:	687a      	ldr	r2, [r7, #4]
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	e00d      	b.n	8001804 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 80017e8:	230f      	movs	r3, #15
 80017ea:	18fb      	adds	r3, r7, r3
 80017ec:	2201      	movs	r2, #1
 80017ee:	701a      	strb	r2, [r3, #0]
 80017f0:	e008      	b.n	8001804 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 80017f2:	230f      	movs	r3, #15
 80017f4:	18fb      	adds	r3, r7, r3
 80017f6:	2201      	movs	r2, #1
 80017f8:	701a      	strb	r2, [r3, #0]
 80017fa:	e003      	b.n	8001804 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 80017fc:	230f      	movs	r3, #15
 80017fe:	18fb      	adds	r3, r7, r3
 8001800:	2201      	movs	r2, #1
 8001802:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8001804:	230f      	movs	r3, #15
 8001806:	18fb      	adds	r3, r7, r3
 8001808:	781b      	ldrb	r3, [r3, #0]
}
 800180a:	0018      	movs	r0, r3
 800180c:	46bd      	mov	sp, r7
 800180e:	b005      	add	sp, #20
 8001810:	bd90      	pop	{r4, r7, pc}
 8001812:	46c0      	nop			; (mov r8, r8)
 8001814:	2000001c 	.word	0x2000001c
 8001818:	20000014 	.word	0x20000014
 800181c:	20000018 	.word	0x20000018

08001820 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001820:	b580      	push	{r7, lr}
 8001822:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001824:	4b05      	ldr	r3, [pc, #20]	; (800183c <HAL_IncTick+0x1c>)
 8001826:	781b      	ldrb	r3, [r3, #0]
 8001828:	001a      	movs	r2, r3
 800182a:	4b05      	ldr	r3, [pc, #20]	; (8001840 <HAL_IncTick+0x20>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	18d2      	adds	r2, r2, r3
 8001830:	4b03      	ldr	r3, [pc, #12]	; (8001840 <HAL_IncTick+0x20>)
 8001832:	601a      	str	r2, [r3, #0]
}
 8001834:	46c0      	nop			; (mov r8, r8)
 8001836:	46bd      	mov	sp, r7
 8001838:	bd80      	pop	{r7, pc}
 800183a:	46c0      	nop			; (mov r8, r8)
 800183c:	2000001c 	.word	0x2000001c
 8001840:	20000130 	.word	0x20000130

08001844 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001844:	b580      	push	{r7, lr}
 8001846:	af00      	add	r7, sp, #0
  return uwTick;
 8001848:	4b02      	ldr	r3, [pc, #8]	; (8001854 <HAL_GetTick+0x10>)
 800184a:	681b      	ldr	r3, [r3, #0]
}
 800184c:	0018      	movs	r0, r3
 800184e:	46bd      	mov	sp, r7
 8001850:	bd80      	pop	{r7, pc}
 8001852:	46c0      	nop			; (mov r8, r8)
 8001854:	20000130 	.word	0x20000130

08001858 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001858:	b580      	push	{r7, lr}
 800185a:	b084      	sub	sp, #16
 800185c:	af00      	add	r7, sp, #0
 800185e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001860:	f7ff fff0 	bl	8001844 <HAL_GetTick>
 8001864:	0003      	movs	r3, r0
 8001866:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8001868:	687b      	ldr	r3, [r7, #4]
 800186a:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800186c:	68fb      	ldr	r3, [r7, #12]
 800186e:	3301      	adds	r3, #1
 8001870:	d005      	beq.n	800187e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001872:	4b0a      	ldr	r3, [pc, #40]	; (800189c <HAL_Delay+0x44>)
 8001874:	781b      	ldrb	r3, [r3, #0]
 8001876:	001a      	movs	r2, r3
 8001878:	68fb      	ldr	r3, [r7, #12]
 800187a:	189b      	adds	r3, r3, r2
 800187c:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800187e:	46c0      	nop			; (mov r8, r8)
 8001880:	f7ff ffe0 	bl	8001844 <HAL_GetTick>
 8001884:	0002      	movs	r2, r0
 8001886:	68bb      	ldr	r3, [r7, #8]
 8001888:	1ad3      	subs	r3, r2, r3
 800188a:	68fa      	ldr	r2, [r7, #12]
 800188c:	429a      	cmp	r2, r3
 800188e:	d8f7      	bhi.n	8001880 <HAL_Delay+0x28>
  {
  }
}
 8001890:	46c0      	nop			; (mov r8, r8)
 8001892:	46c0      	nop			; (mov r8, r8)
 8001894:	46bd      	mov	sp, r7
 8001896:	b004      	add	sp, #16
 8001898:	bd80      	pop	{r7, pc}
 800189a:	46c0      	nop			; (mov r8, r8)
 800189c:	2000001c 	.word	0x2000001c

080018a0 <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 80018a0:	b580      	push	{r7, lr}
 80018a2:	b082      	sub	sp, #8
 80018a4:	af00      	add	r7, sp, #0
 80018a6:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 80018a8:	4b06      	ldr	r3, [pc, #24]	; (80018c4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4a06      	ldr	r2, [pc, #24]	; (80018c8 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 80018ae:	4013      	ands	r3, r2
 80018b0:	0019      	movs	r1, r3
 80018b2:	4b04      	ldr	r3, [pc, #16]	; (80018c4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 80018b4:	687a      	ldr	r2, [r7, #4]
 80018b6:	430a      	orrs	r2, r1
 80018b8:	601a      	str	r2, [r3, #0]
}
 80018ba:	46c0      	nop			; (mov r8, r8)
 80018bc:	46bd      	mov	sp, r7
 80018be:	b002      	add	sp, #8
 80018c0:	bd80      	pop	{r7, pc}
 80018c2:	46c0      	nop			; (mov r8, r8)
 80018c4:	40010000 	.word	0x40010000
 80018c8:	fffff9ff 	.word	0xfffff9ff

080018cc <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 80018cc:	b580      	push	{r7, lr}
 80018ce:	b082      	sub	sp, #8
 80018d0:	af00      	add	r7, sp, #0
 80018d2:	6078      	str	r0, [r7, #4]
 80018d4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4a05      	ldr	r2, [pc, #20]	; (80018f0 <LL_ADC_SetCommonPathInternalCh+0x24>)
 80018dc:	401a      	ands	r2, r3
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	431a      	orrs	r2, r3
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	601a      	str	r2, [r3, #0]
}
 80018e6:	46c0      	nop			; (mov r8, r8)
 80018e8:	46bd      	mov	sp, r7
 80018ea:	b002      	add	sp, #8
 80018ec:	bd80      	pop	{r7, pc}
 80018ee:	46c0      	nop			; (mov r8, r8)
 80018f0:	fe3fffff 	.word	0xfe3fffff

080018f4 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 80018f4:	b580      	push	{r7, lr}
 80018f6:	b082      	sub	sp, #8
 80018f8:	af00      	add	r7, sp, #0
 80018fa:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 80018fc:	687b      	ldr	r3, [r7, #4]
 80018fe:	681a      	ldr	r2, [r3, #0]
 8001900:	23e0      	movs	r3, #224	; 0xe0
 8001902:	045b      	lsls	r3, r3, #17
 8001904:	4013      	ands	r3, r2
}
 8001906:	0018      	movs	r0, r3
 8001908:	46bd      	mov	sp, r7
 800190a:	b002      	add	sp, #8
 800190c:	bd80      	pop	{r7, pc}

0800190e <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 800190e:	b580      	push	{r7, lr}
 8001910:	b084      	sub	sp, #16
 8001912:	af00      	add	r7, sp, #0
 8001914:	60f8      	str	r0, [r7, #12]
 8001916:	60b9      	str	r1, [r7, #8]
 8001918:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 800191a:	68fb      	ldr	r3, [r7, #12]
 800191c:	695b      	ldr	r3, [r3, #20]
 800191e:	68ba      	ldr	r2, [r7, #8]
 8001920:	2104      	movs	r1, #4
 8001922:	400a      	ands	r2, r1
 8001924:	2107      	movs	r1, #7
 8001926:	4091      	lsls	r1, r2
 8001928:	000a      	movs	r2, r1
 800192a:	43d2      	mvns	r2, r2
 800192c:	401a      	ands	r2, r3
 800192e:	68bb      	ldr	r3, [r7, #8]
 8001930:	2104      	movs	r1, #4
 8001932:	400b      	ands	r3, r1
 8001934:	6879      	ldr	r1, [r7, #4]
 8001936:	4099      	lsls	r1, r3
 8001938:	000b      	movs	r3, r1
 800193a:	431a      	orrs	r2, r3
 800193c:	68fb      	ldr	r3, [r7, #12]
 800193e:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8001940:	46c0      	nop			; (mov r8, r8)
 8001942:	46bd      	mov	sp, r7
 8001944:	b004      	add	sp, #16
 8001946:	bd80      	pop	{r7, pc}

08001948 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b082      	sub	sp, #8
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
 8001950:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8001952:	687b      	ldr	r3, [r7, #4]
 8001954:	695b      	ldr	r3, [r3, #20]
 8001956:	683a      	ldr	r2, [r7, #0]
 8001958:	2104      	movs	r1, #4
 800195a:	400a      	ands	r2, r1
 800195c:	2107      	movs	r1, #7
 800195e:	4091      	lsls	r1, r2
 8001960:	000a      	movs	r2, r1
 8001962:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8001964:	683b      	ldr	r3, [r7, #0]
 8001966:	2104      	movs	r1, #4
 8001968:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 800196a:	40da      	lsrs	r2, r3
 800196c:	0013      	movs	r3, r2
}
 800196e:	0018      	movs	r0, r3
 8001970:	46bd      	mov	sp, r7
 8001972:	b002      	add	sp, #8
 8001974:	bd80      	pop	{r7, pc}

08001976 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8001976:	b580      	push	{r7, lr}
 8001978:	b082      	sub	sp, #8
 800197a:	af00      	add	r7, sp, #0
 800197c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	68da      	ldr	r2, [r3, #12]
 8001982:	23c0      	movs	r3, #192	; 0xc0
 8001984:	011b      	lsls	r3, r3, #4
 8001986:	4013      	ands	r3, r2
 8001988:	d101      	bne.n	800198e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800198a:	2301      	movs	r3, #1
 800198c:	e000      	b.n	8001990 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800198e:	2300      	movs	r3, #0
}
 8001990:	0018      	movs	r0, r3
 8001992:	46bd      	mov	sp, r7
 8001994:	b002      	add	sp, #8
 8001996:	bd80      	pop	{r7, pc}

08001998 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001998:	b580      	push	{r7, lr}
 800199a:	b084      	sub	sp, #16
 800199c:	af00      	add	r7, sp, #0
 800199e:	60f8      	str	r0, [r7, #12]
 80019a0:	60b9      	str	r1, [r7, #8]
 80019a2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 80019a4:	68fb      	ldr	r3, [r7, #12]
 80019a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80019a8:	68ba      	ldr	r2, [r7, #8]
 80019aa:	211f      	movs	r1, #31
 80019ac:	400a      	ands	r2, r1
 80019ae:	210f      	movs	r1, #15
 80019b0:	4091      	lsls	r1, r2
 80019b2:	000a      	movs	r2, r1
 80019b4:	43d2      	mvns	r2, r2
 80019b6:	401a      	ands	r2, r3
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	0e9b      	lsrs	r3, r3, #26
 80019bc:	210f      	movs	r1, #15
 80019be:	4019      	ands	r1, r3
 80019c0:	68bb      	ldr	r3, [r7, #8]
 80019c2:	201f      	movs	r0, #31
 80019c4:	4003      	ands	r3, r0
 80019c6:	4099      	lsls	r1, r3
 80019c8:	000b      	movs	r3, r1
 80019ca:	431a      	orrs	r2, r3
 80019cc:	68fb      	ldr	r3, [r7, #12]
 80019ce:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80019d0:	46c0      	nop			; (mov r8, r8)
 80019d2:	46bd      	mov	sp, r7
 80019d4:	b004      	add	sp, #16
 80019d6:	bd80      	pop	{r7, pc}

080019d8 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80019d8:	b580      	push	{r7, lr}
 80019da:	b082      	sub	sp, #8
 80019dc:	af00      	add	r7, sp, #0
 80019de:	6078      	str	r0, [r7, #4]
 80019e0:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80019e6:	683b      	ldr	r3, [r7, #0]
 80019e8:	035b      	lsls	r3, r3, #13
 80019ea:	0b5b      	lsrs	r3, r3, #13
 80019ec:	431a      	orrs	r2, r3
 80019ee:	687b      	ldr	r3, [r7, #4]
 80019f0:	629a      	str	r2, [r3, #40]	; 0x28
}
 80019f2:	46c0      	nop			; (mov r8, r8)
 80019f4:	46bd      	mov	sp, r7
 80019f6:	b002      	add	sp, #8
 80019f8:	bd80      	pop	{r7, pc}

080019fa <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 80019fa:	b580      	push	{r7, lr}
 80019fc:	b082      	sub	sp, #8
 80019fe:	af00      	add	r7, sp, #0
 8001a00:	6078      	str	r0, [r7, #4]
 8001a02:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8001a04:	687b      	ldr	r3, [r7, #4]
 8001a06:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001a08:	683a      	ldr	r2, [r7, #0]
 8001a0a:	0352      	lsls	r2, r2, #13
 8001a0c:	0b52      	lsrs	r2, r2, #13
 8001a0e:	43d2      	mvns	r2, r2
 8001a10:	401a      	ands	r2, r3
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001a16:	46c0      	nop			; (mov r8, r8)
 8001a18:	46bd      	mov	sp, r7
 8001a1a:	b002      	add	sp, #8
 8001a1c:	bd80      	pop	{r7, pc}
	...

08001a20 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	b084      	sub	sp, #16
 8001a24:	af00      	add	r7, sp, #0
 8001a26:	60f8      	str	r0, [r7, #12]
 8001a28:	60b9      	str	r1, [r7, #8]
 8001a2a:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001a2c:	68fb      	ldr	r3, [r7, #12]
 8001a2e:	695b      	ldr	r3, [r3, #20]
 8001a30:	68ba      	ldr	r2, [r7, #8]
 8001a32:	0212      	lsls	r2, r2, #8
 8001a34:	43d2      	mvns	r2, r2
 8001a36:	401a      	ands	r2, r3
 8001a38:	68bb      	ldr	r3, [r7, #8]
 8001a3a:	021b      	lsls	r3, r3, #8
 8001a3c:	6879      	ldr	r1, [r7, #4]
 8001a3e:	400b      	ands	r3, r1
 8001a40:	4904      	ldr	r1, [pc, #16]	; (8001a54 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001a42:	400b      	ands	r3, r1
 8001a44:	431a      	orrs	r2, r3
 8001a46:	68fb      	ldr	r3, [r7, #12]
 8001a48:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 8001a4a:	46c0      	nop			; (mov r8, r8)
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	b004      	add	sp, #16
 8001a50:	bd80      	pop	{r7, pc}
 8001a52:	46c0      	nop			; (mov r8, r8)
 8001a54:	07ffff00 	.word	0x07ffff00

08001a58 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8001a58:	b580      	push	{r7, lr}
 8001a5a:	b082      	sub	sp, #8
 8001a5c:	af00      	add	r7, sp, #0
 8001a5e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	689b      	ldr	r3, [r3, #8]
 8001a64:	4a05      	ldr	r2, [pc, #20]	; (8001a7c <LL_ADC_EnableInternalRegulator+0x24>)
 8001a66:	4013      	ands	r3, r2
 8001a68:	2280      	movs	r2, #128	; 0x80
 8001a6a:	0552      	lsls	r2, r2, #21
 8001a6c:	431a      	orrs	r2, r3
 8001a6e:	687b      	ldr	r3, [r7, #4]
 8001a70:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001a72:	46c0      	nop			; (mov r8, r8)
 8001a74:	46bd      	mov	sp, r7
 8001a76:	b002      	add	sp, #8
 8001a78:	bd80      	pop	{r7, pc}
 8001a7a:	46c0      	nop			; (mov r8, r8)
 8001a7c:	6fffffe8 	.word	0x6fffffe8

08001a80 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b082      	sub	sp, #8
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8001a88:	687b      	ldr	r3, [r7, #4]
 8001a8a:	689a      	ldr	r2, [r3, #8]
 8001a8c:	2380      	movs	r3, #128	; 0x80
 8001a8e:	055b      	lsls	r3, r3, #21
 8001a90:	401a      	ands	r2, r3
 8001a92:	2380      	movs	r3, #128	; 0x80
 8001a94:	055b      	lsls	r3, r3, #21
 8001a96:	429a      	cmp	r2, r3
 8001a98:	d101      	bne.n	8001a9e <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e000      	b.n	8001aa0 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001a9e:	2300      	movs	r3, #0
}
 8001aa0:	0018      	movs	r0, r3
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	b002      	add	sp, #8
 8001aa6:	bd80      	pop	{r7, pc}

08001aa8 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8001aa8:	b580      	push	{r7, lr}
 8001aaa:	b082      	sub	sp, #8
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	689b      	ldr	r3, [r3, #8]
 8001ab4:	4a04      	ldr	r2, [pc, #16]	; (8001ac8 <LL_ADC_Enable+0x20>)
 8001ab6:	4013      	ands	r3, r2
 8001ab8:	2201      	movs	r2, #1
 8001aba:	431a      	orrs	r2, r3
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8001ac0:	46c0      	nop			; (mov r8, r8)
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	b002      	add	sp, #8
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	7fffffe8 	.word	0x7fffffe8

08001acc <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	b082      	sub	sp, #8
 8001ad0:	af00      	add	r7, sp, #0
 8001ad2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	689b      	ldr	r3, [r3, #8]
 8001ad8:	2201      	movs	r2, #1
 8001ada:	4013      	ands	r3, r2
 8001adc:	2b01      	cmp	r3, #1
 8001ade:	d101      	bne.n	8001ae4 <LL_ADC_IsEnabled+0x18>
 8001ae0:	2301      	movs	r3, #1
 8001ae2:	e000      	b.n	8001ae6 <LL_ADC_IsEnabled+0x1a>
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	0018      	movs	r0, r3
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	b002      	add	sp, #8
 8001aec:	bd80      	pop	{r7, pc}
	...

08001af0 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001af0:	b580      	push	{r7, lr}
 8001af2:	b082      	sub	sp, #8
 8001af4:	af00      	add	r7, sp, #0
 8001af6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001af8:	687b      	ldr	r3, [r7, #4]
 8001afa:	689b      	ldr	r3, [r3, #8]
 8001afc:	4a04      	ldr	r2, [pc, #16]	; (8001b10 <LL_ADC_REG_StartConversion+0x20>)
 8001afe:	4013      	ands	r3, r2
 8001b00:	2204      	movs	r2, #4
 8001b02:	431a      	orrs	r2, r3
 8001b04:	687b      	ldr	r3, [r7, #4]
 8001b06:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001b08:	46c0      	nop			; (mov r8, r8)
 8001b0a:	46bd      	mov	sp, r7
 8001b0c:	b002      	add	sp, #8
 8001b0e:	bd80      	pop	{r7, pc}
 8001b10:	7fffffe8 	.word	0x7fffffe8

08001b14 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	b082      	sub	sp, #8
 8001b18:	af00      	add	r7, sp, #0
 8001b1a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	689b      	ldr	r3, [r3, #8]
 8001b20:	2204      	movs	r2, #4
 8001b22:	4013      	ands	r3, r2
 8001b24:	2b04      	cmp	r3, #4
 8001b26:	d101      	bne.n	8001b2c <LL_ADC_REG_IsConversionOngoing+0x18>
 8001b28:	2301      	movs	r3, #1
 8001b2a:	e000      	b.n	8001b2e <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001b2c:	2300      	movs	r3, #0
}
 8001b2e:	0018      	movs	r0, r3
 8001b30:	46bd      	mov	sp, r7
 8001b32:	b002      	add	sp, #8
 8001b34:	bd80      	pop	{r7, pc}
	...

08001b38 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001b38:	b580      	push	{r7, lr}
 8001b3a:	b088      	sub	sp, #32
 8001b3c:	af00      	add	r7, sp, #0
 8001b3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001b40:	231f      	movs	r3, #31
 8001b42:	18fb      	adds	r3, r7, r3
 8001b44:	2200      	movs	r2, #0
 8001b46:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0UL;
 8001b48:	2300      	movs	r3, #0
 8001b4a:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001b50:	2300      	movs	r3, #0
 8001b52:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	2b00      	cmp	r3, #0
 8001b58:	d101      	bne.n	8001b5e <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001b5a:	2301      	movs	r3, #1
 8001b5c:	e17f      	b.n	8001e5e <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d10a      	bne.n	8001b7c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8001b66:	687b      	ldr	r3, [r7, #4]
 8001b68:	0018      	movs	r0, r3
 8001b6a:	f7ff fd4b 	bl	8001604 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001b6e:	687b      	ldr	r3, [r7, #4]
 8001b70:	2200      	movs	r2, #0
 8001b72:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	2254      	movs	r2, #84	; 0x54
 8001b78:	2100      	movs	r1, #0
 8001b7a:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	681b      	ldr	r3, [r3, #0]
 8001b80:	0018      	movs	r0, r3
 8001b82:	f7ff ff7d 	bl	8001a80 <LL_ADC_IsInternalRegulatorEnabled>
 8001b86:	1e03      	subs	r3, r0, #0
 8001b88:	d115      	bne.n	8001bb6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	0018      	movs	r0, r3
 8001b90:	f7ff ff62 	bl	8001a58 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001b94:	4bb4      	ldr	r3, [pc, #720]	; (8001e68 <HAL_ADC_Init+0x330>)
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	49b4      	ldr	r1, [pc, #720]	; (8001e6c <HAL_ADC_Init+0x334>)
 8001b9a:	0018      	movs	r0, r3
 8001b9c:	f7fe fab0 	bl	8000100 <__udivsi3>
 8001ba0:	0003      	movs	r3, r0
 8001ba2:	3301      	adds	r3, #1
 8001ba4:	005b      	lsls	r3, r3, #1
 8001ba6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001ba8:	e002      	b.n	8001bb0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 8001baa:	68fb      	ldr	r3, [r7, #12]
 8001bac:	3b01      	subs	r3, #1
 8001bae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 8001bb0:	68fb      	ldr	r3, [r7, #12]
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d1f9      	bne.n	8001baa <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	0018      	movs	r0, r3
 8001bbc:	f7ff ff60 	bl	8001a80 <LL_ADC_IsInternalRegulatorEnabled>
 8001bc0:	1e03      	subs	r3, r0, #0
 8001bc2:	d10f      	bne.n	8001be4 <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001bc4:	687b      	ldr	r3, [r7, #4]
 8001bc6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bc8:	2210      	movs	r2, #16
 8001bca:	431a      	orrs	r2, r3
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001bd4:	2201      	movs	r2, #1
 8001bd6:	431a      	orrs	r2, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 8001bdc:	231f      	movs	r3, #31
 8001bde:	18fb      	adds	r3, r7, r3
 8001be0:	2201      	movs	r2, #1
 8001be2:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	681b      	ldr	r3, [r3, #0]
 8001be8:	0018      	movs	r0, r3
 8001bea:	f7ff ff93 	bl	8001b14 <LL_ADC_REG_IsConversionOngoing>
 8001bee:	0003      	movs	r3, r0
 8001bf0:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001bf6:	2210      	movs	r2, #16
 8001bf8:	4013      	ands	r3, r2
 8001bfa:	d000      	beq.n	8001bfe <HAL_ADC_Init+0xc6>
 8001bfc:	e122      	b.n	8001e44 <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001bfe:	693b      	ldr	r3, [r7, #16]
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d000      	beq.n	8001c06 <HAL_ADC_Init+0xce>
 8001c04:	e11e      	b.n	8001e44 <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001c06:	687b      	ldr	r3, [r7, #4]
 8001c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001c0a:	4a99      	ldr	r2, [pc, #612]	; (8001e70 <HAL_ADC_Init+0x338>)
 8001c0c:	4013      	ands	r3, r2
 8001c0e:	2202      	movs	r2, #2
 8001c10:	431a      	orrs	r2, r3
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c16:	687b      	ldr	r3, [r7, #4]
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	0018      	movs	r0, r3
 8001c1c:	f7ff ff56 	bl	8001acc <LL_ADC_IsEnabled>
 8001c20:	1e03      	subs	r3, r0, #0
 8001c22:	d000      	beq.n	8001c26 <HAL_ADC_Init+0xee>
 8001c24:	e0ad      	b.n	8001d82 <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	689a      	ldr	r2, [r3, #8]
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	7e1b      	ldrb	r3, [r3, #24]
 8001c2e:	039b      	lsls	r3, r3, #14
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001c30:	431a      	orrs	r2, r3
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	7e5b      	ldrb	r3, [r3, #25]
 8001c36:	03db      	lsls	r3, r3, #15
                   ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001c38:	431a      	orrs	r2, r3
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	7e9b      	ldrb	r3, [r3, #26]
 8001c3e:	035b      	lsls	r3, r3, #13
                   ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001c40:	431a      	orrs	r2, r3
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d002      	beq.n	8001c50 <HAL_ADC_Init+0x118>
 8001c4a:	2380      	movs	r3, #128	; 0x80
 8001c4c:	015b      	lsls	r3, r3, #5
 8001c4e:	e000      	b.n	8001c52 <HAL_ADC_Init+0x11a>
 8001c50:	2300      	movs	r3, #0
                   ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001c52:	431a      	orrs	r2, r3
                   hadc->Init.DataAlign                                           |
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	68db      	ldr	r3, [r3, #12]
                   ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001c58:	431a      	orrs	r2, r3
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	691b      	ldr	r3, [r3, #16]
 8001c5e:	2b00      	cmp	r3, #0
 8001c60:	da04      	bge.n	8001c6c <HAL_ADC_Init+0x134>
 8001c62:	687b      	ldr	r3, [r7, #4]
 8001c64:	691b      	ldr	r3, [r3, #16]
 8001c66:	005b      	lsls	r3, r3, #1
 8001c68:	085b      	lsrs	r3, r3, #1
 8001c6a:	e001      	b.n	8001c70 <HAL_ADC_Init+0x138>
 8001c6c:	2380      	movs	r3, #128	; 0x80
 8001c6e:	039b      	lsls	r3, r3, #14
                   hadc->Init.DataAlign                                           |
 8001c70:	431a      	orrs	r2, r3
                   ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	212c      	movs	r1, #44	; 0x2c
 8001c76:	5c5b      	ldrb	r3, [r3, r1]
 8001c78:	005b      	lsls	r3, r3, #1
                   ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001c7a:	4313      	orrs	r3, r2
      tmpCFGR1 |= (hadc->Init.Resolution                                          |
 8001c7c:	69ba      	ldr	r2, [r7, #24]
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2220      	movs	r2, #32
 8001c86:	5c9b      	ldrb	r3, [r3, r2]
 8001c88:	2b01      	cmp	r3, #1
 8001c8a:	d115      	bne.n	8001cb8 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	7e9b      	ldrb	r3, [r3, #26]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d105      	bne.n	8001ca0 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8001c94:	69bb      	ldr	r3, [r7, #24]
 8001c96:	2280      	movs	r2, #128	; 0x80
 8001c98:	0252      	lsls	r2, r2, #9
 8001c9a:	4313      	orrs	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
 8001c9e:	e00b      	b.n	8001cb8 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001ca0:	687b      	ldr	r3, [r7, #4]
 8001ca2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ca4:	2220      	movs	r2, #32
 8001ca6:	431a      	orrs	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cac:	687b      	ldr	r3, [r7, #4]
 8001cae:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001cb0:	2201      	movs	r2, #1
 8001cb2:	431a      	orrs	r2, r3
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	65da      	str	r2, [r3, #92]	; 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8001cb8:	687b      	ldr	r3, [r7, #4]
 8001cba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001cbc:	2b00      	cmp	r3, #0
 8001cbe:	d00a      	beq.n	8001cd6 <HAL_ADC_Init+0x19e>
      {
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001cc0:	687b      	ldr	r3, [r7, #4]
 8001cc2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001cc4:	23e0      	movs	r3, #224	; 0xe0
 8001cc6:	005b      	lsls	r3, r3, #1
 8001cc8:	401a      	ands	r2, r3
                     hadc->Init.ExternalTrigConvEdge);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001cce:	4313      	orrs	r3, r2
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	4313      	orrs	r3, r2
 8001cd4:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	681b      	ldr	r3, [r3, #0]
 8001cda:	68db      	ldr	r3, [r3, #12]
 8001cdc:	4a65      	ldr	r2, [pc, #404]	; (8001e74 <HAL_ADC_Init+0x33c>)
 8001cde:	4013      	ands	r3, r2
 8001ce0:	0019      	movs	r1, r3
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	69ba      	ldr	r2, [r7, #24]
 8001ce8:	430a      	orrs	r2, r1
 8001cea:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN   |
                 ADC_CFGR1_SCANDIR |
                 ADC_CFGR1_DMACFG,
                 tmpCFGR1);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	0f9b      	lsrs	r3, r3, #30
 8001cf2:	079a      	lsls	r2, r3, #30
                   hadc->Init.TriggerFrequencyMode
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001cf8:	4313      	orrs	r3, r2
 8001cfa:	697a      	ldr	r2, [r7, #20]
 8001cfc:	4313      	orrs	r3, r2
 8001cfe:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001d00:	687b      	ldr	r3, [r7, #4]
 8001d02:	223c      	movs	r2, #60	; 0x3c
 8001d04:	5c9b      	ldrb	r3, [r3, r2]
 8001d06:	2b01      	cmp	r3, #1
 8001d08:	d111      	bne.n	8001d2e <HAL_ADC_Init+0x1f6>
      {
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	685b      	ldr	r3, [r3, #4]
 8001d0e:	0f9b      	lsrs	r3, r3, #30
 8001d10:	079a      	lsls	r2, r3, #30
                     hadc->Init.Oversampling.Ratio         |
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
                     (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001d16:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.RightBitShift |
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                     hadc->Init.Oversampling.Ratio         |
 8001d1c:	431a      	orrs	r2, r3
                     hadc->Init.Oversampling.TriggeredMode
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                     hadc->Init.Oversampling.RightBitShift |
 8001d22:	431a      	orrs	r2, r3
        tmpCFGR2 |= (ADC_CFGR2_OVSE |
 8001d24:	697b      	ldr	r3, [r7, #20]
 8001d26:	4313      	orrs	r3, r2
 8001d28:	2201      	movs	r2, #1
 8001d2a:	4313      	orrs	r3, r2
 8001d2c:	617b      	str	r3, [r7, #20]
                    );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	691b      	ldr	r3, [r3, #16]
 8001d34:	4a50      	ldr	r2, [pc, #320]	; (8001e78 <HAL_ADC_Init+0x340>)
 8001d36:	4013      	ands	r3, r2
 8001d38:	0019      	movs	r1, r3
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	697a      	ldr	r2, [r7, #20]
 8001d40:	430a      	orrs	r2, r1
 8001d42:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	685a      	ldr	r2, [r3, #4]
 8001d48:	23c0      	movs	r3, #192	; 0xc0
 8001d4a:	061b      	lsls	r3, r3, #24
 8001d4c:	429a      	cmp	r2, r3
 8001d4e:	d018      	beq.n	8001d82 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8001d54:	2380      	movs	r3, #128	; 0x80
 8001d56:	05db      	lsls	r3, r3, #23
 8001d58:	429a      	cmp	r2, r3
 8001d5a:	d012      	beq.n	8001d82 <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001d60:	2380      	movs	r3, #128	; 0x80
 8001d62:	061b      	lsls	r3, r3, #24
 8001d64:	429a      	cmp	r2, r3
 8001d66:	d00c      	beq.n	8001d82 <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 8001d68:	4b44      	ldr	r3, [pc, #272]	; (8001e7c <HAL_ADC_Init+0x344>)
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	4a44      	ldr	r2, [pc, #272]	; (8001e80 <HAL_ADC_Init+0x348>)
 8001d6e:	4013      	ands	r3, r2
 8001d70:	0019      	movs	r1, r3
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	685a      	ldr	r2, [r3, #4]
 8001d76:	23f0      	movs	r3, #240	; 0xf0
 8001d78:	039b      	lsls	r3, r3, #14
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	4b3f      	ldr	r3, [pc, #252]	; (8001e7c <HAL_ADC_Init+0x344>)
 8001d7e:	430a      	orrs	r2, r1
 8001d80:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	6818      	ldr	r0, [r3, #0]
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001d8a:	001a      	movs	r2, r3
 8001d8c:	2100      	movs	r1, #0
 8001d8e:	f7ff fdbe 	bl	800190e <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6818      	ldr	r0, [r3, #0]
 8001d96:	687b      	ldr	r3, [r7, #4]
 8001d98:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001d9a:	493a      	ldr	r1, [pc, #232]	; (8001e84 <HAL_ADC_Init+0x34c>)
 8001d9c:	001a      	movs	r2, r3
 8001d9e:	f7ff fdb6 	bl	800190e <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	691b      	ldr	r3, [r3, #16]
 8001da6:	2b00      	cmp	r3, #0
 8001da8:	d109      	bne.n	8001dbe <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001db0:	687b      	ldr	r3, [r7, #4]
 8001db2:	681b      	ldr	r3, [r3, #0]
 8001db4:	2110      	movs	r1, #16
 8001db6:	4249      	negs	r1, r1
 8001db8:	430a      	orrs	r2, r1
 8001dba:	629a      	str	r2, [r3, #40]	; 0x28
 8001dbc:	e018      	b.n	8001df0 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8001dbe:	687b      	ldr	r3, [r7, #4]
 8001dc0:	691a      	ldr	r2, [r3, #16]
 8001dc2:	2380      	movs	r3, #128	; 0x80
 8001dc4:	039b      	lsls	r3, r3, #14
 8001dc6:	429a      	cmp	r2, r3
 8001dc8:	d112      	bne.n	8001df0 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	681b      	ldr	r3, [r3, #0]
 8001dce:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001dd0:	687b      	ldr	r3, [r7, #4]
 8001dd2:	69db      	ldr	r3, [r3, #28]
 8001dd4:	3b01      	subs	r3, #1
 8001dd6:	009b      	lsls	r3, r3, #2
 8001dd8:	221c      	movs	r2, #28
 8001dda:	4013      	ands	r3, r2
 8001ddc:	2210      	movs	r2, #16
 8001dde:	4252      	negs	r2, r2
 8001de0:	409a      	lsls	r2, r3
 8001de2:	0011      	movs	r1, r2
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	430a      	orrs	r2, r1
 8001dee:	629a      	str	r2, [r3, #40]	; 0x28
                );
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	681b      	ldr	r3, [r3, #0]
 8001df4:	2100      	movs	r1, #0
 8001df6:	0018      	movs	r0, r3
 8001df8:	f7ff fda6 	bl	8001948 <LL_ADC_GetSamplingTimeCommonChannels>
 8001dfc:	0002      	movs	r2, r0
      == hadc->Init.SamplingTimeCommon1)
 8001dfe:	687b      	ldr	r3, [r7, #4]
 8001e00:	6b5b      	ldr	r3, [r3, #52]	; 0x34
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001e02:	429a      	cmp	r2, r3
 8001e04:	d10b      	bne.n	8001e1e <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8001e06:	687b      	ldr	r3, [r7, #4]
 8001e08:	2200      	movs	r2, #0
 8001e0a:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001e0c:	687b      	ldr	r3, [r7, #4]
 8001e0e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e10:	2203      	movs	r2, #3
 8001e12:	4393      	bics	r3, r2
 8001e14:	2201      	movs	r2, #1
 8001e16:	431a      	orrs	r2, r3
 8001e18:	687b      	ldr	r3, [r7, #4]
 8001e1a:	659a      	str	r2, [r3, #88]	; 0x58
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001e1c:	e01c      	b.n	8001e58 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e22:	2212      	movs	r2, #18
 8001e24:	4393      	bics	r3, r2
 8001e26:	2210      	movs	r2, #16
 8001e28:	431a      	orrs	r2, r3
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001e32:	2201      	movs	r2, #1
 8001e34:	431a      	orrs	r2, r3
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8001e3a:	231f      	movs	r3, #31
 8001e3c:	18fb      	adds	r3, r7, r3
 8001e3e:	2201      	movs	r2, #1
 8001e40:	701a      	strb	r2, [r3, #0]
    if(LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001e42:	e009      	b.n	8001e58 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001e48:	2210      	movs	r2, #16
 8001e4a:	431a      	orrs	r2, r3
 8001e4c:	687b      	ldr	r3, [r7, #4]
 8001e4e:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8001e50:	231f      	movs	r3, #31
 8001e52:	18fb      	adds	r3, r7, r3
 8001e54:	2201      	movs	r2, #1
 8001e56:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001e58:	231f      	movs	r3, #31
 8001e5a:	18fb      	adds	r3, r7, r3
 8001e5c:	781b      	ldrb	r3, [r3, #0]
}
 8001e5e:	0018      	movs	r0, r3
 8001e60:	46bd      	mov	sp, r7
 8001e62:	b008      	add	sp, #32
 8001e64:	bd80      	pop	{r7, pc}
 8001e66:	46c0      	nop			; (mov r8, r8)
 8001e68:	20000014 	.word	0x20000014
 8001e6c:	00030d40 	.word	0x00030d40
 8001e70:	fffffefd 	.word	0xfffffefd
 8001e74:	fffe0201 	.word	0xfffe0201
 8001e78:	1ffffc02 	.word	0x1ffffc02
 8001e7c:	40012708 	.word	0x40012708
 8001e80:	ffc3ffff 	.word	0xffc3ffff
 8001e84:	07ffff04 	.word	0x07ffff04

08001e88 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 8001e88:	b5b0      	push	{r4, r5, r7, lr}
 8001e8a:	b084      	sub	sp, #16
 8001e8c:	af00      	add	r7, sp, #0
 8001e8e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	0018      	movs	r0, r3
 8001e96:	f7ff fe3d 	bl	8001b14 <LL_ADC_REG_IsConversionOngoing>
 8001e9a:	1e03      	subs	r3, r0, #0
 8001e9c:	d135      	bne.n	8001f0a <HAL_ADC_Start+0x82>
  {
    __HAL_LOCK(hadc);
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	2254      	movs	r2, #84	; 0x54
 8001ea2:	5c9b      	ldrb	r3, [r3, r2]
 8001ea4:	2b01      	cmp	r3, #1
 8001ea6:	d101      	bne.n	8001eac <HAL_ADC_Start+0x24>
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	e035      	b.n	8001f18 <HAL_ADC_Start+0x90>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	2254      	movs	r2, #84	; 0x54
 8001eb0:	2101      	movs	r1, #1
 8001eb2:	5499      	strb	r1, [r3, r2]

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001eb4:	250f      	movs	r5, #15
 8001eb6:	197c      	adds	r4, r7, r5
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	0018      	movs	r0, r3
 8001ebc:	f000 faaa 	bl	8002414 <ADC_Enable>
 8001ec0:	0003      	movs	r3, r0
 8001ec2:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001ec4:	197b      	adds	r3, r7, r5
 8001ec6:	781b      	ldrb	r3, [r3, #0]
 8001ec8:	2b00      	cmp	r3, #0
 8001eca:	d119      	bne.n	8001f00 <HAL_ADC_Start+0x78>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001ed0:	4a13      	ldr	r2, [pc, #76]	; (8001f20 <HAL_ADC_Start+0x98>)
 8001ed2:	4013      	ands	r3, r2
 8001ed4:	2280      	movs	r2, #128	; 0x80
 8001ed6:	0052      	lsls	r2, r2, #1
 8001ed8:	431a      	orrs	r2, r3
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	2200      	movs	r2, #0
 8001ee2:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	681b      	ldr	r3, [r3, #0]
 8001ee8:	221c      	movs	r2, #28
 8001eea:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	2254      	movs	r2, #84	; 0x54
 8001ef0:	2100      	movs	r1, #0
 8001ef2:	5499      	strb	r1, [r3, r2]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	681b      	ldr	r3, [r3, #0]
 8001ef8:	0018      	movs	r0, r3
 8001efa:	f7ff fdf9 	bl	8001af0 <LL_ADC_REG_StartConversion>
 8001efe:	e008      	b.n	8001f12 <HAL_ADC_Start+0x8a>
    }
    else
    {
      __HAL_UNLOCK(hadc);
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	2254      	movs	r2, #84	; 0x54
 8001f04:	2100      	movs	r1, #0
 8001f06:	5499      	strb	r1, [r3, r2]
 8001f08:	e003      	b.n	8001f12 <HAL_ADC_Start+0x8a>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8001f0a:	230f      	movs	r3, #15
 8001f0c:	18fb      	adds	r3, r7, r3
 8001f0e:	2202      	movs	r2, #2
 8001f10:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001f12:	230f      	movs	r3, #15
 8001f14:	18fb      	adds	r3, r7, r3
 8001f16:	781b      	ldrb	r3, [r3, #0]
}
 8001f18:	0018      	movs	r0, r3
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	b004      	add	sp, #16
 8001f1e:	bdb0      	pop	{r4, r5, r7, pc}
 8001f20:	fffff0fe 	.word	0xfffff0fe

08001f24 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8001f24:	b580      	push	{r7, lr}
 8001f26:	b084      	sub	sp, #16
 8001f28:	af00      	add	r7, sp, #0
 8001f2a:	6078      	str	r0, [r7, #4]
 8001f2c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	695b      	ldr	r3, [r3, #20]
 8001f32:	2b08      	cmp	r3, #8
 8001f34:	d102      	bne.n	8001f3c <HAL_ADC_PollForConversion+0x18>
  {
    tmp_flag_end = ADC_FLAG_EOS;
 8001f36:	2308      	movs	r3, #8
 8001f38:	60fb      	str	r3, [r7, #12]
 8001f3a:	e00f      	b.n	8001f5c <HAL_ADC_PollForConversion+0x38>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	68db      	ldr	r3, [r3, #12]
 8001f42:	2201      	movs	r2, #1
 8001f44:	4013      	ands	r3, r2
 8001f46:	d007      	beq.n	8001f58 <HAL_ADC_PollForConversion+0x34>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f4c:	2220      	movs	r2, #32
 8001f4e:	431a      	orrs	r2, r3
 8001f50:	687b      	ldr	r3, [r7, #4]
 8001f52:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 8001f54:	2301      	movs	r3, #1
 8001f56:	e072      	b.n	800203e <HAL_ADC_PollForConversion+0x11a>
    }
    else
    {
      tmp_flag_end = (ADC_FLAG_EOC);
 8001f58:	2304      	movs	r3, #4
 8001f5a:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 8001f5c:	f7ff fc72 	bl	8001844 <HAL_GetTick>
 8001f60:	0003      	movs	r3, r0
 8001f62:	60bb      	str	r3, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001f64:	e01f      	b.n	8001fa6 <HAL_ADC_PollForConversion+0x82>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 8001f66:	683b      	ldr	r3, [r7, #0]
 8001f68:	3301      	adds	r3, #1
 8001f6a:	d01c      	beq.n	8001fa6 <HAL_ADC_PollForConversion+0x82>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8001f6c:	f7ff fc6a 	bl	8001844 <HAL_GetTick>
 8001f70:	0002      	movs	r2, r0
 8001f72:	68bb      	ldr	r3, [r7, #8]
 8001f74:	1ad3      	subs	r3, r2, r3
 8001f76:	683a      	ldr	r2, [r7, #0]
 8001f78:	429a      	cmp	r2, r3
 8001f7a:	d302      	bcc.n	8001f82 <HAL_ADC_PollForConversion+0x5e>
 8001f7c:	683b      	ldr	r3, [r7, #0]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d111      	bne.n	8001fa6 <HAL_ADC_PollForConversion+0x82>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	681b      	ldr	r3, [r3, #0]
 8001f86:	681b      	ldr	r3, [r3, #0]
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	4013      	ands	r3, r2
 8001f8c:	d10b      	bne.n	8001fa6 <HAL_ADC_PollForConversion+0x82>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001f92:	2204      	movs	r2, #4
 8001f94:	431a      	orrs	r2, r3
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	659a      	str	r2, [r3, #88]	; 0x58

          __HAL_UNLOCK(hadc);
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	2254      	movs	r2, #84	; 0x54
 8001f9e:	2100      	movs	r1, #0
 8001fa0:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 8001fa2:	2303      	movs	r3, #3
 8001fa4:	e04b      	b.n	800203e <HAL_ADC_PollForConversion+0x11a>
  while ((hadc->Instance->ISR & tmp_flag_end) == 0UL)
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	68fa      	ldr	r2, [r7, #12]
 8001fae:	4013      	ands	r3, r2
 8001fb0:	d0d9      	beq.n	8001f66 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001fb2:	687b      	ldr	r3, [r7, #4]
 8001fb4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001fb6:	2280      	movs	r2, #128	; 0x80
 8001fb8:	0092      	lsls	r2, r2, #2
 8001fba:	431a      	orrs	r2, r3
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	0018      	movs	r0, r3
 8001fc6:	f7ff fcd6 	bl	8001976 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001fca:	1e03      	subs	r3, r0, #0
 8001fcc:	d02e      	beq.n	800202c <HAL_ADC_PollForConversion+0x108>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	7e9b      	ldrb	r3, [r3, #26]
 8001fd2:	2b00      	cmp	r3, #0
 8001fd4:	d12a      	bne.n	800202c <HAL_ADC_PollForConversion+0x108>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681b      	ldr	r3, [r3, #0]
 8001fdc:	2208      	movs	r2, #8
 8001fde:	4013      	ands	r3, r2
 8001fe0:	2b08      	cmp	r3, #8
 8001fe2:	d123      	bne.n	800202c <HAL_ADC_PollForConversion+0x108>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	0018      	movs	r0, r3
 8001fea:	f7ff fd93 	bl	8001b14 <LL_ADC_REG_IsConversionOngoing>
 8001fee:	1e03      	subs	r3, r0, #0
 8001ff0:	d110      	bne.n	8002014 <HAL_ADC_PollForConversion+0xf0>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	685a      	ldr	r2, [r3, #4]
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	210c      	movs	r1, #12
 8001ffe:	438a      	bics	r2, r1
 8002000:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002006:	4a10      	ldr	r2, [pc, #64]	; (8002048 <HAL_ADC_PollForConversion+0x124>)
 8002008:	4013      	ands	r3, r2
 800200a:	2201      	movs	r2, #1
 800200c:	431a      	orrs	r2, r3
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	659a      	str	r2, [r3, #88]	; 0x58
 8002012:	e00b      	b.n	800202c <HAL_ADC_PollForConversion+0x108>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002018:	2220      	movs	r2, #32
 800201a:	431a      	orrs	r2, r3
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002024:	2201      	movs	r2, #1
 8002026:	431a      	orrs	r2, r3
 8002028:	687b      	ldr	r3, [r7, #4]
 800202a:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	7e1b      	ldrb	r3, [r3, #24]
 8002030:	2b00      	cmp	r3, #0
 8002032:	d103      	bne.n	800203c <HAL_ADC_PollForConversion+0x118>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	220c      	movs	r2, #12
 800203a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800203c:	2300      	movs	r3, #0
}
 800203e:	0018      	movs	r0, r3
 8002040:	46bd      	mov	sp, r7
 8002042:	b004      	add	sp, #16
 8002044:	bd80      	pop	{r7, pc}
 8002046:	46c0      	nop			; (mov r8, r8)
 8002048:	fffffefe 	.word	0xfffffefe

0800204c <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b082      	sub	sp, #8
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 800205a:	0018      	movs	r0, r3
 800205c:	46bd      	mov	sp, r7
 800205e:	b002      	add	sp, #8
 8002060:	bd80      	pop	{r7, pc}
	...

08002064 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *pConfig)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b086      	sub	sp, #24
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
 800206c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800206e:	2317      	movs	r3, #23
 8002070:	18fb      	adds	r3, r7, r3
 8002072:	2200      	movs	r2, #0
 8002074:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8002076:	2300      	movs	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	2254      	movs	r2, #84	; 0x54
 800207e:	5c9b      	ldrb	r3, [r3, r2]
 8002080:	2b01      	cmp	r3, #1
 8002082:	d101      	bne.n	8002088 <HAL_ADC_ConfigChannel+0x24>
 8002084:	2302      	movs	r3, #2
 8002086:	e1c0      	b.n	800240a <HAL_ADC_ConfigChannel+0x3a6>
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	2254      	movs	r2, #84	; 0x54
 800208c:	2101      	movs	r1, #1
 800208e:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	0018      	movs	r0, r3
 8002096:	f7ff fd3d 	bl	8001b14 <LL_ADC_REG_IsConversionOngoing>
 800209a:	1e03      	subs	r3, r0, #0
 800209c:	d000      	beq.n	80020a0 <HAL_ADC_ConfigChannel+0x3c>
 800209e:	e1a3      	b.n	80023e8 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 80020a0:	683b      	ldr	r3, [r7, #0]
 80020a2:	685b      	ldr	r3, [r3, #4]
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d100      	bne.n	80020aa <HAL_ADC_ConfigChannel+0x46>
 80020a8:	e143      	b.n	8002332 <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	691a      	ldr	r2, [r3, #16]
 80020ae:	2380      	movs	r3, #128	; 0x80
 80020b0:	061b      	lsls	r3, r3, #24
 80020b2:	429a      	cmp	r2, r3
 80020b4:	d004      	beq.n	80020c0 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80020ba:	4ac1      	ldr	r2, [pc, #772]	; (80023c0 <HAL_ADC_ConfigChannel+0x35c>)
 80020bc:	4293      	cmp	r3, r2
 80020be:	d108      	bne.n	80020d2 <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80020c0:	687b      	ldr	r3, [r7, #4]
 80020c2:	681a      	ldr	r2, [r3, #0]
 80020c4:	683b      	ldr	r3, [r7, #0]
 80020c6:	681b      	ldr	r3, [r3, #0]
 80020c8:	0019      	movs	r1, r3
 80020ca:	0010      	movs	r0, r2
 80020cc:	f7ff fc84 	bl	80019d8 <LL_ADC_REG_SetSequencerChAdd>
 80020d0:	e0c9      	b.n	8002266 <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80020d2:	687b      	ldr	r3, [r7, #4]
 80020d4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80020d6:	683b      	ldr	r3, [r7, #0]
 80020d8:	685b      	ldr	r3, [r3, #4]
 80020da:	211f      	movs	r1, #31
 80020dc:	400b      	ands	r3, r1
 80020de:	210f      	movs	r1, #15
 80020e0:	4099      	lsls	r1, r3
 80020e2:	000b      	movs	r3, r1
 80020e4:	43db      	mvns	r3, r3
 80020e6:	4013      	ands	r3, r2
 80020e8:	0019      	movs	r1, r3
 80020ea:	683b      	ldr	r3, [r7, #0]
 80020ec:	681b      	ldr	r3, [r3, #0]
 80020ee:	035b      	lsls	r3, r3, #13
 80020f0:	0b5b      	lsrs	r3, r3, #13
 80020f2:	d105      	bne.n	8002100 <HAL_ADC_ConfigChannel+0x9c>
 80020f4:	683b      	ldr	r3, [r7, #0]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	0e9b      	lsrs	r3, r3, #26
 80020fa:	221f      	movs	r2, #31
 80020fc:	4013      	ands	r3, r2
 80020fe:	e098      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	2201      	movs	r2, #1
 8002106:	4013      	ands	r3, r2
 8002108:	d000      	beq.n	800210c <HAL_ADC_ConfigChannel+0xa8>
 800210a:	e091      	b.n	8002230 <HAL_ADC_ConfigChannel+0x1cc>
 800210c:	683b      	ldr	r3, [r7, #0]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	2202      	movs	r2, #2
 8002112:	4013      	ands	r3, r2
 8002114:	d000      	beq.n	8002118 <HAL_ADC_ConfigChannel+0xb4>
 8002116:	e089      	b.n	800222c <HAL_ADC_ConfigChannel+0x1c8>
 8002118:	683b      	ldr	r3, [r7, #0]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	2204      	movs	r2, #4
 800211e:	4013      	ands	r3, r2
 8002120:	d000      	beq.n	8002124 <HAL_ADC_ConfigChannel+0xc0>
 8002122:	e081      	b.n	8002228 <HAL_ADC_ConfigChannel+0x1c4>
 8002124:	683b      	ldr	r3, [r7, #0]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2208      	movs	r2, #8
 800212a:	4013      	ands	r3, r2
 800212c:	d000      	beq.n	8002130 <HAL_ADC_ConfigChannel+0xcc>
 800212e:	e079      	b.n	8002224 <HAL_ADC_ConfigChannel+0x1c0>
 8002130:	683b      	ldr	r3, [r7, #0]
 8002132:	681b      	ldr	r3, [r3, #0]
 8002134:	2210      	movs	r2, #16
 8002136:	4013      	ands	r3, r2
 8002138:	d000      	beq.n	800213c <HAL_ADC_ConfigChannel+0xd8>
 800213a:	e071      	b.n	8002220 <HAL_ADC_ConfigChannel+0x1bc>
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	2220      	movs	r2, #32
 8002142:	4013      	ands	r3, r2
 8002144:	d000      	beq.n	8002148 <HAL_ADC_ConfigChannel+0xe4>
 8002146:	e069      	b.n	800221c <HAL_ADC_ConfigChannel+0x1b8>
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	681b      	ldr	r3, [r3, #0]
 800214c:	2240      	movs	r2, #64	; 0x40
 800214e:	4013      	ands	r3, r2
 8002150:	d000      	beq.n	8002154 <HAL_ADC_ConfigChannel+0xf0>
 8002152:	e061      	b.n	8002218 <HAL_ADC_ConfigChannel+0x1b4>
 8002154:	683b      	ldr	r3, [r7, #0]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	2280      	movs	r2, #128	; 0x80
 800215a:	4013      	ands	r3, r2
 800215c:	d000      	beq.n	8002160 <HAL_ADC_ConfigChannel+0xfc>
 800215e:	e059      	b.n	8002214 <HAL_ADC_ConfigChannel+0x1b0>
 8002160:	683b      	ldr	r3, [r7, #0]
 8002162:	681a      	ldr	r2, [r3, #0]
 8002164:	2380      	movs	r3, #128	; 0x80
 8002166:	005b      	lsls	r3, r3, #1
 8002168:	4013      	ands	r3, r2
 800216a:	d151      	bne.n	8002210 <HAL_ADC_ConfigChannel+0x1ac>
 800216c:	683b      	ldr	r3, [r7, #0]
 800216e:	681a      	ldr	r2, [r3, #0]
 8002170:	2380      	movs	r3, #128	; 0x80
 8002172:	009b      	lsls	r3, r3, #2
 8002174:	4013      	ands	r3, r2
 8002176:	d149      	bne.n	800220c <HAL_ADC_ConfigChannel+0x1a8>
 8002178:	683b      	ldr	r3, [r7, #0]
 800217a:	681a      	ldr	r2, [r3, #0]
 800217c:	2380      	movs	r3, #128	; 0x80
 800217e:	00db      	lsls	r3, r3, #3
 8002180:	4013      	ands	r3, r2
 8002182:	d141      	bne.n	8002208 <HAL_ADC_ConfigChannel+0x1a4>
 8002184:	683b      	ldr	r3, [r7, #0]
 8002186:	681a      	ldr	r2, [r3, #0]
 8002188:	2380      	movs	r3, #128	; 0x80
 800218a:	011b      	lsls	r3, r3, #4
 800218c:	4013      	ands	r3, r2
 800218e:	d139      	bne.n	8002204 <HAL_ADC_ConfigChannel+0x1a0>
 8002190:	683b      	ldr	r3, [r7, #0]
 8002192:	681a      	ldr	r2, [r3, #0]
 8002194:	2380      	movs	r3, #128	; 0x80
 8002196:	015b      	lsls	r3, r3, #5
 8002198:	4013      	ands	r3, r2
 800219a:	d131      	bne.n	8002200 <HAL_ADC_ConfigChannel+0x19c>
 800219c:	683b      	ldr	r3, [r7, #0]
 800219e:	681a      	ldr	r2, [r3, #0]
 80021a0:	2380      	movs	r3, #128	; 0x80
 80021a2:	019b      	lsls	r3, r3, #6
 80021a4:	4013      	ands	r3, r2
 80021a6:	d129      	bne.n	80021fc <HAL_ADC_ConfigChannel+0x198>
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	681a      	ldr	r2, [r3, #0]
 80021ac:	2380      	movs	r3, #128	; 0x80
 80021ae:	01db      	lsls	r3, r3, #7
 80021b0:	4013      	ands	r3, r2
 80021b2:	d121      	bne.n	80021f8 <HAL_ADC_ConfigChannel+0x194>
 80021b4:	683b      	ldr	r3, [r7, #0]
 80021b6:	681a      	ldr	r2, [r3, #0]
 80021b8:	2380      	movs	r3, #128	; 0x80
 80021ba:	021b      	lsls	r3, r3, #8
 80021bc:	4013      	ands	r3, r2
 80021be:	d119      	bne.n	80021f4 <HAL_ADC_ConfigChannel+0x190>
 80021c0:	683b      	ldr	r3, [r7, #0]
 80021c2:	681a      	ldr	r2, [r3, #0]
 80021c4:	2380      	movs	r3, #128	; 0x80
 80021c6:	025b      	lsls	r3, r3, #9
 80021c8:	4013      	ands	r3, r2
 80021ca:	d111      	bne.n	80021f0 <HAL_ADC_ConfigChannel+0x18c>
 80021cc:	683b      	ldr	r3, [r7, #0]
 80021ce:	681a      	ldr	r2, [r3, #0]
 80021d0:	2380      	movs	r3, #128	; 0x80
 80021d2:	029b      	lsls	r3, r3, #10
 80021d4:	4013      	ands	r3, r2
 80021d6:	d109      	bne.n	80021ec <HAL_ADC_ConfigChannel+0x188>
 80021d8:	683b      	ldr	r3, [r7, #0]
 80021da:	681a      	ldr	r2, [r3, #0]
 80021dc:	2380      	movs	r3, #128	; 0x80
 80021de:	02db      	lsls	r3, r3, #11
 80021e0:	4013      	ands	r3, r2
 80021e2:	d001      	beq.n	80021e8 <HAL_ADC_ConfigChannel+0x184>
 80021e4:	2312      	movs	r3, #18
 80021e6:	e024      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 80021e8:	2300      	movs	r3, #0
 80021ea:	e022      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 80021ec:	2311      	movs	r3, #17
 80021ee:	e020      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 80021f0:	2310      	movs	r3, #16
 80021f2:	e01e      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 80021f4:	230f      	movs	r3, #15
 80021f6:	e01c      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 80021f8:	230e      	movs	r3, #14
 80021fa:	e01a      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 80021fc:	230d      	movs	r3, #13
 80021fe:	e018      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 8002200:	230c      	movs	r3, #12
 8002202:	e016      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 8002204:	230b      	movs	r3, #11
 8002206:	e014      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 8002208:	230a      	movs	r3, #10
 800220a:	e012      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 800220c:	2309      	movs	r3, #9
 800220e:	e010      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 8002210:	2308      	movs	r3, #8
 8002212:	e00e      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 8002214:	2307      	movs	r3, #7
 8002216:	e00c      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 8002218:	2306      	movs	r3, #6
 800221a:	e00a      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 800221c:	2305      	movs	r3, #5
 800221e:	e008      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 8002220:	2304      	movs	r3, #4
 8002222:	e006      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 8002224:	2303      	movs	r3, #3
 8002226:	e004      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 8002228:	2302      	movs	r3, #2
 800222a:	e002      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 800222c:	2301      	movs	r3, #1
 800222e:	e000      	b.n	8002232 <HAL_ADC_ConfigChannel+0x1ce>
 8002230:	2300      	movs	r3, #0
 8002232:	683a      	ldr	r2, [r7, #0]
 8002234:	6852      	ldr	r2, [r2, #4]
 8002236:	201f      	movs	r0, #31
 8002238:	4002      	ands	r2, r0
 800223a:	4093      	lsls	r3, r2
 800223c:	000a      	movs	r2, r1
 800223e:	431a      	orrs	r2, r3
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8002244:	683b      	ldr	r3, [r7, #0]
 8002246:	685b      	ldr	r3, [r3, #4]
 8002248:	089b      	lsrs	r3, r3, #2
 800224a:	1c5a      	adds	r2, r3, #1
 800224c:	687b      	ldr	r3, [r7, #4]
 800224e:	69db      	ldr	r3, [r3, #28]
 8002250:	429a      	cmp	r2, r3
 8002252:	d808      	bhi.n	8002266 <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	6818      	ldr	r0, [r3, #0]
 8002258:	683b      	ldr	r3, [r7, #0]
 800225a:	6859      	ldr	r1, [r3, #4]
 800225c:	683b      	ldr	r3, [r7, #0]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	001a      	movs	r2, r3
 8002262:	f7ff fb99 	bl	8001998 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	6818      	ldr	r0, [r3, #0]
 800226a:	683b      	ldr	r3, [r7, #0]
 800226c:	6819      	ldr	r1, [r3, #0]
 800226e:	683b      	ldr	r3, [r7, #0]
 8002270:	689b      	ldr	r3, [r3, #8]
 8002272:	001a      	movs	r2, r3
 8002274:	f7ff fbd4 	bl	8001a20 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002278:	683b      	ldr	r3, [r7, #0]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	2b00      	cmp	r3, #0
 800227e:	db00      	blt.n	8002282 <HAL_ADC_ConfigChannel+0x21e>
 8002280:	e0bc      	b.n	80023fc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002282:	4b50      	ldr	r3, [pc, #320]	; (80023c4 <HAL_ADC_ConfigChannel+0x360>)
 8002284:	0018      	movs	r0, r3
 8002286:	f7ff fb35 	bl	80018f4 <LL_ADC_GetCommonPathInternalCh>
 800228a:	0003      	movs	r3, r0
 800228c:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 800228e:	683b      	ldr	r3, [r7, #0]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	4a4d      	ldr	r2, [pc, #308]	; (80023c8 <HAL_ADC_ConfigChannel+0x364>)
 8002294:	4293      	cmp	r3, r2
 8002296:	d122      	bne.n	80022de <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8002298:	693a      	ldr	r2, [r7, #16]
 800229a:	2380      	movs	r3, #128	; 0x80
 800229c:	041b      	lsls	r3, r3, #16
 800229e:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80022a0:	d11d      	bne.n	80022de <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022a2:	693b      	ldr	r3, [r7, #16]
 80022a4:	2280      	movs	r2, #128	; 0x80
 80022a6:	0412      	lsls	r2, r2, #16
 80022a8:	4313      	orrs	r3, r2
 80022aa:	4a46      	ldr	r2, [pc, #280]	; (80023c4 <HAL_ADC_ConfigChannel+0x360>)
 80022ac:	0019      	movs	r1, r3
 80022ae:	0010      	movs	r0, r2
 80022b0:	f7ff fb0c 	bl	80018cc <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80022b4:	4b45      	ldr	r3, [pc, #276]	; (80023cc <HAL_ADC_ConfigChannel+0x368>)
 80022b6:	681b      	ldr	r3, [r3, #0]
 80022b8:	4945      	ldr	r1, [pc, #276]	; (80023d0 <HAL_ADC_ConfigChannel+0x36c>)
 80022ba:	0018      	movs	r0, r3
 80022bc:	f7fd ff20 	bl	8000100 <__udivsi3>
 80022c0:	0003      	movs	r3, r0
 80022c2:	1c5a      	adds	r2, r3, #1
 80022c4:	0013      	movs	r3, r2
 80022c6:	005b      	lsls	r3, r3, #1
 80022c8:	189b      	adds	r3, r3, r2
 80022ca:	009b      	lsls	r3, r3, #2
 80022cc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80022ce:	e002      	b.n	80022d6 <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	3b01      	subs	r3, #1
 80022d4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d1f9      	bne.n	80022d0 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80022dc:	e08e      	b.n	80023fc <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a3c      	ldr	r2, [pc, #240]	; (80023d4 <HAL_ADC_ConfigChannel+0x370>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d10e      	bne.n	8002306 <HAL_ADC_ConfigChannel+0x2a2>
 80022e8:	693a      	ldr	r2, [r7, #16]
 80022ea:	2380      	movs	r3, #128	; 0x80
 80022ec:	045b      	lsls	r3, r3, #17
 80022ee:	4013      	ands	r3, r2
 80022f0:	d109      	bne.n	8002306 <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80022f2:	693b      	ldr	r3, [r7, #16]
 80022f4:	2280      	movs	r2, #128	; 0x80
 80022f6:	0452      	lsls	r2, r2, #17
 80022f8:	4313      	orrs	r3, r2
 80022fa:	4a32      	ldr	r2, [pc, #200]	; (80023c4 <HAL_ADC_ConfigChannel+0x360>)
 80022fc:	0019      	movs	r1, r3
 80022fe:	0010      	movs	r0, r2
 8002300:	f7ff fae4 	bl	80018cc <LL_ADC_SetCommonPathInternalCh>
 8002304:	e07a      	b.n	80023fc <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8002306:	683b      	ldr	r3, [r7, #0]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	4a33      	ldr	r2, [pc, #204]	; (80023d8 <HAL_ADC_ConfigChannel+0x374>)
 800230c:	4293      	cmp	r3, r2
 800230e:	d000      	beq.n	8002312 <HAL_ADC_ConfigChannel+0x2ae>
 8002310:	e074      	b.n	80023fc <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8002312:	693a      	ldr	r2, [r7, #16]
 8002314:	2380      	movs	r3, #128	; 0x80
 8002316:	03db      	lsls	r3, r3, #15
 8002318:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 800231a:	d000      	beq.n	800231e <HAL_ADC_ConfigChannel+0x2ba>
 800231c:	e06e      	b.n	80023fc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800231e:	693b      	ldr	r3, [r7, #16]
 8002320:	2280      	movs	r2, #128	; 0x80
 8002322:	03d2      	lsls	r2, r2, #15
 8002324:	4313      	orrs	r3, r2
 8002326:	4a27      	ldr	r2, [pc, #156]	; (80023c4 <HAL_ADC_ConfigChannel+0x360>)
 8002328:	0019      	movs	r1, r3
 800232a:	0010      	movs	r0, r2
 800232c:	f7ff face 	bl	80018cc <LL_ADC_SetCommonPathInternalCh>
 8002330:	e064      	b.n	80023fc <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002332:	687b      	ldr	r3, [r7, #4]
 8002334:	691a      	ldr	r2, [r3, #16]
 8002336:	2380      	movs	r3, #128	; 0x80
 8002338:	061b      	lsls	r3, r3, #24
 800233a:	429a      	cmp	r2, r3
 800233c:	d004      	beq.n	8002348 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8002342:	4a1f      	ldr	r2, [pc, #124]	; (80023c0 <HAL_ADC_ConfigChannel+0x35c>)
 8002344:	4293      	cmp	r3, r2
 8002346:	d107      	bne.n	8002358 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8002348:	687b      	ldr	r3, [r7, #4]
 800234a:	681a      	ldr	r2, [r3, #0]
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	0019      	movs	r1, r3
 8002352:	0010      	movs	r0, r2
 8002354:	f7ff fb51 	bl	80019fa <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2b00      	cmp	r3, #0
 800235e:	da4d      	bge.n	80023fc <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8002360:	4b18      	ldr	r3, [pc, #96]	; (80023c4 <HAL_ADC_ConfigChannel+0x360>)
 8002362:	0018      	movs	r0, r3
 8002364:	f7ff fac6 	bl	80018f4 <LL_ADC_GetCommonPathInternalCh>
 8002368:	0003      	movs	r3, r0
 800236a:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800236c:	683b      	ldr	r3, [r7, #0]
 800236e:	681b      	ldr	r3, [r3, #0]
 8002370:	4a15      	ldr	r2, [pc, #84]	; (80023c8 <HAL_ADC_ConfigChannel+0x364>)
 8002372:	4293      	cmp	r3, r2
 8002374:	d108      	bne.n	8002388 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002376:	693b      	ldr	r3, [r7, #16]
 8002378:	4a18      	ldr	r2, [pc, #96]	; (80023dc <HAL_ADC_ConfigChannel+0x378>)
 800237a:	4013      	ands	r3, r2
 800237c:	4a11      	ldr	r2, [pc, #68]	; (80023c4 <HAL_ADC_ConfigChannel+0x360>)
 800237e:	0019      	movs	r1, r3
 8002380:	0010      	movs	r0, r2
 8002382:	f7ff faa3 	bl	80018cc <LL_ADC_SetCommonPathInternalCh>
 8002386:	e039      	b.n	80023fc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8002388:	683b      	ldr	r3, [r7, #0]
 800238a:	681b      	ldr	r3, [r3, #0]
 800238c:	4a11      	ldr	r2, [pc, #68]	; (80023d4 <HAL_ADC_ConfigChannel+0x370>)
 800238e:	4293      	cmp	r3, r2
 8002390:	d108      	bne.n	80023a4 <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8002392:	693b      	ldr	r3, [r7, #16]
 8002394:	4a12      	ldr	r2, [pc, #72]	; (80023e0 <HAL_ADC_ConfigChannel+0x37c>)
 8002396:	4013      	ands	r3, r2
 8002398:	4a0a      	ldr	r2, [pc, #40]	; (80023c4 <HAL_ADC_ConfigChannel+0x360>)
 800239a:	0019      	movs	r1, r3
 800239c:	0010      	movs	r0, r2
 800239e:	f7ff fa95 	bl	80018cc <LL_ADC_SetCommonPathInternalCh>
 80023a2:	e02b      	b.n	80023fc <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 80023a4:	683b      	ldr	r3, [r7, #0]
 80023a6:	681b      	ldr	r3, [r3, #0]
 80023a8:	4a0b      	ldr	r2, [pc, #44]	; (80023d8 <HAL_ADC_ConfigChannel+0x374>)
 80023aa:	4293      	cmp	r3, r2
 80023ac:	d126      	bne.n	80023fc <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80023ae:	693b      	ldr	r3, [r7, #16]
 80023b0:	4a0c      	ldr	r2, [pc, #48]	; (80023e4 <HAL_ADC_ConfigChannel+0x380>)
 80023b2:	4013      	ands	r3, r2
 80023b4:	4a03      	ldr	r2, [pc, #12]	; (80023c4 <HAL_ADC_ConfigChannel+0x360>)
 80023b6:	0019      	movs	r1, r3
 80023b8:	0010      	movs	r0, r2
 80023ba:	f7ff fa87 	bl	80018cc <LL_ADC_SetCommonPathInternalCh>
 80023be:	e01d      	b.n	80023fc <HAL_ADC_ConfigChannel+0x398>
 80023c0:	80000004 	.word	0x80000004
 80023c4:	40012708 	.word	0x40012708
 80023c8:	b0001000 	.word	0xb0001000
 80023cc:	20000014 	.word	0x20000014
 80023d0:	00030d40 	.word	0x00030d40
 80023d4:	b8004000 	.word	0xb8004000
 80023d8:	b4002000 	.word	0xb4002000
 80023dc:	ff7fffff 	.word	0xff7fffff
 80023e0:	feffffff 	.word	0xfeffffff
 80023e4:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80023ec:	2220      	movs	r2, #32
 80023ee:	431a      	orrs	r2, r3
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 80023f4:	2317      	movs	r3, #23
 80023f6:	18fb      	adds	r3, r7, r3
 80023f8:	2201      	movs	r2, #1
 80023fa:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	2254      	movs	r2, #84	; 0x54
 8002400:	2100      	movs	r1, #0
 8002402:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8002404:	2317      	movs	r3, #23
 8002406:	18fb      	adds	r3, r7, r3
 8002408:	781b      	ldrb	r3, [r3, #0]
}
 800240a:	0018      	movs	r0, r3
 800240c:	46bd      	mov	sp, r7
 800240e:	b006      	add	sp, #24
 8002410:	bd80      	pop	{r7, pc}
 8002412:	46c0      	nop			; (mov r8, r8)

08002414 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8002414:	b580      	push	{r7, lr}
 8002416:	b084      	sub	sp, #16
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 800241c:	2300      	movs	r3, #0
 800241e:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	681b      	ldr	r3, [r3, #0]
 8002424:	0018      	movs	r0, r3
 8002426:	f7ff fb51 	bl	8001acc <LL_ADC_IsEnabled>
 800242a:	1e03      	subs	r3, r0, #0
 800242c:	d000      	beq.n	8002430 <ADC_Enable+0x1c>
 800242e:	e069      	b.n	8002504 <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	681b      	ldr	r3, [r3, #0]
 8002434:	689b      	ldr	r3, [r3, #8]
 8002436:	4a36      	ldr	r2, [pc, #216]	; (8002510 <ADC_Enable+0xfc>)
 8002438:	4013      	ands	r3, r2
 800243a:	d00d      	beq.n	8002458 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002440:	2210      	movs	r2, #16
 8002442:	431a      	orrs	r2, r3
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800244c:	2201      	movs	r2, #1
 800244e:	431a      	orrs	r2, r3
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8002454:	2301      	movs	r3, #1
 8002456:	e056      	b.n	8002506 <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	0018      	movs	r0, r3
 800245e:	f7ff fb23 	bl	8001aa8 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8002462:	4b2c      	ldr	r3, [pc, #176]	; (8002514 <ADC_Enable+0x100>)
 8002464:	0018      	movs	r0, r3
 8002466:	f7ff fa45 	bl	80018f4 <LL_ADC_GetCommonPathInternalCh>
 800246a:	0002      	movs	r2, r0
 800246c:	2380      	movs	r3, #128	; 0x80
 800246e:	041b      	lsls	r3, r3, #16
 8002470:	4013      	ands	r3, r2
 8002472:	d00f      	beq.n	8002494 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8002474:	4b28      	ldr	r3, [pc, #160]	; (8002518 <ADC_Enable+0x104>)
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	4928      	ldr	r1, [pc, #160]	; (800251c <ADC_Enable+0x108>)
 800247a:	0018      	movs	r0, r3
 800247c:	f7fd fe40 	bl	8000100 <__udivsi3>
 8002480:	0003      	movs	r3, r0
 8002482:	3301      	adds	r3, #1
 8002484:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8002486:	e002      	b.n	800248e <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8002488:	68bb      	ldr	r3, [r7, #8]
 800248a:	3b01      	subs	r3, #1
 800248c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800248e:	68bb      	ldr	r3, [r7, #8]
 8002490:	2b00      	cmp	r3, #0
 8002492:	d1f9      	bne.n	8002488 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8002494:	687b      	ldr	r3, [r7, #4]
 8002496:	7e5b      	ldrb	r3, [r3, #25]
 8002498:	2b01      	cmp	r3, #1
 800249a:	d033      	beq.n	8002504 <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 800249c:	f7ff f9d2 	bl	8001844 <HAL_GetTick>
 80024a0:	0003      	movs	r3, r0
 80024a2:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024a4:	e027      	b.n	80024f6 <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	681b      	ldr	r3, [r3, #0]
 80024aa:	0018      	movs	r0, r3
 80024ac:	f7ff fb0e 	bl	8001acc <LL_ADC_IsEnabled>
 80024b0:	1e03      	subs	r3, r0, #0
 80024b2:	d104      	bne.n	80024be <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	0018      	movs	r0, r3
 80024ba:	f7ff faf5 	bl	8001aa8 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80024be:	f7ff f9c1 	bl	8001844 <HAL_GetTick>
 80024c2:	0002      	movs	r2, r0
 80024c4:	68fb      	ldr	r3, [r7, #12]
 80024c6:	1ad3      	subs	r3, r2, r3
 80024c8:	2b02      	cmp	r3, #2
 80024ca:	d914      	bls.n	80024f6 <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024cc:	687b      	ldr	r3, [r7, #4]
 80024ce:	681b      	ldr	r3, [r3, #0]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	2201      	movs	r2, #1
 80024d4:	4013      	ands	r3, r2
 80024d6:	2b01      	cmp	r3, #1
 80024d8:	d00d      	beq.n	80024f6 <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80024de:	2210      	movs	r2, #16
 80024e0:	431a      	orrs	r2, r3
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	659a      	str	r2, [r3, #88]	; 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80024ea:	2201      	movs	r2, #1
 80024ec:	431a      	orrs	r2, r3
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	65da      	str	r2, [r3, #92]	; 0x5c

            return HAL_ERROR;
 80024f2:	2301      	movs	r3, #1
 80024f4:	e007      	b.n	8002506 <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	681b      	ldr	r3, [r3, #0]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	2201      	movs	r2, #1
 80024fe:	4013      	ands	r3, r2
 8002500:	2b01      	cmp	r3, #1
 8002502:	d1d0      	bne.n	80024a6 <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8002504:	2300      	movs	r3, #0
}
 8002506:	0018      	movs	r0, r3
 8002508:	46bd      	mov	sp, r7
 800250a:	b004      	add	sp, #16
 800250c:	bd80      	pop	{r7, pc}
 800250e:	46c0      	nop			; (mov r8, r8)
 8002510:	80000017 	.word	0x80000017
 8002514:	40012708 	.word	0x40012708
 8002518:	20000014 	.word	0x20000014
 800251c:	00030d40 	.word	0x00030d40

08002520 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002520:	b590      	push	{r4, r7, lr}
 8002522:	b083      	sub	sp, #12
 8002524:	af00      	add	r7, sp, #0
 8002526:	0002      	movs	r2, r0
 8002528:	6039      	str	r1, [r7, #0]
 800252a:	1dfb      	adds	r3, r7, #7
 800252c:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800252e:	1dfb      	adds	r3, r7, #7
 8002530:	781b      	ldrb	r3, [r3, #0]
 8002532:	2b7f      	cmp	r3, #127	; 0x7f
 8002534:	d828      	bhi.n	8002588 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002536:	4a2f      	ldr	r2, [pc, #188]	; (80025f4 <__NVIC_SetPriority+0xd4>)
 8002538:	1dfb      	adds	r3, r7, #7
 800253a:	781b      	ldrb	r3, [r3, #0]
 800253c:	b25b      	sxtb	r3, r3
 800253e:	089b      	lsrs	r3, r3, #2
 8002540:	33c0      	adds	r3, #192	; 0xc0
 8002542:	009b      	lsls	r3, r3, #2
 8002544:	589b      	ldr	r3, [r3, r2]
 8002546:	1dfa      	adds	r2, r7, #7
 8002548:	7812      	ldrb	r2, [r2, #0]
 800254a:	0011      	movs	r1, r2
 800254c:	2203      	movs	r2, #3
 800254e:	400a      	ands	r2, r1
 8002550:	00d2      	lsls	r2, r2, #3
 8002552:	21ff      	movs	r1, #255	; 0xff
 8002554:	4091      	lsls	r1, r2
 8002556:	000a      	movs	r2, r1
 8002558:	43d2      	mvns	r2, r2
 800255a:	401a      	ands	r2, r3
 800255c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 800255e:	683b      	ldr	r3, [r7, #0]
 8002560:	019b      	lsls	r3, r3, #6
 8002562:	22ff      	movs	r2, #255	; 0xff
 8002564:	401a      	ands	r2, r3
 8002566:	1dfb      	adds	r3, r7, #7
 8002568:	781b      	ldrb	r3, [r3, #0]
 800256a:	0018      	movs	r0, r3
 800256c:	2303      	movs	r3, #3
 800256e:	4003      	ands	r3, r0
 8002570:	00db      	lsls	r3, r3, #3
 8002572:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002574:	481f      	ldr	r0, [pc, #124]	; (80025f4 <__NVIC_SetPriority+0xd4>)
 8002576:	1dfb      	adds	r3, r7, #7
 8002578:	781b      	ldrb	r3, [r3, #0]
 800257a:	b25b      	sxtb	r3, r3
 800257c:	089b      	lsrs	r3, r3, #2
 800257e:	430a      	orrs	r2, r1
 8002580:	33c0      	adds	r3, #192	; 0xc0
 8002582:	009b      	lsls	r3, r3, #2
 8002584:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8002586:	e031      	b.n	80025ec <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002588:	4a1b      	ldr	r2, [pc, #108]	; (80025f8 <__NVIC_SetPriority+0xd8>)
 800258a:	1dfb      	adds	r3, r7, #7
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	0019      	movs	r1, r3
 8002590:	230f      	movs	r3, #15
 8002592:	400b      	ands	r3, r1
 8002594:	3b08      	subs	r3, #8
 8002596:	089b      	lsrs	r3, r3, #2
 8002598:	3306      	adds	r3, #6
 800259a:	009b      	lsls	r3, r3, #2
 800259c:	18d3      	adds	r3, r2, r3
 800259e:	3304      	adds	r3, #4
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	1dfa      	adds	r2, r7, #7
 80025a4:	7812      	ldrb	r2, [r2, #0]
 80025a6:	0011      	movs	r1, r2
 80025a8:	2203      	movs	r2, #3
 80025aa:	400a      	ands	r2, r1
 80025ac:	00d2      	lsls	r2, r2, #3
 80025ae:	21ff      	movs	r1, #255	; 0xff
 80025b0:	4091      	lsls	r1, r2
 80025b2:	000a      	movs	r2, r1
 80025b4:	43d2      	mvns	r2, r2
 80025b6:	401a      	ands	r2, r3
 80025b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80025ba:	683b      	ldr	r3, [r7, #0]
 80025bc:	019b      	lsls	r3, r3, #6
 80025be:	22ff      	movs	r2, #255	; 0xff
 80025c0:	401a      	ands	r2, r3
 80025c2:	1dfb      	adds	r3, r7, #7
 80025c4:	781b      	ldrb	r3, [r3, #0]
 80025c6:	0018      	movs	r0, r3
 80025c8:	2303      	movs	r3, #3
 80025ca:	4003      	ands	r3, r0
 80025cc:	00db      	lsls	r3, r3, #3
 80025ce:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80025d0:	4809      	ldr	r0, [pc, #36]	; (80025f8 <__NVIC_SetPriority+0xd8>)
 80025d2:	1dfb      	adds	r3, r7, #7
 80025d4:	781b      	ldrb	r3, [r3, #0]
 80025d6:	001c      	movs	r4, r3
 80025d8:	230f      	movs	r3, #15
 80025da:	4023      	ands	r3, r4
 80025dc:	3b08      	subs	r3, #8
 80025de:	089b      	lsrs	r3, r3, #2
 80025e0:	430a      	orrs	r2, r1
 80025e2:	3306      	adds	r3, #6
 80025e4:	009b      	lsls	r3, r3, #2
 80025e6:	18c3      	adds	r3, r0, r3
 80025e8:	3304      	adds	r3, #4
 80025ea:	601a      	str	r2, [r3, #0]
}
 80025ec:	46c0      	nop			; (mov r8, r8)
 80025ee:	46bd      	mov	sp, r7
 80025f0:	b003      	add	sp, #12
 80025f2:	bd90      	pop	{r4, r7, pc}
 80025f4:	e000e100 	.word	0xe000e100
 80025f8:	e000ed00 	.word	0xe000ed00

080025fc <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b082      	sub	sp, #8
 8002600:	af00      	add	r7, sp, #0
 8002602:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	1e5a      	subs	r2, r3, #1
 8002608:	2380      	movs	r3, #128	; 0x80
 800260a:	045b      	lsls	r3, r3, #17
 800260c:	429a      	cmp	r2, r3
 800260e:	d301      	bcc.n	8002614 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002610:	2301      	movs	r3, #1
 8002612:	e010      	b.n	8002636 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002614:	4b0a      	ldr	r3, [pc, #40]	; (8002640 <SysTick_Config+0x44>)
 8002616:	687a      	ldr	r2, [r7, #4]
 8002618:	3a01      	subs	r2, #1
 800261a:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800261c:	2301      	movs	r3, #1
 800261e:	425b      	negs	r3, r3
 8002620:	2103      	movs	r1, #3
 8002622:	0018      	movs	r0, r3
 8002624:	f7ff ff7c 	bl	8002520 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002628:	4b05      	ldr	r3, [pc, #20]	; (8002640 <SysTick_Config+0x44>)
 800262a:	2200      	movs	r2, #0
 800262c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800262e:	4b04      	ldr	r3, [pc, #16]	; (8002640 <SysTick_Config+0x44>)
 8002630:	2207      	movs	r2, #7
 8002632:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002634:	2300      	movs	r3, #0
}
 8002636:	0018      	movs	r0, r3
 8002638:	46bd      	mov	sp, r7
 800263a:	b002      	add	sp, #8
 800263c:	bd80      	pop	{r7, pc}
 800263e:	46c0      	nop			; (mov r8, r8)
 8002640:	e000e010 	.word	0xe000e010

08002644 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002644:	b580      	push	{r7, lr}
 8002646:	b084      	sub	sp, #16
 8002648:	af00      	add	r7, sp, #0
 800264a:	60b9      	str	r1, [r7, #8]
 800264c:	607a      	str	r2, [r7, #4]
 800264e:	210f      	movs	r1, #15
 8002650:	187b      	adds	r3, r7, r1
 8002652:	1c02      	adds	r2, r0, #0
 8002654:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 8002656:	68ba      	ldr	r2, [r7, #8]
 8002658:	187b      	adds	r3, r7, r1
 800265a:	781b      	ldrb	r3, [r3, #0]
 800265c:	b25b      	sxtb	r3, r3
 800265e:	0011      	movs	r1, r2
 8002660:	0018      	movs	r0, r3
 8002662:	f7ff ff5d 	bl	8002520 <__NVIC_SetPriority>
}
 8002666:	46c0      	nop			; (mov r8, r8)
 8002668:	46bd      	mov	sp, r7
 800266a:	b004      	add	sp, #16
 800266c:	bd80      	pop	{r7, pc}

0800266e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800266e:	b580      	push	{r7, lr}
 8002670:	b082      	sub	sp, #8
 8002672:	af00      	add	r7, sp, #0
 8002674:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	0018      	movs	r0, r3
 800267a:	f7ff ffbf 	bl	80025fc <SysTick_Config>
 800267e:	0003      	movs	r3, r0
}
 8002680:	0018      	movs	r0, r3
 8002682:	46bd      	mov	sp, r7
 8002684:	b002      	add	sp, #8
 8002686:	bd80      	pop	{r7, pc}

08002688 <HAL_SYSTICK_IRQHandler>:
/**
  * @brief  Handle SYSTICK interrupt request.
  * @retval None
  */
void HAL_SYSTICK_IRQHandler(void)
{
 8002688:	b580      	push	{r7, lr}
 800268a:	af00      	add	r7, sp, #0
  HAL_SYSTICK_Callback();
 800268c:	f000 f803 	bl	8002696 <HAL_SYSTICK_Callback>
}
 8002690:	46c0      	nop			; (mov r8, r8)
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}

08002696 <HAL_SYSTICK_Callback>:
/**
  * @brief  SYSTICK callback.
  * @retval None
  */
__weak void HAL_SYSTICK_Callback(void)
{
 8002696:	b580      	push	{r7, lr}
 8002698:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SYSTICK_Callback could be implemented in the user file
   */
}
 800269a:	46c0      	nop			; (mov r8, r8)
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
 80026a8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80026aa:	2300      	movs	r3, #0
 80026ac:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026ae:	e147      	b.n	8002940 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026b0:	683b      	ldr	r3, [r7, #0]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	2101      	movs	r1, #1
 80026b6:	697a      	ldr	r2, [r7, #20]
 80026b8:	4091      	lsls	r1, r2
 80026ba:	000a      	movs	r2, r1
 80026bc:	4013      	ands	r3, r2
 80026be:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026c0:	68fb      	ldr	r3, [r7, #12]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d100      	bne.n	80026c8 <HAL_GPIO_Init+0x28>
 80026c6:	e138      	b.n	800293a <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80026c8:	683b      	ldr	r3, [r7, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	2203      	movs	r2, #3
 80026ce:	4013      	ands	r3, r2
 80026d0:	2b01      	cmp	r3, #1
 80026d2:	d005      	beq.n	80026e0 <HAL_GPIO_Init+0x40>
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	2203      	movs	r2, #3
 80026da:	4013      	ands	r3, r2
 80026dc:	2b02      	cmp	r3, #2
 80026de:	d130      	bne.n	8002742 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	689b      	ldr	r3, [r3, #8]
 80026e4:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80026e6:	697b      	ldr	r3, [r7, #20]
 80026e8:	005b      	lsls	r3, r3, #1
 80026ea:	2203      	movs	r2, #3
 80026ec:	409a      	lsls	r2, r3
 80026ee:	0013      	movs	r3, r2
 80026f0:	43da      	mvns	r2, r3
 80026f2:	693b      	ldr	r3, [r7, #16]
 80026f4:	4013      	ands	r3, r2
 80026f6:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80026f8:	683b      	ldr	r3, [r7, #0]
 80026fa:	68da      	ldr	r2, [r3, #12]
 80026fc:	697b      	ldr	r3, [r7, #20]
 80026fe:	005b      	lsls	r3, r3, #1
 8002700:	409a      	lsls	r2, r3
 8002702:	0013      	movs	r3, r2
 8002704:	693a      	ldr	r2, [r7, #16]
 8002706:	4313      	orrs	r3, r2
 8002708:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800270a:	687b      	ldr	r3, [r7, #4]
 800270c:	693a      	ldr	r2, [r7, #16]
 800270e:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	685b      	ldr	r3, [r3, #4]
 8002714:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002716:	2201      	movs	r2, #1
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	409a      	lsls	r2, r3
 800271c:	0013      	movs	r3, r2
 800271e:	43da      	mvns	r2, r3
 8002720:	693b      	ldr	r3, [r7, #16]
 8002722:	4013      	ands	r3, r2
 8002724:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	685b      	ldr	r3, [r3, #4]
 800272a:	091b      	lsrs	r3, r3, #4
 800272c:	2201      	movs	r2, #1
 800272e:	401a      	ands	r2, r3
 8002730:	697b      	ldr	r3, [r7, #20]
 8002732:	409a      	lsls	r2, r3
 8002734:	0013      	movs	r3, r2
 8002736:	693a      	ldr	r2, [r7, #16]
 8002738:	4313      	orrs	r3, r2
 800273a:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	693a      	ldr	r2, [r7, #16]
 8002740:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002742:	683b      	ldr	r3, [r7, #0]
 8002744:	685b      	ldr	r3, [r3, #4]
 8002746:	2203      	movs	r2, #3
 8002748:	4013      	ands	r3, r2
 800274a:	2b03      	cmp	r3, #3
 800274c:	d017      	beq.n	800277e <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002754:	697b      	ldr	r3, [r7, #20]
 8002756:	005b      	lsls	r3, r3, #1
 8002758:	2203      	movs	r2, #3
 800275a:	409a      	lsls	r2, r3
 800275c:	0013      	movs	r3, r2
 800275e:	43da      	mvns	r2, r3
 8002760:	693b      	ldr	r3, [r7, #16]
 8002762:	4013      	ands	r3, r2
 8002764:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002766:	683b      	ldr	r3, [r7, #0]
 8002768:	689a      	ldr	r2, [r3, #8]
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	005b      	lsls	r3, r3, #1
 800276e:	409a      	lsls	r2, r3
 8002770:	0013      	movs	r3, r2
 8002772:	693a      	ldr	r2, [r7, #16]
 8002774:	4313      	orrs	r3, r2
 8002776:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	693a      	ldr	r2, [r7, #16]
 800277c:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	2203      	movs	r2, #3
 8002784:	4013      	ands	r3, r2
 8002786:	2b02      	cmp	r3, #2
 8002788:	d123      	bne.n	80027d2 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 800278a:	697b      	ldr	r3, [r7, #20]
 800278c:	08da      	lsrs	r2, r3, #3
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	3208      	adds	r2, #8
 8002792:	0092      	lsls	r2, r2, #2
 8002794:	58d3      	ldr	r3, [r2, r3]
 8002796:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	2207      	movs	r2, #7
 800279c:	4013      	ands	r3, r2
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	220f      	movs	r2, #15
 80027a2:	409a      	lsls	r2, r3
 80027a4:	0013      	movs	r3, r2
 80027a6:	43da      	mvns	r2, r3
 80027a8:	693b      	ldr	r3, [r7, #16]
 80027aa:	4013      	ands	r3, r2
 80027ac:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80027ae:	683b      	ldr	r3, [r7, #0]
 80027b0:	691a      	ldr	r2, [r3, #16]
 80027b2:	697b      	ldr	r3, [r7, #20]
 80027b4:	2107      	movs	r1, #7
 80027b6:	400b      	ands	r3, r1
 80027b8:	009b      	lsls	r3, r3, #2
 80027ba:	409a      	lsls	r2, r3
 80027bc:	0013      	movs	r3, r2
 80027be:	693a      	ldr	r2, [r7, #16]
 80027c0:	4313      	orrs	r3, r2
 80027c2:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027c4:	697b      	ldr	r3, [r7, #20]
 80027c6:	08da      	lsrs	r2, r3, #3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	3208      	adds	r2, #8
 80027cc:	0092      	lsls	r2, r2, #2
 80027ce:	6939      	ldr	r1, [r7, #16]
 80027d0:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80027d2:	687b      	ldr	r3, [r7, #4]
 80027d4:	681b      	ldr	r3, [r3, #0]
 80027d6:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80027d8:	697b      	ldr	r3, [r7, #20]
 80027da:	005b      	lsls	r3, r3, #1
 80027dc:	2203      	movs	r2, #3
 80027de:	409a      	lsls	r2, r3
 80027e0:	0013      	movs	r3, r2
 80027e2:	43da      	mvns	r2, r3
 80027e4:	693b      	ldr	r3, [r7, #16]
 80027e6:	4013      	ands	r3, r2
 80027e8:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80027ea:	683b      	ldr	r3, [r7, #0]
 80027ec:	685b      	ldr	r3, [r3, #4]
 80027ee:	2203      	movs	r2, #3
 80027f0:	401a      	ands	r2, r3
 80027f2:	697b      	ldr	r3, [r7, #20]
 80027f4:	005b      	lsls	r3, r3, #1
 80027f6:	409a      	lsls	r2, r3
 80027f8:	0013      	movs	r3, r2
 80027fa:	693a      	ldr	r2, [r7, #16]
 80027fc:	4313      	orrs	r3, r2
 80027fe:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	693a      	ldr	r2, [r7, #16]
 8002804:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002806:	683b      	ldr	r3, [r7, #0]
 8002808:	685a      	ldr	r2, [r3, #4]
 800280a:	23c0      	movs	r3, #192	; 0xc0
 800280c:	029b      	lsls	r3, r3, #10
 800280e:	4013      	ands	r3, r2
 8002810:	d100      	bne.n	8002814 <HAL_GPIO_Init+0x174>
 8002812:	e092      	b.n	800293a <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002814:	4a50      	ldr	r2, [pc, #320]	; (8002958 <HAL_GPIO_Init+0x2b8>)
 8002816:	697b      	ldr	r3, [r7, #20]
 8002818:	089b      	lsrs	r3, r3, #2
 800281a:	3318      	adds	r3, #24
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	589b      	ldr	r3, [r3, r2]
 8002820:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002822:	697b      	ldr	r3, [r7, #20]
 8002824:	2203      	movs	r2, #3
 8002826:	4013      	ands	r3, r2
 8002828:	00db      	lsls	r3, r3, #3
 800282a:	220f      	movs	r2, #15
 800282c:	409a      	lsls	r2, r3
 800282e:	0013      	movs	r3, r2
 8002830:	43da      	mvns	r2, r3
 8002832:	693b      	ldr	r3, [r7, #16]
 8002834:	4013      	ands	r3, r2
 8002836:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002838:	687a      	ldr	r2, [r7, #4]
 800283a:	23a0      	movs	r3, #160	; 0xa0
 800283c:	05db      	lsls	r3, r3, #23
 800283e:	429a      	cmp	r2, r3
 8002840:	d013      	beq.n	800286a <HAL_GPIO_Init+0x1ca>
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	4a45      	ldr	r2, [pc, #276]	; (800295c <HAL_GPIO_Init+0x2bc>)
 8002846:	4293      	cmp	r3, r2
 8002848:	d00d      	beq.n	8002866 <HAL_GPIO_Init+0x1c6>
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	4a44      	ldr	r2, [pc, #272]	; (8002960 <HAL_GPIO_Init+0x2c0>)
 800284e:	4293      	cmp	r3, r2
 8002850:	d007      	beq.n	8002862 <HAL_GPIO_Init+0x1c2>
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	4a43      	ldr	r2, [pc, #268]	; (8002964 <HAL_GPIO_Init+0x2c4>)
 8002856:	4293      	cmp	r3, r2
 8002858:	d101      	bne.n	800285e <HAL_GPIO_Init+0x1be>
 800285a:	2303      	movs	r3, #3
 800285c:	e006      	b.n	800286c <HAL_GPIO_Init+0x1cc>
 800285e:	2305      	movs	r3, #5
 8002860:	e004      	b.n	800286c <HAL_GPIO_Init+0x1cc>
 8002862:	2302      	movs	r3, #2
 8002864:	e002      	b.n	800286c <HAL_GPIO_Init+0x1cc>
 8002866:	2301      	movs	r3, #1
 8002868:	e000      	b.n	800286c <HAL_GPIO_Init+0x1cc>
 800286a:	2300      	movs	r3, #0
 800286c:	697a      	ldr	r2, [r7, #20]
 800286e:	2103      	movs	r1, #3
 8002870:	400a      	ands	r2, r1
 8002872:	00d2      	lsls	r2, r2, #3
 8002874:	4093      	lsls	r3, r2
 8002876:	693a      	ldr	r2, [r7, #16]
 8002878:	4313      	orrs	r3, r2
 800287a:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 800287c:	4936      	ldr	r1, [pc, #216]	; (8002958 <HAL_GPIO_Init+0x2b8>)
 800287e:	697b      	ldr	r3, [r7, #20]
 8002880:	089b      	lsrs	r3, r3, #2
 8002882:	3318      	adds	r3, #24
 8002884:	009b      	lsls	r3, r3, #2
 8002886:	693a      	ldr	r2, [r7, #16]
 8002888:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800288a:	4b33      	ldr	r3, [pc, #204]	; (8002958 <HAL_GPIO_Init+0x2b8>)
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	43da      	mvns	r2, r3
 8002894:	693b      	ldr	r3, [r7, #16]
 8002896:	4013      	ands	r3, r2
 8002898:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800289a:	683b      	ldr	r3, [r7, #0]
 800289c:	685a      	ldr	r2, [r3, #4]
 800289e:	2380      	movs	r3, #128	; 0x80
 80028a0:	035b      	lsls	r3, r3, #13
 80028a2:	4013      	ands	r3, r2
 80028a4:	d003      	beq.n	80028ae <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	4313      	orrs	r3, r2
 80028ac:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80028ae:	4b2a      	ldr	r3, [pc, #168]	; (8002958 <HAL_GPIO_Init+0x2b8>)
 80028b0:	693a      	ldr	r2, [r7, #16]
 80028b2:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 80028b4:	4b28      	ldr	r3, [pc, #160]	; (8002958 <HAL_GPIO_Init+0x2b8>)
 80028b6:	685b      	ldr	r3, [r3, #4]
 80028b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	43da      	mvns	r2, r3
 80028be:	693b      	ldr	r3, [r7, #16]
 80028c0:	4013      	ands	r3, r2
 80028c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80028c4:	683b      	ldr	r3, [r7, #0]
 80028c6:	685a      	ldr	r2, [r3, #4]
 80028c8:	2380      	movs	r3, #128	; 0x80
 80028ca:	039b      	lsls	r3, r3, #14
 80028cc:	4013      	ands	r3, r2
 80028ce:	d003      	beq.n	80028d8 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 80028d0:	693a      	ldr	r2, [r7, #16]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80028d8:	4b1f      	ldr	r3, [pc, #124]	; (8002958 <HAL_GPIO_Init+0x2b8>)
 80028da:	693a      	ldr	r2, [r7, #16]
 80028dc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 80028de:	4a1e      	ldr	r2, [pc, #120]	; (8002958 <HAL_GPIO_Init+0x2b8>)
 80028e0:	2384      	movs	r3, #132	; 0x84
 80028e2:	58d3      	ldr	r3, [r2, r3]
 80028e4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	43da      	mvns	r2, r3
 80028ea:	693b      	ldr	r3, [r7, #16]
 80028ec:	4013      	ands	r3, r2
 80028ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80028f0:	683b      	ldr	r3, [r7, #0]
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	2380      	movs	r3, #128	; 0x80
 80028f6:	029b      	lsls	r3, r3, #10
 80028f8:	4013      	ands	r3, r2
 80028fa:	d003      	beq.n	8002904 <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 80028fc:	693a      	ldr	r2, [r7, #16]
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	4313      	orrs	r3, r2
 8002902:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002904:	4914      	ldr	r1, [pc, #80]	; (8002958 <HAL_GPIO_Init+0x2b8>)
 8002906:	2284      	movs	r2, #132	; 0x84
 8002908:	693b      	ldr	r3, [r7, #16]
 800290a:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 800290c:	4a12      	ldr	r2, [pc, #72]	; (8002958 <HAL_GPIO_Init+0x2b8>)
 800290e:	2380      	movs	r3, #128	; 0x80
 8002910:	58d3      	ldr	r3, [r2, r3]
 8002912:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	43da      	mvns	r2, r3
 8002918:	693b      	ldr	r3, [r7, #16]
 800291a:	4013      	ands	r3, r2
 800291c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	685a      	ldr	r2, [r3, #4]
 8002922:	2380      	movs	r3, #128	; 0x80
 8002924:	025b      	lsls	r3, r3, #9
 8002926:	4013      	ands	r3, r2
 8002928:	d003      	beq.n	8002932 <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	4313      	orrs	r3, r2
 8002930:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002932:	4909      	ldr	r1, [pc, #36]	; (8002958 <HAL_GPIO_Init+0x2b8>)
 8002934:	2280      	movs	r2, #128	; 0x80
 8002936:	693b      	ldr	r3, [r7, #16]
 8002938:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 800293a:	697b      	ldr	r3, [r7, #20]
 800293c:	3301      	adds	r3, #1
 800293e:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002940:	683b      	ldr	r3, [r7, #0]
 8002942:	681a      	ldr	r2, [r3, #0]
 8002944:	697b      	ldr	r3, [r7, #20]
 8002946:	40da      	lsrs	r2, r3
 8002948:	1e13      	subs	r3, r2, #0
 800294a:	d000      	beq.n	800294e <HAL_GPIO_Init+0x2ae>
 800294c:	e6b0      	b.n	80026b0 <HAL_GPIO_Init+0x10>
  }
}
 800294e:	46c0      	nop			; (mov r8, r8)
 8002950:	46c0      	nop			; (mov r8, r8)
 8002952:	46bd      	mov	sp, r7
 8002954:	b006      	add	sp, #24
 8002956:	bd80      	pop	{r7, pc}
 8002958:	40021800 	.word	0x40021800
 800295c:	50000400 	.word	0x50000400
 8002960:	50000800 	.word	0x50000800
 8002964:	50000c00 	.word	0x50000c00

08002968 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002968:	b580      	push	{r7, lr}
 800296a:	b082      	sub	sp, #8
 800296c:	af00      	add	r7, sp, #0
 800296e:	6078      	str	r0, [r7, #4]
 8002970:	0008      	movs	r0, r1
 8002972:	0011      	movs	r1, r2
 8002974:	1cbb      	adds	r3, r7, #2
 8002976:	1c02      	adds	r2, r0, #0
 8002978:	801a      	strh	r2, [r3, #0]
 800297a:	1c7b      	adds	r3, r7, #1
 800297c:	1c0a      	adds	r2, r1, #0
 800297e:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002980:	1c7b      	adds	r3, r7, #1
 8002982:	781b      	ldrb	r3, [r3, #0]
 8002984:	2b00      	cmp	r3, #0
 8002986:	d004      	beq.n	8002992 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002988:	1cbb      	adds	r3, r7, #2
 800298a:	881a      	ldrh	r2, [r3, #0]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002990:	e003      	b.n	800299a <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002992:	1cbb      	adds	r3, r7, #2
 8002994:	881a      	ldrh	r2, [r3, #0]
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	629a      	str	r2, [r3, #40]	; 0x28
}
 800299a:	46c0      	nop			; (mov r8, r8)
 800299c:	46bd      	mov	sp, r7
 800299e:	b002      	add	sp, #8
 80029a0:	bd80      	pop	{r7, pc}
	...

080029a4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b084      	sub	sp, #16
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 80029ac:	4b19      	ldr	r3, [pc, #100]	; (8002a14 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4a19      	ldr	r2, [pc, #100]	; (8002a18 <HAL_PWREx_ControlVoltageScaling+0x74>)
 80029b2:	4013      	ands	r3, r2
 80029b4:	0019      	movs	r1, r3
 80029b6:	4b17      	ldr	r3, [pc, #92]	; (8002a14 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80029b8:	687a      	ldr	r2, [r7, #4]
 80029ba:	430a      	orrs	r2, r1
 80029bc:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80029be:	687a      	ldr	r2, [r7, #4]
 80029c0:	2380      	movs	r3, #128	; 0x80
 80029c2:	009b      	lsls	r3, r3, #2
 80029c4:	429a      	cmp	r2, r3
 80029c6:	d11f      	bne.n	8002a08 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 80029c8:	4b14      	ldr	r3, [pc, #80]	; (8002a1c <HAL_PWREx_ControlVoltageScaling+0x78>)
 80029ca:	681a      	ldr	r2, [r3, #0]
 80029cc:	0013      	movs	r3, r2
 80029ce:	005b      	lsls	r3, r3, #1
 80029d0:	189b      	adds	r3, r3, r2
 80029d2:	005b      	lsls	r3, r3, #1
 80029d4:	4912      	ldr	r1, [pc, #72]	; (8002a20 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 80029d6:	0018      	movs	r0, r3
 80029d8:	f7fd fb92 	bl	8000100 <__udivsi3>
 80029dc:	0003      	movs	r3, r0
 80029de:	3301      	adds	r3, #1
 80029e0:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80029e2:	e008      	b.n	80029f6 <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 80029e4:	68fb      	ldr	r3, [r7, #12]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d003      	beq.n	80029f2 <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	3b01      	subs	r3, #1
 80029ee:	60fb      	str	r3, [r7, #12]
 80029f0:	e001      	b.n	80029f6 <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 80029f2:	2303      	movs	r3, #3
 80029f4:	e009      	b.n	8002a0a <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80029f6:	4b07      	ldr	r3, [pc, #28]	; (8002a14 <HAL_PWREx_ControlVoltageScaling+0x70>)
 80029f8:	695a      	ldr	r2, [r3, #20]
 80029fa:	2380      	movs	r3, #128	; 0x80
 80029fc:	00db      	lsls	r3, r3, #3
 80029fe:	401a      	ands	r2, r3
 8002a00:	2380      	movs	r3, #128	; 0x80
 8002a02:	00db      	lsls	r3, r3, #3
 8002a04:	429a      	cmp	r2, r3
 8002a06:	d0ed      	beq.n	80029e4 <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002a08:	2300      	movs	r3, #0
}
 8002a0a:	0018      	movs	r0, r3
 8002a0c:	46bd      	mov	sp, r7
 8002a0e:	b004      	add	sp, #16
 8002a10:	bd80      	pop	{r7, pc}
 8002a12:	46c0      	nop			; (mov r8, r8)
 8002a14:	40007000 	.word	0x40007000
 8002a18:	fffff9ff 	.word	0xfffff9ff
 8002a1c:	20000014 	.word	0x20000014
 8002a20:	000f4240 	.word	0x000f4240

08002a24 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002a24:	b580      	push	{r7, lr}
 8002a26:	b088      	sub	sp, #32
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	2b00      	cmp	r3, #0
 8002a30:	d101      	bne.n	8002a36 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002a32:	2301      	movs	r3, #1
 8002a34:	e2f3      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	2201      	movs	r2, #1
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	d100      	bne.n	8002a42 <HAL_RCC_OscConfig+0x1e>
 8002a40:	e07c      	b.n	8002b3c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002a42:	4bc3      	ldr	r3, [pc, #780]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002a44:	689b      	ldr	r3, [r3, #8]
 8002a46:	2238      	movs	r2, #56	; 0x38
 8002a48:	4013      	ands	r3, r2
 8002a4a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002a4c:	4bc0      	ldr	r3, [pc, #768]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002a4e:	68db      	ldr	r3, [r3, #12]
 8002a50:	2203      	movs	r2, #3
 8002a52:	4013      	ands	r3, r2
 8002a54:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002a56:	69bb      	ldr	r3, [r7, #24]
 8002a58:	2b10      	cmp	r3, #16
 8002a5a:	d102      	bne.n	8002a62 <HAL_RCC_OscConfig+0x3e>
 8002a5c:	697b      	ldr	r3, [r7, #20]
 8002a5e:	2b03      	cmp	r3, #3
 8002a60:	d002      	beq.n	8002a68 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002a62:	69bb      	ldr	r3, [r7, #24]
 8002a64:	2b08      	cmp	r3, #8
 8002a66:	d10b      	bne.n	8002a80 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002a68:	4bb9      	ldr	r3, [pc, #740]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002a6a:	681a      	ldr	r2, [r3, #0]
 8002a6c:	2380      	movs	r3, #128	; 0x80
 8002a6e:	029b      	lsls	r3, r3, #10
 8002a70:	4013      	ands	r3, r2
 8002a72:	d062      	beq.n	8002b3a <HAL_RCC_OscConfig+0x116>
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	685b      	ldr	r3, [r3, #4]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d15e      	bne.n	8002b3a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002a7c:	2301      	movs	r3, #1
 8002a7e:	e2ce      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002a80:	687b      	ldr	r3, [r7, #4]
 8002a82:	685a      	ldr	r2, [r3, #4]
 8002a84:	2380      	movs	r3, #128	; 0x80
 8002a86:	025b      	lsls	r3, r3, #9
 8002a88:	429a      	cmp	r2, r3
 8002a8a:	d107      	bne.n	8002a9c <HAL_RCC_OscConfig+0x78>
 8002a8c:	4bb0      	ldr	r3, [pc, #704]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002a8e:	681a      	ldr	r2, [r3, #0]
 8002a90:	4baf      	ldr	r3, [pc, #700]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002a92:	2180      	movs	r1, #128	; 0x80
 8002a94:	0249      	lsls	r1, r1, #9
 8002a96:	430a      	orrs	r2, r1
 8002a98:	601a      	str	r2, [r3, #0]
 8002a9a:	e020      	b.n	8002ade <HAL_RCC_OscConfig+0xba>
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	23a0      	movs	r3, #160	; 0xa0
 8002aa2:	02db      	lsls	r3, r3, #11
 8002aa4:	429a      	cmp	r2, r3
 8002aa6:	d10e      	bne.n	8002ac6 <HAL_RCC_OscConfig+0xa2>
 8002aa8:	4ba9      	ldr	r3, [pc, #676]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002aaa:	681a      	ldr	r2, [r3, #0]
 8002aac:	4ba8      	ldr	r3, [pc, #672]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002aae:	2180      	movs	r1, #128	; 0x80
 8002ab0:	02c9      	lsls	r1, r1, #11
 8002ab2:	430a      	orrs	r2, r1
 8002ab4:	601a      	str	r2, [r3, #0]
 8002ab6:	4ba6      	ldr	r3, [pc, #664]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002ab8:	681a      	ldr	r2, [r3, #0]
 8002aba:	4ba5      	ldr	r3, [pc, #660]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002abc:	2180      	movs	r1, #128	; 0x80
 8002abe:	0249      	lsls	r1, r1, #9
 8002ac0:	430a      	orrs	r2, r1
 8002ac2:	601a      	str	r2, [r3, #0]
 8002ac4:	e00b      	b.n	8002ade <HAL_RCC_OscConfig+0xba>
 8002ac6:	4ba2      	ldr	r3, [pc, #648]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002ac8:	681a      	ldr	r2, [r3, #0]
 8002aca:	4ba1      	ldr	r3, [pc, #644]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002acc:	49a1      	ldr	r1, [pc, #644]	; (8002d54 <HAL_RCC_OscConfig+0x330>)
 8002ace:	400a      	ands	r2, r1
 8002ad0:	601a      	str	r2, [r3, #0]
 8002ad2:	4b9f      	ldr	r3, [pc, #636]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002ad4:	681a      	ldr	r2, [r3, #0]
 8002ad6:	4b9e      	ldr	r3, [pc, #632]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002ad8:	499f      	ldr	r1, [pc, #636]	; (8002d58 <HAL_RCC_OscConfig+0x334>)
 8002ada:	400a      	ands	r2, r1
 8002adc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	685b      	ldr	r3, [r3, #4]
 8002ae2:	2b00      	cmp	r3, #0
 8002ae4:	d014      	beq.n	8002b10 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae6:	f7fe fead 	bl	8001844 <HAL_GetTick>
 8002aea:	0003      	movs	r3, r0
 8002aec:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002aee:	e008      	b.n	8002b02 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002af0:	f7fe fea8 	bl	8001844 <HAL_GetTick>
 8002af4:	0002      	movs	r2, r0
 8002af6:	693b      	ldr	r3, [r7, #16]
 8002af8:	1ad3      	subs	r3, r2, r3
 8002afa:	2b64      	cmp	r3, #100	; 0x64
 8002afc:	d901      	bls.n	8002b02 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002afe:	2303      	movs	r3, #3
 8002b00:	e28d      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002b02:	4b93      	ldr	r3, [pc, #588]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002b04:	681a      	ldr	r2, [r3, #0]
 8002b06:	2380      	movs	r3, #128	; 0x80
 8002b08:	029b      	lsls	r3, r3, #10
 8002b0a:	4013      	ands	r3, r2
 8002b0c:	d0f0      	beq.n	8002af0 <HAL_RCC_OscConfig+0xcc>
 8002b0e:	e015      	b.n	8002b3c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b10:	f7fe fe98 	bl	8001844 <HAL_GetTick>
 8002b14:	0003      	movs	r3, r0
 8002b16:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b18:	e008      	b.n	8002b2c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002b1a:	f7fe fe93 	bl	8001844 <HAL_GetTick>
 8002b1e:	0002      	movs	r2, r0
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	1ad3      	subs	r3, r2, r3
 8002b24:	2b64      	cmp	r3, #100	; 0x64
 8002b26:	d901      	bls.n	8002b2c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002b28:	2303      	movs	r3, #3
 8002b2a:	e278      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002b2c:	4b88      	ldr	r3, [pc, #544]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	2380      	movs	r3, #128	; 0x80
 8002b32:	029b      	lsls	r3, r3, #10
 8002b34:	4013      	ands	r3, r2
 8002b36:	d1f0      	bne.n	8002b1a <HAL_RCC_OscConfig+0xf6>
 8002b38:	e000      	b.n	8002b3c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002b3a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	2202      	movs	r2, #2
 8002b42:	4013      	ands	r3, r2
 8002b44:	d100      	bne.n	8002b48 <HAL_RCC_OscConfig+0x124>
 8002b46:	e099      	b.n	8002c7c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002b48:	4b81      	ldr	r3, [pc, #516]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002b4a:	689b      	ldr	r3, [r3, #8]
 8002b4c:	2238      	movs	r2, #56	; 0x38
 8002b4e:	4013      	ands	r3, r2
 8002b50:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002b52:	4b7f      	ldr	r3, [pc, #508]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002b54:	68db      	ldr	r3, [r3, #12]
 8002b56:	2203      	movs	r2, #3
 8002b58:	4013      	ands	r3, r2
 8002b5a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002b5c:	69bb      	ldr	r3, [r7, #24]
 8002b5e:	2b10      	cmp	r3, #16
 8002b60:	d102      	bne.n	8002b68 <HAL_RCC_OscConfig+0x144>
 8002b62:	697b      	ldr	r3, [r7, #20]
 8002b64:	2b02      	cmp	r3, #2
 8002b66:	d002      	beq.n	8002b6e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002b68:	69bb      	ldr	r3, [r7, #24]
 8002b6a:	2b00      	cmp	r3, #0
 8002b6c:	d135      	bne.n	8002bda <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002b6e:	4b78      	ldr	r3, [pc, #480]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002b70:	681a      	ldr	r2, [r3, #0]
 8002b72:	2380      	movs	r3, #128	; 0x80
 8002b74:	00db      	lsls	r3, r3, #3
 8002b76:	4013      	ands	r3, r2
 8002b78:	d005      	beq.n	8002b86 <HAL_RCC_OscConfig+0x162>
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	68db      	ldr	r3, [r3, #12]
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d101      	bne.n	8002b86 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002b82:	2301      	movs	r3, #1
 8002b84:	e24b      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002b86:	4b72      	ldr	r3, [pc, #456]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002b88:	685b      	ldr	r3, [r3, #4]
 8002b8a:	4a74      	ldr	r2, [pc, #464]	; (8002d5c <HAL_RCC_OscConfig+0x338>)
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	0019      	movs	r1, r3
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	695b      	ldr	r3, [r3, #20]
 8002b94:	021a      	lsls	r2, r3, #8
 8002b96:	4b6e      	ldr	r3, [pc, #440]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002b98:	430a      	orrs	r2, r1
 8002b9a:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002b9c:	69bb      	ldr	r3, [r7, #24]
 8002b9e:	2b00      	cmp	r3, #0
 8002ba0:	d112      	bne.n	8002bc8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002ba2:	4b6b      	ldr	r3, [pc, #428]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	4a6e      	ldr	r2, [pc, #440]	; (8002d60 <HAL_RCC_OscConfig+0x33c>)
 8002ba8:	4013      	ands	r3, r2
 8002baa:	0019      	movs	r1, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	691a      	ldr	r2, [r3, #16]
 8002bb0:	4b67      	ldr	r3, [pc, #412]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002bb2:	430a      	orrs	r2, r1
 8002bb4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002bb6:	4b66      	ldr	r3, [pc, #408]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002bb8:	681b      	ldr	r3, [r3, #0]
 8002bba:	0adb      	lsrs	r3, r3, #11
 8002bbc:	2207      	movs	r2, #7
 8002bbe:	4013      	ands	r3, r2
 8002bc0:	4a68      	ldr	r2, [pc, #416]	; (8002d64 <HAL_RCC_OscConfig+0x340>)
 8002bc2:	40da      	lsrs	r2, r3
 8002bc4:	4b68      	ldr	r3, [pc, #416]	; (8002d68 <HAL_RCC_OscConfig+0x344>)
 8002bc6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002bc8:	4b68      	ldr	r3, [pc, #416]	; (8002d6c <HAL_RCC_OscConfig+0x348>)
 8002bca:	681b      	ldr	r3, [r3, #0]
 8002bcc:	0018      	movs	r0, r3
 8002bce:	f7fe fddd 	bl	800178c <HAL_InitTick>
 8002bd2:	1e03      	subs	r3, r0, #0
 8002bd4:	d051      	beq.n	8002c7a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002bd6:	2301      	movs	r3, #1
 8002bd8:	e221      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	68db      	ldr	r3, [r3, #12]
 8002bde:	2b00      	cmp	r3, #0
 8002be0:	d030      	beq.n	8002c44 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002be2:	4b5b      	ldr	r3, [pc, #364]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	4a5e      	ldr	r2, [pc, #376]	; (8002d60 <HAL_RCC_OscConfig+0x33c>)
 8002be8:	4013      	ands	r3, r2
 8002bea:	0019      	movs	r1, r3
 8002bec:	687b      	ldr	r3, [r7, #4]
 8002bee:	691a      	ldr	r2, [r3, #16]
 8002bf0:	4b57      	ldr	r3, [pc, #348]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002bf2:	430a      	orrs	r2, r1
 8002bf4:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002bf6:	4b56      	ldr	r3, [pc, #344]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002bf8:	681a      	ldr	r2, [r3, #0]
 8002bfa:	4b55      	ldr	r3, [pc, #340]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002bfc:	2180      	movs	r1, #128	; 0x80
 8002bfe:	0049      	lsls	r1, r1, #1
 8002c00:	430a      	orrs	r2, r1
 8002c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c04:	f7fe fe1e 	bl	8001844 <HAL_GetTick>
 8002c08:	0003      	movs	r3, r0
 8002c0a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c0c:	e008      	b.n	8002c20 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c0e:	f7fe fe19 	bl	8001844 <HAL_GetTick>
 8002c12:	0002      	movs	r2, r0
 8002c14:	693b      	ldr	r3, [r7, #16]
 8002c16:	1ad3      	subs	r3, r2, r3
 8002c18:	2b02      	cmp	r3, #2
 8002c1a:	d901      	bls.n	8002c20 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002c1c:	2303      	movs	r3, #3
 8002c1e:	e1fe      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002c20:	4b4b      	ldr	r3, [pc, #300]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002c22:	681a      	ldr	r2, [r3, #0]
 8002c24:	2380      	movs	r3, #128	; 0x80
 8002c26:	00db      	lsls	r3, r3, #3
 8002c28:	4013      	ands	r3, r2
 8002c2a:	d0f0      	beq.n	8002c0e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002c2c:	4b48      	ldr	r3, [pc, #288]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002c2e:	685b      	ldr	r3, [r3, #4]
 8002c30:	4a4a      	ldr	r2, [pc, #296]	; (8002d5c <HAL_RCC_OscConfig+0x338>)
 8002c32:	4013      	ands	r3, r2
 8002c34:	0019      	movs	r1, r3
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	695b      	ldr	r3, [r3, #20]
 8002c3a:	021a      	lsls	r2, r3, #8
 8002c3c:	4b44      	ldr	r3, [pc, #272]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002c3e:	430a      	orrs	r2, r1
 8002c40:	605a      	str	r2, [r3, #4]
 8002c42:	e01b      	b.n	8002c7c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002c44:	4b42      	ldr	r3, [pc, #264]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002c46:	681a      	ldr	r2, [r3, #0]
 8002c48:	4b41      	ldr	r3, [pc, #260]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002c4a:	4949      	ldr	r1, [pc, #292]	; (8002d70 <HAL_RCC_OscConfig+0x34c>)
 8002c4c:	400a      	ands	r2, r1
 8002c4e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002c50:	f7fe fdf8 	bl	8001844 <HAL_GetTick>
 8002c54:	0003      	movs	r3, r0
 8002c56:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c58:	e008      	b.n	8002c6c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002c5a:	f7fe fdf3 	bl	8001844 <HAL_GetTick>
 8002c5e:	0002      	movs	r2, r0
 8002c60:	693b      	ldr	r3, [r7, #16]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	2b02      	cmp	r3, #2
 8002c66:	d901      	bls.n	8002c6c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002c68:	2303      	movs	r3, #3
 8002c6a:	e1d8      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002c6c:	4b38      	ldr	r3, [pc, #224]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002c6e:	681a      	ldr	r2, [r3, #0]
 8002c70:	2380      	movs	r3, #128	; 0x80
 8002c72:	00db      	lsls	r3, r3, #3
 8002c74:	4013      	ands	r3, r2
 8002c76:	d1f0      	bne.n	8002c5a <HAL_RCC_OscConfig+0x236>
 8002c78:	e000      	b.n	8002c7c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002c7a:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	681b      	ldr	r3, [r3, #0]
 8002c80:	2208      	movs	r2, #8
 8002c82:	4013      	ands	r3, r2
 8002c84:	d047      	beq.n	8002d16 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002c86:	4b32      	ldr	r3, [pc, #200]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002c88:	689b      	ldr	r3, [r3, #8]
 8002c8a:	2238      	movs	r2, #56	; 0x38
 8002c8c:	4013      	ands	r3, r2
 8002c8e:	2b18      	cmp	r3, #24
 8002c90:	d10a      	bne.n	8002ca8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002c92:	4b2f      	ldr	r3, [pc, #188]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002c94:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002c96:	2202      	movs	r2, #2
 8002c98:	4013      	ands	r3, r2
 8002c9a:	d03c      	beq.n	8002d16 <HAL_RCC_OscConfig+0x2f2>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	699b      	ldr	r3, [r3, #24]
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d138      	bne.n	8002d16 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002ca4:	2301      	movs	r3, #1
 8002ca6:	e1ba      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	699b      	ldr	r3, [r3, #24]
 8002cac:	2b00      	cmp	r3, #0
 8002cae:	d019      	beq.n	8002ce4 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002cb0:	4b27      	ldr	r3, [pc, #156]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002cb2:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002cb4:	4b26      	ldr	r3, [pc, #152]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002cb6:	2101      	movs	r1, #1
 8002cb8:	430a      	orrs	r2, r1
 8002cba:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cbc:	f7fe fdc2 	bl	8001844 <HAL_GetTick>
 8002cc0:	0003      	movs	r3, r0
 8002cc2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cc4:	e008      	b.n	8002cd8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cc6:	f7fe fdbd 	bl	8001844 <HAL_GetTick>
 8002cca:	0002      	movs	r2, r0
 8002ccc:	693b      	ldr	r3, [r7, #16]
 8002cce:	1ad3      	subs	r3, r2, r3
 8002cd0:	2b02      	cmp	r3, #2
 8002cd2:	d901      	bls.n	8002cd8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e1a2      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002cd8:	4b1d      	ldr	r3, [pc, #116]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002cda:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002cdc:	2202      	movs	r2, #2
 8002cde:	4013      	ands	r3, r2
 8002ce0:	d0f1      	beq.n	8002cc6 <HAL_RCC_OscConfig+0x2a2>
 8002ce2:	e018      	b.n	8002d16 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002ce4:	4b1a      	ldr	r3, [pc, #104]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002ce6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002ce8:	4b19      	ldr	r3, [pc, #100]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002cea:	2101      	movs	r1, #1
 8002cec:	438a      	bics	r2, r1
 8002cee:	661a      	str	r2, [r3, #96]	; 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002cf0:	f7fe fda8 	bl	8001844 <HAL_GetTick>
 8002cf4:	0003      	movs	r3, r0
 8002cf6:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002cf8:	e008      	b.n	8002d0c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002cfa:	f7fe fda3 	bl	8001844 <HAL_GetTick>
 8002cfe:	0002      	movs	r2, r0
 8002d00:	693b      	ldr	r3, [r7, #16]
 8002d02:	1ad3      	subs	r3, r2, r3
 8002d04:	2b02      	cmp	r3, #2
 8002d06:	d901      	bls.n	8002d0c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002d08:	2303      	movs	r3, #3
 8002d0a:	e188      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002d0c:	4b10      	ldr	r3, [pc, #64]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002d0e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002d10:	2202      	movs	r2, #2
 8002d12:	4013      	ands	r3, r2
 8002d14:	d1f1      	bne.n	8002cfa <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002d16:	687b      	ldr	r3, [r7, #4]
 8002d18:	681b      	ldr	r3, [r3, #0]
 8002d1a:	2204      	movs	r2, #4
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	d100      	bne.n	8002d22 <HAL_RCC_OscConfig+0x2fe>
 8002d20:	e0c6      	b.n	8002eb0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002d22:	231f      	movs	r3, #31
 8002d24:	18fb      	adds	r3, r7, r3
 8002d26:	2200      	movs	r2, #0
 8002d28:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002d2a:	4b09      	ldr	r3, [pc, #36]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002d2c:	689b      	ldr	r3, [r3, #8]
 8002d2e:	2238      	movs	r2, #56	; 0x38
 8002d30:	4013      	ands	r3, r2
 8002d32:	2b20      	cmp	r3, #32
 8002d34:	d11e      	bne.n	8002d74 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002d36:	4b06      	ldr	r3, [pc, #24]	; (8002d50 <HAL_RCC_OscConfig+0x32c>)
 8002d38:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002d3a:	2202      	movs	r2, #2
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	d100      	bne.n	8002d42 <HAL_RCC_OscConfig+0x31e>
 8002d40:	e0b6      	b.n	8002eb0 <HAL_RCC_OscConfig+0x48c>
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	689b      	ldr	r3, [r3, #8]
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d000      	beq.n	8002d4c <HAL_RCC_OscConfig+0x328>
 8002d4a:	e0b1      	b.n	8002eb0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002d4c:	2301      	movs	r3, #1
 8002d4e:	e166      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
 8002d50:	40021000 	.word	0x40021000
 8002d54:	fffeffff 	.word	0xfffeffff
 8002d58:	fffbffff 	.word	0xfffbffff
 8002d5c:	ffff80ff 	.word	0xffff80ff
 8002d60:	ffffc7ff 	.word	0xffffc7ff
 8002d64:	00f42400 	.word	0x00f42400
 8002d68:	20000014 	.word	0x20000014
 8002d6c:	20000018 	.word	0x20000018
 8002d70:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002d74:	4bac      	ldr	r3, [pc, #688]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002d76:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d78:	2380      	movs	r3, #128	; 0x80
 8002d7a:	055b      	lsls	r3, r3, #21
 8002d7c:	4013      	ands	r3, r2
 8002d7e:	d101      	bne.n	8002d84 <HAL_RCC_OscConfig+0x360>
 8002d80:	2301      	movs	r3, #1
 8002d82:	e000      	b.n	8002d86 <HAL_RCC_OscConfig+0x362>
 8002d84:	2300      	movs	r3, #0
 8002d86:	2b00      	cmp	r3, #0
 8002d88:	d011      	beq.n	8002dae <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002d8a:	4ba7      	ldr	r3, [pc, #668]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002d8c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d8e:	4ba6      	ldr	r3, [pc, #664]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002d90:	2180      	movs	r1, #128	; 0x80
 8002d92:	0549      	lsls	r1, r1, #21
 8002d94:	430a      	orrs	r2, r1
 8002d96:	63da      	str	r2, [r3, #60]	; 0x3c
 8002d98:	4ba3      	ldr	r3, [pc, #652]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002d9a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002d9c:	2380      	movs	r3, #128	; 0x80
 8002d9e:	055b      	lsls	r3, r3, #21
 8002da0:	4013      	ands	r3, r2
 8002da2:	60fb      	str	r3, [r7, #12]
 8002da4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002da6:	231f      	movs	r3, #31
 8002da8:	18fb      	adds	r3, r7, r3
 8002daa:	2201      	movs	r2, #1
 8002dac:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dae:	4b9f      	ldr	r3, [pc, #636]	; (800302c <HAL_RCC_OscConfig+0x608>)
 8002db0:	681a      	ldr	r2, [r3, #0]
 8002db2:	2380      	movs	r3, #128	; 0x80
 8002db4:	005b      	lsls	r3, r3, #1
 8002db6:	4013      	ands	r3, r2
 8002db8:	d11a      	bne.n	8002df0 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002dba:	4b9c      	ldr	r3, [pc, #624]	; (800302c <HAL_RCC_OscConfig+0x608>)
 8002dbc:	681a      	ldr	r2, [r3, #0]
 8002dbe:	4b9b      	ldr	r3, [pc, #620]	; (800302c <HAL_RCC_OscConfig+0x608>)
 8002dc0:	2180      	movs	r1, #128	; 0x80
 8002dc2:	0049      	lsls	r1, r1, #1
 8002dc4:	430a      	orrs	r2, r1
 8002dc6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002dc8:	f7fe fd3c 	bl	8001844 <HAL_GetTick>
 8002dcc:	0003      	movs	r3, r0
 8002dce:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002dd0:	e008      	b.n	8002de4 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dd2:	f7fe fd37 	bl	8001844 <HAL_GetTick>
 8002dd6:	0002      	movs	r2, r0
 8002dd8:	693b      	ldr	r3, [r7, #16]
 8002dda:	1ad3      	subs	r3, r2, r3
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d901      	bls.n	8002de4 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8002de0:	2303      	movs	r3, #3
 8002de2:	e11c      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002de4:	4b91      	ldr	r3, [pc, #580]	; (800302c <HAL_RCC_OscConfig+0x608>)
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	2380      	movs	r3, #128	; 0x80
 8002dea:	005b      	lsls	r3, r3, #1
 8002dec:	4013      	ands	r3, r2
 8002dee:	d0f0      	beq.n	8002dd2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	689b      	ldr	r3, [r3, #8]
 8002df4:	2b01      	cmp	r3, #1
 8002df6:	d106      	bne.n	8002e06 <HAL_RCC_OscConfig+0x3e2>
 8002df8:	4b8b      	ldr	r3, [pc, #556]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002dfa:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002dfc:	4b8a      	ldr	r3, [pc, #552]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002dfe:	2101      	movs	r1, #1
 8002e00:	430a      	orrs	r2, r1
 8002e02:	65da      	str	r2, [r3, #92]	; 0x5c
 8002e04:	e01c      	b.n	8002e40 <HAL_RCC_OscConfig+0x41c>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	689b      	ldr	r3, [r3, #8]
 8002e0a:	2b05      	cmp	r3, #5
 8002e0c:	d10c      	bne.n	8002e28 <HAL_RCC_OscConfig+0x404>
 8002e0e:	4b86      	ldr	r3, [pc, #536]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002e10:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e12:	4b85      	ldr	r3, [pc, #532]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002e14:	2104      	movs	r1, #4
 8002e16:	430a      	orrs	r2, r1
 8002e18:	65da      	str	r2, [r3, #92]	; 0x5c
 8002e1a:	4b83      	ldr	r3, [pc, #524]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002e1c:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e1e:	4b82      	ldr	r3, [pc, #520]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002e20:	2101      	movs	r1, #1
 8002e22:	430a      	orrs	r2, r1
 8002e24:	65da      	str	r2, [r3, #92]	; 0x5c
 8002e26:	e00b      	b.n	8002e40 <HAL_RCC_OscConfig+0x41c>
 8002e28:	4b7f      	ldr	r3, [pc, #508]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002e2a:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e2c:	4b7e      	ldr	r3, [pc, #504]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002e2e:	2101      	movs	r1, #1
 8002e30:	438a      	bics	r2, r1
 8002e32:	65da      	str	r2, [r3, #92]	; 0x5c
 8002e34:	4b7c      	ldr	r3, [pc, #496]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002e36:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002e38:	4b7b      	ldr	r3, [pc, #492]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002e3a:	2104      	movs	r1, #4
 8002e3c:	438a      	bics	r2, r1
 8002e3e:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	689b      	ldr	r3, [r3, #8]
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d014      	beq.n	8002e72 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e48:	f7fe fcfc 	bl	8001844 <HAL_GetTick>
 8002e4c:	0003      	movs	r3, r0
 8002e4e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e50:	e009      	b.n	8002e66 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e52:	f7fe fcf7 	bl	8001844 <HAL_GetTick>
 8002e56:	0002      	movs	r2, r0
 8002e58:	693b      	ldr	r3, [r7, #16]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	4a74      	ldr	r2, [pc, #464]	; (8003030 <HAL_RCC_OscConfig+0x60c>)
 8002e5e:	4293      	cmp	r3, r2
 8002e60:	d901      	bls.n	8002e66 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8002e62:	2303      	movs	r3, #3
 8002e64:	e0db      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8002e66:	4b70      	ldr	r3, [pc, #448]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002e68:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e6a:	2202      	movs	r2, #2
 8002e6c:	4013      	ands	r3, r2
 8002e6e:	d0f0      	beq.n	8002e52 <HAL_RCC_OscConfig+0x42e>
 8002e70:	e013      	b.n	8002e9a <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e72:	f7fe fce7 	bl	8001844 <HAL_GetTick>
 8002e76:	0003      	movs	r3, r0
 8002e78:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e7a:	e009      	b.n	8002e90 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002e7c:	f7fe fce2 	bl	8001844 <HAL_GetTick>
 8002e80:	0002      	movs	r2, r0
 8002e82:	693b      	ldr	r3, [r7, #16]
 8002e84:	1ad3      	subs	r3, r2, r3
 8002e86:	4a6a      	ldr	r2, [pc, #424]	; (8003030 <HAL_RCC_OscConfig+0x60c>)
 8002e88:	4293      	cmp	r3, r2
 8002e8a:	d901      	bls.n	8002e90 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 8002e8c:	2303      	movs	r3, #3
 8002e8e:	e0c6      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8002e90:	4b65      	ldr	r3, [pc, #404]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002e92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e94:	2202      	movs	r2, #2
 8002e96:	4013      	ands	r3, r2
 8002e98:	d1f0      	bne.n	8002e7c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8002e9a:	231f      	movs	r3, #31
 8002e9c:	18fb      	adds	r3, r7, r3
 8002e9e:	781b      	ldrb	r3, [r3, #0]
 8002ea0:	2b01      	cmp	r3, #1
 8002ea2:	d105      	bne.n	8002eb0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 8002ea4:	4b60      	ldr	r3, [pc, #384]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002ea6:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8002ea8:	4b5f      	ldr	r3, [pc, #380]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002eaa:	4962      	ldr	r1, [pc, #392]	; (8003034 <HAL_RCC_OscConfig+0x610>)
 8002eac:	400a      	ands	r2, r1
 8002eae:	63da      	str	r2, [r3, #60]	; 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	69db      	ldr	r3, [r3, #28]
 8002eb4:	2b00      	cmp	r3, #0
 8002eb6:	d100      	bne.n	8002eba <HAL_RCC_OscConfig+0x496>
 8002eb8:	e0b0      	b.n	800301c <HAL_RCC_OscConfig+0x5f8>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002eba:	4b5b      	ldr	r3, [pc, #364]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2238      	movs	r2, #56	; 0x38
 8002ec0:	4013      	ands	r3, r2
 8002ec2:	2b10      	cmp	r3, #16
 8002ec4:	d100      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x4a4>
 8002ec6:	e078      	b.n	8002fba <HAL_RCC_OscConfig+0x596>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	69db      	ldr	r3, [r3, #28]
 8002ecc:	2b02      	cmp	r3, #2
 8002ece:	d153      	bne.n	8002f78 <HAL_RCC_OscConfig+0x554>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002ed0:	4b55      	ldr	r3, [pc, #340]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002ed2:	681a      	ldr	r2, [r3, #0]
 8002ed4:	4b54      	ldr	r3, [pc, #336]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002ed6:	4958      	ldr	r1, [pc, #352]	; (8003038 <HAL_RCC_OscConfig+0x614>)
 8002ed8:	400a      	ands	r2, r1
 8002eda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002edc:	f7fe fcb2 	bl	8001844 <HAL_GetTick>
 8002ee0:	0003      	movs	r3, r0
 8002ee2:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ee4:	e008      	b.n	8002ef8 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002ee6:	f7fe fcad 	bl	8001844 <HAL_GetTick>
 8002eea:	0002      	movs	r2, r0
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e092      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002ef8:	4b4b      	ldr	r3, [pc, #300]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002efa:	681a      	ldr	r2, [r3, #0]
 8002efc:	2380      	movs	r3, #128	; 0x80
 8002efe:	049b      	lsls	r3, r3, #18
 8002f00:	4013      	ands	r3, r2
 8002f02:	d1f0      	bne.n	8002ee6 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002f04:	4b48      	ldr	r3, [pc, #288]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002f06:	68db      	ldr	r3, [r3, #12]
 8002f08:	4a4c      	ldr	r2, [pc, #304]	; (800303c <HAL_RCC_OscConfig+0x618>)
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	0019      	movs	r1, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	6a1a      	ldr	r2, [r3, #32]
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002f16:	431a      	orrs	r2, r3
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002f1c:	021b      	lsls	r3, r3, #8
 8002f1e:	431a      	orrs	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f24:	431a      	orrs	r2, r3
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f2a:	431a      	orrs	r2, r3
 8002f2c:	4b3e      	ldr	r3, [pc, #248]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002f2e:	430a      	orrs	r2, r1
 8002f30:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLQ,
#endif /* RCC_PLLQ_SUPPORT */
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002f32:	4b3d      	ldr	r3, [pc, #244]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002f34:	681a      	ldr	r2, [r3, #0]
 8002f36:	4b3c      	ldr	r3, [pc, #240]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002f38:	2180      	movs	r1, #128	; 0x80
 8002f3a:	0449      	lsls	r1, r1, #17
 8002f3c:	430a      	orrs	r2, r1
 8002f3e:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8002f40:	4b39      	ldr	r3, [pc, #228]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002f42:	68da      	ldr	r2, [r3, #12]
 8002f44:	4b38      	ldr	r3, [pc, #224]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002f46:	2180      	movs	r1, #128	; 0x80
 8002f48:	0549      	lsls	r1, r1, #21
 8002f4a:	430a      	orrs	r2, r1
 8002f4c:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f4e:	f7fe fc79 	bl	8001844 <HAL_GetTick>
 8002f52:	0003      	movs	r3, r0
 8002f54:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f56:	e008      	b.n	8002f6a <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f58:	f7fe fc74 	bl	8001844 <HAL_GetTick>
 8002f5c:	0002      	movs	r2, r0
 8002f5e:	693b      	ldr	r3, [r7, #16]
 8002f60:	1ad3      	subs	r3, r2, r3
 8002f62:	2b02      	cmp	r3, #2
 8002f64:	d901      	bls.n	8002f6a <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 8002f66:	2303      	movs	r3, #3
 8002f68:	e059      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8002f6a:	4b2f      	ldr	r3, [pc, #188]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002f6c:	681a      	ldr	r2, [r3, #0]
 8002f6e:	2380      	movs	r3, #128	; 0x80
 8002f70:	049b      	lsls	r3, r3, #18
 8002f72:	4013      	ands	r3, r2
 8002f74:	d0f0      	beq.n	8002f58 <HAL_RCC_OscConfig+0x534>
 8002f76:	e051      	b.n	800301c <HAL_RCC_OscConfig+0x5f8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002f78:	4b2b      	ldr	r3, [pc, #172]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002f7a:	681a      	ldr	r2, [r3, #0]
 8002f7c:	4b2a      	ldr	r3, [pc, #168]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002f7e:	492e      	ldr	r1, [pc, #184]	; (8003038 <HAL_RCC_OscConfig+0x614>)
 8002f80:	400a      	ands	r2, r1
 8002f82:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f84:	f7fe fc5e 	bl	8001844 <HAL_GetTick>
 8002f88:	0003      	movs	r3, r0
 8002f8a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002f8c:	e008      	b.n	8002fa0 <HAL_RCC_OscConfig+0x57c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002f8e:	f7fe fc59 	bl	8001844 <HAL_GetTick>
 8002f92:	0002      	movs	r2, r0
 8002f94:	693b      	ldr	r3, [r7, #16]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	2b02      	cmp	r3, #2
 8002f9a:	d901      	bls.n	8002fa0 <HAL_RCC_OscConfig+0x57c>
          {
            return HAL_TIMEOUT;
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e03e      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8002fa0:	4b21      	ldr	r3, [pc, #132]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002fa2:	681a      	ldr	r2, [r3, #0]
 8002fa4:	2380      	movs	r3, #128	; 0x80
 8002fa6:	049b      	lsls	r3, r3, #18
 8002fa8:	4013      	ands	r3, r2
 8002faa:	d1f0      	bne.n	8002f8e <HAL_RCC_OscConfig+0x56a>
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
#else
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLREN);
 8002fac:	4b1e      	ldr	r3, [pc, #120]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002fae:	68da      	ldr	r2, [r3, #12]
 8002fb0:	4b1d      	ldr	r3, [pc, #116]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002fb2:	4923      	ldr	r1, [pc, #140]	; (8003040 <HAL_RCC_OscConfig+0x61c>)
 8002fb4:	400a      	ands	r2, r1
 8002fb6:	60da      	str	r2, [r3, #12]
 8002fb8:	e030      	b.n	800301c <HAL_RCC_OscConfig+0x5f8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	69db      	ldr	r3, [r3, #28]
 8002fbe:	2b01      	cmp	r3, #1
 8002fc0:	d101      	bne.n	8002fc6 <HAL_RCC_OscConfig+0x5a2>
      {
        return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e02b      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 8002fc6:	4b18      	ldr	r3, [pc, #96]	; (8003028 <HAL_RCC_OscConfig+0x604>)
 8002fc8:	68db      	ldr	r3, [r3, #12]
 8002fca:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fcc:	697b      	ldr	r3, [r7, #20]
 8002fce:	2203      	movs	r2, #3
 8002fd0:	401a      	ands	r2, r3
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	6a1b      	ldr	r3, [r3, #32]
 8002fd6:	429a      	cmp	r2, r3
 8002fd8:	d11e      	bne.n	8003018 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002fda:	697b      	ldr	r3, [r7, #20]
 8002fdc:	2270      	movs	r2, #112	; 0x70
 8002fde:	401a      	ands	r2, r3
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002fe4:	429a      	cmp	r2, r3
 8002fe6:	d117      	bne.n	8003018 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002fe8:	697a      	ldr	r2, [r7, #20]
 8002fea:	23fe      	movs	r3, #254	; 0xfe
 8002fec:	01db      	lsls	r3, r3, #7
 8002fee:	401a      	ands	r2, r3
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002ff4:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002ff6:	429a      	cmp	r2, r3
 8002ff8:	d10e      	bne.n	8003018 <HAL_RCC_OscConfig+0x5f4>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8002ffa:	697a      	ldr	r2, [r7, #20]
 8002ffc:	23f8      	movs	r3, #248	; 0xf8
 8002ffe:	039b      	lsls	r3, r3, #14
 8003000:	401a      	ands	r2, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6adb      	ldr	r3, [r3, #44]	; 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003006:	429a      	cmp	r2, r3
 8003008:	d106      	bne.n	8003018 <HAL_RCC_OscConfig+0x5f4>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800300a:	697b      	ldr	r3, [r7, #20]
 800300c:	0f5b      	lsrs	r3, r3, #29
 800300e:	075a      	lsls	r2, r3, #29
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003014:	429a      	cmp	r2, r3
 8003016:	d001      	beq.n	800301c <HAL_RCC_OscConfig+0x5f8>
        {
          return HAL_ERROR;
 8003018:	2301      	movs	r3, #1
 800301a:	e000      	b.n	800301e <HAL_RCC_OscConfig+0x5fa>
        }
      }
    }
  }
  return HAL_OK;
 800301c:	2300      	movs	r3, #0
}
 800301e:	0018      	movs	r0, r3
 8003020:	46bd      	mov	sp, r7
 8003022:	b008      	add	sp, #32
 8003024:	bd80      	pop	{r7, pc}
 8003026:	46c0      	nop			; (mov r8, r8)
 8003028:	40021000 	.word	0x40021000
 800302c:	40007000 	.word	0x40007000
 8003030:	00001388 	.word	0x00001388
 8003034:	efffffff 	.word	0xefffffff
 8003038:	feffffff 	.word	0xfeffffff
 800303c:	1fc1808c 	.word	0x1fc1808c
 8003040:	effefffc 	.word	0xeffefffc

08003044 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b084      	sub	sp, #16
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
 800304c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	2b00      	cmp	r3, #0
 8003052:	d101      	bne.n	8003058 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003054:	2301      	movs	r3, #1
 8003056:	e0e9      	b.n	800322c <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003058:	4b76      	ldr	r3, [pc, #472]	; (8003234 <HAL_RCC_ClockConfig+0x1f0>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	2207      	movs	r2, #7
 800305e:	4013      	ands	r3, r2
 8003060:	683a      	ldr	r2, [r7, #0]
 8003062:	429a      	cmp	r2, r3
 8003064:	d91e      	bls.n	80030a4 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003066:	4b73      	ldr	r3, [pc, #460]	; (8003234 <HAL_RCC_ClockConfig+0x1f0>)
 8003068:	681b      	ldr	r3, [r3, #0]
 800306a:	2207      	movs	r2, #7
 800306c:	4393      	bics	r3, r2
 800306e:	0019      	movs	r1, r3
 8003070:	4b70      	ldr	r3, [pc, #448]	; (8003234 <HAL_RCC_ClockConfig+0x1f0>)
 8003072:	683a      	ldr	r2, [r7, #0]
 8003074:	430a      	orrs	r2, r1
 8003076:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003078:	f7fe fbe4 	bl	8001844 <HAL_GetTick>
 800307c:	0003      	movs	r3, r0
 800307e:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003080:	e009      	b.n	8003096 <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003082:	f7fe fbdf 	bl	8001844 <HAL_GetTick>
 8003086:	0002      	movs	r2, r0
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	1ad3      	subs	r3, r2, r3
 800308c:	4a6a      	ldr	r2, [pc, #424]	; (8003238 <HAL_RCC_ClockConfig+0x1f4>)
 800308e:	4293      	cmp	r3, r2
 8003090:	d901      	bls.n	8003096 <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e0ca      	b.n	800322c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003096:	4b67      	ldr	r3, [pc, #412]	; (8003234 <HAL_RCC_ClockConfig+0x1f0>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2207      	movs	r2, #7
 800309c:	4013      	ands	r3, r2
 800309e:	683a      	ldr	r2, [r7, #0]
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d1ee      	bne.n	8003082 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	681b      	ldr	r3, [r3, #0]
 80030a8:	2202      	movs	r2, #2
 80030aa:	4013      	ands	r3, r2
 80030ac:	d015      	beq.n	80030da <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	681b      	ldr	r3, [r3, #0]
 80030b2:	2204      	movs	r2, #4
 80030b4:	4013      	ands	r3, r2
 80030b6:	d006      	beq.n	80030c6 <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80030b8:	4b60      	ldr	r3, [pc, #384]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 80030ba:	689a      	ldr	r2, [r3, #8]
 80030bc:	4b5f      	ldr	r3, [pc, #380]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 80030be:	21e0      	movs	r1, #224	; 0xe0
 80030c0:	01c9      	lsls	r1, r1, #7
 80030c2:	430a      	orrs	r2, r1
 80030c4:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80030c6:	4b5d      	ldr	r3, [pc, #372]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	4a5d      	ldr	r2, [pc, #372]	; (8003240 <HAL_RCC_ClockConfig+0x1fc>)
 80030cc:	4013      	ands	r3, r2
 80030ce:	0019      	movs	r1, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	689a      	ldr	r2, [r3, #8]
 80030d4:	4b59      	ldr	r3, [pc, #356]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 80030d6:	430a      	orrs	r2, r1
 80030d8:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	681b      	ldr	r3, [r3, #0]
 80030de:	2201      	movs	r2, #1
 80030e0:	4013      	ands	r3, r2
 80030e2:	d057      	beq.n	8003194 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	685b      	ldr	r3, [r3, #4]
 80030e8:	2b01      	cmp	r3, #1
 80030ea:	d107      	bne.n	80030fc <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80030ec:	4b53      	ldr	r3, [pc, #332]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 80030ee:	681a      	ldr	r2, [r3, #0]
 80030f0:	2380      	movs	r3, #128	; 0x80
 80030f2:	029b      	lsls	r3, r3, #10
 80030f4:	4013      	ands	r3, r2
 80030f6:	d12b      	bne.n	8003150 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 80030f8:	2301      	movs	r3, #1
 80030fa:	e097      	b.n	800322c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	685b      	ldr	r3, [r3, #4]
 8003100:	2b02      	cmp	r3, #2
 8003102:	d107      	bne.n	8003114 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003104:	4b4d      	ldr	r3, [pc, #308]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 8003106:	681a      	ldr	r2, [r3, #0]
 8003108:	2380      	movs	r3, #128	; 0x80
 800310a:	049b      	lsls	r3, r3, #18
 800310c:	4013      	ands	r3, r2
 800310e:	d11f      	bne.n	8003150 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003110:	2301      	movs	r3, #1
 8003112:	e08b      	b.n	800322c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	685b      	ldr	r3, [r3, #4]
 8003118:	2b00      	cmp	r3, #0
 800311a:	d107      	bne.n	800312c <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800311c:	4b47      	ldr	r3, [pc, #284]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 800311e:	681a      	ldr	r2, [r3, #0]
 8003120:	2380      	movs	r3, #128	; 0x80
 8003122:	00db      	lsls	r3, r3, #3
 8003124:	4013      	ands	r3, r2
 8003126:	d113      	bne.n	8003150 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e07f      	b.n	800322c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	2b03      	cmp	r3, #3
 8003132:	d106      	bne.n	8003142 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003134:	4b41      	ldr	r3, [pc, #260]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 8003136:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003138:	2202      	movs	r2, #2
 800313a:	4013      	ands	r3, r2
 800313c:	d108      	bne.n	8003150 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800313e:	2301      	movs	r3, #1
 8003140:	e074      	b.n	800322c <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003142:	4b3e      	ldr	r3, [pc, #248]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 8003144:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003146:	2202      	movs	r2, #2
 8003148:	4013      	ands	r3, r2
 800314a:	d101      	bne.n	8003150 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800314c:	2301      	movs	r3, #1
 800314e:	e06d      	b.n	800322c <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003150:	4b3a      	ldr	r3, [pc, #232]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 8003152:	689b      	ldr	r3, [r3, #8]
 8003154:	2207      	movs	r2, #7
 8003156:	4393      	bics	r3, r2
 8003158:	0019      	movs	r1, r3
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	685a      	ldr	r2, [r3, #4]
 800315e:	4b37      	ldr	r3, [pc, #220]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 8003160:	430a      	orrs	r2, r1
 8003162:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003164:	f7fe fb6e 	bl	8001844 <HAL_GetTick>
 8003168:	0003      	movs	r3, r0
 800316a:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800316c:	e009      	b.n	8003182 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800316e:	f7fe fb69 	bl	8001844 <HAL_GetTick>
 8003172:	0002      	movs	r2, r0
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	1ad3      	subs	r3, r2, r3
 8003178:	4a2f      	ldr	r2, [pc, #188]	; (8003238 <HAL_RCC_ClockConfig+0x1f4>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d901      	bls.n	8003182 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 800317e:	2303      	movs	r3, #3
 8003180:	e054      	b.n	800322c <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003182:	4b2e      	ldr	r3, [pc, #184]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 8003184:	689b      	ldr	r3, [r3, #8]
 8003186:	2238      	movs	r2, #56	; 0x38
 8003188:	401a      	ands	r2, r3
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	685b      	ldr	r3, [r3, #4]
 800318e:	00db      	lsls	r3, r3, #3
 8003190:	429a      	cmp	r2, r3
 8003192:	d1ec      	bne.n	800316e <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003194:	4b27      	ldr	r3, [pc, #156]	; (8003234 <HAL_RCC_ClockConfig+0x1f0>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	2207      	movs	r2, #7
 800319a:	4013      	ands	r3, r2
 800319c:	683a      	ldr	r2, [r7, #0]
 800319e:	429a      	cmp	r2, r3
 80031a0:	d21e      	bcs.n	80031e0 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031a2:	4b24      	ldr	r3, [pc, #144]	; (8003234 <HAL_RCC_ClockConfig+0x1f0>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	2207      	movs	r2, #7
 80031a8:	4393      	bics	r3, r2
 80031aa:	0019      	movs	r1, r3
 80031ac:	4b21      	ldr	r3, [pc, #132]	; (8003234 <HAL_RCC_ClockConfig+0x1f0>)
 80031ae:	683a      	ldr	r2, [r7, #0]
 80031b0:	430a      	orrs	r2, r1
 80031b2:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80031b4:	f7fe fb46 	bl	8001844 <HAL_GetTick>
 80031b8:	0003      	movs	r3, r0
 80031ba:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80031bc:	e009      	b.n	80031d2 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80031be:	f7fe fb41 	bl	8001844 <HAL_GetTick>
 80031c2:	0002      	movs	r2, r0
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	1ad3      	subs	r3, r2, r3
 80031c8:	4a1b      	ldr	r2, [pc, #108]	; (8003238 <HAL_RCC_ClockConfig+0x1f4>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d901      	bls.n	80031d2 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 80031ce:	2303      	movs	r3, #3
 80031d0:	e02c      	b.n	800322c <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80031d2:	4b18      	ldr	r3, [pc, #96]	; (8003234 <HAL_RCC_ClockConfig+0x1f0>)
 80031d4:	681b      	ldr	r3, [r3, #0]
 80031d6:	2207      	movs	r2, #7
 80031d8:	4013      	ands	r3, r2
 80031da:	683a      	ldr	r2, [r7, #0]
 80031dc:	429a      	cmp	r2, r3
 80031de:	d1ee      	bne.n	80031be <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	2204      	movs	r2, #4
 80031e6:	4013      	ands	r3, r2
 80031e8:	d009      	beq.n	80031fe <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 80031ea:	4b14      	ldr	r3, [pc, #80]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	4a15      	ldr	r2, [pc, #84]	; (8003244 <HAL_RCC_ClockConfig+0x200>)
 80031f0:	4013      	ands	r3, r2
 80031f2:	0019      	movs	r1, r3
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	68da      	ldr	r2, [r3, #12]
 80031f8:	4b10      	ldr	r3, [pc, #64]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 80031fa:	430a      	orrs	r2, r1
 80031fc:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 80031fe:	f000 f829 	bl	8003254 <HAL_RCC_GetSysClockFreq>
 8003202:	0001      	movs	r1, r0
 8003204:	4b0d      	ldr	r3, [pc, #52]	; (800323c <HAL_RCC_ClockConfig+0x1f8>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	0a1b      	lsrs	r3, r3, #8
 800320a:	220f      	movs	r2, #15
 800320c:	401a      	ands	r2, r3
 800320e:	4b0e      	ldr	r3, [pc, #56]	; (8003248 <HAL_RCC_ClockConfig+0x204>)
 8003210:	0092      	lsls	r2, r2, #2
 8003212:	58d3      	ldr	r3, [r2, r3]
 8003214:	221f      	movs	r2, #31
 8003216:	4013      	ands	r3, r2
 8003218:	000a      	movs	r2, r1
 800321a:	40da      	lsrs	r2, r3
 800321c:	4b0b      	ldr	r3, [pc, #44]	; (800324c <HAL_RCC_ClockConfig+0x208>)
 800321e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003220:	4b0b      	ldr	r3, [pc, #44]	; (8003250 <HAL_RCC_ClockConfig+0x20c>)
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	0018      	movs	r0, r3
 8003226:	f7fe fab1 	bl	800178c <HAL_InitTick>
 800322a:	0003      	movs	r3, r0
}
 800322c:	0018      	movs	r0, r3
 800322e:	46bd      	mov	sp, r7
 8003230:	b004      	add	sp, #16
 8003232:	bd80      	pop	{r7, pc}
 8003234:	40022000 	.word	0x40022000
 8003238:	00001388 	.word	0x00001388
 800323c:	40021000 	.word	0x40021000
 8003240:	fffff0ff 	.word	0xfffff0ff
 8003244:	ffff8fff 	.word	0xffff8fff
 8003248:	08004068 	.word	0x08004068
 800324c:	20000014 	.word	0x20000014
 8003250:	20000018 	.word	0x20000018

08003254 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003254:	b580      	push	{r7, lr}
 8003256:	b086      	sub	sp, #24
 8003258:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800325a:	4b3c      	ldr	r3, [pc, #240]	; (800334c <HAL_RCC_GetSysClockFreq+0xf8>)
 800325c:	689b      	ldr	r3, [r3, #8]
 800325e:	2238      	movs	r2, #56	; 0x38
 8003260:	4013      	ands	r3, r2
 8003262:	d10f      	bne.n	8003284 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003264:	4b39      	ldr	r3, [pc, #228]	; (800334c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	0adb      	lsrs	r3, r3, #11
 800326a:	2207      	movs	r2, #7
 800326c:	4013      	ands	r3, r2
 800326e:	2201      	movs	r2, #1
 8003270:	409a      	lsls	r2, r3
 8003272:	0013      	movs	r3, r2
 8003274:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 8003276:	6839      	ldr	r1, [r7, #0]
 8003278:	4835      	ldr	r0, [pc, #212]	; (8003350 <HAL_RCC_GetSysClockFreq+0xfc>)
 800327a:	f7fc ff41 	bl	8000100 <__udivsi3>
 800327e:	0003      	movs	r3, r0
 8003280:	613b      	str	r3, [r7, #16]
 8003282:	e05d      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003284:	4b31      	ldr	r3, [pc, #196]	; (800334c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003286:	689b      	ldr	r3, [r3, #8]
 8003288:	2238      	movs	r2, #56	; 0x38
 800328a:	4013      	ands	r3, r2
 800328c:	2b08      	cmp	r3, #8
 800328e:	d102      	bne.n	8003296 <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003290:	4b30      	ldr	r3, [pc, #192]	; (8003354 <HAL_RCC_GetSysClockFreq+0x100>)
 8003292:	613b      	str	r3, [r7, #16]
 8003294:	e054      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003296:	4b2d      	ldr	r3, [pc, #180]	; (800334c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	2238      	movs	r2, #56	; 0x38
 800329c:	4013      	ands	r3, r2
 800329e:	2b10      	cmp	r3, #16
 80032a0:	d138      	bne.n	8003314 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80032a2:	4b2a      	ldr	r3, [pc, #168]	; (800334c <HAL_RCC_GetSysClockFreq+0xf8>)
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	2203      	movs	r2, #3
 80032a8:	4013      	ands	r3, r2
 80032aa:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80032ac:	4b27      	ldr	r3, [pc, #156]	; (800334c <HAL_RCC_GetSysClockFreq+0xf8>)
 80032ae:	68db      	ldr	r3, [r3, #12]
 80032b0:	091b      	lsrs	r3, r3, #4
 80032b2:	2207      	movs	r2, #7
 80032b4:	4013      	ands	r3, r2
 80032b6:	3301      	adds	r3, #1
 80032b8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80032ba:	68fb      	ldr	r3, [r7, #12]
 80032bc:	2b03      	cmp	r3, #3
 80032be:	d10d      	bne.n	80032dc <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80032c0:	68b9      	ldr	r1, [r7, #8]
 80032c2:	4824      	ldr	r0, [pc, #144]	; (8003354 <HAL_RCC_GetSysClockFreq+0x100>)
 80032c4:	f7fc ff1c 	bl	8000100 <__udivsi3>
 80032c8:	0003      	movs	r3, r0
 80032ca:	0019      	movs	r1, r3
 80032cc:	4b1f      	ldr	r3, [pc, #124]	; (800334c <HAL_RCC_GetSysClockFreq+0xf8>)
 80032ce:	68db      	ldr	r3, [r3, #12]
 80032d0:	0a1b      	lsrs	r3, r3, #8
 80032d2:	227f      	movs	r2, #127	; 0x7f
 80032d4:	4013      	ands	r3, r2
 80032d6:	434b      	muls	r3, r1
 80032d8:	617b      	str	r3, [r7, #20]
        break;
 80032da:	e00d      	b.n	80032f8 <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 80032dc:	68b9      	ldr	r1, [r7, #8]
 80032de:	481c      	ldr	r0, [pc, #112]	; (8003350 <HAL_RCC_GetSysClockFreq+0xfc>)
 80032e0:	f7fc ff0e 	bl	8000100 <__udivsi3>
 80032e4:	0003      	movs	r3, r0
 80032e6:	0019      	movs	r1, r3
 80032e8:	4b18      	ldr	r3, [pc, #96]	; (800334c <HAL_RCC_GetSysClockFreq+0xf8>)
 80032ea:	68db      	ldr	r3, [r3, #12]
 80032ec:	0a1b      	lsrs	r3, r3, #8
 80032ee:	227f      	movs	r2, #127	; 0x7f
 80032f0:	4013      	ands	r3, r2
 80032f2:	434b      	muls	r3, r1
 80032f4:	617b      	str	r3, [r7, #20]
        break;
 80032f6:	46c0      	nop			; (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 80032f8:	4b14      	ldr	r3, [pc, #80]	; (800334c <HAL_RCC_GetSysClockFreq+0xf8>)
 80032fa:	68db      	ldr	r3, [r3, #12]
 80032fc:	0f5b      	lsrs	r3, r3, #29
 80032fe:	2207      	movs	r2, #7
 8003300:	4013      	ands	r3, r2
 8003302:	3301      	adds	r3, #1
 8003304:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 8003306:	6879      	ldr	r1, [r7, #4]
 8003308:	6978      	ldr	r0, [r7, #20]
 800330a:	f7fc fef9 	bl	8000100 <__udivsi3>
 800330e:	0003      	movs	r3, r0
 8003310:	613b      	str	r3, [r7, #16]
 8003312:	e015      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003314:	4b0d      	ldr	r3, [pc, #52]	; (800334c <HAL_RCC_GetSysClockFreq+0xf8>)
 8003316:	689b      	ldr	r3, [r3, #8]
 8003318:	2238      	movs	r2, #56	; 0x38
 800331a:	4013      	ands	r3, r2
 800331c:	2b20      	cmp	r3, #32
 800331e:	d103      	bne.n	8003328 <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003320:	2380      	movs	r3, #128	; 0x80
 8003322:	021b      	lsls	r3, r3, #8
 8003324:	613b      	str	r3, [r7, #16]
 8003326:	e00b      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8003328:	4b08      	ldr	r3, [pc, #32]	; (800334c <HAL_RCC_GetSysClockFreq+0xf8>)
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	2238      	movs	r2, #56	; 0x38
 800332e:	4013      	ands	r3, r2
 8003330:	2b18      	cmp	r3, #24
 8003332:	d103      	bne.n	800333c <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003334:	23fa      	movs	r3, #250	; 0xfa
 8003336:	01db      	lsls	r3, r3, #7
 8003338:	613b      	str	r3, [r7, #16]
 800333a:	e001      	b.n	8003340 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 800333c:	2300      	movs	r3, #0
 800333e:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003340:	693b      	ldr	r3, [r7, #16]
}
 8003342:	0018      	movs	r0, r3
 8003344:	46bd      	mov	sp, r7
 8003346:	b006      	add	sp, #24
 8003348:	bd80      	pop	{r7, pc}
 800334a:	46c0      	nop			; (mov r8, r8)
 800334c:	40021000 	.word	0x40021000
 8003350:	00f42400 	.word	0x00f42400
 8003354:	007a1200 	.word	0x007a1200

08003358 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003358:	b580      	push	{r7, lr}
 800335a:	b086      	sub	sp, #24
 800335c:	af00      	add	r7, sp, #0
 800335e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 8003360:	2313      	movs	r3, #19
 8003362:	18fb      	adds	r3, r7, r3
 8003364:	2200      	movs	r2, #0
 8003366:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003368:	2312      	movs	r3, #18
 800336a:	18fb      	adds	r3, r7, r3
 800336c:	2200      	movs	r2, #0
 800336e:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003370:	687b      	ldr	r3, [r7, #4]
 8003372:	681a      	ldr	r2, [r3, #0]
 8003374:	2380      	movs	r3, #128	; 0x80
 8003376:	029b      	lsls	r3, r3, #10
 8003378:	4013      	ands	r3, r2
 800337a:	d100      	bne.n	800337e <HAL_RCCEx_PeriphCLKConfig+0x26>
 800337c:	e0a3      	b.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 800337e:	2011      	movs	r0, #17
 8003380:	183b      	adds	r3, r7, r0
 8003382:	2200      	movs	r2, #0
 8003384:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003386:	4b86      	ldr	r3, [pc, #536]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003388:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800338a:	2380      	movs	r3, #128	; 0x80
 800338c:	055b      	lsls	r3, r3, #21
 800338e:	4013      	ands	r3, r2
 8003390:	d110      	bne.n	80033b4 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003392:	4b83      	ldr	r3, [pc, #524]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003394:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003396:	4b82      	ldr	r3, [pc, #520]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003398:	2180      	movs	r1, #128	; 0x80
 800339a:	0549      	lsls	r1, r1, #21
 800339c:	430a      	orrs	r2, r1
 800339e:	63da      	str	r2, [r3, #60]	; 0x3c
 80033a0:	4b7f      	ldr	r3, [pc, #508]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80033a2:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80033a4:	2380      	movs	r3, #128	; 0x80
 80033a6:	055b      	lsls	r3, r3, #21
 80033a8:	4013      	ands	r3, r2
 80033aa:	60bb      	str	r3, [r7, #8]
 80033ac:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80033ae:	183b      	adds	r3, r7, r0
 80033b0:	2201      	movs	r2, #1
 80033b2:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80033b4:	4b7b      	ldr	r3, [pc, #492]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80033b6:	681a      	ldr	r2, [r3, #0]
 80033b8:	4b7a      	ldr	r3, [pc, #488]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80033ba:	2180      	movs	r1, #128	; 0x80
 80033bc:	0049      	lsls	r1, r1, #1
 80033be:	430a      	orrs	r2, r1
 80033c0:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80033c2:	f7fe fa3f 	bl	8001844 <HAL_GetTick>
 80033c6:	0003      	movs	r3, r0
 80033c8:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033ca:	e00b      	b.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80033cc:	f7fe fa3a 	bl	8001844 <HAL_GetTick>
 80033d0:	0002      	movs	r2, r0
 80033d2:	68fb      	ldr	r3, [r7, #12]
 80033d4:	1ad3      	subs	r3, r2, r3
 80033d6:	2b02      	cmp	r3, #2
 80033d8:	d904      	bls.n	80033e4 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 80033da:	2313      	movs	r3, #19
 80033dc:	18fb      	adds	r3, r7, r3
 80033de:	2203      	movs	r2, #3
 80033e0:	701a      	strb	r2, [r3, #0]
        break;
 80033e2:	e005      	b.n	80033f0 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80033e4:	4b6f      	ldr	r3, [pc, #444]	; (80035a4 <HAL_RCCEx_PeriphCLKConfig+0x24c>)
 80033e6:	681a      	ldr	r2, [r3, #0]
 80033e8:	2380      	movs	r3, #128	; 0x80
 80033ea:	005b      	lsls	r3, r3, #1
 80033ec:	4013      	ands	r3, r2
 80033ee:	d0ed      	beq.n	80033cc <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 80033f0:	2313      	movs	r3, #19
 80033f2:	18fb      	adds	r3, r7, r3
 80033f4:	781b      	ldrb	r3, [r3, #0]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d154      	bne.n	80034a4 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80033fa:	4b69      	ldr	r3, [pc, #420]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80033fc:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 80033fe:	23c0      	movs	r3, #192	; 0xc0
 8003400:	009b      	lsls	r3, r3, #2
 8003402:	4013      	ands	r3, r2
 8003404:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003406:	697b      	ldr	r3, [r7, #20]
 8003408:	2b00      	cmp	r3, #0
 800340a:	d019      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 800340c:	687b      	ldr	r3, [r7, #4]
 800340e:	699b      	ldr	r3, [r3, #24]
 8003410:	697a      	ldr	r2, [r7, #20]
 8003412:	429a      	cmp	r2, r3
 8003414:	d014      	beq.n	8003440 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003416:	4b62      	ldr	r3, [pc, #392]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003418:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800341a:	4a63      	ldr	r2, [pc, #396]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 800341c:	4013      	ands	r3, r2
 800341e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003420:	4b5f      	ldr	r3, [pc, #380]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003422:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003424:	4b5e      	ldr	r3, [pc, #376]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003426:	2180      	movs	r1, #128	; 0x80
 8003428:	0249      	lsls	r1, r1, #9
 800342a:	430a      	orrs	r2, r1
 800342c:	65da      	str	r2, [r3, #92]	; 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 800342e:	4b5c      	ldr	r3, [pc, #368]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003430:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8003432:	4b5b      	ldr	r3, [pc, #364]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003434:	495d      	ldr	r1, [pc, #372]	; (80035ac <HAL_RCCEx_PeriphCLKConfig+0x254>)
 8003436:	400a      	ands	r2, r1
 8003438:	65da      	str	r2, [r3, #92]	; 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 800343a:	4b59      	ldr	r3, [pc, #356]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800343c:	697a      	ldr	r2, [r7, #20]
 800343e:	65da      	str	r2, [r3, #92]	; 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	2201      	movs	r2, #1
 8003444:	4013      	ands	r3, r2
 8003446:	d016      	beq.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003448:	f7fe f9fc 	bl	8001844 <HAL_GetTick>
 800344c:	0003      	movs	r3, r0
 800344e:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003450:	e00c      	b.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003452:	f7fe f9f7 	bl	8001844 <HAL_GetTick>
 8003456:	0002      	movs	r2, r0
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	1ad3      	subs	r3, r2, r3
 800345c:	4a54      	ldr	r2, [pc, #336]	; (80035b0 <HAL_RCCEx_PeriphCLKConfig+0x258>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d904      	bls.n	800346c <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 8003462:	2313      	movs	r3, #19
 8003464:	18fb      	adds	r3, r7, r3
 8003466:	2203      	movs	r2, #3
 8003468:	701a      	strb	r2, [r3, #0]
            break;
 800346a:	e004      	b.n	8003476 <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800346c:	4b4c      	ldr	r3, [pc, #304]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800346e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003470:	2202      	movs	r2, #2
 8003472:	4013      	ands	r3, r2
 8003474:	d0ed      	beq.n	8003452 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 8003476:	2313      	movs	r3, #19
 8003478:	18fb      	adds	r3, r7, r3
 800347a:	781b      	ldrb	r3, [r3, #0]
 800347c:	2b00      	cmp	r3, #0
 800347e:	d10a      	bne.n	8003496 <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003480:	4b47      	ldr	r3, [pc, #284]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003482:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003484:	4a48      	ldr	r2, [pc, #288]	; (80035a8 <HAL_RCCEx_PeriphCLKConfig+0x250>)
 8003486:	4013      	ands	r3, r2
 8003488:	0019      	movs	r1, r3
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	699a      	ldr	r2, [r3, #24]
 800348e:	4b44      	ldr	r3, [pc, #272]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003490:	430a      	orrs	r2, r1
 8003492:	65da      	str	r2, [r3, #92]	; 0x5c
 8003494:	e00c      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003496:	2312      	movs	r3, #18
 8003498:	18fb      	adds	r3, r7, r3
 800349a:	2213      	movs	r2, #19
 800349c:	18ba      	adds	r2, r7, r2
 800349e:	7812      	ldrb	r2, [r2, #0]
 80034a0:	701a      	strb	r2, [r3, #0]
 80034a2:	e005      	b.n	80034b0 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 80034a4:	2312      	movs	r3, #18
 80034a6:	18fb      	adds	r3, r7, r3
 80034a8:	2213      	movs	r2, #19
 80034aa:	18ba      	adds	r2, r7, r2
 80034ac:	7812      	ldrb	r2, [r2, #0]
 80034ae:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80034b0:	2311      	movs	r3, #17
 80034b2:	18fb      	adds	r3, r7, r3
 80034b4:	781b      	ldrb	r3, [r3, #0]
 80034b6:	2b01      	cmp	r3, #1
 80034b8:	d105      	bne.n	80034c6 <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80034ba:	4b39      	ldr	r3, [pc, #228]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80034bc:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80034be:	4b38      	ldr	r3, [pc, #224]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80034c0:	493c      	ldr	r1, [pc, #240]	; (80035b4 <HAL_RCCEx_PeriphCLKConfig+0x25c>)
 80034c2:	400a      	ands	r2, r1
 80034c4:	63da      	str	r2, [r3, #60]	; 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	2201      	movs	r2, #1
 80034cc:	4013      	ands	r3, r2
 80034ce:	d009      	beq.n	80034e4 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80034d0:	4b33      	ldr	r3, [pc, #204]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80034d2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034d4:	2203      	movs	r2, #3
 80034d6:	4393      	bics	r3, r2
 80034d8:	0019      	movs	r1, r3
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685a      	ldr	r2, [r3, #4]
 80034de:	4b30      	ldr	r3, [pc, #192]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80034e0:	430a      	orrs	r2, r1
 80034e2:	655a      	str	r2, [r3, #84]	; 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	2202      	movs	r2, #2
 80034ea:	4013      	ands	r3, r2
 80034ec:	d009      	beq.n	8003502 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 80034ee:	4b2c      	ldr	r3, [pc, #176]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80034f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80034f2:	220c      	movs	r2, #12
 80034f4:	4393      	bics	r3, r2
 80034f6:	0019      	movs	r1, r3
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	689a      	ldr	r2, [r3, #8]
 80034fc:	4b28      	ldr	r3, [pc, #160]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 80034fe:	430a      	orrs	r2, r1
 8003500:	655a      	str	r2, [r3, #84]	; 0x54
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	2220      	movs	r2, #32
 8003508:	4013      	ands	r3, r2
 800350a:	d009      	beq.n	8003520 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800350c:	4b24      	ldr	r3, [pc, #144]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800350e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003510:	4a29      	ldr	r2, [pc, #164]	; (80035b8 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003512:	4013      	ands	r3, r2
 8003514:	0019      	movs	r1, r3
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	68da      	ldr	r2, [r3, #12]
 800351a:	4b21      	ldr	r3, [pc, #132]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800351c:	430a      	orrs	r2, r1
 800351e:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	2380      	movs	r3, #128	; 0x80
 8003526:	01db      	lsls	r3, r3, #7
 8003528:	4013      	ands	r3, r2
 800352a:	d015      	beq.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x200>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800352c:	4b1c      	ldr	r3, [pc, #112]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800352e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003530:	009b      	lsls	r3, r3, #2
 8003532:	0899      	lsrs	r1, r3, #2
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	695a      	ldr	r2, [r3, #20]
 8003538:	4b19      	ldr	r3, [pc, #100]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800353a:	430a      	orrs	r2, r1
 800353c:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	695a      	ldr	r2, [r3, #20]
 8003542:	2380      	movs	r3, #128	; 0x80
 8003544:	05db      	lsls	r3, r3, #23
 8003546:	429a      	cmp	r2, r3
 8003548:	d106      	bne.n	8003558 <HAL_RCCEx_PeriphCLKConfig+0x200>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800354a:	4b15      	ldr	r3, [pc, #84]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800354c:	68da      	ldr	r2, [r3, #12]
 800354e:	4b14      	ldr	r3, [pc, #80]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003550:	2180      	movs	r1, #128	; 0x80
 8003552:	0249      	lsls	r1, r1, #9
 8003554:	430a      	orrs	r2, r1
 8003556:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	2380      	movs	r3, #128	; 0x80
 800355e:	011b      	lsls	r3, r3, #4
 8003560:	4013      	ands	r3, r2
 8003562:	d016      	beq.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x23a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 8003564:	4b0e      	ldr	r3, [pc, #56]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003566:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003568:	4a14      	ldr	r2, [pc, #80]	; (80035bc <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800356a:	4013      	ands	r3, r2
 800356c:	0019      	movs	r1, r3
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	691a      	ldr	r2, [r3, #16]
 8003572:	4b0b      	ldr	r3, [pc, #44]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003574:	430a      	orrs	r2, r1
 8003576:	655a      	str	r2, [r3, #84]	; 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	691a      	ldr	r2, [r3, #16]
 800357c:	2380      	movs	r3, #128	; 0x80
 800357e:	01db      	lsls	r3, r3, #7
 8003580:	429a      	cmp	r2, r3
 8003582:	d106      	bne.n	8003592 <HAL_RCCEx_PeriphCLKConfig+0x23a>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 8003584:	4b06      	ldr	r3, [pc, #24]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 8003586:	68da      	ldr	r2, [r3, #12]
 8003588:	4b05      	ldr	r3, [pc, #20]	; (80035a0 <HAL_RCCEx_PeriphCLKConfig+0x248>)
 800358a:	2180      	movs	r1, #128	; 0x80
 800358c:	0249      	lsls	r1, r1, #9
 800358e:	430a      	orrs	r2, r1
 8003590:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 8003592:	2312      	movs	r3, #18
 8003594:	18fb      	adds	r3, r7, r3
 8003596:	781b      	ldrb	r3, [r3, #0]
}
 8003598:	0018      	movs	r0, r3
 800359a:	46bd      	mov	sp, r7
 800359c:	b006      	add	sp, #24
 800359e:	bd80      	pop	{r7, pc}
 80035a0:	40021000 	.word	0x40021000
 80035a4:	40007000 	.word	0x40007000
 80035a8:	fffffcff 	.word	0xfffffcff
 80035ac:	fffeffff 	.word	0xfffeffff
 80035b0:	00001388 	.word	0x00001388
 80035b4:	efffffff 	.word	0xefffffff
 80035b8:	ffffcfff 	.word	0xffffcfff
 80035bc:	ffff3fff 	.word	0xffff3fff

080035c0 <__errno>:
 80035c0:	4b01      	ldr	r3, [pc, #4]	; (80035c8 <__errno+0x8>)
 80035c2:	6818      	ldr	r0, [r3, #0]
 80035c4:	4770      	bx	lr
 80035c6:	46c0      	nop			; (mov r8, r8)
 80035c8:	20000020 	.word	0x20000020

080035cc <__libc_init_array>:
 80035cc:	b570      	push	{r4, r5, r6, lr}
 80035ce:	2600      	movs	r6, #0
 80035d0:	4d0c      	ldr	r5, [pc, #48]	; (8003604 <__libc_init_array+0x38>)
 80035d2:	4c0d      	ldr	r4, [pc, #52]	; (8003608 <__libc_init_array+0x3c>)
 80035d4:	1b64      	subs	r4, r4, r5
 80035d6:	10a4      	asrs	r4, r4, #2
 80035d8:	42a6      	cmp	r6, r4
 80035da:	d109      	bne.n	80035f0 <__libc_init_array+0x24>
 80035dc:	2600      	movs	r6, #0
 80035de:	f000 fcd7 	bl	8003f90 <_init>
 80035e2:	4d0a      	ldr	r5, [pc, #40]	; (800360c <__libc_init_array+0x40>)
 80035e4:	4c0a      	ldr	r4, [pc, #40]	; (8003610 <__libc_init_array+0x44>)
 80035e6:	1b64      	subs	r4, r4, r5
 80035e8:	10a4      	asrs	r4, r4, #2
 80035ea:	42a6      	cmp	r6, r4
 80035ec:	d105      	bne.n	80035fa <__libc_init_array+0x2e>
 80035ee:	bd70      	pop	{r4, r5, r6, pc}
 80035f0:	00b3      	lsls	r3, r6, #2
 80035f2:	58eb      	ldr	r3, [r5, r3]
 80035f4:	4798      	blx	r3
 80035f6:	3601      	adds	r6, #1
 80035f8:	e7ee      	b.n	80035d8 <__libc_init_array+0xc>
 80035fa:	00b3      	lsls	r3, r6, #2
 80035fc:	58eb      	ldr	r3, [r5, r3]
 80035fe:	4798      	blx	r3
 8003600:	3601      	adds	r6, #1
 8003602:	e7f2      	b.n	80035ea <__libc_init_array+0x1e>
 8003604:	080040c0 	.word	0x080040c0
 8003608:	080040c0 	.word	0x080040c0
 800360c:	080040c0 	.word	0x080040c0
 8003610:	080040c4 	.word	0x080040c4

08003614 <memset>:
 8003614:	0003      	movs	r3, r0
 8003616:	1882      	adds	r2, r0, r2
 8003618:	4293      	cmp	r3, r2
 800361a:	d100      	bne.n	800361e <memset+0xa>
 800361c:	4770      	bx	lr
 800361e:	7019      	strb	r1, [r3, #0]
 8003620:	3301      	adds	r3, #1
 8003622:	e7f9      	b.n	8003618 <memset+0x4>

08003624 <powf>:
 8003624:	b570      	push	{r4, r5, r6, lr}
 8003626:	1c0c      	adds	r4, r1, #0
 8003628:	1c06      	adds	r6, r0, #0
 800362a:	f000 f86b 	bl	8003704 <__ieee754_powf>
 800362e:	1c21      	adds	r1, r4, #0
 8003630:	1c05      	adds	r5, r0, #0
 8003632:	1c20      	adds	r0, r4, #0
 8003634:	f7fd fc7c 	bl	8000f30 <__aeabi_fcmpun>
 8003638:	2800      	cmp	r0, #0
 800363a:	d133      	bne.n	80036a4 <powf+0x80>
 800363c:	2100      	movs	r1, #0
 800363e:	1c30      	adds	r0, r6, #0
 8003640:	f7fc fdf6 	bl	8000230 <__aeabi_fcmpeq>
 8003644:	2800      	cmp	r0, #0
 8003646:	d014      	beq.n	8003672 <powf+0x4e>
 8003648:	2100      	movs	r1, #0
 800364a:	1c20      	adds	r0, r4, #0
 800364c:	f7fc fdf0 	bl	8000230 <__aeabi_fcmpeq>
 8003650:	2800      	cmp	r0, #0
 8003652:	d138      	bne.n	80036c6 <powf+0xa2>
 8003654:	1c20      	adds	r0, r4, #0
 8003656:	f000 fc37 	bl	8003ec8 <finitef>
 800365a:	2800      	cmp	r0, #0
 800365c:	d022      	beq.n	80036a4 <powf+0x80>
 800365e:	2100      	movs	r1, #0
 8003660:	1c20      	adds	r0, r4, #0
 8003662:	f7fc fdeb 	bl	800023c <__aeabi_fcmplt>
 8003666:	2800      	cmp	r0, #0
 8003668:	d01c      	beq.n	80036a4 <powf+0x80>
 800366a:	f7ff ffa9 	bl	80035c0 <__errno>
 800366e:	2322      	movs	r3, #34	; 0x22
 8003670:	e017      	b.n	80036a2 <powf+0x7e>
 8003672:	1c28      	adds	r0, r5, #0
 8003674:	f000 fc28 	bl	8003ec8 <finitef>
 8003678:	2800      	cmp	r0, #0
 800367a:	d115      	bne.n	80036a8 <powf+0x84>
 800367c:	1c30      	adds	r0, r6, #0
 800367e:	f000 fc23 	bl	8003ec8 <finitef>
 8003682:	2800      	cmp	r0, #0
 8003684:	d010      	beq.n	80036a8 <powf+0x84>
 8003686:	1c20      	adds	r0, r4, #0
 8003688:	f000 fc1e 	bl	8003ec8 <finitef>
 800368c:	2800      	cmp	r0, #0
 800368e:	d00b      	beq.n	80036a8 <powf+0x84>
 8003690:	1c29      	adds	r1, r5, #0
 8003692:	1c28      	adds	r0, r5, #0
 8003694:	f7fd fc4c 	bl	8000f30 <__aeabi_fcmpun>
 8003698:	2800      	cmp	r0, #0
 800369a:	d0e6      	beq.n	800366a <powf+0x46>
 800369c:	f7ff ff90 	bl	80035c0 <__errno>
 80036a0:	2321      	movs	r3, #33	; 0x21
 80036a2:	6003      	str	r3, [r0, #0]
 80036a4:	1c28      	adds	r0, r5, #0
 80036a6:	bd70      	pop	{r4, r5, r6, pc}
 80036a8:	2100      	movs	r1, #0
 80036aa:	1c28      	adds	r0, r5, #0
 80036ac:	f7fc fdc0 	bl	8000230 <__aeabi_fcmpeq>
 80036b0:	2800      	cmp	r0, #0
 80036b2:	d0f7      	beq.n	80036a4 <powf+0x80>
 80036b4:	1c30      	adds	r0, r6, #0
 80036b6:	f000 fc07 	bl	8003ec8 <finitef>
 80036ba:	2800      	cmp	r0, #0
 80036bc:	d0f2      	beq.n	80036a4 <powf+0x80>
 80036be:	1c20      	adds	r0, r4, #0
 80036c0:	f000 fc02 	bl	8003ec8 <finitef>
 80036c4:	e7cf      	b.n	8003666 <powf+0x42>
 80036c6:	25fe      	movs	r5, #254	; 0xfe
 80036c8:	05ad      	lsls	r5, r5, #22
 80036ca:	e7eb      	b.n	80036a4 <powf+0x80>

080036cc <sqrtf>:
 80036cc:	b570      	push	{r4, r5, r6, lr}
 80036ce:	1c05      	adds	r5, r0, #0
 80036d0:	f000 fb7e 	bl	8003dd0 <__ieee754_sqrtf>
 80036d4:	1c29      	adds	r1, r5, #0
 80036d6:	1c04      	adds	r4, r0, #0
 80036d8:	1c28      	adds	r0, r5, #0
 80036da:	f7fd fc29 	bl	8000f30 <__aeabi_fcmpun>
 80036de:	2800      	cmp	r0, #0
 80036e0:	d10e      	bne.n	8003700 <sqrtf+0x34>
 80036e2:	2100      	movs	r1, #0
 80036e4:	1c28      	adds	r0, r5, #0
 80036e6:	f7fc fda9 	bl	800023c <__aeabi_fcmplt>
 80036ea:	2800      	cmp	r0, #0
 80036ec:	d008      	beq.n	8003700 <sqrtf+0x34>
 80036ee:	f7ff ff67 	bl	80035c0 <__errno>
 80036f2:	2321      	movs	r3, #33	; 0x21
 80036f4:	2100      	movs	r1, #0
 80036f6:	6003      	str	r3, [r0, #0]
 80036f8:	1c08      	adds	r0, r1, #0
 80036fa:	f7fc ff7d 	bl	80005f8 <__aeabi_fdiv>
 80036fe:	1c04      	adds	r4, r0, #0
 8003700:	1c20      	adds	r0, r4, #0
 8003702:	bd70      	pop	{r4, r5, r6, pc}

08003704 <__ieee754_powf>:
 8003704:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003706:	b08b      	sub	sp, #44	; 0x2c
 8003708:	9101      	str	r1, [sp, #4]
 800370a:	9f01      	ldr	r7, [sp, #4]
 800370c:	1c05      	adds	r5, r0, #0
 800370e:	007b      	lsls	r3, r7, #1
 8003710:	9003      	str	r0, [sp, #12]
 8003712:	085e      	lsrs	r6, r3, #1
 8003714:	2b00      	cmp	r3, #0
 8003716:	d10d      	bne.n	8003734 <__ieee754_powf+0x30>
 8003718:	2380      	movs	r3, #128	; 0x80
 800371a:	03db      	lsls	r3, r3, #15
 800371c:	4043      	eors	r3, r0
 800371e:	4a96      	ldr	r2, [pc, #600]	; (8003978 <__ieee754_powf+0x274>)
 8003720:	005b      	lsls	r3, r3, #1
 8003722:	4293      	cmp	r3, r2
 8003724:	d800      	bhi.n	8003728 <__ieee754_powf+0x24>
 8003726:	e319      	b.n	8003d5c <__ieee754_powf+0x658>
 8003728:	9901      	ldr	r1, [sp, #4]
 800372a:	1c28      	adds	r0, r5, #0
 800372c:	f7fc fdc6 	bl	80002bc <__aeabi_fadd>
 8003730:	b00b      	add	sp, #44	; 0x2c
 8003732:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003734:	22ff      	movs	r2, #255	; 0xff
 8003736:	0044      	lsls	r4, r0, #1
 8003738:	0864      	lsrs	r4, r4, #1
 800373a:	05d2      	lsls	r2, r2, #23
 800373c:	4294      	cmp	r4, r2
 800373e:	dcf3      	bgt.n	8003728 <__ieee754_powf+0x24>
 8003740:	23fe      	movs	r3, #254	; 0xfe
 8003742:	059b      	lsls	r3, r3, #22
 8003744:	4296      	cmp	r6, r2
 8003746:	dd06      	ble.n	8003756 <__ieee754_powf+0x52>
 8003748:	4298      	cmp	r0, r3
 800374a:	d1ed      	bne.n	8003728 <__ieee754_powf+0x24>
 800374c:	2380      	movs	r3, #128	; 0x80
 800374e:	9a01      	ldr	r2, [sp, #4]
 8003750:	03db      	lsls	r3, r3, #15
 8003752:	4053      	eors	r3, r2
 8003754:	e7e3      	b.n	800371e <__ieee754_powf+0x1a>
 8003756:	2100      	movs	r1, #0
 8003758:	9102      	str	r1, [sp, #8]
 800375a:	2800      	cmp	r0, #0
 800375c:	da22      	bge.n	80037a4 <__ieee754_powf+0xa0>
 800375e:	2197      	movs	r1, #151	; 0x97
 8003760:	05c9      	lsls	r1, r1, #23
 8003762:	428e      	cmp	r6, r1
 8003764:	da1c      	bge.n	80037a0 <__ieee754_powf+0x9c>
 8003766:	429e      	cmp	r6, r3
 8003768:	db0d      	blt.n	8003786 <__ieee754_powf+0x82>
 800376a:	2396      	movs	r3, #150	; 0x96
 800376c:	15f2      	asrs	r2, r6, #23
 800376e:	1a9a      	subs	r2, r3, r2
 8003770:	0033      	movs	r3, r6
 8003772:	4113      	asrs	r3, r2
 8003774:	0019      	movs	r1, r3
 8003776:	4091      	lsls	r1, r2
 8003778:	42b1      	cmp	r1, r6
 800377a:	d104      	bne.n	8003786 <__ieee754_powf+0x82>
 800377c:	2201      	movs	r2, #1
 800377e:	4013      	ands	r3, r2
 8003780:	1892      	adds	r2, r2, r2
 8003782:	1ad3      	subs	r3, r2, r3
 8003784:	9302      	str	r3, [sp, #8]
 8003786:	23fe      	movs	r3, #254	; 0xfe
 8003788:	059b      	lsls	r3, r3, #22
 800378a:	429e      	cmp	r6, r3
 800378c:	d11e      	bne.n	80037cc <__ieee754_powf+0xc8>
 800378e:	1c28      	adds	r0, r5, #0
 8003790:	2f00      	cmp	r7, #0
 8003792:	dacd      	bge.n	8003730 <__ieee754_powf+0x2c>
 8003794:	20fe      	movs	r0, #254	; 0xfe
 8003796:	1c29      	adds	r1, r5, #0
 8003798:	0580      	lsls	r0, r0, #22
 800379a:	f7fc ff2d 	bl	80005f8 <__aeabi_fdiv>
 800379e:	e7c7      	b.n	8003730 <__ieee754_powf+0x2c>
 80037a0:	2102      	movs	r1, #2
 80037a2:	9102      	str	r1, [sp, #8]
 80037a4:	4296      	cmp	r6, r2
 80037a6:	d1ee      	bne.n	8003786 <__ieee754_powf+0x82>
 80037a8:	429c      	cmp	r4, r3
 80037aa:	d100      	bne.n	80037ae <__ieee754_powf+0xaa>
 80037ac:	e2d6      	b.n	8003d5c <__ieee754_powf+0x658>
 80037ae:	dd04      	ble.n	80037ba <__ieee754_powf+0xb6>
 80037b0:	9801      	ldr	r0, [sp, #4]
 80037b2:	2f00      	cmp	r7, #0
 80037b4:	dabc      	bge.n	8003730 <__ieee754_powf+0x2c>
 80037b6:	2000      	movs	r0, #0
 80037b8:	e7ba      	b.n	8003730 <__ieee754_powf+0x2c>
 80037ba:	2f00      	cmp	r7, #0
 80037bc:	dafb      	bge.n	80037b6 <__ieee754_powf+0xb2>
 80037be:	2280      	movs	r2, #128	; 0x80
 80037c0:	0612      	lsls	r2, r2, #24
 80037c2:	4694      	mov	ip, r2
 80037c4:	9b01      	ldr	r3, [sp, #4]
 80037c6:	4463      	add	r3, ip
 80037c8:	0018      	movs	r0, r3
 80037ca:	e7b1      	b.n	8003730 <__ieee754_powf+0x2c>
 80037cc:	2380      	movs	r3, #128	; 0x80
 80037ce:	05db      	lsls	r3, r3, #23
 80037d0:	429f      	cmp	r7, r3
 80037d2:	d104      	bne.n	80037de <__ieee754_powf+0xda>
 80037d4:	1c29      	adds	r1, r5, #0
 80037d6:	1c28      	adds	r0, r5, #0
 80037d8:	f7fd f8d6 	bl	8000988 <__aeabi_fmul>
 80037dc:	e7a8      	b.n	8003730 <__ieee754_powf+0x2c>
 80037de:	23fc      	movs	r3, #252	; 0xfc
 80037e0:	1c28      	adds	r0, r5, #0
 80037e2:	059b      	lsls	r3, r3, #22
 80037e4:	429f      	cmp	r7, r3
 80037e6:	d104      	bne.n	80037f2 <__ieee754_powf+0xee>
 80037e8:	2d00      	cmp	r5, #0
 80037ea:	db02      	blt.n	80037f2 <__ieee754_powf+0xee>
 80037ec:	f000 faf0 	bl	8003dd0 <__ieee754_sqrtf>
 80037f0:	e79e      	b.n	8003730 <__ieee754_powf+0x2c>
 80037f2:	f000 fb66 	bl	8003ec2 <fabsf>
 80037f6:	2c00      	cmp	r4, #0
 80037f8:	d005      	beq.n	8003806 <__ieee754_powf+0x102>
 80037fa:	22fe      	movs	r2, #254	; 0xfe
 80037fc:	00ab      	lsls	r3, r5, #2
 80037fe:	089b      	lsrs	r3, r3, #2
 8003800:	0592      	lsls	r2, r2, #22
 8003802:	4293      	cmp	r3, r2
 8003804:	d11c      	bne.n	8003840 <__ieee754_powf+0x13c>
 8003806:	2f00      	cmp	r7, #0
 8003808:	da04      	bge.n	8003814 <__ieee754_powf+0x110>
 800380a:	1c01      	adds	r1, r0, #0
 800380c:	20fe      	movs	r0, #254	; 0xfe
 800380e:	0580      	lsls	r0, r0, #22
 8003810:	f7fc fef2 	bl	80005f8 <__aeabi_fdiv>
 8003814:	9b03      	ldr	r3, [sp, #12]
 8003816:	2b00      	cmp	r3, #0
 8003818:	db00      	blt.n	800381c <__ieee754_powf+0x118>
 800381a:	e789      	b.n	8003730 <__ieee754_powf+0x2c>
 800381c:	4b57      	ldr	r3, [pc, #348]	; (800397c <__ieee754_powf+0x278>)
 800381e:	18e4      	adds	r4, r4, r3
 8003820:	9b02      	ldr	r3, [sp, #8]
 8003822:	431c      	orrs	r4, r3
 8003824:	d104      	bne.n	8003830 <__ieee754_powf+0x12c>
 8003826:	1c01      	adds	r1, r0, #0
 8003828:	f7fd f9d4 	bl	8000bd4 <__aeabi_fsub>
 800382c:	1c01      	adds	r1, r0, #0
 800382e:	e7b4      	b.n	800379a <__ieee754_powf+0x96>
 8003830:	9b02      	ldr	r3, [sp, #8]
 8003832:	2b01      	cmp	r3, #1
 8003834:	d000      	beq.n	8003838 <__ieee754_powf+0x134>
 8003836:	e77b      	b.n	8003730 <__ieee754_powf+0x2c>
 8003838:	2380      	movs	r3, #128	; 0x80
 800383a:	061b      	lsls	r3, r3, #24
 800383c:	18c0      	adds	r0, r0, r3
 800383e:	e777      	b.n	8003730 <__ieee754_powf+0x2c>
 8003840:	0feb      	lsrs	r3, r5, #31
 8003842:	3b01      	subs	r3, #1
 8003844:	9306      	str	r3, [sp, #24]
 8003846:	9a06      	ldr	r2, [sp, #24]
 8003848:	9b02      	ldr	r3, [sp, #8]
 800384a:	4313      	orrs	r3, r2
 800384c:	d102      	bne.n	8003854 <__ieee754_powf+0x150>
 800384e:	1c29      	adds	r1, r5, #0
 8003850:	1c28      	adds	r0, r5, #0
 8003852:	e7e9      	b.n	8003828 <__ieee754_powf+0x124>
 8003854:	239a      	movs	r3, #154	; 0x9a
 8003856:	05db      	lsls	r3, r3, #23
 8003858:	429e      	cmp	r6, r3
 800385a:	dc00      	bgt.n	800385e <__ieee754_powf+0x15a>
 800385c:	e09e      	b.n	800399c <__ieee754_powf+0x298>
 800385e:	4b48      	ldr	r3, [pc, #288]	; (8003980 <__ieee754_powf+0x27c>)
 8003860:	429c      	cmp	r4, r3
 8003862:	dc05      	bgt.n	8003870 <__ieee754_powf+0x16c>
 8003864:	2f00      	cmp	r7, #0
 8003866:	da08      	bge.n	800387a <__ieee754_powf+0x176>
 8003868:	2000      	movs	r0, #0
 800386a:	f000 fb24 	bl	8003eb6 <__math_oflowf>
 800386e:	e75f      	b.n	8003730 <__ieee754_powf+0x2c>
 8003870:	4b44      	ldr	r3, [pc, #272]	; (8003984 <__ieee754_powf+0x280>)
 8003872:	429c      	cmp	r4, r3
 8003874:	dd05      	ble.n	8003882 <__ieee754_powf+0x17e>
 8003876:	2f00      	cmp	r7, #0
 8003878:	dcf6      	bgt.n	8003868 <__ieee754_powf+0x164>
 800387a:	2000      	movs	r0, #0
 800387c:	f000 fb15 	bl	8003eaa <__math_uflowf>
 8003880:	e756      	b.n	8003730 <__ieee754_powf+0x2c>
 8003882:	21fe      	movs	r1, #254	; 0xfe
 8003884:	0589      	lsls	r1, r1, #22
 8003886:	f7fd f9a5 	bl	8000bd4 <__aeabi_fsub>
 800388a:	493f      	ldr	r1, [pc, #252]	; (8003988 <__ieee754_powf+0x284>)
 800388c:	1c04      	adds	r4, r0, #0
 800388e:	f7fd f87b 	bl	8000988 <__aeabi_fmul>
 8003892:	493e      	ldr	r1, [pc, #248]	; (800398c <__ieee754_powf+0x288>)
 8003894:	1c05      	adds	r5, r0, #0
 8003896:	1c20      	adds	r0, r4, #0
 8003898:	f7fd f876 	bl	8000988 <__aeabi_fmul>
 800389c:	21fa      	movs	r1, #250	; 0xfa
 800389e:	1c06      	adds	r6, r0, #0
 80038a0:	0589      	lsls	r1, r1, #22
 80038a2:	1c20      	adds	r0, r4, #0
 80038a4:	f7fd f870 	bl	8000988 <__aeabi_fmul>
 80038a8:	1c01      	adds	r1, r0, #0
 80038aa:	4839      	ldr	r0, [pc, #228]	; (8003990 <__ieee754_powf+0x28c>)
 80038ac:	f7fd f992 	bl	8000bd4 <__aeabi_fsub>
 80038b0:	1c21      	adds	r1, r4, #0
 80038b2:	f7fd f869 	bl	8000988 <__aeabi_fmul>
 80038b6:	1c01      	adds	r1, r0, #0
 80038b8:	20fc      	movs	r0, #252	; 0xfc
 80038ba:	0580      	lsls	r0, r0, #22
 80038bc:	f7fd f98a 	bl	8000bd4 <__aeabi_fsub>
 80038c0:	1c21      	adds	r1, r4, #0
 80038c2:	1c07      	adds	r7, r0, #0
 80038c4:	1c20      	adds	r0, r4, #0
 80038c6:	f7fd f85f 	bl	8000988 <__aeabi_fmul>
 80038ca:	1c01      	adds	r1, r0, #0
 80038cc:	1c38      	adds	r0, r7, #0
 80038ce:	f7fd f85b 	bl	8000988 <__aeabi_fmul>
 80038d2:	4930      	ldr	r1, [pc, #192]	; (8003994 <__ieee754_powf+0x290>)
 80038d4:	f7fd f858 	bl	8000988 <__aeabi_fmul>
 80038d8:	1c01      	adds	r1, r0, #0
 80038da:	1c30      	adds	r0, r6, #0
 80038dc:	f7fd f97a 	bl	8000bd4 <__aeabi_fsub>
 80038e0:	1c01      	adds	r1, r0, #0
 80038e2:	1c06      	adds	r6, r0, #0
 80038e4:	1c28      	adds	r0, r5, #0
 80038e6:	f7fc fce9 	bl	80002bc <__aeabi_fadd>
 80038ea:	0b04      	lsrs	r4, r0, #12
 80038ec:	0324      	lsls	r4, r4, #12
 80038ee:	1c29      	adds	r1, r5, #0
 80038f0:	1c20      	adds	r0, r4, #0
 80038f2:	f7fd f96f 	bl	8000bd4 <__aeabi_fsub>
 80038f6:	1c01      	adds	r1, r0, #0
 80038f8:	1c30      	adds	r0, r6, #0
 80038fa:	f7fd f96b 	bl	8000bd4 <__aeabi_fsub>
 80038fe:	9b02      	ldr	r3, [sp, #8]
 8003900:	9a06      	ldr	r2, [sp, #24]
 8003902:	3b01      	subs	r3, #1
 8003904:	1c06      	adds	r6, r0, #0
 8003906:	4313      	orrs	r3, r2
 8003908:	d000      	beq.n	800390c <__ieee754_powf+0x208>
 800390a:	e154      	b.n	8003bb6 <__ieee754_powf+0x4b2>
 800390c:	4f22      	ldr	r7, [pc, #136]	; (8003998 <__ieee754_powf+0x294>)
 800390e:	9b01      	ldr	r3, [sp, #4]
 8003910:	9801      	ldr	r0, [sp, #4]
 8003912:	0b1d      	lsrs	r5, r3, #12
 8003914:	032d      	lsls	r5, r5, #12
 8003916:	1c29      	adds	r1, r5, #0
 8003918:	f7fd f95c 	bl	8000bd4 <__aeabi_fsub>
 800391c:	1c21      	adds	r1, r4, #0
 800391e:	f7fd f833 	bl	8000988 <__aeabi_fmul>
 8003922:	9901      	ldr	r1, [sp, #4]
 8003924:	9002      	str	r0, [sp, #8]
 8003926:	1c30      	adds	r0, r6, #0
 8003928:	f7fd f82e 	bl	8000988 <__aeabi_fmul>
 800392c:	1c01      	adds	r1, r0, #0
 800392e:	9802      	ldr	r0, [sp, #8]
 8003930:	f7fc fcc4 	bl	80002bc <__aeabi_fadd>
 8003934:	1c29      	adds	r1, r5, #0
 8003936:	1c06      	adds	r6, r0, #0
 8003938:	1c20      	adds	r0, r4, #0
 800393a:	f7fd f825 	bl	8000988 <__aeabi_fmul>
 800393e:	9003      	str	r0, [sp, #12]
 8003940:	1c01      	adds	r1, r0, #0
 8003942:	1c05      	adds	r5, r0, #0
 8003944:	1c30      	adds	r0, r6, #0
 8003946:	f7fc fcb9 	bl	80002bc <__aeabi_fadd>
 800394a:	9002      	str	r0, [sp, #8]
 800394c:	9b02      	ldr	r3, [sp, #8]
 800394e:	9304      	str	r3, [sp, #16]
 8003950:	005b      	lsls	r3, r3, #1
 8003952:	085b      	lsrs	r3, r3, #1
 8003954:	9301      	str	r3, [sp, #4]
 8003956:	9b04      	ldr	r3, [sp, #16]
 8003958:	2b00      	cmp	r3, #0
 800395a:	dc00      	bgt.n	800395e <__ieee754_powf+0x25a>
 800395c:	e160      	b.n	8003c20 <__ieee754_powf+0x51c>
 800395e:	2386      	movs	r3, #134	; 0x86
 8003960:	9a01      	ldr	r2, [sp, #4]
 8003962:	05db      	lsls	r3, r3, #23
 8003964:	429a      	cmp	r2, r3
 8003966:	dc00      	bgt.n	800396a <__ieee754_powf+0x266>
 8003968:	e128      	b.n	8003bbc <__ieee754_powf+0x4b8>
 800396a:	2100      	movs	r1, #0
 800396c:	1c38      	adds	r0, r7, #0
 800396e:	f7fc fc65 	bl	800023c <__aeabi_fcmplt>
 8003972:	1e43      	subs	r3, r0, #1
 8003974:	4198      	sbcs	r0, r3
 8003976:	e778      	b.n	800386a <__ieee754_powf+0x166>
 8003978:	ff800000 	.word	0xff800000
 800397c:	c0800000 	.word	0xc0800000
 8003980:	3f7ffff3 	.word	0x3f7ffff3
 8003984:	3f800007 	.word	0x3f800007
 8003988:	3fb8aa00 	.word	0x3fb8aa00
 800398c:	36eca570 	.word	0x36eca570
 8003990:	3eaaaaab 	.word	0x3eaaaaab
 8003994:	3fb8aa3b 	.word	0x3fb8aa3b
 8003998:	bf800000 	.word	0xbf800000
 800399c:	23ff      	movs	r3, #255	; 0xff
 800399e:	05db      	lsls	r3, r3, #23
 80039a0:	2200      	movs	r2, #0
 80039a2:	422b      	tst	r3, r5
 80039a4:	d106      	bne.n	80039b4 <__ieee754_powf+0x2b0>
 80039a6:	2197      	movs	r1, #151	; 0x97
 80039a8:	05c9      	lsls	r1, r1, #23
 80039aa:	f7fc ffed 	bl	8000988 <__aeabi_fmul>
 80039ae:	2218      	movs	r2, #24
 80039b0:	0004      	movs	r4, r0
 80039b2:	4252      	negs	r2, r2
 80039b4:	25fe      	movs	r5, #254	; 0xfe
 80039b6:	15e3      	asrs	r3, r4, #23
 80039b8:	3b7f      	subs	r3, #127	; 0x7f
 80039ba:	189b      	adds	r3, r3, r2
 80039bc:	9305      	str	r3, [sp, #20]
 80039be:	0264      	lsls	r4, r4, #9
 80039c0:	4be8      	ldr	r3, [pc, #928]	; (8003d64 <__ieee754_powf+0x660>)
 80039c2:	0a64      	lsrs	r4, r4, #9
 80039c4:	05ad      	lsls	r5, r5, #22
 80039c6:	2600      	movs	r6, #0
 80039c8:	4325      	orrs	r5, r4
 80039ca:	429c      	cmp	r4, r3
 80039cc:	dd09      	ble.n	80039e2 <__ieee754_powf+0x2de>
 80039ce:	4be6      	ldr	r3, [pc, #920]	; (8003d68 <__ieee754_powf+0x664>)
 80039d0:	3601      	adds	r6, #1
 80039d2:	429c      	cmp	r4, r3
 80039d4:	dd05      	ble.n	80039e2 <__ieee754_powf+0x2de>
 80039d6:	9b05      	ldr	r3, [sp, #20]
 80039d8:	199b      	adds	r3, r3, r6
 80039da:	2600      	movs	r6, #0
 80039dc:	9305      	str	r3, [sp, #20]
 80039de:	4be3      	ldr	r3, [pc, #908]	; (8003d6c <__ieee754_powf+0x668>)
 80039e0:	18ed      	adds	r5, r5, r3
 80039e2:	00b3      	lsls	r3, r6, #2
 80039e4:	9307      	str	r3, [sp, #28]
 80039e6:	4be2      	ldr	r3, [pc, #904]	; (8003d70 <__ieee754_powf+0x66c>)
 80039e8:	00b2      	lsls	r2, r6, #2
 80039ea:	58d3      	ldr	r3, [r2, r3]
 80039ec:	1c28      	adds	r0, r5, #0
 80039ee:	1c19      	adds	r1, r3, #0
 80039f0:	9304      	str	r3, [sp, #16]
 80039f2:	9509      	str	r5, [sp, #36]	; 0x24
 80039f4:	f7fd f8ee 	bl	8000bd4 <__aeabi_fsub>
 80039f8:	1c29      	adds	r1, r5, #0
 80039fa:	1c04      	adds	r4, r0, #0
 80039fc:	9804      	ldr	r0, [sp, #16]
 80039fe:	f7fc fc5d 	bl	80002bc <__aeabi_fadd>
 8003a02:	1c01      	adds	r1, r0, #0
 8003a04:	20fe      	movs	r0, #254	; 0xfe
 8003a06:	0580      	lsls	r0, r0, #22
 8003a08:	f7fc fdf6 	bl	80005f8 <__aeabi_fdiv>
 8003a0c:	1c01      	adds	r1, r0, #0
 8003a0e:	9008      	str	r0, [sp, #32]
 8003a10:	1c20      	adds	r0, r4, #0
 8003a12:	f7fc ffb9 	bl	8000988 <__aeabi_fmul>
 8003a16:	9003      	str	r0, [sp, #12]
 8003a18:	9b03      	ldr	r3, [sp, #12]
 8003a1a:	106d      	asrs	r5, r5, #1
 8003a1c:	0b1f      	lsrs	r7, r3, #12
 8003a1e:	2380      	movs	r3, #128	; 0x80
 8003a20:	059b      	lsls	r3, r3, #22
 8003a22:	431d      	orrs	r5, r3
 8003a24:	2380      	movs	r3, #128	; 0x80
 8003a26:	02db      	lsls	r3, r3, #11
 8003a28:	18ed      	adds	r5, r5, r3
 8003a2a:	0576      	lsls	r6, r6, #21
 8003a2c:	033f      	lsls	r7, r7, #12
 8003a2e:	19ae      	adds	r6, r5, r6
 8003a30:	1c31      	adds	r1, r6, #0
 8003a32:	1c38      	adds	r0, r7, #0
 8003a34:	f7fc ffa8 	bl	8000988 <__aeabi_fmul>
 8003a38:	1c01      	adds	r1, r0, #0
 8003a3a:	1c20      	adds	r0, r4, #0
 8003a3c:	f7fd f8ca 	bl	8000bd4 <__aeabi_fsub>
 8003a40:	9904      	ldr	r1, [sp, #16]
 8003a42:	1c04      	adds	r4, r0, #0
 8003a44:	1c30      	adds	r0, r6, #0
 8003a46:	f7fd f8c5 	bl	8000bd4 <__aeabi_fsub>
 8003a4a:	1c01      	adds	r1, r0, #0
 8003a4c:	9809      	ldr	r0, [sp, #36]	; 0x24
 8003a4e:	f7fd f8c1 	bl	8000bd4 <__aeabi_fsub>
 8003a52:	1c39      	adds	r1, r7, #0
 8003a54:	f7fc ff98 	bl	8000988 <__aeabi_fmul>
 8003a58:	1c01      	adds	r1, r0, #0
 8003a5a:	1c20      	adds	r0, r4, #0
 8003a5c:	f7fd f8ba 	bl	8000bd4 <__aeabi_fsub>
 8003a60:	9908      	ldr	r1, [sp, #32]
 8003a62:	f7fc ff91 	bl	8000988 <__aeabi_fmul>
 8003a66:	9903      	ldr	r1, [sp, #12]
 8003a68:	9004      	str	r0, [sp, #16]
 8003a6a:	1c08      	adds	r0, r1, #0
 8003a6c:	f7fc ff8c 	bl	8000988 <__aeabi_fmul>
 8003a70:	49c0      	ldr	r1, [pc, #768]	; (8003d74 <__ieee754_powf+0x670>)
 8003a72:	1c04      	adds	r4, r0, #0
 8003a74:	f7fc ff88 	bl	8000988 <__aeabi_fmul>
 8003a78:	49bf      	ldr	r1, [pc, #764]	; (8003d78 <__ieee754_powf+0x674>)
 8003a7a:	f7fc fc1f 	bl	80002bc <__aeabi_fadd>
 8003a7e:	1c21      	adds	r1, r4, #0
 8003a80:	f7fc ff82 	bl	8000988 <__aeabi_fmul>
 8003a84:	49bd      	ldr	r1, [pc, #756]	; (8003d7c <__ieee754_powf+0x678>)
 8003a86:	f7fc fc19 	bl	80002bc <__aeabi_fadd>
 8003a8a:	1c21      	adds	r1, r4, #0
 8003a8c:	f7fc ff7c 	bl	8000988 <__aeabi_fmul>
 8003a90:	49bb      	ldr	r1, [pc, #748]	; (8003d80 <__ieee754_powf+0x67c>)
 8003a92:	f7fc fc13 	bl	80002bc <__aeabi_fadd>
 8003a96:	1c21      	adds	r1, r4, #0
 8003a98:	f7fc ff76 	bl	8000988 <__aeabi_fmul>
 8003a9c:	49b9      	ldr	r1, [pc, #740]	; (8003d84 <__ieee754_powf+0x680>)
 8003a9e:	f7fc fc0d 	bl	80002bc <__aeabi_fadd>
 8003aa2:	1c21      	adds	r1, r4, #0
 8003aa4:	f7fc ff70 	bl	8000988 <__aeabi_fmul>
 8003aa8:	49b7      	ldr	r1, [pc, #732]	; (8003d88 <__ieee754_powf+0x684>)
 8003aaa:	f7fc fc07 	bl	80002bc <__aeabi_fadd>
 8003aae:	1c21      	adds	r1, r4, #0
 8003ab0:	1c05      	adds	r5, r0, #0
 8003ab2:	1c20      	adds	r0, r4, #0
 8003ab4:	f7fc ff68 	bl	8000988 <__aeabi_fmul>
 8003ab8:	1c01      	adds	r1, r0, #0
 8003aba:	1c28      	adds	r0, r5, #0
 8003abc:	f7fc ff64 	bl	8000988 <__aeabi_fmul>
 8003ac0:	1c39      	adds	r1, r7, #0
 8003ac2:	1c04      	adds	r4, r0, #0
 8003ac4:	9803      	ldr	r0, [sp, #12]
 8003ac6:	f7fc fbf9 	bl	80002bc <__aeabi_fadd>
 8003aca:	9904      	ldr	r1, [sp, #16]
 8003acc:	f7fc ff5c 	bl	8000988 <__aeabi_fmul>
 8003ad0:	1c21      	adds	r1, r4, #0
 8003ad2:	f7fc fbf3 	bl	80002bc <__aeabi_fadd>
 8003ad6:	1c39      	adds	r1, r7, #0
 8003ad8:	1c06      	adds	r6, r0, #0
 8003ada:	1c38      	adds	r0, r7, #0
 8003adc:	f7fc ff54 	bl	8000988 <__aeabi_fmul>
 8003ae0:	49aa      	ldr	r1, [pc, #680]	; (8003d8c <__ieee754_powf+0x688>)
 8003ae2:	9008      	str	r0, [sp, #32]
 8003ae4:	f7fc fbea 	bl	80002bc <__aeabi_fadd>
 8003ae8:	1c31      	adds	r1, r6, #0
 8003aea:	f7fc fbe7 	bl	80002bc <__aeabi_fadd>
 8003aee:	0b04      	lsrs	r4, r0, #12
 8003af0:	0324      	lsls	r4, r4, #12
 8003af2:	1c21      	adds	r1, r4, #0
 8003af4:	1c38      	adds	r0, r7, #0
 8003af6:	f7fc ff47 	bl	8000988 <__aeabi_fmul>
 8003afa:	49a4      	ldr	r1, [pc, #656]	; (8003d8c <__ieee754_powf+0x688>)
 8003afc:	1c05      	adds	r5, r0, #0
 8003afe:	1c20      	adds	r0, r4, #0
 8003b00:	f7fd f868 	bl	8000bd4 <__aeabi_fsub>
 8003b04:	9908      	ldr	r1, [sp, #32]
 8003b06:	f7fd f865 	bl	8000bd4 <__aeabi_fsub>
 8003b0a:	1c01      	adds	r1, r0, #0
 8003b0c:	1c30      	adds	r0, r6, #0
 8003b0e:	f7fd f861 	bl	8000bd4 <__aeabi_fsub>
 8003b12:	9903      	ldr	r1, [sp, #12]
 8003b14:	f7fc ff38 	bl	8000988 <__aeabi_fmul>
 8003b18:	1c21      	adds	r1, r4, #0
 8003b1a:	1c06      	adds	r6, r0, #0
 8003b1c:	9804      	ldr	r0, [sp, #16]
 8003b1e:	f7fc ff33 	bl	8000988 <__aeabi_fmul>
 8003b22:	1c01      	adds	r1, r0, #0
 8003b24:	1c30      	adds	r0, r6, #0
 8003b26:	f7fc fbc9 	bl	80002bc <__aeabi_fadd>
 8003b2a:	1c06      	adds	r6, r0, #0
 8003b2c:	1c01      	adds	r1, r0, #0
 8003b2e:	1c28      	adds	r0, r5, #0
 8003b30:	f7fc fbc4 	bl	80002bc <__aeabi_fadd>
 8003b34:	0b04      	lsrs	r4, r0, #12
 8003b36:	0324      	lsls	r4, r4, #12
 8003b38:	4995      	ldr	r1, [pc, #596]	; (8003d90 <__ieee754_powf+0x68c>)
 8003b3a:	1c20      	adds	r0, r4, #0
 8003b3c:	f7fc ff24 	bl	8000988 <__aeabi_fmul>
 8003b40:	1c29      	adds	r1, r5, #0
 8003b42:	9003      	str	r0, [sp, #12]
 8003b44:	1c20      	adds	r0, r4, #0
 8003b46:	f7fd f845 	bl	8000bd4 <__aeabi_fsub>
 8003b4a:	1c01      	adds	r1, r0, #0
 8003b4c:	1c30      	adds	r0, r6, #0
 8003b4e:	f7fd f841 	bl	8000bd4 <__aeabi_fsub>
 8003b52:	4990      	ldr	r1, [pc, #576]	; (8003d94 <__ieee754_powf+0x690>)
 8003b54:	f7fc ff18 	bl	8000988 <__aeabi_fmul>
 8003b58:	498f      	ldr	r1, [pc, #572]	; (8003d98 <__ieee754_powf+0x694>)
 8003b5a:	1c05      	adds	r5, r0, #0
 8003b5c:	1c20      	adds	r0, r4, #0
 8003b5e:	f7fc ff13 	bl	8000988 <__aeabi_fmul>
 8003b62:	1c01      	adds	r1, r0, #0
 8003b64:	1c28      	adds	r0, r5, #0
 8003b66:	f7fc fba9 	bl	80002bc <__aeabi_fadd>
 8003b6a:	4b8c      	ldr	r3, [pc, #560]	; (8003d9c <__ieee754_powf+0x698>)
 8003b6c:	9a07      	ldr	r2, [sp, #28]
 8003b6e:	58d1      	ldr	r1, [r2, r3]
 8003b70:	f7fc fba4 	bl	80002bc <__aeabi_fadd>
 8003b74:	1c05      	adds	r5, r0, #0
 8003b76:	9805      	ldr	r0, [sp, #20]
 8003b78:	f7fd fa10 	bl	8000f9c <__aeabi_i2f>
 8003b7c:	4b88      	ldr	r3, [pc, #544]	; (8003da0 <__ieee754_powf+0x69c>)
 8003b7e:	9a07      	ldr	r2, [sp, #28]
 8003b80:	1c06      	adds	r6, r0, #0
 8003b82:	58d7      	ldr	r7, [r2, r3]
 8003b84:	1c29      	adds	r1, r5, #0
 8003b86:	9803      	ldr	r0, [sp, #12]
 8003b88:	f7fc fb98 	bl	80002bc <__aeabi_fadd>
 8003b8c:	1c39      	adds	r1, r7, #0
 8003b8e:	f7fc fb95 	bl	80002bc <__aeabi_fadd>
 8003b92:	1c31      	adds	r1, r6, #0
 8003b94:	f7fc fb92 	bl	80002bc <__aeabi_fadd>
 8003b98:	0b04      	lsrs	r4, r0, #12
 8003b9a:	0324      	lsls	r4, r4, #12
 8003b9c:	1c31      	adds	r1, r6, #0
 8003b9e:	1c20      	adds	r0, r4, #0
 8003ba0:	f7fd f818 	bl	8000bd4 <__aeabi_fsub>
 8003ba4:	1c39      	adds	r1, r7, #0
 8003ba6:	f7fd f815 	bl	8000bd4 <__aeabi_fsub>
 8003baa:	9903      	ldr	r1, [sp, #12]
 8003bac:	f7fd f812 	bl	8000bd4 <__aeabi_fsub>
 8003bb0:	1c01      	adds	r1, r0, #0
 8003bb2:	1c28      	adds	r0, r5, #0
 8003bb4:	e6a1      	b.n	80038fa <__ieee754_powf+0x1f6>
 8003bb6:	27fe      	movs	r7, #254	; 0xfe
 8003bb8:	05bf      	lsls	r7, r7, #22
 8003bba:	e6a8      	b.n	800390e <__ieee754_powf+0x20a>
 8003bbc:	9a01      	ldr	r2, [sp, #4]
 8003bbe:	429a      	cmp	r2, r3
 8003bc0:	d146      	bne.n	8003c50 <__ieee754_powf+0x54c>
 8003bc2:	4978      	ldr	r1, [pc, #480]	; (8003da4 <__ieee754_powf+0x6a0>)
 8003bc4:	1c30      	adds	r0, r6, #0
 8003bc6:	f7fc fb79 	bl	80002bc <__aeabi_fadd>
 8003bca:	1c29      	adds	r1, r5, #0
 8003bcc:	1c04      	adds	r4, r0, #0
 8003bce:	9802      	ldr	r0, [sp, #8]
 8003bd0:	f7fd f800 	bl	8000bd4 <__aeabi_fsub>
 8003bd4:	1c01      	adds	r1, r0, #0
 8003bd6:	1c20      	adds	r0, r4, #0
 8003bd8:	f7fc fb44 	bl	8000264 <__aeabi_fcmpgt>
 8003bdc:	2800      	cmp	r0, #0
 8003bde:	d000      	beq.n	8003be2 <__ieee754_powf+0x4de>
 8003be0:	e6c3      	b.n	800396a <__ieee754_powf+0x266>
 8003be2:	2480      	movs	r4, #128	; 0x80
 8003be4:	0424      	lsls	r4, r4, #16
 8003be6:	0020      	movs	r0, r4
 8003be8:	9b01      	ldr	r3, [sp, #4]
 8003bea:	4a6f      	ldr	r2, [pc, #444]	; (8003da8 <__ieee754_powf+0x6a4>)
 8003bec:	15db      	asrs	r3, r3, #23
 8003bee:	3b7e      	subs	r3, #126	; 0x7e
 8003bf0:	4118      	asrs	r0, r3
 8003bf2:	9b02      	ldr	r3, [sp, #8]
 8003bf4:	18c0      	adds	r0, r0, r3
 8003bf6:	15c3      	asrs	r3, r0, #23
 8003bf8:	b2db      	uxtb	r3, r3
 8003bfa:	3b7f      	subs	r3, #127	; 0x7f
 8003bfc:	411a      	asrs	r2, r3
 8003bfe:	0001      	movs	r1, r0
 8003c00:	4391      	bics	r1, r2
 8003c02:	2217      	movs	r2, #23
 8003c04:	0240      	lsls	r0, r0, #9
 8003c06:	0a40      	lsrs	r0, r0, #9
 8003c08:	1ad3      	subs	r3, r2, r3
 8003c0a:	4304      	orrs	r4, r0
 8003c0c:	411c      	asrs	r4, r3
 8003c0e:	9b04      	ldr	r3, [sp, #16]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	da00      	bge.n	8003c16 <__ieee754_powf+0x512>
 8003c14:	4264      	negs	r4, r4
 8003c16:	1c28      	adds	r0, r5, #0
 8003c18:	f7fc ffdc 	bl	8000bd4 <__aeabi_fsub>
 8003c1c:	9003      	str	r0, [sp, #12]
 8003c1e:	e01d      	b.n	8003c5c <__ieee754_powf+0x558>
 8003c20:	4b62      	ldr	r3, [pc, #392]	; (8003dac <__ieee754_powf+0x6a8>)
 8003c22:	9a01      	ldr	r2, [sp, #4]
 8003c24:	429a      	cmp	r2, r3
 8003c26:	dd06      	ble.n	8003c36 <__ieee754_powf+0x532>
 8003c28:	2100      	movs	r1, #0
 8003c2a:	1c38      	adds	r0, r7, #0
 8003c2c:	f7fc fb06 	bl	800023c <__aeabi_fcmplt>
 8003c30:	1e43      	subs	r3, r0, #1
 8003c32:	4198      	sbcs	r0, r3
 8003c34:	e622      	b.n	800387c <__ieee754_powf+0x178>
 8003c36:	9a01      	ldr	r2, [sp, #4]
 8003c38:	429a      	cmp	r2, r3
 8003c3a:	d109      	bne.n	8003c50 <__ieee754_powf+0x54c>
 8003c3c:	1c29      	adds	r1, r5, #0
 8003c3e:	9802      	ldr	r0, [sp, #8]
 8003c40:	f7fc ffc8 	bl	8000bd4 <__aeabi_fsub>
 8003c44:	1c31      	adds	r1, r6, #0
 8003c46:	f7fc fb17 	bl	8000278 <__aeabi_fcmpge>
 8003c4a:	2800      	cmp	r0, #0
 8003c4c:	d0c9      	beq.n	8003be2 <__ieee754_powf+0x4de>
 8003c4e:	e7eb      	b.n	8003c28 <__ieee754_powf+0x524>
 8003c50:	23fc      	movs	r3, #252	; 0xfc
 8003c52:	9a01      	ldr	r2, [sp, #4]
 8003c54:	2400      	movs	r4, #0
 8003c56:	059b      	lsls	r3, r3, #22
 8003c58:	429a      	cmp	r2, r3
 8003c5a:	dcc2      	bgt.n	8003be2 <__ieee754_powf+0x4de>
 8003c5c:	1c31      	adds	r1, r6, #0
 8003c5e:	9803      	ldr	r0, [sp, #12]
 8003c60:	f7fc fb2c 	bl	80002bc <__aeabi_fadd>
 8003c64:	0b05      	lsrs	r5, r0, #12
 8003c66:	032d      	lsls	r5, r5, #12
 8003c68:	4951      	ldr	r1, [pc, #324]	; (8003db0 <__ieee754_powf+0x6ac>)
 8003c6a:	1c28      	adds	r0, r5, #0
 8003c6c:	f7fc fe8c 	bl	8000988 <__aeabi_fmul>
 8003c70:	9903      	ldr	r1, [sp, #12]
 8003c72:	9001      	str	r0, [sp, #4]
 8003c74:	1c28      	adds	r0, r5, #0
 8003c76:	f7fc ffad 	bl	8000bd4 <__aeabi_fsub>
 8003c7a:	1c01      	adds	r1, r0, #0
 8003c7c:	1c30      	adds	r0, r6, #0
 8003c7e:	f7fc ffa9 	bl	8000bd4 <__aeabi_fsub>
 8003c82:	494c      	ldr	r1, [pc, #304]	; (8003db4 <__ieee754_powf+0x6b0>)
 8003c84:	f7fc fe80 	bl	8000988 <__aeabi_fmul>
 8003c88:	494b      	ldr	r1, [pc, #300]	; (8003db8 <__ieee754_powf+0x6b4>)
 8003c8a:	1c06      	adds	r6, r0, #0
 8003c8c:	1c28      	adds	r0, r5, #0
 8003c8e:	f7fc fe7b 	bl	8000988 <__aeabi_fmul>
 8003c92:	1c01      	adds	r1, r0, #0
 8003c94:	1c30      	adds	r0, r6, #0
 8003c96:	f7fc fb11 	bl	80002bc <__aeabi_fadd>
 8003c9a:	1c06      	adds	r6, r0, #0
 8003c9c:	1c01      	adds	r1, r0, #0
 8003c9e:	9801      	ldr	r0, [sp, #4]
 8003ca0:	f7fc fb0c 	bl	80002bc <__aeabi_fadd>
 8003ca4:	9901      	ldr	r1, [sp, #4]
 8003ca6:	1c05      	adds	r5, r0, #0
 8003ca8:	f7fc ff94 	bl	8000bd4 <__aeabi_fsub>
 8003cac:	1c01      	adds	r1, r0, #0
 8003cae:	1c30      	adds	r0, r6, #0
 8003cb0:	f7fc ff90 	bl	8000bd4 <__aeabi_fsub>
 8003cb4:	1c29      	adds	r1, r5, #0
 8003cb6:	9001      	str	r0, [sp, #4]
 8003cb8:	1c28      	adds	r0, r5, #0
 8003cba:	f7fc fe65 	bl	8000988 <__aeabi_fmul>
 8003cbe:	493f      	ldr	r1, [pc, #252]	; (8003dbc <__ieee754_powf+0x6b8>)
 8003cc0:	1c06      	adds	r6, r0, #0
 8003cc2:	f7fc fe61 	bl	8000988 <__aeabi_fmul>
 8003cc6:	493e      	ldr	r1, [pc, #248]	; (8003dc0 <__ieee754_powf+0x6bc>)
 8003cc8:	f7fc ff84 	bl	8000bd4 <__aeabi_fsub>
 8003ccc:	1c31      	adds	r1, r6, #0
 8003cce:	f7fc fe5b 	bl	8000988 <__aeabi_fmul>
 8003cd2:	493c      	ldr	r1, [pc, #240]	; (8003dc4 <__ieee754_powf+0x6c0>)
 8003cd4:	f7fc faf2 	bl	80002bc <__aeabi_fadd>
 8003cd8:	1c31      	adds	r1, r6, #0
 8003cda:	f7fc fe55 	bl	8000988 <__aeabi_fmul>
 8003cde:	493a      	ldr	r1, [pc, #232]	; (8003dc8 <__ieee754_powf+0x6c4>)
 8003ce0:	f7fc ff78 	bl	8000bd4 <__aeabi_fsub>
 8003ce4:	1c31      	adds	r1, r6, #0
 8003ce6:	f7fc fe4f 	bl	8000988 <__aeabi_fmul>
 8003cea:	4938      	ldr	r1, [pc, #224]	; (8003dcc <__ieee754_powf+0x6c8>)
 8003cec:	f7fc fae6 	bl	80002bc <__aeabi_fadd>
 8003cf0:	1c31      	adds	r1, r6, #0
 8003cf2:	f7fc fe49 	bl	8000988 <__aeabi_fmul>
 8003cf6:	1c01      	adds	r1, r0, #0
 8003cf8:	1c28      	adds	r0, r5, #0
 8003cfa:	f7fc ff6b 	bl	8000bd4 <__aeabi_fsub>
 8003cfe:	1c06      	adds	r6, r0, #0
 8003d00:	1c01      	adds	r1, r0, #0
 8003d02:	1c28      	adds	r0, r5, #0
 8003d04:	f7fc fe40 	bl	8000988 <__aeabi_fmul>
 8003d08:	2180      	movs	r1, #128	; 0x80
 8003d0a:	9002      	str	r0, [sp, #8]
 8003d0c:	05c9      	lsls	r1, r1, #23
 8003d0e:	1c30      	adds	r0, r6, #0
 8003d10:	f7fc ff60 	bl	8000bd4 <__aeabi_fsub>
 8003d14:	1c01      	adds	r1, r0, #0
 8003d16:	9802      	ldr	r0, [sp, #8]
 8003d18:	f7fc fc6e 	bl	80005f8 <__aeabi_fdiv>
 8003d1c:	9901      	ldr	r1, [sp, #4]
 8003d1e:	1c06      	adds	r6, r0, #0
 8003d20:	1c28      	adds	r0, r5, #0
 8003d22:	f7fc fe31 	bl	8000988 <__aeabi_fmul>
 8003d26:	9901      	ldr	r1, [sp, #4]
 8003d28:	f7fc fac8 	bl	80002bc <__aeabi_fadd>
 8003d2c:	1c01      	adds	r1, r0, #0
 8003d2e:	1c30      	adds	r0, r6, #0
 8003d30:	f7fc ff50 	bl	8000bd4 <__aeabi_fsub>
 8003d34:	1c29      	adds	r1, r5, #0
 8003d36:	f7fc ff4d 	bl	8000bd4 <__aeabi_fsub>
 8003d3a:	1c01      	adds	r1, r0, #0
 8003d3c:	20fe      	movs	r0, #254	; 0xfe
 8003d3e:	0580      	lsls	r0, r0, #22
 8003d40:	f7fc ff48 	bl	8000bd4 <__aeabi_fsub>
 8003d44:	05e3      	lsls	r3, r4, #23
 8003d46:	181b      	adds	r3, r3, r0
 8003d48:	15da      	asrs	r2, r3, #23
 8003d4a:	2a00      	cmp	r2, #0
 8003d4c:	dc04      	bgt.n	8003d58 <__ieee754_powf+0x654>
 8003d4e:	0021      	movs	r1, r4
 8003d50:	f000 f8c4 	bl	8003edc <scalbnf>
 8003d54:	1c39      	adds	r1, r7, #0
 8003d56:	e53f      	b.n	80037d8 <__ieee754_powf+0xd4>
 8003d58:	1c18      	adds	r0, r3, #0
 8003d5a:	e7fb      	b.n	8003d54 <__ieee754_powf+0x650>
 8003d5c:	20fe      	movs	r0, #254	; 0xfe
 8003d5e:	0580      	lsls	r0, r0, #22
 8003d60:	e4e6      	b.n	8003730 <__ieee754_powf+0x2c>
 8003d62:	46c0      	nop			; (mov r8, r8)
 8003d64:	001cc471 	.word	0x001cc471
 8003d68:	005db3d6 	.word	0x005db3d6
 8003d6c:	ff800000 	.word	0xff800000
 8003d70:	080040a8 	.word	0x080040a8
 8003d74:	3e53f142 	.word	0x3e53f142
 8003d78:	3e6c3255 	.word	0x3e6c3255
 8003d7c:	3e8ba305 	.word	0x3e8ba305
 8003d80:	3eaaaaab 	.word	0x3eaaaaab
 8003d84:	3edb6db7 	.word	0x3edb6db7
 8003d88:	3f19999a 	.word	0x3f19999a
 8003d8c:	40400000 	.word	0x40400000
 8003d90:	3f763800 	.word	0x3f763800
 8003d94:	3f76384f 	.word	0x3f76384f
 8003d98:	369dc3a0 	.word	0x369dc3a0
 8003d9c:	080040b8 	.word	0x080040b8
 8003da0:	080040b0 	.word	0x080040b0
 8003da4:	3338aa3c 	.word	0x3338aa3c
 8003da8:	007fffff 	.word	0x007fffff
 8003dac:	43160000 	.word	0x43160000
 8003db0:	3f317200 	.word	0x3f317200
 8003db4:	3f317218 	.word	0x3f317218
 8003db8:	35bfbe8c 	.word	0x35bfbe8c
 8003dbc:	3331bb4c 	.word	0x3331bb4c
 8003dc0:	35ddea0e 	.word	0x35ddea0e
 8003dc4:	388ab355 	.word	0x388ab355
 8003dc8:	3b360b61 	.word	0x3b360b61
 8003dcc:	3e2aaaab 	.word	0x3e2aaaab

08003dd0 <__ieee754_sqrtf>:
 8003dd0:	0042      	lsls	r2, r0, #1
 8003dd2:	0003      	movs	r3, r0
 8003dd4:	b570      	push	{r4, r5, r6, lr}
 8003dd6:	1c04      	adds	r4, r0, #0
 8003dd8:	20ff      	movs	r0, #255	; 0xff
 8003dda:	0852      	lsrs	r2, r2, #1
 8003ddc:	05c0      	lsls	r0, r0, #23
 8003dde:	4282      	cmp	r2, r0
 8003de0:	d30a      	bcc.n	8003df8 <__ieee754_sqrtf+0x28>
 8003de2:	1c21      	adds	r1, r4, #0
 8003de4:	1c20      	adds	r0, r4, #0
 8003de6:	f7fc fdcf 	bl	8000988 <__aeabi_fmul>
 8003dea:	1c01      	adds	r1, r0, #0
 8003dec:	1c20      	adds	r0, r4, #0
 8003dee:	f7fc fa65 	bl	80002bc <__aeabi_fadd>
 8003df2:	1c04      	adds	r4, r0, #0
 8003df4:	1c20      	adds	r0, r4, #0
 8003df6:	bd70      	pop	{r4, r5, r6, pc}
 8003df8:	2a00      	cmp	r2, #0
 8003dfa:	d0fb      	beq.n	8003df4 <__ieee754_sqrtf+0x24>
 8003dfc:	2c00      	cmp	r4, #0
 8003dfe:	da07      	bge.n	8003e10 <__ieee754_sqrtf+0x40>
 8003e00:	1c21      	adds	r1, r4, #0
 8003e02:	1c20      	adds	r0, r4, #0
 8003e04:	f7fc fee6 	bl	8000bd4 <__aeabi_fsub>
 8003e08:	1c01      	adds	r1, r0, #0
 8003e0a:	f7fc fbf5 	bl	80005f8 <__aeabi_fdiv>
 8003e0e:	e7f0      	b.n	8003df2 <__ieee754_sqrtf+0x22>
 8003e10:	0022      	movs	r2, r4
 8003e12:	15e1      	asrs	r1, r4, #23
 8003e14:	4002      	ands	r2, r0
 8003e16:	4204      	tst	r4, r0
 8003e18:	d02e      	beq.n	8003e78 <__ieee754_sqrtf+0xa8>
 8003e1a:	2280      	movs	r2, #128	; 0x80
 8003e1c:	000c      	movs	r4, r1
 8003e1e:	025b      	lsls	r3, r3, #9
 8003e20:	0a5b      	lsrs	r3, r3, #9
 8003e22:	0412      	lsls	r2, r2, #16
 8003e24:	3c7f      	subs	r4, #127	; 0x7f
 8003e26:	4313      	orrs	r3, r2
 8003e28:	07ca      	lsls	r2, r1, #31
 8003e2a:	d400      	bmi.n	8003e2e <__ieee754_sqrtf+0x5e>
 8003e2c:	005b      	lsls	r3, r3, #1
 8003e2e:	2200      	movs	r2, #0
 8003e30:	2180      	movs	r1, #128	; 0x80
 8003e32:	2019      	movs	r0, #25
 8003e34:	0016      	movs	r6, r2
 8003e36:	1064      	asrs	r4, r4, #1
 8003e38:	005b      	lsls	r3, r3, #1
 8003e3a:	0449      	lsls	r1, r1, #17
 8003e3c:	1875      	adds	r5, r6, r1
 8003e3e:	429d      	cmp	r5, r3
 8003e40:	dc02      	bgt.n	8003e48 <__ieee754_sqrtf+0x78>
 8003e42:	186e      	adds	r6, r5, r1
 8003e44:	1b5b      	subs	r3, r3, r5
 8003e46:	1852      	adds	r2, r2, r1
 8003e48:	3801      	subs	r0, #1
 8003e4a:	005b      	lsls	r3, r3, #1
 8003e4c:	0849      	lsrs	r1, r1, #1
 8003e4e:	2800      	cmp	r0, #0
 8003e50:	d1f4      	bne.n	8003e3c <__ieee754_sqrtf+0x6c>
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d002      	beq.n	8003e5c <__ieee754_sqrtf+0x8c>
 8003e56:	2301      	movs	r3, #1
 8003e58:	3201      	adds	r2, #1
 8003e5a:	439a      	bics	r2, r3
 8003e5c:	23fc      	movs	r3, #252	; 0xfc
 8003e5e:	1052      	asrs	r2, r2, #1
 8003e60:	059b      	lsls	r3, r3, #22
 8003e62:	18d2      	adds	r2, r2, r3
 8003e64:	05e4      	lsls	r4, r4, #23
 8003e66:	18a4      	adds	r4, r4, r2
 8003e68:	e7c4      	b.n	8003df4 <__ieee754_sqrtf+0x24>
 8003e6a:	005b      	lsls	r3, r3, #1
 8003e6c:	3201      	adds	r2, #1
 8003e6e:	4203      	tst	r3, r0
 8003e70:	d0fb      	beq.n	8003e6a <__ieee754_sqrtf+0x9a>
 8003e72:	3a01      	subs	r2, #1
 8003e74:	1a89      	subs	r1, r1, r2
 8003e76:	e7d0      	b.n	8003e1a <__ieee754_sqrtf+0x4a>
 8003e78:	2080      	movs	r0, #128	; 0x80
 8003e7a:	0400      	lsls	r0, r0, #16
 8003e7c:	e7f7      	b.n	8003e6e <__ieee754_sqrtf+0x9e>

08003e7e <with_errnof>:
 8003e7e:	b570      	push	{r4, r5, r6, lr}
 8003e80:	000d      	movs	r5, r1
 8003e82:	1c04      	adds	r4, r0, #0
 8003e84:	f7ff fb9c 	bl	80035c0 <__errno>
 8003e88:	6005      	str	r5, [r0, #0]
 8003e8a:	1c20      	adds	r0, r4, #0
 8003e8c:	bd70      	pop	{r4, r5, r6, pc}

08003e8e <xflowf>:
 8003e8e:	b510      	push	{r4, lr}
 8003e90:	1c0b      	adds	r3, r1, #0
 8003e92:	2800      	cmp	r0, #0
 8003e94:	d002      	beq.n	8003e9c <xflowf+0xe>
 8003e96:	2380      	movs	r3, #128	; 0x80
 8003e98:	061b      	lsls	r3, r3, #24
 8003e9a:	18cb      	adds	r3, r1, r3
 8003e9c:	1c18      	adds	r0, r3, #0
 8003e9e:	f7fc fd73 	bl	8000988 <__aeabi_fmul>
 8003ea2:	2122      	movs	r1, #34	; 0x22
 8003ea4:	f7ff ffeb 	bl	8003e7e <with_errnof>
 8003ea8:	bd10      	pop	{r4, pc}

08003eaa <__math_uflowf>:
 8003eaa:	2180      	movs	r1, #128	; 0x80
 8003eac:	b510      	push	{r4, lr}
 8003eae:	0549      	lsls	r1, r1, #21
 8003eb0:	f7ff ffed 	bl	8003e8e <xflowf>
 8003eb4:	bd10      	pop	{r4, pc}

08003eb6 <__math_oflowf>:
 8003eb6:	21e0      	movs	r1, #224	; 0xe0
 8003eb8:	b510      	push	{r4, lr}
 8003eba:	05c9      	lsls	r1, r1, #23
 8003ebc:	f7ff ffe7 	bl	8003e8e <xflowf>
 8003ec0:	bd10      	pop	{r4, pc}

08003ec2 <fabsf>:
 8003ec2:	0040      	lsls	r0, r0, #1
 8003ec4:	0840      	lsrs	r0, r0, #1
 8003ec6:	4770      	bx	lr

08003ec8 <finitef>:
 8003ec8:	22ff      	movs	r2, #255	; 0xff
 8003eca:	0043      	lsls	r3, r0, #1
 8003ecc:	085b      	lsrs	r3, r3, #1
 8003ece:	2001      	movs	r0, #1
 8003ed0:	05d2      	lsls	r2, r2, #23
 8003ed2:	4293      	cmp	r3, r2
 8003ed4:	db00      	blt.n	8003ed8 <finitef+0x10>
 8003ed6:	2000      	movs	r0, #0
 8003ed8:	4770      	bx	lr
	...

08003edc <scalbnf>:
 8003edc:	0043      	lsls	r3, r0, #1
 8003ede:	b570      	push	{r4, r5, r6, lr}
 8003ee0:	0002      	movs	r2, r0
 8003ee2:	000c      	movs	r4, r1
 8003ee4:	085d      	lsrs	r5, r3, #1
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d006      	beq.n	8003ef8 <scalbnf+0x1c>
 8003eea:	21ff      	movs	r1, #255	; 0xff
 8003eec:	05c9      	lsls	r1, r1, #23
 8003eee:	428d      	cmp	r5, r1
 8003ef0:	d303      	bcc.n	8003efa <scalbnf+0x1e>
 8003ef2:	1c01      	adds	r1, r0, #0
 8003ef4:	f7fc f9e2 	bl	80002bc <__aeabi_fadd>
 8003ef8:	bd70      	pop	{r4, r5, r6, pc}
 8003efa:	4208      	tst	r0, r1
 8003efc:	d116      	bne.n	8003f2c <scalbnf+0x50>
 8003efe:	2198      	movs	r1, #152	; 0x98
 8003f00:	05c9      	lsls	r1, r1, #23
 8003f02:	f7fc fd41 	bl	8000988 <__aeabi_fmul>
 8003f06:	4b1b      	ldr	r3, [pc, #108]	; (8003f74 <scalbnf+0x98>)
 8003f08:	429c      	cmp	r4, r3
 8003f0a:	db29      	blt.n	8003f60 <scalbnf+0x84>
 8003f0c:	0002      	movs	r2, r0
 8003f0e:	15c3      	asrs	r3, r0, #23
 8003f10:	b2db      	uxtb	r3, r3
 8003f12:	3b19      	subs	r3, #25
 8003f14:	191b      	adds	r3, r3, r4
 8003f16:	2bfe      	cmp	r3, #254	; 0xfe
 8003f18:	dd0a      	ble.n	8003f30 <scalbnf+0x54>
 8003f1a:	4b17      	ldr	r3, [pc, #92]	; (8003f78 <scalbnf+0x9c>)
 8003f1c:	2800      	cmp	r0, #0
 8003f1e:	da00      	bge.n	8003f22 <scalbnf+0x46>
 8003f20:	4b16      	ldr	r3, [pc, #88]	; (8003f7c <scalbnf+0xa0>)
 8003f22:	4915      	ldr	r1, [pc, #84]	; (8003f78 <scalbnf+0x9c>)
 8003f24:	1c18      	adds	r0, r3, #0
 8003f26:	f7fc fd2f 	bl	8000988 <__aeabi_fmul>
 8003f2a:	e7e5      	b.n	8003ef8 <scalbnf+0x1c>
 8003f2c:	0e1b      	lsrs	r3, r3, #24
 8003f2e:	e7f1      	b.n	8003f14 <scalbnf+0x38>
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	dd04      	ble.n	8003f3e <scalbnf+0x62>
 8003f34:	4812      	ldr	r0, [pc, #72]	; (8003f80 <scalbnf+0xa4>)
 8003f36:	4002      	ands	r2, r0
 8003f38:	05d8      	lsls	r0, r3, #23
 8003f3a:	4310      	orrs	r0, r2
 8003f3c:	e7dc      	b.n	8003ef8 <scalbnf+0x1c>
 8003f3e:	0019      	movs	r1, r3
 8003f40:	3116      	adds	r1, #22
 8003f42:	da0f      	bge.n	8003f64 <scalbnf+0x88>
 8003f44:	4a0f      	ldr	r2, [pc, #60]	; (8003f84 <scalbnf+0xa8>)
 8003f46:	0fc3      	lsrs	r3, r0, #31
 8003f48:	4294      	cmp	r4, r2
 8003f4a:	dd05      	ble.n	8003f58 <scalbnf+0x7c>
 8003f4c:	480a      	ldr	r0, [pc, #40]	; (8003f78 <scalbnf+0x9c>)
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d000      	beq.n	8003f54 <scalbnf+0x78>
 8003f52:	480a      	ldr	r0, [pc, #40]	; (8003f7c <scalbnf+0xa0>)
 8003f54:	4908      	ldr	r1, [pc, #32]	; (8003f78 <scalbnf+0x9c>)
 8003f56:	e7e6      	b.n	8003f26 <scalbnf+0x4a>
 8003f58:	480b      	ldr	r0, [pc, #44]	; (8003f88 <scalbnf+0xac>)
 8003f5a:	2b00      	cmp	r3, #0
 8003f5c:	d000      	beq.n	8003f60 <scalbnf+0x84>
 8003f5e:	480b      	ldr	r0, [pc, #44]	; (8003f8c <scalbnf+0xb0>)
 8003f60:	4909      	ldr	r1, [pc, #36]	; (8003f88 <scalbnf+0xac>)
 8003f62:	e7e0      	b.n	8003f26 <scalbnf+0x4a>
 8003f64:	21cc      	movs	r1, #204	; 0xcc
 8003f66:	3319      	adds	r3, #25
 8003f68:	05d8      	lsls	r0, r3, #23
 8003f6a:	4b05      	ldr	r3, [pc, #20]	; (8003f80 <scalbnf+0xa4>)
 8003f6c:	0589      	lsls	r1, r1, #22
 8003f6e:	401a      	ands	r2, r3
 8003f70:	4310      	orrs	r0, r2
 8003f72:	e7d8      	b.n	8003f26 <scalbnf+0x4a>
 8003f74:	ffff3cb0 	.word	0xffff3cb0
 8003f78:	7149f2ca 	.word	0x7149f2ca
 8003f7c:	f149f2ca 	.word	0xf149f2ca
 8003f80:	807fffff 	.word	0x807fffff
 8003f84:	0000c350 	.word	0x0000c350
 8003f88:	0da24260 	.word	0x0da24260
 8003f8c:	8da24260 	.word	0x8da24260

08003f90 <_init>:
 8003f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f92:	46c0      	nop			; (mov r8, r8)
 8003f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f96:	bc08      	pop	{r3}
 8003f98:	469e      	mov	lr, r3
 8003f9a:	4770      	bx	lr

08003f9c <_fini>:
 8003f9c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f9e:	46c0      	nop			; (mov r8, r8)
 8003fa0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003fa2:	bc08      	pop	{r3}
 8003fa4:	469e      	mov	lr, r3
 8003fa6:	4770      	bx	lr
