# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab5.srcs/sources_1/imports/lab5/core" --include "../../../../lab5.srcs/sources_1/imports/lab5/auxillary" \
"../../../../lab5.srcs/sources_1/imports/lab5/core/CtrlUnit.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/core/FU_ALU.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/core/FU_div.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/core/FU_jump.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/core/FU_mem.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/core/FU_mul.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/core/ImmGen.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/common/MUX2T1_32.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/common/MUX8T1_32.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/core/RAM_B.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/common/REG32.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/core/REG_IF_IS.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/core/ROM_D.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/core/RV32core.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/core/Regs.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/common/add_32.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/auxillary/btn_scan.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/common/cmp_32.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/auxillary/debug_clk.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/auxillary/debug_ctrl.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/auxillary/display.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/auxillary/my_clk_gen.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/auxillary/parallel2serial.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/auxillary/top.v" \
"../../../../lab5.srcs/sources_1/imports/lab5/auxillary/uart_buffer.v" \
"../../../../lab5.srcs/sim_1/imports/sim/sim_top.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
