$date
	Sat Nov 10 09:06:22 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module t_Prob_5_38a $end
$var wire 2 ! next_state [1:0] $end
$var reg 1 " clk $end
$var reg 1 # reset_b $end
$var reg 1 $ x_in $end
$scope module M0 $end
$var wire 1 " clock $end
$var wire 1 # reset_b $end
$var wire 1 $ x_in $end
$var reg 2 % next_state [1:0] $end
$var reg 2 & state [1:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#2
b0 !
b0 %
1#
0$
#3
b0 &
0#
#4
1#
#5
1"
#10
0"
#15
1"
#20
b1 !
b1 %
0"
1$
#25
b11 !
b11 %
b1 &
1"
#30
0"
#35
b10 !
b10 %
b11 &
1"
#40
0"
#45
b0 !
b0 %
b10 &
1"
#50
0"
#55
b1 !
b1 %
b0 &
1"
#60
b0 !
b0 %
0"
0$
#65
1"
#70
0"
#75
1"
#80
b1 !
b1 %
0"
1$
#85
b11 !
b11 %
b1 &
1"
#90
b1 !
b1 %
0"
0$
#95
1"
#100
0"
#105
1"
#110
b11 !
b11 %
0"
1$
#115
b10 !
b10 %
b11 &
1"
#120
b11 !
b11 %
0"
0$
#125
1"
#130
0"
#135
1"
#140
b10 !
b10 %
0"
1$
#145
b0 !
b0 %
b10 &
1"
#150
b10 !
b10 %
0"
0$
#155
1"
#160
0"
#165
1"
#170
b0 !
b0 %
0"
1$
#175
b1 !
b1 %
b0 &
1"
#180
0"
#185
b11 !
b11 %
b1 &
1"
#190
0"
#195
b10 !
b10 %
b11 &
1"
#200
0"
#205
b0 !
b0 %
b10 &
1"
#210
0"
#215
b1 !
b1 %
b0 &
1"
#220
0"
#225
b11 !
b11 %
b1 &
1"
#230
0"
#235
b10 !
b10 %
b11 &
1"
#240
0"
#245
b0 !
b0 %
b10 &
1"
#250
0"
#255
b1 !
b1 %
b0 &
1"
#260
0"
#265
b11 !
b11 %
b1 &
1"
#270
0"
#275
b10 !
b10 %
b11 &
1"
#280
0"
#285
b0 !
b0 %
b10 &
1"
#290
0"
#295
b1 !
b1 %
b0 &
1"
#300
0"
#305
b11 !
b11 %
b1 &
1"
#310
0"
#315
b10 !
b10 %
b11 &
1"
#320
0"
#325
b0 !
b0 %
b10 &
1"
#330
0"
#335
b1 !
b1 %
b0 &
1"
#340
0"
#345
b11 !
b11 %
b1 &
1"
#350
0"
