<boards>
  <board>
    <id>CY8CKIT-062-BLE</id>
    <category>PSoC&#8482; 6 BSPs</category>
    <board_uri>https://github.com/cypresssemiconductorco/TARGET_CY8CKIT-062-BLE</board_uri>
    <chips>
      <mcu>CY8C6347BZI-BLD53</mcu>
    </chips>
    <name>CY8CKIT-062-BLE</name>
    <summary>The PSoC&#8482; 6 BLE Pioneer Kit is a low-cost hardware platform that enables design and debug of the PSoC&#8482; 63 Line (CY8C6347BZI-BLD53).</summary>
    <prov_capabilities>adc arduino ble capsense capsense_button capsense_linear_slider cat1 comp cy8ckit_062_ble dac dma flash_1024k fram hal i2c i2s j2 led low_power lptimer mcu_gp memory memory_qspi multi_core nor_flash opamp pdm psoc6 qspi rgb_led rtc smart_io spi sram_288k std_crypto switch uart udb</prov_capabilities>
    <description><![CDATA[
        <div class="category">Kit Features:</div><ul>
        <li>BLE v5.0</li>
        <li>Serial memory interface</li>
        <li>PDM-PCM digital microphone interface</li>
        <li>Industry-leading CAPSENSE&#8482;</li>
        </ul><p/>

        <div class="category">Kit Contents:</div><ul>
        <li>CY8CKIT-062-BLE evaluation board</li>
        <li>E-Ink display shield with an ultra-low-power 2.7" E-ink display, thermistor, 6-axis motion sensor, and digital microphone</li>
        <li>USB cable</li>
        </ul>
      ]]></description>
    <documentation_url>http://www.cypress.com/documentation/development-kitsboards/psoc-6-ble-pioneer-kit</documentation_url>
    <versions>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>Latest 1.X release</num>
        <commit>latest-v1.X</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.3.0 release</num>
        <commit>release-v1.3.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.1 release</num>
        <commit>release-v1.2.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.0 release</num>
        <commit>release-v1.2.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.1.0 release</num>
        <commit>release-v1.1.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.0.1 release</num>
        <commit>release-v1.0.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.0.0 release</num>
        <commit>release-v1.0.0</commit>
      </version>
    </versions>
  </board>
  <board>
    <id>CY8CKIT-062S2-43012</id>
    <category>PSoC&#8482; 6 BSPs</category>
    <board_uri>https://github.com/cypresssemiconductorco/TARGET_CY8CKIT-062S2-43012</board_uri>
    <chips>
      <mcu>CY8C624ABZI-S2D44</mcu>
      <radio>CYW43012C0WKWBG</radio>
    </chips>
    <name>CY8CKIT-062S2-43012</name>
    <summary>The CY8CKIT-062S2-43012 PSoC&#8482; 6S2 Wi-Fi BT Pioneer Kit is a low-cost hardware platform that enables design and debug of PSoC&#8482; 6 MCUs. It comes with a Murata 1LV Module (CYW43012 Wi-Fi + Bluetooth Combo Chip), industry-leading CAPSENSE&#8482; for touch buttons and slider, on-board debugger/programmer with KitProg3, microSD card interface, 512-Mb Quad-SPI NOR flash, PDM-PCM microphone interface.</summary>
    <prov_capabilities>adc anycloud arduino bt capsense capsense_button capsense_linear_slider cat1 comp cy8ckit_062s2_43012 cyw43012 cyw43xxx dma flash_2048k fram hal i2c i2s j2 led low_power lptimer mcu_gp memory memory_qspi multi_core nor_flash pdm pot psoc6 qspi rgb_led rtc sdhc smart_io spi sram_1024k std_crypto switch uart usb_device usb_host wifi</prov_capabilities>
    <description><![CDATA[
        <div class="category">Kit Features:</div>
        <ul>
        <li>Support of up to 2MB Flash and 1MB SRAM</li>
        <li>Dedicated SDHC to interface with WICED wireless devices.</li>
        <li>Delivers dual-cores, with a 150-MHz Arm Cortex-M4 as the primary application processor and a 100-MHz Arm Cortex-M0+ as the secondary processor for low-power operations.</li>
        <li>Supports Full-Speed USB, capacitive-sensing with CAPSENSE&#8482;, a PDM-PCM digital microphone interface, a Quad-SPI interface, 13 serial communication blocks, 7 programmable analog blocks, and 56 programmable digital blocks.</li>
        </ul><p/>

        <div class="category">Kit Contents:</div>
        <ul>
        <li>PSoC&#8482; 6S2 Wi-Fi BT Pioneer Board</li>
        <li>USB Type-A to Micro-B cable</li>
        <li>Quick Start Guide</li>
        <li>Four jumper wires (4 inches each)</li>
        <li>Two jumper wires (5 inches each)</li>
        </ul>
      ]]></description>
    <documentation_url>http://www.cypress.com/CY8CKIT-062S2-43012</documentation_url>
    <versions>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>Latest 1.X release</num>
        <commit>latest-v1.X</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.3.0 release</num>
        <commit>release-v1.3.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.1 release</num>
        <commit>release-v1.2.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.0 release</num>
        <commit>release-v1.2.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.1.0 release</num>
        <commit>release-v1.1.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.0.1 release</num>
        <commit>release-v1.0.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.0.0 release</num>
        <commit>release-v1.0.0</commit>
      </version>
    </versions>
  </board>
  <board>
    <id>CY8CKIT-062-WIFI-BT</id>
    <category>PSoC&#8482; 6 BSPs</category>
    <board_uri>https://github.com/cypresssemiconductorco/TARGET_CY8CKIT-062-WIFI-BT</board_uri>
    <chips>
      <mcu>CY8C6247BZI-D54</mcu>
      <radio>CYW4343WKUBG</radio>
    </chips>
    <name>CY8CKIT-062-WIFI-BT</name>
    <summary>The PSoC&#8482; 6 WiFi-BT Pioneer Kit is a low-cost hardware platform that enables design and debug of the PSoC&#8482; 62 MCU (CY8C6247BZI-D54) and the Murata LBEE5KL1DX Module (CYW4343W WiFi + Bluetooth Combo Chip).</summary>
    <prov_capabilities>adc anycloud arduino bt capsense capsense_button capsense_linear_slider cat1 comp cy8ckit_062_wifi_bt cyw4343w cyw43xxx dac dma flash_1024k fram hal i2c i2s j2 led low_power lptimer mcu_gp memory memory_qspi multi_core nor_flash opamp pdm psoc6 qspi rgb_led rtc smart_io spi sram_288k std_crypto switch uart udb usb_device usb_host wifi</prov_capabilities>
    <description><![CDATA[
        <div class="category">Kit Features:</div><ul>
        <li>BLE v5.0</li>
        <li>Serial memory interface</li>
        <li>PDM-PCM digital microphone interface</li>
        <li>Industry-leading CAPSENSE&#8482;</li>
        <li>Full-speed USB</li>
        <li>IEEE 802.11a/b/g/n WLAN</li>
        </ul><p/>

        <div class="category">Kit Contents:</div><ul>
        <li>CY8CKIT-062-WIFI-BT evaluation board</li>
        <li>TFT display shield with a 2.4" TFT display, light sensor, 6-axis motion sensor, and digital microphone</li>
        <li>USB cable</li>
        </ul>
      ]]></description>
    <documentation_url>http://www.cypress.com/documentation/development-kitsboards/psoc-6-wifi-bt-pioneer-kit</documentation_url>
    <versions>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>Latest 1.X release</num>
        <commit>latest-v1.X</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.3.0 release</num>
        <commit>release-v1.3.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.1 release</num>
        <commit>release-v1.2.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.0 release</num>
        <commit>release-v1.2.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.1.0 release</num>
        <commit>release-v1.1.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.0.1 release</num>
        <commit>release-v1.0.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.0.0 release</num>
        <commit>release-v1.0.0</commit>
      </version>
    </versions>
  </board>
  <board>
    <id>CY8CKIT-064B0S2-4343W</id>
    <category>PSoC&#8482; 6 BSPs</category>
    <board_uri>https://github.com/cypresssemiconductorco/TARGET_CY8CKIT-064B0S2-4343W</board_uri>
    <chips>
      <mcu>CYB0644ABZI-S2D44</mcu>
      <radio>CYW4343WKUBG</radio>
    </chips>
    <name>CY8CKIT-064B0S2-4343W</name>
    <summary>The CY8CKIT-064B0S2-4343W PSoC&#8482; 64 Secure Boot Wi-Fi BT Pioneer Kit is a low-cost hardware platform that enables design and debug of PSoC&#8482; 64 MCUs. It comes with a Murata LBEE5KL1DX Module (CYW4343W Wi-Fi + Bluetooth Combo Chip), industry-leading CAPSENSE&#8482; for touch buttons and slider, on-board debugger/programmer with KitProg3, microSD card interface, 512-Mb Quad-SPI NOR flash, 4-MBit Quad-SPI F-RAM, and a PDM-PCM microphone interface.</summary>
    <prov_capabilities>adc arduino bt capsense capsense_button capsense_linear_slider cat1 comp cy8ckit_064b0s2_4343w cyw4343w cyw43xxx dma fram flash_1856k hal i2c i2s j2 led low_power lptimer mcu_gp memory memory_qspi nor_flash pdm pot psoc6 qspi rgb_led rtc secure_boot smart_io spi sram_1024k std_crypto switch uart usb_device usb_host wifi</prov_capabilities>
    <description><![CDATA[
        <div class="category">Kit Features:</div>
        <ul>
        <li>Support of up to 2MB Flash and 1MB SRAM</li>
        <li>Dedicated SDHC to interface with WICED wireless devices.</li>
        <li>Delivers dual-cores, with a 150-MHz Arm Cortex-M4 as the primary application processor and a 100-MHz Arm Cortex-M0+ as the secondary processor for low-power operations.</li>
        <li>Supports Full-Speed USB, capacitive-sensing with CAPSENSE&#8482;, a PDM-PCM digital microphone interface, a Quad-SPI interface, 13 serial communication blocks, 7 programmable analog blocks, and 56 programmable digital blocks.</li>
        </ul><p/>

        <div class="category">Kit Contents:</div>
        <ul>
        <li>PSoC&#8482; 64 Wi-Fi BT Pioneer Board</li>
        <li>USB Type-A to Micro-B cable</li>
        <li>Quick Start Guide</li>
        <li>Four jumper wires (4 inches each)</li>
        <li>Two jumper wires (5 inches each)</li>
        </ul>
      ]]></description>
    <documentation_url>http://www.cypress.com/CY8CKIT-064B0S2-4343W</documentation_url>
    <versions>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>Latest 1.X release</num>
        <commit>latest-v1.X</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.3.0 release</num>
        <commit>release-v1.3.0</commit>
      </version>
    </versions>
  </board>
  <board>
    <id>CY8CPROTO-062-4343W</id>
    <category>PSoC&#8482; 6 BSPs</category>
    <board_uri>https://github.com/cypresssemiconductorco/TARGET_CY8CPROTO-062-4343W</board_uri>
    <chips>
      <mcu>CY8C624ABZI-S2D44</mcu>
      <radio>CYW4343WKUBG</radio>
    </chips>
    <name>CY8CPROTO-062-4343W</name>
    <summary>The CY8CPROTO-062-4343W PSoC&#8482; 6 Wi-Fi BT Prototyping Kit is a low-cost hardware platform that enables design and debug of PSoC&#8482; 6 MCUs. It comes with a Murata LBEE5KL1DX module, based on the CYW4343W combo device, industry-leading CAPSENSE&#8482; for touch buttons and slider, on-board debugger/programmer with KitProg3, microSD card interface, 512-Mb Quad-SPI NOR flash, PDM-PCM microphone, and a thermistor. This kit is designed with a snap-away form-factor, allowing the user to separate the different components and features that come with this kit and use independently. In addition, support for Digilent's Pmod interface is also provided with this kit.</summary>
    <prov_capabilities>adc anycloud bt capsense capsense_button capsense_linear_slider cat1 comp cy8cproto_062_4343w cyw4343w cyw43xxx dma flash_2048k hal i2c i2s led low_power lptimer mcu_gp memory memory_qspi multi_core nor_flash pdm psoc6 qspi rtc sdhc smart_io spi sram_1024k std_crypto switch uart usb_device wifi</prov_capabilities>
    <description><![CDATA[
        <div class="category">Kit Features:</div>
        <ul>
        <li>Support of up to 2MB Flash and 1MB SRAM</li>
        <li>Dedicated SDHC to interface with WICED wireless devices.</li>
        <li>Delivers dual-cores, with a 150-MHz Arm Cortex-M4 as the primary application processor and a 100-MHz Arm Cortex-M0+ as the secondary processor for low-power operations.</li>
        <li>Supports Full-Speed USB, capacitive-sensing with CAPSENSE&#8482;, a PDM-PCM digital microphone interface, a Quad-SPI interface, 13 serial communication blocks, 7 programmable analog blocks, and 56 programmable digital blocks.</li>
        </ul>

        <div class="category">Kit Contents:</div>
        <ul>
        <li>PSoC&#8482; 6 Wi-Fi BT Prototyping Board</li>
        <li>USB Type-A to Micro-B cable</li>
        <li>Quick Start Guide</li>
        </ul>
      ]]></description>
    <documentation_url>http://www.cypress.com/CY8CPROTO-062-4343W</documentation_url>
    <versions>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>Latest 1.X release</num>
        <commit>latest-v1.X</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.3.0 release</num>
        <commit>release-v1.3.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.1 release</num>
        <commit>release-v1.2.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.0 release</num>
        <commit>release-v1.2.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.1.0 release</num>
        <commit>release-v1.1.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.0.0 release</num>
        <commit>release-v1.0.0</commit>
      </version>
    </versions>
  </board>
  <board>
    <id>CY8CPROTO-062S3-4343W</id>
    <category>PSoC&#8482; 6 BSPs</category>
    <board_uri>https://github.com/cypresssemiconductorco/TARGET_CY8CPROTO-062S3-4343W</board_uri>
    <chips>
      <mcu>CY8C6245LQI-S3D72</mcu>
      <radio>CYW4343WKUBG</radio>
    </chips>
    <name>CY8CPROTO-062S3-4343W</name>
    <summary>The CY8CPROTO-062S3-4343W Kit is a low-cost hardware platform that enables design and debug of the PSoC&#8482; 6 MCUs.It comes with a Murata LBEE5KL1DX module, based on the CYW4343W combo device, industry-leading CAPSENSE&#8482; for touch buttons and slider, on-board debugger/programmer with KitProg3, 512-Mb Quad-SPI NOR flash. This kit is designed with a snap-away form-factor, allowing the user to separate the different components and features that come with this kit and use independently.</summary>
    <prov_capabilities>adc bt capsense capsense_button capsense_linear_slider cat1 comp cy8cproto_062s3_4343w cyw4343w cyw43xxx dma flash_512k hal i2c led low_power lptimer mcu_gp memory memory_qspi multi_core nor_flash psoc6 qspi rtc smart_io spi sram_256k std_crypto switch uart usb_device wifi</prov_capabilities>
    <description><![CDATA[
        <div class="category">Kit Features:</div>
        <ul>
        <li>Support of up to 512 KB Flash and 256 KB SRAM</li>
        <li>Dedicated SDHC to interface with WICED wireless devices.</li>
        <li>Delivers dual-cores, with a 150-MHz Arm Cortex-M4 as the primary application processor and a 100-MHz Arm Cortex-M0+ as the secondary processor for low-power operations.</li>
        <li>Supports Full-Speed USB, capacitive-sensing with CAPSENSE&#8482;.</li>
        </ul>

        <div class="category">Kit Contents:</div>
        <ul>
        <li>CY8CPROTO-062S3-4343W board</li>
        <li>USB Type-A to Micro-B cable</li>
        <li>Quick Start Guide</li>
        </ul>
      ]]></description>
    <documentation_url>http://www.cypress.com/CY8CPROTO-062S3-4343W</documentation_url>
    <versions>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>Latest 1.X release</num>
        <commit>latest-v1.X</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.3.0 release</num>
        <commit>release-v1.3.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.1 release</num>
        <commit>release-v1.2.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.0 release</num>
        <commit>release-v1.2.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.1.0 release</num>
        <commit>release-v1.1.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.0.0 release</num>
        <commit>release-v1.0.0</commit>
      </version>
    </versions>
  </board>
  <board>
    <id>CY8CPROTO-063-BLE</id>
    <category>PSoC&#8482; 6 BSPs</category>
    <board_uri>https://github.com/cypresssemiconductorco/TARGET_CY8CPROTO-063-BLE</board_uri>
    <chips>
      <mcu>CYBLE-416045-02</mcu>
    </chips>
    <name>CY8CPROTO-063-BLE</name>
    <summary>The PSoC&#8482; 6 BLE Prototyping Kit (CY8CPROTO-063-BLE) is a low-cost hardware platform that enables design and debug of PSoC&#8482; 6 MCUs. This kit is designed with a snap-away form-factor, allowing users to separate the KitProg (on-board programmer and debugger) from the target board and use independently.</summary>
    <prov_capabilities>adc ble capsense cat1 comp cy8cproto_063_ble dac dma flash_1024k hal i2c led low_power lptimer mcu_gp multi_core opamp psoc6 qspi rtc smart_io spi sram_288k std_crypto switch uart udb</prov_capabilities>
    <description><![CDATA[
        <div class="category">Kit Features:</div>
        <ul>
        <li>BLE 5.0 certified CYBLE-416045-02 EZ-BLE module with onboard crystal oscillators, trace antenna, passive components and PSoC&#8482; 63 MCU</li>
        <li>Up to 36 GPIOs in a 14x18.5x2 mm package</li>
        <li>Supports digital programmable logic, capacitive-sensing with CAPSENSE&#8482;, a PDM-PCM digital microphone interface, a Quad-SPI interface, high-performance analog-to-digital converter (ADC), low-power comparators, and standard communication and timing peripherals.</li>
        </ul>

        <div class="category">Kit Contents:</div>
        <ul>
        <li>PSoC&#8482; 6 BLE Prototyping Board</li>
        <li>USB Type-A to Micro-B cable</li>
        <li>Quick Start Guide</li>
        </ul>
      ]]></description>
    <documentation_url>http://www.cypress.com/CY8CPROTO-063-BLE</documentation_url>
    <versions>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>Latest 1.X release</num>
        <commit>latest-v1.X</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.3.0 release</num>
        <commit>release-v1.3.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.1 release</num>
        <commit>release-v1.2.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.0 release</num>
        <commit>release-v1.2.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.1.0 release</num>
        <commit>release-v1.1.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.0.0 release</num>
        <commit>release-v1.0.0</commit>
      </version>
    </versions>
  </board>
  <board>
    <id>CY8CPROTO-064B0S3</id>
    <category>PSoC&#8482; 6 BSPs</category>
    <board_uri>https://github.com/cypresssemiconductorco/TARGET_CY8CPROTO-064B0S3</board_uri>
    <chips>
      <mcu>CYB06445LQI-S3D42</mcu>
    </chips>
    <name>CY8CPROTO-064B0S3</name>
    <summary>CY8CPROTO-064B0S3 PSoC&#8482; 64 Secure Boot Prototyping Kit is a low-cost Prototyping Kit based on PSoC&#8482; 64 Secure Boot MCU to enable customers to prototype and design with the PSoC&#8482; 64 Secure Boot device.</summary>
    <prov_capabilities>adc cat1 comp cy8cproto_064b0s3 dma flash_448k hal i2c led low_power lptimer mcu_gp memory memory_qspi nor_flash psoc6 qspi rtc secure_boot smart_io spi sram_256k std_crypto uart usb_device</prov_capabilities>
    <description><![CDATA[
        <div class="category">Kit Features:</div><ul>
        <li>PSoC&#8482; 64 Secure MCU</li>
        <li>512-Mb Serial NOR flash</li>
        <li>Full-speed USB device interface</li>
        </ul><p/>

        <div class="category">Kit Contents:</div><ul>
        <li>PSoC&#8482; 64 SecureBoot Prototyping Board</li>
        <li>USB Type-A to Micro-B cable</li>
        <li>Quick start guide</li>
        </ul>
      ]]></description>
    <documentation_url>http://www.cypress.com/CY8CPROTO-064B0S3</documentation_url>
    <versions>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>Latest 1.X release</num>
        <commit>latest-v1.X</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.3.0 release</num>
        <commit>release-v1.3.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.1 release</num>
        <commit>release-v1.2.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.0 release</num>
        <commit>release-v1.2.0</commit>
      </version>
    </versions>
  </board>
  <board>
    <id>CYW9P62S1-43012EVB-01</id>
    <category>PSoC&#8482; 6 BSPs</category>
    <board_uri>https://github.com/cypresssemiconductorco/TARGET_CYW9P62S1-43012EVB-01</board_uri>
    <chips>
      <mcu>CY8C6247FDI-D52</mcu>
      <radio>CYW43012TC0EKUBG</radio>
    </chips>
    <name>CYW9P62S1-43012EVB-01</name>
    <summary>The CYW9P62S1-43012EVB-01 Kit is a low-cost hardware platform that enables design and debug of the USI WM-BAC-CYW-50 Module. USI WM-BAC-CYW-50 is a System in Package (SiP) module that contains the PSoC&#8482; 62 MCU (CY8C6247FDI-D52) and the radio part CYW43012 (WiFi + Bluetooth Combo Chip).</summary>
    <prov_capabilities>adc anycloud arduino bt capsense capsense_button capsense_linear_slider cat1 comp cyw43012 cyw43xxx cyw9p62s1_43012evb_01 dac dma flash_1024k fram hal i2c i2s j2 led low_power lptimer mcu_gp memory memory_qspi multi_core nor_flash opamp pdm psoc6 qspi rtc smart_io spi sram_288k std_crypto switch uart udb usb_device wifi</prov_capabilities>
    <description><![CDATA[
        <div class="category">Kit Features:</div><ul>
        <li>Support of up to 1MB Flash and 288KB SRAM</li>
        <li>BLE v5.0</li>
        <li>IEEE 802.11n, 802.11ac friendly WLAN</li>
        <li>Full-speed USB</li>
        <li>Serial memory interface</li>
        <li>Industry-leading CAPSENSE&#8482;</li>
        </ul><p/>

        <div class="category">Kit Contents:</div><ul>
        <li>PSoC&#8482; 6S2 Wi-Fi BT Pioneer Board</li>
        <li>USB Type-A to Micro-B cable</li>
        <li>Quick Start Guide</li>
        <li>Four jumper wires (4 inches each)</li>
        <li>Two jumper wires (5 inches each)</li>
        </ul>
      ]]></description>
    <documentation_url>https://www.cypress.com/CYW9P62S1-43012EVB-01</documentation_url>
    <versions>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>Latest 1.X release</num>
        <commit>latest-v1.X</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.3.0 release</num>
        <commit>release-v1.3.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.1 release</num>
        <commit>release-v1.2.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.0 release</num>
        <commit>release-v1.2.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.1.0 release</num>
        <commit>release-v1.1.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.0.1 release</num>
        <commit>release-v1.0.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.0.0 release</num>
        <commit>release-v1.0.0</commit>
      </version>
    </versions>
  </board>
  <board>
    <id>CYW9P62S1-43438EVB-01</id>
    <category>PSoC&#8482; 6 BSPs</category>
    <board_uri>https://github.com/cypresssemiconductorco/TARGET_CYW9P62S1-43438EVB-01</board_uri>
    <chips>
      <mcu>CY8C6247BZI-D54</mcu>
      <radio>CYW43438KUBG</radio>
    </chips>
    <name>CYW9P62S1-43438EVB-01</name>
    <summary>The CYW9P62S1-43438EVB-01 Kit is a low-cost hardware platform that enables design and debug of the Azurewave AW-CU427 Module. AW-CU427 is a System in Package (SiP) module that contains the MCU part, PSoC&#8482; 62 MCU (CY8C6247BZI-D54) and the radio part CYW43438 ( WiFi + Bluetooth Combo Chip).</summary>
    <prov_capabilities>adc anycloud arduino bt capsense capsense_button capsense_linear_slider cat1 comp cyw43438 cyw43xxx cyw9p62s1_43438evb_01 dac dma flash_1024k fram hal i2c i2s j2 led low_power lptimer mcu_gp memory memory_qspi multi_core nor_flash opamp pdm pot psoc6 qspi rgb_led rtc smart_io spi sram_288k std_crypto switch uart udb usb_device usb_host wifi</prov_capabilities>
    <description><![CDATA[
        <div class="category">Kit Features:</div><ul>
        <li>Support of up to 1MB Flash and 288KB SRAM</li>
        <li>BLE v4.2</li>
        <li>IEEE 802.11a/b/g/n WLAN</li>
        <li>Full-speed USB</li>
        <li>Serial memory interface</li>
        <li>Industry-leading CAPSENSE&#8482;</li>
        </ul><p/>

        <div class="category">Kit Contents:</div><ul>
        <li>PSoC&#8482; 6S2 Wi-Fi BT Pioneer Board</li>
        <li>USB Type-A to Micro-B cable</li>
        <li>Quick Start Guide</li>
        <li>Four jumper wires (4 inches each)</li>
        <li>Two jumper wires (5 inches each)</li>
        </ul>
      ]]></description>
    <documentation_url>https://www.cypress.com/CYW9P62S1-43438EVB-01</documentation_url>
    <versions>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>Latest 1.X release</num>
        <commit>latest-v1.X</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.3.0 release</num>
        <commit>release-v1.3.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.1 release</num>
        <commit>release-v1.2.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.0 release</num>
        <commit>release-v1.2.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.0.0 release</num>
        <commit>release-v1.0.0</commit>
      </version>
    </versions>
  </board>
  <board>
    <id>PSOC6-GENERIC</id>
    <category>PSoC&#8482; 6 BSPs</category>
    <board_uri>https://github.com/cypresssemiconductorco/TARGET_PSOC6-GENERIC</board_uri>
    <chips>
      <mcu>CY8C6347BZI-BLD53</mcu>
    </chips>
    <name>PSOC6-GENERIC</name>
    <summary>This board support package is intended for creating custom PSoC&#8482; 6 BSPs.</summary>
    <prov_capabilities>cat1 hal low_power mcu_gp psoc6 rtc</prov_capabilities>
    <description><![CDATA[
        <div class="category">Kit Features:</div><ul>
        <li>This is a generic template, there is no corresponding physical board and hence no board-specific macros. The user is expected to create a custom BSP with various pin/hardware details - Refer to KBA230822. Code examples using kit/board resources will not be shown for this BSP until the manifest data for the BSP is updated to include additional capabilities. Refer to ModusToolbox user guide for creating custom manifests.</li>
        <li>This manifest can also be used to allow the board to show up in the ModusToolbox tools</li>
        </ul><p/>

        <div class="category">Kit Contents:</div><ul>
        <li>NA</li>
        </ul>
    ]]></description>
    <documentation_url>https://github.com/Infineon/TARGET_PSOC6-GENERIC</documentation_url>
    <versions>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>Latest 1.X release</num>
        <commit>latest-v1.X</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.3.0 release</num>
        <commit>release-v1.3.0</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.1 release</num>
        <commit>release-v1.2.1</commit>
      </version>
      <version flow_version="1.0" prov_capabilities_per_version="bsp_gen1">
        <num>1.2.0 release</num>
        <commit>release-v1.2.0</commit>
      </version>
    </versions>
  </board>
</boards>
