# do register.do
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:56 on Dec 09,2020
# vlog -work work register.vo 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 15:52:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:52:56 on Dec 09,2020
# vlog -work work Waveform.vwf.vt 
# -- Compiling module register_vlg_vec_tst
# 
# Top level modules:
# 	register_vlg_vec_tst
# End time: 15:52:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -novopt -c -t 1ps -L maxv_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate_ver -L altera_lnsim_ver work.register_vlg_vec_tst 
# Start time: 15:52:56 on Dec 09,2020
# Loading work.register_vlg_vec_tst
# Loading work.register
# Loading maxv_ver.maxv_io
# Loading maxv_ver.maxv_lcell
# Loading maxv_ver.maxv_asynch_lcell
# Loading maxv_ver.maxv_lcell_register
# after#23
# ** Note: $finish    : Waveform.vwf.vt(47)
#    Time: 1 us  Iteration: 0  Instance: /register_vlg_vec_tst
# End time: 15:52:56 on Dec 09,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
