// This code snippet shows a Verilog module for implementing a simple calculator
module calculator(
    input clk, //input clock signal
    input [3:0] operand1, //first operand, 4 bits
    input [3:0] operand2, //second operand, 4 bits
    input [1:0] operation, //operation select, 2 bits
    output reg [7:0] result //calculator result, 8 bits
);

// define the different operations, using case statement
always @ (posedge clk) begin
    case (operation)
        2'b00 : result <= operand1 + operand2; //addition
        2'b01 : result <= operand1 - operand2; //subtraction
        2'b10 : result <= operand1 * operand2; //multiplication
        2'b11 : result <= operand1 / operand2; //division
    endcase
end

endmodule //end of module calculator