{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.1 Build 156 04/30/2007 SJ Full Version " "Info: Version 7.1 Build 156 04/30/2007 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Sat Sep 08 13:34:45 2007 " "Info: Processing started: Sat Sep 08 13:34:45 2007" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off st2soc -c st2soc --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off st2soc -c st2soc --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[9\] " "Warning: Node \"set_data\[9\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[0\] " "Warning: Node \"set_data\[0\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[1\] " "Warning: Node \"set_data\[1\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[2\] " "Warning: Node \"set_data\[2\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[3\] " "Warning: Node \"set_data\[3\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[4\] " "Warning: Node \"set_data\[4\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[5\] " "Warning: Node \"set_data\[5\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[6\] " "Warning: Node \"set_data\[6\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0} { "Warning" "WTDB_COMB_LATCH_NODE" "set_data\[7\] " "Warning: Node \"set_data\[7\]\" is a latch" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "lcdclk " "Info: Assuming node \"lcdclk\" is an undefined clock" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcdclk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "79 " "Warning: Found 79 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Selector35~170 " "Info: Detected gated clock \"Selector35~170\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector35~170" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector35~169 " "Info: Detected gated clock \"Selector35~169\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector35~169" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector13~42 " "Info: Detected gated clock \"Selector13~42\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector13~42" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor2 " "Info: Detected gated clock \"WideNor2\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor2~79 " "Info: Detected gated clock \"WideNor2~79\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor2~79" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal31~93 " "Info: Detected gated clock \"Equal31~93\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 294 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal31~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor2~78 " "Info: Detected gated clock \"WideNor2~78\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor2~78" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor2~77 " "Info: Detected gated clock \"WideNor2~77\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor2~77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal42~92 " "Info: Detected gated clock \"Equal42~92\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 305 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal42~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector25~127 " "Info: Detected gated clock \"Selector25~127\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector25~127" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor2~75 " "Info: Detected gated clock \"WideNor2~75\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor2~75" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal38~92 " "Info: Detected gated clock \"Equal38~92\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 301 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal38~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector34~211 " "Info: Detected gated clock \"Selector34~211\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector34~211" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal30~98 " "Info: Detected gated clock \"Equal30~98\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 293 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal30~98" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal37~100 " "Info: Detected gated clock \"Equal37~100\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 300 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal37~100" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.01010 " "Info: Detected ripple clock \"lcd_mode.01010\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.01010" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector13~41 " "Info: Detected gated clock \"Selector13~41\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector13~41" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor1~65 " "Info: Detected gated clock \"WideNor1~65\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor1~65" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor1~64 " "Info: Detected gated clock \"WideNor1~64\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor1~64" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor1~63 " "Info: Detected gated clock \"WideNor1~63\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor1~63" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal15~99 " "Info: Detected gated clock \"Equal15~99\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 271 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal15~99" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal14~96 " "Info: Detected gated clock \"Equal14~96\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 270 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal14~96" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector41~84 " "Info: Detected gated clock \"Selector41~84\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector41~84" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal15~98 " "Info: Detected gated clock \"Equal15~98\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 271 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal15~98" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector31~191 " "Info: Detected gated clock \"Selector31~191\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector31~191" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal18~99 " "Info: Detected gated clock \"Equal18~99\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 274 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal18~99" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal20~88 " "Info: Detected gated clock \"Equal20~88\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 276 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal20~88" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor1~62 " "Info: Detected gated clock \"WideNor1~62\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor1~62" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal24~93 " "Info: Detected gated clock \"Equal24~93\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 280 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal24~93" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "WideNor1~61 " "Info: Detected gated clock \"WideNor1~61\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 268 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "WideNor1~61" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal22~91 " "Info: Detected gated clock \"Equal22~91\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 278 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal22~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.01000 " "Info: Detected ripple clock \"lcd_mode.01000\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.01000" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "always2~272 " "Info: Detected gated clock \"always2~272\" as buffer" {  } { { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "always2~272" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00110 " "Info: Detected ripple clock \"lcd_mode.00110\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00110" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector28~171 " "Info: Detected gated clock \"Selector28~171\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector28~171" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00010 " "Info: Detected ripple clock \"lcd_mode.00010\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00010" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00001 " "Info: Detected ripple clock \"lcd_mode.00001\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "set_data~4 " "Info: Detected gated clock \"set_data~4\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 244 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "set_data~4" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00111 " "Info: Detected ripple clock \"lcd_mode.00111\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00111" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.01001 " "Info: Detected ripple clock \"lcd_mode.01001\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.01001" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector34~210 " "Info: Detected gated clock \"Selector34~210\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector34~210" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.01011 " "Info: Detected ripple clock \"lcd_mode.01011\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.01011" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal7~91 " "Info: Detected gated clock \"Equal7~91\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 225 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal7~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00101 " "Info: Detected ripple clock \"lcd_mode.00101\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00101" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.01100 " "Info: Detected ripple clock \"lcd_mode.01100\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.01100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Selector31~190 " "Info: Detected gated clock \"Selector31~190\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Selector31~190" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00100 " "Info: Detected ripple clock \"lcd_mode.00100\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00100" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal7~92 " "Info: Detected gated clock \"Equal7~92\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 225 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal7~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal5~91 " "Info: Detected gated clock \"Equal5~91\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 223 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal5~91" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal14~95 " "Info: Detected gated clock \"Equal14~95\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 270 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal14~95" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal29~102 " "Info: Detected gated clock \"Equal29~102\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 292 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal29~102" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~163 " "Info: Detected gated clock \"Equal3~163\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~163" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[9\] " "Info: Detected ripple clock \"count_lcd\[9\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[9\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[8\] " "Info: Detected ripple clock \"count_lcd\[8\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[8\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[6\] " "Info: Detected ripple clock \"count_lcd\[6\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[7\] " "Info: Detected ripple clock \"count_lcd\[7\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[11\] " "Info: Detected ripple clock \"count_lcd\[11\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[11\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[13\] " "Info: Detected ripple clock \"count_lcd\[13\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[13\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[10\] " "Info: Detected ripple clock \"count_lcd\[10\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[10\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[12\] " "Info: Detected ripple clock \"count_lcd\[12\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[12\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[14\] " "Info: Detected ripple clock \"count_lcd\[14\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[14\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[15\] " "Info: Detected ripple clock \"count_lcd\[15\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~165 " "Info: Detected gated clock \"Equal3~165\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~165" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal4~94 " "Info: Detected gated clock \"Equal4~94\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 222 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal4~94" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~159 " "Info: Detected gated clock \"Equal3~159\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~159" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~160 " "Info: Detected gated clock \"Equal3~160\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~160" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~161 " "Info: Detected gated clock \"Equal3~161\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~161" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[5\] " "Info: Detected ripple clock \"count_lcd\[5\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal10~92 " "Info: Detected gated clock \"Equal10~92\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 229 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal10~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal9~89 " "Info: Detected gated clock \"Equal9~89\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 227 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal9~89" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[3\] " "Info: Detected ripple clock \"count_lcd\[3\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[4\] " "Info: Detected ripple clock \"count_lcd\[4\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~162 " "Info: Detected gated clock \"Equal3~162\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~162" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[1\] " "Info: Detected ripple clock \"count_lcd\[1\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[0\] " "Info: Detected ripple clock \"count_lcd\[0\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "count_lcd\[2\] " "Info: Detected ripple clock \"count_lcd\[2\]\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "count_lcd\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal3~164 " "Info: Detected gated clock \"Equal3~164\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal3~164" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_GATED_CLK" "Equal5~92 " "Info: Detected gated clock \"Equal5~92\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 223 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "Equal5~92" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0} { "Info" "ITAN_RIPPLE_CLK" "lcd_mode.00011 " "Info: Detected ripple clock \"lcd_mode.00011\" as buffer" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } } { "c:/altera/71/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/71/quartus/bin/Assignment Editor.qase" 1 { { 0 "lcd_mode.00011" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "lcdclk register delay_lcdclk\[17\] register count_lcd\[2\] 154.66 MHz 6.466 ns Internal " "Info: Clock \"lcdclk\" has Internal fmax of 154.66 MHz between source register \"delay_lcdclk\[17\]\" and destination register \"count_lcd\[2\]\" (period= 6.466 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.242 ns + Longest register register " "Info: + Longest register to register delay is 6.242 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns delay_lcdclk\[17\] 1 REG LCFF_X20_Y21_N11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X20_Y21_N11; Fanout = 3; REG Node = 'delay_lcdclk\[17\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { delay_lcdclk[17] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.117 ns) + CELL(0.370 ns) 1.487 ns Equal1~200 2 COMB LCCOMB_X21_Y21_N24 1 " "Info: 2: + IC(1.117 ns) + CELL(0.370 ns) = 1.487 ns; Loc. = LCCOMB_X21_Y21_N24; Fanout = 1; COMB Node = 'Equal1~200'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.487 ns" { delay_lcdclk[17] Equal1~200 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.390 ns) + CELL(0.615 ns) 2.492 ns Equal1~202 3 COMB LCCOMB_X21_Y21_N22 2 " "Info: 3: + IC(0.390 ns) + CELL(0.615 ns) = 2.492 ns; Loc. = LCCOMB_X21_Y21_N22; Fanout = 2; COMB Node = 'Equal1~202'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.005 ns" { Equal1~200 Equal1~202 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.381 ns) + CELL(0.206 ns) 3.079 ns Equal1~204 4 COMB LCCOMB_X21_Y21_N4 2 " "Info: 4: + IC(0.381 ns) + CELL(0.206 ns) = 3.079 ns; Loc. = LCCOMB_X21_Y21_N4; Fanout = 2; COMB Node = 'Equal1~204'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.587 ns" { Equal1~202 Equal1~204 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.385 ns) + CELL(0.370 ns) 3.834 ns Equal1~205 5 COMB LCCOMB_X21_Y21_N26 2 " "Info: 5: + IC(0.385 ns) + CELL(0.370 ns) = 3.834 ns; Loc. = LCCOMB_X21_Y21_N26; Fanout = 2; COMB Node = 'Equal1~205'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.755 ns" { Equal1~204 Equal1~205 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 188 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.375 ns) + CELL(0.206 ns) 4.415 ns count_lcd\[12\]~740 6 COMB LCCOMB_X21_Y21_N0 16 " "Info: 6: + IC(0.375 ns) + CELL(0.206 ns) = 4.415 ns; Loc. = LCCOMB_X21_Y21_N0; Fanout = 16; COMB Node = 'count_lcd\[12\]~740'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { Equal1~205 count_lcd[12]~740 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.972 ns) + CELL(0.855 ns) 6.242 ns count_lcd\[2\] 7 REG LCFF_X25_Y22_N5 20 " "Info: 7: + IC(0.972 ns) + CELL(0.855 ns) = 6.242 ns; Loc. = LCFF_X25_Y22_N5; Fanout = 20; REG Node = 'count_lcd\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.827 ns" { count_lcd[12]~740 count_lcd[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.622 ns ( 42.01 % ) " "Info: Total cell delay = 2.622 ns ( 42.01 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.620 ns ( 57.99 % ) " "Info: Total interconnect delay = 3.620 ns ( 57.99 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.242 ns" { delay_lcdclk[17] Equal1~200 Equal1~202 Equal1~204 Equal1~205 count_lcd[12]~740 count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.242 ns" { delay_lcdclk[17] Equal1~200 Equal1~202 Equal1~204 Equal1~205 count_lcd[12]~740 count_lcd[2] } { 0.000ns 1.117ns 0.390ns 0.381ns 0.385ns 0.375ns 0.972ns } { 0.000ns 0.370ns 0.615ns 0.206ns 0.370ns 0.206ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.040 ns - Smallest " "Info: - Smallest clock skew is 0.040 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk destination 3.235 ns + Shortest register " "Info: + Shortest clock path from clock \"lcdclk\" to destination register is 3.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.666 ns) 3.235 ns count_lcd\[2\] 2 REG LCFF_X25_Y22_N5 20 " "Info: 2: + IC(1.469 ns) + CELL(0.666 ns) = 3.235 ns; Loc. = LCFF_X25_Y22_N5; Fanout = 20; REG Node = 'count_lcd\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 54.59 % ) " "Info: Total cell delay = 1.766 ns ( 54.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.469 ns ( 45.41 % ) " "Info: Total interconnect delay = 1.469 ns ( 45.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { lcdclk lcdclk~combout count_lcd[2] } { 0.000ns 0.000ns 1.469ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk source 3.195 ns - Longest register " "Info: - Longest clock path from clock \"lcdclk\" to source register is 3.195 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.000 ns) 1.234 ns lcdclk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.134 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'lcdclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.134 ns" { lcdclk lcdclk~clkctrl } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.295 ns) + CELL(0.666 ns) 3.195 ns delay_lcdclk\[17\] 3 REG LCFF_X20_Y21_N11 3 " "Info: 3: + IC(1.295 ns) + CELL(0.666 ns) = 3.195 ns; Loc. = LCFF_X20_Y21_N11; Fanout = 3; REG Node = 'delay_lcdclk\[17\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.961 ns" { lcdclk~clkctrl delay_lcdclk[17] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 55.27 % ) " "Info: Total cell delay = 1.766 ns ( 55.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.429 ns ( 44.73 % ) " "Info: Total interconnect delay = 1.429 ns ( 44.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { lcdclk lcdclk~clkctrl delay_lcdclk[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { lcdclk lcdclk~combout lcdclk~clkctrl delay_lcdclk[17] } { 0.000ns 0.000ns 0.134ns 1.295ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { lcdclk lcdclk~combout count_lcd[2] } { 0.000ns 0.000ns 1.469ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { lcdclk lcdclk~clkctrl delay_lcdclk[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { lcdclk lcdclk~combout lcdclk~clkctrl delay_lcdclk[17] } { 0.000ns 0.000ns 0.134ns 1.295ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "6.242 ns" { delay_lcdclk[17] Equal1~200 Equal1~202 Equal1~204 Equal1~205 count_lcd[12]~740 count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "6.242 ns" { delay_lcdclk[17] Equal1~200 Equal1~202 Equal1~204 Equal1~205 count_lcd[12]~740 count_lcd[2] } { 0.000ns 1.117ns 0.390ns 0.381ns 0.385ns 0.375ns 0.972ns } { 0.000ns 0.370ns 0.615ns 0.206ns 0.370ns 0.206ns 0.855ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { lcdclk lcdclk~combout count_lcd[2] } { 0.000ns 0.000ns 1.469ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.195 ns" { lcdclk lcdclk~clkctrl delay_lcdclk[17] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.195 ns" { lcdclk lcdclk~combout lcdclk~clkctrl delay_lcdclk[17] } { 0.000ns 0.000ns 0.134ns 1.295ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "lcdclk 161 " "Warning: Circuit may not operate. Detected 161 non-operational path(s) clocked by clock \"lcdclk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "reg_h\[5\] set_data\[4\] lcdclk 10.813 ns " "Info: Found hold time violation between source  pin or register \"reg_h\[5\]\" and destination pin or register \"set_data\[4\]\" for clock \"lcdclk\" (Hold time is 10.813 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "13.536 ns + Largest " "Info: + Largest clock skew is 13.536 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk destination 16.736 ns + Longest register " "Info: + Longest clock path from clock \"lcdclk\" to destination register is 16.736 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.970 ns) 3.539 ns count_lcd\[12\] 2 REG LCFF_X25_Y22_N25 3 " "Info: 2: + IC(1.469 ns) + CELL(0.970 ns) = 3.539 ns; Loc. = LCFF_X25_Y22_N25; Fanout = 3; REG Node = 'count_lcd\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { lcdclk count_lcd[12] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.534 ns) 5.201 ns Equal3~160 3 COMB LCCOMB_X24_Y22_N4 2 " "Info: 3: + IC(1.128 ns) + CELL(0.534 ns) = 5.201 ns; Loc. = LCCOMB_X24_Y22_N4; Fanout = 2; COMB Node = 'Equal3~160'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { count_lcd[12] Equal3~160 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.370 ns) 5.962 ns Equal3~162 4 COMB LCCOMB_X24_Y22_N22 16 " "Info: 4: + IC(0.391 ns) + CELL(0.370 ns) = 5.962 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 16; COMB Node = 'Equal3~162'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { Equal3~160 Equal3~162 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 6.890 ns Equal7~91 5 COMB LCCOMB_X23_Y22_N16 6 " "Info: 5: + IC(0.722 ns) + CELL(0.206 ns) = 6.890 ns; Loc. = LCCOMB_X23_Y22_N16; Fanout = 6; COMB Node = 'Equal7~91'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { Equal3~162 Equal7~91 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 225 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.370 ns) 8.368 ns WideNor2~77 6 COMB LCCOMB_X24_Y23_N28 1 " "Info: 6: + IC(1.108 ns) + CELL(0.370 ns) = 8.368 ns; Loc. = LCCOMB_X24_Y23_N28; Fanout = 1; COMB Node = 'WideNor2~77'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { Equal7~91 WideNor2~77 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.370 ns) 9.851 ns WideNor2~78 7 COMB LCCOMB_X24_Y22_N26 1 " "Info: 7: + IC(1.113 ns) + CELL(0.370 ns) = 9.851 ns; Loc. = LCCOMB_X24_Y22_N26; Fanout = 1; COMB Node = 'WideNor2~78'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { WideNor2~77 WideNor2~78 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 10.422 ns WideNor2~79 8 COMB LCCOMB_X24_Y22_N10 2 " "Info: 8: + IC(0.365 ns) + CELL(0.206 ns) = 10.422 ns; Loc. = LCCOMB_X24_Y22_N10; Fanout = 2; COMB Node = 'WideNor2~79'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { WideNor2~78 WideNor2~79 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.370 ns) 11.932 ns WideNor2 9 COMB LCCOMB_X23_Y24_N26 2 " "Info: 9: + IC(1.140 ns) + CELL(0.370 ns) = 11.932 ns; Loc. = LCCOMB_X23_Y24_N26; Fanout = 2; COMB Node = 'WideNor2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { WideNor2~79 WideNor2 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 12.499 ns Selector35~170 10 COMB LCCOMB_X23_Y24_N12 1 " "Info: 10: + IC(0.361 ns) + CELL(0.206 ns) = 12.499 ns; Loc. = LCCOMB_X23_Y24_N12; Fanout = 1; COMB Node = 'Selector35~170'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { WideNor2 Selector35~170 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.233 ns) + CELL(0.000 ns) 14.732 ns Selector35~170clkctrl 11 COMB CLKCTRL_G3 8 " "Info: 11: + IC(2.233 ns) + CELL(0.000 ns) = 14.732 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Selector35~170clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { Selector35~170 Selector35~170clkctrl } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.798 ns) + CELL(0.206 ns) 16.736 ns set_data\[4\] 12 REG LCCOMB_X23_Y22_N12 1 " "Info: 12: + IC(1.798 ns) + CELL(0.206 ns) = 16.736 ns; Loc. = LCCOMB_X23_Y22_N12; Fanout = 1; REG Node = 'set_data\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.004 ns" { Selector35~170clkctrl set_data[4] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.908 ns ( 29.33 % ) " "Info: Total cell delay = 4.908 ns ( 29.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.828 ns ( 70.67 % ) " "Info: Total interconnect delay = 11.828 ns ( 70.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.736 ns" { lcdclk count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "16.736 ns" { lcdclk lcdclk~combout count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[4] } { 0.000ns 0.000ns 1.469ns 1.128ns 0.391ns 0.722ns 1.108ns 1.113ns 0.365ns 1.140ns 0.361ns 2.233ns 1.798ns } { 0.000ns 1.100ns 0.970ns 0.534ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk source 3.200 ns - Shortest register " "Info: - Shortest clock path from clock \"lcdclk\" to source register is 3.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.134 ns) + CELL(0.000 ns) 1.234 ns lcdclk~clkctrl 2 COMB CLKCTRL_G2 26 " "Info: 2: + IC(0.134 ns) + CELL(0.000 ns) = 1.234 ns; Loc. = CLKCTRL_G2; Fanout = 26; COMB Node = 'lcdclk~clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.134 ns" { lcdclk lcdclk~clkctrl } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.300 ns) + CELL(0.666 ns) 3.200 ns reg_h\[5\] 3 REG LCFF_X22_Y22_N9 4 " "Info: 3: + IC(1.300 ns) + CELL(0.666 ns) = 3.200 ns; Loc. = LCFF_X22_Y22_N9; Fanout = 4; REG Node = 'reg_h\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.966 ns" { lcdclk~clkctrl reg_h[5] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 55.19 % ) " "Info: Total cell delay = 1.766 ns ( 55.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.434 ns ( 44.81 % ) " "Info: Total interconnect delay = 1.434 ns ( 44.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lcdclk lcdclk~clkctrl reg_h[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { lcdclk lcdclk~combout lcdclk~clkctrl reg_h[5] } { 0.000ns 0.000ns 0.134ns 1.300ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.736 ns" { lcdclk count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "16.736 ns" { lcdclk lcdclk~combout count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[4] } { 0.000ns 0.000ns 1.469ns 1.128ns 0.391ns 0.722ns 1.108ns 1.113ns 0.365ns 1.140ns 0.361ns 2.233ns 1.798ns } { 0.000ns 1.100ns 0.970ns 0.534ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lcdclk lcdclk~clkctrl reg_h[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { lcdclk lcdclk~combout lcdclk~clkctrl reg_h[5] } { 0.000ns 0.000ns 0.134ns 1.300ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns - " "Info: - Micro clock to output delay of source is 0.304 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.419 ns - Shortest register register " "Info: - Shortest register to register delay is 2.419 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_h\[5\] 1 REG LCFF_X22_Y22_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X22_Y22_N9; Fanout = 4; REG Node = 'reg_h\[5\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_h[5] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.651 ns) 1.428 ns Selector25~131 2 COMB LCCOMB_X23_Y22_N26 1 " "Info: 2: + IC(0.777 ns) + CELL(0.651 ns) = 1.428 ns; Loc. = LCCOMB_X23_Y22_N26; Fanout = 1; COMB Node = 'Selector25~131'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.428 ns" { reg_h[5] Selector25~131 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.367 ns) + CELL(0.624 ns) 2.419 ns set_data\[4\] 3 REG LCCOMB_X23_Y22_N12 1 " "Info: 3: + IC(0.367 ns) + CELL(0.624 ns) = 2.419 ns; Loc. = LCCOMB_X23_Y22_N12; Fanout = 1; REG Node = 'set_data\[4\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.991 ns" { Selector25~131 set_data[4] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.275 ns ( 52.71 % ) " "Info: Total cell delay = 1.275 ns ( 52.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 47.29 % ) " "Info: Total interconnect delay = 1.144 ns ( 47.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { reg_h[5] Selector25~131 set_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.419 ns" { reg_h[5] Selector25~131 set_data[4] } { 0.000ns 0.777ns 0.367ns } { 0.000ns 0.651ns 0.624ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.736 ns" { lcdclk count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "16.736 ns" { lcdclk lcdclk~combout count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[4] } { 0.000ns 0.000ns 1.469ns 1.128ns 0.391ns 0.722ns 1.108ns 1.113ns 0.365ns 1.140ns 0.361ns 2.233ns 1.798ns } { 0.000ns 1.100ns 0.970ns 0.534ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { lcdclk lcdclk~clkctrl reg_h[5] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.200 ns" { lcdclk lcdclk~combout lcdclk~clkctrl reg_h[5] } { 0.000ns 0.000ns 0.134ns 1.300ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.419 ns" { reg_h[5] Selector25~131 set_data[4] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "2.419 ns" { reg_h[5] Selector25~131 set_data[4] } { 0.000ns 0.777ns 0.367ns } { 0.000ns 0.651ns 0.624ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0}
{ "Info" "ITDB_TSU_RESULT" "count_lcd\[2\] resetn lcdclk 7.349 ns register " "Info: tsu for register \"count_lcd\[2\]\" (data pin = \"resetn\", clock pin = \"lcdclk\") is 7.349 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.624 ns + Longest pin register " "Info: + Longest pin to register delay is 10.624 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns resetn 1 PIN PIN_P6 29 " "Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_P6; Fanout = 29; PIN Node = 'resetn'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.460 ns) + CELL(0.370 ns) 8.745 ns count_lcd\[12\]~739 2 COMB LCCOMB_X24_Y24_N18 16 " "Info: 2: + IC(7.460 ns) + CELL(0.370 ns) = 8.745 ns; Loc. = LCCOMB_X24_Y24_N18; Fanout = 16; COMB Node = 'count_lcd\[12\]~739'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "7.830 ns" { resetn count_lcd[12]~739 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.057 ns) + CELL(0.822 ns) 10.624 ns count_lcd\[2\] 3 REG LCFF_X25_Y22_N5 20 " "Info: 3: + IC(1.057 ns) + CELL(0.822 ns) = 10.624 ns; Loc. = LCFF_X25_Y22_N5; Fanout = 20; REG Node = 'count_lcd\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.879 ns" { count_lcd[12]~739 count_lcd[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.107 ns ( 19.83 % ) " "Info: Total cell delay = 2.107 ns ( 19.83 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "8.517 ns ( 80.17 % ) " "Info: Total interconnect delay = 8.517 ns ( 80.17 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.624 ns" { resetn count_lcd[12]~739 count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.624 ns" { resetn resetn~combout count_lcd[12]~739 count_lcd[2] } { 0.000ns 0.000ns 7.460ns 1.057ns } { 0.000ns 0.915ns 0.370ns 0.822ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk destination 3.235 ns - Shortest register " "Info: - Shortest clock path from clock \"lcdclk\" to destination register is 3.235 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.666 ns) 3.235 ns count_lcd\[2\] 2 REG LCFF_X25_Y22_N5 20 " "Info: 2: + IC(1.469 ns) + CELL(0.666 ns) = 3.235 ns; Loc. = LCFF_X25_Y22_N5; Fanout = 20; REG Node = 'count_lcd\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.135 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 54.59 % ) " "Info: Total cell delay = 1.766 ns ( 54.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.469 ns ( 45.41 % ) " "Info: Total interconnect delay = 1.469 ns ( 45.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { lcdclk lcdclk~combout count_lcd[2] } { 0.000ns 0.000ns 1.469ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "10.624 ns" { resetn count_lcd[12]~739 count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "10.624 ns" { resetn resetn~combout count_lcd[12]~739 count_lcd[2] } { 0.000ns 0.000ns 7.460ns 1.057ns } { 0.000ns 0.915ns 0.370ns 0.822ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.235 ns" { lcdclk count_lcd[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "3.235 ns" { lcdclk lcdclk~combout count_lcd[2] } { 0.000ns 0.000ns 1.469ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "lcdclk lcd_data\[2\] set_data\[2\] 24.921 ns register " "Info: tco from clock \"lcdclk\" to destination pin \"lcd_data\[2\]\" through register \"set_data\[2\]\" is 24.921 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk source 16.758 ns + Longest register " "Info: + Longest clock path from clock \"lcdclk\" to source register is 16.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.469 ns) + CELL(0.970 ns) 3.539 ns count_lcd\[12\] 2 REG LCFF_X25_Y22_N25 3 " "Info: 2: + IC(1.469 ns) + CELL(0.970 ns) = 3.539 ns; Loc. = LCFF_X25_Y22_N25; Fanout = 3; REG Node = 'count_lcd\[12\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.439 ns" { lcdclk count_lcd[12] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 155 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.128 ns) + CELL(0.534 ns) 5.201 ns Equal3~160 3 COMB LCCOMB_X24_Y22_N4 2 " "Info: 3: + IC(1.128 ns) + CELL(0.534 ns) = 5.201 ns; Loc. = LCCOMB_X24_Y22_N4; Fanout = 2; COMB Node = 'Equal3~160'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.662 ns" { count_lcd[12] Equal3~160 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.391 ns) + CELL(0.370 ns) 5.962 ns Equal3~162 4 COMB LCCOMB_X24_Y22_N22 16 " "Info: 4: + IC(0.391 ns) + CELL(0.370 ns) = 5.962 ns; Loc. = LCCOMB_X24_Y22_N22; Fanout = 16; COMB Node = 'Equal3~162'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.761 ns" { Equal3~160 Equal3~162 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 221 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.206 ns) 6.890 ns Equal7~91 5 COMB LCCOMB_X23_Y22_N16 6 " "Info: 5: + IC(0.722 ns) + CELL(0.206 ns) = 6.890 ns; Loc. = LCCOMB_X23_Y22_N16; Fanout = 6; COMB Node = 'Equal7~91'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.928 ns" { Equal3~162 Equal7~91 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 225 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.108 ns) + CELL(0.370 ns) 8.368 ns WideNor2~77 6 COMB LCCOMB_X24_Y23_N28 1 " "Info: 6: + IC(1.108 ns) + CELL(0.370 ns) = 8.368 ns; Loc. = LCCOMB_X24_Y23_N28; Fanout = 1; COMB Node = 'WideNor2~77'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.478 ns" { Equal7~91 WideNor2~77 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.113 ns) + CELL(0.370 ns) 9.851 ns WideNor2~78 7 COMB LCCOMB_X24_Y22_N26 1 " "Info: 7: + IC(1.113 ns) + CELL(0.370 ns) = 9.851 ns; Loc. = LCCOMB_X24_Y22_N26; Fanout = 1; COMB Node = 'WideNor2~78'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.483 ns" { WideNor2~77 WideNor2~78 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.365 ns) + CELL(0.206 ns) 10.422 ns WideNor2~79 8 COMB LCCOMB_X24_Y22_N10 2 " "Info: 8: + IC(0.365 ns) + CELL(0.206 ns) = 10.422 ns; Loc. = LCCOMB_X24_Y22_N10; Fanout = 2; COMB Node = 'WideNor2~79'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.571 ns" { WideNor2~78 WideNor2~79 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.140 ns) + CELL(0.370 ns) 11.932 ns WideNor2 9 COMB LCCOMB_X23_Y24_N26 2 " "Info: 9: + IC(1.140 ns) + CELL(0.370 ns) = 11.932 ns; Loc. = LCCOMB_X23_Y24_N26; Fanout = 2; COMB Node = 'WideNor2'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "1.510 ns" { WideNor2~79 WideNor2 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 291 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.206 ns) 12.499 ns Selector35~170 10 COMB LCCOMB_X23_Y24_N12 1 " "Info: 10: + IC(0.361 ns) + CELL(0.206 ns) = 12.499 ns; Loc. = LCCOMB_X23_Y24_N12; Fanout = 1; COMB Node = 'Selector35~170'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "0.567 ns" { WideNor2 Selector35~170 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(2.233 ns) + CELL(0.000 ns) 14.732 ns Selector35~170clkctrl 11 COMB CLKCTRL_G3 8 " "Info: 11: + IC(2.233 ns) + CELL(0.000 ns) = 14.732 ns; Loc. = CLKCTRL_G3; Fanout = 8; COMB Node = 'Selector35~170clkctrl'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.233 ns" { Selector35~170 Selector35~170clkctrl } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 258 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.206 ns) 16.758 ns set_data\[2\] 12 REG LCCOMB_X22_Y22_N30 1 " "Info: 12: + IC(1.820 ns) + CELL(0.206 ns) = 16.758 ns; Loc. = LCCOMB_X22_Y22_N30; Fanout = 1; REG Node = 'set_data\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "2.026 ns" { Selector35~170clkctrl set_data[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.908 ns ( 29.29 % ) " "Info: Total cell delay = 4.908 ns ( 29.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "11.850 ns ( 70.71 % ) " "Info: Total interconnect delay = 11.850 ns ( 70.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.758 ns" { lcdclk count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "16.758 ns" { lcdclk lcdclk~combout count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[2] } { 0.000ns 0.000ns 1.469ns 1.128ns 0.391ns 0.722ns 1.108ns 1.113ns 0.365ns 1.140ns 0.361ns 2.233ns 1.820ns } { 0.000ns 1.100ns 0.970ns 0.534ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.163 ns + Longest register pin " "Info: + Longest register to pin delay is 8.163 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns set_data\[2\] 1 REG LCCOMB_X22_Y22_N30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X22_Y22_N30; Fanout = 1; REG Node = 'set_data\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { set_data[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(4.937 ns) + CELL(3.226 ns) 8.163 ns lcd_data\[2\] 2 PIN PIN_AC5 0 " "Info: 2: + IC(4.937 ns) + CELL(3.226 ns) = 8.163 ns; Loc. = PIN_AC5; Fanout = 0; PIN Node = 'lcd_data\[2\]'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.163 ns" { set_data[2] lcd_data[2] } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 109 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.226 ns ( 39.52 % ) " "Info: Total cell delay = 3.226 ns ( 39.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "4.937 ns ( 60.48 % ) " "Info: Total interconnect delay = 4.937 ns ( 60.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.163 ns" { set_data[2] lcd_data[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.163 ns" { set_data[2] lcd_data[2] } { 0.000ns 4.937ns } { 0.000ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "16.758 ns" { lcdclk count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "16.758 ns" { lcdclk lcdclk~combout count_lcd[12] Equal3~160 Equal3~162 Equal7~91 WideNor2~77 WideNor2~78 WideNor2~79 WideNor2 Selector35~170 Selector35~170clkctrl set_data[2] } { 0.000ns 0.000ns 1.469ns 1.128ns 0.391ns 0.722ns 1.108ns 1.113ns 0.365ns 1.140ns 0.361ns 2.233ns 1.820ns } { 0.000ns 1.100ns 0.970ns 0.534ns 0.370ns 0.206ns 0.370ns 0.370ns 0.206ns 0.370ns 0.206ns 0.000ns 0.206ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.163 ns" { set_data[2] lcd_data[2] } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.163 ns" { set_data[2] lcd_data[2] } { 0.000ns 4.937ns } { 0.000ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0}
{ "Info" "ITDB_TH_RESULT" "lcd_mode.00011 resetn lcdclk -3.646 ns register " "Info: th for register \"lcd_mode.00011\" (data pin = \"resetn\", clock pin = \"lcdclk\") is -3.646 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "lcdclk destination 5.028 ns + Longest register " "Info: + Longest clock path from clock \"lcdclk\" to destination register is 5.028 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns lcdclk 1 CLK PIN_N1 29 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_N1; Fanout = 29; CLK Node = 'lcdclk'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { lcdclk } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 105 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(3.262 ns) + CELL(0.666 ns) 5.028 ns lcd_mode.00011 2 REG LCFF_X24_Y24_N21 3 " "Info: 2: + IC(3.262 ns) + CELL(0.666 ns) = 5.028 ns; Loc. = LCFF_X24_Y24_N21; Fanout = 3; REG Node = 'lcd_mode.00011'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "3.928 ns" { lcdclk lcd_mode.00011 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 35.12 % ) " "Info: Total cell delay = 1.766 ns ( 35.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.262 ns ( 64.88 % ) " "Info: Total interconnect delay = 3.262 ns ( 64.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { lcdclk lcd_mode.00011 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { lcdclk lcdclk~combout lcd_mode.00011 } { 0.000ns 0.000ns 3.262ns } { 0.000ns 1.100ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.980 ns - Shortest pin register " "Info: - Shortest pin to register delay is 8.980 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.915 ns) 0.915 ns resetn 1 PIN PIN_P6 29 " "Info: 1: + IC(0.000 ns) + CELL(0.915 ns) = 0.915 ns; Loc. = PIN_P6; Fanout = 29; PIN Node = 'resetn'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "" { resetn } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 104 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_NODE_DELAY" "IC(7.405 ns) + CELL(0.660 ns) 8.980 ns lcd_mode.00011 2 REG LCFF_X24_Y24_N21 3 " "Info: 2: + IC(7.405 ns) + CELL(0.660 ns) = 8.980 ns; Loc. = LCFF_X24_Y24_N21; Fanout = 3; REG Node = 'lcd_mode.00011'" {  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.065 ns" { resetn lcd_mode.00011 } "NODE_NAME" } } { "rtl/easy_charlcd.v" "" { Text "C:/work/now/0.easy/fpga_example/easy_charlcd/rtl/easy_charlcd.v" 197 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.575 ns ( 17.54 % ) " "Info: Total cell delay = 1.575 ns ( 17.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0} { "Info" "ITDB_TOTAL_IC_DELAY" "7.405 ns ( 82.46 % ) " "Info: Total interconnect delay = 7.405 ns ( 82.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.980 ns" { resetn lcd_mode.00011 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.980 ns" { resetn resetn~combout lcd_mode.00011 } { 0.000ns 0.000ns 7.405ns } { 0.000ns 0.915ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0}  } { { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "5.028 ns" { lcdclk lcd_mode.00011 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "5.028 ns" { lcdclk lcdclk~combout lcd_mode.00011 } { 0.000ns 0.000ns 3.262ns } { 0.000ns 1.100ns 0.666ns } "" } } { "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/71/quartus/bin/TimingClosureFloorplan.fld" "" "8.980 ns" { resetn lcd_mode.00011 } "NODE_NAME" } } { "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "" { "Technology Map Viewer" "c:/altera/71/quartus/bin/Technology_Viewer.qrui" "8.980 ns" { resetn resetn~combout lcd_mode.00011 } { 0.000ns 0.000ns 7.405ns } { 0.000ns 0.915ns 0.660ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 13 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "116 " "Info: Allocated 116 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Info" "IQEXE_END_BANNER_TIME" "Sat Sep 08 13:34:47 2007 " "Info: Processing ended: Sat Sep 08 13:34:47 2007" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
