INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Mon Apr 17 18:11:52 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.05 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.18 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.27 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 10.06 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/sort_top.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/sort_top.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/sort_top.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top sort_top -name=sort_top 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.2 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.pp.0.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort_separate_bucket_parallel.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/radix_sort_separate_bucket_parallel.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/radix_sort_separate_bucket_parallel.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top sort_top -name=sort_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang-tidy.loop-label.err.log 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 0.12 sec.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.pp.0.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/radix_sort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/radix_sort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/radix_sort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top sort_top -name=sort_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:28:9)
WARNING: [HLS 207-5560] Only for/while/do support the pipeline  pragma (sort_seperate_bucket/radix_sort.c:70:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO: [HLS 200-10] Analyzing design file 'sort_seperate_bucket/merge_sort.c' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling sort_seperate_bucket/merge_sort.c as C
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang sort_seperate_bucket/merge_sort.c -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /tools/Xilinx/Vitis_HLS/2022.2/tps/lnx64/gcc-8.3.0 -fhls -fno-exceptions -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.c.clang.err.log 
Command       ap_eval done; 0.21 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
Execute       set_directive_top sort_top -name=sort_top 
INFO-FLOW: Source syntax check for synthesis
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/clang.err.log 
Command       ap_eval done; 0.19 sec.
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/.systemc_flag -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  -directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/all.directive.json -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
Execute       clang_tidy xilinx-remove-assert -desc remove-assert /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  
INFO-FLOW: exec /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-remove-assert -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.1 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c std=gnu99 -target fpga  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang-tidy.loop-label.err.log 
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -- -std=gnu99 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.xilinx-dataflow-lawyer.err.log 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -std=gnu99 -fgnu89-inline -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot -I /tools/Xilinx/Vitis_HLS/2022.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.pp.0.c.clang.err.log 
Command       ap_eval done; 0.19 sec.
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1.73 seconds. CPU system time: 2.29 seconds. Elapsed time: 4.01 seconds; current allocated memory: 1.075 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -args  "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.g.bc" "/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.g.bc"  
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_separate_bucket_parallel.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort.g.bc /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort.g.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsm_39.bc /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libhlsmc++_39.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command         ap_eval done; 2.59 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 2.59 sec.
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sort_top -reflow-float-conversion 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=sort_top -reflow-float-conversion -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command         ap_eval done; 0.95 sec.
INFO-FLOW: 
Command       run_link_or_opt done; 0.95 sec.
Execute       run_link_or_opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /tools/Xilinx/Vitis_HLS/2022.2/lnx64/lib/libfloatconversion_39.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute       run_link_or_opt -opt -out /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sort_top 
Execute         ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=sort_top -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute       ap_eval exec -ignorestderr /tools/Xilinx/Vitis_HLS/2022.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=sort_top -mllvm -hls-db-dir -mllvm /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-assume-no-address-wrap=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium -device-resource-info=BRAM_4032.000000_DSP_9024.000000_FF_2607360.000000_LUT_1303680.000000_SLICE_162960.000000_SLR_3.000000_URAM_960.000000 -device-name-info=xcu280-fsvh2892-2L-e > /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command       ap_eval done; 0.43 sec.
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.58 seconds. CPU system time: 0.71 seconds. Elapsed time: 4.29 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.076 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top sort_top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.0.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.prechk.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.077 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.g.1.bc to /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket.1.2' automatically.
INFO: [XFORM 203-510] Pipelining loop 'Loop-2' in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'initialization' (sort_seperate_bucket/radix_sort.c:17) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'input_bucket' (sort_seperate_bucket/radix_sort.c:39) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'output_bucket' (sort_seperate_bucket/radix_sort.c:50) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'bucket_pointer_initialization' (sort_seperate_bucket/radix_sort.c:30) in function 'radix_sort_unified_bucket.1.1' automatically.
INFO: [HLS 200-778] Automatically marking array 'input_r' (sort_seperate_bucket/sort_top.c:8) as shared between two reader processes.
INFO: [HLS 200-755] Binding port 0 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.1' (sort_seperate_bucket/radix_sort.c:12:3) 
INFO: [HLS 200-755] Binding port 1 of memory 'input_r' (sort_seperate_bucket/sort_top.c:8) to function 'radix_sort_unified_bucket.1.2' (sort_seperate_bucket/radix_sort.c:12:3) 
INFO: [XFORM 203-712] Applying dataflow to function 'sort_top' (sort_seperate_bucket/sort_top.c:8), detected/extracted 3 process function(s): 
	 'radix_sort_unified_bucket.1.1'
	 'radix_sort_unified_bucket.1.2'
	 'merge_sort.1'.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.1.tmp.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.099 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.2.bc -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket.1.2' more than one sub loop.
WARNING: [HLS 200-960] Cannot flatten loop 'sort_procedure' (sort_seperate_bucket/radix_sort.c:24:11) in function 'radix_sort_unified_bucket.1.1' more than one sub loop.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.0': data dependence(s) between loops prevent merging.
WARNING: [HLS 200-946] Cannot merge loops in region 'xlx_merge_loop.bucket_pointer_initialization.1': data dependence(s) between loops prevent merging.
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:18:18)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:20:32)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:33:22)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:35:20)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket' (sort_seperate_bucket/radix_sort.c:42:38)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_pointer' (sort_seperate_bucket/radix_sort.c:43:30)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' (sort_seperate_bucket/radix_sort.c:46:33)
INFO: [HLS 200-472] Inferring partial write operation for 'sorted_data' (sort_seperate_bucket/radix_sort.c:51:19)
INFO: [HLS 200-472] Inferring partial write operation for 'bucket_sizes' 
INFO: [HLS 200-634] Sharing array input_r among processes radix_sort_unified_bucket.1.1 and radix_sort_unified_bucket.1.2
Command         transform done; 0.15 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.212 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 0.31 sec.
Command     elaborate done; 8.61 sec.
Execute     ap_eval exec zip -j /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'sort_top' ...
Execute       ap_set_top_model sort_top 
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_1' to 'radix_sort_unified_bucket_1_1_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization' to 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_input_bucket' to 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1_Pipeline_output_bucket' to 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.1' to 'radix_sort_unified_bucket_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_1' to 'radix_sort_unified_bucket_1_2_Pipeline_1'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization' to 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_input_bucket' to 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2_Pipeline_output_bucket' to 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket'.
WARNING: [SYN 201-103] Legalizing function name 'radix_sort_unified_bucket.1.2' to 'radix_sort_unified_bucket_1_2'.
WARNING: [SYN 201-103] Legalizing function name 'merge_sort.1' to 'merge_sort_1'.
Execute       get_model_list sort_top -filter all-wo-channel -topdown 
Execute       preproc_iomode -model sort_top 
Execute       preproc_iomode -model merge_sort.1 
Execute       preproc_iomode -model radix_sort_unified_bucket.1.2 
Execute       preproc_iomode -model radix_sort_unified_bucket.1.2_Pipeline_output_bucket 
Execute       preproc_iomode -model radix_sort_unified_bucket.1.2_Pipeline_input_bucket 
Execute       preproc_iomode -model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization 
Execute       preproc_iomode -model radix_sort_unified_bucket.1.2_Pipeline_initialization 
Execute       preproc_iomode -model radix_sort_unified_bucket.1.2_Pipeline_1 
Execute       preproc_iomode -model radix_sort_unified_bucket.1.1 
Execute       preproc_iomode -model radix_sort_unified_bucket.1.1_Pipeline_output_bucket 
Execute       preproc_iomode -model radix_sort_unified_bucket.1.1_Pipeline_input_bucket 
Execute       preproc_iomode -model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization 
Execute       preproc_iomode -model radix_sort_unified_bucket.1.1_Pipeline_initialization 
Execute       preproc_iomode -model radix_sort_unified_bucket.1.1_Pipeline_1 
Execute       get_model_list sort_top -filter all-wo-channel 
INFO-FLOW: Model list for configure: radix_sort_unified_bucket.1.1_Pipeline_1 radix_sort_unified_bucket.1.1_Pipeline_initialization radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization radix_sort_unified_bucket.1.1_Pipeline_input_bucket radix_sort_unified_bucket.1.1_Pipeline_output_bucket radix_sort_unified_bucket.1.1 radix_sort_unified_bucket.1.2_Pipeline_1 radix_sort_unified_bucket.1.2_Pipeline_initialization radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization radix_sort_unified_bucket.1.2_Pipeline_input_bucket radix_sort_unified_bucket.1.2_Pipeline_output_bucket radix_sort_unified_bucket.1.2 merge_sort.1 sort_top
INFO-FLOW: Configuring Module : radix_sort_unified_bucket.1.1_Pipeline_1 ...
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_1 
Execute       apply_spec_resource_limit radix_sort_unified_bucket.1.1_Pipeline_1 
INFO-FLOW: Configuring Module : radix_sort_unified_bucket.1.1_Pipeline_initialization ...
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_initialization 
Execute       apply_spec_resource_limit radix_sort_unified_bucket.1.1_Pipeline_initialization 
INFO-FLOW: Configuring Module : radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization ...
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization 
Execute       apply_spec_resource_limit radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization 
INFO-FLOW: Configuring Module : radix_sort_unified_bucket.1.1_Pipeline_input_bucket ...
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_input_bucket 
Execute       apply_spec_resource_limit radix_sort_unified_bucket.1.1_Pipeline_input_bucket 
INFO-FLOW: Configuring Module : radix_sort_unified_bucket.1.1_Pipeline_output_bucket ...
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_output_bucket 
Execute       apply_spec_resource_limit radix_sort_unified_bucket.1.1_Pipeline_output_bucket 
INFO-FLOW: Configuring Module : radix_sort_unified_bucket.1.1 ...
Execute       set_default_model radix_sort_unified_bucket.1.1 
Execute       apply_spec_resource_limit radix_sort_unified_bucket.1.1 
INFO-FLOW: Configuring Module : radix_sort_unified_bucket.1.2_Pipeline_1 ...
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_1 
Execute       apply_spec_resource_limit radix_sort_unified_bucket.1.2_Pipeline_1 
INFO-FLOW: Configuring Module : radix_sort_unified_bucket.1.2_Pipeline_initialization ...
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_initialization 
Execute       apply_spec_resource_limit radix_sort_unified_bucket.1.2_Pipeline_initialization 
INFO-FLOW: Configuring Module : radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization ...
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization 
Execute       apply_spec_resource_limit radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization 
INFO-FLOW: Configuring Module : radix_sort_unified_bucket.1.2_Pipeline_input_bucket ...
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_input_bucket 
Execute       apply_spec_resource_limit radix_sort_unified_bucket.1.2_Pipeline_input_bucket 
INFO-FLOW: Configuring Module : radix_sort_unified_bucket.1.2_Pipeline_output_bucket ...
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_output_bucket 
Execute       apply_spec_resource_limit radix_sort_unified_bucket.1.2_Pipeline_output_bucket 
INFO-FLOW: Configuring Module : radix_sort_unified_bucket.1.2 ...
Execute       set_default_model radix_sort_unified_bucket.1.2 
Execute       apply_spec_resource_limit radix_sort_unified_bucket.1.2 
INFO-FLOW: Configuring Module : merge_sort.1 ...
Execute       set_default_model merge_sort.1 
Execute       apply_spec_resource_limit merge_sort.1 
INFO-FLOW: Configuring Module : sort_top ...
Execute       set_default_model sort_top 
Execute       apply_spec_resource_limit sort_top 
INFO-FLOW: Model list for preprocess: radix_sort_unified_bucket.1.1_Pipeline_1 radix_sort_unified_bucket.1.1_Pipeline_initialization radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization radix_sort_unified_bucket.1.1_Pipeline_input_bucket radix_sort_unified_bucket.1.1_Pipeline_output_bucket radix_sort_unified_bucket.1.1 radix_sort_unified_bucket.1.2_Pipeline_1 radix_sort_unified_bucket.1.2_Pipeline_initialization radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization radix_sort_unified_bucket.1.2_Pipeline_input_bucket radix_sort_unified_bucket.1.2_Pipeline_output_bucket radix_sort_unified_bucket.1.2 merge_sort.1 sort_top
INFO-FLOW: Preprocessing Module: radix_sort_unified_bucket.1.1_Pipeline_1 ...
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_1 
Execute       cdfg_preprocess -model radix_sort_unified_bucket.1.1_Pipeline_1 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.1_Pipeline_1 
INFO-FLOW: Preprocessing Module: radix_sort_unified_bucket.1.1_Pipeline_initialization ...
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_initialization 
Execute       cdfg_preprocess -model radix_sort_unified_bucket.1.1_Pipeline_initialization 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.1_Pipeline_initialization 
INFO-FLOW: Preprocessing Module: radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization ...
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization 
Execute       cdfg_preprocess -model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization 
INFO-FLOW: Preprocessing Module: radix_sort_unified_bucket.1.1_Pipeline_input_bucket ...
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_input_bucket 
Execute       cdfg_preprocess -model radix_sort_unified_bucket.1.1_Pipeline_input_bucket 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.1_Pipeline_input_bucket 
INFO-FLOW: Preprocessing Module: radix_sort_unified_bucket.1.1_Pipeline_output_bucket ...
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_output_bucket 
Execute       cdfg_preprocess -model radix_sort_unified_bucket.1.1_Pipeline_output_bucket 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.1_Pipeline_output_bucket 
INFO-FLOW: Preprocessing Module: radix_sort_unified_bucket.1.1 ...
Execute       set_default_model radix_sort_unified_bucket.1.1 
Execute       cdfg_preprocess -model radix_sort_unified_bucket.1.1 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.1 
INFO-FLOW: Preprocessing Module: radix_sort_unified_bucket.1.2_Pipeline_1 ...
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_1 
Execute       cdfg_preprocess -model radix_sort_unified_bucket.1.2_Pipeline_1 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.2_Pipeline_1 
INFO-FLOW: Preprocessing Module: radix_sort_unified_bucket.1.2_Pipeline_initialization ...
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_initialization 
Execute       cdfg_preprocess -model radix_sort_unified_bucket.1.2_Pipeline_initialization 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.2_Pipeline_initialization 
INFO-FLOW: Preprocessing Module: radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization ...
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization 
Execute       cdfg_preprocess -model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization 
INFO-FLOW: Preprocessing Module: radix_sort_unified_bucket.1.2_Pipeline_input_bucket ...
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_input_bucket 
Execute       cdfg_preprocess -model radix_sort_unified_bucket.1.2_Pipeline_input_bucket 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.2_Pipeline_input_bucket 
INFO-FLOW: Preprocessing Module: radix_sort_unified_bucket.1.2_Pipeline_output_bucket ...
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_output_bucket 
Execute       cdfg_preprocess -model radix_sort_unified_bucket.1.2_Pipeline_output_bucket 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.2_Pipeline_output_bucket 
INFO-FLOW: Preprocessing Module: radix_sort_unified_bucket.1.2 ...
Execute       set_default_model radix_sort_unified_bucket.1.2 
Execute       cdfg_preprocess -model radix_sort_unified_bucket.1.2 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.2 
INFO-FLOW: Preprocessing Module: merge_sort.1 ...
Execute       set_default_model merge_sort.1 
Execute       cdfg_preprocess -model merge_sort.1 
Execute       rtl_gen_preprocess merge_sort.1 
INFO-FLOW: Preprocessing Module: sort_top ...
Execute       set_default_model sort_top 
Execute       cdfg_preprocess -model sort_top 
Execute       rtl_gen_preprocess sort_top 
INFO-FLOW: Model list for synthesis: radix_sort_unified_bucket.1.1_Pipeline_1 radix_sort_unified_bucket.1.1_Pipeline_initialization radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization radix_sort_unified_bucket.1.1_Pipeline_input_bucket radix_sort_unified_bucket.1.1_Pipeline_output_bucket radix_sort_unified_bucket.1.1 radix_sort_unified_bucket.1.2_Pipeline_1 radix_sort_unified_bucket.1.2_Pipeline_initialization radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization radix_sort_unified_bucket.1.2_Pipeline_input_bucket radix_sort_unified_bucket.1.2_Pipeline_output_bucket radix_sort_unified_bucket.1.2 merge_sort.1 sort_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_1 
Execute       schedule -model radix_sort_unified_bucket.1.1_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.214 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_unified_bucket.1.1_Pipeline_1.
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_1 
Execute       bind -model radix_sort_unified_bucket.1.1_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.214 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_unified_bucket.1.1_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_initialization 
Execute       schedule -model radix_sort_unified_bucket.1.1_Pipeline_initialization 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.214 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_initialization.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_initialization.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_unified_bucket.1.1_Pipeline_initialization.
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_initialization 
Execute       bind -model radix_sort_unified_bucket.1.1_Pipeline_initialization 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.214 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_initialization.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_initialization.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_unified_bucket.1.1_Pipeline_initialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization 
Execute       schedule -model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization.
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization 
Execute       bind -model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_input_bucket 
Execute       schedule -model radix_sort_unified_bucket.1.1_Pipeline_input_bucket 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_input_bucket.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_input_bucket.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_unified_bucket.1.1_Pipeline_input_bucket.
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_input_bucket 
Execute       bind -model radix_sort_unified_bucket.1.1_Pipeline_input_bucket 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_input_bucket.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_input_bucket.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_unified_bucket.1.1_Pipeline_input_bucket.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_output_bucket 
Execute       schedule -model radix_sort_unified_bucket.1.1_Pipeline_output_bucket 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_output_bucket.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_output_bucket.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_unified_bucket.1.1_Pipeline_output_bucket.
Execute       set_default_model radix_sort_unified_bucket.1.1_Pipeline_output_bucket 
Execute       bind -model radix_sort_unified_bucket.1.1_Pipeline_output_bucket 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.215 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_output_bucket.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_output_bucket.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_unified_bucket.1.1_Pipeline_output_bucket.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_unified_bucket.1.1 
Execute       schedule -model radix_sort_unified_bucket.1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.216 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_unified_bucket.1.1.
Execute       set_default_model radix_sort_unified_bucket.1.1 
Execute       bind -model radix_sort_unified_bucket.1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.216 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_unified_bucket.1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_1 
Execute       schedule -model radix_sort_unified_bucket.1.2_Pipeline_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Loop 1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.216 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_1.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_unified_bucket.1.2_Pipeline_1.
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_1 
Execute       bind -model radix_sort_unified_bucket.1.2_Pipeline_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 1.216 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_1.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_unified_bucket.1.2_Pipeline_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_initialization 
Execute       schedule -model radix_sort_unified_bucket.1.2_Pipeline_initialization 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.216 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_initialization.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_initialization.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_unified_bucket.1.2_Pipeline_initialization.
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_initialization 
Execute       bind -model radix_sort_unified_bucket.1.2_Pipeline_initialization 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.216 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_initialization.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_initialization.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_unified_bucket.1.2_Pipeline_initialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization 
Execute       schedule -model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'bucket_pointer_initialization'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'bucket_pointer_initialization'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization.
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization 
Execute       bind -model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_input_bucket 
Execute       schedule -model radix_sort_unified_bucket.1.2_Pipeline_input_bucket 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'input_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'input_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_input_bucket.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_input_bucket.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_unified_bucket.1.2_Pipeline_input_bucket.
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_input_bucket 
Execute       bind -model radix_sort_unified_bucket.1.2_Pipeline_input_bucket 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_input_bucket.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_input_bucket.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_unified_bucket.1.2_Pipeline_input_bucket.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_output_bucket 
Execute       schedule -model radix_sort_unified_bucket.1.2_Pipeline_output_bucket 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'output_bucket'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'output_bucket'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_output_bucket.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_output_bucket.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_unified_bucket.1.2_Pipeline_output_bucket.
Execute       set_default_model radix_sort_unified_bucket.1.2_Pipeline_output_bucket 
Execute       bind -model radix_sort_unified_bucket.1.2_Pipeline_output_bucket 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.217 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_output_bucket.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_output_bucket.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_unified_bucket.1.2_Pipeline_output_bucket.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model radix_sort_unified_bucket.1.2 
Execute       schedule -model radix_sort_unified_bucket.1.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.218 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2.sched.adb -f 
INFO-FLOW: Finish scheduling radix_sort_unified_bucket.1.2.
Execute       set_default_model radix_sort_unified_bucket.1.2 
Execute       bind -model radix_sort_unified_bucket.1.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 1.218 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2.bind.adb -f 
INFO-FLOW: Finish binding radix_sort_unified_bucket.1.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model merge_sort.1 
Execute       schedule -model merge_sort.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_7_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_7_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.218 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_1.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_1.sched.adb -f 
INFO-FLOW: Finish scheduling merge_sort.1.
Execute       set_default_model merge_sort.1 
Execute       bind -model merge_sort.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.218 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_1.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_1.bind.adb -f 
INFO-FLOW: Finish binding merge_sort.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model sort_top 
Execute       schedule -model sort_top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.218 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.verbose.sched.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.sched.adb -f 
INFO-FLOW: Finish scheduling sort_top.
Execute       set_default_model sort_top 
Execute       bind -model sort_top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.218 GB.
Execute       syn_report -verbosereport -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.verbose.bind.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.27 sec.
Execute       db_write -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.bind.adb -f 
INFO-FLOW: Finish binding sort_top.
Execute       get_model_list sort_top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.1_Pipeline_1 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.1_Pipeline_initialization 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.1_Pipeline_input_bucket 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.1_Pipeline_output_bucket 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.1 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.2_Pipeline_1 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.2_Pipeline_initialization 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.2_Pipeline_input_bucket 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.2_Pipeline_output_bucket 
Execute       rtl_gen_preprocess radix_sort_unified_bucket.1.2 
Execute       rtl_gen_preprocess merge_sort.1 
Execute       rtl_gen_preprocess sort_top 
INFO-FLOW: Model list for RTL generation: radix_sort_unified_bucket.1.1_Pipeline_1 radix_sort_unified_bucket.1.1_Pipeline_initialization radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization radix_sort_unified_bucket.1.1_Pipeline_input_bucket radix_sort_unified_bucket.1.1_Pipeline_output_bucket radix_sort_unified_bucket.1.1 radix_sort_unified_bucket.1.2_Pipeline_1 radix_sort_unified_bucket.1.2_Pipeline_initialization radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization radix_sort_unified_bucket.1.2_Pipeline_input_bucket radix_sort_unified_bucket.1.2_Pipeline_output_bucket radix_sort_unified_bucket.1.2 merge_sort.1 sort_top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_unified_bucket.1.1_Pipeline_1 -top_prefix sort_top_ -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.218 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_unified_bucket.1.1_Pipeline_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top_radix_sort_unified_bucket_1_1_Pipeline_1 
Execute       gen_rtl radix_sort_unified_bucket.1.1_Pipeline_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top_radix_sort_unified_bucket_1_1_Pipeline_1 
Execute       syn_report -csynth -model radix_sort_unified_bucket.1.1_Pipeline_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_1_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_unified_bucket.1.1_Pipeline_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_1_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_unified_bucket.1.1_Pipeline_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_unified_bucket.1.1_Pipeline_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_1.adb 
Execute       db_write -model radix_sort_unified_bucket.1.1_Pipeline_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_unified_bucket.1.1_Pipeline_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_unified_bucket.1.1_Pipeline_initialization -top_prefix sort_top_ -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_initialization.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.219 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_unified_bucket.1.1_Pipeline_initialization -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top_radix_sort_unified_bucket_1_1_Pipeline_initialization 
Execute       gen_rtl radix_sort_unified_bucket.1.1_Pipeline_initialization -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top_radix_sort_unified_bucket_1_1_Pipeline_initialization 
Execute       syn_report -csynth -model radix_sort_unified_bucket.1.1_Pipeline_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_1_Pipeline_initialization_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_unified_bucket.1.1_Pipeline_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_1_Pipeline_initialization_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_unified_bucket.1.1_Pipeline_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_initialization.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_unified_bucket.1.1_Pipeline_initialization -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_initialization.adb 
Execute       db_write -model radix_sort_unified_bucket.1.1_Pipeline_initialization -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_unified_bucket.1.1_Pipeline_initialization -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_initialization 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization -top_prefix sort_top_ -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.220 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top_radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization 
Execute       gen_rtl radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top_radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization 
Execute       syn_report -csynth -model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization.adb 
Execute       db_write -model radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_unified_bucket.1.1_Pipeline_input_bucket -top_prefix sort_top_ -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_input_bucket.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.07 seconds; current allocated memory: 1.221 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_unified_bucket.1.1_Pipeline_input_bucket -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top_radix_sort_unified_bucket_1_1_Pipeline_input_bucket 
Execute       gen_rtl radix_sort_unified_bucket.1.1_Pipeline_input_bucket -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top_radix_sort_unified_bucket_1_1_Pipeline_input_bucket 
Execute       syn_report -csynth -model radix_sort_unified_bucket.1.1_Pipeline_input_bucket -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_1_Pipeline_input_bucket_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_unified_bucket.1.1_Pipeline_input_bucket -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_1_Pipeline_input_bucket_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_unified_bucket.1.1_Pipeline_input_bucket -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_input_bucket.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_unified_bucket.1.1_Pipeline_input_bucket -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_input_bucket.adb 
Execute       db_write -model radix_sort_unified_bucket.1.1_Pipeline_input_bucket -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_unified_bucket.1.1_Pipeline_input_bucket -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_input_bucket 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_unified_bucket.1.1_Pipeline_output_bucket -top_prefix sort_top_ -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_output_bucket.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket' pipeline 'output_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1_Pipeline_output_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.222 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_unified_bucket.1.1_Pipeline_output_bucket -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top_radix_sort_unified_bucket_1_1_Pipeline_output_bucket 
Execute       gen_rtl radix_sort_unified_bucket.1.1_Pipeline_output_bucket -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top_radix_sort_unified_bucket_1_1_Pipeline_output_bucket 
Execute       syn_report -csynth -model radix_sort_unified_bucket.1.1_Pipeline_output_bucket -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_1_Pipeline_output_bucket_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_unified_bucket.1.1_Pipeline_output_bucket -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_1_Pipeline_output_bucket_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_unified_bucket.1.1_Pipeline_output_bucket -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_output_bucket.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_unified_bucket.1.1_Pipeline_output_bucket -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_output_bucket.adb 
Execute       db_write -model radix_sort_unified_bucket.1.1_Pipeline_output_bucket -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_unified_bucket.1.1_Pipeline_output_bucket -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_output_bucket 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_unified_bucket.1.1 -top_prefix sort_top_ -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_1'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.223 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_unified_bucket.1.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top_radix_sort_unified_bucket_1_1 
Execute       gen_rtl radix_sort_unified_bucket.1.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top_radix_sort_unified_bucket_1_1 
Execute       syn_report -csynth -model radix_sort_unified_bucket.1.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_unified_bucket.1.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_1_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_unified_bucket.1.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model radix_sort_unified_bucket.1.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1.adb 
Execute       db_write -model radix_sort_unified_bucket.1.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_unified_bucket.1.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_unified_bucket.1.2_Pipeline_1 -top_prefix sort_top_ -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.224 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_unified_bucket.1.2_Pipeline_1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top_radix_sort_unified_bucket_1_2_Pipeline_1 
Execute       gen_rtl radix_sort_unified_bucket.1.2_Pipeline_1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top_radix_sort_unified_bucket_1_2_Pipeline_1 
Execute       syn_report -csynth -model radix_sort_unified_bucket.1.2_Pipeline_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_2_Pipeline_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_unified_bucket.1.2_Pipeline_1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_2_Pipeline_1_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_unified_bucket.1.2_Pipeline_1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_unified_bucket.1.2_Pipeline_1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_1.adb 
Execute       db_write -model radix_sort_unified_bucket.1.2_Pipeline_1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_unified_bucket.1.2_Pipeline_1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_unified_bucket.1.2_Pipeline_initialization -top_prefix sort_top_ -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_initialization.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_initialization' pipeline 'initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.225 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_unified_bucket.1.2_Pipeline_initialization -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top_radix_sort_unified_bucket_1_2_Pipeline_initialization 
Execute       gen_rtl radix_sort_unified_bucket.1.2_Pipeline_initialization -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top_radix_sort_unified_bucket_1_2_Pipeline_initialization 
Execute       syn_report -csynth -model radix_sort_unified_bucket.1.2_Pipeline_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_2_Pipeline_initialization_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_unified_bucket.1.2_Pipeline_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_2_Pipeline_initialization_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_unified_bucket.1.2_Pipeline_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_initialization.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_unified_bucket.1.2_Pipeline_initialization -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_initialization.adb 
Execute       db_write -model radix_sort_unified_bucket.1.2_Pipeline_initialization -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_unified_bucket.1.2_Pipeline_initialization -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_initialization 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization -top_prefix sort_top_ -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization' pipeline 'bucket_pointer_initialization' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 1.226 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top_radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization 
Execute       gen_rtl radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top_radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization 
Execute       syn_report -csynth -model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization.adb 
Execute       db_write -model radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_unified_bucket.1.2_Pipeline_input_bucket -top_prefix sort_top_ -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_input_bucket.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket' pipeline 'input_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_input_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.227 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_unified_bucket.1.2_Pipeline_input_bucket -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top_radix_sort_unified_bucket_1_2_Pipeline_input_bucket 
Execute       gen_rtl radix_sort_unified_bucket.1.2_Pipeline_input_bucket -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top_radix_sort_unified_bucket_1_2_Pipeline_input_bucket 
Execute       syn_report -csynth -model radix_sort_unified_bucket.1.2_Pipeline_input_bucket -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_2_Pipeline_input_bucket_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_unified_bucket.1.2_Pipeline_input_bucket -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_2_Pipeline_input_bucket_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_unified_bucket.1.2_Pipeline_input_bucket -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_input_bucket.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_unified_bucket.1.2_Pipeline_input_bucket -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_input_bucket.adb 
Execute       db_write -model radix_sort_unified_bucket.1.2_Pipeline_input_bucket -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_unified_bucket.1.2_Pipeline_input_bucket -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_input_bucket 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_unified_bucket.1.2_Pipeline_output_bucket -top_prefix sort_top_ -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_output_bucket.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket' pipeline 'output_bucket' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2_Pipeline_output_bucket'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.12 seconds. CPU system time: 0 seconds. Elapsed time: 0.13 seconds; current allocated memory: 1.228 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_unified_bucket.1.2_Pipeline_output_bucket -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top_radix_sort_unified_bucket_1_2_Pipeline_output_bucket 
Execute       gen_rtl radix_sort_unified_bucket.1.2_Pipeline_output_bucket -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top_radix_sort_unified_bucket_1_2_Pipeline_output_bucket 
Execute       syn_report -csynth -model radix_sort_unified_bucket.1.2_Pipeline_output_bucket -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_2_Pipeline_output_bucket_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_unified_bucket.1.2_Pipeline_output_bucket -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_2_Pipeline_output_bucket_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_unified_bucket.1.2_Pipeline_output_bucket -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_output_bucket.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model radix_sort_unified_bucket.1.2_Pipeline_output_bucket -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_output_bucket.adb 
Execute       db_write -model radix_sort_unified_bucket.1.2_Pipeline_output_bucket -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_unified_bucket.1.2_Pipeline_output_bucket -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_output_bucket 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'radix_sort_unified_bucket_1_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model radix_sort_unified_bucket.1.2 -top_prefix sort_top_ -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'radix_sort_unified_bucket_1_2'.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sort_top_radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.230 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl radix_sort_unified_bucket.1.2 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top_radix_sort_unified_bucket_1_2 
Execute       gen_rtl radix_sort_unified_bucket.1.2 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top_radix_sort_unified_bucket_1_2 
Execute       syn_report -csynth -model radix_sort_unified_bucket.1.2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_2_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model radix_sort_unified_bucket.1.2 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/radix_sort_unified_bucket_1_2_csynth.xml 
Execute       syn_report -verbosereport -model radix_sort_unified_bucket.1.2 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.11 sec.
Execute       db_write -model radix_sort_unified_bucket.1.2 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2.adb 
Execute       db_write -model radix_sort_unified_bucket.1.2 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info radix_sort_unified_bucket.1.2 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'merge_sort_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model merge_sort.1 -top_prefix sort_top_ -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'merge_sort_1' pipeline 'VITIS_LOOP_7_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'merge_sort_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 1.231 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl merge_sort.1 -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top_merge_sort_1 
Execute       gen_rtl merge_sort.1 -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top_merge_sort_1 
Execute       syn_report -csynth -model merge_sort.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_1_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model merge_sort.1 -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/merge_sort_1_csynth.xml 
Execute       syn_report -verbosereport -model merge_sort.1 -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_1.verbose.rpt 
Execute         AP::get_flow_target_display_name
Execute       db_write -model merge_sort.1 -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_1.adb 
Execute       db_write -model merge_sort.1 -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info merge_sort.1 -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sort_top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model sort_top -top_prefix  -sub_prefix sort_top_ -mg_file /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'sort_top/input_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sort_top/output_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sort_top' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sort_top'.
INFO: [HLS 200-741] Implementing PIPO sort_top_half_sorted0_RAM_AUTO_1R1W using a single memory for all blocks
INFO: [RTMG 210-278] Implementing memory 'sort_top_half_sorted0_RAM_AUTO_1R1W_memcore' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 1.232 GB.
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       gen_rtl sort_top -istop -style xilinx -f -lang vhdl -o /home/boyiw7/sort_seperate_bucket/solution1/syn/vhdl/sort_top 
Execute       gen_rtl sort_top -istop -style xilinx -f -lang vlog -o /home/boyiw7/sort_seperate_bucket/solution1/syn/verilog/sort_top 
Execute       syn_report -csynth -model sort_top -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/sort_top_csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -rtlxml -model sort_top -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/sort_top_csynth.xml 
Execute       syn_report -verbosereport -model sort_top -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.verbose.rpt 
Execute         AP::get_flow_target_display_name
Command       syn_report done; 0.28 sec.
Execute       db_write -model sort_top -f -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.adb 
Execute       db_write -model sort_top -bindview -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info sort_top -p /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top 
Execute       export_constraint_db -f -tool general -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.constraint.tcl 
Execute       syn_report -designview -model sort_top -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.design.xml 
Command       syn_report done; 0.25 sec.
Execute       syn_report -csynthDesign -model sort_top -o /home/boyiw7/sort_seperate_bucket/solution1/syn/report/csynth.rpt 
Execute         AP::get_flow_target_display_name
Execute       syn_report -wcfg -model sort_top -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model sort_top -o /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.protoinst 
Execute       sc_get_clocks sort_top 
Execute       sc_get_portdomain sort_top 
INFO-FLOW: Model list for RTL component generation: radix_sort_unified_bucket.1.1_Pipeline_1 radix_sort_unified_bucket.1.1_Pipeline_initialization radix_sort_unified_bucket.1.1_Pipeline_bucket_pointer_initialization radix_sort_unified_bucket.1.1_Pipeline_input_bucket radix_sort_unified_bucket.1.1_Pipeline_output_bucket radix_sort_unified_bucket.1.1 radix_sort_unified_bucket.1.2_Pipeline_1 radix_sort_unified_bucket.1.2_Pipeline_initialization radix_sort_unified_bucket.1.2_Pipeline_bucket_pointer_initialization radix_sort_unified_bucket.1.2_Pipeline_input_bucket radix_sort_unified_bucket.1.2_Pipeline_output_bucket radix_sort_unified_bucket.1.2 merge_sort.1 sort_top
INFO-FLOW: Handling components in module [radix_sort_unified_bucket_1_1_Pipeline_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component sort_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_unified_bucket_1_1_Pipeline_initialization] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_initialization.compgen.tcl 
INFO-FLOW: Found component sort_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization.compgen.tcl 
INFO-FLOW: Found component sort_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_unified_bucket_1_1_Pipeline_input_bucket] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_input_bucket.compgen.tcl 
INFO-FLOW: Found component sort_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_unified_bucket_1_1_Pipeline_output_bucket] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_output_bucket.compgen.tcl 
INFO-FLOW: Found component sort_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_unified_bucket_1_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1.compgen.tcl 
INFO-FLOW: Found component sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W.
INFO-FLOW: Append model sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W
INFO-FLOW: Found component sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W.
INFO-FLOW: Append model sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W
INFO-FLOW: Found component sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W.
INFO-FLOW: Append model sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [radix_sort_unified_bucket_1_2_Pipeline_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_1.compgen.tcl 
INFO-FLOW: Found component sort_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_unified_bucket_1_2_Pipeline_initialization] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_initialization.compgen.tcl 
INFO-FLOW: Found component sort_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization.compgen.tcl 
INFO-FLOW: Found component sort_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_unified_bucket_1_2_Pipeline_input_bucket] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_input_bucket.compgen.tcl 
INFO-FLOW: Found component sort_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_unified_bucket_1_2_Pipeline_output_bucket] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_output_bucket.compgen.tcl 
INFO-FLOW: Found component sort_top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [radix_sort_unified_bucket_1_2] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2.compgen.tcl 
INFO-FLOW: Found component sort_top_radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W.
INFO-FLOW: Append model sort_top_radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W
INFO-FLOW: Found component sort_top_radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W.
INFO-FLOW: Append model sort_top_radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W
INFO-FLOW: Found component sort_top_radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W.
INFO-FLOW: Append model sort_top_radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [merge_sort_1] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_1.compgen.tcl 
INFO-FLOW: Found component sort_top_flow_control_loop_pipe.
INFO-FLOW: Append model sort_top_flow_control_loop_pipe
INFO-FLOW: Handling components in module [sort_top] ... 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.compgen.tcl 
INFO-FLOW: Found component sort_top_half_sorted0_RAM_AUTO_1R1W_memcore.
INFO-FLOW: Append model sort_top_half_sorted0_RAM_AUTO_1R1W_memcore
INFO-FLOW: Found component sort_top_half_sorted0_RAM_AUTO_1R1W.
INFO-FLOW: Append model sort_top_half_sorted0_RAM_AUTO_1R1W
INFO-FLOW: Append model radix_sort_unified_bucket_1_1_Pipeline_1
INFO-FLOW: Append model radix_sort_unified_bucket_1_1_Pipeline_initialization
INFO-FLOW: Append model radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization
INFO-FLOW: Append model radix_sort_unified_bucket_1_1_Pipeline_input_bucket
INFO-FLOW: Append model radix_sort_unified_bucket_1_1_Pipeline_output_bucket
INFO-FLOW: Append model radix_sort_unified_bucket_1_1
INFO-FLOW: Append model radix_sort_unified_bucket_1_2_Pipeline_1
INFO-FLOW: Append model radix_sort_unified_bucket_1_2_Pipeline_initialization
INFO-FLOW: Append model radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization
INFO-FLOW: Append model radix_sort_unified_bucket_1_2_Pipeline_input_bucket
INFO-FLOW: Append model radix_sort_unified_bucket_1_2_Pipeline_output_bucket
INFO-FLOW: Append model radix_sort_unified_bucket_1_2
INFO-FLOW: Append model merge_sort_1
INFO-FLOW: Append model sort_top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: sort_top_flow_control_loop_pipe_sequential_init sort_top_flow_control_loop_pipe_sequential_init sort_top_flow_control_loop_pipe_sequential_init sort_top_flow_control_loop_pipe_sequential_init sort_top_flow_control_loop_pipe_sequential_init sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W sort_top_flow_control_loop_pipe_sequential_init sort_top_flow_control_loop_pipe_sequential_init sort_top_flow_control_loop_pipe_sequential_init sort_top_flow_control_loop_pipe_sequential_init sort_top_flow_control_loop_pipe_sequential_init sort_top_radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W sort_top_radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W sort_top_radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W sort_top_flow_control_loop_pipe sort_top_half_sorted0_RAM_AUTO_1R1W_memcore sort_top_half_sorted0_RAM_AUTO_1R1W radix_sort_unified_bucket_1_1_Pipeline_1 radix_sort_unified_bucket_1_1_Pipeline_initialization radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization radix_sort_unified_bucket_1_1_Pipeline_input_bucket radix_sort_unified_bucket_1_1_Pipeline_output_bucket radix_sort_unified_bucket_1_1 radix_sort_unified_bucket_1_2_Pipeline_1 radix_sort_unified_bucket_1_2_Pipeline_initialization radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization radix_sort_unified_bucket_1_2_Pipeline_input_bucket radix_sort_unified_bucket_1_2_Pipeline_output_bucket radix_sort_unified_bucket_1_2 merge_sort_1 sort_top
INFO-FLOW: Generating /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sort_top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model sort_top_radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sort_top_radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sort_top_radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W
INFO-FLOW: To file: write model sort_top_flow_control_loop_pipe
INFO-FLOW: To file: write model sort_top_half_sorted0_RAM_AUTO_1R1W_memcore
INFO-FLOW: To file: write model sort_top_half_sorted0_RAM_AUTO_1R1W
INFO-FLOW: To file: write model radix_sort_unified_bucket_1_1_Pipeline_1
INFO-FLOW: To file: write model radix_sort_unified_bucket_1_1_Pipeline_initialization
INFO-FLOW: To file: write model radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization
INFO-FLOW: To file: write model radix_sort_unified_bucket_1_1_Pipeline_input_bucket
INFO-FLOW: To file: write model radix_sort_unified_bucket_1_1_Pipeline_output_bucket
INFO-FLOW: To file: write model radix_sort_unified_bucket_1_1
INFO-FLOW: To file: write model radix_sort_unified_bucket_1_2_Pipeline_1
INFO-FLOW: To file: write model radix_sort_unified_bucket_1_2_Pipeline_initialization
INFO-FLOW: To file: write model radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization
INFO-FLOW: To file: write model radix_sort_unified_bucket_1_2_Pipeline_input_bucket
INFO-FLOW: To file: write model radix_sort_unified_bucket_1_2_Pipeline_output_bucket
INFO-FLOW: To file: write model radix_sort_unified_bucket_1_2
INFO-FLOW: To file: write model merge_sort_1
INFO-FLOW: To file: write model sort_top
INFO-FLOW: Generating /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/common.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/vhdl' dstVlogDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/vlog' tclDir='/home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db' modelList='sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W
sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W
sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W
sort_top_radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W
sort_top_radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W
sort_top_flow_control_loop_pipe
sort_top_half_sorted0_RAM_AUTO_1R1W_memcore
sort_top_half_sorted0_RAM_AUTO_1R1W
radix_sort_unified_bucket_1_1_Pipeline_1
radix_sort_unified_bucket_1_1_Pipeline_initialization
radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization
radix_sort_unified_bucket_1_1_Pipeline_input_bucket
radix_sort_unified_bucket_1_1_Pipeline_output_bucket
radix_sort_unified_bucket_1_1
radix_sort_unified_bucket_1_2_Pipeline_1
radix_sort_unified_bucket_1_2_Pipeline_initialization
radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization
radix_sort_unified_bucket_1_2_Pipeline_input_bucket
radix_sort_unified_bucket_1_2_Pipeline_output_bucket
radix_sort_unified_bucket_1_2
merge_sort_1
sort_top
' expOnly='0'
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_initialization.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_input_bucket.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_output_bucket.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_initialization.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_input_bucket.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_output_bucket.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_1.compgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.compgen.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.235 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='sort_top_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=/home/boyiw7/sort_seperate_bucket/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_radix_sort_unified_bucket_1_1_bucket_RAM_AUTO_1R1W
sort_top_radix_sort_unified_bucket_1_1_bucket_pointer_RAM_AUTO_1R1W
sort_top_radix_sort_unified_bucket_1_1_bucket_sizes_RAM_AUTO_1R1W
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_flow_control_loop_pipe_sequential_init
sort_top_radix_sort_unified_bucket_1_2_bucket_RAM_AUTO_1R1W
sort_top_radix_sort_unified_bucket_1_2_bucket_pointer_RAM_AUTO_1R1W
sort_top_radix_sort_unified_bucket_1_2_bucket_sizes_RAM_AUTO_1R1W
sort_top_flow_control_loop_pipe
sort_top_half_sorted0_RAM_AUTO_1R1W_memcore
sort_top_half_sorted0_RAM_AUTO_1R1W
radix_sort_unified_bucket_1_1_Pipeline_1
radix_sort_unified_bucket_1_1_Pipeline_initialization
radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization
radix_sort_unified_bucket_1_1_Pipeline_input_bucket
radix_sort_unified_bucket_1_1_Pipeline_output_bucket
radix_sort_unified_bucket_1_1
radix_sort_unified_bucket_1_2_Pipeline_1
radix_sort_unified_bucket_1_2_Pipeline_initialization
radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization
radix_sort_unified_bucket_1_2_Pipeline_input_bucket
radix_sort_unified_bucket_1_2_Pipeline_output_bucket
radix_sort_unified_bucket_1_2
merge_sort_1
sort_top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/top-io-be.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.rtl_wrap.cfg.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.compgen.dataonly.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_initialization.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_input_bucket.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1_Pipeline_output_bucket.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_initialization.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_input_bucket.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2_Pipeline_output_bucket.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/radix_sort_unified_bucket_1_2.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/merge_sort_1.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.tbgen.tcl 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data names -quiet 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info -quiet 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/sort_top.constraint.tcl 
Execute       sc_get_clocks sort_top 
Execute       source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {} report_dict {TOPINST sort_top MODULE2INSTS {sort_top sort_top radix_sort_unified_bucket_1_1 radix_sort_unified_bucket_1_1_U0 radix_sort_unified_bucket_1_1_Pipeline_1 grp_radix_sort_unified_bucket_1_1_Pipeline_1_fu_68 radix_sort_unified_bucket_1_1_Pipeline_initialization grp_radix_sort_unified_bucket_1_1_Pipeline_initialization_fu_74 radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization grp_radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization_fu_83 radix_sort_unified_bucket_1_1_Pipeline_input_bucket grp_radix_sort_unified_bucket_1_1_Pipeline_input_bucket_fu_89 radix_sort_unified_bucket_1_1_Pipeline_output_bucket grp_radix_sort_unified_bucket_1_1_Pipeline_output_bucket_fu_99 radix_sort_unified_bucket_1_2 radix_sort_unified_bucket_1_2_U0 radix_sort_unified_bucket_1_2_Pipeline_1 grp_radix_sort_unified_bucket_1_2_Pipeline_1_fu_68 radix_sort_unified_bucket_1_2_Pipeline_initialization grp_radix_sort_unified_bucket_1_2_Pipeline_initialization_fu_74 radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization grp_radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization_fu_83 radix_sort_unified_bucket_1_2_Pipeline_input_bucket grp_radix_sort_unified_bucket_1_2_Pipeline_input_bucket_fu_89 radix_sort_unified_bucket_1_2_Pipeline_output_bucket grp_radix_sort_unified_bucket_1_2_Pipeline_output_bucket_fu_99 merge_sort_1 merge_sort_1_U0} INST2MODULE {sort_top sort_top radix_sort_unified_bucket_1_1_U0 radix_sort_unified_bucket_1_1 grp_radix_sort_unified_bucket_1_1_Pipeline_1_fu_68 radix_sort_unified_bucket_1_1_Pipeline_1 grp_radix_sort_unified_bucket_1_1_Pipeline_initialization_fu_74 radix_sort_unified_bucket_1_1_Pipeline_initialization grp_radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization_fu_83 radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization grp_radix_sort_unified_bucket_1_1_Pipeline_input_bucket_fu_89 radix_sort_unified_bucket_1_1_Pipeline_input_bucket grp_radix_sort_unified_bucket_1_1_Pipeline_output_bucket_fu_99 radix_sort_unified_bucket_1_1_Pipeline_output_bucket radix_sort_unified_bucket_1_2_U0 radix_sort_unified_bucket_1_2 grp_radix_sort_unified_bucket_1_2_Pipeline_1_fu_68 radix_sort_unified_bucket_1_2_Pipeline_1 grp_radix_sort_unified_bucket_1_2_Pipeline_initialization_fu_74 radix_sort_unified_bucket_1_2_Pipeline_initialization grp_radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization_fu_83 radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization grp_radix_sort_unified_bucket_1_2_Pipeline_input_bucket_fu_89 radix_sort_unified_bucket_1_2_Pipeline_input_bucket grp_radix_sort_unified_bucket_1_2_Pipeline_output_bucket_fu_99 radix_sort_unified_bucket_1_2_Pipeline_output_bucket merge_sort_1_U0 merge_sort_1} INSTDATA {sort_top {DEPTH 1 CHILDREN {radix_sort_unified_bucket_1_1_U0 radix_sort_unified_bucket_1_2_U0 merge_sort_1_U0}} radix_sort_unified_bucket_1_1_U0 {DEPTH 2 CHILDREN {grp_radix_sort_unified_bucket_1_1_Pipeline_1_fu_68 grp_radix_sort_unified_bucket_1_1_Pipeline_initialization_fu_74 grp_radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization_fu_83 grp_radix_sort_unified_bucket_1_1_Pipeline_input_bucket_fu_89 grp_radix_sort_unified_bucket_1_1_Pipeline_output_bucket_fu_99}} grp_radix_sort_unified_bucket_1_1_Pipeline_1_fu_68 {DEPTH 3 CHILDREN {}} grp_radix_sort_unified_bucket_1_1_Pipeline_initialization_fu_74 {DEPTH 3 CHILDREN {}} grp_radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization_fu_83 {DEPTH 3 CHILDREN {}} grp_radix_sort_unified_bucket_1_1_Pipeline_input_bucket_fu_89 {DEPTH 3 CHILDREN {}} grp_radix_sort_unified_bucket_1_1_Pipeline_output_bucket_fu_99 {DEPTH 3 CHILDREN {}} radix_sort_unified_bucket_1_2_U0 {DEPTH 2 CHILDREN {grp_radix_sort_unified_bucket_1_2_Pipeline_1_fu_68 grp_radix_sort_unified_bucket_1_2_Pipeline_initialization_fu_74 grp_radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization_fu_83 grp_radix_sort_unified_bucket_1_2_Pipeline_input_bucket_fu_89 grp_radix_sort_unified_bucket_1_2_Pipeline_output_bucket_fu_99}} grp_radix_sort_unified_bucket_1_2_Pipeline_1_fu_68 {DEPTH 3 CHILDREN {}} grp_radix_sort_unified_bucket_1_2_Pipeline_initialization_fu_74 {DEPTH 3 CHILDREN {}} grp_radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization_fu_83 {DEPTH 3 CHILDREN {}} grp_radix_sort_unified_bucket_1_2_Pipeline_input_bucket_fu_89 {DEPTH 3 CHILDREN {}} grp_radix_sort_unified_bucket_1_2_Pipeline_output_bucket_fu_99 {DEPTH 3 CHILDREN {}} merge_sort_1_U0 {DEPTH 2 CHILDREN {}}} MODULEDATA {radix_sort_unified_bucket_1_1_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_19_fu_56_p2 SOURCE {} VARIABLE empty_19 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_unified_bucket_1_1_Pipeline_initialization {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_124_p2 SOURCE sort_seperate_bucket/radix_sort.c:17 VARIABLE add_ln17 LOOP initialization BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bucket_sizes_d0 SOURCE sort_seperate_bucket/radix_sort.c:20 VARIABLE add_ln20 LOOP initialization BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_unified_bucket_1_1_Pipeline_bucket_pointer_initialization {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_84_p2 SOURCE sort_seperate_bucket/radix_sort.c:32 VARIABLE add_ln32 LOOP bucket_pointer_initialization BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_bucket_pointer_fu_104_p2 SOURCE sort_seperate_bucket/radix_sort.c:34 VARIABLE next_bucket_pointer LOOP bucket_pointer_initialization BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_unified_bucket_1_1_Pipeline_input_bucket {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_170_p2 SOURCE sort_seperate_bucket/radix_sort.c:39 VARIABLE add_ln39 LOOP input_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bucket_pointer_d0 SOURCE sort_seperate_bucket/radix_sort.c:43 VARIABLE add_ln43 LOOP input_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bucket_sizes_d0 SOURCE sort_seperate_bucket/radix_sort.c:46 VARIABLE add_ln46 LOOP input_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_unified_bucket_1_1_Pipeline_output_bucket {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_75_p2 SOURCE sort_seperate_bucket/radix_sort.c:50 VARIABLE add_ln50 LOOP output_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_unified_bucket_1_1 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bucket_U SOURCE sort_seperate_bucket/radix_sort.c:12 VARIABLE bucket LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bucket_pointer_U SOURCE sort_seperate_bucket/radix_sort.c:13 VARIABLE bucket_pointer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bucket_sizes_U SOURCE sort_seperate_bucket/radix_sort.c:14 VARIABLE bucket_sizes LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_4_fu_120_p2 SOURCE sort_seperate_bucket/radix_sort.c:24 VARIABLE i_4 LOOP sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 16 URAM 0}} radix_sort_unified_bucket_1_2_Pipeline_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_16_fu_56_p2 SOURCE {} VARIABLE empty_16 LOOP {Loop 1} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_unified_bucket_1_2_Pipeline_initialization {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln17_fu_130_p2 SOURCE sort_seperate_bucket/radix_sort.c:17 VARIABLE add_ln17 LOOP initialization BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_140_p2 SOURCE sort_seperate_bucket/radix_sort.c:18 VARIABLE add_ln18 LOOP initialization BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bucket_sizes_d0 SOURCE sort_seperate_bucket/radix_sort.c:20 VARIABLE add_ln20 LOOP initialization BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_unified_bucket_1_2_Pipeline_bucket_pointer_initialization {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln32_fu_84_p2 SOURCE sort_seperate_bucket/radix_sort.c:32 VARIABLE add_ln32 LOOP bucket_pointer_initialization BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME next_bucket_pointer_1_fu_104_p2 SOURCE sort_seperate_bucket/radix_sort.c:34 VARIABLE next_bucket_pointer_1 LOOP bucket_pointer_initialization BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_unified_bucket_1_2_Pipeline_input_bucket {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln39_fu_170_p2 SOURCE sort_seperate_bucket/radix_sort.c:39 VARIABLE add_ln39 LOOP input_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bucket_pointer_d0 SOURCE sort_seperate_bucket/radix_sort.c:43 VARIABLE add_ln43 LOOP input_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME bucket_sizes_d0 SOURCE sort_seperate_bucket/radix_sort.c:46 VARIABLE add_ln46 LOOP input_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_unified_bucket_1_2_Pipeline_output_bucket {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_75_p2 SOURCE sort_seperate_bucket/radix_sort.c:50 VARIABLE add_ln50 LOOP output_bucket BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} radix_sort_unified_bucket_1_2 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME bucket_U SOURCE sort_seperate_bucket/radix_sort.c:12 VARIABLE bucket LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bucket_pointer_U SOURCE sort_seperate_bucket/radix_sort.c:13 VARIABLE bucket_pointer LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_s2p PRAGMA {} RTLNAME bucket_sizes_U SOURCE sort_seperate_bucket/radix_sort.c:14 VARIABLE bucket_sizes LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_s2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_2_fu_120_p2 SOURCE sort_seperate_bucket/radix_sort.c:24 VARIABLE i_2 LOOP sort_procedure BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 16 URAM 0}} merge_sort_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln7_fu_121_p2 SOURCE sort_seperate_bucket/merge_sort.c:7 VARIABLE add_ln7 LOOP VITIS_LOOP_7_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_6_fu_167_p2 SOURCE sort_seperate_bucket/merge_sort.c:29 VARIABLE j_6 LOOP VITIS_LOOP_7_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_5_fu_178_p2 SOURCE sort_seperate_bucket/merge_sort.c:25 VARIABLE k_5 LOOP VITIS_LOOP_7_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME k_4_fu_209_p2 SOURCE sort_seperate_bucket/merge_sort.c:18 VARIABLE k_4 LOOP VITIS_LOOP_7_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME j_fu_219_p2 SOURCE sort_seperate_bucket/merge_sort.c:13 VARIABLE j LOOP VITIS_LOOP_7_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} sort_top {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME half_sorted0_U SOURCE sort_seperate_bucket/sort_top.c:10 VARIABLE half_sorted0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME half_sorted1_U SOURCE sort_seperate_bucket/sort_top.c:11 VARIABLE half_sorted1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 16 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 64 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.243 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for sort_top.
INFO: [VLOG 209-307] Generating Verilog RTL for sort_top.
Execute       syn_report -model sort_top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 297.09 MHz
Command     autosyn done; 5.2 sec.
Command   csynth_design done; 13.87 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 10.59 seconds. CPU system time: 3.21 seconds. Elapsed time: 13.87 seconds; current allocated memory: 173.668 MB.
Command ap_source done; 27.37 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:02:05 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.07 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.2 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.29 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 22.7 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 21.43 seconds. CPU system time: 2.68 seconds. Elapsed time: 22.7 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 36.22 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:03:18 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.07 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.19 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.28 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:17:51 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.05 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.17 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.26 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.95 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.4 seconds. CPU system time: 0.69 seconds. Elapsed time: 2.95 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 16.45 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:18:48 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.1 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.24 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.32 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 2.68 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2.35 seconds. CPU system time: 0.57 seconds. Elapsed time: 2.68 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 16.23 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:20:56 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.25 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.34 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.14 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 4.49 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.95 seconds. CPU system time: 0.85 seconds. Elapsed time: 4.49 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 18.05 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:22:57 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.05 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.18 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.27 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.15 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.52 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.16 seconds. CPU system time: 0.42 seconds. Elapsed time: 0.52 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 14.02 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:23:49 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.07 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.2 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.28 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.15 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.14 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.51 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.19 seconds. CPU system time: 0.37 seconds. Elapsed time: 0.51 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 14.04 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:24:47 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.08 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.21 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.31 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.15 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.58 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.17 seconds. CPU system time: 0.47 seconds. Elapsed time: 0.58 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 14.12 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:25:31 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.05 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.17 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.26 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.15 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.51 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.15 seconds. CPU system time: 0.41 seconds. Elapsed time: 0.51 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 14 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:30:14 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.03 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.15 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.24 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.14 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.49 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.17 seconds. CPU system time: 0.37 seconds. Elapsed time: 0.49 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 13.97 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:30:56 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.02 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.15 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.25 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     source run_sim.tcl 
Command     ap_source done; 0.15 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command   csim_design done; 0.6 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.19 seconds. CPU system time: 0.48 seconds. Elapsed time: 0.6 seconds; current allocated memory: 0.000 MB.
Command ap_source done; 14.09 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:58:01 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.02 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.16 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.24 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:58:44 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.04 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.17 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.26 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 4.53 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.9 seconds. CPU system time: 0.87 seconds. Elapsed time: 4.53 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 18.04 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 09:59:24 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.05 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.18 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.28 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.11 sec.
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.16 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.45 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.16 seconds. CPU system time: 0.29 seconds. Elapsed time: 0.45 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 13.98 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 10:21:01 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.13 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.22 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.13 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.5 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.15 seconds. CPU system time: 0.35 seconds. Elapsed time: 0.5 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 13.96 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 10:30:29 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.12 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.25 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.35 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 4.41 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 3.89 seconds. CPU system time: 0.74 seconds. Elapsed time: 4.41 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 17.97 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 10:32:57 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.08 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.21 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.3 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 10:34:45 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.09 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.22 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.31 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.39 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.06 seconds. CPU system time: 0.34 seconds. Elapsed time: 0.39 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 13.95 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 10:40:24 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.09 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.24 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.32 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.46 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.08 seconds. CPU system time: 0.38 seconds. Elapsed time: 0.46 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 14.04 sec.
Execute cleanup_all 
INFO-FLOW: Workspace /home/boyiw7/sort_seperate_bucket/solution1 opened at Tue Apr 18 10:42:27 PDT 2023
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xcu280-fsvh2892-2L-e 
Execute       create_platform xcu280-fsvh2892-2L-e -board  
DBG:HLSDevice: Trying to load device library: /tools/Xilinx/Vitis_HLS/2022.2/lib/lnx64.o/libxv_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /tools/Xilinx/Vivado/2022.2/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xcu280-fsvh2892-2L-e'
Command       create_platform done; 3.02 sec.
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.15 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -vivado_clock=10 
INFO: [HLS 200-1464] Running solution command: config_export -vivado_clock=10
Execute     config_export -vivado_clock=10 
Command   open_solution done; 3.24 sec.
Execute   set_part xcu280-fsvh2892-2L-e 
INFO: [HLS 200-1510] Running: set_part xcu280-fsvh2892-2L-e 
Execute     create_platform xcu280-fsvh2892-2L-e -board  
Execute     source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/common/xilinx.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/plb46.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/axi4.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/saxilite.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/util.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfft.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/xfir.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source /tools/Xilinx/Vitis_HLS/2022.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.14 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog -vivado_clock 10 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog -vivado_clock 10 
Execute   source ./sort_seperate_bucket/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./sort_seperate_bucket/solution1/directives.tcl
Execute     set_directive_top -name sort_top sort_top 
INFO: [HLS 200-1510] Running: set_directive_top -name sort_top sort_top 
Execute   csim_design -quiet 
INFO: [HLS 200-1510] Running: csim_design -quiet 
Execute     source /home/boyiw7/sort_seperate_bucket/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
Execute     source csim/.lst_opt.tcl 
Execute     ap_part_info -name xcu280-fsvh2892-2L-e -data info 
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command   csim_design done; error code: 2; 0.44 sec.
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 0.08 seconds. CPU system time: 0.36 seconds. Elapsed time: 0.44 seconds; current allocated memory: 0.000 MB.
Command ap_source done; error code: 1; 13.94 sec.
Execute cleanup_all 
