# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/dc189722/hdl/axi_controller_v1_1_M00_AXI.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/user.org/axi_controller_v1_1/dc189722/hdl/axi_controller_v1_1.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_axi_controller_0_0/sim/design_1_axi_controller_0_0.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_arb_wr.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_arb_rd.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_arb_wr_4.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_arb_rd_4.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_arb_hp2_3.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_arb_hp0_1.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_ssw_hp.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_sparse_mem.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_reg_map.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_ocm_mem.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_intr_wr_mem.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_intr_rd_mem.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_fmsw_gp.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_regc.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_ocmc.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_interconnect_model.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_gen_reset.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_gen_clock.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_ddrc.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_axi_slave.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_axi_master.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_afi_slave.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl/processing_system7_bfm_v2_0_processing_system7_bfm.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/sim/design_1_processing_system7_0_0.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_and.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_latch_and.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_latch_or.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry_or.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_carry.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_command_fifo.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_mask_static.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_mask.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask_static.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_mask.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_sel_static.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_sel.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator_static.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_comparator.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux_enc.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_mux.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog generic_baseblocks_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/generic_baseblocks_v2_1/da89d453/hdl/verilog/generic_baseblocks_v2_1_nto1_mux.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_data_fifo_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_fifo.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_data_fifo_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_fifo_gen.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_data_fifo_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_srl_fifo.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_data_fifo_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axic_reg_srl_fifo.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_data_fifo_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_ndeep_srl.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_data_fifo_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_data_fifo_v2_1/82d298e6/hdl/verilog/axi_data_fifo_v2_1_axi_data_fifo.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_infrastructure_v1_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axi2vector.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_infrastructure_v1_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_axic_srl_fifo.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_infrastructure_v1_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog/axi_infrastructure_v1_1_vector2axi.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_register_slice_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axic_register_slice.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_register_slice_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_register_slice_v2_1/03a8e0ba/hdl/verilog/axi_register_slice_v2_1_axi_register_slice.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_a_axi3_conv.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi3_conv.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axilite_conv.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_r_axi3_conv.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_w_axi3_conv.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b_downsizer.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_decerr_slave.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_simple_fifo.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wrap_cmd.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_incr_cmd.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_wr_cmd_fsm.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_rd_cmd_fsm.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_cmd_translator.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_b_channel.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_r_channel.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_aw_channel.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s_ar_channel.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_b2s.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog axi_protocol_converter_v2_1  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_protocol_converter_v2_1/017861a2/hdl/verilog/axi_protocol_converter_v2_1_axi_protocol_converter.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog fifo_generator_v12_0  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/simulation/fifo_generator_vlog_beh.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog fifo_generator_v12_0  "../../../project_2.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_rfs.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_auto_pc_0/sim/design_1_auto_pc_0.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/bd/design_1/hdl/design_1.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
sv xil_defaultlib  "../../../axi3_slave_bfm.sv" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
sv xil_defaultlib  "../../../axi3_master_bfm.sv" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"
verilog xil_defaultlib  "../../../project_2.srcs/sources_1/new/axi_controller_testbench.v" --include "../../../project_2.srcs/sources_1/bd/design_1/ip/design_1_processing_system7_0_0" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/axi_infrastructure_v1_1/cf21a66f/hdl/verilog" --include "../../../project_2.srcs/sources_1/ipshared/xilinx.com/processing_system7_bfm_v2_0/adcdcea3/hdl"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
