#-----------------------------------------------------------
# Webtalk v2019.2.1 (64-bit)
# SW Build 2729669 on Thu Dec  5 04:49:17 MST 2019
# IP Build 2729494 on Thu Dec  5 07:38:25 MST 2019
# Start of session at: Fri May  1 19:35:36 2020
# Process ID: 22572
# Current directory: C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.sim/sim_1/behav/xsim
# Command line: wbtcv.exe -mode batch -source C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.sim/sim_1/behav/xsim/xsim.dir/Final_behav/webtalk/xsim_webtalk.tcl -notrace
# Log file: C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.sim/sim_1/behav/xsim/webtalk.log
# Journal file: C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.sim/sim_1/behav/xsim\webtalk.jou
#-----------------------------------------------------------
source C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.sim/sim_1/behav/xsim/xsim.dir/Final_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/subha/Desktop/Subhash/Verilog/RISC-V_PIPELINE/RISC-V_PIPELINE.sim/sim_1/behav/xsim/xsim.dir/Final_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Fri May  1 19:35:42 2020. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 110.250 ; gain = 23.738
INFO: [Common 17-206] Exiting Webtalk at Fri May  1 19:35:42 2020...
