library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity hpf_tb is
end hpf_tb;

architecture arch_tb of hpf_tb is

component high_pass_filter is
port (
	clk : in std_logic; -- CLOCK_50
	reset_n : in std_logic; -- active low reset
	data_in : in std_logic_vector(15 downto 0); --Audio sample, in 16 bit fixed point format (15 bits of assumed decimal)
	filter_en : in std_logic; --This is enables the internal registers and coincides with a new audio sample
	data_out : out std_logic_vector(15 downto 0) --This is the filtered audio signal out, in 16 bit fixed point format
);
end component;

constant period     : time := 20 ns;                                              
signal CLOCK_50_tb  : std_logic := '0';
signal reset_tb     : std_logic := '0';
signal filter_en_tb : std_logic := '0';

signal data_in_tb   : std_logic_vector(15 downto 0) := (others => '0');
signal data_out_tb  : std_logic_vector(15 downto 0) := (others => '0');


begin 

clock: process
  begin
    CLOCK_50_tb <= not CLOCK_50_tb;
    wait for period/2;
end process;

uut : high_pass_filter 
	port map (
		clk               => CLOCK_50_tb,
		reset_n           => reset_tb,
		data_in           => data_in_tb
		filter_en         => filter_en_tb
		data_out		  => data_out_tb
	);

stimulus : process is
	file read_file : text open read_mode is ./src/verification_src/one_cycle_integer.csv";
	file results_file : text open write_mode is ./src/verification_src/output_waveform.csv";
	variable lineIn : line;
	variable lineOut : line;
	variable readValue : integer;
	variable writeValue : integer;
begin
	wait for 100 ns;
	reset <= '1';
	-- Read data from file into an array
	for i in 0 to 39 loop
		readline(read_file, lineIn);
		read(lineIn, readValue);
		audioSampleArray(i) <= to_signed(readValue, 16);
		wait for 50 ns;
	end loop;
	file_close(read_file);
	
	-- Apply the test data and put the result into an output file
	for i in 1 to 10 loop
		for j in 0 to 39 loop
		filter_en_tb <= '1';
		data_in <= std_logic_vector(audioSampleArray(j));
		filter_en_tb <= '0';
		writeValue := to_integer(data_out);
		write(lineOut, writeValue);
		writeline(results_file, lineOut);
		wait for 20 ns;
		end loop;
	end loop;
	
	file_close(results_file);
	-- end simulation
	sim_done <= true;
	wait for 100 ns;
-- last wait statement needs to be here to prevent the process
-- sequence from restarting at the beginning
wait;
end process stimulus;