C:/lscc/radiant/2024.2/questasim/win64/VisualizerRls/bin/viscom.exe -nolock -quiet -jmem_size 393216 work.lab2_dw iCE40UP.HSOSC -quiet -auto_acc_if_foreign -work work +acc -allow_unnamed -o _opt -id 1-00be43e570c5-68bdf917-3b1-3f24 {+__design_bin_path+C:/Users/dweiss/Documents/GitHub/E155/Lab 2/FPGA/radiant_project/lab2_dw} +__betafsm