<stg><name>linear<ap_fixed<18, 14, 5, 3, 0>, ap_fixed<24, 12, 5, 3, 0>, linear_config5></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
entry:0 %specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0

]]></Node>
<StgValue><ssdm name="specpipeline_ln29"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:1 %p_read13 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1

]]></Node>
<StgValue><ssdm name="p_read13"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
entry:2 %p_read_64 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read

]]></Node>
<StgValue><ssdm name="p_read_64"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:3 %shl_ln = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read_64, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="24" op_0_bw="24" op_1_bw="16" op_2_bw="8">
<![CDATA[
entry:4 %shl_ln32_1 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 %p_read13, i8 0

]]></Node>
<StgValue><ssdm name="shl_ln32_1"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
entry:5 %write_ln32 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %layer5_out_0, i24 %shl_ln

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="24">
<![CDATA[
entry:6 %write_ln32 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %layer5_out_1, i24 %shl_ln32_1

]]></Node>
<StgValue><ssdm name="write_ln32"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0">
<![CDATA[
entry:7 %ret_ln34 = ret

]]></Node>
<StgValue><ssdm name="ret_ln34"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="11" name="p_read" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read"/></StgValue>
</port>
<port id="12" name="p_read1" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="p_read1"/></StgValue>
</port>
<port id="13" name="layer5_out_0" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="layer5_out_0"/></StgValue>
</port>
<port id="14" name="layer5_out_1" dir="1" iftype="0">
<core>NULL</core><StgValue><ssdm name="layer5_out_1"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="16" from="_ssdm_op_SpecPipeline" to="specpipeline_ln29" fromId="15" toId="2">
</dataflow>
<dataflow id="18" from="StgValue_17" to="specpipeline_ln29" fromId="17" toId="2">
</dataflow>
<dataflow id="20" from="StgValue_19" to="specpipeline_ln29" fromId="19" toId="2">
</dataflow>
<dataflow id="21" from="StgValue_19" to="specpipeline_ln29" fromId="19" toId="2">
</dataflow>
<dataflow id="22" from="StgValue_19" to="specpipeline_ln29" fromId="19" toId="2">
</dataflow>
<dataflow id="24" from="empty_0" to="specpipeline_ln29" fromId="23" toId="2">
</dataflow>
<dataflow id="26" from="_ssdm_op_Read.ap_auto.i16" to="p_read13" fromId="25" toId="3">
</dataflow>
<dataflow id="27" from="p_read1" to="p_read13" fromId="12" toId="3">
</dataflow>
<dataflow id="28" from="_ssdm_op_Read.ap_auto.i16" to="p_read_64" fromId="25" toId="4">
</dataflow>
<dataflow id="29" from="p_read" to="p_read_64" fromId="11" toId="4">
</dataflow>
<dataflow id="31" from="_ssdm_op_BitConcatenate.i24.i16.i8" to="shl_ln" fromId="30" toId="5">
</dataflow>
<dataflow id="32" from="p_read_64" to="shl_ln" fromId="4" toId="5">
</dataflow>
<dataflow id="34" from="StgValue_33" to="shl_ln" fromId="33" toId="5">
</dataflow>
<dataflow id="35" from="_ssdm_op_BitConcatenate.i24.i16.i8" to="shl_ln32_1" fromId="30" toId="6">
</dataflow>
<dataflow id="36" from="p_read13" to="shl_ln32_1" fromId="3" toId="6">
</dataflow>
<dataflow id="37" from="StgValue_33" to="shl_ln32_1" fromId="33" toId="6">
</dataflow>
<dataflow id="39" from="_ssdm_op_Write.ap_auto.i24P0A" to="write_ln32" fromId="38" toId="7">
</dataflow>
<dataflow id="40" from="layer5_out_0" to="write_ln32" fromId="13" toId="7">
</dataflow>
<dataflow id="41" from="shl_ln" to="write_ln32" fromId="5" toId="7">
</dataflow>
<dataflow id="42" from="_ssdm_op_Write.ap_auto.i24P0A" to="write_ln32" fromId="38" toId="8">
</dataflow>
<dataflow id="43" from="layer5_out_1" to="write_ln32" fromId="14" toId="8">
</dataflow>
<dataflow id="44" from="shl_ln32_1" to="write_ln32" fromId="6" toId="8">
</dataflow>
</dataflows>


</stg>
