entity cla is
	port ( 
		B : in STD_LOGIC_VECTOR (31 downto 0);
		A : in STD_LOGIC_VECTOR (31 downto 0);
		Cin : in STD_LOGIC;
		S : out STD_LOGIC_VECTOR (31 downto 0);
		Cout : out STD_LOGIC
	);
end entity;

architecture behavior of cla is

begin
 
PFA1: pfa port map( A(0), B(0), Cin, S(0), P(0), G(0));
PFA2: pfa port map( A(1), B(1), c1, S(1), P(1), G(1));
PFA3: pfa port map( A(2), B(2), c2, S(2), P(2), G(2));
PFA4: pfa port map( A(3), B(3), c3, S(3), P(3), G(3));
 
c1 <= G(0) OR (P(0) AND Cin);
c2 <= G(1) OR (P(1) AND G(0)) OR (P(1) AND P(0) AND Cin);
c3 <= G(2) OR (P(2) AND G(1)) OR (P(2) AND P(1) AND G(0)) OR (P(2) AND P(1) AND P(0) AND Cin);
Cout <= G(3) OR (P(3) AND G(2)) OR (P(3) AND P(2) AND G(1)) OR (P(3) AND P(2) AND P(1) AND G(0)) OR (P(3) AND P(2) AND P(1) AND P(0) AND Cin);
 
end Behavioral;
