Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 89445a91f2ff4ad1ad94ba1b61938b1f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot testlab9_behav xil_defaultlib.testlab9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling architecture a of entity xil_defaultlib.lab9 [lab9_default]
Compiling architecture behavioral of entity xil_defaultlib.testlab9
Built simulation snapshot testlab9_behav
