
Amaltheia.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00010f98  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000c38  08011138  08011138  00012138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011d70  08011d70  00013278  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08011d70  08011d70  00012d70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011d78  08011d78  00013278  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011d78  08011d78  00012d78  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08011d7c  08011d7c  00012d7c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000278  20000000  08011d80  00013000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000008b8  20000278  08011ff8  00013278  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b30  08011ff8  00013b30  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00013278  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016142  00000000  00000000  000132a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000031e2  00000000  00000000  000293ea  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001438  00000000  00000000  0002c5d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000fcd  00000000  00000000  0002da08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019fc3  00000000  00000000  0002e9d5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001c089  00000000  00000000  00048998  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00096932  00000000  00000000  00064a21  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000fb353  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00006b5c  00000000  00000000  000fb398  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007f  00000000  00000000  00101ef4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000278 	.word	0x20000278
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08011120 	.word	0x08011120

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	2000027c 	.word	0x2000027c
 80001dc:	08011120 	.word	0x08011120

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9be 	b.w	800102c <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	@ (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	@ (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	468e      	mov	lr, r1
 8000d3c:	4604      	mov	r4, r0
 8000d3e:	4688      	mov	r8, r1
 8000d40:	2b00      	cmp	r3, #0
 8000d42:	d14a      	bne.n	8000dda <__udivmoddi4+0xa6>
 8000d44:	428a      	cmp	r2, r1
 8000d46:	4617      	mov	r7, r2
 8000d48:	d962      	bls.n	8000e10 <__udivmoddi4+0xdc>
 8000d4a:	fab2 f682 	clz	r6, r2
 8000d4e:	b14e      	cbz	r6, 8000d64 <__udivmoddi4+0x30>
 8000d50:	f1c6 0320 	rsb	r3, r6, #32
 8000d54:	fa01 f806 	lsl.w	r8, r1, r6
 8000d58:	fa20 f303 	lsr.w	r3, r0, r3
 8000d5c:	40b7      	lsls	r7, r6
 8000d5e:	ea43 0808 	orr.w	r8, r3, r8
 8000d62:	40b4      	lsls	r4, r6
 8000d64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d68:	fa1f fc87 	uxth.w	ip, r7
 8000d6c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d70:	0c23      	lsrs	r3, r4, #16
 8000d72:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d76:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d7a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d7e:	429a      	cmp	r2, r3
 8000d80:	d909      	bls.n	8000d96 <__udivmoddi4+0x62>
 8000d82:	18fb      	adds	r3, r7, r3
 8000d84:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d88:	f080 80ea 	bcs.w	8000f60 <__udivmoddi4+0x22c>
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f240 80e7 	bls.w	8000f60 <__udivmoddi4+0x22c>
 8000d92:	3902      	subs	r1, #2
 8000d94:	443b      	add	r3, r7
 8000d96:	1a9a      	subs	r2, r3, r2
 8000d98:	b2a3      	uxth	r3, r4
 8000d9a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d9e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000da2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000da6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000daa:	459c      	cmp	ip, r3
 8000dac:	d909      	bls.n	8000dc2 <__udivmoddi4+0x8e>
 8000dae:	18fb      	adds	r3, r7, r3
 8000db0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000db4:	f080 80d6 	bcs.w	8000f64 <__udivmoddi4+0x230>
 8000db8:	459c      	cmp	ip, r3
 8000dba:	f240 80d3 	bls.w	8000f64 <__udivmoddi4+0x230>
 8000dbe:	443b      	add	r3, r7
 8000dc0:	3802      	subs	r0, #2
 8000dc2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dc6:	eba3 030c 	sub.w	r3, r3, ip
 8000dca:	2100      	movs	r1, #0
 8000dcc:	b11d      	cbz	r5, 8000dd6 <__udivmoddi4+0xa2>
 8000dce:	40f3      	lsrs	r3, r6
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dda:	428b      	cmp	r3, r1
 8000ddc:	d905      	bls.n	8000dea <__udivmoddi4+0xb6>
 8000dde:	b10d      	cbz	r5, 8000de4 <__udivmoddi4+0xb0>
 8000de0:	e9c5 0100 	strd	r0, r1, [r5]
 8000de4:	2100      	movs	r1, #0
 8000de6:	4608      	mov	r0, r1
 8000de8:	e7f5      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000dea:	fab3 f183 	clz	r1, r3
 8000dee:	2900      	cmp	r1, #0
 8000df0:	d146      	bne.n	8000e80 <__udivmoddi4+0x14c>
 8000df2:	4573      	cmp	r3, lr
 8000df4:	d302      	bcc.n	8000dfc <__udivmoddi4+0xc8>
 8000df6:	4282      	cmp	r2, r0
 8000df8:	f200 8105 	bhi.w	8001006 <__udivmoddi4+0x2d2>
 8000dfc:	1a84      	subs	r4, r0, r2
 8000dfe:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e02:	2001      	movs	r0, #1
 8000e04:	4690      	mov	r8, r2
 8000e06:	2d00      	cmp	r5, #0
 8000e08:	d0e5      	beq.n	8000dd6 <__udivmoddi4+0xa2>
 8000e0a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e0e:	e7e2      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000e10:	2a00      	cmp	r2, #0
 8000e12:	f000 8090 	beq.w	8000f36 <__udivmoddi4+0x202>
 8000e16:	fab2 f682 	clz	r6, r2
 8000e1a:	2e00      	cmp	r6, #0
 8000e1c:	f040 80a4 	bne.w	8000f68 <__udivmoddi4+0x234>
 8000e20:	1a8a      	subs	r2, r1, r2
 8000e22:	0c03      	lsrs	r3, r0, #16
 8000e24:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e28:	b280      	uxth	r0, r0
 8000e2a:	b2bc      	uxth	r4, r7
 8000e2c:	2101      	movs	r1, #1
 8000e2e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e32:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e3a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d907      	bls.n	8000e52 <__udivmoddi4+0x11e>
 8000e42:	18fb      	adds	r3, r7, r3
 8000e44:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e48:	d202      	bcs.n	8000e50 <__udivmoddi4+0x11c>
 8000e4a:	429a      	cmp	r2, r3
 8000e4c:	f200 80e0 	bhi.w	8001010 <__udivmoddi4+0x2dc>
 8000e50:	46c4      	mov	ip, r8
 8000e52:	1a9b      	subs	r3, r3, r2
 8000e54:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e58:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e5c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e60:	fb02 f404 	mul.w	r4, r2, r4
 8000e64:	429c      	cmp	r4, r3
 8000e66:	d907      	bls.n	8000e78 <__udivmoddi4+0x144>
 8000e68:	18fb      	adds	r3, r7, r3
 8000e6a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e6e:	d202      	bcs.n	8000e76 <__udivmoddi4+0x142>
 8000e70:	429c      	cmp	r4, r3
 8000e72:	f200 80ca 	bhi.w	800100a <__udivmoddi4+0x2d6>
 8000e76:	4602      	mov	r2, r0
 8000e78:	1b1b      	subs	r3, r3, r4
 8000e7a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e7e:	e7a5      	b.n	8000dcc <__udivmoddi4+0x98>
 8000e80:	f1c1 0620 	rsb	r6, r1, #32
 8000e84:	408b      	lsls	r3, r1
 8000e86:	fa22 f706 	lsr.w	r7, r2, r6
 8000e8a:	431f      	orrs	r7, r3
 8000e8c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e90:	fa20 f306 	lsr.w	r3, r0, r6
 8000e94:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e98:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e9c:	4323      	orrs	r3, r4
 8000e9e:	fa00 f801 	lsl.w	r8, r0, r1
 8000ea2:	fa1f fc87 	uxth.w	ip, r7
 8000ea6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eaa:	0c1c      	lsrs	r4, r3, #16
 8000eac:	fb09 ee10 	mls	lr, r9, r0, lr
 8000eb0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000eb4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000eb8:	45a6      	cmp	lr, r4
 8000eba:	fa02 f201 	lsl.w	r2, r2, r1
 8000ebe:	d909      	bls.n	8000ed4 <__udivmoddi4+0x1a0>
 8000ec0:	193c      	adds	r4, r7, r4
 8000ec2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ec6:	f080 809c 	bcs.w	8001002 <__udivmoddi4+0x2ce>
 8000eca:	45a6      	cmp	lr, r4
 8000ecc:	f240 8099 	bls.w	8001002 <__udivmoddi4+0x2ce>
 8000ed0:	3802      	subs	r0, #2
 8000ed2:	443c      	add	r4, r7
 8000ed4:	eba4 040e 	sub.w	r4, r4, lr
 8000ed8:	fa1f fe83 	uxth.w	lr, r3
 8000edc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ee0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ee4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ee8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000eec:	45a4      	cmp	ip, r4
 8000eee:	d908      	bls.n	8000f02 <__udivmoddi4+0x1ce>
 8000ef0:	193c      	adds	r4, r7, r4
 8000ef2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ef6:	f080 8082 	bcs.w	8000ffe <__udivmoddi4+0x2ca>
 8000efa:	45a4      	cmp	ip, r4
 8000efc:	d97f      	bls.n	8000ffe <__udivmoddi4+0x2ca>
 8000efe:	3b02      	subs	r3, #2
 8000f00:	443c      	add	r4, r7
 8000f02:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f06:	eba4 040c 	sub.w	r4, r4, ip
 8000f0a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f0e:	4564      	cmp	r4, ip
 8000f10:	4673      	mov	r3, lr
 8000f12:	46e1      	mov	r9, ip
 8000f14:	d362      	bcc.n	8000fdc <__udivmoddi4+0x2a8>
 8000f16:	d05f      	beq.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f18:	b15d      	cbz	r5, 8000f32 <__udivmoddi4+0x1fe>
 8000f1a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f1e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f22:	fa04 f606 	lsl.w	r6, r4, r6
 8000f26:	fa22 f301 	lsr.w	r3, r2, r1
 8000f2a:	431e      	orrs	r6, r3
 8000f2c:	40cc      	lsrs	r4, r1
 8000f2e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f32:	2100      	movs	r1, #0
 8000f34:	e74f      	b.n	8000dd6 <__udivmoddi4+0xa2>
 8000f36:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f3a:	0c01      	lsrs	r1, r0, #16
 8000f3c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f40:	b280      	uxth	r0, r0
 8000f42:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f46:	463b      	mov	r3, r7
 8000f48:	4638      	mov	r0, r7
 8000f4a:	463c      	mov	r4, r7
 8000f4c:	46b8      	mov	r8, r7
 8000f4e:	46be      	mov	lr, r7
 8000f50:	2620      	movs	r6, #32
 8000f52:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f56:	eba2 0208 	sub.w	r2, r2, r8
 8000f5a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f5e:	e766      	b.n	8000e2e <__udivmoddi4+0xfa>
 8000f60:	4601      	mov	r1, r0
 8000f62:	e718      	b.n	8000d96 <__udivmoddi4+0x62>
 8000f64:	4610      	mov	r0, r2
 8000f66:	e72c      	b.n	8000dc2 <__udivmoddi4+0x8e>
 8000f68:	f1c6 0220 	rsb	r2, r6, #32
 8000f6c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f70:	40b7      	lsls	r7, r6
 8000f72:	40b1      	lsls	r1, r6
 8000f74:	fa20 f202 	lsr.w	r2, r0, r2
 8000f78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f7c:	430a      	orrs	r2, r1
 8000f7e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f82:	b2bc      	uxth	r4, r7
 8000f84:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f88:	0c11      	lsrs	r1, r2, #16
 8000f8a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f8e:	fb08 f904 	mul.w	r9, r8, r4
 8000f92:	40b0      	lsls	r0, r6
 8000f94:	4589      	cmp	r9, r1
 8000f96:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f9a:	b280      	uxth	r0, r0
 8000f9c:	d93e      	bls.n	800101c <__udivmoddi4+0x2e8>
 8000f9e:	1879      	adds	r1, r7, r1
 8000fa0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fa4:	d201      	bcs.n	8000faa <__udivmoddi4+0x276>
 8000fa6:	4589      	cmp	r9, r1
 8000fa8:	d81f      	bhi.n	8000fea <__udivmoddi4+0x2b6>
 8000faa:	eba1 0109 	sub.w	r1, r1, r9
 8000fae:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fb2:	fb09 f804 	mul.w	r8, r9, r4
 8000fb6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fba:	b292      	uxth	r2, r2
 8000fbc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fc0:	4542      	cmp	r2, r8
 8000fc2:	d229      	bcs.n	8001018 <__udivmoddi4+0x2e4>
 8000fc4:	18ba      	adds	r2, r7, r2
 8000fc6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fca:	d2c4      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fcc:	4542      	cmp	r2, r8
 8000fce:	d2c2      	bcs.n	8000f56 <__udivmoddi4+0x222>
 8000fd0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fd4:	443a      	add	r2, r7
 8000fd6:	e7be      	b.n	8000f56 <__udivmoddi4+0x222>
 8000fd8:	45f0      	cmp	r8, lr
 8000fda:	d29d      	bcs.n	8000f18 <__udivmoddi4+0x1e4>
 8000fdc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fe0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fe4:	3801      	subs	r0, #1
 8000fe6:	46e1      	mov	r9, ip
 8000fe8:	e796      	b.n	8000f18 <__udivmoddi4+0x1e4>
 8000fea:	eba7 0909 	sub.w	r9, r7, r9
 8000fee:	4449      	add	r1, r9
 8000ff0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ff4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff8:	fb09 f804 	mul.w	r8, r9, r4
 8000ffc:	e7db      	b.n	8000fb6 <__udivmoddi4+0x282>
 8000ffe:	4673      	mov	r3, lr
 8001000:	e77f      	b.n	8000f02 <__udivmoddi4+0x1ce>
 8001002:	4650      	mov	r0, sl
 8001004:	e766      	b.n	8000ed4 <__udivmoddi4+0x1a0>
 8001006:	4608      	mov	r0, r1
 8001008:	e6fd      	b.n	8000e06 <__udivmoddi4+0xd2>
 800100a:	443b      	add	r3, r7
 800100c:	3a02      	subs	r2, #2
 800100e:	e733      	b.n	8000e78 <__udivmoddi4+0x144>
 8001010:	f1ac 0c02 	sub.w	ip, ip, #2
 8001014:	443b      	add	r3, r7
 8001016:	e71c      	b.n	8000e52 <__udivmoddi4+0x11e>
 8001018:	4649      	mov	r1, r9
 800101a:	e79c      	b.n	8000f56 <__udivmoddi4+0x222>
 800101c:	eba1 0109 	sub.w	r1, r1, r9
 8001020:	46c4      	mov	ip, r8
 8001022:	fbb1 f9fe 	udiv	r9, r1, lr
 8001026:	fb09 f804 	mul.w	r8, r9, r4
 800102a:	e7c4      	b.n	8000fb6 <__udivmoddi4+0x282>

0800102c <__aeabi_idiv0>:
 800102c:	4770      	bx	lr
 800102e:	bf00      	nop

08001030 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8001030:	b480      	push	{r7}
 8001032:	b083      	sub	sp, #12
 8001034:	af00      	add	r7, sp, #0
 8001036:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001038:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800103c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	@ 0xe80
 8001040:	f003 0301 	and.w	r3, r3, #1
 8001044:	2b00      	cmp	r3, #0
 8001046:	d013      	beq.n	8001070 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8001048:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800104c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	@ 0xe00
 8001050:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8001054:	2b00      	cmp	r3, #0
 8001056:	d00b      	beq.n	8001070 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8001058:	e000      	b.n	800105c <ITM_SendChar+0x2c>
    {
      __NOP();
 800105a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800105c:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	2b00      	cmp	r3, #0
 8001064:	d0f9      	beq.n	800105a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8001066:	f04f 4360 	mov.w	r3, #3758096384	@ 0xe0000000
 800106a:	687a      	ldr	r2, [r7, #4]
 800106c:	b2d2      	uxtb	r2, r2
 800106e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 8001070:	687b      	ldr	r3, [r7, #4]
}
 8001072:	4618      	mov	r0, r3
 8001074:	370c      	adds	r7, #12
 8001076:	46bd      	mov	sp, r7
 8001078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800107c:	4770      	bx	lr
	...

08001080 <Navigation_Init>:
	uint8_t motor4_T;
	uint8_t sensor_status;
	uint8_t magic_footer;
} Telemetry_Packet_t;

void Navigation_Init(MissionManager* mgr, Waypoint* waypoints, uint16_t count, const vehicleState_t* current_state) {
 8001080:	b480      	push	{r7}
 8001082:	b085      	sub	sp, #20
 8001084:	af00      	add	r7, sp, #0
 8001086:	60f8      	str	r0, [r7, #12]
 8001088:	60b9      	str	r1, [r7, #8]
 800108a:	603b      	str	r3, [r7, #0]
 800108c:	4613      	mov	r3, r2
 800108e:	80fb      	strh	r3, [r7, #6]
	mgr->waypoints = waypoints;
 8001090:	68fb      	ldr	r3, [r7, #12]
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	601a      	str	r2, [r3, #0]
	mgr->total_waypoints = count;
 8001096:	68fb      	ldr	r3, [r7, #12]
 8001098:	88fa      	ldrh	r2, [r7, #6]
 800109a:	f8a3 2064 	strh.w	r2, [r3, #100]	@ 0x64
	mgr->current_index = 0;
 800109e:	68fb      	ldr	r3, [r7, #12]
 80010a0:	2200      	movs	r2, #0
 80010a2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	mgr->hover_start_time = 0.0f;
 80010a6:	68fb      	ldr	r3, [r7, #12]
 80010a8:	f04f 0200 	mov.w	r2, #0
 80010ac:	649a      	str	r2, [r3, #72]	@ 0x48
	mgr->prev_dist = FLT_MAX;
 80010ae:	68fb      	ldr	r3, [r7, #12]
 80010b0:	4a11      	ldr	r2, [pc, #68]	@ (80010f8 <Navigation_Init+0x78>)
 80010b2:	64da      	str	r2, [r3, #76]	@ 0x4c
	mgr->wp_start_time = 0.0f;
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	f04f 0200 	mov.w	r2, #0
 80010ba:	651a      	str	r2, [r3, #80]	@ 0x50
	mgr->landing_start_t = 0.0f;
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	f04f 0200 	mov.w	r2, #0
 80010c2:	669a      	str	r2, [r3, #104]	@ 0x68
	mgr->is_complete = 0;
 80010c4:	68fb      	ldr	r3, [r7, #12]
 80010c6:	2200      	movs	r2, #0
 80010c8:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c

	// Start the first leg from where the drone is currently located
	mgr->prev_wp_pos[0] = current_state->x;
 80010cc:	683b      	ldr	r3, [r7, #0]
 80010ce:	681a      	ldr	r2, [r3, #0]
 80010d0:	68fb      	ldr	r3, [r7, #12]
 80010d2:	655a      	str	r2, [r3, #84]	@ 0x54
	mgr->prev_wp_pos[1] = current_state->y;
 80010d4:	683b      	ldr	r3, [r7, #0]
 80010d6:	685a      	ldr	r2, [r3, #4]
 80010d8:	68fb      	ldr	r3, [r7, #12]
 80010da:	659a      	str	r2, [r3, #88]	@ 0x58
	mgr->prev_wp_pos[2] = current_state->z;
 80010dc:	683b      	ldr	r3, [r7, #0]
 80010de:	689a      	ldr	r2, [r3, #8]
 80010e0:	68fb      	ldr	r3, [r7, #12]
 80010e2:	65da      	str	r2, [r3, #92]	@ 0x5c
	mgr->prev_wp_pos[3] = current_state->yaw;
 80010e4:	683b      	ldr	r3, [r7, #0]
 80010e6:	6a1a      	ldr	r2, [r3, #32]
 80010e8:	68fb      	ldr	r3, [r7, #12]
 80010ea:	661a      	str	r2, [r3, #96]	@ 0x60
}
 80010ec:	bf00      	nop
 80010ee:	3714      	adds	r7, #20
 80010f0:	46bd      	mov	sp, r7
 80010f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010f6:	4770      	bx	lr
 80010f8:	7f7fffff 	.word	0x7f7fffff

080010fc <_write>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

// Define the ITM port for SWV
int _write(int file, char *ptr, int len) {
 80010fc:	b580      	push	{r7, lr}
 80010fe:	b086      	sub	sp, #24
 8001100:	af00      	add	r7, sp, #0
 8001102:	60f8      	str	r0, [r7, #12]
 8001104:	60b9      	str	r1, [r7, #8]
 8001106:	607a      	str	r2, [r7, #4]
	for (int i = 0; i < len; i++) {
 8001108:	2300      	movs	r3, #0
 800110a:	617b      	str	r3, [r7, #20]
 800110c:	e009      	b.n	8001122 <_write+0x26>
		ITM_SendChar((*ptr++));
 800110e:	68bb      	ldr	r3, [r7, #8]
 8001110:	1c5a      	adds	r2, r3, #1
 8001112:	60ba      	str	r2, [r7, #8]
 8001114:	781b      	ldrb	r3, [r3, #0]
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff ff8a 	bl	8001030 <ITM_SendChar>
	for (int i = 0; i < len; i++) {
 800111c:	697b      	ldr	r3, [r7, #20]
 800111e:	3301      	adds	r3, #1
 8001120:	617b      	str	r3, [r7, #20]
 8001122:	697a      	ldr	r2, [r7, #20]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	429a      	cmp	r2, r3
 8001128:	dbf1      	blt.n	800110e <_write+0x12>
	}
	return len;
 800112a:	687b      	ldr	r3, [r7, #4]
}
 800112c:	4618      	mov	r0, r3
 800112e:	3718      	adds	r7, #24
 8001130:	46bd      	mov	sp, r7
 8001132:	bd80      	pop	{r7, pc}

08001134 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001134:	b5b0      	push	{r4, r5, r7, lr}
 8001136:	b09c      	sub	sp, #112	@ 0x70
 8001138:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800113a:	f002 fa65 	bl	8003608 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800113e:	f000 fe31 	bl	8001da4 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001142:	f001 f855 	bl	80021f0 <MX_GPIO_Init>
	MX_DMA_Init();
 8001146:	f000 fffd 	bl	8002144 <MX_DMA_Init>
	MX_I2C1_Init();
 800114a:	f000 fe95 	bl	8001e78 <MX_I2C1_Init>
	MX_USART2_UART_Init();
 800114e:	f000 ffcf 	bl	80020f0 <MX_USART2_UART_Init>
	MX_SPI1_Init();
 8001152:	f000 febf 	bl	8001ed4 <MX_SPI1_Init>
	MX_USART1_UART_Init();
 8001156:	f000 ffa1 	bl	800209c <MX_USART1_UART_Init>
	MX_SPI5_Init();
 800115a:	f000 fef1 	bl	8001f40 <MX_SPI5_Init>
	MX_TIM3_Init();
 800115e:	f000 ff21 	bl	8001fa4 <MX_TIM3_Init>
	/* USER CODE BEGIN 2 */
	printf("\r\n=== FLIGHT CONTROLLER BOOT ===\r\n");
 8001162:	4858      	ldr	r0, [pc, #352]	@ (80012c4 <main+0x190>)
 8001164:	f00c fcb8 	bl	800dad8 <puts>


	// --- 1. Initialize Telemetry Structure ---
	telem_data.header = 0xDEADBEEF;
 8001168:	4b57      	ldr	r3, [pc, #348]	@ (80012c8 <main+0x194>)
 800116a:	4a58      	ldr	r2, [pc, #352]	@ (80012cc <main+0x198>)
 800116c:	601a      	str	r2, [r3, #0]
	telem_data.magic_footer = 0xAB;
 800116e:	4b56      	ldr	r3, [pc, #344]	@ (80012c8 <main+0x194>)
 8001170:	22ab      	movs	r2, #171	@ 0xab
 8001172:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
	telem_data.timestamp = 0.0f;
 8001176:	4b54      	ldr	r3, [pc, #336]	@ (80012c8 <main+0x194>)
 8001178:	f04f 0200 	mov.w	r2, #0
 800117c:	605a      	str	r2, [r3, #4]
	telem_data.voltage = 12.0f;
 800117e:	4b52      	ldr	r3, [pc, #328]	@ (80012c8 <main+0x194>)
 8001180:	4a53      	ldr	r2, [pc, #332]	@ (80012d0 <main+0x19c>)
 8001182:	619a      	str	r2, [r3, #24]
	telem_data.sensor_status = 0;
 8001184:	4b50      	ldr	r3, [pc, #320]	@ (80012c8 <main+0x194>)
 8001186:	2200      	movs	r2, #0
 8001188:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	telem_data.armed = 0x00;
 800118c:	4b4e      	ldr	r3, [pc, #312]	@ (80012c8 <main+0x194>)
 800118e:	2200      	movs	r2, #0
 8001190:	771a      	strb	r2, [r3, #28]
	// Fill with test pattern to verify DMA is reading memory
	// memset(&telem_data.roll, 0xAA, 12);


	// --- 3. Start Lidar DMA ---
	HAL_UART_Receive_DMA(&huart1, lidar_dma_buffer, LIDAR_BUF_SIZE);
 8001192:	2280      	movs	r2, #128	@ 0x80
 8001194:	494f      	ldr	r1, [pc, #316]	@ (80012d4 <main+0x1a0>)
 8001196:	4850      	ldr	r0, [pc, #320]	@ (80012d8 <main+0x1a4>)
 8001198:	f008 fc70 	bl	8009a7c <HAL_UART_Receive_DMA>
	HAL_Delay(100);
 800119c:	2064      	movs	r0, #100	@ 0x64
 800119e:	f002 faa5 	bl	80036ec <HAL_Delay>
	printf("Lidar DMA Started\r\n");
 80011a2:	484e      	ldr	r0, [pc, #312]	@ (80012dc <main+0x1a8>)
 80011a4:	f00c fc98 	bl	800dad8 <puts>


	I2C1_Scan();
 80011a8:	f001 fd08 	bl	8002bbc <I2C1_Scan>

	// --- 1. PRE-FLIGHT CONTROLLER SETUP ---
	// This only happens once
	PID_Init(&pid_roll,  1.0f, 0.0f, 0.0f, 0.01f, 100.0f);
 80011ac:	ed9f 2a4c 	vldr	s4, [pc, #304]	@ 80012e0 <main+0x1ac>
 80011b0:	eddf 1a4c 	vldr	s3, [pc, #304]	@ 80012e4 <main+0x1b0>
 80011b4:	ed9f 1a4c 	vldr	s2, [pc, #304]	@ 80012e8 <main+0x1b4>
 80011b8:	eddf 0a4b 	vldr	s1, [pc, #300]	@ 80012e8 <main+0x1b4>
 80011bc:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80011c0:	484a      	ldr	r0, [pc, #296]	@ (80012ec <main+0x1b8>)
 80011c2:	f00a fac2 	bl	800b74a <PID_Init>
	PID_Init(&pid_pitch, 1.0f, 0.0f, 0.0f, 0.01f, 100.0f);
 80011c6:	ed9f 2a46 	vldr	s4, [pc, #280]	@ 80012e0 <main+0x1ac>
 80011ca:	eddf 1a46 	vldr	s3, [pc, #280]	@ 80012e4 <main+0x1b0>
 80011ce:	ed9f 1a46 	vldr	s2, [pc, #280]	@ 80012e8 <main+0x1b4>
 80011d2:	eddf 0a45 	vldr	s1, [pc, #276]	@ 80012e8 <main+0x1b4>
 80011d6:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80011da:	4845      	ldr	r0, [pc, #276]	@ (80012f0 <main+0x1bc>)
 80011dc:	f00a fab5 	bl	800b74a <PID_Init>
	PID_Init(&pid_yaw,   1.0f, 0.0f, 0.0f, 0.01f, 100.0f);
 80011e0:	ed9f 2a3f 	vldr	s4, [pc, #252]	@ 80012e0 <main+0x1ac>
 80011e4:	eddf 1a3f 	vldr	s3, [pc, #252]	@ 80012e4 <main+0x1b0>
 80011e8:	ed9f 1a3f 	vldr	s2, [pc, #252]	@ 80012e8 <main+0x1b4>
 80011ec:	eddf 0a3e 	vldr	s1, [pc, #248]	@ 80012e8 <main+0x1b4>
 80011f0:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 80011f4:	483f      	ldr	r0, [pc, #252]	@ (80012f4 <main+0x1c0>)
 80011f6:	f00a faa8 	bl	800b74a <PID_Init>
	PID_Init(&pid_pos_z, 1.5f, 0.0f, 0.0f, 0.01f, 0.0f);   // Position P gain
 80011fa:	ed9f 2a3b 	vldr	s4, [pc, #236]	@ 80012e8 <main+0x1b4>
 80011fe:	eddf 1a39 	vldr	s3, [pc, #228]	@ 80012e4 <main+0x1b0>
 8001202:	ed9f 1a39 	vldr	s2, [pc, #228]	@ 80012e8 <main+0x1b4>
 8001206:	eddf 0a38 	vldr	s1, [pc, #224]	@ 80012e8 <main+0x1b4>
 800120a:	eeb7 0a08 	vmov.f32	s0, #120	@ 0x3fc00000  1.5
 800120e:	483a      	ldr	r0, [pc, #232]	@ (80012f8 <main+0x1c4>)
 8001210:	f00a fa9b 	bl	800b74a <PID_Init>
	PID_Init(&pid_vel_z, 2.0f, 0.5f, 0.1f, 0.01f, 50.0f); // Velocity PID with I-limit
 8001214:	ed9f 2a39 	vldr	s4, [pc, #228]	@ 80012fc <main+0x1c8>
 8001218:	eddf 1a32 	vldr	s3, [pc, #200]	@ 80012e4 <main+0x1b0>
 800121c:	ed9f 1a38 	vldr	s2, [pc, #224]	@ 8001300 <main+0x1cc>
 8001220:	eef6 0a00 	vmov.f32	s1, #96	@ 0x3f000000  0.5
 8001224:	eeb0 0a00 	vmov.f32	s0, #0	@ 0x40000000  2.0
 8001228:	4836      	ldr	r0, [pc, #216]	@ (8001304 <main+0x1d0>)
 800122a:	f00a fa8e 	bl	800b74a <PID_Init>

	Kalman_Init(&kf_roll,  0.003f, 0.03f);
 800122e:	eddf 0a36 	vldr	s1, [pc, #216]	@ 8001308 <main+0x1d4>
 8001232:	ed9f 0a36 	vldr	s0, [pc, #216]	@ 800130c <main+0x1d8>
 8001236:	4836      	ldr	r0, [pc, #216]	@ (8001310 <main+0x1dc>)
 8001238:	f00a fd4e 	bl	800bcd8 <Kalman_Init>
	Kalman_Init(&kf_pitch, 0.003f, 0.03f);
 800123c:	eddf 0a32 	vldr	s1, [pc, #200]	@ 8001308 <main+0x1d4>
 8001240:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 800130c <main+0x1d8>
 8001244:	4833      	ldr	r0, [pc, #204]	@ (8001314 <main+0x1e0>)
 8001246:	f00a fd47 	bl	800bcd8 <Kalman_Init>
	Kalman_Init(&kf_yaw,   0.005f, 0.1f);
 800124a:	eddf 0a2d 	vldr	s1, [pc, #180]	@ 8001300 <main+0x1cc>
 800124e:	ed9f 0a32 	vldr	s0, [pc, #200]	@ 8001318 <main+0x1e4>
 8001252:	4832      	ldr	r0, [pc, #200]	@ (800131c <main+0x1e8>)
 8001254:	f00a fd40 	bl	800bcd8 <Kalman_Init>


	// Accel/Mag (I2C1) - Configure Registers
	if (LSM303_Init(&imu, &hi2c1, LSM303_ACCEL_SCALE_2G)) {
 8001258:	2200      	movs	r2, #0
 800125a:	4931      	ldr	r1, [pc, #196]	@ (8001320 <main+0x1ec>)
 800125c:	4831      	ldr	r0, [pc, #196]	@ (8001324 <main+0x1f0>)
 800125e:	f00a ff69 	bl	800c134 <LSM303_Init>
 8001262:	4603      	mov	r3, r0
 8001264:	2b00      	cmp	r3, #0
 8001266:	d008      	beq.n	800127a <main+0x146>
		telem_data.sensor_status |= 0x02; // Bit 1: LSM Hardware Found
 8001268:	4b17      	ldr	r3, [pc, #92]	@ (80012c8 <main+0x194>)
 800126a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800126e:	f043 0302 	orr.w	r3, r3, #2
 8001272:	b2da      	uxtb	r2, r3
 8001274:	4b14      	ldr	r3, [pc, #80]	@ (80012c8 <main+0x194>)
 8001276:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	}
	if (I3GD20_Init(&i3gd20, &hspi1)) {
 800127a:	492b      	ldr	r1, [pc, #172]	@ (8001328 <main+0x1f4>)
 800127c:	482b      	ldr	r0, [pc, #172]	@ (800132c <main+0x1f8>)
 800127e:	f00a fbc7 	bl	800ba10 <I3GD20_Init>
 8001282:	4603      	mov	r3, r0
 8001284:	2b00      	cmp	r3, #0
 8001286:	d010      	beq.n	80012aa <main+0x176>
		printf("Calibrating Gyro... DO NOT MOVE\r\n");
 8001288:	4829      	ldr	r0, [pc, #164]	@ (8001330 <main+0x1fc>)
 800128a:	f00c fc25 	bl	800dad8 <puts>
		I3GD20_CalibrateZeroRate(&i3gd20, 1000); // 1000 samples
 800128e:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001292:	4826      	ldr	r0, [pc, #152]	@ (800132c <main+0x1f8>)
 8001294:	f00a fc4a 	bl	800bb2c <I3GD20_CalibrateZeroRate>
		telem_data.sensor_status |= 0x01; // Bit 0: Gyro Ready
 8001298:	4b0b      	ldr	r3, [pc, #44]	@ (80012c8 <main+0x194>)
 800129a:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 800129e:	f043 0301 	orr.w	r3, r3, #1
 80012a2:	b2da      	uxtb	r2, r3
 80012a4:	4b08      	ldr	r3, [pc, #32]	@ (80012c8 <main+0x194>)
 80012a6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	}
	// SPI Begin
	HAL_Delay(200);          // optional let ESP settle gate (helps your battery case)
 80012aa:	20c8      	movs	r0, #200	@ 0xc8
 80012ac:	f002 fa1e 	bl	80036ec <HAL_Delay>
	SPI5_ArmNextFrame();
 80012b0:	f001 f8ca 	bl	8002448 <SPI5_ArmNextFrame>
	printf("SPI5 DMA armed (per-frame mode)\r\n");
 80012b4:	481f      	ldr	r0, [pc, #124]	@ (8001334 <main+0x200>)
 80012b6:	f00c fc0f 	bl	800dad8 <puts>
	// --- 2. HARDWARE INITIALIZATION LOOP ---
	uint8_t sensorInit = 0;
 80012ba:	2300      	movs	r3, #0
 80012bc:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f

	while (sensorInit == 0)
 80012c0:	e26e      	b.n	80017a0 <main+0x66c>
 80012c2:	bf00      	nop
 80012c4:	08011138 	.word	0x08011138
 80012c8:	200007d4 	.word	0x200007d4
 80012cc:	deadbeef 	.word	0xdeadbeef
 80012d0:	41400000 	.word	0x41400000
 80012d4:	2000092c 	.word	0x2000092c
 80012d8:	20000560 	.word	0x20000560
 80012dc:	0801115c 	.word	0x0801115c
 80012e0:	42c80000 	.word	0x42c80000
 80012e4:	3c23d70a 	.word	0x3c23d70a
 80012e8:	00000000 	.word	0x00000000
 80012ec:	200008a0 	.word	0x200008a0
 80012f0:	200008bc 	.word	0x200008bc
 80012f4:	200008d8 	.word	0x200008d8
 80012f8:	200008f4 	.word	0x200008f4
 80012fc:	42480000 	.word	0x42480000
 8001300:	3dcccccd 	.word	0x3dcccccd
 8001304:	20000910 	.word	0x20000910
 8001308:	3cf5c28f 	.word	0x3cf5c28f
 800130c:	3b449ba6 	.word	0x3b449ba6
 8001310:	20000848 	.word	0x20000848
 8001314:	20000858 	.word	0x20000858
 8001318:	3ba3d70a 	.word	0x3ba3d70a
 800131c:	20000868 	.word	0x20000868
 8001320:	20000294 	.word	0x20000294
 8001324:	20000804 	.word	0x20000804
 8001328:	200003a8 	.word	0x200003a8
 800132c:	20000824 	.word	0x20000824
 8001330:	08011170 	.word	0x08011170
 8001334:	08011194 	.word	0x08011194
	{
		g_drone_status.flight_mode = 5;
 8001338:	4b74      	ldr	r3, [pc, #464]	@ (800150c <main+0x3d8>)
 800133a:	2205      	movs	r2, #5
 800133c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
		// Clear status bits that require "Fresh" verification this frame
		// We keep Bit 0 (Gyro Init) and Bit 1 (LSM Init) if they passed once,
		// but we MUST verify the DATA is fresh.

		// 1. Trigger fresh DMA samples
		LSM303_Process_DMA(&imu);
 8001340:	4873      	ldr	r0, [pc, #460]	@ (8001510 <main+0x3dc>)
 8001342:	f00a fe03 	bl	800bf4c <LSM303_Process_DMA>
		Process_Lidar_DMA();
 8001346:	f001 fb8d 	bl	8002a64 <Process_Lidar_DMA>

		// 2. Small delay to allow DMA to complete
		HAL_Delay(50);
 800134a:	2032      	movs	r0, #50	@ 0x32
 800134c:	f002 f9ce 	bl	80036ec <HAL_Delay>

		if (spi5_frame_done)
 8001350:	4b70      	ldr	r3, [pc, #448]	@ (8001514 <main+0x3e0>)
 8001352:	781b      	ldrb	r3, [r3, #0]
 8001354:	b2db      	uxtb	r3, r3
 8001356:	2b00      	cmp	r3, #0
 8001358:	d01c      	beq.n	8001394 <main+0x260>
		{
			spi5_frame_done = 0;
 800135a:	4b6e      	ldr	r3, [pc, #440]	@ (8001514 <main+0x3e0>)
 800135c:	2200      	movs	r2, #0
 800135e:	701a      	strb	r2, [r3, #0]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001360:	b672      	cpsid	i
}
 8001362:	bf00      	nop

			uint8_t cmd_work_buf[sizeof(Telemetry_Packet_t)];
			__disable_irq();
			memcpy(cmd_work_buf, spi_rx_buffer, sizeof(cmd_work_buf));
 8001364:	4b6c      	ldr	r3, [pc, #432]	@ (8001518 <main+0x3e4>)
 8001366:	1d3c      	adds	r4, r7, #4
 8001368:	461d      	mov	r5, r3
 800136a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800136c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800136e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001370:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001372:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001376:	6020      	str	r0, [r4, #0]
 8001378:	3404      	adds	r4, #4
 800137a:	7021      	strb	r1, [r4, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800137c:	b662      	cpsie	i
}
 800137e:	bf00      	nop
			__enable_irq();

			// Now its safe to re-arm (DMA can reuse spi_rx_buffer)
			SPI5_ArmNextFrame();
 8001380:	f001 f862 	bl	8002448 <SPI5_ArmNextFrame>

			// Only treat as command if it starts with '$'
			if (cmd_work_buf[0] == '$') {
 8001384:	793b      	ldrb	r3, [r7, #4]
 8001386:	2b24      	cmp	r3, #36	@ 0x24
 8001388:	d104      	bne.n	8001394 <main+0x260>
				Process_TELEM_Command(cmd_work_buf, sizeof(cmd_work_buf));
 800138a:	1d3b      	adds	r3, r7, #4
 800138c:	2125      	movs	r1, #37	@ 0x25
 800138e:	4618      	mov	r0, r3
 8001390:	f001 f8c4 	bl	800251c <Process_TELEM_Command>
			}
		}


		// 3. Update data only if the hardware has provided a fresh packet
		if (imu.accel_ready) {
 8001394:	4b5e      	ldr	r3, [pc, #376]	@ (8001510 <main+0x3dc>)
 8001396:	7f5b      	ldrb	r3, [r3, #29]
 8001398:	b2db      	uxtb	r3, r3
 800139a:	2b00      	cmp	r3, #0
 800139c:	d059      	beq.n	8001452 <main+0x31e>
  __ASM volatile ("cpsid i" : : : "memory");
 800139e:	b672      	cpsid	i
}
 80013a0:	bf00      	nop
			uint8_t accel_snap[6];
			__disable_irq();
			memcpy(accel_snap, imu.accel_raw, 6);
 80013a2:	4a5b      	ldr	r2, [pc, #364]	@ (8001510 <main+0x3dc>)
 80013a4:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 80013a8:	3211      	adds	r2, #17
 80013aa:	6810      	ldr	r0, [r2, #0]
 80013ac:	6018      	str	r0, [r3, #0]
 80013ae:	8892      	ldrh	r2, [r2, #4]
 80013b0:	809a      	strh	r2, [r3, #4]
			imu.accel_ready = false;
 80013b2:	4b57      	ldr	r3, [pc, #348]	@ (8001510 <main+0x3dc>)
 80013b4:	2200      	movs	r2, #0
 80013b6:	775a      	strb	r2, [r3, #29]
  __ASM volatile ("cpsie i" : : : "memory");
 80013b8:	b662      	cpsie	i
}
 80013ba:	bf00      	nop
			__enable_irq();

			raw_data.ax = (int16_t)((accel_snap[1] << 8) | accel_snap[0]) * imu.accel_g_per_lsb;
 80013bc:	f897 3045 	ldrb.w	r3, [r7, #69]	@ 0x45
 80013c0:	b21b      	sxth	r3, r3
 80013c2:	021b      	lsls	r3, r3, #8
 80013c4:	b21a      	sxth	r2, r3
 80013c6:	f897 3044 	ldrb.w	r3, [r7, #68]	@ 0x44
 80013ca:	b21b      	sxth	r3, r3
 80013cc:	4313      	orrs	r3, r2
 80013ce:	b21b      	sxth	r3, r3
 80013d0:	ee07 3a90 	vmov	s15, r3
 80013d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013d8:	4b4d      	ldr	r3, [pc, #308]	@ (8001510 <main+0x3dc>)
 80013da:	edd3 7a02 	vldr	s15, [r3, #8]
 80013de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80013e2:	4b4e      	ldr	r3, [pc, #312]	@ (800151c <main+0x3e8>)
 80013e4:	edc3 7a00 	vstr	s15, [r3]
			raw_data.ay = (int16_t)((accel_snap[3] << 8) | accel_snap[2]) * imu.accel_g_per_lsb;
 80013e8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80013ec:	b21b      	sxth	r3, r3
 80013ee:	021b      	lsls	r3, r3, #8
 80013f0:	b21a      	sxth	r2, r3
 80013f2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80013f6:	b21b      	sxth	r3, r3
 80013f8:	4313      	orrs	r3, r2
 80013fa:	b21b      	sxth	r3, r3
 80013fc:	ee07 3a90 	vmov	s15, r3
 8001400:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001404:	4b42      	ldr	r3, [pc, #264]	@ (8001510 <main+0x3dc>)
 8001406:	edd3 7a02 	vldr	s15, [r3, #8]
 800140a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800140e:	4b43      	ldr	r3, [pc, #268]	@ (800151c <main+0x3e8>)
 8001410:	edc3 7a01 	vstr	s15, [r3, #4]
			raw_data.az = (int16_t)((accel_snap[5] << 8) | accel_snap[4]) * imu.accel_g_per_lsb;
 8001414:	f897 3049 	ldrb.w	r3, [r7, #73]	@ 0x49
 8001418:	b21b      	sxth	r3, r3
 800141a:	021b      	lsls	r3, r3, #8
 800141c:	b21a      	sxth	r2, r3
 800141e:	f897 3048 	ldrb.w	r3, [r7, #72]	@ 0x48
 8001422:	b21b      	sxth	r3, r3
 8001424:	4313      	orrs	r3, r2
 8001426:	b21b      	sxth	r3, r3
 8001428:	ee07 3a90 	vmov	s15, r3
 800142c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001430:	4b37      	ldr	r3, [pc, #220]	@ (8001510 <main+0x3dc>)
 8001432:	edd3 7a02 	vldr	s15, [r3, #8]
 8001436:	ee67 7a27 	vmul.f32	s15, s14, s15
 800143a:	4b38      	ldr	r3, [pc, #224]	@ (800151c <main+0x3e8>)
 800143c:	edc3 7a02 	vstr	s15, [r3, #8]

			// This bit now means: "I have a fresh, valid gravity sample"
			telem_data.sensor_status |= 0x02;
 8001440:	4b37      	ldr	r3, [pc, #220]	@ (8001520 <main+0x3ec>)
 8001442:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8001446:	f043 0302 	orr.w	r3, r3, #2
 800144a:	b2da      	uxtb	r2, r3
 800144c:	4b34      	ldr	r3, [pc, #208]	@ (8001520 <main+0x3ec>)
 800144e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		}
		if (imu.mag_ready) {
 8001452:	4b2f      	ldr	r3, [pc, #188]	@ (8001510 <main+0x3dc>)
 8001454:	7f9b      	ldrb	r3, [r3, #30]
 8001456:	b2db      	uxtb	r3, r3
 8001458:	2b00      	cmp	r3, #0
 800145a:	f000 80ae 	beq.w	80015ba <main+0x486>
  __ASM volatile ("cpsid i" : : : "memory");
 800145e:	b672      	cpsid	i
}
 8001460:	bf00      	nop
			uint8_t mag_snap[6];
			__disable_irq();
			memcpy(mag_snap, imu.mag_raw, 6);
 8001462:	4a2b      	ldr	r2, [pc, #172]	@ (8001510 <main+0x3dc>)
 8001464:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001468:	3217      	adds	r2, #23
 800146a:	6810      	ldr	r0, [r2, #0]
 800146c:	6018      	str	r0, [r3, #0]
 800146e:	8892      	ldrh	r2, [r2, #4]
 8001470:	809a      	strh	r2, [r3, #4]
			imu.mag_ready = false;
 8001472:	4b27      	ldr	r3, [pc, #156]	@ (8001510 <main+0x3dc>)
 8001474:	2200      	movs	r2, #0
 8001476:	779a      	strb	r2, [r3, #30]
  __ASM volatile ("cpsie i" : : : "memory");
 8001478:	b662      	cpsie	i
}
 800147a:	bf00      	nop
			__enable_irq();

			// 1. Parse based on variant (DLHC vs AGR)
			if (imu.variant == LSM303_DLHC) {
 800147c:	4b24      	ldr	r3, [pc, #144]	@ (8001510 <main+0x3dc>)
 800147e:	799b      	ldrb	r3, [r3, #6]
 8001480:	2b00      	cmp	r3, #0
 8001482:	d14f      	bne.n	8001524 <main+0x3f0>
				raw_data.mx = (int16_t)((mag_snap[0] << 8) | mag_snap[1]) * imu.mag_gauss_per_lsb;
 8001484:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001488:	b21b      	sxth	r3, r3
 800148a:	021b      	lsls	r3, r3, #8
 800148c:	b21a      	sxth	r2, r3
 800148e:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001492:	b21b      	sxth	r3, r3
 8001494:	4313      	orrs	r3, r2
 8001496:	b21b      	sxth	r3, r3
 8001498:	ee07 3a90 	vmov	s15, r3
 800149c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014a0:	4b1b      	ldr	r3, [pc, #108]	@ (8001510 <main+0x3dc>)
 80014a2:	edd3 7a03 	vldr	s15, [r3, #12]
 80014a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014aa:	4b1c      	ldr	r3, [pc, #112]	@ (800151c <main+0x3e8>)
 80014ac:	edc3 7a03 	vstr	s15, [r3, #12]
				raw_data.mz = (int16_t)((mag_snap[2] << 8) | mag_snap[3]) * imu.mag_gauss_per_lsb;
 80014b0:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 80014b4:	b21b      	sxth	r3, r3
 80014b6:	021b      	lsls	r3, r3, #8
 80014b8:	b21a      	sxth	r2, r3
 80014ba:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 80014be:	b21b      	sxth	r3, r3
 80014c0:	4313      	orrs	r3, r2
 80014c2:	b21b      	sxth	r3, r3
 80014c4:	ee07 3a90 	vmov	s15, r3
 80014c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014cc:	4b10      	ldr	r3, [pc, #64]	@ (8001510 <main+0x3dc>)
 80014ce:	edd3 7a03 	vldr	s15, [r3, #12]
 80014d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80014d6:	4b11      	ldr	r3, [pc, #68]	@ (800151c <main+0x3e8>)
 80014d8:	edc3 7a05 	vstr	s15, [r3, #20]
				raw_data.my = (int16_t)((mag_snap[4] << 8) | mag_snap[5]) * imu.mag_gauss_per_lsb;
 80014dc:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 80014e0:	b21b      	sxth	r3, r3
 80014e2:	021b      	lsls	r3, r3, #8
 80014e4:	b21a      	sxth	r2, r3
 80014e6:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80014ea:	b21b      	sxth	r3, r3
 80014ec:	4313      	orrs	r3, r2
 80014ee:	b21b      	sxth	r3, r3
 80014f0:	ee07 3a90 	vmov	s15, r3
 80014f4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80014f8:	4b05      	ldr	r3, [pc, #20]	@ (8001510 <main+0x3dc>)
 80014fa:	edd3 7a03 	vldr	s15, [r3, #12]
 80014fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001502:	4b06      	ldr	r3, [pc, #24]	@ (800151c <main+0x3e8>)
 8001504:	edc3 7a04 	vstr	s15, [r3, #16]
 8001508:	e04e      	b.n	80015a8 <main+0x474>
 800150a:	bf00      	nop
 800150c:	20000780 	.word	0x20000780
 8001510:	20000804 	.word	0x20000804
 8001514:	200007f9 	.word	0x200007f9
 8001518:	200009b4 	.word	0x200009b4
 800151c:	20000878 	.word	0x20000878
 8001520:	200007d4 	.word	0x200007d4
			} else {
				raw_data.mx = (int16_t)((mag_snap[1] << 8) | mag_snap[0]) * imu.mag_gauss_per_lsb;
 8001524:	f897 303d 	ldrb.w	r3, [r7, #61]	@ 0x3d
 8001528:	b21b      	sxth	r3, r3
 800152a:	021b      	lsls	r3, r3, #8
 800152c:	b21a      	sxth	r2, r3
 800152e:	f897 303c 	ldrb.w	r3, [r7, #60]	@ 0x3c
 8001532:	b21b      	sxth	r3, r3
 8001534:	4313      	orrs	r3, r2
 8001536:	b21b      	sxth	r3, r3
 8001538:	ee07 3a90 	vmov	s15, r3
 800153c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001540:	4b80      	ldr	r3, [pc, #512]	@ (8001744 <main+0x610>)
 8001542:	edd3 7a03 	vldr	s15, [r3, #12]
 8001546:	ee67 7a27 	vmul.f32	s15, s14, s15
 800154a:	4b7f      	ldr	r3, [pc, #508]	@ (8001748 <main+0x614>)
 800154c:	edc3 7a03 	vstr	s15, [r3, #12]
				raw_data.my = (int16_t)((mag_snap[3] << 8) | mag_snap[2]) * imu.mag_gauss_per_lsb;
 8001550:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8001554:	b21b      	sxth	r3, r3
 8001556:	021b      	lsls	r3, r3, #8
 8001558:	b21a      	sxth	r2, r3
 800155a:	f897 303e 	ldrb.w	r3, [r7, #62]	@ 0x3e
 800155e:	b21b      	sxth	r3, r3
 8001560:	4313      	orrs	r3, r2
 8001562:	b21b      	sxth	r3, r3
 8001564:	ee07 3a90 	vmov	s15, r3
 8001568:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800156c:	4b75      	ldr	r3, [pc, #468]	@ (8001744 <main+0x610>)
 800156e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001572:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001576:	4b74      	ldr	r3, [pc, #464]	@ (8001748 <main+0x614>)
 8001578:	edc3 7a04 	vstr	s15, [r3, #16]
				raw_data.mz = (int16_t)((mag_snap[5] << 8) | mag_snap[4]) * imu.mag_gauss_per_lsb;
 800157c:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8001580:	b21b      	sxth	r3, r3
 8001582:	021b      	lsls	r3, r3, #8
 8001584:	b21a      	sxth	r2, r3
 8001586:	f897 3040 	ldrb.w	r3, [r7, #64]	@ 0x40
 800158a:	b21b      	sxth	r3, r3
 800158c:	4313      	orrs	r3, r2
 800158e:	b21b      	sxth	r3, r3
 8001590:	ee07 3a90 	vmov	s15, r3
 8001594:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001598:	4b6a      	ldr	r3, [pc, #424]	@ (8001744 <main+0x610>)
 800159a:	edd3 7a03 	vldr	s15, [r3, #12]
 800159e:	ee67 7a27 	vmul.f32	s15, s14, s15
 80015a2:	4b69      	ldr	r3, [pc, #420]	@ (8001748 <main+0x614>)
 80015a4:	edc3 7a05 	vstr	s15, [r3, #20]
			}

			// This bit confirms we are receiving data packets
			telem_data.sensor_status |= 0x10; // Let's use Bit 4 (0x10) for Mag Health
 80015a8:	4b68      	ldr	r3, [pc, #416]	@ (800174c <main+0x618>)
 80015aa:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80015ae:	f043 0310 	orr.w	r3, r3, #16
 80015b2:	b2da      	uxtb	r2, r3
 80015b4:	4b65      	ldr	r3, [pc, #404]	@ (800174c <main+0x618>)
 80015b6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
		}
		// 4. Verification Gate
		if (telem_data.sensor_status == 0x1B) { // 0x1B = Mag + Lidar + Accel + Gyro
 80015ba:	4b64      	ldr	r3, [pc, #400]	@ (800174c <main+0x618>)
 80015bc:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 80015c0:	2b1b      	cmp	r3, #27
 80015c2:	f040 80ab 	bne.w	800171c <main+0x5e8>

			// Gravity Vector Check
			float accel_mag = sqrtf(raw_data.ax*raw_data.ax + raw_data.ay*raw_data.ay + raw_data.az*raw_data.az);
 80015c6:	4b60      	ldr	r3, [pc, #384]	@ (8001748 <main+0x614>)
 80015c8:	ed93 7a00 	vldr	s14, [r3]
 80015cc:	4b5e      	ldr	r3, [pc, #376]	@ (8001748 <main+0x614>)
 80015ce:	edd3 7a00 	vldr	s15, [r3]
 80015d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80015d6:	4b5c      	ldr	r3, [pc, #368]	@ (8001748 <main+0x614>)
 80015d8:	edd3 6a01 	vldr	s13, [r3, #4]
 80015dc:	4b5a      	ldr	r3, [pc, #360]	@ (8001748 <main+0x614>)
 80015de:	edd3 7a01 	vldr	s15, [r3, #4]
 80015e2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015e6:	ee37 7a27 	vadd.f32	s14, s14, s15
 80015ea:	4b57      	ldr	r3, [pc, #348]	@ (8001748 <main+0x614>)
 80015ec:	edd3 6a02 	vldr	s13, [r3, #8]
 80015f0:	4b55      	ldr	r3, [pc, #340]	@ (8001748 <main+0x614>)
 80015f2:	edd3 7a02 	vldr	s15, [r3, #8]
 80015f6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80015fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80015fe:	eeb0 0a67 	vmov.f32	s0, s15
 8001602:	f00e fe83 	bl	801030c <sqrtf>
 8001606:	ed87 0a14 	vstr	s0, [r7, #80]	@ 0x50

			// Magnetic Field Magnitude Check
			float mag_field_strength = sqrtf(raw_data.mx*raw_data.mx + raw_data.my*raw_data.my + raw_data.mz*raw_data.mz);
 800160a:	4b4f      	ldr	r3, [pc, #316]	@ (8001748 <main+0x614>)
 800160c:	ed93 7a03 	vldr	s14, [r3, #12]
 8001610:	4b4d      	ldr	r3, [pc, #308]	@ (8001748 <main+0x614>)
 8001612:	edd3 7a03 	vldr	s15, [r3, #12]
 8001616:	ee27 7a27 	vmul.f32	s14, s14, s15
 800161a:	4b4b      	ldr	r3, [pc, #300]	@ (8001748 <main+0x614>)
 800161c:	edd3 6a04 	vldr	s13, [r3, #16]
 8001620:	4b49      	ldr	r3, [pc, #292]	@ (8001748 <main+0x614>)
 8001622:	edd3 7a04 	vldr	s15, [r3, #16]
 8001626:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800162a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800162e:	4b46      	ldr	r3, [pc, #280]	@ (8001748 <main+0x614>)
 8001630:	edd3 6a05 	vldr	s13, [r3, #20]
 8001634:	4b44      	ldr	r3, [pc, #272]	@ (8001748 <main+0x614>)
 8001636:	edd3 7a05 	vldr	s15, [r3, #20]
 800163a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800163e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001642:	eeb0 0a67 	vmov.f32	s0, s15
 8001646:	f00e fe61 	bl	801030c <sqrtf>
 800164a:	ed87 0a13 	vstr	s0, [r7, #76]	@ 0x4c

			bool gravity_ok = (accel_mag > 0.85f && accel_mag < 1.15f);
 800164e:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001652:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8001750 <main+0x61c>
 8001656:	eef4 7ac7 	vcmpe.f32	s15, s14
 800165a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800165e:	dd0a      	ble.n	8001676 <main+0x542>
 8001660:	edd7 7a14 	vldr	s15, [r7, #80]	@ 0x50
 8001664:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 8001754 <main+0x620>
 8001668:	eef4 7ac7 	vcmpe.f32	s15, s14
 800166c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001670:	d501      	bpl.n	8001676 <main+0x542>
 8001672:	2301      	movs	r3, #1
 8001674:	e000      	b.n	8001678 <main+0x544>
 8001676:	2300      	movs	r3, #0
 8001678:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
 800167c:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 8001680:	f003 0301 	and.w	r3, r3, #1
 8001684:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
			bool mag_ok = (mag_field_strength > 0.2f && mag_field_strength < 0.8f);
 8001688:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800168c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8001758 <main+0x624>
 8001690:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001698:	dd0a      	ble.n	80016b0 <main+0x57c>
 800169a:	edd7 7a13 	vldr	s15, [r7, #76]	@ 0x4c
 800169e:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800175c <main+0x628>
 80016a2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80016a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016aa:	d501      	bpl.n	80016b0 <main+0x57c>
 80016ac:	2301      	movs	r3, #1
 80016ae:	e000      	b.n	80016b2 <main+0x57e>
 80016b0:	2300      	movs	r3, #0
 80016b2:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a
 80016b6:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80016ba:	f003 0301 	and.w	r3, r3, #1
 80016be:	f887 304a 	strb.w	r3, [r7, #74]	@ 0x4a

			if (gravity_ok && mag_ok) {
 80016c2:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d007      	beq.n	80016da <main+0x5a6>
 80016ca:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d003      	beq.n	80016da <main+0x5a6>
				sensorInit = 1; // Success! Exit loop
 80016d2:	2301      	movs	r3, #1
 80016d4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
 80016d8:	e020      	b.n	800171c <main+0x5e8>
				//printf("ALL SYSTEMS GO: G=%.2fg, Mag=%.2f Gauss\r\n", accel_mag, mag_field_strength);
			} else {
				if (!gravity_ok) printf("REJECT: Gravity %.2fg out of range.\r\n", accel_mag);
 80016da:	f897 304b 	ldrb.w	r3, [r7, #75]	@ 0x4b
 80016de:	f083 0301 	eor.w	r3, r3, #1
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	d007      	beq.n	80016f8 <main+0x5c4>
 80016e8:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80016ea:	f7fe ff35 	bl	8000558 <__aeabi_f2d>
 80016ee:	4602      	mov	r2, r0
 80016f0:	460b      	mov	r3, r1
 80016f2:	481b      	ldr	r0, [pc, #108]	@ (8001760 <main+0x62c>)
 80016f4:	f00c f988 	bl	800da08 <iprintf>
				if (!mag_ok) printf("REJECT: Magnetic Field %.2fG out of range. Check for interference.\r\n", mag_field_strength);
 80016f8:	f897 304a 	ldrb.w	r3, [r7, #74]	@ 0x4a
 80016fc:	f083 0301 	eor.w	r3, r3, #1
 8001700:	b2db      	uxtb	r3, r3
 8001702:	2b00      	cmp	r3, #0
 8001704:	d007      	beq.n	8001716 <main+0x5e2>
 8001706:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8001708:	f7fe ff26 	bl	8000558 <__aeabi_f2d>
 800170c:	4602      	mov	r2, r0
 800170e:	460b      	mov	r3, r1
 8001710:	4814      	ldr	r0, [pc, #80]	@ (8001764 <main+0x630>)
 8001712:	f00c f979 	bl	800da08 <iprintf>
				HAL_Delay(200);
 8001716:	20c8      	movs	r0, #200	@ 0xc8
 8001718:	f001 ffe8 	bl	80036ec <HAL_Delay>
			}
		}
		HAL_Delay(50);
 800171c:	2032      	movs	r0, #50	@ 0x32
 800171e:	f001 ffe5 	bl	80036ec <HAL_Delay>
		telem_data.header = 0xDEADBEEF;       // UINT32        // float 1
 8001722:	4b0a      	ldr	r3, [pc, #40]	@ (800174c <main+0x618>)
 8001724:	4a10      	ldr	r2, [pc, #64]	@ (8001768 <main+0x634>)
 8001726:	601a      	str	r2, [r3, #0]
		telem_data.altitude = range_dist_cm;  // float 5 (Raw Lidar in cm)
 8001728:	4b10      	ldr	r3, [pc, #64]	@ (800176c <main+0x638>)
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	4a07      	ldr	r2, [pc, #28]	@ (800174c <main+0x618>)
 800172e:	6153      	str	r3, [r2, #20]
		telem_data.voltage = 15.0f;           // float 6
 8001730:	4b06      	ldr	r3, [pc, #24]	@ (800174c <main+0x618>)
 8001732:	4a0f      	ldr	r2, [pc, #60]	@ (8001770 <main+0x63c>)
 8001734:	619a      	str	r2, [r3, #24]
		telem_data.armed = is_system_armed ? 0xFF : 0x00;
 8001736:	4b0f      	ldr	r3, [pc, #60]	@ (8001774 <main+0x640>)
 8001738:	781b      	ldrb	r3, [r3, #0]
 800173a:	b2db      	uxtb	r3, r3
 800173c:	2b00      	cmp	r3, #0
 800173e:	d01b      	beq.n	8001778 <main+0x644>
 8001740:	22ff      	movs	r2, #255	@ 0xff
 8001742:	e01a      	b.n	800177a <main+0x646>
 8001744:	20000804 	.word	0x20000804
 8001748:	20000878 	.word	0x20000878
 800174c:	200007d4 	.word	0x200007d4
 8001750:	3f59999a 	.word	0x3f59999a
 8001754:	3f933333 	.word	0x3f933333
 8001758:	3e4ccccd 	.word	0x3e4ccccd
 800175c:	3f4ccccd 	.word	0x3f4ccccd
 8001760:	080111b8 	.word	0x080111b8
 8001764:	080111e0 	.word	0x080111e0
 8001768:	deadbeef 	.word	0xdeadbeef
 800176c:	200009b0 	.word	0x200009b0
 8001770:	41700000 	.word	0x41700000
 8001774:	200006b0 	.word	0x200006b0
 8001778:	2200      	movs	r2, #0
 800177a:	4b9f      	ldr	r3, [pc, #636]	@ (80019f8 <main+0x8c4>)
 800177c:	771a      	strb	r2, [r3, #28]
		// Map the modes to the telemetry packet
		telem_data.drone_mode  = g_drone_status.drone_mode;
 800177e:	4b9f      	ldr	r3, [pc, #636]	@ (80019fc <main+0x8c8>)
 8001780:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8001784:	4b9c      	ldr	r3, [pc, #624]	@ (80019f8 <main+0x8c4>)
 8001786:	775a      	strb	r2, [r3, #29]
		telem_data.flight_mode = g_drone_status.flight_mode;
 8001788:	4b9c      	ldr	r3, [pc, #624]	@ (80019fc <main+0x8c8>)
 800178a:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 800178e:	4b9a      	ldr	r3, [pc, #616]	@ (80019f8 <main+0x8c4>)
 8001790:	779a      	strb	r2, [r3, #30]

		telem_data.magic_footer = 0xAB;       // UINT8
 8001792:	4b99      	ldr	r3, [pc, #612]	@ (80019f8 <main+0x8c4>)
 8001794:	22ab      	movs	r2, #171	@ 0xab
 8001796:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
		telem_data.header = 0xDEADBEEF;       // Redundant header as per your code
 800179a:	4b97      	ldr	r3, [pc, #604]	@ (80019f8 <main+0x8c4>)
 800179c:	4a98      	ldr	r2, [pc, #608]	@ (8001a00 <main+0x8cc>)
 800179e:	601a      	str	r2, [r3, #0]
	while (sensorInit == 0)
 80017a0:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
 80017a4:	2b00      	cmp	r3, #0
 80017a6:	f43f adc7 	beq.w	8001338 <main+0x204>
	}
	printf("Initialization Complete. Entering Control Loop.\r\n");
 80017aa:	4896      	ldr	r0, [pc, #600]	@ (8001a04 <main+0x8d0>)
 80017ac:	f00c f994 	bl	800dad8 <puts>
	float last = 0.00f;
 80017b0:	f04f 0300 	mov.w	r3, #0
 80017b4:	66bb      	str	r3, [r7, #104]	@ 0x68



	// Loading Mission
	printf("Loading Hover Mission: %d Waypoints\r\n", total_wp_count);
 80017b6:	4b94      	ldr	r3, [pc, #592]	@ (8001a08 <main+0x8d4>)
 80017b8:	881b      	ldrh	r3, [r3, #0]
 80017ba:	4619      	mov	r1, r3
 80017bc:	4893      	ldr	r0, [pc, #588]	@ (8001a0c <main+0x8d8>)
 80017be:	f00c f923 	bl	800da08 <iprintf>
	// Link the waypoints to the manager and provide the current state for the start position
	Navigation_Init(&g_mission, mission_waypoints, total_wp_count, &g_state);
 80017c2:	4b91      	ldr	r3, [pc, #580]	@ (8001a08 <main+0x8d4>)
 80017c4:	881a      	ldrh	r2, [r3, #0]
 80017c6:	4b92      	ldr	r3, [pc, #584]	@ (8001a10 <main+0x8dc>)
 80017c8:	4992      	ldr	r1, [pc, #584]	@ (8001a14 <main+0x8e0>)
 80017ca:	4893      	ldr	r0, [pc, #588]	@ (8001a18 <main+0x8e4>)
 80017cc:	f7ff fc58 	bl	8001080 <Navigation_Init>

	// Safety: Set the mission start time to the current clock
	g_mission.wp_start_time = (float)HAL_GetTick() / 1000.0f;
 80017d0:	f001 ff80 	bl	80036d4 <HAL_GetTick>
 80017d4:	ee07 0a90 	vmov	s15, r0
 80017d8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80017dc:	eddf 6a8f 	vldr	s13, [pc, #572]	@ 8001a1c <main+0x8e8>
 80017e0:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80017e4:	4b8c      	ldr	r3, [pc, #560]	@ (8001a18 <main+0x8e4>)
 80017e6:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
	Vehicle_State_Init(&g_drone_status);
 80017ea:	4884      	ldr	r0, [pc, #528]	@ (80019fc <main+0x8c8>)
 80017ec:	f009 ff98 	bl	800b720 <Vehicle_State_Init>
	/* Infinite loop */
	/* USER CODE BEGIN WHILE */
	while (1)
	{

		if (spi5_frame_done)
 80017f0:	4b8b      	ldr	r3, [pc, #556]	@ (8001a20 <main+0x8ec>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	b2db      	uxtb	r3, r3
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d01c      	beq.n	8001834 <main+0x700>
		{
			spi5_frame_done = 0;
 80017fa:	4b89      	ldr	r3, [pc, #548]	@ (8001a20 <main+0x8ec>)
 80017fc:	2200      	movs	r2, #0
 80017fe:	701a      	strb	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8001800:	b672      	cpsid	i
}
 8001802:	bf00      	nop

			uint8_t cmd_work_buf[sizeof(Telemetry_Packet_t)];
			__disable_irq();
			memcpy(cmd_work_buf, spi_rx_buffer, sizeof(cmd_work_buf));
 8001804:	4b87      	ldr	r3, [pc, #540]	@ (8001a24 <main+0x8f0>)
 8001806:	1d3c      	adds	r4, r7, #4
 8001808:	461d      	mov	r5, r3
 800180a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800180c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800180e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001810:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001812:	e895 0003 	ldmia.w	r5, {r0, r1}
 8001816:	6020      	str	r0, [r4, #0]
 8001818:	3404      	adds	r4, #4
 800181a:	7021      	strb	r1, [r4, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800181c:	b662      	cpsie	i
}
 800181e:	bf00      	nop
			__enable_irq();

			// Now its safe to re-arm (DMA can reuse spi_rx_buffer)
			SPI5_ArmNextFrame();
 8001820:	f000 fe12 	bl	8002448 <SPI5_ArmNextFrame>

			// Only treat as command if it starts with '$'
			if (cmd_work_buf[0] == '$') {
 8001824:	793b      	ldrb	r3, [r7, #4]
 8001826:	2b24      	cmp	r3, #36	@ 0x24
 8001828:	d104      	bne.n	8001834 <main+0x700>
				Process_TELEM_Command(cmd_work_buf, sizeof(cmd_work_buf));
 800182a:	1d3b      	adds	r3, r7, #4
 800182c:	2125      	movs	r1, #37	@ 0x25
 800182e:	4618      	mov	r0, r3
 8001830:	f000 fe74 	bl	800251c <Process_TELEM_Command>
			}
		}
		// 1. Process Lidar
		Process_Lidar_DMA();
 8001834:	f001 f916 	bl	8002a64 <Process_Lidar_DMA>

		uint32_t now = HAL_GetTick();
 8001838:	f001 ff4c 	bl	80036d4 <HAL_GetTick>
 800183c:	65f8      	str	r0, [r7, #92]	@ 0x5c
		// 2. Run Control Loop at 100Hz (10ms)
		if (now - last >= 10) {
 800183e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001840:	ee07 3a90 	vmov	s15, r3
 8001844:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001848:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800184c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001850:	eeb2 7a04 	vmov.f32	s14, #36	@ 0x41200000  10.0
 8001854:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001858:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800185c:	f2c0 829a 	blt.w	8001d94 <main+0xc60>
			float dt_sec = (now - last) / 1000.0f;
 8001860:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001862:	ee07 3a90 	vmov	s15, r3
 8001866:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800186a:	edd7 7a1a 	vldr	s15, [r7, #104]	@ 0x68
 800186e:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001872:	eddf 6a6a 	vldr	s13, [pc, #424]	@ 8001a1c <main+0x8e8>
 8001876:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800187a:	edc7 7a16 	vstr	s15, [r7, #88]	@ 0x58
			last = now;
 800187e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001880:	ee07 3a90 	vmov	s15, r3
 8001884:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001888:	edc7 7a1a 	vstr	s15, [r7, #104]	@ 0x68

			LSM303_Process_DMA(&imu);
 800188c:	4866      	ldr	r0, [pc, #408]	@ (8001a28 <main+0x8f4>)
 800188e:	f00a fb5d 	bl	800bf4c <LSM303_Process_DMA>
			// 1. DATA ACQUISITION
			// Read raw sensor bits into your ahrsSensor_t struct


			// ACCELEROMETER Parsing
			if (imu.accel_ready) {
 8001892:	4b65      	ldr	r3, [pc, #404]	@ (8001a28 <main+0x8f4>)
 8001894:	7f5b      	ldrb	r3, [r3, #29]
 8001896:	b2db      	uxtb	r3, r3
 8001898:	2b00      	cmp	r3, #0
 800189a:	d050      	beq.n	800193e <main+0x80a>
  __ASM volatile ("cpsid i" : : : "memory");
 800189c:	b672      	cpsid	i
}
 800189e:	bf00      	nop
				// Atomic snapshot of the 6-byte buffer
				uint8_t accel_snap[6];
				__disable_irq();
				memcpy(accel_snap, imu.accel_raw, 6);
 80018a0:	4a61      	ldr	r2, [pc, #388]	@ (8001a28 <main+0x8f4>)
 80018a2:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80018a6:	3211      	adds	r2, #17
 80018a8:	6810      	ldr	r0, [r2, #0]
 80018aa:	6018      	str	r0, [r3, #0]
 80018ac:	8892      	ldrh	r2, [r2, #4]
 80018ae:	809a      	strh	r2, [r3, #4]
				imu.accel_ready = false; // Clear flag in struct
 80018b0:	4b5d      	ldr	r3, [pc, #372]	@ (8001a28 <main+0x8f4>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	775a      	strb	r2, [r3, #29]
  __ASM volatile ("cpsie i" : : : "memory");
 80018b6:	b662      	cpsie	i
}
 80018b8:	bf00      	nop
				__enable_irq();

				// Parse from snapshot (Little Endian: L, H)
				raw_data.ax = (int16_t)((accel_snap[1] << 8) | accel_snap[0]) * imu.accel_g_per_lsb;
 80018ba:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80018be:	b21b      	sxth	r3, r3
 80018c0:	021b      	lsls	r3, r3, #8
 80018c2:	b21a      	sxth	r2, r3
 80018c4:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80018c8:	b21b      	sxth	r3, r3
 80018ca:	4313      	orrs	r3, r2
 80018cc:	b21b      	sxth	r3, r3
 80018ce:	ee07 3a90 	vmov	s15, r3
 80018d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80018d6:	4b54      	ldr	r3, [pc, #336]	@ (8001a28 <main+0x8f4>)
 80018d8:	edd3 7a02 	vldr	s15, [r3, #8]
 80018dc:	ee67 7a27 	vmul.f32	s15, s14, s15
 80018e0:	4b52      	ldr	r3, [pc, #328]	@ (8001a2c <main+0x8f8>)
 80018e2:	edc3 7a00 	vstr	s15, [r3]
				raw_data.ay = (int16_t)((accel_snap[3] << 8) | accel_snap[2]) * imu.accel_g_per_lsb;
 80018e6:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80018ea:	b21b      	sxth	r3, r3
 80018ec:	021b      	lsls	r3, r3, #8
 80018ee:	b21a      	sxth	r2, r3
 80018f0:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 80018f4:	b21b      	sxth	r3, r3
 80018f6:	4313      	orrs	r3, r2
 80018f8:	b21b      	sxth	r3, r3
 80018fa:	ee07 3a90 	vmov	s15, r3
 80018fe:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001902:	4b49      	ldr	r3, [pc, #292]	@ (8001a28 <main+0x8f4>)
 8001904:	edd3 7a02 	vldr	s15, [r3, #8]
 8001908:	ee67 7a27 	vmul.f32	s15, s14, s15
 800190c:	4b47      	ldr	r3, [pc, #284]	@ (8001a2c <main+0x8f8>)
 800190e:	edc3 7a01 	vstr	s15, [r3, #4]
				raw_data.az = (int16_t)((accel_snap[5] << 8) | accel_snap[4]) * imu.accel_g_per_lsb;
 8001912:	f897 3039 	ldrb.w	r3, [r7, #57]	@ 0x39
 8001916:	b21b      	sxth	r3, r3
 8001918:	021b      	lsls	r3, r3, #8
 800191a:	b21a      	sxth	r2, r3
 800191c:	f897 3038 	ldrb.w	r3, [r7, #56]	@ 0x38
 8001920:	b21b      	sxth	r3, r3
 8001922:	4313      	orrs	r3, r2
 8001924:	b21b      	sxth	r3, r3
 8001926:	ee07 3a90 	vmov	s15, r3
 800192a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800192e:	4b3e      	ldr	r3, [pc, #248]	@ (8001a28 <main+0x8f4>)
 8001930:	edd3 7a02 	vldr	s15, [r3, #8]
 8001934:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001938:	4b3c      	ldr	r3, [pc, #240]	@ (8001a2c <main+0x8f8>)
 800193a:	edc3 7a02 	vstr	s15, [r3, #8]
			}

			// MAGNETOMETER Parsing
			if (imu.mag_ready) {
 800193e:	4b3a      	ldr	r3, [pc, #232]	@ (8001a28 <main+0x8f4>)
 8001940:	7f9b      	ldrb	r3, [r3, #30]
 8001942:	b2db      	uxtb	r3, r3
 8001944:	2b00      	cmp	r3, #0
 8001946:	f000 80b5 	beq.w	8001ab4 <main+0x980>
  __ASM volatile ("cpsid i" : : : "memory");
 800194a:	b672      	cpsid	i
}
 800194c:	bf00      	nop
				uint8_t mag_snap[6];
				__disable_irq();
				memcpy(mag_snap, imu.mag_raw, 6);
 800194e:	4a36      	ldr	r2, [pc, #216]	@ (8001a28 <main+0x8f4>)
 8001950:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001954:	3217      	adds	r2, #23
 8001956:	6810      	ldr	r0, [r2, #0]
 8001958:	6018      	str	r0, [r3, #0]
 800195a:	8892      	ldrh	r2, [r2, #4]
 800195c:	809a      	strh	r2, [r3, #4]
				imu.mag_ready = false; // Clear flag in struct
 800195e:	4b32      	ldr	r3, [pc, #200]	@ (8001a28 <main+0x8f4>)
 8001960:	2200      	movs	r2, #0
 8001962:	779a      	strb	r2, [r3, #30]
  __ASM volatile ("cpsie i" : : : "memory");
 8001964:	b662      	cpsie	i
}
 8001966:	bf00      	nop
				__enable_irq();

				if (imu.variant == LSM303_DLHC) {
 8001968:	4b2f      	ldr	r3, [pc, #188]	@ (8001a28 <main+0x8f4>)
 800196a:	799b      	ldrb	r3, [r3, #6]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d15f      	bne.n	8001a30 <main+0x8fc>
					// DLHC: Big Endian and X-Z-Y order
					raw_data.mx = (int16_t)((mag_snap[0] << 8) | mag_snap[1]) * imu.mag_gauss_per_lsb;
 8001970:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001974:	b21b      	sxth	r3, r3
 8001976:	021b      	lsls	r3, r3, #8
 8001978:	b21a      	sxth	r2, r3
 800197a:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 800197e:	b21b      	sxth	r3, r3
 8001980:	4313      	orrs	r3, r2
 8001982:	b21b      	sxth	r3, r3
 8001984:	ee07 3a90 	vmov	s15, r3
 8001988:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800198c:	4b26      	ldr	r3, [pc, #152]	@ (8001a28 <main+0x8f4>)
 800198e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001992:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001996:	4b25      	ldr	r3, [pc, #148]	@ (8001a2c <main+0x8f8>)
 8001998:	edc3 7a03 	vstr	s15, [r3, #12]
					raw_data.mz = (int16_t)((mag_snap[2] << 8) | mag_snap[3]) * imu.mag_gauss_per_lsb;
 800199c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80019a0:	b21b      	sxth	r3, r3
 80019a2:	021b      	lsls	r3, r3, #8
 80019a4:	b21a      	sxth	r2, r3
 80019a6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80019aa:	b21b      	sxth	r3, r3
 80019ac:	4313      	orrs	r3, r2
 80019ae:	b21b      	sxth	r3, r3
 80019b0:	ee07 3a90 	vmov	s15, r3
 80019b4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019b8:	4b1b      	ldr	r3, [pc, #108]	@ (8001a28 <main+0x8f4>)
 80019ba:	edd3 7a03 	vldr	s15, [r3, #12]
 80019be:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019c2:	4b1a      	ldr	r3, [pc, #104]	@ (8001a2c <main+0x8f8>)
 80019c4:	edc3 7a05 	vstr	s15, [r3, #20]
					raw_data.my = (int16_t)((mag_snap[4] << 8) | mag_snap[5]) * imu.mag_gauss_per_lsb;
 80019c8:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80019cc:	b21b      	sxth	r3, r3
 80019ce:	021b      	lsls	r3, r3, #8
 80019d0:	b21a      	sxth	r2, r3
 80019d2:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 80019d6:	b21b      	sxth	r3, r3
 80019d8:	4313      	orrs	r3, r2
 80019da:	b21b      	sxth	r3, r3
 80019dc:	ee07 3a90 	vmov	s15, r3
 80019e0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019e4:	4b10      	ldr	r3, [pc, #64]	@ (8001a28 <main+0x8f4>)
 80019e6:	edd3 7a03 	vldr	s15, [r3, #12]
 80019ea:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019ee:	4b0f      	ldr	r3, [pc, #60]	@ (8001a2c <main+0x8f8>)
 80019f0:	edc3 7a04 	vstr	s15, [r3, #16]
 80019f4:	e05e      	b.n	8001ab4 <main+0x980>
 80019f6:	bf00      	nop
 80019f8:	200007d4 	.word	0x200007d4
 80019fc:	20000780 	.word	0x20000780
 8001a00:	deadbeef 	.word	0xdeadbeef
 8001a04:	08011228 	.word	0x08011228
 8001a08:	200000a0 	.word	0x200000a0
 8001a0c:	0801125c 	.word	0x0801125c
 8001a10:	200006bc 	.word	0x200006bc
 8001a14:	20000000 	.word	0x20000000
 8001a18:	20000710 	.word	0x20000710
 8001a1c:	447a0000 	.word	0x447a0000
 8001a20:	200007f9 	.word	0x200007f9
 8001a24:	200009b4 	.word	0x200009b4
 8001a28:	20000804 	.word	0x20000804
 8001a2c:	20000878 	.word	0x20000878
				} else {
					// AGR: Little Endian and X-Y-Z order
					raw_data.mx = (int16_t)((mag_snap[1] << 8) | mag_snap[0]) * imu.mag_gauss_per_lsb;
 8001a30:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001a34:	b21b      	sxth	r3, r3
 8001a36:	021b      	lsls	r3, r3, #8
 8001a38:	b21a      	sxth	r2, r3
 8001a3a:	f897 302c 	ldrb.w	r3, [r7, #44]	@ 0x2c
 8001a3e:	b21b      	sxth	r3, r3
 8001a40:	4313      	orrs	r3, r2
 8001a42:	b21b      	sxth	r3, r3
 8001a44:	ee07 3a90 	vmov	s15, r3
 8001a48:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a4c:	4bac      	ldr	r3, [pc, #688]	@ (8001d00 <main+0xbcc>)
 8001a4e:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a52:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a56:	4bab      	ldr	r3, [pc, #684]	@ (8001d04 <main+0xbd0>)
 8001a58:	edc3 7a03 	vstr	s15, [r3, #12]
					raw_data.my = (int16_t)((mag_snap[3] << 8) | mag_snap[2]) * imu.mag_gauss_per_lsb;
 8001a5c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001a60:	b21b      	sxth	r3, r3
 8001a62:	021b      	lsls	r3, r3, #8
 8001a64:	b21a      	sxth	r2, r3
 8001a66:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001a6a:	b21b      	sxth	r3, r3
 8001a6c:	4313      	orrs	r3, r2
 8001a6e:	b21b      	sxth	r3, r3
 8001a70:	ee07 3a90 	vmov	s15, r3
 8001a74:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a78:	4ba1      	ldr	r3, [pc, #644]	@ (8001d00 <main+0xbcc>)
 8001a7a:	edd3 7a03 	vldr	s15, [r3, #12]
 8001a7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a82:	4ba0      	ldr	r3, [pc, #640]	@ (8001d04 <main+0xbd0>)
 8001a84:	edc3 7a04 	vstr	s15, [r3, #16]
					raw_data.mz = (int16_t)((mag_snap[5] << 8) | mag_snap[4]) * imu.mag_gauss_per_lsb;
 8001a88:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8001a8c:	b21b      	sxth	r3, r3
 8001a8e:	021b      	lsls	r3, r3, #8
 8001a90:	b21a      	sxth	r2, r3
 8001a92:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 8001a96:	b21b      	sxth	r3, r3
 8001a98:	4313      	orrs	r3, r2
 8001a9a:	b21b      	sxth	r3, r3
 8001a9c:	ee07 3a90 	vmov	s15, r3
 8001aa0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001aa4:	4b96      	ldr	r3, [pc, #600]	@ (8001d00 <main+0xbcc>)
 8001aa6:	edd3 7a03 	vldr	s15, [r3, #12]
 8001aaa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001aae:	4b95      	ldr	r3, [pc, #596]	@ (8001d04 <main+0xbd0>)
 8001ab0:	edc3 7a05 	vstr	s15, [r3, #20]
				}
			}
			// --- 3. GYROSCOPE: 1:1 Capture ---
			if (i3gd20.initialized && I3GD20_ReadGyro(&i3gd20, &gyro_raw)) {
 8001ab4:	4b94      	ldr	r3, [pc, #592]	@ (8001d08 <main+0xbd4>)
 8001ab6:	7b9b      	ldrb	r3, [r3, #14]
 8001ab8:	2b00      	cmp	r3, #0
 8001aba:	d033      	beq.n	8001b24 <main+0x9f0>
 8001abc:	4993      	ldr	r1, [pc, #588]	@ (8001d0c <main+0xbd8>)
 8001abe:	4892      	ldr	r0, [pc, #584]	@ (8001d08 <main+0xbd4>)
 8001ac0:	f00a f8a8 	bl	800bc14 <I3GD20_ReadGyro>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d02c      	beq.n	8001b24 <main+0x9f0>
				raw_data.gx = gyro_raw.gx * i3gd20.dps_per_lsb;
 8001aca:	4b90      	ldr	r3, [pc, #576]	@ (8001d0c <main+0xbd8>)
 8001acc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001ad0:	ee07 3a90 	vmov	s15, r3
 8001ad4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001ad8:	4b8b      	ldr	r3, [pc, #556]	@ (8001d08 <main+0xbd4>)
 8001ada:	edd3 7a01 	vldr	s15, [r3, #4]
 8001ade:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001ae2:	4b88      	ldr	r3, [pc, #544]	@ (8001d04 <main+0xbd0>)
 8001ae4:	edc3 7a06 	vstr	s15, [r3, #24]
				raw_data.gy = gyro_raw.gy * i3gd20.dps_per_lsb;
 8001ae8:	4b88      	ldr	r3, [pc, #544]	@ (8001d0c <main+0xbd8>)
 8001aea:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001aee:	ee07 3a90 	vmov	s15, r3
 8001af2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001af6:	4b84      	ldr	r3, [pc, #528]	@ (8001d08 <main+0xbd4>)
 8001af8:	edd3 7a01 	vldr	s15, [r3, #4]
 8001afc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b00:	4b80      	ldr	r3, [pc, #512]	@ (8001d04 <main+0xbd0>)
 8001b02:	edc3 7a07 	vstr	s15, [r3, #28]
				raw_data.gz = gyro_raw.gz * i3gd20.dps_per_lsb;
 8001b06:	4b81      	ldr	r3, [pc, #516]	@ (8001d0c <main+0xbd8>)
 8001b08:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001b0c:	ee07 3a90 	vmov	s15, r3
 8001b10:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001b14:	4b7c      	ldr	r3, [pc, #496]	@ (8001d08 <main+0xbd4>)
 8001b16:	edd3 7a01 	vldr	s15, [r3, #4]
 8001b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001b1e:	4b79      	ldr	r3, [pc, #484]	@ (8001d04 <main+0xbd0>)
 8001b20:	edc3 7a08 	vstr	s15, [r3, #32]
			}

			// 2. STATE ESTIMATION (AHRS & Kalman)
			// This internally runs the Kalman Predict/Update and populates g_state
			AHRS_Update(&raw_data, &g_state, dt_sec);
 8001b24:	ed97 0a16 	vldr	s0, [r7, #88]	@ 0x58
 8001b28:	4979      	ldr	r1, [pc, #484]	@ (8001d10 <main+0xbdc>)
 8001b2a:	4876      	ldr	r0, [pc, #472]	@ (8001d04 <main+0xbd0>)
 8001b2c:	f009 f884 	bl	800ac38 <AHRS_Update>

			// Update altitude in the state struct from Lidar (converted to meters)
			g_state.z = range_dist_cm / 100.0f;
 8001b30:	4b78      	ldr	r3, [pc, #480]	@ (8001d14 <main+0xbe0>)
 8001b32:	ed93 7a00 	vldr	s14, [r3]
 8001b36:	eddf 6a78 	vldr	s13, [pc, #480]	@ 8001d18 <main+0xbe4>
 8001b3a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001b3e:	4b74      	ldr	r3, [pc, #464]	@ (8001d10 <main+0xbdc>)
 8001b40:	edc3 7a02 	vstr	s15, [r3, #8]

			// 3. NAVIGATION (Mission Manager)
			// 2. MISSION LOGIC
			if (is_estop_active) {
 8001b44:	4b75      	ldr	r3, [pc, #468]	@ (8001d1c <main+0xbe8>)
 8001b46:	781b      	ldrb	r3, [r3, #0]
 8001b48:	b2db      	uxtb	r3, r3
 8001b4a:	2b00      	cmp	r3, #0
 8001b4c:	d072      	beq.n	8001c34 <main+0xb00>
				// Force a landing setpoint: Stay at current X/Y, but descend Z
				g_target.x = g_state.x;
 8001b4e:	4b70      	ldr	r3, [pc, #448]	@ (8001d10 <main+0xbdc>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4a73      	ldr	r2, [pc, #460]	@ (8001d20 <main+0xbec>)
 8001b54:	6013      	str	r3, [r2, #0]
				g_target.y = g_state.y;
 8001b56:	4b6e      	ldr	r3, [pc, #440]	@ (8001d10 <main+0xbdc>)
 8001b58:	685b      	ldr	r3, [r3, #4]
 8001b5a:	4a71      	ldr	r2, [pc, #452]	@ (8001d20 <main+0xbec>)
 8001b5c:	6053      	str	r3, [r2, #4]
				g_drone_status.flight_mode = 4; // 4 = EMERGENCY LANDING
 8001b5e:	4b71      	ldr	r3, [pc, #452]	@ (8001d24 <main+0xbf0>)
 8001b60:	2204      	movs	r2, #4
 8001b62:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
				// Use your tiered descent rates from navigation.c
				float descent_rate = (g_state.z > 5.0f) ? 0.4f : 0.15f;
 8001b66:	4b6a      	ldr	r3, [pc, #424]	@ (8001d10 <main+0xbdc>)
 8001b68:	edd3 7a02 	vldr	s15, [r3, #8]
 8001b6c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001b70:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001b74:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001b78:	dd01      	ble.n	8001b7e <main+0xa4a>
 8001b7a:	4b6b      	ldr	r3, [pc, #428]	@ (8001d28 <main+0xbf4>)
 8001b7c:	e000      	b.n	8001b80 <main+0xa4c>
 8001b7e:	4b6b      	ldr	r3, [pc, #428]	@ (8001d2c <main+0xbf8>)
 8001b80:	657b      	str	r3, [r7, #84]	@ 0x54
				g_target.z = g_state.z - (descent_rate * dt_sec);
 8001b82:	4b63      	ldr	r3, [pc, #396]	@ (8001d10 <main+0xbdc>)
 8001b84:	ed93 7a02 	vldr	s14, [r3, #8]
 8001b88:	edd7 6a15 	vldr	s13, [r7, #84]	@ 0x54
 8001b8c:	edd7 7a16 	vldr	s15, [r7, #88]	@ 0x58
 8001b90:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001b94:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001b98:	4b61      	ldr	r3, [pc, #388]	@ (8001d20 <main+0xbec>)
 8001b9a:	edc3 7a02 	vstr	s15, [r3, #8]
				if (g_target.z < 0.4f) g_target.z = 0.0f;
 8001b9e:	4b60      	ldr	r3, [pc, #384]	@ (8001d20 <main+0xbec>)
 8001ba0:	edd3 7a02 	vldr	s15, [r3, #8]
 8001ba4:	ed9f 7a62 	vldr	s14, [pc, #392]	@ 8001d30 <main+0xbfc>
 8001ba8:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bac:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bb0:	d503      	bpl.n	8001bba <main+0xa86>
 8001bb2:	4b5b      	ldr	r3, [pc, #364]	@ (8001d20 <main+0xbec>)
 8001bb4:	f04f 0200 	mov.w	r2, #0
 8001bb8:	609a      	str	r2, [r3, #8]

				g_target.ff_vz = -descent_rate;
 8001bba:	edd7 7a15 	vldr	s15, [r7, #84]	@ 0x54
 8001bbe:	eef1 7a67 	vneg.f32	s15, s15
 8001bc2:	4b57      	ldr	r3, [pc, #348]	@ (8001d20 <main+0xbec>)
 8001bc4:	edc3 7a08 	vstr	s15, [r3, #32]

				// Auto-disarm once on the ground
				if (g_state.z <= 0.3f) {
 8001bc8:	4b51      	ldr	r3, [pc, #324]	@ (8001d10 <main+0xbdc>)
 8001bca:	edd3 7a02 	vldr	s15, [r3, #8]
 8001bce:	ed9f 7a59 	vldr	s14, [pc, #356]	@ 8001d34 <main+0xc00>
 8001bd2:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001bd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001bda:	d83b      	bhi.n	8001c54 <main+0xb20>
					PID_Reset(&pid_roll);
 8001bdc:	4856      	ldr	r0, [pc, #344]	@ (8001d38 <main+0xc04>)
 8001bde:	f009 fe5d 	bl	800b89c <PID_Reset>
					PID_Reset(&pid_pitch);
 8001be2:	4856      	ldr	r0, [pc, #344]	@ (8001d3c <main+0xc08>)
 8001be4:	f009 fe5a 	bl	800b89c <PID_Reset>
					PID_Reset(&pid_yaw);
 8001be8:	4855      	ldr	r0, [pc, #340]	@ (8001d40 <main+0xc0c>)
 8001bea:	f009 fe57 	bl	800b89c <PID_Reset>
					PID_Reset(&pid_pos_z);
 8001bee:	4855      	ldr	r0, [pc, #340]	@ (8001d44 <main+0xc10>)
 8001bf0:	f009 fe54 	bl	800b89c <PID_Reset>
					PID_Reset(&pid_vel_z);
 8001bf4:	4854      	ldr	r0, [pc, #336]	@ (8001d48 <main+0xc14>)
 8001bf6:	f009 fe51 	bl	800b89c <PID_Reset>
					g_drone_status.flight_mode = 0; // 0 = DISARMED/IDLE/ONGROUND
 8001bfa:	4b4a      	ldr	r3, [pc, #296]	@ (8001d24 <main+0xbf0>)
 8001bfc:	2200      	movs	r2, #0
 8001bfe:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
					// Force immediate hardware override to 0%
					for(int i = 1; i <= 4; i++) {
 8001c02:	2301      	movs	r3, #1
 8001c04:	667b      	str	r3, [r7, #100]	@ 0x64
 8001c06:	e00b      	b.n	8001c20 <main+0xaec>
						ESC_SetThrottle(get_timer_channel(i), 0.0f);
 8001c08:	6e78      	ldr	r0, [r7, #100]	@ 0x64
 8001c0a:	f000 fde1 	bl	80027d0 <get_timer_channel>
 8001c0e:	4603      	mov	r3, r0
 8001c10:	ed9f 0a4e 	vldr	s0, [pc, #312]	@ 8001d4c <main+0xc18>
 8001c14:	4618      	mov	r0, r3
 8001c16:	f000 fdff 	bl	8002818 <ESC_SetThrottle>
					for(int i = 1; i <= 4; i++) {
 8001c1a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	667b      	str	r3, [r7, #100]	@ 0x64
 8001c20:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001c22:	2b04      	cmp	r3, #4
 8001c24:	ddf0      	ble.n	8001c08 <main+0xad4>
					}
					is_system_armed = 0;
 8001c26:	4b4a      	ldr	r3, [pc, #296]	@ (8001d50 <main+0xc1c>)
 8001c28:	2200      	movs	r2, #0
 8001c2a:	701a      	strb	r2, [r3, #0]
					is_estop_active = 0; // Reset for next boot
 8001c2c:	4b3b      	ldr	r3, [pc, #236]	@ (8001d1c <main+0xbe8>)
 8001c2e:	2200      	movs	r2, #0
 8001c30:	701a      	strb	r2, [r3, #0]
 8001c32:	e00f      	b.n	8001c54 <main+0xb20>
				}
			} else {
				// Normal Navigation logic
				Navigation_GetTarget(&g_mission, (float)now / 1000.0f, &g_state, &g_target);
 8001c34:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8001c36:	ee07 3a90 	vmov	s15, r3
 8001c3a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001c3e:	eddf 6a45 	vldr	s13, [pc, #276]	@ 8001d54 <main+0xc20>
 8001c42:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001c46:	4a36      	ldr	r2, [pc, #216]	@ (8001d20 <main+0xbec>)
 8001c48:	4931      	ldr	r1, [pc, #196]	@ (8001d10 <main+0xbdc>)
 8001c4a:	eeb0 0a47 	vmov.f32	s0, s14
 8001c4e:	4842      	ldr	r0, [pc, #264]	@ (8001d58 <main+0xc24>)
 8001c50:	f009 fab2 	bl	800b1b8 <Navigation_GetTarget>
			}

			// 4. FLIGHT CONTROL (Executive Logic)
			// This is where we run PIDs and then the Mixer
			// 3. FLIGHT CONTROL & TELEMETRY
			if (is_system_armed) {
 8001c54:	4b3e      	ldr	r3, [pc, #248]	@ (8001d50 <main+0xc1c>)
 8001c56:	781b      	ldrb	r3, [r3, #0]
 8001c58:	b2db      	uxtb	r3, r3
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d004      	beq.n	8001c68 <main+0xb34>
				FlightLogic_Update(&g_state, &g_target);
 8001c5e:	4930      	ldr	r1, [pc, #192]	@ (8001d20 <main+0xbec>)
 8001c60:	482b      	ldr	r0, [pc, #172]	@ (8001d10 <main+0xbdc>)
 8001c62:	f009 f951 	bl	800af08 <FlightLogic_Update>
 8001c66:	e02a      	b.n	8001cbe <main+0xb8a>
			}
			// Check if the system is disarmed AND if any motor has a non-zero throttle
			else if (telem_data.motor1_T > 0 || telem_data.motor2_T > 0 ||
 8001c68:	4b3c      	ldr	r3, [pc, #240]	@ (8001d5c <main+0xc28>)
 8001c6a:	7fdb      	ldrb	r3, [r3, #31]
 8001c6c:	2b00      	cmp	r3, #0
 8001c6e:	d10e      	bne.n	8001c8e <main+0xb5a>
 8001c70:	4b3a      	ldr	r3, [pc, #232]	@ (8001d5c <main+0xc28>)
 8001c72:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d109      	bne.n	8001c8e <main+0xb5a>
					telem_data.motor3_T > 0 || telem_data.motor4_T > 0) {
 8001c7a:	4b38      	ldr	r3, [pc, #224]	@ (8001d5c <main+0xc28>)
 8001c7c:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
			else if (telem_data.motor1_T > 0 || telem_data.motor2_T > 0 ||
 8001c80:	2b00      	cmp	r3, #0
 8001c82:	d104      	bne.n	8001c8e <main+0xb5a>
					telem_data.motor3_T > 0 || telem_data.motor4_T > 0) {
 8001c84:	4b35      	ldr	r3, [pc, #212]	@ (8001d5c <main+0xc28>)
 8001c86:	f893 3022 	ldrb.w	r3, [r3, #34]	@ 0x22
 8001c8a:	2b00      	cmp	r3, #0
 8001c8c:	d017      	beq.n	8001cbe <main+0xb8a>
				telem_data.armed = 0x00;
 8001c8e:	4b33      	ldr	r3, [pc, #204]	@ (8001d5c <main+0xc28>)
 8001c90:	2200      	movs	r2, #0
 8001c92:	771a      	strb	r2, [r3, #28]
				// Force motors to 0% only once when transitioning to/remaining in a disarmed state
				for(int i = 1; i <= 4; i++) {
 8001c94:	2301      	movs	r3, #1
 8001c96:	663b      	str	r3, [r7, #96]	@ 0x60
 8001c98:	e00b      	b.n	8001cb2 <main+0xb7e>
					ESC_SetThrottle(get_timer_channel(i), 0.0f);
 8001c9a:	6e38      	ldr	r0, [r7, #96]	@ 0x60
 8001c9c:	f000 fd98 	bl	80027d0 <get_timer_channel>
 8001ca0:	4603      	mov	r3, r0
 8001ca2:	ed9f 0a2a 	vldr	s0, [pc, #168]	@ 8001d4c <main+0xc18>
 8001ca6:	4618      	mov	r0, r3
 8001ca8:	f000 fdb6 	bl	8002818 <ESC_SetThrottle>
				for(int i = 1; i <= 4; i++) {
 8001cac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001cae:	3301      	adds	r3, #1
 8001cb0:	663b      	str	r3, [r7, #96]	@ 0x60
 8001cb2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001cb4:	2b04      	cmp	r3, #4
 8001cb6:	ddf0      	ble.n	8001c9a <main+0xb66>
				}
				printf("Safety: Motors Zeroed and Latched.\r\n");
 8001cb8:	4829      	ldr	r0, [pc, #164]	@ (8001d60 <main+0xc2c>)
 8001cba:	f00b ff0d 	bl	800dad8 <puts>



			// 5. UPDATE TELEMETRY (Your Exact Atomic Block)
			// Mapping g_state back to your required telemetry variables
			telem_data.header = 0xDEADBEEF;       // UINT32
 8001cbe:	4b27      	ldr	r3, [pc, #156]	@ (8001d5c <main+0xc28>)
 8001cc0:	4a28      	ldr	r2, [pc, #160]	@ (8001d64 <main+0xc30>)
 8001cc2:	601a      	str	r2, [r3, #0]
			telem_data.timestamp = dt_sec;        // float 1
 8001cc4:	4a25      	ldr	r2, [pc, #148]	@ (8001d5c <main+0xc28>)
 8001cc6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001cc8:	6053      	str	r3, [r2, #4]
			telem_data.roll = g_state.roll;       // float 2 (Estimated Roll)
 8001cca:	4b11      	ldr	r3, [pc, #68]	@ (8001d10 <main+0xbdc>)
 8001ccc:	699b      	ldr	r3, [r3, #24]
 8001cce:	4a23      	ldr	r2, [pc, #140]	@ (8001d5c <main+0xc28>)
 8001cd0:	6093      	str	r3, [r2, #8]
			telem_data.pitch = g_state.pitch;     // float 3 (Estimated Pitch)
 8001cd2:	4b0f      	ldr	r3, [pc, #60]	@ (8001d10 <main+0xbdc>)
 8001cd4:	69db      	ldr	r3, [r3, #28]
 8001cd6:	4a21      	ldr	r2, [pc, #132]	@ (8001d5c <main+0xc28>)
 8001cd8:	60d3      	str	r3, [r2, #12]
			telem_data.yaw = g_state.yaw;         // float 4 (Estimated Yaw)
 8001cda:	4b0d      	ldr	r3, [pc, #52]	@ (8001d10 <main+0xbdc>)
 8001cdc:	6a1b      	ldr	r3, [r3, #32]
 8001cde:	4a1f      	ldr	r2, [pc, #124]	@ (8001d5c <main+0xc28>)
 8001ce0:	6113      	str	r3, [r2, #16]
			telem_data.altitude = range_dist_cm;  // float 5 (Raw Lidar in cm)
 8001ce2:	4b0c      	ldr	r3, [pc, #48]	@ (8001d14 <main+0xbe0>)
 8001ce4:	681b      	ldr	r3, [r3, #0]
 8001ce6:	4a1d      	ldr	r2, [pc, #116]	@ (8001d5c <main+0xc28>)
 8001ce8:	6153      	str	r3, [r2, #20]
			telem_data.voltage = 15.0f;           // float 6
 8001cea:	4b1c      	ldr	r3, [pc, #112]	@ (8001d5c <main+0xc28>)
 8001cec:	4a1e      	ldr	r2, [pc, #120]	@ (8001d68 <main+0xc34>)
 8001cee:	619a      	str	r2, [r3, #24]
			telem_data.armed = is_system_armed ? 0xFF : 0x00;
 8001cf0:	4b17      	ldr	r3, [pc, #92]	@ (8001d50 <main+0xc1c>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	b2db      	uxtb	r3, r3
 8001cf6:	2b00      	cmp	r3, #0
 8001cf8:	d038      	beq.n	8001d6c <main+0xc38>
 8001cfa:	22ff      	movs	r2, #255	@ 0xff
 8001cfc:	e037      	b.n	8001d6e <main+0xc3a>
 8001cfe:	bf00      	nop
 8001d00:	20000804 	.word	0x20000804
 8001d04:	20000878 	.word	0x20000878
 8001d08:	20000824 	.word	0x20000824
 8001d0c:	20000834 	.word	0x20000834
 8001d10:	200006bc 	.word	0x200006bc
 8001d14:	200009b0 	.word	0x200009b0
 8001d18:	42c80000 	.word	0x42c80000
 8001d1c:	200006b8 	.word	0x200006b8
 8001d20:	200006ec 	.word	0x200006ec
 8001d24:	20000780 	.word	0x20000780
 8001d28:	3ecccccd 	.word	0x3ecccccd
 8001d2c:	3e19999a 	.word	0x3e19999a
 8001d30:	3ecccccd 	.word	0x3ecccccd
 8001d34:	3e99999a 	.word	0x3e99999a
 8001d38:	200008a0 	.word	0x200008a0
 8001d3c:	200008bc 	.word	0x200008bc
 8001d40:	200008d8 	.word	0x200008d8
 8001d44:	200008f4 	.word	0x200008f4
 8001d48:	20000910 	.word	0x20000910
 8001d4c:	00000000 	.word	0x00000000
 8001d50:	200006b0 	.word	0x200006b0
 8001d54:	447a0000 	.word	0x447a0000
 8001d58:	20000710 	.word	0x20000710
 8001d5c:	200007d4 	.word	0x200007d4
 8001d60:	08011284 	.word	0x08011284
 8001d64:	deadbeef 	.word	0xdeadbeef
 8001d68:	41700000 	.word	0x41700000
 8001d6c:	2200      	movs	r2, #0
 8001d6e:	4b0a      	ldr	r3, [pc, #40]	@ (8001d98 <main+0xc64>)
 8001d70:	771a      	strb	r2, [r3, #28]
			// Map the modes to the telemetry packet
			telem_data.drone_mode  = g_drone_status.drone_mode;
 8001d72:	4b0a      	ldr	r3, [pc, #40]	@ (8001d9c <main+0xc68>)
 8001d74:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 8001d78:	4b07      	ldr	r3, [pc, #28]	@ (8001d98 <main+0xc64>)
 8001d7a:	775a      	strb	r2, [r3, #29]
			telem_data.flight_mode = g_drone_status.flight_mode;
 8001d7c:	4b07      	ldr	r3, [pc, #28]	@ (8001d9c <main+0xc68>)
 8001d7e:	f893 2046 	ldrb.w	r2, [r3, #70]	@ 0x46
 8001d82:	4b05      	ldr	r3, [pc, #20]	@ (8001d98 <main+0xc64>)
 8001d84:	779a      	strb	r2, [r3, #30]

			telem_data.magic_footer = 0xAB;       // UINT8
 8001d86:	4b04      	ldr	r3, [pc, #16]	@ (8001d98 <main+0xc64>)
 8001d88:	22ab      	movs	r2, #171	@ 0xab
 8001d8a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
			telem_data.header = 0xDEADBEEF;       // Redundant header as per your code
 8001d8e:	4b02      	ldr	r3, [pc, #8]	@ (8001d98 <main+0xc64>)
 8001d90:	4a03      	ldr	r2, [pc, #12]	@ (8001da0 <main+0xc6c>)
 8001d92:	601a      	str	r2, [r3, #0]
	{
 8001d94:	e52c      	b.n	80017f0 <main+0x6bc>
 8001d96:	bf00      	nop
 8001d98:	200007d4 	.word	0x200007d4
 8001d9c:	20000780 	.word	0x20000780
 8001da0:	deadbeef 	.word	0xdeadbeef

08001da4 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b094      	sub	sp, #80	@ 0x50
 8001da8:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001daa:	f107 0320 	add.w	r3, r7, #32
 8001dae:	2230      	movs	r2, #48	@ 0x30
 8001db0:	2100      	movs	r1, #0
 8001db2:	4618      	mov	r0, r3
 8001db4:	f00b ff70 	bl	800dc98 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001db8:	f107 030c 	add.w	r3, r7, #12
 8001dbc:	2200      	movs	r2, #0
 8001dbe:	601a      	str	r2, [r3, #0]
 8001dc0:	605a      	str	r2, [r3, #4]
 8001dc2:	609a      	str	r2, [r3, #8]
 8001dc4:	60da      	str	r2, [r3, #12]
 8001dc6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 8001dc8:	2300      	movs	r3, #0
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	4b28      	ldr	r3, [pc, #160]	@ (8001e70 <SystemClock_Config+0xcc>)
 8001dce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dd0:	4a27      	ldr	r2, [pc, #156]	@ (8001e70 <SystemClock_Config+0xcc>)
 8001dd2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001dd6:	6413      	str	r3, [r2, #64]	@ 0x40
 8001dd8:	4b25      	ldr	r3, [pc, #148]	@ (8001e70 <SystemClock_Config+0xcc>)
 8001dda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ddc:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001de0:	60bb      	str	r3, [r7, #8]
 8001de2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001de4:	2300      	movs	r3, #0
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	4b22      	ldr	r3, [pc, #136]	@ (8001e74 <SystemClock_Config+0xd0>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	4a21      	ldr	r2, [pc, #132]	@ (8001e74 <SystemClock_Config+0xd0>)
 8001dee:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8001df2:	6013      	str	r3, [r2, #0]
 8001df4:	4b1f      	ldr	r3, [pc, #124]	@ (8001e74 <SystemClock_Config+0xd0>)
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001dfc:	607b      	str	r3, [r7, #4]
 8001dfe:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001e00:	2301      	movs	r3, #1
 8001e02:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001e04:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8001e08:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001e0a:	2302      	movs	r3, #2
 8001e0c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001e0e:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8001e12:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 8001e14:	2304      	movs	r3, #4
 8001e16:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLN = 96;
 8001e18:	2360      	movs	r3, #96	@ 0x60
 8001e1a:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001e1c:	2302      	movs	r3, #2
 8001e1e:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLQ = 3;
 8001e20:	2303      	movs	r3, #3
 8001e22:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001e24:	f107 0320 	add.w	r3, r7, #32
 8001e28:	4618      	mov	r0, r3
 8001e2a:	f005 fd0f 	bl	800784c <HAL_RCC_OscConfig>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <SystemClock_Config+0x94>
	{
		Error_Handler();
 8001e34:	f000 feee 	bl	8002c14 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001e38:	230f      	movs	r3, #15
 8001e3a:	60fb      	str	r3, [r7, #12]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001e3c:	2302      	movs	r3, #2
 8001e3e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001e40:	2300      	movs	r3, #0
 8001e42:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001e44:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001e48:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001e4a:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001e4e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001e50:	f107 030c 	add.w	r3, r7, #12
 8001e54:	2103      	movs	r1, #3
 8001e56:	4618      	mov	r0, r3
 8001e58:	f005 ff70 	bl	8007d3c <HAL_RCC_ClockConfig>
 8001e5c:	4603      	mov	r3, r0
 8001e5e:	2b00      	cmp	r3, #0
 8001e60:	d001      	beq.n	8001e66 <SystemClock_Config+0xc2>
	{
		Error_Handler();
 8001e62:	f000 fed7 	bl	8002c14 <Error_Handler>
	}
}
 8001e66:	bf00      	nop
 8001e68:	3750      	adds	r7, #80	@ 0x50
 8001e6a:	46bd      	mov	sp, r7
 8001e6c:	bd80      	pop	{r7, pc}
 8001e6e:	bf00      	nop
 8001e70:	40023800 	.word	0x40023800
 8001e74:	40007000 	.word	0x40007000

08001e78 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 8001e7c:	4b12      	ldr	r3, [pc, #72]	@ (8001ec8 <MX_I2C1_Init+0x50>)
 8001e7e:	4a13      	ldr	r2, [pc, #76]	@ (8001ecc <MX_I2C1_Init+0x54>)
 8001e80:	601a      	str	r2, [r3, #0]
	hi2c1.Init.ClockSpeed = 100000;
 8001e82:	4b11      	ldr	r3, [pc, #68]	@ (8001ec8 <MX_I2C1_Init+0x50>)
 8001e84:	4a12      	ldr	r2, [pc, #72]	@ (8001ed0 <MX_I2C1_Init+0x58>)
 8001e86:	605a      	str	r2, [r3, #4]
	hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001e88:	4b0f      	ldr	r3, [pc, #60]	@ (8001ec8 <MX_I2C1_Init+0x50>)
 8001e8a:	2200      	movs	r2, #0
 8001e8c:	609a      	str	r2, [r3, #8]
	hi2c1.Init.OwnAddress1 = 0;
 8001e8e:	4b0e      	ldr	r3, [pc, #56]	@ (8001ec8 <MX_I2C1_Init+0x50>)
 8001e90:	2200      	movs	r2, #0
 8001e92:	60da      	str	r2, [r3, #12]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001e94:	4b0c      	ldr	r3, [pc, #48]	@ (8001ec8 <MX_I2C1_Init+0x50>)
 8001e96:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001e9a:	611a      	str	r2, [r3, #16]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001e9c:	4b0a      	ldr	r3, [pc, #40]	@ (8001ec8 <MX_I2C1_Init+0x50>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2 = 0;
 8001ea2:	4b09      	ldr	r3, [pc, #36]	@ (8001ec8 <MX_I2C1_Init+0x50>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ea8:	4b07      	ldr	r3, [pc, #28]	@ (8001ec8 <MX_I2C1_Init+0x50>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001eae:	4b06      	ldr	r3, [pc, #24]	@ (8001ec8 <MX_I2C1_Init+0x50>)
 8001eb0:	2200      	movs	r2, #0
 8001eb2:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001eb4:	4804      	ldr	r0, [pc, #16]	@ (8001ec8 <MX_I2C1_Init+0x50>)
 8001eb6:	f002 fb09 	bl	80044cc <HAL_I2C_Init>
 8001eba:	4603      	mov	r3, r0
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d001      	beq.n	8001ec4 <MX_I2C1_Init+0x4c>
	{
		Error_Handler();
 8001ec0:	f000 fea8 	bl	8002c14 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001ec4:	bf00      	nop
 8001ec6:	bd80      	pop	{r7, pc}
 8001ec8:	20000294 	.word	0x20000294
 8001ecc:	40005400 	.word	0x40005400
 8001ed0:	000186a0 	.word	0x000186a0

08001ed4 <MX_SPI1_Init>:
 * @brief SPI1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI1_Init(void)
{
 8001ed4:	b580      	push	{r7, lr}
 8001ed6:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI1_Init 1 */

	/* USER CODE END SPI1_Init 1 */
	/* SPI1 parameter configuration*/
	hspi1.Instance = SPI1;
 8001ed8:	4b17      	ldr	r3, [pc, #92]	@ (8001f38 <MX_SPI1_Init+0x64>)
 8001eda:	4a18      	ldr	r2, [pc, #96]	@ (8001f3c <MX_SPI1_Init+0x68>)
 8001edc:	601a      	str	r2, [r3, #0]
	hspi1.Init.Mode = SPI_MODE_MASTER;
 8001ede:	4b16      	ldr	r3, [pc, #88]	@ (8001f38 <MX_SPI1_Init+0x64>)
 8001ee0:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001ee4:	605a      	str	r2, [r3, #4]
	hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001ee6:	4b14      	ldr	r3, [pc, #80]	@ (8001f38 <MX_SPI1_Init+0x64>)
 8001ee8:	2200      	movs	r2, #0
 8001eea:	609a      	str	r2, [r3, #8]
	hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001eec:	4b12      	ldr	r3, [pc, #72]	@ (8001f38 <MX_SPI1_Init+0x64>)
 8001eee:	2200      	movs	r2, #0
 8001ef0:	60da      	str	r2, [r3, #12]
	hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 8001ef2:	4b11      	ldr	r3, [pc, #68]	@ (8001f38 <MX_SPI1_Init+0x64>)
 8001ef4:	2202      	movs	r2, #2
 8001ef6:	611a      	str	r2, [r3, #16]
	hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001ef8:	4b0f      	ldr	r3, [pc, #60]	@ (8001f38 <MX_SPI1_Init+0x64>)
 8001efa:	2201      	movs	r2, #1
 8001efc:	615a      	str	r2, [r3, #20]
	hspi1.Init.NSS = SPI_NSS_SOFT;
 8001efe:	4b0e      	ldr	r3, [pc, #56]	@ (8001f38 <MX_SPI1_Init+0x64>)
 8001f00:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001f04:	619a      	str	r2, [r3, #24]
	hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f06:	4b0c      	ldr	r3, [pc, #48]	@ (8001f38 <MX_SPI1_Init+0x64>)
 8001f08:	2200      	movs	r2, #0
 8001f0a:	61da      	str	r2, [r3, #28]
	hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f0c:	4b0a      	ldr	r3, [pc, #40]	@ (8001f38 <MX_SPI1_Init+0x64>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	621a      	str	r2, [r3, #32]
	hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f12:	4b09      	ldr	r3, [pc, #36]	@ (8001f38 <MX_SPI1_Init+0x64>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f18:	4b07      	ldr	r3, [pc, #28]	@ (8001f38 <MX_SPI1_Init+0x64>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi1.Init.CRCPolynomial = 10;
 8001f1e:	4b06      	ldr	r3, [pc, #24]	@ (8001f38 <MX_SPI1_Init+0x64>)
 8001f20:	220a      	movs	r2, #10
 8001f22:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001f24:	4804      	ldr	r0, [pc, #16]	@ (8001f38 <MX_SPI1_Init+0x64>)
 8001f26:	f006 f929 	bl	800817c <HAL_SPI_Init>
 8001f2a:	4603      	mov	r3, r0
 8001f2c:	2b00      	cmp	r3, #0
 8001f2e:	d001      	beq.n	8001f34 <MX_SPI1_Init+0x60>
	{
		Error_Handler();
 8001f30:	f000 fe70 	bl	8002c14 <Error_Handler>
	}
	/* USER CODE BEGIN SPI1_Init 2 */

	/* USER CODE END SPI1_Init 2 */

}
 8001f34:	bf00      	nop
 8001f36:	bd80      	pop	{r7, pc}
 8001f38:	200003a8 	.word	0x200003a8
 8001f3c:	40013000 	.word	0x40013000

08001f40 <MX_SPI5_Init>:
 * @brief SPI5 Initialization Function
 * @param None
 * @retval None
 */
static void MX_SPI5_Init(void)
{
 8001f40:	b580      	push	{r7, lr}
 8001f42:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN SPI5_Init 1 */

	/* USER CODE END SPI5_Init 1 */
	/* SPI5 parameter configuration*/
	hspi5.Instance = SPI5;
 8001f44:	4b15      	ldr	r3, [pc, #84]	@ (8001f9c <MX_SPI5_Init+0x5c>)
 8001f46:	4a16      	ldr	r2, [pc, #88]	@ (8001fa0 <MX_SPI5_Init+0x60>)
 8001f48:	601a      	str	r2, [r3, #0]
	hspi5.Init.Mode = SPI_MODE_SLAVE;
 8001f4a:	4b14      	ldr	r3, [pc, #80]	@ (8001f9c <MX_SPI5_Init+0x5c>)
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	605a      	str	r2, [r3, #4]
	hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001f50:	4b12      	ldr	r3, [pc, #72]	@ (8001f9c <MX_SPI5_Init+0x5c>)
 8001f52:	2200      	movs	r2, #0
 8001f54:	609a      	str	r2, [r3, #8]
	hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f56:	4b11      	ldr	r3, [pc, #68]	@ (8001f9c <MX_SPI5_Init+0x5c>)
 8001f58:	2200      	movs	r2, #0
 8001f5a:	60da      	str	r2, [r3, #12]
	hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f5c:	4b0f      	ldr	r3, [pc, #60]	@ (8001f9c <MX_SPI5_Init+0x5c>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	611a      	str	r2, [r3, #16]
	hspi5.Init.CLKPhase = SPI_PHASE_2EDGE;
 8001f62:	4b0e      	ldr	r3, [pc, #56]	@ (8001f9c <MX_SPI5_Init+0x5c>)
 8001f64:	2201      	movs	r2, #1
 8001f66:	615a      	str	r2, [r3, #20]
	hspi5.Init.NSS = SPI_NSS_HARD_INPUT;
 8001f68:	4b0c      	ldr	r3, [pc, #48]	@ (8001f9c <MX_SPI5_Init+0x5c>)
 8001f6a:	2200      	movs	r2, #0
 8001f6c:	619a      	str	r2, [r3, #24]
	hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001f9c <MX_SPI5_Init+0x5c>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	621a      	str	r2, [r3, #32]
	hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f74:	4b09      	ldr	r3, [pc, #36]	@ (8001f9c <MX_SPI5_Init+0x5c>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	625a      	str	r2, [r3, #36]	@ 0x24
	hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f7a:	4b08      	ldr	r3, [pc, #32]	@ (8001f9c <MX_SPI5_Init+0x5c>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	629a      	str	r2, [r3, #40]	@ 0x28
	hspi5.Init.CRCPolynomial = 10;
 8001f80:	4b06      	ldr	r3, [pc, #24]	@ (8001f9c <MX_SPI5_Init+0x5c>)
 8001f82:	220a      	movs	r2, #10
 8001f84:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001f86:	4805      	ldr	r0, [pc, #20]	@ (8001f9c <MX_SPI5_Init+0x5c>)
 8001f88:	f006 f8f8 	bl	800817c <HAL_SPI_Init>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d001      	beq.n	8001f96 <MX_SPI5_Init+0x56>
	{
		Error_Handler();
 8001f92:	f000 fe3f 	bl	8002c14 <Error_Handler>
	}
	/* USER CODE BEGIN SPI5_Init 2 */

	/* USER CODE END SPI5_Init 2 */

}
 8001f96:	bf00      	nop
 8001f98:	bd80      	pop	{r7, pc}
 8001f9a:	bf00      	nop
 8001f9c:	20000400 	.word	0x20000400
 8001fa0:	40015000 	.word	0x40015000

08001fa4 <MX_TIM3_Init>:
 * @brief TIM3 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM3_Init(void)
{
 8001fa4:	b580      	push	{r7, lr}
 8001fa6:	b08a      	sub	sp, #40	@ 0x28
 8001fa8:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM3_Init 0 */

	/* USER CODE END TIM3_Init 0 */

	TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001faa:	f107 0320 	add.w	r3, r7, #32
 8001fae:	2200      	movs	r2, #0
 8001fb0:	601a      	str	r2, [r3, #0]
 8001fb2:	605a      	str	r2, [r3, #4]
	TIM_OC_InitTypeDef sConfigOC = {0};
 8001fb4:	1d3b      	adds	r3, r7, #4
 8001fb6:	2200      	movs	r2, #0
 8001fb8:	601a      	str	r2, [r3, #0]
 8001fba:	605a      	str	r2, [r3, #4]
 8001fbc:	609a      	str	r2, [r3, #8]
 8001fbe:	60da      	str	r2, [r3, #12]
 8001fc0:	611a      	str	r2, [r3, #16]
 8001fc2:	615a      	str	r2, [r3, #20]
 8001fc4:	619a      	str	r2, [r3, #24]

	/* USER CODE BEGIN TIM3_Init 1 */

	/* USER CODE END TIM3_Init 1 */
	htim3.Instance = TIM3;
 8001fc6:	4b33      	ldr	r3, [pc, #204]	@ (8002094 <MX_TIM3_Init+0xf0>)
 8001fc8:	4a33      	ldr	r2, [pc, #204]	@ (8002098 <MX_TIM3_Init+0xf4>)
 8001fca:	601a      	str	r2, [r3, #0]
	htim3.Init.Prescaler = 47;
 8001fcc:	4b31      	ldr	r3, [pc, #196]	@ (8002094 <MX_TIM3_Init+0xf0>)
 8001fce:	222f      	movs	r2, #47	@ 0x2f
 8001fd0:	605a      	str	r2, [r3, #4]
	htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001fd2:	4b30      	ldr	r3, [pc, #192]	@ (8002094 <MX_TIM3_Init+0xf0>)
 8001fd4:	2200      	movs	r2, #0
 8001fd6:	609a      	str	r2, [r3, #8]
	htim3.Init.Period = 2499;
 8001fd8:	4b2e      	ldr	r3, [pc, #184]	@ (8002094 <MX_TIM3_Init+0xf0>)
 8001fda:	f640 12c3 	movw	r2, #2499	@ 0x9c3
 8001fde:	60da      	str	r2, [r3, #12]
	htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001fe0:	4b2c      	ldr	r3, [pc, #176]	@ (8002094 <MX_TIM3_Init+0xf0>)
 8001fe2:	2200      	movs	r2, #0
 8001fe4:	611a      	str	r2, [r3, #16]
	htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001fe6:	4b2b      	ldr	r3, [pc, #172]	@ (8002094 <MX_TIM3_Init+0xf0>)
 8001fe8:	2200      	movs	r2, #0
 8001fea:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8001fec:	4829      	ldr	r0, [pc, #164]	@ (8002094 <MX_TIM3_Init+0xf0>)
 8001fee:	f007 f88d 	bl	800910c <HAL_TIM_PWM_Init>
 8001ff2:	4603      	mov	r3, r0
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d001      	beq.n	8001ffc <MX_TIM3_Init+0x58>
	{
		Error_Handler();
 8001ff8:	f000 fe0c 	bl	8002c14 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001ffc:	2300      	movs	r3, #0
 8001ffe:	623b      	str	r3, [r7, #32]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002000:	2300      	movs	r3, #0
 8002002:	627b      	str	r3, [r7, #36]	@ 0x24
	if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002004:	f107 0320 	add.w	r3, r7, #32
 8002008:	4619      	mov	r1, r3
 800200a:	4822      	ldr	r0, [pc, #136]	@ (8002094 <MX_TIM3_Init+0xf0>)
 800200c:	f007 fc78 	bl	8009900 <HAL_TIMEx_MasterConfigSynchronization>
 8002010:	4603      	mov	r3, r0
 8002012:	2b00      	cmp	r3, #0
 8002014:	d001      	beq.n	800201a <MX_TIM3_Init+0x76>
	{
		Error_Handler();
 8002016:	f000 fdfd 	bl	8002c14 <Error_Handler>
	}
	sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800201a:	2360      	movs	r3, #96	@ 0x60
 800201c:	607b      	str	r3, [r7, #4]
	sConfigOC.Pulse = 1000;
 800201e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002022:	60bb      	str	r3, [r7, #8]
	sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002024:	2300      	movs	r3, #0
 8002026:	60fb      	str	r3, [r7, #12]
	sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002028:	2300      	movs	r3, #0
 800202a:	617b      	str	r3, [r7, #20]
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800202c:	1d3b      	adds	r3, r7, #4
 800202e:	2200      	movs	r2, #0
 8002030:	4619      	mov	r1, r3
 8002032:	4818      	ldr	r0, [pc, #96]	@ (8002094 <MX_TIM3_Init+0xf0>)
 8002034:	f007 f96a 	bl	800930c <HAL_TIM_PWM_ConfigChannel>
 8002038:	4603      	mov	r3, r0
 800203a:	2b00      	cmp	r3, #0
 800203c:	d001      	beq.n	8002042 <MX_TIM3_Init+0x9e>
	{
		Error_Handler();
 800203e:	f000 fde9 	bl	8002c14 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002042:	1d3b      	adds	r3, r7, #4
 8002044:	2204      	movs	r2, #4
 8002046:	4619      	mov	r1, r3
 8002048:	4812      	ldr	r0, [pc, #72]	@ (8002094 <MX_TIM3_Init+0xf0>)
 800204a:	f007 f95f 	bl	800930c <HAL_TIM_PWM_ConfigChannel>
 800204e:	4603      	mov	r3, r0
 8002050:	2b00      	cmp	r3, #0
 8002052:	d001      	beq.n	8002058 <MX_TIM3_Init+0xb4>
	{
		Error_Handler();
 8002054:	f000 fdde 	bl	8002c14 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002058:	1d3b      	adds	r3, r7, #4
 800205a:	2208      	movs	r2, #8
 800205c:	4619      	mov	r1, r3
 800205e:	480d      	ldr	r0, [pc, #52]	@ (8002094 <MX_TIM3_Init+0xf0>)
 8002060:	f007 f954 	bl	800930c <HAL_TIM_PWM_ConfigChannel>
 8002064:	4603      	mov	r3, r0
 8002066:	2b00      	cmp	r3, #0
 8002068:	d001      	beq.n	800206e <MX_TIM3_Init+0xca>
	{
		Error_Handler();
 800206a:	f000 fdd3 	bl	8002c14 <Error_Handler>
	}
	if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800206e:	1d3b      	adds	r3, r7, #4
 8002070:	220c      	movs	r2, #12
 8002072:	4619      	mov	r1, r3
 8002074:	4807      	ldr	r0, [pc, #28]	@ (8002094 <MX_TIM3_Init+0xf0>)
 8002076:	f007 f949 	bl	800930c <HAL_TIM_PWM_ConfigChannel>
 800207a:	4603      	mov	r3, r0
 800207c:	2b00      	cmp	r3, #0
 800207e:	d001      	beq.n	8002084 <MX_TIM3_Init+0xe0>
	{
		Error_Handler();
 8002080:	f000 fdc8 	bl	8002c14 <Error_Handler>
	}
	/* USER CODE BEGIN TIM3_Init 2 */

	/* USER CODE END TIM3_Init 2 */
	HAL_TIM_MspPostInit(&htim3);
 8002084:	4803      	ldr	r0, [pc, #12]	@ (8002094 <MX_TIM3_Init+0xf0>)
 8002086:	f000 ffdf 	bl	8003048 <HAL_TIM_MspPostInit>

}
 800208a:	bf00      	nop
 800208c:	3728      	adds	r7, #40	@ 0x28
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	20000518 	.word	0x20000518
 8002098:	40000400 	.word	0x40000400

0800209c <MX_USART1_UART_Init>:
 * @brief USART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART1_UART_Init(void)
{
 800209c:	b580      	push	{r7, lr}
 800209e:	af00      	add	r7, sp, #0
	/* USER CODE END USART1_Init 0 */

	/* USER CODE BEGIN USART1_Init 1 */

	/* USER CODE END USART1_Init 1 */
	huart1.Instance = USART1;
 80020a0:	4b11      	ldr	r3, [pc, #68]	@ (80020e8 <MX_USART1_UART_Init+0x4c>)
 80020a2:	4a12      	ldr	r2, [pc, #72]	@ (80020ec <MX_USART1_UART_Init+0x50>)
 80020a4:	601a      	str	r2, [r3, #0]
	huart1.Init.BaudRate = 115200;
 80020a6:	4b10      	ldr	r3, [pc, #64]	@ (80020e8 <MX_USART1_UART_Init+0x4c>)
 80020a8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80020ac:	605a      	str	r2, [r3, #4]
	huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80020ae:	4b0e      	ldr	r3, [pc, #56]	@ (80020e8 <MX_USART1_UART_Init+0x4c>)
 80020b0:	2200      	movs	r2, #0
 80020b2:	609a      	str	r2, [r3, #8]
	huart1.Init.StopBits = UART_STOPBITS_1;
 80020b4:	4b0c      	ldr	r3, [pc, #48]	@ (80020e8 <MX_USART1_UART_Init+0x4c>)
 80020b6:	2200      	movs	r2, #0
 80020b8:	60da      	str	r2, [r3, #12]
	huart1.Init.Parity = UART_PARITY_NONE;
 80020ba:	4b0b      	ldr	r3, [pc, #44]	@ (80020e8 <MX_USART1_UART_Init+0x4c>)
 80020bc:	2200      	movs	r2, #0
 80020be:	611a      	str	r2, [r3, #16]
	huart1.Init.Mode = UART_MODE_TX_RX;
 80020c0:	4b09      	ldr	r3, [pc, #36]	@ (80020e8 <MX_USART1_UART_Init+0x4c>)
 80020c2:	220c      	movs	r2, #12
 80020c4:	615a      	str	r2, [r3, #20]
	huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020c6:	4b08      	ldr	r3, [pc, #32]	@ (80020e8 <MX_USART1_UART_Init+0x4c>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	619a      	str	r2, [r3, #24]
	huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80020cc:	4b06      	ldr	r3, [pc, #24]	@ (80020e8 <MX_USART1_UART_Init+0x4c>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart1) != HAL_OK)
 80020d2:	4805      	ldr	r0, [pc, #20]	@ (80020e8 <MX_USART1_UART_Init+0x4c>)
 80020d4:	f007 fc82 	bl	80099dc <HAL_UART_Init>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d001      	beq.n	80020e2 <MX_USART1_UART_Init+0x46>
	{
		Error_Handler();
 80020de:	f000 fd99 	bl	8002c14 <Error_Handler>
	}
	/* USER CODE BEGIN USART1_Init 2 */

	/* USER CODE END USART1_Init 2 */

}
 80020e2:	bf00      	nop
 80020e4:	bd80      	pop	{r7, pc}
 80020e6:	bf00      	nop
 80020e8:	20000560 	.word	0x20000560
 80020ec:	40011000 	.word	0x40011000

080020f0 <MX_USART2_UART_Init>:
 * @brief USART2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_USART2_UART_Init(void)
{
 80020f0:	b580      	push	{r7, lr}
 80020f2:	af00      	add	r7, sp, #0
	/* USER CODE END USART2_Init 0 */

	/* USER CODE BEGIN USART2_Init 1 */

	/* USER CODE END USART2_Init 1 */
	huart2.Instance = USART2;
 80020f4:	4b11      	ldr	r3, [pc, #68]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 80020f6:	4a12      	ldr	r2, [pc, #72]	@ (8002140 <MX_USART2_UART_Init+0x50>)
 80020f8:	601a      	str	r2, [r3, #0]
	huart2.Init.BaudRate = 115200;
 80020fa:	4b10      	ldr	r3, [pc, #64]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 80020fc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002100:	605a      	str	r2, [r3, #4]
	huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002102:	4b0e      	ldr	r3, [pc, #56]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 8002104:	2200      	movs	r2, #0
 8002106:	609a      	str	r2, [r3, #8]
	huart2.Init.StopBits = UART_STOPBITS_1;
 8002108:	4b0c      	ldr	r3, [pc, #48]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 800210a:	2200      	movs	r2, #0
 800210c:	60da      	str	r2, [r3, #12]
	huart2.Init.Parity = UART_PARITY_NONE;
 800210e:	4b0b      	ldr	r3, [pc, #44]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 8002110:	2200      	movs	r2, #0
 8002112:	611a      	str	r2, [r3, #16]
	huart2.Init.Mode = UART_MODE_TX_RX;
 8002114:	4b09      	ldr	r3, [pc, #36]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 8002116:	220c      	movs	r2, #12
 8002118:	615a      	str	r2, [r3, #20]
	huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800211a:	4b08      	ldr	r3, [pc, #32]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 800211c:	2200      	movs	r2, #0
 800211e:	619a      	str	r2, [r3, #24]
	huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002120:	4b06      	ldr	r3, [pc, #24]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 8002122:	2200      	movs	r2, #0
 8002124:	61da      	str	r2, [r3, #28]
	if (HAL_UART_Init(&huart2) != HAL_OK)
 8002126:	4805      	ldr	r0, [pc, #20]	@ (800213c <MX_USART2_UART_Init+0x4c>)
 8002128:	f007 fc58 	bl	80099dc <HAL_UART_Init>
 800212c:	4603      	mov	r3, r0
 800212e:	2b00      	cmp	r3, #0
 8002130:	d001      	beq.n	8002136 <MX_USART2_UART_Init+0x46>
	{
		Error_Handler();
 8002132:	f000 fd6f 	bl	8002c14 <Error_Handler>
	}
	/* USER CODE BEGIN USART2_Init 2 */

	/* USER CODE END USART2_Init 2 */

}
 8002136:	bf00      	nop
 8002138:	bd80      	pop	{r7, pc}
 800213a:	bf00      	nop
 800213c:	200005a8 	.word	0x200005a8
 8002140:	40004400 	.word	0x40004400

08002144 <MX_DMA_Init>:

/**
 * Enable DMA controller clock
 */
static void MX_DMA_Init(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	b082      	sub	sp, #8
 8002148:	af00      	add	r7, sp, #0

	/* DMA controller clock enable */
	__HAL_RCC_DMA2_CLK_ENABLE();
 800214a:	2300      	movs	r3, #0
 800214c:	607b      	str	r3, [r7, #4]
 800214e:	4b27      	ldr	r3, [pc, #156]	@ (80021ec <MX_DMA_Init+0xa8>)
 8002150:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002152:	4a26      	ldr	r2, [pc, #152]	@ (80021ec <MX_DMA_Init+0xa8>)
 8002154:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002158:	6313      	str	r3, [r2, #48]	@ 0x30
 800215a:	4b24      	ldr	r3, [pc, #144]	@ (80021ec <MX_DMA_Init+0xa8>)
 800215c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800215e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002162:	607b      	str	r3, [r7, #4]
 8002164:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_DMA1_CLK_ENABLE();
 8002166:	2300      	movs	r3, #0
 8002168:	603b      	str	r3, [r7, #0]
 800216a:	4b20      	ldr	r3, [pc, #128]	@ (80021ec <MX_DMA_Init+0xa8>)
 800216c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800216e:	4a1f      	ldr	r2, [pc, #124]	@ (80021ec <MX_DMA_Init+0xa8>)
 8002170:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002174:	6313      	str	r3, [r2, #48]	@ 0x30
 8002176:	4b1d      	ldr	r3, [pc, #116]	@ (80021ec <MX_DMA_Init+0xa8>)
 8002178:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800217a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800217e:	603b      	str	r3, [r7, #0]
 8002180:	683b      	ldr	r3, [r7, #0]

	/* DMA interrupt init */
	/* DMA1_Stream0_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8002182:	2200      	movs	r2, #0
 8002184:	2100      	movs	r1, #0
 8002186:	200b      	movs	r0, #11
 8002188:	f001 fbaf 	bl	80038ea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 800218c:	200b      	movs	r0, #11
 800218e:	f001 fbc8 	bl	8003922 <HAL_NVIC_EnableIRQ>
	/* DMA1_Stream1_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8002192:	2200      	movs	r2, #0
 8002194:	2100      	movs	r1, #0
 8002196:	200c      	movs	r0, #12
 8002198:	f001 fba7 	bl	80038ea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 800219c:	200c      	movs	r0, #12
 800219e:	f001 fbc0 	bl	8003922 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream2_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80021a2:	2200      	movs	r2, #0
 80021a4:	2100      	movs	r1, #0
 80021a6:	203a      	movs	r0, #58	@ 0x3a
 80021a8:	f001 fb9f 	bl	80038ea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80021ac:	203a      	movs	r0, #58	@ 0x3a
 80021ae:	f001 fbb8 	bl	8003922 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream3_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 80021b2:	2200      	movs	r2, #0
 80021b4:	2100      	movs	r1, #0
 80021b6:	203b      	movs	r0, #59	@ 0x3b
 80021b8:	f001 fb97 	bl	80038ea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 80021bc:	203b      	movs	r0, #59	@ 0x3b
 80021be:	f001 fbb0 	bl	8003922 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream4_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream4_IRQn, 0, 0);
 80021c2:	2200      	movs	r2, #0
 80021c4:	2100      	movs	r1, #0
 80021c6:	203c      	movs	r0, #60	@ 0x3c
 80021c8:	f001 fb8f 	bl	80038ea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream4_IRQn);
 80021cc:	203c      	movs	r0, #60	@ 0x3c
 80021ce:	f001 fba8 	bl	8003922 <HAL_NVIC_EnableIRQ>
	/* DMA2_Stream7_IRQn interrupt configuration */
	HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 0, 0);
 80021d2:	2200      	movs	r2, #0
 80021d4:	2100      	movs	r1, #0
 80021d6:	2046      	movs	r0, #70	@ 0x46
 80021d8:	f001 fb87 	bl	80038ea <HAL_NVIC_SetPriority>
	HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 80021dc:	2046      	movs	r0, #70	@ 0x46
 80021de:	f001 fba0 	bl	8003922 <HAL_NVIC_EnableIRQ>

}
 80021e2:	bf00      	nop
 80021e4:	3708      	adds	r7, #8
 80021e6:	46bd      	mov	sp, r7
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	40023800 	.word	0x40023800

080021f0 <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	b08c      	sub	sp, #48	@ 0x30
 80021f4:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021f6:	f107 031c 	add.w	r3, r7, #28
 80021fa:	2200      	movs	r2, #0
 80021fc:	601a      	str	r2, [r3, #0]
 80021fe:	605a      	str	r2, [r3, #4]
 8002200:	609a      	str	r2, [r3, #8]
 8002202:	60da      	str	r2, [r3, #12]
 8002204:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */

	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOE_CLK_ENABLE();
 8002206:	2300      	movs	r3, #0
 8002208:	61bb      	str	r3, [r7, #24]
 800220a:	4b89      	ldr	r3, [pc, #548]	@ (8002430 <MX_GPIO_Init+0x240>)
 800220c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800220e:	4a88      	ldr	r2, [pc, #544]	@ (8002430 <MX_GPIO_Init+0x240>)
 8002210:	f043 0310 	orr.w	r3, r3, #16
 8002214:	6313      	str	r3, [r2, #48]	@ 0x30
 8002216:	4b86      	ldr	r3, [pc, #536]	@ (8002430 <MX_GPIO_Init+0x240>)
 8002218:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800221a:	f003 0310 	and.w	r3, r3, #16
 800221e:	61bb      	str	r3, [r7, #24]
 8002220:	69bb      	ldr	r3, [r7, #24]
	__HAL_RCC_GPIOC_CLK_ENABLE();
 8002222:	2300      	movs	r3, #0
 8002224:	617b      	str	r3, [r7, #20]
 8002226:	4b82      	ldr	r3, [pc, #520]	@ (8002430 <MX_GPIO_Init+0x240>)
 8002228:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800222a:	4a81      	ldr	r2, [pc, #516]	@ (8002430 <MX_GPIO_Init+0x240>)
 800222c:	f043 0304 	orr.w	r3, r3, #4
 8002230:	6313      	str	r3, [r2, #48]	@ 0x30
 8002232:	4b7f      	ldr	r3, [pc, #508]	@ (8002430 <MX_GPIO_Init+0x240>)
 8002234:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002236:	f003 0304 	and.w	r3, r3, #4
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	697b      	ldr	r3, [r7, #20]
	__HAL_RCC_GPIOH_CLK_ENABLE();
 800223e:	2300      	movs	r3, #0
 8002240:	613b      	str	r3, [r7, #16]
 8002242:	4b7b      	ldr	r3, [pc, #492]	@ (8002430 <MX_GPIO_Init+0x240>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002246:	4a7a      	ldr	r2, [pc, #488]	@ (8002430 <MX_GPIO_Init+0x240>)
 8002248:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800224c:	6313      	str	r3, [r2, #48]	@ 0x30
 800224e:	4b78      	ldr	r3, [pc, #480]	@ (8002430 <MX_GPIO_Init+0x240>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002256:	613b      	str	r3, [r7, #16]
 8002258:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800225a:	2300      	movs	r3, #0
 800225c:	60fb      	str	r3, [r7, #12]
 800225e:	4b74      	ldr	r3, [pc, #464]	@ (8002430 <MX_GPIO_Init+0x240>)
 8002260:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002262:	4a73      	ldr	r2, [pc, #460]	@ (8002430 <MX_GPIO_Init+0x240>)
 8002264:	f043 0301 	orr.w	r3, r3, #1
 8002268:	6313      	str	r3, [r2, #48]	@ 0x30
 800226a:	4b71      	ldr	r3, [pc, #452]	@ (8002430 <MX_GPIO_Init+0x240>)
 800226c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226e:	f003 0301 	and.w	r3, r3, #1
 8002272:	60fb      	str	r3, [r7, #12]
 8002274:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8002276:	2300      	movs	r3, #0
 8002278:	60bb      	str	r3, [r7, #8]
 800227a:	4b6d      	ldr	r3, [pc, #436]	@ (8002430 <MX_GPIO_Init+0x240>)
 800227c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800227e:	4a6c      	ldr	r2, [pc, #432]	@ (8002430 <MX_GPIO_Init+0x240>)
 8002280:	f043 0302 	orr.w	r3, r3, #2
 8002284:	6313      	str	r3, [r2, #48]	@ 0x30
 8002286:	4b6a      	ldr	r3, [pc, #424]	@ (8002430 <MX_GPIO_Init+0x240>)
 8002288:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800228a:	f003 0302 	and.w	r3, r3, #2
 800228e:	60bb      	str	r3, [r7, #8]
 8002290:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOD_CLK_ENABLE();
 8002292:	2300      	movs	r3, #0
 8002294:	607b      	str	r3, [r7, #4]
 8002296:	4b66      	ldr	r3, [pc, #408]	@ (8002430 <MX_GPIO_Init+0x240>)
 8002298:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800229a:	4a65      	ldr	r2, [pc, #404]	@ (8002430 <MX_GPIO_Init+0x240>)
 800229c:	f043 0308 	orr.w	r3, r3, #8
 80022a0:	6313      	str	r3, [r2, #48]	@ 0x30
 80022a2:	4b63      	ldr	r3, [pc, #396]	@ (8002430 <MX_GPIO_Init+0x240>)
 80022a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a6:	f003 0308 	and.w	r3, r3, #8
 80022aa:	607b      	str	r3, [r7, #4]
 80022ac:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80022ae:	2200      	movs	r2, #0
 80022b0:	2108      	movs	r1, #8
 80022b2:	4860      	ldr	r0, [pc, #384]	@ (8002434 <MX_GPIO_Init+0x244>)
 80022b4:	f002 f8f0 	bl	8004498 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80022b8:	2201      	movs	r2, #1
 80022ba:	2101      	movs	r1, #1
 80022bc:	485e      	ldr	r0, [pc, #376]	@ (8002438 <MX_GPIO_Init+0x248>)
 80022be:	f002 f8eb 	bl	8004498 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80022c2:	2200      	movs	r2, #0
 80022c4:	f24f 0110 	movw	r1, #61456	@ 0xf010
 80022c8:	485c      	ldr	r0, [pc, #368]	@ (800243c <MX_GPIO_Init+0x24c>)
 80022ca:	f002 f8e5 	bl	8004498 <HAL_GPIO_WritePin>
			|Audio_RST_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin : PE2 */
	GPIO_InitStruct.Pin = GPIO_PIN_2;
 80022ce:	2304      	movs	r3, #4
 80022d0:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80022d2:	2300      	movs	r3, #0
 80022d4:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022d6:	2300      	movs	r3, #0
 80022d8:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80022da:	f107 031c 	add.w	r3, r7, #28
 80022de:	4619      	mov	r1, r3
 80022e0:	4854      	ldr	r0, [pc, #336]	@ (8002434 <MX_GPIO_Init+0x244>)
 80022e2:	f001 ff55 	bl	8004190 <HAL_GPIO_Init>

	/*Configure GPIO pin : CS_I2C_SPI_Pin */
	GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80022e6:	2308      	movs	r3, #8
 80022e8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022ea:	2301      	movs	r3, #1
 80022ec:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022ee:	2300      	movs	r3, #0
 80022f0:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022f2:	2300      	movs	r3, #0
 80022f4:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 80022f6:	f107 031c 	add.w	r3, r7, #28
 80022fa:	4619      	mov	r1, r3
 80022fc:	484d      	ldr	r0, [pc, #308]	@ (8002434 <MX_GPIO_Init+0x244>)
 80022fe:	f001 ff47 	bl	8004190 <HAL_GPIO_Init>

	/*Configure GPIO pins : PE4 PE5 MEMS_INT2_Pin */
	GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5|MEMS_INT2_Pin;
 8002302:	2332      	movs	r3, #50	@ 0x32
 8002304:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 8002306:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 800230a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800230c:	2300      	movs	r3, #0
 800230e:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002310:	f107 031c 	add.w	r3, r7, #28
 8002314:	4619      	mov	r1, r3
 8002316:	4847      	ldr	r0, [pc, #284]	@ (8002434 <MX_GPIO_Init+0x244>)
 8002318:	f001 ff3a 	bl	8004190 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
	GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 800231c:	2301      	movs	r3, #1
 800231e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002320:	2301      	movs	r3, #1
 8002322:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002324:	2300      	movs	r3, #0
 8002326:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002328:	2300      	movs	r3, #0
 800232a:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 800232c:	f107 031c 	add.w	r3, r7, #28
 8002330:	4619      	mov	r1, r3
 8002332:	4841      	ldr	r0, [pc, #260]	@ (8002438 <MX_GPIO_Init+0x248>)
 8002334:	f001 ff2c 	bl	8004190 <HAL_GPIO_Init>

	/*Configure GPIO pin : PDM_OUT_Pin */
	GPIO_InitStruct.Pin = PDM_OUT_Pin;
 8002338:	2308      	movs	r3, #8
 800233a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800233c:	2302      	movs	r3, #2
 800233e:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002340:	2300      	movs	r3, #0
 8002342:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002344:	2300      	movs	r3, #0
 8002346:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002348:	2305      	movs	r3, #5
 800234a:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 800234c:	f107 031c 	add.w	r3, r7, #28
 8002350:	4619      	mov	r1, r3
 8002352:	4839      	ldr	r0, [pc, #228]	@ (8002438 <MX_GPIO_Init+0x248>)
 8002354:	f001 ff1c 	bl	8004190 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA0 */
	GPIO_InitStruct.Pin = GPIO_PIN_0;
 8002358:	2301      	movs	r3, #1
 800235a:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800235c:	f44f 1390 	mov.w	r3, #1179648	@ 0x120000
 8002360:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002362:	2300      	movs	r3, #0
 8002364:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002366:	f107 031c 	add.w	r3, r7, #28
 800236a:	4619      	mov	r1, r3
 800236c:	4834      	ldr	r0, [pc, #208]	@ (8002440 <MX_GPIO_Init+0x250>)
 800236e:	f001 ff0f 	bl	8004190 <HAL_GPIO_Init>

	/*Configure GPIO pins : CLK_IN_Pin PB12 */
	GPIO_InitStruct.Pin = CLK_IN_Pin|GPIO_PIN_12;
 8002372:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002376:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002378:	2302      	movs	r3, #2
 800237a:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237c:	2300      	movs	r3, #0
 800237e:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002380:	2300      	movs	r3, #0
 8002382:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8002384:	2305      	movs	r3, #5
 8002386:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002388:	f107 031c 	add.w	r3, r7, #28
 800238c:	4619      	mov	r1, r3
 800238e:	482d      	ldr	r0, [pc, #180]	@ (8002444 <MX_GPIO_Init+0x254>)
 8002390:	f001 fefe 	bl	8004190 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB14 */
	GPIO_InitStruct.Pin = GPIO_PIN_14;
 8002394:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002398:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800239a:	2302      	movs	r3, #2
 800239c:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239e:	2300      	movs	r3, #0
 80023a0:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80023a2:	2303      	movs	r3, #3
 80023a4:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80023a6:	2305      	movs	r3, #5
 80023a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80023aa:	f107 031c 	add.w	r3, r7, #28
 80023ae:	4619      	mov	r1, r3
 80023b0:	4824      	ldr	r0, [pc, #144]	@ (8002444 <MX_GPIO_Init+0x254>)
 80023b2:	f001 feed 	bl	8004190 <HAL_GPIO_Init>

	/*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin
                           Audio_RST_Pin */
	GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin
 80023b6:	f24f 0310 	movw	r3, #61456	@ 0xf010
 80023ba:	61fb      	str	r3, [r7, #28]
			|Audio_RST_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023bc:	2301      	movs	r3, #1
 80023be:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c0:	2300      	movs	r3, #0
 80023c2:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023c4:	2300      	movs	r3, #0
 80023c6:	62bb      	str	r3, [r7, #40]	@ 0x28
	HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023c8:	f107 031c 	add.w	r3, r7, #28
 80023cc:	4619      	mov	r1, r3
 80023ce:	481b      	ldr	r0, [pc, #108]	@ (800243c <MX_GPIO_Init+0x24c>)
 80023d0:	f001 fede 	bl	8004190 <HAL_GPIO_Init>

	/*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
	GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80023d4:	f44f 53a4 	mov.w	r3, #5248	@ 0x1480
 80023d8:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023da:	2302      	movs	r3, #2
 80023dc:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023de:	2300      	movs	r3, #0
 80023e0:	627b      	str	r3, [r7, #36]	@ 0x24
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e2:	2300      	movs	r3, #0
 80023e4:	62bb      	str	r3, [r7, #40]	@ 0x28
	GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 80023e6:	2306      	movs	r3, #6
 80023e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80023ea:	f107 031c 	add.w	r3, r7, #28
 80023ee:	4619      	mov	r1, r3
 80023f0:	4811      	ldr	r0, [pc, #68]	@ (8002438 <MX_GPIO_Init+0x248>)
 80023f2:	f001 fecd 	bl	8004190 <HAL_GPIO_Init>

	/*Configure GPIO pin : VBUS_FS_Pin */
	GPIO_InitStruct.Pin = VBUS_FS_Pin;
 80023f6:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80023fa:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023fc:	2300      	movs	r3, #0
 80023fe:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002400:	2300      	movs	r3, #0
 8002402:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 8002404:	f107 031c 	add.w	r3, r7, #28
 8002408:	4619      	mov	r1, r3
 800240a:	480d      	ldr	r0, [pc, #52]	@ (8002440 <MX_GPIO_Init+0x250>)
 800240c:	f001 fec0 	bl	8004190 <HAL_GPIO_Init>

	/*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
	GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 8002410:	2320      	movs	r3, #32
 8002412:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002414:	2300      	movs	r3, #0
 8002416:	623b      	str	r3, [r7, #32]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002418:	2300      	movs	r3, #0
 800241a:	627b      	str	r3, [r7, #36]	@ 0x24
	HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 800241c:	f107 031c 	add.w	r3, r7, #28
 8002420:	4619      	mov	r1, r3
 8002422:	4806      	ldr	r0, [pc, #24]	@ (800243c <MX_GPIO_Init+0x24c>)
 8002424:	f001 feb4 	bl	8004190 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */

	/* USER CODE END MX_GPIO_Init_2 */
}
 8002428:	bf00      	nop
 800242a:	3730      	adds	r7, #48	@ 0x30
 800242c:	46bd      	mov	sp, r7
 800242e:	bd80      	pop	{r7, pc}
 8002430:	40023800 	.word	0x40023800
 8002434:	40021000 	.word	0x40021000
 8002438:	40020800 	.word	0x40020800
 800243c:	40020c00 	.word	0x40020c00
 8002440:	40020000 	.word	0x40020000
 8002444:	40020400 	.word	0x40020400

08002448 <SPI5_ArmNextFrame>:

/* USER CODE BEGIN 4 */

static void SPI5_ArmNextFrame(void)
{
 8002448:	b580      	push	{r7, lr}
 800244a:	af00      	add	r7, sp, #0
	// Ensure telemetry header/footer are always valid before TX
	telem_data.header = 0xDEADBEEF;
 800244c:	4b0b      	ldr	r3, [pc, #44]	@ (800247c <SPI5_ArmNextFrame+0x34>)
 800244e:	4a0c      	ldr	r2, [pc, #48]	@ (8002480 <SPI5_ArmNextFrame+0x38>)
 8002450:	601a      	str	r2, [r3, #0]
	telem_data.magic_footer = 0xAB;
 8002452:	4b0a      	ldr	r3, [pc, #40]	@ (800247c <SPI5_ArmNextFrame+0x34>)
 8002454:	22ab      	movs	r2, #171	@ 0xab
 8002456:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

	// Clear RX buffer so stale junk doesnt look like a command
	spi_rx_buffer[0] = 0;
 800245a:	4b0a      	ldr	r3, [pc, #40]	@ (8002484 <SPI5_ArmNextFrame+0x3c>)
 800245c:	2200      	movs	r2, #0
 800245e:	701a      	strb	r2, [r3, #0]

	// Start one DMA transaction for exactly one frame
	if (HAL_SPI_TransmitReceive_DMA(&hspi5,
 8002460:	2325      	movs	r3, #37	@ 0x25
 8002462:	4a08      	ldr	r2, [pc, #32]	@ (8002484 <SPI5_ArmNextFrame+0x3c>)
 8002464:	4905      	ldr	r1, [pc, #20]	@ (800247c <SPI5_ArmNextFrame+0x34>)
 8002466:	4808      	ldr	r0, [pc, #32]	@ (8002488 <SPI5_ArmNextFrame+0x40>)
 8002468:	f006 f9fe 	bl	8008868 <HAL_SPI_TransmitReceive_DMA>
	{
		// If it fails, you can light an LED or set an error flag
		// printf("SPI5 DMA arm failed: %lu\r\n", hspi5.ErrorCode);
	}

	spi5_last_arm_tick = HAL_GetTick();
 800246c:	f001 f932 	bl	80036d4 <HAL_GetTick>
 8002470:	4603      	mov	r3, r0
 8002472:	4a06      	ldr	r2, [pc, #24]	@ (800248c <SPI5_ArmNextFrame+0x44>)
 8002474:	6013      	str	r3, [r2, #0]
}
 8002476:	bf00      	nop
 8002478:	bd80      	pop	{r7, pc}
 800247a:	bf00      	nop
 800247c:	200007d4 	.word	0x200007d4
 8002480:	deadbeef 	.word	0xdeadbeef
 8002484:	200009b4 	.word	0x200009b4
 8002488:	20000400 	.word	0x20000400
 800248c:	20000800 	.word	0x20000800

08002490 <HAL_I2C_MasterTxCpltCallback>:
void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 8002490:	b580      	push	{r7, lr}
 8002492:	b082      	sub	sp, #8
 8002494:	af00      	add	r7, sp, #0
 8002496:	6078      	str	r0, [r7, #4]
	if (hi2c == &hi2c1) {
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a05      	ldr	r2, [pc, #20]	@ (80024b0 <HAL_I2C_MasterTxCpltCallback+0x20>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d103      	bne.n	80024a8 <HAL_I2C_MasterTxCpltCallback+0x18>
		LSM303_XferCpltCallback(&imu, false); // false = This was a Transmit (TX)
 80024a0:	2100      	movs	r1, #0
 80024a2:	4804      	ldr	r0, [pc, #16]	@ (80024b4 <HAL_I2C_MasterTxCpltCallback+0x24>)
 80024a4:	f009 fd6f 	bl	800bf86 <LSM303_XferCpltCallback>
	}
}
 80024a8:	bf00      	nop
 80024aa:	3708      	adds	r7, #8
 80024ac:	46bd      	mov	sp, r7
 80024ae:	bd80      	pop	{r7, pc}
 80024b0:	20000294 	.word	0x20000294
 80024b4:	20000804 	.word	0x20000804

080024b8 <HAL_I2C_MasterRxCpltCallback>:

void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b082      	sub	sp, #8
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
	if (hi2c == &hi2c1) {
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	4a05      	ldr	r2, [pc, #20]	@ (80024d8 <HAL_I2C_MasterRxCpltCallback+0x20>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d103      	bne.n	80024d0 <HAL_I2C_MasterRxCpltCallback+0x18>
		LSM303_XferCpltCallback(&imu, true);  // true = This was a Receive (RX)
 80024c8:	2101      	movs	r1, #1
 80024ca:	4804      	ldr	r0, [pc, #16]	@ (80024dc <HAL_I2C_MasterRxCpltCallback+0x24>)
 80024cc:	f009 fd5b 	bl	800bf86 <LSM303_XferCpltCallback>
	}
}
 80024d0:	bf00      	nop
 80024d2:	3708      	adds	r7, #8
 80024d4:	46bd      	mov	sp, r7
 80024d6:	bd80      	pop	{r7, pc}
 80024d8:	20000294 	.word	0x20000294
 80024dc:	20000804 	.word	0x20000804

080024e0 <HAL_SPI_TxRxCpltCallback>:


void HAL_SPI_TxRxCpltCallback(SPI_HandleTypeDef *hspi)
{
 80024e0:	b480      	push	{r7}
 80024e2:	b083      	sub	sp, #12
 80024e4:	af00      	add	r7, sp, #0
 80024e6:	6078      	str	r0, [r7, #4]
	if (hspi->Instance == SPI5)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4a08      	ldr	r2, [pc, #32]	@ (8002510 <HAL_SPI_TxRxCpltCallback+0x30>)
 80024ee:	4293      	cmp	r3, r2
 80024f0:	d107      	bne.n	8002502 <HAL_SPI_TxRxCpltCallback+0x22>
	{
		spi5_frame_done = 1;
 80024f2:	4b08      	ldr	r3, [pc, #32]	@ (8002514 <HAL_SPI_TxRxCpltCallback+0x34>)
 80024f4:	2201      	movs	r2, #1
 80024f6:	701a      	strb	r2, [r3, #0]
		spi5_frame_counter++;
 80024f8:	4b07      	ldr	r3, [pc, #28]	@ (8002518 <HAL_SPI_TxRxCpltCallback+0x38>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	3301      	adds	r3, #1
 80024fe:	4a06      	ldr	r2, [pc, #24]	@ (8002518 <HAL_SPI_TxRxCpltCallback+0x38>)
 8002500:	6013      	str	r3, [r2, #0]


	}
}
 8002502:	bf00      	nop
 8002504:	370c      	adds	r7, #12
 8002506:	46bd      	mov	sp, r7
 8002508:	f85d 7b04 	ldr.w	r7, [sp], #4
 800250c:	4770      	bx	lr
 800250e:	bf00      	nop
 8002510:	40015000 	.word	0x40015000
 8002514:	200007f9 	.word	0x200007f9
 8002518:	200007fc 	.word	0x200007fc

0800251c <Process_TELEM_Command>:

void Process_TELEM_Command(uint8_t* Buf, uint32_t Len) {
 800251c:	b580      	push	{r7, lr}
 800251e:	b092      	sub	sp, #72	@ 0x48
 8002520:	af00      	add	r7, sp, #0
 8002522:	6078      	str	r0, [r7, #4]
 8002524:	6039      	str	r1, [r7, #0]
	// 1. Create a local string copy so we don't mess with the DMA memory
	char local_buf[sizeof(Telemetry_Packet_t) + 1];
	memcpy(local_buf, Buf, (Len > sizeof(Telemetry_Packet_t)) ? sizeof(Telemetry_Packet_t) : Len);
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	2b25      	cmp	r3, #37	@ 0x25
 800252a:	bf28      	it	cs
 800252c:	2325      	movcs	r3, #37	@ 0x25
 800252e:	461a      	mov	r2, r3
 8002530:	f107 0308 	add.w	r3, r7, #8
 8002534:	6879      	ldr	r1, [r7, #4]
 8002536:	4618      	mov	r0, r3
 8002538:	f00b fc63 	bl	800de02 <memcpy>
	local_buf[sizeof(Telemetry_Packet_t)] = '\0'; // Force null termination
 800253c:	2300      	movs	r3, #0
 800253e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	// If the buffer is floating high (0xFF) or empty, ignore it
	if (local_buf[0] == 0xFF || local_buf[0] == 0x00) return;
 8002542:	7a3b      	ldrb	r3, [r7, #8]
 8002544:	2bff      	cmp	r3, #255	@ 0xff
 8002546:	f000 8125 	beq.w	8002794 <Process_TELEM_Command+0x278>
 800254a:	7a3b      	ldrb	r3, [r7, #8]
 800254c:	2b00      	cmp	r3, #0
 800254e:	f000 8121 	beq.w	8002794 <Process_TELEM_Command+0x278>
	// 2. Check for empty buffer - if byte 0 is 0, nothing new arrived
	if (local_buf[0] == 0) return;
 8002552:	7a3b      	ldrb	r3, [r7, #8]
 8002554:	2b00      	cmp	r3, #0
 8002556:	f000 811f 	beq.w	8002798 <Process_TELEM_Command+0x27c>

	last_heartbeat_tick = HAL_GetTick();
 800255a:	f001 f8bb 	bl	80036d4 <HAL_GetTick>
 800255e:	4603      	mov	r3, r0
 8002560:	4a8f      	ldr	r2, [pc, #572]	@ (80027a0 <Process_TELEM_Command+0x284>)
 8002562:	6013      	str	r3, [r2, #0]

	// 3. Process commands from the LOCAL copy
	if (strstr(local_buf, "arm") != NULL) {
 8002564:	f107 0308 	add.w	r3, r7, #8
 8002568:	498e      	ldr	r1, [pc, #568]	@ (80027a4 <Process_TELEM_Command+0x288>)
 800256a:	4618      	mov	r0, r3
 800256c:	f00b fbbb 	bl	800dce6 <strstr>
 8002570:	4603      	mov	r3, r0
 8002572:	2b00      	cmp	r3, #0
 8002574:	d011      	beq.n	800259a <Process_TELEM_Command+0x7e>
		printf("Executing ESC Arming Sequence...\r\n");
 8002576:	488c      	ldr	r0, [pc, #560]	@ (80027a8 <Process_TELEM_Command+0x28c>)
 8002578:	f00b faae 	bl	800dad8 <puts>
		ESC_ArmAll();
 800257c:	f000 f9e0 	bl	8002940 <ESC_ArmAll>
		// Instead of memset, we tell the Huzzah we're done by clearing the source
		memset(Buf, 0, Len);
 8002580:	683a      	ldr	r2, [r7, #0]
 8002582:	2100      	movs	r1, #0
 8002584:	6878      	ldr	r0, [r7, #4]
 8002586:	f00b fb87 	bl	800dc98 <memset>
		memset(local_buf, 0, Len);
 800258a:	f107 0308 	add.w	r3, r7, #8
 800258e:	683a      	ldr	r2, [r7, #0]
 8002590:	2100      	movs	r1, #0
 8002592:	4618      	mov	r0, r3
 8002594:	f00b fb80 	bl	800dc98 <memset>
 8002598:	e0ff      	b.n	800279a <Process_TELEM_Command+0x27e>
	}
	else if (strstr(local_buf, "x") != NULL || strstr(local_buf, "X") != NULL) {
 800259a:	f107 0308 	add.w	r3, r7, #8
 800259e:	2178      	movs	r1, #120	@ 0x78
 80025a0:	4618      	mov	r0, r3
 80025a2:	f00b fb81 	bl	800dca8 <strchr>
 80025a6:	4603      	mov	r3, r0
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d108      	bne.n	80025be <Process_TELEM_Command+0xa2>
 80025ac:	f107 0308 	add.w	r3, r7, #8
 80025b0:	2158      	movs	r1, #88	@ 0x58
 80025b2:	4618      	mov	r0, r3
 80025b4:	f00b fb78 	bl	800dca8 <strchr>
 80025b8:	4603      	mov	r3, r0
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d043      	beq.n	8002646 <Process_TELEM_Command+0x12a>
		for(uint32_t ch = 1; ch <= 4; ch++) {
 80025be:	2301      	movs	r3, #1
 80025c0:	647b      	str	r3, [r7, #68]	@ 0x44
 80025c2:	e00c      	b.n	80025de <Process_TELEM_Command+0xc2>
			ESC_SetThrottle(get_timer_channel(ch), 0.0f);
 80025c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025c6:	4618      	mov	r0, r3
 80025c8:	f000 f902 	bl	80027d0 <get_timer_channel>
 80025cc:	4603      	mov	r3, r0
 80025ce:	ed9f 0a77 	vldr	s0, [pc, #476]	@ 80027ac <Process_TELEM_Command+0x290>
 80025d2:	4618      	mov	r0, r3
 80025d4:	f000 f920 	bl	8002818 <ESC_SetThrottle>
		for(uint32_t ch = 1; ch <= 4; ch++) {
 80025d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025da:	3301      	adds	r3, #1
 80025dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80025de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80025e0:	2b04      	cmp	r3, #4
 80025e2:	d9ef      	bls.n	80025c4 <Process_TELEM_Command+0xa8>
		}
		printf("!!! E-STOP RECEIVED: Initiating Emergency Landing !!!\r\n");
 80025e4:	4872      	ldr	r0, [pc, #456]	@ (80027b0 <Process_TELEM_Command+0x294>)
 80025e6:	f00b fa77 	bl	800dad8 <puts>
		is_estop_active = 1;
 80025ea:	4b72      	ldr	r3, [pc, #456]	@ (80027b4 <Process_TELEM_Command+0x298>)
 80025ec:	2201      	movs	r2, #1
 80025ee:	701a      	strb	r2, [r3, #0]

		// Force Mission Manager into Landing mode immediately
		g_mission.landing_start_t = (float)HAL_GetTick() / 1000.0f;
 80025f0:	f001 f870 	bl	80036d4 <HAL_GetTick>
 80025f4:	ee07 0a90 	vmov	s15, r0
 80025f8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025fc:	eddf 6a6e 	vldr	s13, [pc, #440]	@ 80027b8 <Process_TELEM_Command+0x29c>
 8002600:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002604:	4b6d      	ldr	r3, [pc, #436]	@ (80027bc <Process_TELEM_Command+0x2a0>)
 8002606:	edc3 7a1a 	vstr	s15, [r3, #104]	@ 0x68

		// Optional: Update a specific waypoint action if you want to use the nav logic
		if (g_mission.current_index < g_mission.total_waypoints) {
 800260a:	4b6c      	ldr	r3, [pc, #432]	@ (80027bc <Process_TELEM_Command+0x2a0>)
 800260c:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 8002610:	4b6a      	ldr	r3, [pc, #424]	@ (80027bc <Process_TELEM_Command+0x2a0>)
 8002612:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 8002616:	429a      	cmp	r2, r3
 8002618:	d208      	bcs.n	800262c <Process_TELEM_Command+0x110>
			g_mission.waypoints[g_mission.current_index].action = WP_ACTION_LAND;
 800261a:	4b68      	ldr	r3, [pc, #416]	@ (80027bc <Process_TELEM_Command+0x2a0>)
 800261c:	681a      	ldr	r2, [r3, #0]
 800261e:	4b67      	ldr	r3, [pc, #412]	@ (80027bc <Process_TELEM_Command+0x2a0>)
 8002620:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8002624:	015b      	lsls	r3, r3, #5
 8002626:	4413      	add	r3, r2
 8002628:	2202      	movs	r2, #2
 800262a:	771a      	strb	r2, [r3, #28]
		}
		memset(local_buf, 0, Len);
 800262c:	f107 0308 	add.w	r3, r7, #8
 8002630:	683a      	ldr	r2, [r7, #0]
 8002632:	2100      	movs	r1, #0
 8002634:	4618      	mov	r0, r3
 8002636:	f00b fb2f 	bl	800dc98 <memset>
		memset(Buf, 0, Len);
 800263a:	683a      	ldr	r2, [r7, #0]
 800263c:	2100      	movs	r1, #0
 800263e:	6878      	ldr	r0, [r7, #4]
 8002640:	f00b fb2a 	bl	800dc98 <memset>
 8002644:	e0a9      	b.n	800279a <Process_TELEM_Command+0x27e>
	}
	else if (strstr(local_buf, "m") != NULL || strstr(local_buf, "M") != NULL) {
 8002646:	f107 0308 	add.w	r3, r7, #8
 800264a:	216d      	movs	r1, #109	@ 0x6d
 800264c:	4618      	mov	r0, r3
 800264e:	f00b fb2b 	bl	800dca8 <strchr>
 8002652:	4603      	mov	r3, r0
 8002654:	2b00      	cmp	r3, #0
 8002656:	d108      	bne.n	800266a <Process_TELEM_Command+0x14e>
 8002658:	f107 0308 	add.w	r3, r7, #8
 800265c:	214d      	movs	r1, #77	@ 0x4d
 800265e:	4618      	mov	r0, r3
 8002660:	f00b fb22 	bl	800dca8 <strchr>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d042      	beq.n	80026f0 <Process_TELEM_Command+0x1d4>
		int motor_num = atoi(&local_buf[1]);
 800266a:	f107 0308 	add.w	r3, r7, #8
 800266e:	3301      	adds	r3, #1
 8002670:	4618      	mov	r0, r3
 8002672:	f009 fe18 	bl	800c2a6 <atoi>
 8002676:	63b8      	str	r0, [r7, #56]	@ 0x38
		char* t_ptr = strchr(local_buf, 't');
 8002678:	f107 0308 	add.w	r3, r7, #8
 800267c:	2174      	movs	r1, #116	@ 0x74
 800267e:	4618      	mov	r0, r3
 8002680:	f00b fb12 	bl	800dca8 <strchr>
 8002684:	6378      	str	r0, [r7, #52]	@ 0x34
		if (t_ptr != NULL && motor_num >= 1 && motor_num <= 4) {
 8002686:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002688:	2b00      	cmp	r3, #0
 800268a:	d024      	beq.n	80026d6 <Process_TELEM_Command+0x1ba>
 800268c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800268e:	2b00      	cmp	r3, #0
 8002690:	dd21      	ble.n	80026d6 <Process_TELEM_Command+0x1ba>
 8002692:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002694:	2b04      	cmp	r3, #4
 8002696:	dc1e      	bgt.n	80026d6 <Process_TELEM_Command+0x1ba>
			float throttle = atof(t_ptr + 1);
 8002698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800269a:	3301      	adds	r3, #1
 800269c:	4618      	mov	r0, r3
 800269e:	f009 fdff 	bl	800c2a0 <atof>
 80026a2:	ec53 2b10 	vmov	r2, r3, d0
 80026a6:	4610      	mov	r0, r2
 80026a8:	4619      	mov	r1, r3
 80026aa:	f7fe faa5 	bl	8000bf8 <__aeabi_d2f>
 80026ae:	4603      	mov	r3, r0
 80026b0:	633b      	str	r3, [r7, #48]	@ 0x30
			ESC_SetThrottle(get_timer_channel(motor_num), throttle);
 80026b2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 80026b4:	f000 f88c 	bl	80027d0 <get_timer_channel>
 80026b8:	4603      	mov	r3, r0
 80026ba:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 80026be:	4618      	mov	r0, r3
 80026c0:	f000 f8aa 	bl	8002818 <ESC_SetThrottle>
			printf("Motor %d -> %.1f%%\r\n", motor_num, throttle);
 80026c4:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80026c6:	f7fd ff47 	bl	8000558 <__aeabi_f2d>
 80026ca:	4602      	mov	r2, r0
 80026cc:	460b      	mov	r3, r1
 80026ce:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80026d0:	483b      	ldr	r0, [pc, #236]	@ (80027c0 <Process_TELEM_Command+0x2a4>)
 80026d2:	f00b f999 	bl	800da08 <iprintf>
		}
		memset(Buf, 0, Len);
 80026d6:	683a      	ldr	r2, [r7, #0]
 80026d8:	2100      	movs	r1, #0
 80026da:	6878      	ldr	r0, [r7, #4]
 80026dc:	f00b fadc 	bl	800dc98 <memset>
		memset(local_buf, 0, Len);
 80026e0:	f107 0308 	add.w	r3, r7, #8
 80026e4:	683a      	ldr	r2, [r7, #0]
 80026e6:	2100      	movs	r1, #0
 80026e8:	4618      	mov	r0, r3
 80026ea:	f00b fad5 	bl	800dc98 <memset>
	else if (strstr(local_buf, "m") != NULL || strstr(local_buf, "M") != NULL) {
 80026ee:	e054      	b.n	800279a <Process_TELEM_Command+0x27e>
	} else if (strstr(local_buf, "all") != NULL || strstr(local_buf, "ALL") != NULL) {
 80026f0:	f107 0308 	add.w	r3, r7, #8
 80026f4:	4933      	ldr	r1, [pc, #204]	@ (80027c4 <Process_TELEM_Command+0x2a8>)
 80026f6:	4618      	mov	r0, r3
 80026f8:	f00b faf5 	bl	800dce6 <strstr>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d108      	bne.n	8002714 <Process_TELEM_Command+0x1f8>
 8002702:	f107 0308 	add.w	r3, r7, #8
 8002706:	4930      	ldr	r1, [pc, #192]	@ (80027c8 <Process_TELEM_Command+0x2ac>)
 8002708:	4618      	mov	r0, r3
 800270a:	f00b faec 	bl	800dce6 <strstr>
 800270e:	4603      	mov	r3, r0
 8002710:	2b00      	cmp	r3, #0
 8002712:	d042      	beq.n	800279a <Process_TELEM_Command+0x27e>

		char* t_ptr = strchr(local_buf, 't');
 8002714:	f107 0308 	add.w	r3, r7, #8
 8002718:	2174      	movs	r1, #116	@ 0x74
 800271a:	4618      	mov	r0, r3
 800271c:	f00b fac4 	bl	800dca8 <strchr>
 8002720:	6438      	str	r0, [r7, #64]	@ 0x40
		if (t_ptr != NULL) {
 8002722:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002724:	2b00      	cmp	r3, #0
 8002726:	d028      	beq.n	800277a <Process_TELEM_Command+0x25e>
			float throttle = atof(t_ptr + 1);
 8002728:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800272a:	3301      	adds	r3, #1
 800272c:	4618      	mov	r0, r3
 800272e:	f009 fdb7 	bl	800c2a0 <atof>
 8002732:	ec53 2b10 	vmov	r2, r3, d0
 8002736:	4610      	mov	r0, r2
 8002738:	4619      	mov	r1, r3
 800273a:	f7fe fa5d 	bl	8000bf8 <__aeabi_d2f>
 800273e:	4603      	mov	r3, r0
 8002740:	63fb      	str	r3, [r7, #60]	@ 0x3c
			ESC_SetThrottle(TIM_CHANNEL_1, throttle);
 8002742:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8002746:	2000      	movs	r0, #0
 8002748:	f000 f866 	bl	8002818 <ESC_SetThrottle>
			ESC_SetThrottle(TIM_CHANNEL_2, throttle);
 800274c:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8002750:	2004      	movs	r0, #4
 8002752:	f000 f861 	bl	8002818 <ESC_SetThrottle>
			ESC_SetThrottle(TIM_CHANNEL_3, throttle);
 8002756:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 800275a:	2008      	movs	r0, #8
 800275c:	f000 f85c 	bl	8002818 <ESC_SetThrottle>
			ESC_SetThrottle(TIM_CHANNEL_4, throttle);
 8002760:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 8002764:	200c      	movs	r0, #12
 8002766:	f000 f857 	bl	8002818 <ESC_SetThrottle>
			printf("All Motors -> %.1f%%\r\n", throttle);
 800276a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800276c:	f7fd fef4 	bl	8000558 <__aeabi_f2d>
 8002770:	4602      	mov	r2, r0
 8002772:	460b      	mov	r3, r1
 8002774:	4815      	ldr	r0, [pc, #84]	@ (80027cc <Process_TELEM_Command+0x2b0>)
 8002776:	f00b f947 	bl	800da08 <iprintf>
		}
		memset(Buf, 0, Len);
 800277a:	683a      	ldr	r2, [r7, #0]
 800277c:	2100      	movs	r1, #0
 800277e:	6878      	ldr	r0, [r7, #4]
 8002780:	f00b fa8a 	bl	800dc98 <memset>
		memset(local_buf, 0, Len);
 8002784:	f107 0308 	add.w	r3, r7, #8
 8002788:	683a      	ldr	r2, [r7, #0]
 800278a:	2100      	movs	r1, #0
 800278c:	4618      	mov	r0, r3
 800278e:	f00b fa83 	bl	800dc98 <memset>
 8002792:	e002      	b.n	800279a <Process_TELEM_Command+0x27e>
	if (local_buf[0] == 0xFF || local_buf[0] == 0x00) return;
 8002794:	bf00      	nop
 8002796:	e000      	b.n	800279a <Process_TELEM_Command+0x27e>
	if (local_buf[0] == 0) return;
 8002798:	bf00      	nop
	}
}
 800279a:	3748      	adds	r7, #72	@ 0x48
 800279c:	46bd      	mov	sp, r7
 800279e:	bd80      	pop	{r7, pc}
 80027a0:	200006b4 	.word	0x200006b4
 80027a4:	080112a8 	.word	0x080112a8
 80027a8:	080112ac 	.word	0x080112ac
 80027ac:	00000000 	.word	0x00000000
 80027b0:	080112d0 	.word	0x080112d0
 80027b4:	200006b8 	.word	0x200006b8
 80027b8:	447a0000 	.word	0x447a0000
 80027bc:	20000710 	.word	0x20000710
 80027c0:	08011308 	.word	0x08011308
 80027c4:	08011320 	.word	0x08011320
 80027c8:	08011324 	.word	0x08011324
 80027cc:	08011328 	.word	0x08011328

080027d0 <get_timer_channel>:
/**
 * @brief Helper to map Motor ID 1-4 to TIM_CHANNEL_x
 */
uint32_t get_timer_channel(int motor_num) {
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
	switch(motor_num) {
 80027d8:	687b      	ldr	r3, [r7, #4]
 80027da:	3b01      	subs	r3, #1
 80027dc:	2b03      	cmp	r3, #3
 80027de:	d813      	bhi.n	8002808 <get_timer_channel+0x38>
 80027e0:	a201      	add	r2, pc, #4	@ (adr r2, 80027e8 <get_timer_channel+0x18>)
 80027e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e6:	bf00      	nop
 80027e8:	080027f9 	.word	0x080027f9
 80027ec:	080027fd 	.word	0x080027fd
 80027f0:	08002801 	.word	0x08002801
 80027f4:	08002805 	.word	0x08002805
	case 1:  return TIM_CHANNEL_1;
 80027f8:	2300      	movs	r3, #0
 80027fa:	e006      	b.n	800280a <get_timer_channel+0x3a>
	case 2:  return TIM_CHANNEL_2;
 80027fc:	2304      	movs	r3, #4
 80027fe:	e004      	b.n	800280a <get_timer_channel+0x3a>
	case 3:  return TIM_CHANNEL_3;
 8002800:	2308      	movs	r3, #8
 8002802:	e002      	b.n	800280a <get_timer_channel+0x3a>
	case 4:  return TIM_CHANNEL_4;
 8002804:	230c      	movs	r3, #12
 8002806:	e000      	b.n	800280a <get_timer_channel+0x3a>
	default: return TIM_CHANNEL_1;
 8002808:	2300      	movs	r3, #0
	}
}
 800280a:	4618      	mov	r0, r3
 800280c:	370c      	adds	r7, #12
 800280e:	46bd      	mov	sp, r7
 8002810:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002814:	4770      	bx	lr
 8002816:	bf00      	nop

08002818 <ESC_SetThrottle>:
void ESC_SetThrottle(uint32_t channel, float percentage) {
 8002818:	b480      	push	{r7}
 800281a:	b087      	sub	sp, #28
 800281c:	af00      	add	r7, sp, #0
 800281e:	60f8      	str	r0, [r7, #12]
 8002820:	ed87 0a02 	vstr	s0, [r7, #8]
	// 1. Safety Clamping
	if (percentage < 0.0f) percentage = 0.0f;
 8002824:	edd7 7a02 	vldr	s15, [r7, #8]
 8002828:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800282c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002830:	d502      	bpl.n	8002838 <ESC_SetThrottle+0x20>
 8002832:	f04f 0300 	mov.w	r3, #0
 8002836:	60bb      	str	r3, [r7, #8]
	if (percentage > 100.0f) percentage = 100.0f;
 8002838:	edd7 7a02 	vldr	s15, [r7, #8]
 800283c:	ed9f 7a3b 	vldr	s14, [pc, #236]	@ 800292c <ESC_SetThrottle+0x114>
 8002840:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002844:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002848:	dd01      	ble.n	800284e <ESC_SetThrottle+0x36>
 800284a:	4b39      	ldr	r3, [pc, #228]	@ (8002930 <ESC_SetThrottle+0x118>)
 800284c:	60bb      	str	r3, [r7, #8]

	// 2. Linear Mapping: 0-100% -> 1000-2000us
	// Formula: Pulse = 1000 + (Percent * 10)
	uint32_t pulse = (uint32_t)(ESC_MIN_PULSE + (percentage * (ESC_MAX_PULSE - ESC_MIN_PULSE) / 100.0f));
 800284e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002852:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8002934 <ESC_SetThrottle+0x11c>
 8002856:	ee27 7a87 	vmul.f32	s14, s15, s14
 800285a:	eddf 6a34 	vldr	s13, [pc, #208]	@ 800292c <ESC_SetThrottle+0x114>
 800285e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8002862:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8002934 <ESC_SetThrottle+0x11c>
 8002866:	ee77 7a87 	vadd.f32	s15, s15, s14
 800286a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800286e:	ee17 3a90 	vmov	r3, s15
 8002872:	617b      	str	r3, [r7, #20]

	// 3. Hardware Register Update
	__HAL_TIM_SET_COMPARE(&htim3, channel, pulse);
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d104      	bne.n	8002884 <ESC_SetThrottle+0x6c>
 800287a:	4b2f      	ldr	r3, [pc, #188]	@ (8002938 <ESC_SetThrottle+0x120>)
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	697a      	ldr	r2, [r7, #20]
 8002880:	635a      	str	r2, [r3, #52]	@ 0x34
 8002882:	e013      	b.n	80028ac <ESC_SetThrottle+0x94>
 8002884:	68fb      	ldr	r3, [r7, #12]
 8002886:	2b04      	cmp	r3, #4
 8002888:	d104      	bne.n	8002894 <ESC_SetThrottle+0x7c>
 800288a:	4b2b      	ldr	r3, [pc, #172]	@ (8002938 <ESC_SetThrottle+0x120>)
 800288c:	681a      	ldr	r2, [r3, #0]
 800288e:	697b      	ldr	r3, [r7, #20]
 8002890:	6393      	str	r3, [r2, #56]	@ 0x38
 8002892:	e00b      	b.n	80028ac <ESC_SetThrottle+0x94>
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	2b08      	cmp	r3, #8
 8002898:	d104      	bne.n	80028a4 <ESC_SetThrottle+0x8c>
 800289a:	4b27      	ldr	r3, [pc, #156]	@ (8002938 <ESC_SetThrottle+0x120>)
 800289c:	681a      	ldr	r2, [r3, #0]
 800289e:	697b      	ldr	r3, [r7, #20]
 80028a0:	63d3      	str	r3, [r2, #60]	@ 0x3c
 80028a2:	e003      	b.n	80028ac <ESC_SetThrottle+0x94>
 80028a4:	4b24      	ldr	r3, [pc, #144]	@ (8002938 <ESC_SetThrottle+0x120>)
 80028a6:	681a      	ldr	r2, [r3, #0]
 80028a8:	697b      	ldr	r3, [r7, #20]
 80028aa:	6413      	str	r3, [r2, #64]	@ 0x40

	// 4. Update Telemetry Data (Fixed Syntax)
	if (channel == TIM_CHANNEL_1) {
 80028ac:	68fb      	ldr	r3, [r7, #12]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d10a      	bne.n	80028c8 <ESC_SetThrottle+0xb0>
		telem_data.motor1_T = percentage;
 80028b2:	edd7 7a02 	vldr	s15, [r7, #8]
 80028b6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028ba:	edc7 7a01 	vstr	s15, [r7, #4]
 80028be:	793b      	ldrb	r3, [r7, #4]
 80028c0:	b2da      	uxtb	r2, r3
 80028c2:	4b1e      	ldr	r3, [pc, #120]	@ (800293c <ESC_SetThrottle+0x124>)
 80028c4:	77da      	strb	r2, [r3, #31]
	} else if (channel == TIM_CHANNEL_3) {
		telem_data.motor3_T = percentage;
	} else if (channel == TIM_CHANNEL_4) {
		telem_data.motor4_T = percentage;
	}
}
 80028c6:	e02b      	b.n	8002920 <ESC_SetThrottle+0x108>
	} else if (channel == TIM_CHANNEL_2) {
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2b04      	cmp	r3, #4
 80028cc:	d10b      	bne.n	80028e6 <ESC_SetThrottle+0xce>
		telem_data.motor2_T = percentage;
 80028ce:	edd7 7a02 	vldr	s15, [r7, #8]
 80028d2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028d6:	edc7 7a01 	vstr	s15, [r7, #4]
 80028da:	793b      	ldrb	r3, [r7, #4]
 80028dc:	b2da      	uxtb	r2, r3
 80028de:	4b17      	ldr	r3, [pc, #92]	@ (800293c <ESC_SetThrottle+0x124>)
 80028e0:	f883 2020 	strb.w	r2, [r3, #32]
}
 80028e4:	e01c      	b.n	8002920 <ESC_SetThrottle+0x108>
	} else if (channel == TIM_CHANNEL_3) {
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2b08      	cmp	r3, #8
 80028ea:	d10b      	bne.n	8002904 <ESC_SetThrottle+0xec>
		telem_data.motor3_T = percentage;
 80028ec:	edd7 7a02 	vldr	s15, [r7, #8]
 80028f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028f4:	edc7 7a01 	vstr	s15, [r7, #4]
 80028f8:	793b      	ldrb	r3, [r7, #4]
 80028fa:	b2da      	uxtb	r2, r3
 80028fc:	4b0f      	ldr	r3, [pc, #60]	@ (800293c <ESC_SetThrottle+0x124>)
 80028fe:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
}
 8002902:	e00d      	b.n	8002920 <ESC_SetThrottle+0x108>
	} else if (channel == TIM_CHANNEL_4) {
 8002904:	68fb      	ldr	r3, [r7, #12]
 8002906:	2b0c      	cmp	r3, #12
 8002908:	d10a      	bne.n	8002920 <ESC_SetThrottle+0x108>
		telem_data.motor4_T = percentage;
 800290a:	edd7 7a02 	vldr	s15, [r7, #8]
 800290e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002912:	edc7 7a01 	vstr	s15, [r7, #4]
 8002916:	793b      	ldrb	r3, [r7, #4]
 8002918:	b2da      	uxtb	r2, r3
 800291a:	4b08      	ldr	r3, [pc, #32]	@ (800293c <ESC_SetThrottle+0x124>)
 800291c:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22
}
 8002920:	bf00      	nop
 8002922:	371c      	adds	r7, #28
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr
 800292c:	42c80000 	.word	0x42c80000
 8002930:	42c80000 	.word	0x42c80000
 8002934:	447a0000 	.word	0x447a0000
 8002938:	20000518 	.word	0x20000518
 800293c:	200007d4 	.word	0x200007d4

08002940 <ESC_ArmAll>:

void ESC_ArmAll(void) {
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
	// Set all channels to 1000us (0%)
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, ESC_ARM_PULSE); // PC6
 8002946:	4b42      	ldr	r3, [pc, #264]	@ (8002a50 <ESC_ArmAll+0x110>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800294e:	635a      	str	r2, [r3, #52]	@ 0x34
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, ESC_ARM_PULSE); // PB5
 8002950:	4b3f      	ldr	r3, [pc, #252]	@ (8002a50 <ESC_ArmAll+0x110>)
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002958:	639a      	str	r2, [r3, #56]	@ 0x38
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_3, ESC_ARM_PULSE); // PC8
 800295a:	4b3d      	ldr	r3, [pc, #244]	@ (8002a50 <ESC_ArmAll+0x110>)
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002962:	63da      	str	r2, [r3, #60]	@ 0x3c
	__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_4, ESC_ARM_PULSE); // PC9
 8002964:	4b3a      	ldr	r3, [pc, #232]	@ (8002a50 <ESC_ArmAll+0x110>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800296c:	641a      	str	r2, [r3, #64]	@ 0x40

	// Enable PWM Generation
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 800296e:	2100      	movs	r1, #0
 8002970:	4837      	ldr	r0, [pc, #220]	@ (8002a50 <ESC_ArmAll+0x110>)
 8002972:	f006 fc1b 	bl	80091ac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002976:	2104      	movs	r1, #4
 8002978:	4835      	ldr	r0, [pc, #212]	@ (8002a50 <ESC_ArmAll+0x110>)
 800297a:	f006 fc17 	bl	80091ac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_3);
 800297e:	2108      	movs	r1, #8
 8002980:	4833      	ldr	r0, [pc, #204]	@ (8002a50 <ESC_ArmAll+0x110>)
 8002982:	f006 fc13 	bl	80091ac <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 8002986:	210c      	movs	r1, #12
 8002988:	4831      	ldr	r0, [pc, #196]	@ (8002a50 <ESC_ArmAll+0x110>)
 800298a:	f006 fc0f 	bl	80091ac <HAL_TIM_PWM_Start>
	// Wait for ESC Init Beeps (standard BLHeli startup is ~2-3 seconds)
	HAL_Delay(3000);
 800298e:	f640 30b8 	movw	r0, #3000	@ 0xbb8
 8002992:	f000 feab 	bl	80036ec <HAL_Delay>
	is_system_armed = 1;
 8002996:	4b2f      	ldr	r3, [pc, #188]	@ (8002a54 <ESC_ArmAll+0x114>)
 8002998:	2201      	movs	r2, #1
 800299a:	701a      	strb	r2, [r3, #0]
	target_throttle = 5;
 800299c:	4b2e      	ldr	r3, [pc, #184]	@ (8002a58 <ESC_ArmAll+0x118>)
 800299e:	4a2f      	ldr	r2, [pc, #188]	@ (8002a5c <ESC_ArmAll+0x11c>)
 80029a0:	601a      	str	r2, [r3, #0]
	ESC_SetThrottle(TIM_CHANNEL_1, target_throttle);
 80029a2:	4b2d      	ldr	r3, [pc, #180]	@ (8002a58 <ESC_ArmAll+0x118>)
 80029a4:	edd3 7a00 	vldr	s15, [r3]
 80029a8:	eeb0 0a67 	vmov.f32	s0, s15
 80029ac:	2000      	movs	r0, #0
 80029ae:	f7ff ff33 	bl	8002818 <ESC_SetThrottle>
	ESC_SetThrottle(TIM_CHANNEL_2, target_throttle);
 80029b2:	4b29      	ldr	r3, [pc, #164]	@ (8002a58 <ESC_ArmAll+0x118>)
 80029b4:	edd3 7a00 	vldr	s15, [r3]
 80029b8:	eeb0 0a67 	vmov.f32	s0, s15
 80029bc:	2004      	movs	r0, #4
 80029be:	f7ff ff2b 	bl	8002818 <ESC_SetThrottle>
	ESC_SetThrottle(TIM_CHANNEL_3, target_throttle);
 80029c2:	4b25      	ldr	r3, [pc, #148]	@ (8002a58 <ESC_ArmAll+0x118>)
 80029c4:	edd3 7a00 	vldr	s15, [r3]
 80029c8:	eeb0 0a67 	vmov.f32	s0, s15
 80029cc:	2008      	movs	r0, #8
 80029ce:	f7ff ff23 	bl	8002818 <ESC_SetThrottle>
	ESC_SetThrottle(TIM_CHANNEL_4, target_throttle);
 80029d2:	4b21      	ldr	r3, [pc, #132]	@ (8002a58 <ESC_ArmAll+0x118>)
 80029d4:	edd3 7a00 	vldr	s15, [r3]
 80029d8:	eeb0 0a67 	vmov.f32	s0, s15
 80029dc:	200c      	movs	r0, #12
 80029de:	f7ff ff1b 	bl	8002818 <ESC_SetThrottle>
	telem_data.armed = 0xFF;
 80029e2:	4b1f      	ldr	r3, [pc, #124]	@ (8002a60 <ESC_ArmAll+0x120>)
 80029e4:	22ff      	movs	r2, #255	@ 0xff
 80029e6:	771a      	strb	r2, [r3, #28]
	telem_data.motor1_T = target_throttle;
 80029e8:	4b1b      	ldr	r3, [pc, #108]	@ (8002a58 <ESC_ArmAll+0x118>)
 80029ea:	edd3 7a00 	vldr	s15, [r3]
 80029ee:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80029f2:	edc7 7a01 	vstr	s15, [r7, #4]
 80029f6:	793b      	ldrb	r3, [r7, #4]
 80029f8:	b2da      	uxtb	r2, r3
 80029fa:	4b19      	ldr	r3, [pc, #100]	@ (8002a60 <ESC_ArmAll+0x120>)
 80029fc:	77da      	strb	r2, [r3, #31]
	telem_data.motor2_T = target_throttle;
 80029fe:	4b16      	ldr	r3, [pc, #88]	@ (8002a58 <ESC_ArmAll+0x118>)
 8002a00:	edd3 7a00 	vldr	s15, [r3]
 8002a04:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a08:	edc7 7a01 	vstr	s15, [r7, #4]
 8002a0c:	793b      	ldrb	r3, [r7, #4]
 8002a0e:	b2da      	uxtb	r2, r3
 8002a10:	4b13      	ldr	r3, [pc, #76]	@ (8002a60 <ESC_ArmAll+0x120>)
 8002a12:	f883 2020 	strb.w	r2, [r3, #32]
	telem_data.motor3_T = target_throttle;
 8002a16:	4b10      	ldr	r3, [pc, #64]	@ (8002a58 <ESC_ArmAll+0x118>)
 8002a18:	edd3 7a00 	vldr	s15, [r3]
 8002a1c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a20:	edc7 7a01 	vstr	s15, [r7, #4]
 8002a24:	793b      	ldrb	r3, [r7, #4]
 8002a26:	b2da      	uxtb	r2, r3
 8002a28:	4b0d      	ldr	r3, [pc, #52]	@ (8002a60 <ESC_ArmAll+0x120>)
 8002a2a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
	telem_data.motor4_T = target_throttle;
 8002a2e:	4b0a      	ldr	r3, [pc, #40]	@ (8002a58 <ESC_ArmAll+0x118>)
 8002a30:	edd3 7a00 	vldr	s15, [r3]
 8002a34:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002a38:	edc7 7a01 	vstr	s15, [r7, #4]
 8002a3c:	793b      	ldrb	r3, [r7, #4]
 8002a3e:	b2da      	uxtb	r2, r3
 8002a40:	4b07      	ldr	r3, [pc, #28]	@ (8002a60 <ESC_ArmAll+0x120>)
 8002a42:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

}
 8002a46:	bf00      	nop
 8002a48:	3708      	adds	r7, #8
 8002a4a:	46bd      	mov	sp, r7
 8002a4c:	bd80      	pop	{r7, pc}
 8002a4e:	bf00      	nop
 8002a50:	20000518 	.word	0x20000518
 8002a54:	200006b0 	.word	0x200006b0
 8002a58:	200007d0 	.word	0x200007d0
 8002a5c:	40a00000 	.word	0x40a00000
 8002a60:	200007d4 	.word	0x200007d4

08002a64 <Process_Lidar_DMA>:

void Process_Lidar_DMA(void) {
 8002a64:	b480      	push	{r7}
 8002a66:	b083      	sub	sp, #12
 8002a68:	af00      	add	r7, sp, #0
	uint8_t write_idx = (LIDAR_BUF_SIZE - __HAL_DMA_GET_COUNTER(&hdma_usart1_rx)) % LIDAR_BUF_SIZE;
 8002a6a:	4b4b      	ldr	r3, [pc, #300]	@ (8002b98 <Process_Lidar_DMA+0x134>)
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	b2da      	uxtb	r2, r3
 8002a72:	f06f 037f 	mvn.w	r3, #127	@ 0x7f
 8002a76:	1a9b      	subs	r3, r3, r2
 8002a78:	b2db      	uxtb	r3, r3
 8002a7a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002a7e:	71fb      	strb	r3, [r7, #7]
	telem_data.sensor_status |= 0x08;
 8002a80:	4b46      	ldr	r3, [pc, #280]	@ (8002b9c <Process_Lidar_DMA+0x138>)
 8002a82:	f893 3023 	ldrb.w	r3, [r3, #35]	@ 0x23
 8002a86:	f043 0308 	orr.w	r3, r3, #8
 8002a8a:	b2da      	uxtb	r2, r3
 8002a8c:	4b43      	ldr	r3, [pc, #268]	@ (8002b9c <Process_Lidar_DMA+0x138>)
 8002a8e:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23
	while (lidar_read_idx != write_idx) {
 8002a92:	e075      	b.n	8002b80 <Process_Lidar_DMA+0x11c>
		uint8_t b = lidar_dma_buffer[lidar_read_idx];
 8002a94:	4b42      	ldr	r3, [pc, #264]	@ (8002ba0 <Process_Lidar_DMA+0x13c>)
 8002a96:	781b      	ldrb	r3, [r3, #0]
 8002a98:	461a      	mov	r2, r3
 8002a9a:	4b42      	ldr	r3, [pc, #264]	@ (8002ba4 <Process_Lidar_DMA+0x140>)
 8002a9c:	5c9b      	ldrb	r3, [r3, r2]
 8002a9e:	71bb      	strb	r3, [r7, #6]
		switch(tf_state) {
 8002aa0:	4b41      	ldr	r3, [pc, #260]	@ (8002ba8 <Process_Lidar_DMA+0x144>)
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	2b02      	cmp	r3, #2
 8002aa6:	d024      	beq.n	8002af2 <Process_Lidar_DMA+0x8e>
 8002aa8:	2b02      	cmp	r3, #2
 8002aaa:	dc5b      	bgt.n	8002b64 <Process_Lidar_DMA+0x100>
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d002      	beq.n	8002ab6 <Process_Lidar_DMA+0x52>
 8002ab0:	2b01      	cmp	r3, #1
 8002ab2:	d00a      	beq.n	8002aca <Process_Lidar_DMA+0x66>
 8002ab4:	e056      	b.n	8002b64 <Process_Lidar_DMA+0x100>
		case 0: if (b == 0x59) { tf_state = 1; tf_checksum = 0x59; } break;
 8002ab6:	79bb      	ldrb	r3, [r7, #6]
 8002ab8:	2b59      	cmp	r3, #89	@ 0x59
 8002aba:	d150      	bne.n	8002b5e <Process_Lidar_DMA+0xfa>
 8002abc:	4b3a      	ldr	r3, [pc, #232]	@ (8002ba8 <Process_Lidar_DMA+0x144>)
 8002abe:	2201      	movs	r2, #1
 8002ac0:	701a      	strb	r2, [r3, #0]
 8002ac2:	4b3a      	ldr	r3, [pc, #232]	@ (8002bac <Process_Lidar_DMA+0x148>)
 8002ac4:	2259      	movs	r2, #89	@ 0x59
 8002ac6:	801a      	strh	r2, [r3, #0]
 8002ac8:	e049      	b.n	8002b5e <Process_Lidar_DMA+0xfa>
		case 1: if (b == 0x59) { tf_state = 2; tf_idx = 0; tf_checksum += 0x59; } else tf_state = 0; break;
 8002aca:	79bb      	ldrb	r3, [r7, #6]
 8002acc:	2b59      	cmp	r3, #89	@ 0x59
 8002ace:	d10c      	bne.n	8002aea <Process_Lidar_DMA+0x86>
 8002ad0:	4b35      	ldr	r3, [pc, #212]	@ (8002ba8 <Process_Lidar_DMA+0x144>)
 8002ad2:	2202      	movs	r2, #2
 8002ad4:	701a      	strb	r2, [r3, #0]
 8002ad6:	4b36      	ldr	r3, [pc, #216]	@ (8002bb0 <Process_Lidar_DMA+0x14c>)
 8002ad8:	2200      	movs	r2, #0
 8002ada:	701a      	strb	r2, [r3, #0]
 8002adc:	4b33      	ldr	r3, [pc, #204]	@ (8002bac <Process_Lidar_DMA+0x148>)
 8002ade:	881b      	ldrh	r3, [r3, #0]
 8002ae0:	3359      	adds	r3, #89	@ 0x59
 8002ae2:	b29a      	uxth	r2, r3
 8002ae4:	4b31      	ldr	r3, [pc, #196]	@ (8002bac <Process_Lidar_DMA+0x148>)
 8002ae6:	801a      	strh	r2, [r3, #0]
 8002ae8:	e03c      	b.n	8002b64 <Process_Lidar_DMA+0x100>
 8002aea:	4b2f      	ldr	r3, [pc, #188]	@ (8002ba8 <Process_Lidar_DMA+0x144>)
 8002aec:	2200      	movs	r2, #0
 8002aee:	701a      	strb	r2, [r3, #0]
 8002af0:	e038      	b.n	8002b64 <Process_Lidar_DMA+0x100>
		case 2:
			tf_buf[tf_idx++] = b;
 8002af2:	4b2f      	ldr	r3, [pc, #188]	@ (8002bb0 <Process_Lidar_DMA+0x14c>)
 8002af4:	781b      	ldrb	r3, [r3, #0]
 8002af6:	1c5a      	adds	r2, r3, #1
 8002af8:	b2d1      	uxtb	r1, r2
 8002afa:	4a2d      	ldr	r2, [pc, #180]	@ (8002bb0 <Process_Lidar_DMA+0x14c>)
 8002afc:	7011      	strb	r1, [r2, #0]
 8002afe:	4619      	mov	r1, r3
 8002b00:	4a2c      	ldr	r2, [pc, #176]	@ (8002bb4 <Process_Lidar_DMA+0x150>)
 8002b02:	79bb      	ldrb	r3, [r7, #6]
 8002b04:	5453      	strb	r3, [r2, r1]
			if (tf_idx < 7) tf_checksum += b;
 8002b06:	4b2a      	ldr	r3, [pc, #168]	@ (8002bb0 <Process_Lidar_DMA+0x14c>)
 8002b08:	781b      	ldrb	r3, [r3, #0]
 8002b0a:	2b06      	cmp	r3, #6
 8002b0c:	d807      	bhi.n	8002b1e <Process_Lidar_DMA+0xba>
 8002b0e:	79bb      	ldrb	r3, [r7, #6]
 8002b10:	b29a      	uxth	r2, r3
 8002b12:	4b26      	ldr	r3, [pc, #152]	@ (8002bac <Process_Lidar_DMA+0x148>)
 8002b14:	881b      	ldrh	r3, [r3, #0]
 8002b16:	4413      	add	r3, r2
 8002b18:	b29a      	uxth	r2, r3
 8002b1a:	4b24      	ldr	r3, [pc, #144]	@ (8002bac <Process_Lidar_DMA+0x148>)
 8002b1c:	801a      	strh	r2, [r3, #0]
			if (tf_idx >= 7) {
 8002b1e:	4b24      	ldr	r3, [pc, #144]	@ (8002bb0 <Process_Lidar_DMA+0x14c>)
 8002b20:	781b      	ldrb	r3, [r3, #0]
 8002b22:	2b06      	cmp	r3, #6
 8002b24:	d91d      	bls.n	8002b62 <Process_Lidar_DMA+0xfe>
				if ((uint8_t)(tf_checksum & 0xFF) == tf_buf[6]) {
 8002b26:	4b21      	ldr	r3, [pc, #132]	@ (8002bac <Process_Lidar_DMA+0x148>)
 8002b28:	881b      	ldrh	r3, [r3, #0]
 8002b2a:	b2da      	uxtb	r2, r3
 8002b2c:	4b21      	ldr	r3, [pc, #132]	@ (8002bb4 <Process_Lidar_DMA+0x150>)
 8002b2e:	799b      	ldrb	r3, [r3, #6]
 8002b30:	429a      	cmp	r2, r3
 8002b32:	d110      	bne.n	8002b56 <Process_Lidar_DMA+0xf2>
					uint16_t dist_raw = tf_buf[0] + (tf_buf[1] << 8);
 8002b34:	4b1f      	ldr	r3, [pc, #124]	@ (8002bb4 <Process_Lidar_DMA+0x150>)
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	4b1e      	ldr	r3, [pc, #120]	@ (8002bb4 <Process_Lidar_DMA+0x150>)
 8002b3c:	785b      	ldrb	r3, [r3, #1]
 8002b3e:	021b      	lsls	r3, r3, #8
 8002b40:	b29b      	uxth	r3, r3
 8002b42:	4413      	add	r3, r2
 8002b44:	80bb      	strh	r3, [r7, #4]
					range_dist_cm = (float)dist_raw;
 8002b46:	88bb      	ldrh	r3, [r7, #4]
 8002b48:	ee07 3a90 	vmov	s15, r3
 8002b4c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b50:	4b19      	ldr	r3, [pc, #100]	@ (8002bb8 <Process_Lidar_DMA+0x154>)
 8002b52:	edc3 7a00 	vstr	s15, [r3]
				}
				tf_state = 0;
 8002b56:	4b14      	ldr	r3, [pc, #80]	@ (8002ba8 <Process_Lidar_DMA+0x144>)
 8002b58:	2200      	movs	r2, #0
 8002b5a:	701a      	strb	r2, [r3, #0]
			}
			break;
 8002b5c:	e001      	b.n	8002b62 <Process_Lidar_DMA+0xfe>
		case 0: if (b == 0x59) { tf_state = 1; tf_checksum = 0x59; } break;
 8002b5e:	bf00      	nop
 8002b60:	e000      	b.n	8002b64 <Process_Lidar_DMA+0x100>
			break;
 8002b62:	bf00      	nop
		}
		lidar_read_idx++;
 8002b64:	4b0e      	ldr	r3, [pc, #56]	@ (8002ba0 <Process_Lidar_DMA+0x13c>)
 8002b66:	781b      	ldrb	r3, [r3, #0]
 8002b68:	3301      	adds	r3, #1
 8002b6a:	b2da      	uxtb	r2, r3
 8002b6c:	4b0c      	ldr	r3, [pc, #48]	@ (8002ba0 <Process_Lidar_DMA+0x13c>)
 8002b6e:	701a      	strb	r2, [r3, #0]
		if (lidar_read_idx >= LIDAR_BUF_SIZE) lidar_read_idx = 0;
 8002b70:	4b0b      	ldr	r3, [pc, #44]	@ (8002ba0 <Process_Lidar_DMA+0x13c>)
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	b25b      	sxtb	r3, r3
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	da02      	bge.n	8002b80 <Process_Lidar_DMA+0x11c>
 8002b7a:	4b09      	ldr	r3, [pc, #36]	@ (8002ba0 <Process_Lidar_DMA+0x13c>)
 8002b7c:	2200      	movs	r2, #0
 8002b7e:	701a      	strb	r2, [r3, #0]
	while (lidar_read_idx != write_idx) {
 8002b80:	4b07      	ldr	r3, [pc, #28]	@ (8002ba0 <Process_Lidar_DMA+0x13c>)
 8002b82:	781b      	ldrb	r3, [r3, #0]
 8002b84:	79fa      	ldrb	r2, [r7, #7]
 8002b86:	429a      	cmp	r2, r3
 8002b88:	d184      	bne.n	8002a94 <Process_Lidar_DMA+0x30>
	}
}
 8002b8a:	bf00      	nop
 8002b8c:	bf00      	nop
 8002b8e:	370c      	adds	r7, #12
 8002b90:	46bd      	mov	sp, r7
 8002b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b96:	4770      	bx	lr
 8002b98:	200005f0 	.word	0x200005f0
 8002b9c:	200007d4 	.word	0x200007d4
 8002ba0:	200009ac 	.word	0x200009ac
 8002ba4:	2000092c 	.word	0x2000092c
 8002ba8:	2000083a 	.word	0x2000083a
 8002bac:	20000846 	.word	0x20000846
 8002bb0:	20000845 	.word	0x20000845
 8002bb4:	2000083c 	.word	0x2000083c
 8002bb8:	200009b0 	.word	0x200009b0

08002bbc <I2C1_Scan>:

static void I2C1_Scan(void) {
 8002bbc:	b580      	push	{r7, lr}
 8002bbe:	b082      	sub	sp, #8
 8002bc0:	af00      	add	r7, sp, #0
	printf("I2C1 scan:\r\n");
 8002bc2:	4811      	ldr	r0, [pc, #68]	@ (8002c08 <I2C1_Scan+0x4c>)
 8002bc4:	f00a ff88 	bl	800dad8 <puts>
	for (uint8_t addr = 1; addr < 0x7F; addr++) {
 8002bc8:	2301      	movs	r3, #1
 8002bca:	71fb      	strb	r3, [r7, #7]
 8002bcc:	e013      	b.n	8002bf6 <I2C1_Scan+0x3a>
		if (HAL_I2C_IsDeviceReady(&hi2c1, addr << 1, 1, 5) == HAL_OK) {
 8002bce:	79fb      	ldrb	r3, [r7, #7]
 8002bd0:	b29b      	uxth	r3, r3
 8002bd2:	005b      	lsls	r3, r3, #1
 8002bd4:	b299      	uxth	r1, r3
 8002bd6:	2305      	movs	r3, #5
 8002bd8:	2201      	movs	r2, #1
 8002bda:	480c      	ldr	r0, [pc, #48]	@ (8002c0c <I2C1_Scan+0x50>)
 8002bdc:	f002 fb54 	bl	8005288 <HAL_I2C_IsDeviceReady>
 8002be0:	4603      	mov	r3, r0
 8002be2:	2b00      	cmp	r3, #0
 8002be4:	d104      	bne.n	8002bf0 <I2C1_Scan+0x34>
			printf("  - 0x%02X FOUND\r\n", addr);
 8002be6:	79fb      	ldrb	r3, [r7, #7]
 8002be8:	4619      	mov	r1, r3
 8002bea:	4809      	ldr	r0, [pc, #36]	@ (8002c10 <I2C1_Scan+0x54>)
 8002bec:	f00a ff0c 	bl	800da08 <iprintf>
	for (uint8_t addr = 1; addr < 0x7F; addr++) {
 8002bf0:	79fb      	ldrb	r3, [r7, #7]
 8002bf2:	3301      	adds	r3, #1
 8002bf4:	71fb      	strb	r3, [r7, #7]
 8002bf6:	79fb      	ldrb	r3, [r7, #7]
 8002bf8:	2b7e      	cmp	r3, #126	@ 0x7e
 8002bfa:	d9e8      	bls.n	8002bce <I2C1_Scan+0x12>
		}
	}
}
 8002bfc:	bf00      	nop
 8002bfe:	bf00      	nop
 8002c00:	3708      	adds	r7, #8
 8002c02:	46bd      	mov	sp, r7
 8002c04:	bd80      	pop	{r7, pc}
 8002c06:	bf00      	nop
 8002c08:	08011340 	.word	0x08011340
 8002c0c:	20000294 	.word	0x20000294
 8002c10:	0801134c 	.word	0x0801134c

08002c14 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 8002c14:	b480      	push	{r7}
 8002c16:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8002c18:	b672      	cpsid	i
}
 8002c1a:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 8002c1c:	bf00      	nop
 8002c1e:	e7fd      	b.n	8002c1c <Error_Handler+0x8>

08002c20 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b082      	sub	sp, #8
 8002c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002c26:	2300      	movs	r3, #0
 8002c28:	607b      	str	r3, [r7, #4]
 8002c2a:	4b10      	ldr	r3, [pc, #64]	@ (8002c6c <HAL_MspInit+0x4c>)
 8002c2c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c2e:	4a0f      	ldr	r2, [pc, #60]	@ (8002c6c <HAL_MspInit+0x4c>)
 8002c30:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002c34:	6453      	str	r3, [r2, #68]	@ 0x44
 8002c36:	4b0d      	ldr	r3, [pc, #52]	@ (8002c6c <HAL_MspInit+0x4c>)
 8002c38:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c3a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002c3e:	607b      	str	r3, [r7, #4]
 8002c40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002c42:	2300      	movs	r3, #0
 8002c44:	603b      	str	r3, [r7, #0]
 8002c46:	4b09      	ldr	r3, [pc, #36]	@ (8002c6c <HAL_MspInit+0x4c>)
 8002c48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c4a:	4a08      	ldr	r2, [pc, #32]	@ (8002c6c <HAL_MspInit+0x4c>)
 8002c4c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002c50:	6413      	str	r3, [r2, #64]	@ 0x40
 8002c52:	4b06      	ldr	r3, [pc, #24]	@ (8002c6c <HAL_MspInit+0x4c>)
 8002c54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c56:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002c5a:	603b      	str	r3, [r7, #0]
 8002c5c:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002c5e:	2007      	movs	r0, #7
 8002c60:	f000 fe38 	bl	80038d4 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002c64:	bf00      	nop
 8002c66:	3708      	adds	r7, #8
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	40023800 	.word	0x40023800

08002c70 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b08a      	sub	sp, #40	@ 0x28
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002c78:	f107 0314 	add.w	r3, r7, #20
 8002c7c:	2200      	movs	r2, #0
 8002c7e:	601a      	str	r2, [r3, #0]
 8002c80:	605a      	str	r2, [r3, #4]
 8002c82:	609a      	str	r2, [r3, #8]
 8002c84:	60da      	str	r2, [r3, #12]
 8002c86:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a4f      	ldr	r2, [pc, #316]	@ (8002dcc <HAL_I2C_MspInit+0x15c>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	f040 8098 	bne.w	8002dc4 <HAL_I2C_MspInit+0x154>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002c94:	2300      	movs	r3, #0
 8002c96:	613b      	str	r3, [r7, #16]
 8002c98:	4b4d      	ldr	r3, [pc, #308]	@ (8002dd0 <HAL_I2C_MspInit+0x160>)
 8002c9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002c9c:	4a4c      	ldr	r2, [pc, #304]	@ (8002dd0 <HAL_I2C_MspInit+0x160>)
 8002c9e:	f043 0302 	orr.w	r3, r3, #2
 8002ca2:	6313      	str	r3, [r2, #48]	@ 0x30
 8002ca4:	4b4a      	ldr	r3, [pc, #296]	@ (8002dd0 <HAL_I2C_MspInit+0x160>)
 8002ca6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ca8:	f003 0302 	and.w	r3, r3, #2
 8002cac:	613b      	str	r3, [r7, #16]
 8002cae:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = LSM303_Pin|LSM303B9_Pin;
 8002cb0:	f44f 7310 	mov.w	r3, #576	@ 0x240
 8002cb4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002cb6:	2312      	movs	r3, #18
 8002cb8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002cba:	2301      	movs	r3, #1
 8002cbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002cbe:	2303      	movs	r3, #3
 8002cc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002cc2:	2304      	movs	r3, #4
 8002cc4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002cc6:	f107 0314 	add.w	r3, r7, #20
 8002cca:	4619      	mov	r1, r3
 8002ccc:	4841      	ldr	r0, [pc, #260]	@ (8002dd4 <HAL_I2C_MspInit+0x164>)
 8002cce:	f001 fa5f 	bl	8004190 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002cd2:	2300      	movs	r3, #0
 8002cd4:	60fb      	str	r3, [r7, #12]
 8002cd6:	4b3e      	ldr	r3, [pc, #248]	@ (8002dd0 <HAL_I2C_MspInit+0x160>)
 8002cd8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cda:	4a3d      	ldr	r2, [pc, #244]	@ (8002dd0 <HAL_I2C_MspInit+0x160>)
 8002cdc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002ce0:	6413      	str	r3, [r2, #64]	@ 0x40
 8002ce2:	4b3b      	ldr	r3, [pc, #236]	@ (8002dd0 <HAL_I2C_MspInit+0x160>)
 8002ce4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002cea:	60fb      	str	r3, [r7, #12]
 8002cec:	68fb      	ldr	r3, [r7, #12]

    /* I2C1 DMA Init */
    /* I2C1_TX Init */
    hdma_i2c1_tx.Instance = DMA1_Stream1;
 8002cee:	4b3a      	ldr	r3, [pc, #232]	@ (8002dd8 <HAL_I2C_MspInit+0x168>)
 8002cf0:	4a3a      	ldr	r2, [pc, #232]	@ (8002ddc <HAL_I2C_MspInit+0x16c>)
 8002cf2:	601a      	str	r2, [r3, #0]
    hdma_i2c1_tx.Init.Channel = DMA_CHANNEL_0;
 8002cf4:	4b38      	ldr	r3, [pc, #224]	@ (8002dd8 <HAL_I2C_MspInit+0x168>)
 8002cf6:	2200      	movs	r2, #0
 8002cf8:	605a      	str	r2, [r3, #4]
    hdma_i2c1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002cfa:	4b37      	ldr	r3, [pc, #220]	@ (8002dd8 <HAL_I2C_MspInit+0x168>)
 8002cfc:	2240      	movs	r2, #64	@ 0x40
 8002cfe:	609a      	str	r2, [r3, #8]
    hdma_i2c1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d00:	4b35      	ldr	r3, [pc, #212]	@ (8002dd8 <HAL_I2C_MspInit+0x168>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	60da      	str	r2, [r3, #12]
    hdma_i2c1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002d06:	4b34      	ldr	r3, [pc, #208]	@ (8002dd8 <HAL_I2C_MspInit+0x168>)
 8002d08:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d0c:	611a      	str	r2, [r3, #16]
    hdma_i2c1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d0e:	4b32      	ldr	r3, [pc, #200]	@ (8002dd8 <HAL_I2C_MspInit+0x168>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	615a      	str	r2, [r3, #20]
    hdma_i2c1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d14:	4b30      	ldr	r3, [pc, #192]	@ (8002dd8 <HAL_I2C_MspInit+0x168>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	619a      	str	r2, [r3, #24]
    hdma_i2c1_tx.Init.Mode = DMA_NORMAL;
 8002d1a:	4b2f      	ldr	r3, [pc, #188]	@ (8002dd8 <HAL_I2C_MspInit+0x168>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	61da      	str	r2, [r3, #28]
    hdma_i2c1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002d20:	4b2d      	ldr	r3, [pc, #180]	@ (8002dd8 <HAL_I2C_MspInit+0x168>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	621a      	str	r2, [r3, #32]
    hdma_i2c1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d26:	4b2c      	ldr	r3, [pc, #176]	@ (8002dd8 <HAL_I2C_MspInit+0x168>)
 8002d28:	2200      	movs	r2, #0
 8002d2a:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_tx) != HAL_OK)
 8002d2c:	482a      	ldr	r0, [pc, #168]	@ (8002dd8 <HAL_I2C_MspInit+0x168>)
 8002d2e:	f000 fe13 	bl	8003958 <HAL_DMA_Init>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <HAL_I2C_MspInit+0xcc>
    {
      Error_Handler();
 8002d38:	f7ff ff6c 	bl	8002c14 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c1_tx);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	4a26      	ldr	r2, [pc, #152]	@ (8002dd8 <HAL_I2C_MspInit+0x168>)
 8002d40:	635a      	str	r2, [r3, #52]	@ 0x34
 8002d42:	4a25      	ldr	r2, [pc, #148]	@ (8002dd8 <HAL_I2C_MspInit+0x168>)
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1_RX Init */
    hdma_i2c1_rx.Instance = DMA1_Stream0;
 8002d48:	4b25      	ldr	r3, [pc, #148]	@ (8002de0 <HAL_I2C_MspInit+0x170>)
 8002d4a:	4a26      	ldr	r2, [pc, #152]	@ (8002de4 <HAL_I2C_MspInit+0x174>)
 8002d4c:	601a      	str	r2, [r3, #0]
    hdma_i2c1_rx.Init.Channel = DMA_CHANNEL_1;
 8002d4e:	4b24      	ldr	r3, [pc, #144]	@ (8002de0 <HAL_I2C_MspInit+0x170>)
 8002d50:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8002d54:	605a      	str	r2, [r3, #4]
    hdma_i2c1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002d56:	4b22      	ldr	r3, [pc, #136]	@ (8002de0 <HAL_I2C_MspInit+0x170>)
 8002d58:	2200      	movs	r2, #0
 8002d5a:	609a      	str	r2, [r3, #8]
    hdma_i2c1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002d5c:	4b20      	ldr	r3, [pc, #128]	@ (8002de0 <HAL_I2C_MspInit+0x170>)
 8002d5e:	2200      	movs	r2, #0
 8002d60:	60da      	str	r2, [r3, #12]
    hdma_i2c1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002d62:	4b1f      	ldr	r3, [pc, #124]	@ (8002de0 <HAL_I2C_MspInit+0x170>)
 8002d64:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002d68:	611a      	str	r2, [r3, #16]
    hdma_i2c1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002d6a:	4b1d      	ldr	r3, [pc, #116]	@ (8002de0 <HAL_I2C_MspInit+0x170>)
 8002d6c:	2200      	movs	r2, #0
 8002d6e:	615a      	str	r2, [r3, #20]
    hdma_i2c1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002d70:	4b1b      	ldr	r3, [pc, #108]	@ (8002de0 <HAL_I2C_MspInit+0x170>)
 8002d72:	2200      	movs	r2, #0
 8002d74:	619a      	str	r2, [r3, #24]
    hdma_i2c1_rx.Init.Mode = DMA_NORMAL;
 8002d76:	4b1a      	ldr	r3, [pc, #104]	@ (8002de0 <HAL_I2C_MspInit+0x170>)
 8002d78:	2200      	movs	r2, #0
 8002d7a:	61da      	str	r2, [r3, #28]
    hdma_i2c1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002d7c:	4b18      	ldr	r3, [pc, #96]	@ (8002de0 <HAL_I2C_MspInit+0x170>)
 8002d7e:	2200      	movs	r2, #0
 8002d80:	621a      	str	r2, [r3, #32]
    hdma_i2c1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002d82:	4b17      	ldr	r3, [pc, #92]	@ (8002de0 <HAL_I2C_MspInit+0x170>)
 8002d84:	2200      	movs	r2, #0
 8002d86:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_i2c1_rx) != HAL_OK)
 8002d88:	4815      	ldr	r0, [pc, #84]	@ (8002de0 <HAL_I2C_MspInit+0x170>)
 8002d8a:	f000 fde5 	bl	8003958 <HAL_DMA_Init>
 8002d8e:	4603      	mov	r3, r0
 8002d90:	2b00      	cmp	r3, #0
 8002d92:	d001      	beq.n	8002d98 <HAL_I2C_MspInit+0x128>
    {
      Error_Handler();
 8002d94:	f7ff ff3e 	bl	8002c14 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c1_rx);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	4a11      	ldr	r2, [pc, #68]	@ (8002de0 <HAL_I2C_MspInit+0x170>)
 8002d9c:	639a      	str	r2, [r3, #56]	@ 0x38
 8002d9e:	4a10      	ldr	r2, [pc, #64]	@ (8002de0 <HAL_I2C_MspInit+0x170>)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6393      	str	r3, [r2, #56]	@ 0x38

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 0, 0);
 8002da4:	2200      	movs	r2, #0
 8002da6:	2100      	movs	r1, #0
 8002da8:	201f      	movs	r0, #31
 8002daa:	f000 fd9e 	bl	80038ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8002dae:	201f      	movs	r0, #31
 8002db0:	f000 fdb7 	bl	8003922 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 0, 0);
 8002db4:	2200      	movs	r2, #0
 8002db6:	2100      	movs	r1, #0
 8002db8:	2020      	movs	r0, #32
 8002dba:	f000 fd96 	bl	80038ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8002dbe:	2020      	movs	r0, #32
 8002dc0:	f000 fdaf 	bl	8003922 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8002dc4:	bf00      	nop
 8002dc6:	3728      	adds	r7, #40	@ 0x28
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}
 8002dcc:	40005400 	.word	0x40005400
 8002dd0:	40023800 	.word	0x40023800
 8002dd4:	40020400 	.word	0x40020400
 8002dd8:	200002e8 	.word	0x200002e8
 8002ddc:	40026028 	.word	0x40026028
 8002de0:	20000348 	.word	0x20000348
 8002de4:	40026010 	.word	0x40026010

08002de8 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002de8:	b580      	push	{r7, lr}
 8002dea:	b08c      	sub	sp, #48	@ 0x30
 8002dec:	af00      	add	r7, sp, #0
 8002dee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df0:	f107 031c 	add.w	r3, r7, #28
 8002df4:	2200      	movs	r2, #0
 8002df6:	601a      	str	r2, [r3, #0]
 8002df8:	605a      	str	r2, [r3, #4]
 8002dfa:	609a      	str	r2, [r3, #8]
 8002dfc:	60da      	str	r2, [r3, #12]
 8002dfe:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	4a75      	ldr	r2, [pc, #468]	@ (8002fdc <HAL_SPI_MspInit+0x1f4>)
 8002e06:	4293      	cmp	r3, r2
 8002e08:	d12c      	bne.n	8002e64 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */
    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002e0a:	2300      	movs	r3, #0
 8002e0c:	61bb      	str	r3, [r7, #24]
 8002e0e:	4b74      	ldr	r3, [pc, #464]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002e10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e12:	4a73      	ldr	r2, [pc, #460]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002e14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8002e18:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e1a:	4b71      	ldr	r3, [pc, #452]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002e1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e1e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002e22:	61bb      	str	r3, [r7, #24]
 8002e24:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e26:	2300      	movs	r3, #0
 8002e28:	617b      	str	r3, [r7, #20]
 8002e2a:	4b6d      	ldr	r3, [pc, #436]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002e2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e2e:	4a6c      	ldr	r2, [pc, #432]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002e30:	f043 0301 	orr.w	r3, r3, #1
 8002e34:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e36:	4b6a      	ldr	r3, [pc, #424]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3a:	f003 0301 	and.w	r3, r3, #1
 8002e3e:	617b      	str	r3, [r7, #20]
 8002e40:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = SCK_I3G4250D_Pin|MISO_I3G4250D_Pin|MOSI_I3G4250D_Pin;
 8002e42:	23e0      	movs	r3, #224	@ 0xe0
 8002e44:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e46:	2302      	movs	r3, #2
 8002e48:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e4a:	2300      	movs	r3, #0
 8002e4c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002e4e:	2303      	movs	r3, #3
 8002e50:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002e52:	2305      	movs	r3, #5
 8002e54:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e56:	f107 031c 	add.w	r3, r7, #28
 8002e5a:	4619      	mov	r1, r3
 8002e5c:	4861      	ldr	r0, [pc, #388]	@ (8002fe4 <HAL_SPI_MspInit+0x1fc>)
 8002e5e:	f001 f997 	bl	8004190 <HAL_GPIO_Init>
    /* USER CODE BEGIN SPI5_MspInit 1 */

    /* USER CODE END SPI5_MspInit 1 */
  }

}
 8002e62:	e0b7      	b.n	8002fd4 <HAL_SPI_MspInit+0x1ec>
  else if(hspi->Instance==SPI5)
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	681b      	ldr	r3, [r3, #0]
 8002e68:	4a5f      	ldr	r2, [pc, #380]	@ (8002fe8 <HAL_SPI_MspInit+0x200>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	f040 80b2 	bne.w	8002fd4 <HAL_SPI_MspInit+0x1ec>
    __HAL_RCC_SPI5_CLK_ENABLE();
 8002e70:	2300      	movs	r3, #0
 8002e72:	613b      	str	r3, [r7, #16]
 8002e74:	4b5a      	ldr	r3, [pc, #360]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002e76:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e78:	4a59      	ldr	r2, [pc, #356]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002e7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002e7e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002e80:	4b57      	ldr	r3, [pc, #348]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002e82:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e84:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002e88:	613b      	str	r3, [r7, #16]
 8002e8a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e8c:	2300      	movs	r3, #0
 8002e8e:	60fb      	str	r3, [r7, #12]
 8002e90:	4b53      	ldr	r3, [pc, #332]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002e92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e94:	4a52      	ldr	r2, [pc, #328]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002e96:	f043 0302 	orr.w	r3, r3, #2
 8002e9a:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e9c:	4b50      	ldr	r3, [pc, #320]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002e9e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea0:	f003 0302 	and.w	r3, r3, #2
 8002ea4:	60fb      	str	r3, [r7, #12]
 8002ea6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8002ea8:	2300      	movs	r3, #0
 8002eaa:	60bb      	str	r3, [r7, #8]
 8002eac:	4b4c      	ldr	r3, [pc, #304]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002eae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb0:	4a4b      	ldr	r2, [pc, #300]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002eb2:	f043 0310 	orr.w	r3, r3, #16
 8002eb6:	6313      	str	r3, [r2, #48]	@ 0x30
 8002eb8:	4b49      	ldr	r3, [pc, #292]	@ (8002fe0 <HAL_SPI_MspInit+0x1f8>)
 8002eba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ebc:	f003 0310 	and.w	r3, r3, #16
 8002ec0:	60bb      	str	r3, [r7, #8]
 8002ec2:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_0|SPI5_NSS_Pin;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002ec8:	2302      	movs	r3, #2
 8002eca:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ed0:	2303      	movs	r3, #3
 8002ed2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8002ed4:	2306      	movs	r3, #6
 8002ed6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ed8:	f107 031c 	add.w	r3, r7, #28
 8002edc:	4619      	mov	r1, r3
 8002ede:	4843      	ldr	r0, [pc, #268]	@ (8002fec <HAL_SPI_MspInit+0x204>)
 8002ee0:	f001 f956 	bl	8004190 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 8002ee4:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 8002ee8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002eea:	2302      	movs	r3, #2
 8002eec:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eee:	2300      	movs	r3, #0
 8002ef0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002ef2:	2303      	movs	r3, #3
 8002ef4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI5;
 8002ef6:	2306      	movs	r3, #6
 8002ef8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002efa:	f107 031c 	add.w	r3, r7, #28
 8002efe:	4619      	mov	r1, r3
 8002f00:	483b      	ldr	r0, [pc, #236]	@ (8002ff0 <HAL_SPI_MspInit+0x208>)
 8002f02:	f001 f945 	bl	8004190 <HAL_GPIO_Init>
    hdma_spi5_rx.Instance = DMA2_Stream3;
 8002f06:	4b3b      	ldr	r3, [pc, #236]	@ (8002ff4 <HAL_SPI_MspInit+0x20c>)
 8002f08:	4a3b      	ldr	r2, [pc, #236]	@ (8002ff8 <HAL_SPI_MspInit+0x210>)
 8002f0a:	601a      	str	r2, [r3, #0]
    hdma_spi5_rx.Init.Channel = DMA_CHANNEL_2;
 8002f0c:	4b39      	ldr	r3, [pc, #228]	@ (8002ff4 <HAL_SPI_MspInit+0x20c>)
 8002f0e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002f12:	605a      	str	r2, [r3, #4]
    hdma_spi5_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8002f14:	4b37      	ldr	r3, [pc, #220]	@ (8002ff4 <HAL_SPI_MspInit+0x20c>)
 8002f16:	2200      	movs	r2, #0
 8002f18:	609a      	str	r2, [r3, #8]
    hdma_spi5_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f1a:	4b36      	ldr	r3, [pc, #216]	@ (8002ff4 <HAL_SPI_MspInit+0x20c>)
 8002f1c:	2200      	movs	r2, #0
 8002f1e:	60da      	str	r2, [r3, #12]
    hdma_spi5_rx.Init.MemInc = DMA_MINC_ENABLE;
 8002f20:	4b34      	ldr	r3, [pc, #208]	@ (8002ff4 <HAL_SPI_MspInit+0x20c>)
 8002f22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f26:	611a      	str	r2, [r3, #16]
    hdma_spi5_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f28:	4b32      	ldr	r3, [pc, #200]	@ (8002ff4 <HAL_SPI_MspInit+0x20c>)
 8002f2a:	2200      	movs	r2, #0
 8002f2c:	615a      	str	r2, [r3, #20]
    hdma_spi5_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f2e:	4b31      	ldr	r3, [pc, #196]	@ (8002ff4 <HAL_SPI_MspInit+0x20c>)
 8002f30:	2200      	movs	r2, #0
 8002f32:	619a      	str	r2, [r3, #24]
    hdma_spi5_rx.Init.Mode = DMA_CIRCULAR;
 8002f34:	4b2f      	ldr	r3, [pc, #188]	@ (8002ff4 <HAL_SPI_MspInit+0x20c>)
 8002f36:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f3a:	61da      	str	r2, [r3, #28]
    hdma_spi5_rx.Init.Priority = DMA_PRIORITY_HIGH;
 8002f3c:	4b2d      	ldr	r3, [pc, #180]	@ (8002ff4 <HAL_SPI_MspInit+0x20c>)
 8002f3e:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002f42:	621a      	str	r2, [r3, #32]
    hdma_spi5_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002f44:	4b2b      	ldr	r3, [pc, #172]	@ (8002ff4 <HAL_SPI_MspInit+0x20c>)
 8002f46:	2200      	movs	r2, #0
 8002f48:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_rx) != HAL_OK)
 8002f4a:	482a      	ldr	r0, [pc, #168]	@ (8002ff4 <HAL_SPI_MspInit+0x20c>)
 8002f4c:	f000 fd04 	bl	8003958 <HAL_DMA_Init>
 8002f50:	4603      	mov	r3, r0
 8002f52:	2b00      	cmp	r3, #0
 8002f54:	d001      	beq.n	8002f5a <HAL_SPI_MspInit+0x172>
      Error_Handler();
 8002f56:	f7ff fe5d 	bl	8002c14 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmarx,hdma_spi5_rx);
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a25      	ldr	r2, [pc, #148]	@ (8002ff4 <HAL_SPI_MspInit+0x20c>)
 8002f5e:	64da      	str	r2, [r3, #76]	@ 0x4c
 8002f60:	4a24      	ldr	r2, [pc, #144]	@ (8002ff4 <HAL_SPI_MspInit+0x20c>)
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_spi5_tx.Instance = DMA2_Stream4;
 8002f66:	4b25      	ldr	r3, [pc, #148]	@ (8002ffc <HAL_SPI_MspInit+0x214>)
 8002f68:	4a25      	ldr	r2, [pc, #148]	@ (8003000 <HAL_SPI_MspInit+0x218>)
 8002f6a:	601a      	str	r2, [r3, #0]
    hdma_spi5_tx.Init.Channel = DMA_CHANNEL_2;
 8002f6c:	4b23      	ldr	r3, [pc, #140]	@ (8002ffc <HAL_SPI_MspInit+0x214>)
 8002f6e:	f04f 6280 	mov.w	r2, #67108864	@ 0x4000000
 8002f72:	605a      	str	r2, [r3, #4]
    hdma_spi5_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002f74:	4b21      	ldr	r3, [pc, #132]	@ (8002ffc <HAL_SPI_MspInit+0x214>)
 8002f76:	2240      	movs	r2, #64	@ 0x40
 8002f78:	609a      	str	r2, [r3, #8]
    hdma_spi5_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002f7a:	4b20      	ldr	r3, [pc, #128]	@ (8002ffc <HAL_SPI_MspInit+0x214>)
 8002f7c:	2200      	movs	r2, #0
 8002f7e:	60da      	str	r2, [r3, #12]
    hdma_spi5_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002f80:	4b1e      	ldr	r3, [pc, #120]	@ (8002ffc <HAL_SPI_MspInit+0x214>)
 8002f82:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002f86:	611a      	str	r2, [r3, #16]
    hdma_spi5_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002f88:	4b1c      	ldr	r3, [pc, #112]	@ (8002ffc <HAL_SPI_MspInit+0x214>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	615a      	str	r2, [r3, #20]
    hdma_spi5_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002f8e:	4b1b      	ldr	r3, [pc, #108]	@ (8002ffc <HAL_SPI_MspInit+0x214>)
 8002f90:	2200      	movs	r2, #0
 8002f92:	619a      	str	r2, [r3, #24]
    hdma_spi5_tx.Init.Mode = DMA_CIRCULAR;
 8002f94:	4b19      	ldr	r3, [pc, #100]	@ (8002ffc <HAL_SPI_MspInit+0x214>)
 8002f96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002f9a:	61da      	str	r2, [r3, #28]
    hdma_spi5_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002f9c:	4b17      	ldr	r3, [pc, #92]	@ (8002ffc <HAL_SPI_MspInit+0x214>)
 8002f9e:	2200      	movs	r2, #0
 8002fa0:	621a      	str	r2, [r3, #32]
    hdma_spi5_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002fa2:	4b16      	ldr	r3, [pc, #88]	@ (8002ffc <HAL_SPI_MspInit+0x214>)
 8002fa4:	2200      	movs	r2, #0
 8002fa6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_spi5_tx) != HAL_OK)
 8002fa8:	4814      	ldr	r0, [pc, #80]	@ (8002ffc <HAL_SPI_MspInit+0x214>)
 8002faa:	f000 fcd5 	bl	8003958 <HAL_DMA_Init>
 8002fae:	4603      	mov	r3, r0
 8002fb0:	2b00      	cmp	r3, #0
 8002fb2:	d001      	beq.n	8002fb8 <HAL_SPI_MspInit+0x1d0>
      Error_Handler();
 8002fb4:	f7ff fe2e 	bl	8002c14 <Error_Handler>
    __HAL_LINKDMA(hspi,hdmatx,hdma_spi5_tx);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a10      	ldr	r2, [pc, #64]	@ (8002ffc <HAL_SPI_MspInit+0x214>)
 8002fbc:	649a      	str	r2, [r3, #72]	@ 0x48
 8002fbe:	4a0f      	ldr	r2, [pc, #60]	@ (8002ffc <HAL_SPI_MspInit+0x214>)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(SPI5_IRQn, 0, 0);
 8002fc4:	2200      	movs	r2, #0
 8002fc6:	2100      	movs	r1, #0
 8002fc8:	2055      	movs	r0, #85	@ 0x55
 8002fca:	f000 fc8e 	bl	80038ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI5_IRQn);
 8002fce:	2055      	movs	r0, #85	@ 0x55
 8002fd0:	f000 fca7 	bl	8003922 <HAL_NVIC_EnableIRQ>
}
 8002fd4:	bf00      	nop
 8002fd6:	3730      	adds	r7, #48	@ 0x30
 8002fd8:	46bd      	mov	sp, r7
 8002fda:	bd80      	pop	{r7, pc}
 8002fdc:	40013000 	.word	0x40013000
 8002fe0:	40023800 	.word	0x40023800
 8002fe4:	40020000 	.word	0x40020000
 8002fe8:	40015000 	.word	0x40015000
 8002fec:	40020400 	.word	0x40020400
 8002ff0:	40021000 	.word	0x40021000
 8002ff4:	20000458 	.word	0x20000458
 8002ff8:	40026458 	.word	0x40026458
 8002ffc:	200004b8 	.word	0x200004b8
 8003000:	40026470 	.word	0x40026470

08003004 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8003004:	b480      	push	{r7}
 8003006:	b085      	sub	sp, #20
 8003008:	af00      	add	r7, sp, #0
 800300a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM3)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	4a0b      	ldr	r2, [pc, #44]	@ (8003040 <HAL_TIM_PWM_MspInit+0x3c>)
 8003012:	4293      	cmp	r3, r2
 8003014:	d10d      	bne.n	8003032 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8003016:	2300      	movs	r3, #0
 8003018:	60fb      	str	r3, [r7, #12]
 800301a:	4b0a      	ldr	r3, [pc, #40]	@ (8003044 <HAL_TIM_PWM_MspInit+0x40>)
 800301c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800301e:	4a09      	ldr	r2, [pc, #36]	@ (8003044 <HAL_TIM_PWM_MspInit+0x40>)
 8003020:	f043 0302 	orr.w	r3, r3, #2
 8003024:	6413      	str	r3, [r2, #64]	@ 0x40
 8003026:	4b07      	ldr	r3, [pc, #28]	@ (8003044 <HAL_TIM_PWM_MspInit+0x40>)
 8003028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800302a:	f003 0302 	and.w	r3, r3, #2
 800302e:	60fb      	str	r3, [r7, #12]
 8003030:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 8003032:	bf00      	nop
 8003034:	3714      	adds	r7, #20
 8003036:	46bd      	mov	sp, r7
 8003038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800303c:	4770      	bx	lr
 800303e:	bf00      	nop
 8003040:	40000400 	.word	0x40000400
 8003044:	40023800 	.word	0x40023800

08003048 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003048:	b580      	push	{r7, lr}
 800304a:	b08a      	sub	sp, #40	@ 0x28
 800304c:	af00      	add	r7, sp, #0
 800304e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003050:	f107 0314 	add.w	r3, r7, #20
 8003054:	2200      	movs	r2, #0
 8003056:	601a      	str	r2, [r3, #0]
 8003058:	605a      	str	r2, [r3, #4]
 800305a:	609a      	str	r2, [r3, #8]
 800305c:	60da      	str	r2, [r3, #12]
 800305e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	681b      	ldr	r3, [r3, #0]
 8003064:	4a21      	ldr	r2, [pc, #132]	@ (80030ec <HAL_TIM_MspPostInit+0xa4>)
 8003066:	4293      	cmp	r3, r2
 8003068:	d13c      	bne.n	80030e4 <HAL_TIM_MspPostInit+0x9c>
  {
    /* USER CODE BEGIN TIM3_MspPostInit 0 */

    /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOC_CLK_ENABLE();
 800306a:	2300      	movs	r3, #0
 800306c:	613b      	str	r3, [r7, #16]
 800306e:	4b20      	ldr	r3, [pc, #128]	@ (80030f0 <HAL_TIM_MspPostInit+0xa8>)
 8003070:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003072:	4a1f      	ldr	r2, [pc, #124]	@ (80030f0 <HAL_TIM_MspPostInit+0xa8>)
 8003074:	f043 0304 	orr.w	r3, r3, #4
 8003078:	6313      	str	r3, [r2, #48]	@ 0x30
 800307a:	4b1d      	ldr	r3, [pc, #116]	@ (80030f0 <HAL_TIM_MspPostInit+0xa8>)
 800307c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800307e:	f003 0304 	and.w	r3, r3, #4
 8003082:	613b      	str	r3, [r7, #16]
 8003084:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003086:	2300      	movs	r3, #0
 8003088:	60fb      	str	r3, [r7, #12]
 800308a:	4b19      	ldr	r3, [pc, #100]	@ (80030f0 <HAL_TIM_MspPostInit+0xa8>)
 800308c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800308e:	4a18      	ldr	r2, [pc, #96]	@ (80030f0 <HAL_TIM_MspPostInit+0xa8>)
 8003090:	f043 0302 	orr.w	r3, r3, #2
 8003094:	6313      	str	r3, [r2, #48]	@ 0x30
 8003096:	4b16      	ldr	r3, [pc, #88]	@ (80030f0 <HAL_TIM_MspPostInit+0xa8>)
 8003098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800309a:	f003 0302 	and.w	r3, r3, #2
 800309e:	60fb      	str	r3, [r7, #12]
 80030a0:	68fb      	ldr	r3, [r7, #12]
    PC6     ------> TIM3_CH1
    PC8     ------> TIM3_CH3
    PC9     ------> TIM3_CH4
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8|GPIO_PIN_9;
 80030a2:	f44f 7350 	mov.w	r3, #832	@ 0x340
 80030a6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030a8:	2302      	movs	r3, #2
 80030aa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030ac:	2300      	movs	r3, #0
 80030ae:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030b0:	2300      	movs	r3, #0
 80030b2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80030b4:	2302      	movs	r3, #2
 80030b6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030b8:	f107 0314 	add.w	r3, r7, #20
 80030bc:	4619      	mov	r1, r3
 80030be:	480d      	ldr	r0, [pc, #52]	@ (80030f4 <HAL_TIM_MspPostInit+0xac>)
 80030c0:	f001 f866 	bl	8004190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80030c4:	2320      	movs	r3, #32
 80030c6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80030c8:	2302      	movs	r3, #2
 80030ca:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80030cc:	2300      	movs	r3, #0
 80030ce:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80030d0:	2300      	movs	r3, #0
 80030d2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80030d4:	2302      	movs	r3, #2
 80030d6:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80030d8:	f107 0314 	add.w	r3, r7, #20
 80030dc:	4619      	mov	r1, r3
 80030de:	4806      	ldr	r0, [pc, #24]	@ (80030f8 <HAL_TIM_MspPostInit+0xb0>)
 80030e0:	f001 f856 	bl	8004190 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM3_MspPostInit 1 */

    /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80030e4:	bf00      	nop
 80030e6:	3728      	adds	r7, #40	@ 0x28
 80030e8:	46bd      	mov	sp, r7
 80030ea:	bd80      	pop	{r7, pc}
 80030ec:	40000400 	.word	0x40000400
 80030f0:	40023800 	.word	0x40023800
 80030f4:	40020800 	.word	0x40020800
 80030f8:	40020400 	.word	0x40020400

080030fc <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80030fc:	b580      	push	{r7, lr}
 80030fe:	b08c      	sub	sp, #48	@ 0x30
 8003100:	af00      	add	r7, sp, #0
 8003102:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003104:	f107 031c 	add.w	r3, r7, #28
 8003108:	2200      	movs	r2, #0
 800310a:	601a      	str	r2, [r3, #0]
 800310c:	605a      	str	r2, [r3, #4]
 800310e:	609a      	str	r2, [r3, #8]
 8003110:	60da      	str	r2, [r3, #12]
 8003112:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	4a75      	ldr	r2, [pc, #468]	@ (80032f0 <HAL_UART_MspInit+0x1f4>)
 800311a:	4293      	cmp	r3, r2
 800311c:	f040 80b2 	bne.w	8003284 <HAL_UART_MspInit+0x188>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */
    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8003120:	2300      	movs	r3, #0
 8003122:	61bb      	str	r3, [r7, #24]
 8003124:	4b73      	ldr	r3, [pc, #460]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 8003126:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003128:	4a72      	ldr	r2, [pc, #456]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 800312a:	f043 0310 	orr.w	r3, r3, #16
 800312e:	6453      	str	r3, [r2, #68]	@ 0x44
 8003130:	4b70      	ldr	r3, [pc, #448]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 8003132:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003134:	f003 0310 	and.w	r3, r3, #16
 8003138:	61bb      	str	r3, [r7, #24]
 800313a:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800313c:	2300      	movs	r3, #0
 800313e:	617b      	str	r3, [r7, #20]
 8003140:	4b6c      	ldr	r3, [pc, #432]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 8003142:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003144:	4a6b      	ldr	r2, [pc, #428]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 8003146:	f043 0301 	orr.w	r3, r3, #1
 800314a:	6313      	str	r3, [r2, #48]	@ 0x30
 800314c:	4b69      	ldr	r3, [pc, #420]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 800314e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003150:	f003 0301 	and.w	r3, r3, #1
 8003154:	617b      	str	r3, [r7, #20]
 8003156:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003158:	2300      	movs	r3, #0
 800315a:	613b      	str	r3, [r7, #16]
 800315c:	4b65      	ldr	r3, [pc, #404]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 800315e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003160:	4a64      	ldr	r2, [pc, #400]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 8003162:	f043 0302 	orr.w	r3, r3, #2
 8003166:	6313      	str	r3, [r2, #48]	@ 0x30
 8003168:	4b62      	ldr	r3, [pc, #392]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 800316a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800316c:	f003 0302 	and.w	r3, r3, #2
 8003170:	613b      	str	r3, [r7, #16]
 8003172:	693b      	ldr	r3, [r7, #16]
    /**USART1 GPIO Configuration
    PA15     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8003174:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003178:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800317a:	2302      	movs	r3, #2
 800317c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800317e:	2300      	movs	r3, #0
 8003180:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003182:	2303      	movs	r3, #3
 8003184:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8003186:	2307      	movs	r3, #7
 8003188:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800318a:	f107 031c 	add.w	r3, r7, #28
 800318e:	4619      	mov	r1, r3
 8003190:	4859      	ldr	r0, [pc, #356]	@ (80032f8 <HAL_UART_MspInit+0x1fc>)
 8003192:	f000 fffd 	bl	8004190 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 8003196:	2380      	movs	r3, #128	@ 0x80
 8003198:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800319a:	2302      	movs	r3, #2
 800319c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800319e:	2300      	movs	r3, #0
 80031a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031a2:	2303      	movs	r3, #3
 80031a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80031a6:	2307      	movs	r3, #7
 80031a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031aa:	f107 031c 	add.w	r3, r7, #28
 80031ae:	4619      	mov	r1, r3
 80031b0:	4852      	ldr	r0, [pc, #328]	@ (80032fc <HAL_UART_MspInit+0x200>)
 80031b2:	f000 ffed 	bl	8004190 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 80031b6:	4b52      	ldr	r3, [pc, #328]	@ (8003300 <HAL_UART_MspInit+0x204>)
 80031b8:	4a52      	ldr	r2, [pc, #328]	@ (8003304 <HAL_UART_MspInit+0x208>)
 80031ba:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80031bc:	4b50      	ldr	r3, [pc, #320]	@ (8003300 <HAL_UART_MspInit+0x204>)
 80031be:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80031c2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80031c4:	4b4e      	ldr	r3, [pc, #312]	@ (8003300 <HAL_UART_MspInit+0x204>)
 80031c6:	2200      	movs	r2, #0
 80031c8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80031ca:	4b4d      	ldr	r3, [pc, #308]	@ (8003300 <HAL_UART_MspInit+0x204>)
 80031cc:	2200      	movs	r2, #0
 80031ce:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80031d0:	4b4b      	ldr	r3, [pc, #300]	@ (8003300 <HAL_UART_MspInit+0x204>)
 80031d2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80031d6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80031d8:	4b49      	ldr	r3, [pc, #292]	@ (8003300 <HAL_UART_MspInit+0x204>)
 80031da:	2200      	movs	r2, #0
 80031dc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80031de:	4b48      	ldr	r3, [pc, #288]	@ (8003300 <HAL_UART_MspInit+0x204>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 80031e4:	4b46      	ldr	r3, [pc, #280]	@ (8003300 <HAL_UART_MspInit+0x204>)
 80031e6:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80031ea:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 80031ec:	4b44      	ldr	r3, [pc, #272]	@ (8003300 <HAL_UART_MspInit+0x204>)
 80031ee:	2200      	movs	r2, #0
 80031f0:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80031f2:	4b43      	ldr	r3, [pc, #268]	@ (8003300 <HAL_UART_MspInit+0x204>)
 80031f4:	2200      	movs	r2, #0
 80031f6:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80031f8:	4841      	ldr	r0, [pc, #260]	@ (8003300 <HAL_UART_MspInit+0x204>)
 80031fa:	f000 fbad 	bl	8003958 <HAL_DMA_Init>
 80031fe:	4603      	mov	r3, r0
 8003200:	2b00      	cmp	r3, #0
 8003202:	d001      	beq.n	8003208 <HAL_UART_MspInit+0x10c>
    {
      Error_Handler();
 8003204:	f7ff fd06 	bl	8002c14 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	4a3d      	ldr	r2, [pc, #244]	@ (8003300 <HAL_UART_MspInit+0x204>)
 800320c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800320e:	4a3c      	ldr	r2, [pc, #240]	@ (8003300 <HAL_UART_MspInit+0x204>)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Stream7;
 8003214:	4b3c      	ldr	r3, [pc, #240]	@ (8003308 <HAL_UART_MspInit+0x20c>)
 8003216:	4a3d      	ldr	r2, [pc, #244]	@ (800330c <HAL_UART_MspInit+0x210>)
 8003218:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 800321a:	4b3b      	ldr	r3, [pc, #236]	@ (8003308 <HAL_UART_MspInit+0x20c>)
 800321c:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003220:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003222:	4b39      	ldr	r3, [pc, #228]	@ (8003308 <HAL_UART_MspInit+0x20c>)
 8003224:	2240      	movs	r2, #64	@ 0x40
 8003226:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003228:	4b37      	ldr	r3, [pc, #220]	@ (8003308 <HAL_UART_MspInit+0x20c>)
 800322a:	2200      	movs	r2, #0
 800322c:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800322e:	4b36      	ldr	r3, [pc, #216]	@ (8003308 <HAL_UART_MspInit+0x20c>)
 8003230:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003234:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003236:	4b34      	ldr	r3, [pc, #208]	@ (8003308 <HAL_UART_MspInit+0x20c>)
 8003238:	2200      	movs	r2, #0
 800323a:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800323c:	4b32      	ldr	r3, [pc, #200]	@ (8003308 <HAL_UART_MspInit+0x20c>)
 800323e:	2200      	movs	r2, #0
 8003240:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_CIRCULAR;
 8003242:	4b31      	ldr	r3, [pc, #196]	@ (8003308 <HAL_UART_MspInit+0x20c>)
 8003244:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003248:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 800324a:	4b2f      	ldr	r3, [pc, #188]	@ (8003308 <HAL_UART_MspInit+0x20c>)
 800324c:	2200      	movs	r2, #0
 800324e:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003250:	4b2d      	ldr	r3, [pc, #180]	@ (8003308 <HAL_UART_MspInit+0x20c>)
 8003252:	2200      	movs	r2, #0
 8003254:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8003256:	482c      	ldr	r0, [pc, #176]	@ (8003308 <HAL_UART_MspInit+0x20c>)
 8003258:	f000 fb7e 	bl	8003958 <HAL_DMA_Init>
 800325c:	4603      	mov	r3, r0
 800325e:	2b00      	cmp	r3, #0
 8003260:	d001      	beq.n	8003266 <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 8003262:	f7ff fcd7 	bl	8002c14 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	4a27      	ldr	r2, [pc, #156]	@ (8003308 <HAL_UART_MspInit+0x20c>)
 800326a:	639a      	str	r2, [r3, #56]	@ 0x38
 800326c:	4a26      	ldr	r2, [pc, #152]	@ (8003308 <HAL_UART_MspInit+0x20c>)
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003272:	2200      	movs	r2, #0
 8003274:	2100      	movs	r1, #0
 8003276:	2025      	movs	r0, #37	@ 0x25
 8003278:	f000 fb37 	bl	80038ea <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800327c:	2025      	movs	r0, #37	@ 0x25
 800327e:	f000 fb50 	bl	8003922 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 8003282:	e030      	b.n	80032e6 <HAL_UART_MspInit+0x1ea>
  else if(huart->Instance==USART2)
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a21      	ldr	r2, [pc, #132]	@ (8003310 <HAL_UART_MspInit+0x214>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d12b      	bne.n	80032e6 <HAL_UART_MspInit+0x1ea>
    __HAL_RCC_USART2_CLK_ENABLE();
 800328e:	2300      	movs	r3, #0
 8003290:	60fb      	str	r3, [r7, #12]
 8003292:	4b18      	ldr	r3, [pc, #96]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 8003294:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003296:	4a17      	ldr	r2, [pc, #92]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 8003298:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800329c:	6413      	str	r3, [r2, #64]	@ 0x40
 800329e:	4b15      	ldr	r3, [pc, #84]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 80032a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80032a6:	60fb      	str	r3, [r7, #12]
 80032a8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80032aa:	2300      	movs	r3, #0
 80032ac:	60bb      	str	r3, [r7, #8]
 80032ae:	4b11      	ldr	r3, [pc, #68]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 80032b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032b2:	4a10      	ldr	r2, [pc, #64]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 80032b4:	f043 0301 	orr.w	r3, r3, #1
 80032b8:	6313      	str	r3, [r2, #48]	@ 0x30
 80032ba:	4b0e      	ldr	r3, [pc, #56]	@ (80032f4 <HAL_UART_MspInit+0x1f8>)
 80032bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032be:	f003 0301 	and.w	r3, r3, #1
 80032c2:	60bb      	str	r3, [r7, #8]
 80032c4:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80032c6:	230c      	movs	r3, #12
 80032c8:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ca:	2302      	movs	r3, #2
 80032cc:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032ce:	2300      	movs	r3, #0
 80032d0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032d2:	2303      	movs	r3, #3
 80032d4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80032d6:	2307      	movs	r3, #7
 80032d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80032da:	f107 031c 	add.w	r3, r7, #28
 80032de:	4619      	mov	r1, r3
 80032e0:	4805      	ldr	r0, [pc, #20]	@ (80032f8 <HAL_UART_MspInit+0x1fc>)
 80032e2:	f000 ff55 	bl	8004190 <HAL_GPIO_Init>
}
 80032e6:	bf00      	nop
 80032e8:	3730      	adds	r7, #48	@ 0x30
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	40011000 	.word	0x40011000
 80032f4:	40023800 	.word	0x40023800
 80032f8:	40020000 	.word	0x40020000
 80032fc:	40020400 	.word	0x40020400
 8003300:	200005f0 	.word	0x200005f0
 8003304:	40026440 	.word	0x40026440
 8003308:	20000650 	.word	0x20000650
 800330c:	400264b8 	.word	0x400264b8
 8003310:	40004400 	.word	0x40004400

08003314 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003314:	b480      	push	{r7}
 8003316:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003318:	bf00      	nop
 800331a:	e7fd      	b.n	8003318 <NMI_Handler+0x4>

0800331c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800331c:	b480      	push	{r7}
 800331e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003320:	bf00      	nop
 8003322:	e7fd      	b.n	8003320 <HardFault_Handler+0x4>

08003324 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003324:	b480      	push	{r7}
 8003326:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003328:	bf00      	nop
 800332a:	e7fd      	b.n	8003328 <MemManage_Handler+0x4>

0800332c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800332c:	b480      	push	{r7}
 800332e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003330:	bf00      	nop
 8003332:	e7fd      	b.n	8003330 <BusFault_Handler+0x4>

08003334 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003334:	b480      	push	{r7}
 8003336:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003338:	bf00      	nop
 800333a:	e7fd      	b.n	8003338 <UsageFault_Handler+0x4>

0800333c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800333c:	b480      	push	{r7}
 800333e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003340:	bf00      	nop
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr

0800334a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800334a:	b480      	push	{r7}
 800334c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800334e:	bf00      	nop
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr

08003358 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003358:	b480      	push	{r7}
 800335a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800335c:	bf00      	nop
 800335e:	46bd      	mov	sp, r7
 8003360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003364:	4770      	bx	lr

08003366 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003366:	b580      	push	{r7, lr}
 8003368:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800336a:	f000 f99f 	bl	80036ac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800336e:	bf00      	nop
 8003370:	bd80      	pop	{r7, pc}
	...

08003374 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8003374:	b580      	push	{r7, lr}
 8003376:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_rx);
 8003378:	4802      	ldr	r0, [pc, #8]	@ (8003384 <DMA1_Stream0_IRQHandler+0x10>)
 800337a:	f000 fc85 	bl	8003c88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 800337e:	bf00      	nop
 8003380:	bd80      	pop	{r7, pc}
 8003382:	bf00      	nop
 8003384:	20000348 	.word	0x20000348

08003388 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8003388:	b580      	push	{r7, lr}
 800338a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c1_tx);
 800338c:	4802      	ldr	r0, [pc, #8]	@ (8003398 <DMA1_Stream1_IRQHandler+0x10>)
 800338e:	f000 fc7b 	bl	8003c88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 8003392:	bf00      	nop
 8003394:	bd80      	pop	{r7, pc}
 8003396:	bf00      	nop
 8003398:	200002e8 	.word	0x200002e8

0800339c <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt.
  */
void I2C1_EV_IRQHandler(void)
{
 800339c:	b580      	push	{r7, lr}
 800339e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80033a0:	4802      	ldr	r0, [pc, #8]	@ (80033ac <I2C1_EV_IRQHandler+0x10>)
 80033a2:	f002 f89f 	bl	80054e4 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80033a6:	bf00      	nop
 80033a8:	bd80      	pop	{r7, pc}
 80033aa:	bf00      	nop
 80033ac:	20000294 	.word	0x20000294

080033b0 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80033b0:	b580      	push	{r7, lr}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80033b4:	4802      	ldr	r0, [pc, #8]	@ (80033c0 <I2C1_ER_IRQHandler+0x10>)
 80033b6:	f002 fa06 	bl	80057c6 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80033ba:	bf00      	nop
 80033bc:	bd80      	pop	{r7, pc}
 80033be:	bf00      	nop
 80033c0:	20000294 	.word	0x20000294

080033c4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80033c4:	b580      	push	{r7, lr}
 80033c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80033c8:	4802      	ldr	r0, [pc, #8]	@ (80033d4 <USART1_IRQHandler+0x10>)
 80033ca:	f006 fb7d 	bl	8009ac8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80033ce:	bf00      	nop
 80033d0:	bd80      	pop	{r7, pc}
 80033d2:	bf00      	nop
 80033d4:	20000560 	.word	0x20000560

080033d8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 80033dc:	4802      	ldr	r0, [pc, #8]	@ (80033e8 <DMA2_Stream2_IRQHandler+0x10>)
 80033de:	f000 fc53 	bl	8003c88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 80033e2:	bf00      	nop
 80033e4:	bd80      	pop	{r7, pc}
 80033e6:	bf00      	nop
 80033e8:	200005f0 	.word	0x200005f0

080033ec <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 80033ec:	b580      	push	{r7, lr}
 80033ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_rx);
 80033f0:	4802      	ldr	r0, [pc, #8]	@ (80033fc <DMA2_Stream3_IRQHandler+0x10>)
 80033f2:	f000 fc49 	bl	8003c88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 80033f6:	bf00      	nop
 80033f8:	bd80      	pop	{r7, pc}
 80033fa:	bf00      	nop
 80033fc:	20000458 	.word	0x20000458

08003400 <DMA2_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA2 stream4 global interrupt.
  */
void DMA2_Stream4_IRQHandler(void)
{
 8003400:	b580      	push	{r7, lr}
 8003402:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream4_IRQn 0 */

  /* USER CODE END DMA2_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi5_tx);
 8003404:	4802      	ldr	r0, [pc, #8]	@ (8003410 <DMA2_Stream4_IRQHandler+0x10>)
 8003406:	f000 fc3f 	bl	8003c88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream4_IRQn 1 */

  /* USER CODE END DMA2_Stream4_IRQn 1 */
}
 800340a:	bf00      	nop
 800340c:	bd80      	pop	{r7, pc}
 800340e:	bf00      	nop
 8003410:	200004b8 	.word	0x200004b8

08003414 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8003414:	b580      	push	{r7, lr}
 8003416:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8003418:	4802      	ldr	r0, [pc, #8]	@ (8003424 <DMA2_Stream7_IRQHandler+0x10>)
 800341a:	f000 fc35 	bl	8003c88 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 800341e:	bf00      	nop
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	20000650 	.word	0x20000650

08003428 <SPI5_IRQHandler>:

/**
  * @brief This function handles SPI5 global interrupt.
  */
void SPI5_IRQHandler(void)
{
 8003428:	b580      	push	{r7, lr}
 800342a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI5_IRQn 0 */

  /* USER CODE END SPI5_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi5);
 800342c:	4802      	ldr	r0, [pc, #8]	@ (8003438 <SPI5_IRQHandler+0x10>)
 800342e:	f005 fb17 	bl	8008a60 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI5_IRQn 1 */

  /* USER CODE END SPI5_IRQn 1 */
}
 8003432:	bf00      	nop
 8003434:	bd80      	pop	{r7, pc}
 8003436:	bf00      	nop
 8003438:	20000400 	.word	0x20000400

0800343c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800343c:	b480      	push	{r7}
 800343e:	af00      	add	r7, sp, #0
  return 1;
 8003440:	2301      	movs	r3, #1
}
 8003442:	4618      	mov	r0, r3
 8003444:	46bd      	mov	sp, r7
 8003446:	f85d 7b04 	ldr.w	r7, [sp], #4
 800344a:	4770      	bx	lr

0800344c <_kill>:

int _kill(int pid, int sig)
{
 800344c:	b580      	push	{r7, lr}
 800344e:	b082      	sub	sp, #8
 8003450:	af00      	add	r7, sp, #0
 8003452:	6078      	str	r0, [r7, #4]
 8003454:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003456:	f00a fca7 	bl	800dda8 <__errno>
 800345a:	4603      	mov	r3, r0
 800345c:	2216      	movs	r2, #22
 800345e:	601a      	str	r2, [r3, #0]
  return -1;
 8003460:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003464:	4618      	mov	r0, r3
 8003466:	3708      	adds	r7, #8
 8003468:	46bd      	mov	sp, r7
 800346a:	bd80      	pop	{r7, pc}

0800346c <_exit>:

void _exit (int status)
{
 800346c:	b580      	push	{r7, lr}
 800346e:	b082      	sub	sp, #8
 8003470:	af00      	add	r7, sp, #0
 8003472:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8003474:	f04f 31ff 	mov.w	r1, #4294967295
 8003478:	6878      	ldr	r0, [r7, #4]
 800347a:	f7ff ffe7 	bl	800344c <_kill>
  while (1) {}    /* Make sure we hang here */
 800347e:	bf00      	nop
 8003480:	e7fd      	b.n	800347e <_exit+0x12>

08003482 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003482:	b580      	push	{r7, lr}
 8003484:	b086      	sub	sp, #24
 8003486:	af00      	add	r7, sp, #0
 8003488:	60f8      	str	r0, [r7, #12]
 800348a:	60b9      	str	r1, [r7, #8]
 800348c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800348e:	2300      	movs	r3, #0
 8003490:	617b      	str	r3, [r7, #20]
 8003492:	e00a      	b.n	80034aa <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8003494:	f3af 8000 	nop.w
 8003498:	4601      	mov	r1, r0
 800349a:	68bb      	ldr	r3, [r7, #8]
 800349c:	1c5a      	adds	r2, r3, #1
 800349e:	60ba      	str	r2, [r7, #8]
 80034a0:	b2ca      	uxtb	r2, r1
 80034a2:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034a4:	697b      	ldr	r3, [r7, #20]
 80034a6:	3301      	adds	r3, #1
 80034a8:	617b      	str	r3, [r7, #20]
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	687b      	ldr	r3, [r7, #4]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	dbf0      	blt.n	8003494 <_read+0x12>
  }

  return len;
 80034b2:	687b      	ldr	r3, [r7, #4]
}
 80034b4:	4618      	mov	r0, r3
 80034b6:	3718      	adds	r7, #24
 80034b8:	46bd      	mov	sp, r7
 80034ba:	bd80      	pop	{r7, pc}

080034bc <_close>:
  }
  return len;
}

int _close(int file)
{
 80034bc:	b480      	push	{r7}
 80034be:	b083      	sub	sp, #12
 80034c0:	af00      	add	r7, sp, #0
 80034c2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80034c4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80034c8:	4618      	mov	r0, r3
 80034ca:	370c      	adds	r7, #12
 80034cc:	46bd      	mov	sp, r7
 80034ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d2:	4770      	bx	lr

080034d4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80034d4:	b480      	push	{r7}
 80034d6:	b083      	sub	sp, #12
 80034d8:	af00      	add	r7, sp, #0
 80034da:	6078      	str	r0, [r7, #4]
 80034dc:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80034de:	683b      	ldr	r3, [r7, #0]
 80034e0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80034e4:	605a      	str	r2, [r3, #4]
  return 0;
 80034e6:	2300      	movs	r3, #0
}
 80034e8:	4618      	mov	r0, r3
 80034ea:	370c      	adds	r7, #12
 80034ec:	46bd      	mov	sp, r7
 80034ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034f2:	4770      	bx	lr

080034f4 <_isatty>:

int _isatty(int file)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b083      	sub	sp, #12
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80034fc:	2301      	movs	r3, #1
}
 80034fe:	4618      	mov	r0, r3
 8003500:	370c      	adds	r7, #12
 8003502:	46bd      	mov	sp, r7
 8003504:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003508:	4770      	bx	lr

0800350a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800350a:	b480      	push	{r7}
 800350c:	b085      	sub	sp, #20
 800350e:	af00      	add	r7, sp, #0
 8003510:	60f8      	str	r0, [r7, #12]
 8003512:	60b9      	str	r1, [r7, #8]
 8003514:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003516:	2300      	movs	r3, #0
}
 8003518:	4618      	mov	r0, r3
 800351a:	3714      	adds	r7, #20
 800351c:	46bd      	mov	sp, r7
 800351e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003522:	4770      	bx	lr

08003524 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003524:	b580      	push	{r7, lr}
 8003526:	b086      	sub	sp, #24
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800352c:	4a14      	ldr	r2, [pc, #80]	@ (8003580 <_sbrk+0x5c>)
 800352e:	4b15      	ldr	r3, [pc, #84]	@ (8003584 <_sbrk+0x60>)
 8003530:	1ad3      	subs	r3, r2, r3
 8003532:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003538:	4b13      	ldr	r3, [pc, #76]	@ (8003588 <_sbrk+0x64>)
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	2b00      	cmp	r3, #0
 800353e:	d102      	bne.n	8003546 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003540:	4b11      	ldr	r3, [pc, #68]	@ (8003588 <_sbrk+0x64>)
 8003542:	4a12      	ldr	r2, [pc, #72]	@ (800358c <_sbrk+0x68>)
 8003544:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003546:	4b10      	ldr	r3, [pc, #64]	@ (8003588 <_sbrk+0x64>)
 8003548:	681a      	ldr	r2, [r3, #0]
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	4413      	add	r3, r2
 800354e:	693a      	ldr	r2, [r7, #16]
 8003550:	429a      	cmp	r2, r3
 8003552:	d207      	bcs.n	8003564 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003554:	f00a fc28 	bl	800dda8 <__errno>
 8003558:	4603      	mov	r3, r0
 800355a:	220c      	movs	r2, #12
 800355c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800355e:	f04f 33ff 	mov.w	r3, #4294967295
 8003562:	e009      	b.n	8003578 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003564:	4b08      	ldr	r3, [pc, #32]	@ (8003588 <_sbrk+0x64>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800356a:	4b07      	ldr	r3, [pc, #28]	@ (8003588 <_sbrk+0x64>)
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	4413      	add	r3, r2
 8003572:	4a05      	ldr	r2, [pc, #20]	@ (8003588 <_sbrk+0x64>)
 8003574:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003576:	68fb      	ldr	r3, [r7, #12]
}
 8003578:	4618      	mov	r0, r3
 800357a:	3718      	adds	r7, #24
 800357c:	46bd      	mov	sp, r7
 800357e:	bd80      	pop	{r7, pc}
 8003580:	20020000 	.word	0x20020000
 8003584:	00000400 	.word	0x00000400
 8003588:	200009dc 	.word	0x200009dc
 800358c:	20000b30 	.word	0x20000b30

08003590 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8003590:	b480      	push	{r7}
 8003592:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8003594:	4b06      	ldr	r3, [pc, #24]	@ (80035b0 <SystemInit+0x20>)
 8003596:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800359a:	4a05      	ldr	r2, [pc, #20]	@ (80035b0 <SystemInit+0x20>)
 800359c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80035a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035a4:	bf00      	nop
 80035a6:	46bd      	mov	sp, r7
 80035a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ac:	4770      	bx	lr
 80035ae:	bf00      	nop
 80035b0:	e000ed00 	.word	0xe000ed00

080035b4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80035b4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80035ec <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80035b8:	f7ff ffea 	bl	8003590 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80035bc:	480c      	ldr	r0, [pc, #48]	@ (80035f0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80035be:	490d      	ldr	r1, [pc, #52]	@ (80035f4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80035c0:	4a0d      	ldr	r2, [pc, #52]	@ (80035f8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80035c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80035c4:	e002      	b.n	80035cc <LoopCopyDataInit>

080035c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80035c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80035c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80035ca:	3304      	adds	r3, #4

080035cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80035cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80035ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80035d0:	d3f9      	bcc.n	80035c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80035d2:	4a0a      	ldr	r2, [pc, #40]	@ (80035fc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80035d4:	4c0a      	ldr	r4, [pc, #40]	@ (8003600 <LoopFillZerobss+0x22>)
  movs r3, #0
 80035d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80035d8:	e001      	b.n	80035de <LoopFillZerobss>

080035da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80035da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80035dc:	3204      	adds	r2, #4

080035de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80035de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80035e0:	d3fb      	bcc.n	80035da <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80035e2:	f00a fbe7 	bl	800ddb4 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80035e6:	f7fd fda5 	bl	8001134 <main>
  bx  lr    
 80035ea:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80035ec:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80035f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80035f4:	20000278 	.word	0x20000278
  ldr r2, =_sidata
 80035f8:	08011d80 	.word	0x08011d80
  ldr r2, =_sbss
 80035fc:	20000278 	.word	0x20000278
  ldr r4, =_ebss
 8003600:	20000b30 	.word	0x20000b30

08003604 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003604:	e7fe      	b.n	8003604 <ADC_IRQHandler>
	...

08003608 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003608:	b580      	push	{r7, lr}
 800360a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800360c:	4b0e      	ldr	r3, [pc, #56]	@ (8003648 <HAL_Init+0x40>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	4a0d      	ldr	r2, [pc, #52]	@ (8003648 <HAL_Init+0x40>)
 8003612:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003616:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003618:	4b0b      	ldr	r3, [pc, #44]	@ (8003648 <HAL_Init+0x40>)
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	4a0a      	ldr	r2, [pc, #40]	@ (8003648 <HAL_Init+0x40>)
 800361e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003622:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003624:	4b08      	ldr	r3, [pc, #32]	@ (8003648 <HAL_Init+0x40>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a07      	ldr	r2, [pc, #28]	@ (8003648 <HAL_Init+0x40>)
 800362a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800362e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003630:	2003      	movs	r0, #3
 8003632:	f000 f94f 	bl	80038d4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003636:	2000      	movs	r0, #0
 8003638:	f000 f808 	bl	800364c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800363c:	f7ff faf0 	bl	8002c20 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003640:	2300      	movs	r3, #0
}
 8003642:	4618      	mov	r0, r3
 8003644:	bd80      	pop	{r7, pc}
 8003646:	bf00      	nop
 8003648:	40023c00 	.word	0x40023c00

0800364c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800364c:	b580      	push	{r7, lr}
 800364e:	b082      	sub	sp, #8
 8003650:	af00      	add	r7, sp, #0
 8003652:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003654:	4b12      	ldr	r3, [pc, #72]	@ (80036a0 <HAL_InitTick+0x54>)
 8003656:	681a      	ldr	r2, [r3, #0]
 8003658:	4b12      	ldr	r3, [pc, #72]	@ (80036a4 <HAL_InitTick+0x58>)
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	4619      	mov	r1, r3
 800365e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003662:	fbb3 f3f1 	udiv	r3, r3, r1
 8003666:	fbb2 f3f3 	udiv	r3, r2, r3
 800366a:	4618      	mov	r0, r3
 800366c:	f000 f967 	bl	800393e <HAL_SYSTICK_Config>
 8003670:	4603      	mov	r3, r0
 8003672:	2b00      	cmp	r3, #0
 8003674:	d001      	beq.n	800367a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003676:	2301      	movs	r3, #1
 8003678:	e00e      	b.n	8003698 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2b0f      	cmp	r3, #15
 800367e:	d80a      	bhi.n	8003696 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003680:	2200      	movs	r2, #0
 8003682:	6879      	ldr	r1, [r7, #4]
 8003684:	f04f 30ff 	mov.w	r0, #4294967295
 8003688:	f000 f92f 	bl	80038ea <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800368c:	4a06      	ldr	r2, [pc, #24]	@ (80036a8 <HAL_InitTick+0x5c>)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003692:	2300      	movs	r3, #0
 8003694:	e000      	b.n	8003698 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003696:	2301      	movs	r3, #1
}
 8003698:	4618      	mov	r0, r3
 800369a:	3708      	adds	r7, #8
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	200000a4 	.word	0x200000a4
 80036a4:	200000ac 	.word	0x200000ac
 80036a8:	200000a8 	.word	0x200000a8

080036ac <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80036ac:	b480      	push	{r7}
 80036ae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80036b0:	4b06      	ldr	r3, [pc, #24]	@ (80036cc <HAL_IncTick+0x20>)
 80036b2:	781b      	ldrb	r3, [r3, #0]
 80036b4:	461a      	mov	r2, r3
 80036b6:	4b06      	ldr	r3, [pc, #24]	@ (80036d0 <HAL_IncTick+0x24>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	4413      	add	r3, r2
 80036bc:	4a04      	ldr	r2, [pc, #16]	@ (80036d0 <HAL_IncTick+0x24>)
 80036be:	6013      	str	r3, [r2, #0]
}
 80036c0:	bf00      	nop
 80036c2:	46bd      	mov	sp, r7
 80036c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c8:	4770      	bx	lr
 80036ca:	bf00      	nop
 80036cc:	200000ac 	.word	0x200000ac
 80036d0:	200009e0 	.word	0x200009e0

080036d4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80036d4:	b480      	push	{r7}
 80036d6:	af00      	add	r7, sp, #0
  return uwTick;
 80036d8:	4b03      	ldr	r3, [pc, #12]	@ (80036e8 <HAL_GetTick+0x14>)
 80036da:	681b      	ldr	r3, [r3, #0]
}
 80036dc:	4618      	mov	r0, r3
 80036de:	46bd      	mov	sp, r7
 80036e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e4:	4770      	bx	lr
 80036e6:	bf00      	nop
 80036e8:	200009e0 	.word	0x200009e0

080036ec <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80036ec:	b580      	push	{r7, lr}
 80036ee:	b084      	sub	sp, #16
 80036f0:	af00      	add	r7, sp, #0
 80036f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80036f4:	f7ff ffee 	bl	80036d4 <HAL_GetTick>
 80036f8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003704:	d005      	beq.n	8003712 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003706:	4b0a      	ldr	r3, [pc, #40]	@ (8003730 <HAL_Delay+0x44>)
 8003708:	781b      	ldrb	r3, [r3, #0]
 800370a:	461a      	mov	r2, r3
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	4413      	add	r3, r2
 8003710:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003712:	bf00      	nop
 8003714:	f7ff ffde 	bl	80036d4 <HAL_GetTick>
 8003718:	4602      	mov	r2, r0
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	1ad3      	subs	r3, r2, r3
 800371e:	68fa      	ldr	r2, [r7, #12]
 8003720:	429a      	cmp	r2, r3
 8003722:	d8f7      	bhi.n	8003714 <HAL_Delay+0x28>
  {
  }
}
 8003724:	bf00      	nop
 8003726:	bf00      	nop
 8003728:	3710      	adds	r7, #16
 800372a:	46bd      	mov	sp, r7
 800372c:	bd80      	pop	{r7, pc}
 800372e:	bf00      	nop
 8003730:	200000ac 	.word	0x200000ac

08003734 <__NVIC_SetPriorityGrouping>:
{
 8003734:	b480      	push	{r7}
 8003736:	b085      	sub	sp, #20
 8003738:	af00      	add	r7, sp, #0
 800373a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f003 0307 	and.w	r3, r3, #7
 8003742:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003744:	4b0c      	ldr	r3, [pc, #48]	@ (8003778 <__NVIC_SetPriorityGrouping+0x44>)
 8003746:	68db      	ldr	r3, [r3, #12]
 8003748:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800374a:	68ba      	ldr	r2, [r7, #8]
 800374c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003750:	4013      	ands	r3, r2
 8003752:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003758:	68bb      	ldr	r3, [r7, #8]
 800375a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800375c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003760:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003764:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003766:	4a04      	ldr	r2, [pc, #16]	@ (8003778 <__NVIC_SetPriorityGrouping+0x44>)
 8003768:	68bb      	ldr	r3, [r7, #8]
 800376a:	60d3      	str	r3, [r2, #12]
}
 800376c:	bf00      	nop
 800376e:	3714      	adds	r7, #20
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr
 8003778:	e000ed00 	.word	0xe000ed00

0800377c <__NVIC_GetPriorityGrouping>:
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003780:	4b04      	ldr	r3, [pc, #16]	@ (8003794 <__NVIC_GetPriorityGrouping+0x18>)
 8003782:	68db      	ldr	r3, [r3, #12]
 8003784:	0a1b      	lsrs	r3, r3, #8
 8003786:	f003 0307 	and.w	r3, r3, #7
}
 800378a:	4618      	mov	r0, r3
 800378c:	46bd      	mov	sp, r7
 800378e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003792:	4770      	bx	lr
 8003794:	e000ed00 	.word	0xe000ed00

08003798 <__NVIC_EnableIRQ>:
{
 8003798:	b480      	push	{r7}
 800379a:	b083      	sub	sp, #12
 800379c:	af00      	add	r7, sp, #0
 800379e:	4603      	mov	r3, r0
 80037a0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	db0b      	blt.n	80037c2 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037aa:	79fb      	ldrb	r3, [r7, #7]
 80037ac:	f003 021f 	and.w	r2, r3, #31
 80037b0:	4907      	ldr	r1, [pc, #28]	@ (80037d0 <__NVIC_EnableIRQ+0x38>)
 80037b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037b6:	095b      	lsrs	r3, r3, #5
 80037b8:	2001      	movs	r0, #1
 80037ba:	fa00 f202 	lsl.w	r2, r0, r2
 80037be:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80037c2:	bf00      	nop
 80037c4:	370c      	adds	r7, #12
 80037c6:	46bd      	mov	sp, r7
 80037c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037cc:	4770      	bx	lr
 80037ce:	bf00      	nop
 80037d0:	e000e100 	.word	0xe000e100

080037d4 <__NVIC_SetPriority>:
{
 80037d4:	b480      	push	{r7}
 80037d6:	b083      	sub	sp, #12
 80037d8:	af00      	add	r7, sp, #0
 80037da:	4603      	mov	r3, r0
 80037dc:	6039      	str	r1, [r7, #0]
 80037de:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	db0a      	blt.n	80037fe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037e8:	683b      	ldr	r3, [r7, #0]
 80037ea:	b2da      	uxtb	r2, r3
 80037ec:	490c      	ldr	r1, [pc, #48]	@ (8003820 <__NVIC_SetPriority+0x4c>)
 80037ee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f2:	0112      	lsls	r2, r2, #4
 80037f4:	b2d2      	uxtb	r2, r2
 80037f6:	440b      	add	r3, r1
 80037f8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 80037fc:	e00a      	b.n	8003814 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037fe:	683b      	ldr	r3, [r7, #0]
 8003800:	b2da      	uxtb	r2, r3
 8003802:	4908      	ldr	r1, [pc, #32]	@ (8003824 <__NVIC_SetPriority+0x50>)
 8003804:	79fb      	ldrb	r3, [r7, #7]
 8003806:	f003 030f 	and.w	r3, r3, #15
 800380a:	3b04      	subs	r3, #4
 800380c:	0112      	lsls	r2, r2, #4
 800380e:	b2d2      	uxtb	r2, r2
 8003810:	440b      	add	r3, r1
 8003812:	761a      	strb	r2, [r3, #24]
}
 8003814:	bf00      	nop
 8003816:	370c      	adds	r7, #12
 8003818:	46bd      	mov	sp, r7
 800381a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800381e:	4770      	bx	lr
 8003820:	e000e100 	.word	0xe000e100
 8003824:	e000ed00 	.word	0xe000ed00

08003828 <NVIC_EncodePriority>:
{
 8003828:	b480      	push	{r7}
 800382a:	b089      	sub	sp, #36	@ 0x24
 800382c:	af00      	add	r7, sp, #0
 800382e:	60f8      	str	r0, [r7, #12]
 8003830:	60b9      	str	r1, [r7, #8]
 8003832:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	f003 0307 	and.w	r3, r3, #7
 800383a:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800383c:	69fb      	ldr	r3, [r7, #28]
 800383e:	f1c3 0307 	rsb	r3, r3, #7
 8003842:	2b04      	cmp	r3, #4
 8003844:	bf28      	it	cs
 8003846:	2304      	movcs	r3, #4
 8003848:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800384a:	69fb      	ldr	r3, [r7, #28]
 800384c:	3304      	adds	r3, #4
 800384e:	2b06      	cmp	r3, #6
 8003850:	d902      	bls.n	8003858 <NVIC_EncodePriority+0x30>
 8003852:	69fb      	ldr	r3, [r7, #28]
 8003854:	3b03      	subs	r3, #3
 8003856:	e000      	b.n	800385a <NVIC_EncodePriority+0x32>
 8003858:	2300      	movs	r3, #0
 800385a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800385c:	f04f 32ff 	mov.w	r2, #4294967295
 8003860:	69bb      	ldr	r3, [r7, #24]
 8003862:	fa02 f303 	lsl.w	r3, r2, r3
 8003866:	43da      	mvns	r2, r3
 8003868:	68bb      	ldr	r3, [r7, #8]
 800386a:	401a      	ands	r2, r3
 800386c:	697b      	ldr	r3, [r7, #20]
 800386e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003870:	f04f 31ff 	mov.w	r1, #4294967295
 8003874:	697b      	ldr	r3, [r7, #20]
 8003876:	fa01 f303 	lsl.w	r3, r1, r3
 800387a:	43d9      	mvns	r1, r3
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003880:	4313      	orrs	r3, r2
}
 8003882:	4618      	mov	r0, r3
 8003884:	3724      	adds	r7, #36	@ 0x24
 8003886:	46bd      	mov	sp, r7
 8003888:	f85d 7b04 	ldr.w	r7, [sp], #4
 800388c:	4770      	bx	lr
	...

08003890 <SysTick_Config>:
{
 8003890:	b580      	push	{r7, lr}
 8003892:	b082      	sub	sp, #8
 8003894:	af00      	add	r7, sp, #0
 8003896:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	3b01      	subs	r3, #1
 800389c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80038a0:	d301      	bcc.n	80038a6 <SysTick_Config+0x16>
    return (1UL);                                                   /* Reload value impossible */
 80038a2:	2301      	movs	r3, #1
 80038a4:	e00f      	b.n	80038c6 <SysTick_Config+0x36>
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80038a6:	4a0a      	ldr	r2, [pc, #40]	@ (80038d0 <SysTick_Config+0x40>)
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	3b01      	subs	r3, #1
 80038ac:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80038ae:	210f      	movs	r1, #15
 80038b0:	f04f 30ff 	mov.w	r0, #4294967295
 80038b4:	f7ff ff8e 	bl	80037d4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80038b8:	4b05      	ldr	r3, [pc, #20]	@ (80038d0 <SysTick_Config+0x40>)
 80038ba:	2200      	movs	r2, #0
 80038bc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80038be:	4b04      	ldr	r3, [pc, #16]	@ (80038d0 <SysTick_Config+0x40>)
 80038c0:	2207      	movs	r2, #7
 80038c2:	601a      	str	r2, [r3, #0]
  return (0UL);                                                     /* Function successful */
 80038c4:	2300      	movs	r3, #0
}
 80038c6:	4618      	mov	r0, r3
 80038c8:	3708      	adds	r7, #8
 80038ca:	46bd      	mov	sp, r7
 80038cc:	bd80      	pop	{r7, pc}
 80038ce:	bf00      	nop
 80038d0:	e000e010 	.word	0xe000e010

080038d4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80038d4:	b580      	push	{r7, lr}
 80038d6:	b082      	sub	sp, #8
 80038d8:	af00      	add	r7, sp, #0
 80038da:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80038dc:	6878      	ldr	r0, [r7, #4]
 80038de:	f7ff ff29 	bl	8003734 <__NVIC_SetPriorityGrouping>
}
 80038e2:	bf00      	nop
 80038e4:	3708      	adds	r7, #8
 80038e6:	46bd      	mov	sp, r7
 80038e8:	bd80      	pop	{r7, pc}

080038ea <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80038ea:	b580      	push	{r7, lr}
 80038ec:	b086      	sub	sp, #24
 80038ee:	af00      	add	r7, sp, #0
 80038f0:	4603      	mov	r3, r0
 80038f2:	60b9      	str	r1, [r7, #8]
 80038f4:	607a      	str	r2, [r7, #4]
 80038f6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80038f8:	2300      	movs	r3, #0
 80038fa:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80038fc:	f7ff ff3e 	bl	800377c <__NVIC_GetPriorityGrouping>
 8003900:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8003902:	687a      	ldr	r2, [r7, #4]
 8003904:	68b9      	ldr	r1, [r7, #8]
 8003906:	6978      	ldr	r0, [r7, #20]
 8003908:	f7ff ff8e 	bl	8003828 <NVIC_EncodePriority>
 800390c:	4602      	mov	r2, r0
 800390e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003912:	4611      	mov	r1, r2
 8003914:	4618      	mov	r0, r3
 8003916:	f7ff ff5d 	bl	80037d4 <__NVIC_SetPriority>
}
 800391a:	bf00      	nop
 800391c:	3718      	adds	r7, #24
 800391e:	46bd      	mov	sp, r7
 8003920:	bd80      	pop	{r7, pc}

08003922 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003922:	b580      	push	{r7, lr}
 8003924:	b082      	sub	sp, #8
 8003926:	af00      	add	r7, sp, #0
 8003928:	4603      	mov	r3, r0
 800392a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800392c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003930:	4618      	mov	r0, r3
 8003932:	f7ff ff31 	bl	8003798 <__NVIC_EnableIRQ>
}
 8003936:	bf00      	nop
 8003938:	3708      	adds	r7, #8
 800393a:	46bd      	mov	sp, r7
 800393c:	bd80      	pop	{r7, pc}

0800393e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800393e:	b580      	push	{r7, lr}
 8003940:	b082      	sub	sp, #8
 8003942:	af00      	add	r7, sp, #0
 8003944:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003946:	6878      	ldr	r0, [r7, #4]
 8003948:	f7ff ffa2 	bl	8003890 <SysTick_Config>
 800394c:	4603      	mov	r3, r0
}
 800394e:	4618      	mov	r0, r3
 8003950:	3708      	adds	r7, #8
 8003952:	46bd      	mov	sp, r7
 8003954:	bd80      	pop	{r7, pc}
	...

08003958 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003958:	b580      	push	{r7, lr}
 800395a:	b086      	sub	sp, #24
 800395c:	af00      	add	r7, sp, #0
 800395e:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003960:	2300      	movs	r3, #0
 8003962:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003964:	f7ff feb6 	bl	80036d4 <HAL_GetTick>
 8003968:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d101      	bne.n	8003974 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003970:	2301      	movs	r3, #1
 8003972:	e099      	b.n	8003aa8 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	2202      	movs	r2, #2
 8003978:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2200      	movs	r2, #0
 8003980:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003984:	687b      	ldr	r3, [r7, #4]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	681a      	ldr	r2, [r3, #0]
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f022 0201 	bic.w	r2, r2, #1
 8003992:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003994:	e00f      	b.n	80039b6 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003996:	f7ff fe9d 	bl	80036d4 <HAL_GetTick>
 800399a:	4602      	mov	r2, r0
 800399c:	693b      	ldr	r3, [r7, #16]
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	2b05      	cmp	r3, #5
 80039a2:	d908      	bls.n	80039b6 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	2220      	movs	r2, #32
 80039a8:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	2203      	movs	r2, #3
 80039ae:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80039b2:	2303      	movs	r3, #3
 80039b4:	e078      	b.n	8003aa8 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	681b      	ldr	r3, [r3, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f003 0301 	and.w	r3, r3, #1
 80039c0:	2b00      	cmp	r3, #0
 80039c2:	d1e8      	bne.n	8003996 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681b      	ldr	r3, [r3, #0]
 80039ca:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80039cc:	697a      	ldr	r2, [r7, #20]
 80039ce:	4b38      	ldr	r3, [pc, #224]	@ (8003ab0 <HAL_DMA_Init+0x158>)
 80039d0:	4013      	ands	r3, r2
 80039d2:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685a      	ldr	r2, [r3, #4]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	689b      	ldr	r3, [r3, #8]
 80039dc:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80039e2:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	691b      	ldr	r3, [r3, #16]
 80039e8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80039ee:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	699b      	ldr	r3, [r3, #24]
 80039f4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80039fa:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80039fc:	687b      	ldr	r3, [r7, #4]
 80039fe:	6a1b      	ldr	r3, [r3, #32]
 8003a00:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8003a02:	697a      	ldr	r2, [r7, #20]
 8003a04:	4313      	orrs	r3, r2
 8003a06:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a0c:	2b04      	cmp	r3, #4
 8003a0e:	d107      	bne.n	8003a20 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a18:	4313      	orrs	r3, r2
 8003a1a:	697a      	ldr	r2, [r7, #20]
 8003a1c:	4313      	orrs	r3, r2
 8003a1e:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	681b      	ldr	r3, [r3, #0]
 8003a24:	697a      	ldr	r2, [r7, #20]
 8003a26:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	681b      	ldr	r3, [r3, #0]
 8003a2c:	695b      	ldr	r3, [r3, #20]
 8003a2e:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	f023 0307 	bic.w	r3, r3, #7
 8003a36:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003a38:	687b      	ldr	r3, [r7, #4]
 8003a3a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a3c:	697a      	ldr	r2, [r7, #20]
 8003a3e:	4313      	orrs	r3, r2
 8003a40:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a46:	2b04      	cmp	r3, #4
 8003a48:	d117      	bne.n	8003a7a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a4e:	697a      	ldr	r2, [r7, #20]
 8003a50:	4313      	orrs	r3, r2
 8003a52:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d00e      	beq.n	8003a7a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003a5c:	6878      	ldr	r0, [r7, #4]
 8003a5e:	f000 fb1b 	bl	8004098 <DMA_CheckFifoParam>
 8003a62:	4603      	mov	r3, r0
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d008      	beq.n	8003a7a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	2240      	movs	r2, #64	@ 0x40
 8003a6c:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	2201      	movs	r2, #1
 8003a72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8003a76:	2301      	movs	r3, #1
 8003a78:	e016      	b.n	8003aa8 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	697a      	ldr	r2, [r7, #20]
 8003a80:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003a82:	6878      	ldr	r0, [r7, #4]
 8003a84:	f000 fad2 	bl	800402c <DMA_CalcBaseAndBitshift>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a90:	223f      	movs	r2, #63	@ 0x3f
 8003a92:	409a      	lsls	r2, r3
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2201      	movs	r2, #1
 8003aa2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	3718      	adds	r7, #24
 8003aac:	46bd      	mov	sp, r7
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	f010803f 	.word	0xf010803f

08003ab4 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b086      	sub	sp, #24
 8003ab8:	af00      	add	r7, sp, #0
 8003aba:	60f8      	str	r0, [r7, #12]
 8003abc:	60b9      	str	r1, [r7, #8]
 8003abe:	607a      	str	r2, [r7, #4]
 8003ac0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003ac2:	2300      	movs	r3, #0
 8003ac4:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003aca:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8003ad2:	2b01      	cmp	r3, #1
 8003ad4:	d101      	bne.n	8003ada <HAL_DMA_Start_IT+0x26>
 8003ad6:	2302      	movs	r3, #2
 8003ad8:	e040      	b.n	8003b5c <HAL_DMA_Start_IT+0xa8>
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2201      	movs	r2, #1
 8003ade:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 8003ae2:	68fb      	ldr	r3, [r7, #12]
 8003ae4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003ae8:	b2db      	uxtb	r3, r3
 8003aea:	2b01      	cmp	r3, #1
 8003aec:	d12f      	bne.n	8003b4e <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	2202      	movs	r2, #2
 8003af2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	2200      	movs	r2, #0
 8003afa:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	687a      	ldr	r2, [r7, #4]
 8003b00:	68b9      	ldr	r1, [r7, #8]
 8003b02:	68f8      	ldr	r0, [r7, #12]
 8003b04:	f000 fa64 	bl	8003fd0 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b08:	68fb      	ldr	r3, [r7, #12]
 8003b0a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b0c:	223f      	movs	r2, #63	@ 0x3f
 8003b0e:	409a      	lsls	r2, r3
 8003b10:	693b      	ldr	r3, [r7, #16]
 8003b12:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8003b14:	68fb      	ldr	r3, [r7, #12]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	681a      	ldr	r2, [r3, #0]
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	681b      	ldr	r3, [r3, #0]
 8003b1e:	f042 0216 	orr.w	r2, r2, #22
 8003b22:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b28:	2b00      	cmp	r3, #0
 8003b2a:	d007      	beq.n	8003b3c <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003b2c:	68fb      	ldr	r3, [r7, #12]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	681a      	ldr	r2, [r3, #0]
 8003b32:	68fb      	ldr	r3, [r7, #12]
 8003b34:	681b      	ldr	r3, [r3, #0]
 8003b36:	f042 0208 	orr.w	r2, r2, #8
 8003b3a:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	681b      	ldr	r3, [r3, #0]
 8003b40:	681a      	ldr	r2, [r3, #0]
 8003b42:	68fb      	ldr	r3, [r7, #12]
 8003b44:	681b      	ldr	r3, [r3, #0]
 8003b46:	f042 0201 	orr.w	r2, r2, #1
 8003b4a:	601a      	str	r2, [r3, #0]
 8003b4c:	e005      	b.n	8003b5a <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003b4e:	68fb      	ldr	r3, [r7, #12]
 8003b50:	2200      	movs	r2, #0
 8003b52:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003b56:	2302      	movs	r3, #2
 8003b58:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003b5a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b5c:	4618      	mov	r0, r3
 8003b5e:	3718      	adds	r7, #24
 8003b60:	46bd      	mov	sp, r7
 8003b62:	bd80      	pop	{r7, pc}

08003b64 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003b64:	b580      	push	{r7, lr}
 8003b66:	b084      	sub	sp, #16
 8003b68:	af00      	add	r7, sp, #0
 8003b6a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b70:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003b72:	f7ff fdaf 	bl	80036d4 <HAL_GetTick>
 8003b76:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003b7e:	b2db      	uxtb	r3, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d008      	beq.n	8003b96 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	2280      	movs	r2, #128	@ 0x80
 8003b88:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003b8a:	687b      	ldr	r3, [r7, #4]
 8003b8c:	2200      	movs	r2, #0
 8003b8e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003b92:	2301      	movs	r3, #1
 8003b94:	e052      	b.n	8003c3c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	681b      	ldr	r3, [r3, #0]
 8003b9a:	681a      	ldr	r2, [r3, #0]
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	f022 0216 	bic.w	r2, r2, #22
 8003ba4:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	695a      	ldr	r2, [r3, #20]
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003bb4:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bba:	2b00      	cmp	r3, #0
 8003bbc:	d103      	bne.n	8003bc6 <HAL_DMA_Abort+0x62>
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d007      	beq.n	8003bd6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	681a      	ldr	r2, [r3, #0]
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f022 0208 	bic.w	r2, r2, #8
 8003bd4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	681a      	ldr	r2, [r3, #0]
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	f022 0201 	bic.w	r2, r2, #1
 8003be4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003be6:	e013      	b.n	8003c10 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003be8:	f7ff fd74 	bl	80036d4 <HAL_GetTick>
 8003bec:	4602      	mov	r2, r0
 8003bee:	68bb      	ldr	r3, [r7, #8]
 8003bf0:	1ad3      	subs	r3, r2, r3
 8003bf2:	2b05      	cmp	r3, #5
 8003bf4:	d90c      	bls.n	8003c10 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	2220      	movs	r2, #32
 8003bfa:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003bfc:	687b      	ldr	r3, [r7, #4]
 8003bfe:	2203      	movs	r2, #3
 8003c00:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	2200      	movs	r2, #0
 8003c08:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8003c0c:	2303      	movs	r3, #3
 8003c0e:	e015      	b.n	8003c3c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	681b      	ldr	r3, [r3, #0]
 8003c14:	681b      	ldr	r3, [r3, #0]
 8003c16:	f003 0301 	and.w	r3, r3, #1
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d1e4      	bne.n	8003be8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003c1e:	687b      	ldr	r3, [r7, #4]
 8003c20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c22:	223f      	movs	r2, #63	@ 0x3f
 8003c24:	409a      	lsls	r2, r3
 8003c26:	68fb      	ldr	r3, [r7, #12]
 8003c28:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	2201      	movs	r2, #1
 8003c2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003c32:	687b      	ldr	r3, [r7, #4]
 8003c34:	2200      	movs	r2, #0
 8003c36:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 8003c3a:	2300      	movs	r3, #0
}
 8003c3c:	4618      	mov	r0, r3
 8003c3e:	3710      	adds	r7, #16
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}

08003c44 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c52:	b2db      	uxtb	r3, r3
 8003c54:	2b02      	cmp	r3, #2
 8003c56:	d004      	beq.n	8003c62 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2280      	movs	r2, #128	@ 0x80
 8003c5c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8003c5e:	2301      	movs	r3, #1
 8003c60:	e00c      	b.n	8003c7c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2205      	movs	r2, #5
 8003c66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	681a      	ldr	r2, [r3, #0]
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	f022 0201 	bic.w	r2, r2, #1
 8003c78:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003c7a:	2300      	movs	r3, #0
}
 8003c7c:	4618      	mov	r0, r3
 8003c7e:	370c      	adds	r7, #12
 8003c80:	46bd      	mov	sp, r7
 8003c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c86:	4770      	bx	lr

08003c88 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003c88:	b580      	push	{r7, lr}
 8003c8a:	b086      	sub	sp, #24
 8003c8c:	af00      	add	r7, sp, #0
 8003c8e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003c90:	2300      	movs	r3, #0
 8003c92:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003c94:	4b8e      	ldr	r3, [pc, #568]	@ (8003ed0 <HAL_DMA_IRQHandler+0x248>)
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	4a8e      	ldr	r2, [pc, #568]	@ (8003ed4 <HAL_DMA_IRQHandler+0x24c>)
 8003c9a:	fba2 2303 	umull	r2, r3, r2, r3
 8003c9e:	0a9b      	lsrs	r3, r3, #10
 8003ca0:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003ca6:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003ca8:	693b      	ldr	r3, [r7, #16]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cb2:	2208      	movs	r2, #8
 8003cb4:	409a      	lsls	r2, r3
 8003cb6:	68fb      	ldr	r3, [r7, #12]
 8003cb8:	4013      	ands	r3, r2
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d01a      	beq.n	8003cf4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	681b      	ldr	r3, [r3, #0]
 8003cc4:	f003 0304 	and.w	r3, r3, #4
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d013      	beq.n	8003cf4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	681a      	ldr	r2, [r3, #0]
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	681b      	ldr	r3, [r3, #0]
 8003cd6:	f022 0204 	bic.w	r2, r2, #4
 8003cda:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003ce0:	2208      	movs	r2, #8
 8003ce2:	409a      	lsls	r2, r3
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003cec:	f043 0201 	orr.w	r2, r3, #1
 8003cf0:	687b      	ldr	r3, [r7, #4]
 8003cf2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cf8:	2201      	movs	r2, #1
 8003cfa:	409a      	lsls	r2, r3
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	4013      	ands	r3, r2
 8003d00:	2b00      	cmp	r3, #0
 8003d02:	d012      	beq.n	8003d2a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	695b      	ldr	r3, [r3, #20]
 8003d0a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d00b      	beq.n	8003d2a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d16:	2201      	movs	r2, #1
 8003d18:	409a      	lsls	r2, r3
 8003d1a:	693b      	ldr	r3, [r7, #16]
 8003d1c:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d22:	f043 0202 	orr.w	r2, r3, #2
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d2e:	2204      	movs	r2, #4
 8003d30:	409a      	lsls	r2, r3
 8003d32:	68fb      	ldr	r3, [r7, #12]
 8003d34:	4013      	ands	r3, r2
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d012      	beq.n	8003d60 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	f003 0302 	and.w	r3, r3, #2
 8003d44:	2b00      	cmp	r3, #0
 8003d46:	d00b      	beq.n	8003d60 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d4c:	2204      	movs	r2, #4
 8003d4e:	409a      	lsls	r2, r3
 8003d50:	693b      	ldr	r3, [r7, #16]
 8003d52:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d58:	f043 0204 	orr.w	r2, r3, #4
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d64:	2210      	movs	r2, #16
 8003d66:	409a      	lsls	r2, r3
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	4013      	ands	r3, r2
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d043      	beq.n	8003df8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003d70:	687b      	ldr	r3, [r7, #4]
 8003d72:	681b      	ldr	r3, [r3, #0]
 8003d74:	681b      	ldr	r3, [r3, #0]
 8003d76:	f003 0308 	and.w	r3, r3, #8
 8003d7a:	2b00      	cmp	r3, #0
 8003d7c:	d03c      	beq.n	8003df8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003d82:	2210      	movs	r2, #16
 8003d84:	409a      	lsls	r2, r3
 8003d86:	693b      	ldr	r3, [r7, #16]
 8003d88:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d018      	beq.n	8003dca <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003d98:	687b      	ldr	r3, [r7, #4]
 8003d9a:	681b      	ldr	r3, [r3, #0]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003da2:	2b00      	cmp	r3, #0
 8003da4:	d108      	bne.n	8003db8 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003da6:	687b      	ldr	r3, [r7, #4]
 8003da8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003daa:	2b00      	cmp	r3, #0
 8003dac:	d024      	beq.n	8003df8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db2:	6878      	ldr	r0, [r7, #4]
 8003db4:	4798      	blx	r3
 8003db6:	e01f      	b.n	8003df8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003db8:	687b      	ldr	r3, [r7, #4]
 8003dba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d01b      	beq.n	8003df8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003dc4:	6878      	ldr	r0, [r7, #4]
 8003dc6:	4798      	blx	r3
 8003dc8:	e016      	b.n	8003df8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	681b      	ldr	r3, [r3, #0]
 8003dce:	681b      	ldr	r3, [r3, #0]
 8003dd0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003dd4:	2b00      	cmp	r3, #0
 8003dd6:	d107      	bne.n	8003de8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003dd8:	687b      	ldr	r3, [r7, #4]
 8003dda:	681b      	ldr	r3, [r3, #0]
 8003ddc:	681a      	ldr	r2, [r3, #0]
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	681b      	ldr	r3, [r3, #0]
 8003de2:	f022 0208 	bic.w	r2, r2, #8
 8003de6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dec:	2b00      	cmp	r3, #0
 8003dee:	d003      	beq.n	8003df8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df4:	6878      	ldr	r0, [r7, #4]
 8003df6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003df8:	687b      	ldr	r3, [r7, #4]
 8003dfa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003dfc:	2220      	movs	r2, #32
 8003dfe:	409a      	lsls	r2, r3
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	4013      	ands	r3, r2
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	f000 808f 	beq.w	8003f28 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f003 0310 	and.w	r3, r3, #16
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	f000 8087 	beq.w	8003f28 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e1e:	2220      	movs	r2, #32
 8003e20:	409a      	lsls	r2, r3
 8003e22:	693b      	ldr	r3, [r7, #16]
 8003e24:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	2b05      	cmp	r3, #5
 8003e30:	d136      	bne.n	8003ea0 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	681a      	ldr	r2, [r3, #0]
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	681b      	ldr	r3, [r3, #0]
 8003e3c:	f022 0216 	bic.w	r2, r2, #22
 8003e40:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	695a      	ldr	r2, [r3, #20]
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	681b      	ldr	r3, [r3, #0]
 8003e4c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003e50:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e56:	2b00      	cmp	r3, #0
 8003e58:	d103      	bne.n	8003e62 <HAL_DMA_IRQHandler+0x1da>
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d007      	beq.n	8003e72 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	681a      	ldr	r2, [r3, #0]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	f022 0208 	bic.w	r2, r2, #8
 8003e70:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e76:	223f      	movs	r2, #63	@ 0x3f
 8003e78:	409a      	lsls	r2, r3
 8003e7a:	693b      	ldr	r3, [r7, #16]
 8003e7c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	2201      	movs	r2, #1
 8003e82:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	2200      	movs	r2, #0
 8003e8a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d07e      	beq.n	8003f94 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003e9a:	6878      	ldr	r0, [r7, #4]
 8003e9c:	4798      	blx	r3
        }
        return;
 8003e9e:	e079      	b.n	8003f94 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	681b      	ldr	r3, [r3, #0]
 8003ea6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003eaa:	2b00      	cmp	r3, #0
 8003eac:	d01d      	beq.n	8003eea <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d10d      	bne.n	8003ed8 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d031      	beq.n	8003f28 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ec8:	6878      	ldr	r0, [r7, #4]
 8003eca:	4798      	blx	r3
 8003ecc:	e02c      	b.n	8003f28 <HAL_DMA_IRQHandler+0x2a0>
 8003ece:	bf00      	nop
 8003ed0:	200000a4 	.word	0x200000a4
 8003ed4:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d023      	beq.n	8003f28 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ee0:	687b      	ldr	r3, [r7, #4]
 8003ee2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ee4:	6878      	ldr	r0, [r7, #4]
 8003ee6:	4798      	blx	r3
 8003ee8:	e01e      	b.n	8003f28 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	681b      	ldr	r3, [r3, #0]
 8003ef0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d10f      	bne.n	8003f18 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	681b      	ldr	r3, [r3, #0]
 8003efc:	681a      	ldr	r2, [r3, #0]
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	681b      	ldr	r3, [r3, #0]
 8003f02:	f022 0210 	bic.w	r2, r2, #16
 8003f06:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	2201      	movs	r2, #1
 8003f0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	2200      	movs	r2, #0
 8003f14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	d003      	beq.n	8003f28 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003f20:	687b      	ldr	r3, [r7, #4]
 8003f22:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f24:	6878      	ldr	r0, [r7, #4]
 8003f26:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d032      	beq.n	8003f96 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003f34:	f003 0301 	and.w	r3, r3, #1
 8003f38:	2b00      	cmp	r3, #0
 8003f3a:	d022      	beq.n	8003f82 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003f3c:	687b      	ldr	r3, [r7, #4]
 8003f3e:	2205      	movs	r2, #5
 8003f40:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	681a      	ldr	r2, [r3, #0]
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f022 0201 	bic.w	r2, r2, #1
 8003f52:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003f54:	68bb      	ldr	r3, [r7, #8]
 8003f56:	3301      	adds	r3, #1
 8003f58:	60bb      	str	r3, [r7, #8]
 8003f5a:	697a      	ldr	r2, [r7, #20]
 8003f5c:	429a      	cmp	r2, r3
 8003f5e:	d307      	bcc.n	8003f70 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003f60:	687b      	ldr	r3, [r7, #4]
 8003f62:	681b      	ldr	r3, [r3, #0]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	d1f2      	bne.n	8003f54 <HAL_DMA_IRQHandler+0x2cc>
 8003f6e:	e000      	b.n	8003f72 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003f70:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	2201      	movs	r2, #1
 8003f76:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	2200      	movs	r2, #0
 8003f7e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003f82:	687b      	ldr	r3, [r7, #4]
 8003f84:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f86:	2b00      	cmp	r3, #0
 8003f88:	d005      	beq.n	8003f96 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003f8a:	687b      	ldr	r3, [r7, #4]
 8003f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003f8e:	6878      	ldr	r0, [r7, #4]
 8003f90:	4798      	blx	r3
 8003f92:	e000      	b.n	8003f96 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003f94:	bf00      	nop
    }
  }
}
 8003f96:	3718      	adds	r7, #24
 8003f98:	46bd      	mov	sp, r7
 8003f9a:	bd80      	pop	{r7, pc}

08003f9c <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003f9c:	b480      	push	{r7}
 8003f9e:	b083      	sub	sp, #12
 8003fa0:	af00      	add	r7, sp, #0
 8003fa2:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003faa:	b2db      	uxtb	r3, r3
}
 8003fac:	4618      	mov	r0, r3
 8003fae:	370c      	adds	r7, #12
 8003fb0:	46bd      	mov	sp, r7
 8003fb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb6:	4770      	bx	lr

08003fb8 <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8003fb8:	b480      	push	{r7}
 8003fba:	b083      	sub	sp, #12
 8003fbc:	af00      	add	r7, sp, #0
 8003fbe:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8003fc0:	687b      	ldr	r3, [r7, #4]
 8003fc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8003fc4:	4618      	mov	r0, r3
 8003fc6:	370c      	adds	r7, #12
 8003fc8:	46bd      	mov	sp, r7
 8003fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fce:	4770      	bx	lr

08003fd0 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003fd0:	b480      	push	{r7}
 8003fd2:	b085      	sub	sp, #20
 8003fd4:	af00      	add	r7, sp, #0
 8003fd6:	60f8      	str	r0, [r7, #12]
 8003fd8:	60b9      	str	r1, [r7, #8]
 8003fda:	607a      	str	r2, [r7, #4]
 8003fdc:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003fde:	68fb      	ldr	r3, [r7, #12]
 8003fe0:	681b      	ldr	r3, [r3, #0]
 8003fe2:	681a      	ldr	r2, [r3, #0]
 8003fe4:	68fb      	ldr	r3, [r7, #12]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003fec:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003fee:	68fb      	ldr	r3, [r7, #12]
 8003ff0:	681b      	ldr	r3, [r3, #0]
 8003ff2:	683a      	ldr	r2, [r7, #0]
 8003ff4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003ff6:	68fb      	ldr	r3, [r7, #12]
 8003ff8:	689b      	ldr	r3, [r3, #8]
 8003ffa:	2b40      	cmp	r3, #64	@ 0x40
 8003ffc:	d108      	bne.n	8004010 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003ffe:	68fb      	ldr	r3, [r7, #12]
 8004000:	681b      	ldr	r3, [r3, #0]
 8004002:	687a      	ldr	r2, [r7, #4]
 8004004:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004006:	68fb      	ldr	r3, [r7, #12]
 8004008:	681b      	ldr	r3, [r3, #0]
 800400a:	68ba      	ldr	r2, [r7, #8]
 800400c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800400e:	e007      	b.n	8004020 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	68ba      	ldr	r2, [r7, #8]
 8004016:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	687a      	ldr	r2, [r7, #4]
 800401e:	60da      	str	r2, [r3, #12]
}
 8004020:	bf00      	nop
 8004022:	3714      	adds	r7, #20
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr

0800402c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800402c:	b480      	push	{r7}
 800402e:	b085      	sub	sp, #20
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004034:	687b      	ldr	r3, [r7, #4]
 8004036:	681b      	ldr	r3, [r3, #0]
 8004038:	b2db      	uxtb	r3, r3
 800403a:	3b10      	subs	r3, #16
 800403c:	4a14      	ldr	r2, [pc, #80]	@ (8004090 <DMA_CalcBaseAndBitshift+0x64>)
 800403e:	fba2 2303 	umull	r2, r3, r2, r3
 8004042:	091b      	lsrs	r3, r3, #4
 8004044:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004046:	4a13      	ldr	r2, [pc, #76]	@ (8004094 <DMA_CalcBaseAndBitshift+0x68>)
 8004048:	68fb      	ldr	r3, [r7, #12]
 800404a:	4413      	add	r3, r2
 800404c:	781b      	ldrb	r3, [r3, #0]
 800404e:	461a      	mov	r2, r3
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2b03      	cmp	r3, #3
 8004058:	d909      	bls.n	800406e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	681b      	ldr	r3, [r3, #0]
 800405e:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004062:	f023 0303 	bic.w	r3, r3, #3
 8004066:	1d1a      	adds	r2, r3, #4
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	659a      	str	r2, [r3, #88]	@ 0x58
 800406c:	e007      	b.n	800407e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800406e:	687b      	ldr	r3, [r7, #4]
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004076:	f023 0303 	bic.w	r3, r3, #3
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004082:	4618      	mov	r0, r3
 8004084:	3714      	adds	r7, #20
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr
 800408e:	bf00      	nop
 8004090:	aaaaaaab 	.word	0xaaaaaaab
 8004094:	08011538 	.word	0x08011538

08004098 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004098:	b480      	push	{r7}
 800409a:	b085      	sub	sp, #20
 800409c:	af00      	add	r7, sp, #0
 800409e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80040a0:	2300      	movs	r3, #0
 80040a2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040a8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d11f      	bne.n	80040f2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 80040b2:	68bb      	ldr	r3, [r7, #8]
 80040b4:	2b03      	cmp	r3, #3
 80040b6:	d856      	bhi.n	8004166 <DMA_CheckFifoParam+0xce>
 80040b8:	a201      	add	r2, pc, #4	@ (adr r2, 80040c0 <DMA_CheckFifoParam+0x28>)
 80040ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040be:	bf00      	nop
 80040c0:	080040d1 	.word	0x080040d1
 80040c4:	080040e3 	.word	0x080040e3
 80040c8:	080040d1 	.word	0x080040d1
 80040cc:	08004167 	.word	0x08004167
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d046      	beq.n	800416a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 80040dc:	2301      	movs	r3, #1
 80040de:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040e0:	e043      	b.n	800416a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80040e6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80040ea:	d140      	bne.n	800416e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80040ec:	2301      	movs	r3, #1
 80040ee:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80040f0:	e03d      	b.n	800416e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	699b      	ldr	r3, [r3, #24]
 80040f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80040fa:	d121      	bne.n	8004140 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80040fc:	68bb      	ldr	r3, [r7, #8]
 80040fe:	2b03      	cmp	r3, #3
 8004100:	d837      	bhi.n	8004172 <DMA_CheckFifoParam+0xda>
 8004102:	a201      	add	r2, pc, #4	@ (adr r2, 8004108 <DMA_CheckFifoParam+0x70>)
 8004104:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004108:	08004119 	.word	0x08004119
 800410c:	0800411f 	.word	0x0800411f
 8004110:	08004119 	.word	0x08004119
 8004114:	08004131 	.word	0x08004131
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004118:	2301      	movs	r3, #1
 800411a:	73fb      	strb	r3, [r7, #15]
      break;
 800411c:	e030      	b.n	8004180 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004122:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004126:	2b00      	cmp	r3, #0
 8004128:	d025      	beq.n	8004176 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800412a:	2301      	movs	r3, #1
 800412c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800412e:	e022      	b.n	8004176 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004134:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004138:	d11f      	bne.n	800417a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800413a:	2301      	movs	r3, #1
 800413c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800413e:	e01c      	b.n	800417a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004140:	68bb      	ldr	r3, [r7, #8]
 8004142:	2b02      	cmp	r3, #2
 8004144:	d903      	bls.n	800414e <DMA_CheckFifoParam+0xb6>
 8004146:	68bb      	ldr	r3, [r7, #8]
 8004148:	2b03      	cmp	r3, #3
 800414a:	d003      	beq.n	8004154 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800414c:	e018      	b.n	8004180 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800414e:	2301      	movs	r3, #1
 8004150:	73fb      	strb	r3, [r7, #15]
      break;
 8004152:	e015      	b.n	8004180 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004158:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800415c:	2b00      	cmp	r3, #0
 800415e:	d00e      	beq.n	800417e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004160:	2301      	movs	r3, #1
 8004162:	73fb      	strb	r3, [r7, #15]
      break;
 8004164:	e00b      	b.n	800417e <DMA_CheckFifoParam+0xe6>
      break;
 8004166:	bf00      	nop
 8004168:	e00a      	b.n	8004180 <DMA_CheckFifoParam+0xe8>
      break;
 800416a:	bf00      	nop
 800416c:	e008      	b.n	8004180 <DMA_CheckFifoParam+0xe8>
      break;
 800416e:	bf00      	nop
 8004170:	e006      	b.n	8004180 <DMA_CheckFifoParam+0xe8>
      break;
 8004172:	bf00      	nop
 8004174:	e004      	b.n	8004180 <DMA_CheckFifoParam+0xe8>
      break;
 8004176:	bf00      	nop
 8004178:	e002      	b.n	8004180 <DMA_CheckFifoParam+0xe8>
      break;   
 800417a:	bf00      	nop
 800417c:	e000      	b.n	8004180 <DMA_CheckFifoParam+0xe8>
      break;
 800417e:	bf00      	nop
    }
  } 
  
  return status; 
 8004180:	7bfb      	ldrb	r3, [r7, #15]
}
 8004182:	4618      	mov	r0, r3
 8004184:	3714      	adds	r7, #20
 8004186:	46bd      	mov	sp, r7
 8004188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800418c:	4770      	bx	lr
 800418e:	bf00      	nop

08004190 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004190:	b480      	push	{r7}
 8004192:	b089      	sub	sp, #36	@ 0x24
 8004194:	af00      	add	r7, sp, #0
 8004196:	6078      	str	r0, [r7, #4]
 8004198:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800419a:	2300      	movs	r3, #0
 800419c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800419e:	2300      	movs	r3, #0
 80041a0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80041a2:	2300      	movs	r3, #0
 80041a4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80041a6:	2300      	movs	r3, #0
 80041a8:	61fb      	str	r3, [r7, #28]
 80041aa:	e159      	b.n	8004460 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80041ac:	2201      	movs	r2, #1
 80041ae:	69fb      	ldr	r3, [r7, #28]
 80041b0:	fa02 f303 	lsl.w	r3, r2, r3
 80041b4:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80041b6:	683b      	ldr	r3, [r7, #0]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	697a      	ldr	r2, [r7, #20]
 80041bc:	4013      	ands	r3, r2
 80041be:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80041c0:	693a      	ldr	r2, [r7, #16]
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	429a      	cmp	r2, r3
 80041c6:	f040 8148 	bne.w	800445a <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041ca:	683b      	ldr	r3, [r7, #0]
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f003 0303 	and.w	r3, r3, #3
 80041d2:	2b01      	cmp	r3, #1
 80041d4:	d005      	beq.n	80041e2 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80041d6:	683b      	ldr	r3, [r7, #0]
 80041d8:	685b      	ldr	r3, [r3, #4]
 80041da:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80041de:	2b02      	cmp	r3, #2
 80041e0:	d130      	bne.n	8004244 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	689b      	ldr	r3, [r3, #8]
 80041e6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80041e8:	69fb      	ldr	r3, [r7, #28]
 80041ea:	005b      	lsls	r3, r3, #1
 80041ec:	2203      	movs	r2, #3
 80041ee:	fa02 f303 	lsl.w	r3, r2, r3
 80041f2:	43db      	mvns	r3, r3
 80041f4:	69ba      	ldr	r2, [r7, #24]
 80041f6:	4013      	ands	r3, r2
 80041f8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80041fa:	683b      	ldr	r3, [r7, #0]
 80041fc:	68da      	ldr	r2, [r3, #12]
 80041fe:	69fb      	ldr	r3, [r7, #28]
 8004200:	005b      	lsls	r3, r3, #1
 8004202:	fa02 f303 	lsl.w	r3, r2, r3
 8004206:	69ba      	ldr	r2, [r7, #24]
 8004208:	4313      	orrs	r3, r2
 800420a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	69ba      	ldr	r2, [r7, #24]
 8004210:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	685b      	ldr	r3, [r3, #4]
 8004216:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004218:	2201      	movs	r2, #1
 800421a:	69fb      	ldr	r3, [r7, #28]
 800421c:	fa02 f303 	lsl.w	r3, r2, r3
 8004220:	43db      	mvns	r3, r3
 8004222:	69ba      	ldr	r2, [r7, #24]
 8004224:	4013      	ands	r3, r2
 8004226:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	685b      	ldr	r3, [r3, #4]
 800422c:	091b      	lsrs	r3, r3, #4
 800422e:	f003 0201 	and.w	r2, r3, #1
 8004232:	69fb      	ldr	r3, [r7, #28]
 8004234:	fa02 f303 	lsl.w	r3, r2, r3
 8004238:	69ba      	ldr	r2, [r7, #24]
 800423a:	4313      	orrs	r3, r2
 800423c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	69ba      	ldr	r2, [r7, #24]
 8004242:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	685b      	ldr	r3, [r3, #4]
 8004248:	f003 0303 	and.w	r3, r3, #3
 800424c:	2b03      	cmp	r3, #3
 800424e:	d017      	beq.n	8004280 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004250:	687b      	ldr	r3, [r7, #4]
 8004252:	68db      	ldr	r3, [r3, #12]
 8004254:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004256:	69fb      	ldr	r3, [r7, #28]
 8004258:	005b      	lsls	r3, r3, #1
 800425a:	2203      	movs	r2, #3
 800425c:	fa02 f303 	lsl.w	r3, r2, r3
 8004260:	43db      	mvns	r3, r3
 8004262:	69ba      	ldr	r2, [r7, #24]
 8004264:	4013      	ands	r3, r2
 8004266:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	689a      	ldr	r2, [r3, #8]
 800426c:	69fb      	ldr	r3, [r7, #28]
 800426e:	005b      	lsls	r3, r3, #1
 8004270:	fa02 f303 	lsl.w	r3, r2, r3
 8004274:	69ba      	ldr	r2, [r7, #24]
 8004276:	4313      	orrs	r3, r2
 8004278:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	69ba      	ldr	r2, [r7, #24]
 800427e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004280:	683b      	ldr	r3, [r7, #0]
 8004282:	685b      	ldr	r3, [r3, #4]
 8004284:	f003 0303 	and.w	r3, r3, #3
 8004288:	2b02      	cmp	r3, #2
 800428a:	d123      	bne.n	80042d4 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800428c:	69fb      	ldr	r3, [r7, #28]
 800428e:	08da      	lsrs	r2, r3, #3
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	3208      	adds	r2, #8
 8004294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004298:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800429a:	69fb      	ldr	r3, [r7, #28]
 800429c:	f003 0307 	and.w	r3, r3, #7
 80042a0:	009b      	lsls	r3, r3, #2
 80042a2:	220f      	movs	r2, #15
 80042a4:	fa02 f303 	lsl.w	r3, r2, r3
 80042a8:	43db      	mvns	r3, r3
 80042aa:	69ba      	ldr	r2, [r7, #24]
 80042ac:	4013      	ands	r3, r2
 80042ae:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80042b0:	683b      	ldr	r3, [r7, #0]
 80042b2:	691a      	ldr	r2, [r3, #16]
 80042b4:	69fb      	ldr	r3, [r7, #28]
 80042b6:	f003 0307 	and.w	r3, r3, #7
 80042ba:	009b      	lsls	r3, r3, #2
 80042bc:	fa02 f303 	lsl.w	r3, r2, r3
 80042c0:	69ba      	ldr	r2, [r7, #24]
 80042c2:	4313      	orrs	r3, r2
 80042c4:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80042c6:	69fb      	ldr	r3, [r7, #28]
 80042c8:	08da      	lsrs	r2, r3, #3
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	3208      	adds	r2, #8
 80042ce:	69b9      	ldr	r1, [r7, #24]
 80042d0:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80042da:	69fb      	ldr	r3, [r7, #28]
 80042dc:	005b      	lsls	r3, r3, #1
 80042de:	2203      	movs	r2, #3
 80042e0:	fa02 f303 	lsl.w	r3, r2, r3
 80042e4:	43db      	mvns	r3, r3
 80042e6:	69ba      	ldr	r2, [r7, #24]
 80042e8:	4013      	ands	r3, r2
 80042ea:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80042ec:	683b      	ldr	r3, [r7, #0]
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f003 0203 	and.w	r2, r3, #3
 80042f4:	69fb      	ldr	r3, [r7, #28]
 80042f6:	005b      	lsls	r3, r3, #1
 80042f8:	fa02 f303 	lsl.w	r3, r2, r3
 80042fc:	69ba      	ldr	r2, [r7, #24]
 80042fe:	4313      	orrs	r3, r2
 8004300:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	69ba      	ldr	r2, [r7, #24]
 8004306:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004308:	683b      	ldr	r3, [r7, #0]
 800430a:	685b      	ldr	r3, [r3, #4]
 800430c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004310:	2b00      	cmp	r3, #0
 8004312:	f000 80a2 	beq.w	800445a <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004316:	2300      	movs	r3, #0
 8004318:	60fb      	str	r3, [r7, #12]
 800431a:	4b57      	ldr	r3, [pc, #348]	@ (8004478 <HAL_GPIO_Init+0x2e8>)
 800431c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800431e:	4a56      	ldr	r2, [pc, #344]	@ (8004478 <HAL_GPIO_Init+0x2e8>)
 8004320:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004324:	6453      	str	r3, [r2, #68]	@ 0x44
 8004326:	4b54      	ldr	r3, [pc, #336]	@ (8004478 <HAL_GPIO_Init+0x2e8>)
 8004328:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800432a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800432e:	60fb      	str	r3, [r7, #12]
 8004330:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004332:	4a52      	ldr	r2, [pc, #328]	@ (800447c <HAL_GPIO_Init+0x2ec>)
 8004334:	69fb      	ldr	r3, [r7, #28]
 8004336:	089b      	lsrs	r3, r3, #2
 8004338:	3302      	adds	r3, #2
 800433a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800433e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004340:	69fb      	ldr	r3, [r7, #28]
 8004342:	f003 0303 	and.w	r3, r3, #3
 8004346:	009b      	lsls	r3, r3, #2
 8004348:	220f      	movs	r2, #15
 800434a:	fa02 f303 	lsl.w	r3, r2, r3
 800434e:	43db      	mvns	r3, r3
 8004350:	69ba      	ldr	r2, [r7, #24]
 8004352:	4013      	ands	r3, r2
 8004354:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	4a49      	ldr	r2, [pc, #292]	@ (8004480 <HAL_GPIO_Init+0x2f0>)
 800435a:	4293      	cmp	r3, r2
 800435c:	d019      	beq.n	8004392 <HAL_GPIO_Init+0x202>
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	4a48      	ldr	r2, [pc, #288]	@ (8004484 <HAL_GPIO_Init+0x2f4>)
 8004362:	4293      	cmp	r3, r2
 8004364:	d013      	beq.n	800438e <HAL_GPIO_Init+0x1fe>
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	4a47      	ldr	r2, [pc, #284]	@ (8004488 <HAL_GPIO_Init+0x2f8>)
 800436a:	4293      	cmp	r3, r2
 800436c:	d00d      	beq.n	800438a <HAL_GPIO_Init+0x1fa>
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	4a46      	ldr	r2, [pc, #280]	@ (800448c <HAL_GPIO_Init+0x2fc>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d007      	beq.n	8004386 <HAL_GPIO_Init+0x1f6>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	4a45      	ldr	r2, [pc, #276]	@ (8004490 <HAL_GPIO_Init+0x300>)
 800437a:	4293      	cmp	r3, r2
 800437c:	d101      	bne.n	8004382 <HAL_GPIO_Init+0x1f2>
 800437e:	2304      	movs	r3, #4
 8004380:	e008      	b.n	8004394 <HAL_GPIO_Init+0x204>
 8004382:	2307      	movs	r3, #7
 8004384:	e006      	b.n	8004394 <HAL_GPIO_Init+0x204>
 8004386:	2303      	movs	r3, #3
 8004388:	e004      	b.n	8004394 <HAL_GPIO_Init+0x204>
 800438a:	2302      	movs	r3, #2
 800438c:	e002      	b.n	8004394 <HAL_GPIO_Init+0x204>
 800438e:	2301      	movs	r3, #1
 8004390:	e000      	b.n	8004394 <HAL_GPIO_Init+0x204>
 8004392:	2300      	movs	r3, #0
 8004394:	69fa      	ldr	r2, [r7, #28]
 8004396:	f002 0203 	and.w	r2, r2, #3
 800439a:	0092      	lsls	r2, r2, #2
 800439c:	4093      	lsls	r3, r2
 800439e:	69ba      	ldr	r2, [r7, #24]
 80043a0:	4313      	orrs	r3, r2
 80043a2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80043a4:	4935      	ldr	r1, [pc, #212]	@ (800447c <HAL_GPIO_Init+0x2ec>)
 80043a6:	69fb      	ldr	r3, [r7, #28]
 80043a8:	089b      	lsrs	r3, r3, #2
 80043aa:	3302      	adds	r3, #2
 80043ac:	69ba      	ldr	r2, [r7, #24]
 80043ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80043b2:	4b38      	ldr	r3, [pc, #224]	@ (8004494 <HAL_GPIO_Init+0x304>)
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043b8:	693b      	ldr	r3, [r7, #16]
 80043ba:	43db      	mvns	r3, r3
 80043bc:	69ba      	ldr	r2, [r7, #24]
 80043be:	4013      	ands	r3, r2
 80043c0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d003      	beq.n	80043d6 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80043ce:	69ba      	ldr	r2, [r7, #24]
 80043d0:	693b      	ldr	r3, [r7, #16]
 80043d2:	4313      	orrs	r3, r2
 80043d4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80043d6:	4a2f      	ldr	r2, [pc, #188]	@ (8004494 <HAL_GPIO_Init+0x304>)
 80043d8:	69bb      	ldr	r3, [r7, #24]
 80043da:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80043dc:	4b2d      	ldr	r3, [pc, #180]	@ (8004494 <HAL_GPIO_Init+0x304>)
 80043de:	68db      	ldr	r3, [r3, #12]
 80043e0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80043e2:	693b      	ldr	r3, [r7, #16]
 80043e4:	43db      	mvns	r3, r3
 80043e6:	69ba      	ldr	r2, [r7, #24]
 80043e8:	4013      	ands	r3, r2
 80043ea:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80043ec:	683b      	ldr	r3, [r7, #0]
 80043ee:	685b      	ldr	r3, [r3, #4]
 80043f0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d003      	beq.n	8004400 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80043f8:	69ba      	ldr	r2, [r7, #24]
 80043fa:	693b      	ldr	r3, [r7, #16]
 80043fc:	4313      	orrs	r3, r2
 80043fe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004400:	4a24      	ldr	r2, [pc, #144]	@ (8004494 <HAL_GPIO_Init+0x304>)
 8004402:	69bb      	ldr	r3, [r7, #24]
 8004404:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004406:	4b23      	ldr	r3, [pc, #140]	@ (8004494 <HAL_GPIO_Init+0x304>)
 8004408:	685b      	ldr	r3, [r3, #4]
 800440a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800440c:	693b      	ldr	r3, [r7, #16]
 800440e:	43db      	mvns	r3, r3
 8004410:	69ba      	ldr	r2, [r7, #24]
 8004412:	4013      	ands	r3, r2
 8004414:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004416:	683b      	ldr	r3, [r7, #0]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d003      	beq.n	800442a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8004422:	69ba      	ldr	r2, [r7, #24]
 8004424:	693b      	ldr	r3, [r7, #16]
 8004426:	4313      	orrs	r3, r2
 8004428:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800442a:	4a1a      	ldr	r2, [pc, #104]	@ (8004494 <HAL_GPIO_Init+0x304>)
 800442c:	69bb      	ldr	r3, [r7, #24]
 800442e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004430:	4b18      	ldr	r3, [pc, #96]	@ (8004494 <HAL_GPIO_Init+0x304>)
 8004432:	681b      	ldr	r3, [r3, #0]
 8004434:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004436:	693b      	ldr	r3, [r7, #16]
 8004438:	43db      	mvns	r3, r3
 800443a:	69ba      	ldr	r2, [r7, #24]
 800443c:	4013      	ands	r3, r2
 800443e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004440:	683b      	ldr	r3, [r7, #0]
 8004442:	685b      	ldr	r3, [r3, #4]
 8004444:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004448:	2b00      	cmp	r3, #0
 800444a:	d003      	beq.n	8004454 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800444c:	69ba      	ldr	r2, [r7, #24]
 800444e:	693b      	ldr	r3, [r7, #16]
 8004450:	4313      	orrs	r3, r2
 8004452:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004454:	4a0f      	ldr	r2, [pc, #60]	@ (8004494 <HAL_GPIO_Init+0x304>)
 8004456:	69bb      	ldr	r3, [r7, #24]
 8004458:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800445a:	69fb      	ldr	r3, [r7, #28]
 800445c:	3301      	adds	r3, #1
 800445e:	61fb      	str	r3, [r7, #28]
 8004460:	69fb      	ldr	r3, [r7, #28]
 8004462:	2b0f      	cmp	r3, #15
 8004464:	f67f aea2 	bls.w	80041ac <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004468:	bf00      	nop
 800446a:	bf00      	nop
 800446c:	3724      	adds	r7, #36	@ 0x24
 800446e:	46bd      	mov	sp, r7
 8004470:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004474:	4770      	bx	lr
 8004476:	bf00      	nop
 8004478:	40023800 	.word	0x40023800
 800447c:	40013800 	.word	0x40013800
 8004480:	40020000 	.word	0x40020000
 8004484:	40020400 	.word	0x40020400
 8004488:	40020800 	.word	0x40020800
 800448c:	40020c00 	.word	0x40020c00
 8004490:	40021000 	.word	0x40021000
 8004494:	40013c00 	.word	0x40013c00

08004498 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004498:	b480      	push	{r7}
 800449a:	b083      	sub	sp, #12
 800449c:	af00      	add	r7, sp, #0
 800449e:	6078      	str	r0, [r7, #4]
 80044a0:	460b      	mov	r3, r1
 80044a2:	807b      	strh	r3, [r7, #2]
 80044a4:	4613      	mov	r3, r2
 80044a6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80044a8:	787b      	ldrb	r3, [r7, #1]
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d003      	beq.n	80044b6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80044ae:	887a      	ldrh	r2, [r7, #2]
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80044b4:	e003      	b.n	80044be <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80044b6:	887b      	ldrh	r3, [r7, #2]
 80044b8:	041a      	lsls	r2, r3, #16
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	619a      	str	r2, [r3, #24]
}
 80044be:	bf00      	nop
 80044c0:	370c      	adds	r7, #12
 80044c2:	46bd      	mov	sp, r7
 80044c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044c8:	4770      	bx	lr
	...

080044cc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b084      	sub	sp, #16
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e12b      	b.n	8004736 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d106      	bne.n	80044f8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f7fe fbbc 	bl	8002c70 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2224      	movs	r2, #36	@ 0x24
 80044fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f022 0201 	bic.w	r2, r2, #1
 800450e:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800451e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	681a      	ldr	r2, [r3, #0]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800452e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8004530:	f003 fdfc 	bl	800812c <HAL_RCC_GetPCLK1Freq>
 8004534:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	685b      	ldr	r3, [r3, #4]
 800453a:	4a81      	ldr	r2, [pc, #516]	@ (8004740 <HAL_I2C_Init+0x274>)
 800453c:	4293      	cmp	r3, r2
 800453e:	d807      	bhi.n	8004550 <HAL_I2C_Init+0x84>
 8004540:	68fb      	ldr	r3, [r7, #12]
 8004542:	4a80      	ldr	r2, [pc, #512]	@ (8004744 <HAL_I2C_Init+0x278>)
 8004544:	4293      	cmp	r3, r2
 8004546:	bf94      	ite	ls
 8004548:	2301      	movls	r3, #1
 800454a:	2300      	movhi	r3, #0
 800454c:	b2db      	uxtb	r3, r3
 800454e:	e006      	b.n	800455e <HAL_I2C_Init+0x92>
 8004550:	68fb      	ldr	r3, [r7, #12]
 8004552:	4a7d      	ldr	r2, [pc, #500]	@ (8004748 <HAL_I2C_Init+0x27c>)
 8004554:	4293      	cmp	r3, r2
 8004556:	bf94      	ite	ls
 8004558:	2301      	movls	r3, #1
 800455a:	2300      	movhi	r3, #0
 800455c:	b2db      	uxtb	r3, r3
 800455e:	2b00      	cmp	r3, #0
 8004560:	d001      	beq.n	8004566 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8004562:	2301      	movs	r3, #1
 8004564:	e0e7      	b.n	8004736 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8004566:	68fb      	ldr	r3, [r7, #12]
 8004568:	4a78      	ldr	r2, [pc, #480]	@ (800474c <HAL_I2C_Init+0x280>)
 800456a:	fba2 2303 	umull	r2, r3, r2, r3
 800456e:	0c9b      	lsrs	r3, r3, #18
 8004570:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	685b      	ldr	r3, [r3, #4]
 8004578:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68ba      	ldr	r2, [r7, #8]
 8004582:	430a      	orrs	r2, r1
 8004584:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	681b      	ldr	r3, [r3, #0]
 800458a:	6a1b      	ldr	r3, [r3, #32]
 800458c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	685b      	ldr	r3, [r3, #4]
 8004594:	4a6a      	ldr	r2, [pc, #424]	@ (8004740 <HAL_I2C_Init+0x274>)
 8004596:	4293      	cmp	r3, r2
 8004598:	d802      	bhi.n	80045a0 <HAL_I2C_Init+0xd4>
 800459a:	68bb      	ldr	r3, [r7, #8]
 800459c:	3301      	adds	r3, #1
 800459e:	e009      	b.n	80045b4 <HAL_I2C_Init+0xe8>
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80045a6:	fb02 f303 	mul.w	r3, r2, r3
 80045aa:	4a69      	ldr	r2, [pc, #420]	@ (8004750 <HAL_I2C_Init+0x284>)
 80045ac:	fba2 2303 	umull	r2, r3, r2, r3
 80045b0:	099b      	lsrs	r3, r3, #6
 80045b2:	3301      	adds	r3, #1
 80045b4:	687a      	ldr	r2, [r7, #4]
 80045b6:	6812      	ldr	r2, [r2, #0]
 80045b8:	430b      	orrs	r3, r1
 80045ba:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	69db      	ldr	r3, [r3, #28]
 80045c2:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80045c6:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	685b      	ldr	r3, [r3, #4]
 80045ce:	495c      	ldr	r1, [pc, #368]	@ (8004740 <HAL_I2C_Init+0x274>)
 80045d0:	428b      	cmp	r3, r1
 80045d2:	d819      	bhi.n	8004608 <HAL_I2C_Init+0x13c>
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	1e59      	subs	r1, r3, #1
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	005b      	lsls	r3, r3, #1
 80045de:	fbb1 f3f3 	udiv	r3, r1, r3
 80045e2:	1c59      	adds	r1, r3, #1
 80045e4:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80045e8:	400b      	ands	r3, r1
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d00a      	beq.n	8004604 <HAL_I2C_Init+0x138>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	1e59      	subs	r1, r3, #1
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	685b      	ldr	r3, [r3, #4]
 80045f6:	005b      	lsls	r3, r3, #1
 80045f8:	fbb1 f3f3 	udiv	r3, r1, r3
 80045fc:	3301      	adds	r3, #1
 80045fe:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004602:	e051      	b.n	80046a8 <HAL_I2C_Init+0x1dc>
 8004604:	2304      	movs	r3, #4
 8004606:	e04f      	b.n	80046a8 <HAL_I2C_Init+0x1dc>
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	689b      	ldr	r3, [r3, #8]
 800460c:	2b00      	cmp	r3, #0
 800460e:	d111      	bne.n	8004634 <HAL_I2C_Init+0x168>
 8004610:	68fb      	ldr	r3, [r7, #12]
 8004612:	1e58      	subs	r0, r3, #1
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6859      	ldr	r1, [r3, #4]
 8004618:	460b      	mov	r3, r1
 800461a:	005b      	lsls	r3, r3, #1
 800461c:	440b      	add	r3, r1
 800461e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004622:	3301      	adds	r3, #1
 8004624:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004628:	2b00      	cmp	r3, #0
 800462a:	bf0c      	ite	eq
 800462c:	2301      	moveq	r3, #1
 800462e:	2300      	movne	r3, #0
 8004630:	b2db      	uxtb	r3, r3
 8004632:	e012      	b.n	800465a <HAL_I2C_Init+0x18e>
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	1e58      	subs	r0, r3, #1
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	6859      	ldr	r1, [r3, #4]
 800463c:	460b      	mov	r3, r1
 800463e:	009b      	lsls	r3, r3, #2
 8004640:	440b      	add	r3, r1
 8004642:	0099      	lsls	r1, r3, #2
 8004644:	440b      	add	r3, r1
 8004646:	fbb0 f3f3 	udiv	r3, r0, r3
 800464a:	3301      	adds	r3, #1
 800464c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004650:	2b00      	cmp	r3, #0
 8004652:	bf0c      	ite	eq
 8004654:	2301      	moveq	r3, #1
 8004656:	2300      	movne	r3, #0
 8004658:	b2db      	uxtb	r3, r3
 800465a:	2b00      	cmp	r3, #0
 800465c:	d001      	beq.n	8004662 <HAL_I2C_Init+0x196>
 800465e:	2301      	movs	r3, #1
 8004660:	e022      	b.n	80046a8 <HAL_I2C_Init+0x1dc>
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	689b      	ldr	r3, [r3, #8]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d10e      	bne.n	8004688 <HAL_I2C_Init+0x1bc>
 800466a:	68fb      	ldr	r3, [r7, #12]
 800466c:	1e58      	subs	r0, r3, #1
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	6859      	ldr	r1, [r3, #4]
 8004672:	460b      	mov	r3, r1
 8004674:	005b      	lsls	r3, r3, #1
 8004676:	440b      	add	r3, r1
 8004678:	fbb0 f3f3 	udiv	r3, r0, r3
 800467c:	3301      	adds	r3, #1
 800467e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004682:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8004686:	e00f      	b.n	80046a8 <HAL_I2C_Init+0x1dc>
 8004688:	68fb      	ldr	r3, [r7, #12]
 800468a:	1e58      	subs	r0, r3, #1
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	6859      	ldr	r1, [r3, #4]
 8004690:	460b      	mov	r3, r1
 8004692:	009b      	lsls	r3, r3, #2
 8004694:	440b      	add	r3, r1
 8004696:	0099      	lsls	r1, r3, #2
 8004698:	440b      	add	r3, r1
 800469a:	fbb0 f3f3 	udiv	r3, r0, r3
 800469e:	3301      	adds	r3, #1
 80046a0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80046a4:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80046a8:	6879      	ldr	r1, [r7, #4]
 80046aa:	6809      	ldr	r1, [r1, #0]
 80046ac:	4313      	orrs	r3, r2
 80046ae:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	69da      	ldr	r2, [r3, #28]
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	6a1b      	ldr	r3, [r3, #32]
 80046c2:	431a      	orrs	r2, r3
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	430a      	orrs	r2, r1
 80046ca:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	689b      	ldr	r3, [r3, #8]
 80046d2:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80046d6:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80046da:	687a      	ldr	r2, [r7, #4]
 80046dc:	6911      	ldr	r1, [r2, #16]
 80046de:	687a      	ldr	r2, [r7, #4]
 80046e0:	68d2      	ldr	r2, [r2, #12]
 80046e2:	4311      	orrs	r1, r2
 80046e4:	687a      	ldr	r2, [r7, #4]
 80046e6:	6812      	ldr	r2, [r2, #0]
 80046e8:	430b      	orrs	r3, r1
 80046ea:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68db      	ldr	r3, [r3, #12]
 80046f2:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	695a      	ldr	r2, [r3, #20]
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	699b      	ldr	r3, [r3, #24]
 80046fe:	431a      	orrs	r2, r3
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	430a      	orrs	r2, r1
 8004706:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681a      	ldr	r2, [r3, #0]
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	681b      	ldr	r3, [r3, #0]
 8004712:	f042 0201 	orr.w	r2, r2, #1
 8004716:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800471e:	687b      	ldr	r3, [r7, #4]
 8004720:	2220      	movs	r2, #32
 8004722:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	2200      	movs	r2, #0
 800472a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2200      	movs	r2, #0
 8004730:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8004734:	2300      	movs	r3, #0
}
 8004736:	4618      	mov	r0, r3
 8004738:	3710      	adds	r7, #16
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	000186a0 	.word	0x000186a0
 8004744:	001e847f 	.word	0x001e847f
 8004748:	003d08ff 	.word	0x003d08ff
 800474c:	431bde83 	.word	0x431bde83
 8004750:	10624dd3 	.word	0x10624dd3

08004754 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 8004754:	b480      	push	{r7}
 8004756:	b083      	sub	sp, #12
 8004758:	af00      	add	r7, sp, #0
 800475a:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	695b      	ldr	r3, [r3, #20]
 8004762:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004766:	2b80      	cmp	r3, #128	@ 0x80
 8004768:	d103      	bne.n	8004772 <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	681b      	ldr	r3, [r3, #0]
 800476e:	2200      	movs	r2, #0
 8004770:	611a      	str	r2, [r3, #16]
  }
}
 8004772:	bf00      	nop
 8004774:	370c      	adds	r7, #12
 8004776:	46bd      	mov	sp, r7
 8004778:	f85d 7b04 	ldr.w	r7, [sp], #4
 800477c:	4770      	bx	lr
	...

08004780 <HAL_I2C_Master_Transmit_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b086      	sub	sp, #24
 8004784:	af00      	add	r7, sp, #0
 8004786:	60f8      	str	r0, [r7, #12]
 8004788:	607a      	str	r2, [r7, #4]
 800478a:	461a      	mov	r2, r3
 800478c:	460b      	mov	r3, r1
 800478e:	817b      	strh	r3, [r7, #10]
 8004790:	4613      	mov	r3, r2
 8004792:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 8004794:	2300      	movs	r3, #0
 8004796:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	2b20      	cmp	r3, #32
 80047a2:	f040 8109 	bne.w	80049b8 <HAL_I2C_Master_Transmit_DMA+0x238>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80047a6:	4b87      	ldr	r3, [pc, #540]	@ (80049c4 <HAL_I2C_Master_Transmit_DMA+0x244>)
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	08db      	lsrs	r3, r3, #3
 80047ac:	4a86      	ldr	r2, [pc, #536]	@ (80049c8 <HAL_I2C_Master_Transmit_DMA+0x248>)
 80047ae:	fba2 2303 	umull	r2, r3, r2, r3
 80047b2:	0a1a      	lsrs	r2, r3, #8
 80047b4:	4613      	mov	r3, r2
 80047b6:	009b      	lsls	r3, r3, #2
 80047b8:	4413      	add	r3, r2
 80047ba:	009a      	lsls	r2, r3, #2
 80047bc:	4413      	add	r3, r2
 80047be:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 80047c0:	693b      	ldr	r3, [r7, #16]
 80047c2:	3b01      	subs	r3, #1
 80047c4:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 80047c6:	693b      	ldr	r3, [r7, #16]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d112      	bne.n	80047f2 <HAL_I2C_Master_Transmit_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80047cc:	68fb      	ldr	r3, [r7, #12]
 80047ce:	2200      	movs	r2, #0
 80047d0:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80047d2:	68fb      	ldr	r3, [r7, #12]
 80047d4:	2220      	movs	r2, #32
 80047d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	2200      	movs	r2, #0
 80047de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80047e2:	68fb      	ldr	r3, [r7, #12]
 80047e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80047e6:	f043 0220 	orr.w	r2, r3, #32
 80047ea:	68fb      	ldr	r3, [r7, #12]
 80047ec:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 80047ee:	2302      	movs	r3, #2
 80047f0:	e0e3      	b.n	80049ba <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 80047f2:	68fb      	ldr	r3, [r7, #12]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	699b      	ldr	r3, [r3, #24]
 80047f8:	f003 0302 	and.w	r3, r3, #2
 80047fc:	2b02      	cmp	r3, #2
 80047fe:	d0df      	beq.n	80047c0 <HAL_I2C_Master_Transmit_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004800:	68fb      	ldr	r3, [r7, #12]
 8004802:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004806:	2b01      	cmp	r3, #1
 8004808:	d101      	bne.n	800480e <HAL_I2C_Master_Transmit_DMA+0x8e>
 800480a:	2302      	movs	r3, #2
 800480c:	e0d5      	b.n	80049ba <HAL_I2C_Master_Transmit_DMA+0x23a>
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	f003 0301 	and.w	r3, r3, #1
 8004820:	2b01      	cmp	r3, #1
 8004822:	d007      	beq.n	8004834 <HAL_I2C_Master_Transmit_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004824:	68fb      	ldr	r3, [r7, #12]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	681a      	ldr	r2, [r3, #0]
 800482a:	68fb      	ldr	r3, [r7, #12]
 800482c:	681b      	ldr	r3, [r3, #0]
 800482e:	f042 0201 	orr.w	r2, r2, #1
 8004832:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	681a      	ldr	r2, [r3, #0]
 800483a:	68fb      	ldr	r3, [r7, #12]
 800483c:	681b      	ldr	r3, [r3, #0]
 800483e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004842:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004844:	68fb      	ldr	r3, [r7, #12]
 8004846:	2221      	movs	r2, #33	@ 0x21
 8004848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 800484c:	68fb      	ldr	r3, [r7, #12]
 800484e:	2210      	movs	r2, #16
 8004850:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004854:	68fb      	ldr	r3, [r7, #12]
 8004856:	2200      	movs	r2, #0
 8004858:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800485a:	68fb      	ldr	r3, [r7, #12]
 800485c:	687a      	ldr	r2, [r7, #4]
 800485e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	893a      	ldrh	r2, [r7, #8]
 8004864:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800486a:	b29a      	uxth	r2, r3
 800486c:	68fb      	ldr	r3, [r7, #12]
 800486e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004870:	68fb      	ldr	r3, [r7, #12]
 8004872:	4a56      	ldr	r2, [pc, #344]	@ (80049cc <HAL_I2C_Master_Transmit_DMA+0x24c>)
 8004874:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8004876:	897a      	ldrh	r2, [r7, #10]
 8004878:	68fb      	ldr	r3, [r7, #12]
 800487a:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004880:	2b00      	cmp	r3, #0
 8004882:	d07b      	beq.n	800497c <HAL_I2C_Master_Transmit_DMA+0x1fc>
    {
      if (hi2c->hdmatx != NULL)
 8004884:	68fb      	ldr	r3, [r7, #12]
 8004886:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004888:	2b00      	cmp	r3, #0
 800488a:	d02a      	beq.n	80048e2 <HAL_I2C_Master_Transmit_DMA+0x162>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAXferCplt;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004890:	4a4f      	ldr	r2, [pc, #316]	@ (80049d0 <HAL_I2C_Master_Transmit_DMA+0x250>)
 8004892:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8004894:	68fb      	ldr	r3, [r7, #12]
 8004896:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004898:	4a4e      	ldr	r2, [pc, #312]	@ (80049d4 <HAL_I2C_Master_Transmit_DMA+0x254>)
 800489a:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048a0:	2200      	movs	r2, #0
 80048a2:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmatx->XferM1CpltCallback = NULL;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048a8:	2200      	movs	r2, #0
 80048aa:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmatx->XferM1HalfCpltCallback = NULL;
 80048ac:	68fb      	ldr	r3, [r7, #12]
 80048ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048b0:	2200      	movs	r2, #0
 80048b2:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmatx->XferAbortCallback = NULL;
 80048b4:	68fb      	ldr	r3, [r7, #12]
 80048b6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80048b8:	2200      	movs	r2, #0
 80048ba:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->DR, hi2c->XferSize);
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	6b58      	ldr	r0, [r3, #52]	@ 0x34
 80048c0:	68fb      	ldr	r3, [r7, #12]
 80048c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80048c4:	4619      	mov	r1, r3
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	3310      	adds	r3, #16
 80048cc:	461a      	mov	r2, r3
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80048d2:	f7ff f8ef 	bl	8003ab4 <HAL_DMA_Start_IT>
 80048d6:	4603      	mov	r3, r0
 80048d8:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 80048da:	7dfb      	ldrb	r3, [r7, #23]
 80048dc:	2b00      	cmp	r3, #0
 80048de:	d139      	bne.n	8004954 <HAL_I2C_Master_Transmit_DMA+0x1d4>
 80048e0:	e013      	b.n	800490a <HAL_I2C_Master_Transmit_DMA+0x18a>
        hi2c->State     = HAL_I2C_STATE_READY;
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	2220      	movs	r2, #32
 80048e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80048ea:	68fb      	ldr	r3, [r7, #12]
 80048ec:	2200      	movs	r2, #0
 80048ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 80048f2:	68fb      	ldr	r3, [r7, #12]
 80048f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048f6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80048fa:	68fb      	ldr	r3, [r7, #12]
 80048fc:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	2200      	movs	r2, #0
 8004902:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8004906:	2301      	movs	r3, #1
 8004908:	e057      	b.n	80049ba <HAL_I2C_Master_Transmit_DMA+0x23a>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800490a:	68fb      	ldr	r3, [r7, #12]
 800490c:	2200      	movs	r2, #0
 800490e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004912:	68fb      	ldr	r3, [r7, #12]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	685a      	ldr	r2, [r3, #4]
 8004918:	68fb      	ldr	r3, [r7, #12]
 800491a:	681b      	ldr	r3, [r3, #0]
 800491c:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004920:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004922:	68fb      	ldr	r3, [r7, #12]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	685a      	ldr	r2, [r3, #4]
 8004928:	68fb      	ldr	r3, [r7, #12]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004930:	605a      	str	r2, [r3, #4]

        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	681b      	ldr	r3, [r3, #0]
 8004936:	681a      	ldr	r2, [r3, #0]
 8004938:	68fb      	ldr	r3, [r7, #12]
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004940:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004942:	68fb      	ldr	r3, [r7, #12]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	681a      	ldr	r2, [r3, #0]
 8004948:	68fb      	ldr	r3, [r7, #12]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004950:	601a      	str	r2, [r3, #0]
 8004952:	e02f      	b.n	80049b4 <HAL_I2C_Master_Transmit_DMA+0x234>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004954:	68fb      	ldr	r3, [r7, #12]
 8004956:	2220      	movs	r2, #32
 8004958:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 800495c:	68fb      	ldr	r3, [r7, #12]
 800495e:	2200      	movs	r2, #0
 8004960:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004964:	68fb      	ldr	r3, [r7, #12]
 8004966:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004968:	f043 0210 	orr.w	r2, r3, #16
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	2200      	movs	r2, #0
 8004974:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004978:	2301      	movs	r3, #1
 800497a:	e01e      	b.n	80049ba <HAL_I2C_Master_Transmit_DMA+0x23a>
      }
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800497c:	68fb      	ldr	r3, [r7, #12]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	681a      	ldr	r2, [r3, #0]
 8004982:	68fb      	ldr	r3, [r7, #12]
 8004984:	681b      	ldr	r3, [r3, #0]
 8004986:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800498a:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800498c:	68fb      	ldr	r3, [r7, #12]
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	681a      	ldr	r2, [r3, #0]
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800499a:	601a      	str	r2, [r3, #0]

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800499c:	68fb      	ldr	r3, [r7, #12]
 800499e:	2200      	movs	r2, #0
 80049a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	685a      	ldr	r2, [r3, #4]
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 80049b2:	605a      	str	r2, [r3, #4]
    }

    return HAL_OK;
 80049b4:	2300      	movs	r3, #0
 80049b6:	e000      	b.n	80049ba <HAL_I2C_Master_Transmit_DMA+0x23a>
  }
  else
  {
    return HAL_BUSY;
 80049b8:	2302      	movs	r3, #2
  }
}
 80049ba:	4618      	mov	r0, r3
 80049bc:	3718      	adds	r7, #24
 80049be:	46bd      	mov	sp, r7
 80049c0:	bd80      	pop	{r7, pc}
 80049c2:	bf00      	nop
 80049c4:	200000a4 	.word	0x200000a4
 80049c8:	14f8b589 	.word	0x14f8b589
 80049cc:	ffff0000 	.word	0xffff0000
 80049d0:	08006fbd 	.word	0x08006fbd
 80049d4:	0800717b 	.word	0x0800717b

080049d8 <HAL_I2C_Master_Receive_DMA>:
  * @param  pData Pointer to data buffer
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size)
{
 80049d8:	b580      	push	{r7, lr}
 80049da:	b086      	sub	sp, #24
 80049dc:	af00      	add	r7, sp, #0
 80049de:	60f8      	str	r0, [r7, #12]
 80049e0:	607a      	str	r2, [r7, #4]
 80049e2:	461a      	mov	r2, r3
 80049e4:	460b      	mov	r3, r1
 80049e6:	817b      	strh	r3, [r7, #10]
 80049e8:	4613      	mov	r3, r2
 80049ea:	813b      	strh	r3, [r7, #8]
  __IO uint32_t count = 0U;
 80049ec:	2300      	movs	r3, #0
 80049ee:	613b      	str	r3, [r7, #16]
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80049f0:	68fb      	ldr	r3, [r7, #12]
 80049f2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049f6:	b2db      	uxtb	r3, r3
 80049f8:	2b20      	cmp	r3, #32
 80049fa:	f040 8109 	bne.w	8004c10 <HAL_I2C_Master_Receive_DMA+0x238>
  {
    /* Wait until BUSY flag is reset */
    count = I2C_TIMEOUT_BUSY_FLAG * (SystemCoreClock / 25U / 1000U);
 80049fe:	4b87      	ldr	r3, [pc, #540]	@ (8004c1c <HAL_I2C_Master_Receive_DMA+0x244>)
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	08db      	lsrs	r3, r3, #3
 8004a04:	4a86      	ldr	r2, [pc, #536]	@ (8004c20 <HAL_I2C_Master_Receive_DMA+0x248>)
 8004a06:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0a:	0a1a      	lsrs	r2, r3, #8
 8004a0c:	4613      	mov	r3, r2
 8004a0e:	009b      	lsls	r3, r3, #2
 8004a10:	4413      	add	r3, r2
 8004a12:	009a      	lsls	r2, r3, #2
 8004a14:	4413      	add	r3, r2
 8004a16:	613b      	str	r3, [r7, #16]
    do
    {
      count--;
 8004a18:	693b      	ldr	r3, [r7, #16]
 8004a1a:	3b01      	subs	r3, #1
 8004a1c:	613b      	str	r3, [r7, #16]
      if (count == 0U)
 8004a1e:	693b      	ldr	r3, [r7, #16]
 8004a20:	2b00      	cmp	r3, #0
 8004a22:	d112      	bne.n	8004a4a <HAL_I2C_Master_Receive_DMA+0x72>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	2200      	movs	r2, #0
 8004a28:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8004a2a:	68fb      	ldr	r3, [r7, #12]
 8004a2c:	2220      	movs	r2, #32
 8004a2e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004a32:	68fb      	ldr	r3, [r7, #12]
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a3e:	f043 0220 	orr.w	r2, r3, #32
 8004a42:	68fb      	ldr	r3, [r7, #12]
 8004a44:	641a      	str	r2, [r3, #64]	@ 0x40

        return HAL_BUSY;
 8004a46:	2302      	movs	r3, #2
 8004a48:	e0e3      	b.n	8004c12 <HAL_I2C_Master_Receive_DMA+0x23a>
      }
    }
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET);
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	699b      	ldr	r3, [r3, #24]
 8004a50:	f003 0302 	and.w	r3, r3, #2
 8004a54:	2b02      	cmp	r3, #2
 8004a56:	d0df      	beq.n	8004a18 <HAL_I2C_Master_Receive_DMA+0x40>

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d101      	bne.n	8004a66 <HAL_I2C_Master_Receive_DMA+0x8e>
 8004a62:	2302      	movs	r3, #2
 8004a64:	e0d5      	b.n	8004c12 <HAL_I2C_Master_Receive_DMA+0x23a>
 8004a66:	68fb      	ldr	r3, [r7, #12]
 8004a68:	2201      	movs	r2, #1
 8004a6a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	681b      	ldr	r3, [r3, #0]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	f003 0301 	and.w	r3, r3, #1
 8004a78:	2b01      	cmp	r3, #1
 8004a7a:	d007      	beq.n	8004a8c <HAL_I2C_Master_Receive_DMA+0xb4>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	681a      	ldr	r2, [r3, #0]
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	681b      	ldr	r3, [r3, #0]
 8004a86:	f042 0201 	orr.w	r2, r2, #1
 8004a8a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	681a      	ldr	r2, [r3, #0]
 8004a92:	68fb      	ldr	r3, [r7, #12]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004a9a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004a9c:	68fb      	ldr	r3, [r7, #12]
 8004a9e:	2222      	movs	r2, #34	@ 0x22
 8004aa0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004aa4:	68fb      	ldr	r3, [r7, #12]
 8004aa6:	2210      	movs	r2, #16
 8004aa8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004aac:	68fb      	ldr	r3, [r7, #12]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ab2:	68fb      	ldr	r3, [r7, #12]
 8004ab4:	687a      	ldr	r2, [r7, #4]
 8004ab6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004ab8:	68fb      	ldr	r3, [r7, #12]
 8004aba:	893a      	ldrh	r2, [r7, #8]
 8004abc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004abe:	68fb      	ldr	r3, [r7, #12]
 8004ac0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ac2:	b29a      	uxth	r2, r3
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ac8:	68fb      	ldr	r3, [r7, #12]
 8004aca:	4a56      	ldr	r2, [pc, #344]	@ (8004c24 <HAL_I2C_Master_Receive_DMA+0x24c>)
 8004acc:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->Devaddress  = DevAddress;
 8004ace:	897a      	ldrh	r2, [r7, #10]
 8004ad0:	68fb      	ldr	r3, [r7, #12]
 8004ad2:	645a      	str	r2, [r3, #68]	@ 0x44

    if (hi2c->XferSize > 0U)
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d07b      	beq.n	8004bd4 <HAL_I2C_Master_Receive_DMA+0x1fc>
    {
      if (hi2c->hdmarx != NULL)
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae0:	2b00      	cmp	r3, #0
 8004ae2:	d02a      	beq.n	8004b3a <HAL_I2C_Master_Receive_DMA+0x162>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAXferCplt;
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ae8:	4a4f      	ldr	r2, [pc, #316]	@ (8004c28 <HAL_I2C_Master_Receive_DMA+0x250>)
 8004aea:	63da      	str	r2, [r3, #60]	@ 0x3c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af0:	4a4e      	ldr	r2, [pc, #312]	@ (8004c2c <HAL_I2C_Master_Receive_DMA+0x254>)
 8004af2:	64da      	str	r2, [r3, #76]	@ 0x4c

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004af8:	2200      	movs	r2, #0
 8004afa:	641a      	str	r2, [r3, #64]	@ 0x40
        hi2c->hdmarx->XferM1CpltCallback = NULL;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b00:	2200      	movs	r2, #0
 8004b02:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->hdmarx->XferM1HalfCpltCallback = NULL;
 8004b04:	68fb      	ldr	r3, [r7, #12]
 8004b06:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b08:	2200      	movs	r2, #0
 8004b0a:	649a      	str	r2, [r3, #72]	@ 0x48
        hi2c->hdmarx->XferAbortCallback = NULL;
 8004b0c:	68fb      	ldr	r3, [r7, #12]
 8004b0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004b10:	2200      	movs	r2, #0
 8004b12:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Enable the DMA stream */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->DR, (uint32_t)hi2c->pBuffPtr, hi2c->XferSize);
 8004b14:	68fb      	ldr	r3, [r7, #12]
 8004b16:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	3310      	adds	r3, #16
 8004b1e:	4619      	mov	r1, r3
 8004b20:	68fb      	ldr	r3, [r7, #12]
 8004b22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b24:	461a      	mov	r2, r3
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004b2a:	f7fe ffc3 	bl	8003ab4 <HAL_DMA_Start_IT>
 8004b2e:	4603      	mov	r3, r0
 8004b30:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8004b32:	7dfb      	ldrb	r3, [r7, #23]
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d139      	bne.n	8004bac <HAL_I2C_Master_Receive_DMA+0x1d4>
 8004b38:	e013      	b.n	8004b62 <HAL_I2C_Master_Receive_DMA+0x18a>
        hi2c->State     = HAL_I2C_STATE_READY;
 8004b3a:	68fb      	ldr	r3, [r7, #12]
 8004b3c:	2220      	movs	r2, #32
 8004b3e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004b42:	68fb      	ldr	r3, [r7, #12]
 8004b44:	2200      	movs	r2, #0
 8004b46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004b4e:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8004b52:	68fb      	ldr	r3, [r7, #12]
 8004b54:	641a      	str	r2, [r3, #64]	@ 0x40
        __HAL_UNLOCK(hi2c);
 8004b56:	68fb      	ldr	r3, [r7, #12]
 8004b58:	2200      	movs	r2, #0
 8004b5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        return HAL_ERROR;
 8004b5e:	2301      	movs	r3, #1
 8004b60:	e057      	b.n	8004c12 <HAL_I2C_Master_Receive_DMA+0x23a>
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004b62:	68fb      	ldr	r3, [r7, #12]
 8004b64:	681b      	ldr	r3, [r3, #0]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	681b      	ldr	r3, [r3, #0]
 8004b6c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004b70:	601a      	str	r2, [r3, #0]

        /* Generate Start */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	681a      	ldr	r2, [r3, #0]
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	681b      	ldr	r3, [r3, #0]
 8004b7c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004b80:	601a      	str	r2, [r3, #0]

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004b82:	68fb      	ldr	r3, [r7, #12]
 8004b84:	2200      	movs	r2, #0
 8004b86:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
        /* Note : The I2C interrupts must be enabled after unlocking current process
        to avoid the risk of I2C interrupt handle execution before current
        process unlock */

        /* Enable EVT and ERR interrupt */
        __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	681b      	ldr	r3, [r3, #0]
 8004b8e:	685a      	ldr	r2, [r3, #4]
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	681b      	ldr	r3, [r3, #0]
 8004b94:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8004b98:	605a      	str	r2, [r3, #4]

        /* Enable DMA Request */
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	681b      	ldr	r3, [r3, #0]
 8004b9e:	685a      	ldr	r2, [r3, #4]
 8004ba0:	68fb      	ldr	r3, [r7, #12]
 8004ba2:	681b      	ldr	r3, [r3, #0]
 8004ba4:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ba8:	605a      	str	r2, [r3, #4]
 8004baa:	e02f      	b.n	8004c0c <HAL_I2C_Master_Receive_DMA+0x234>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8004bac:	68fb      	ldr	r3, [r7, #12]
 8004bae:	2220      	movs	r2, #32
 8004bb0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8004bb4:	68fb      	ldr	r3, [r7, #12]
 8004bb6:	2200      	movs	r2, #0
 8004bb8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8004bbc:	68fb      	ldr	r3, [r7, #12]
 8004bbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004bc0:	f043 0210 	orr.w	r2, r3, #16
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8004bd0:	2301      	movs	r3, #1
 8004bd2:	e01e      	b.n	8004c12 <HAL_I2C_Master_Receive_DMA+0x23a>
      }
    }
    else
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
      /* Note : The I2C interrupts must be enabled after unlocking current process
      to avoid the risk of I2C interrupt handle execution before current
      process unlock */

      /* Enable EVT, BUF and ERR interrupt */
      __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8004bdc:	68fb      	ldr	r3, [r7, #12]
 8004bde:	681b      	ldr	r3, [r3, #0]
 8004be0:	685a      	ldr	r2, [r3, #4]
 8004be2:	68fb      	ldr	r3, [r7, #12]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f442 62e0 	orr.w	r2, r2, #1792	@ 0x700
 8004bea:	605a      	str	r2, [r3, #4]

      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	681a      	ldr	r2, [r3, #0]
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004bfa:	601a      	str	r2, [r3, #0]

      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	681a      	ldr	r2, [r3, #0]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8004c0a:	601a      	str	r2, [r3, #0]
    }

    return HAL_OK;
 8004c0c:	2300      	movs	r3, #0
 8004c0e:	e000      	b.n	8004c12 <HAL_I2C_Master_Receive_DMA+0x23a>
  }
  else
  {
    return HAL_BUSY;
 8004c10:	2302      	movs	r3, #2
  }
}
 8004c12:	4618      	mov	r0, r3
 8004c14:	3718      	adds	r7, #24
 8004c16:	46bd      	mov	sp, r7
 8004c18:	bd80      	pop	{r7, pc}
 8004c1a:	bf00      	nop
 8004c1c:	200000a4 	.word	0x200000a4
 8004c20:	14f8b589 	.word	0x14f8b589
 8004c24:	ffff0000 	.word	0xffff0000
 8004c28:	08006fbd 	.word	0x08006fbd
 8004c2c:	0800717b 	.word	0x0800717b

08004c30 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b088      	sub	sp, #32
 8004c34:	af02      	add	r7, sp, #8
 8004c36:	60f8      	str	r0, [r7, #12]
 8004c38:	4608      	mov	r0, r1
 8004c3a:	4611      	mov	r1, r2
 8004c3c:	461a      	mov	r2, r3
 8004c3e:	4603      	mov	r3, r0
 8004c40:	817b      	strh	r3, [r7, #10]
 8004c42:	460b      	mov	r3, r1
 8004c44:	813b      	strh	r3, [r7, #8]
 8004c46:	4613      	mov	r3, r2
 8004c48:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004c4a:	f7fe fd43 	bl	80036d4 <HAL_GetTick>
 8004c4e:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004c50:	68fb      	ldr	r3, [r7, #12]
 8004c52:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004c56:	b2db      	uxtb	r3, r3
 8004c58:	2b20      	cmp	r3, #32
 8004c5a:	f040 80d9 	bne.w	8004e10 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004c5e:	697b      	ldr	r3, [r7, #20]
 8004c60:	9300      	str	r3, [sp, #0]
 8004c62:	2319      	movs	r3, #25
 8004c64:	2201      	movs	r2, #1
 8004c66:	496d      	ldr	r1, [pc, #436]	@ (8004e1c <HAL_I2C_Mem_Write+0x1ec>)
 8004c68:	68f8      	ldr	r0, [r7, #12]
 8004c6a:	f002 fb6b 	bl	8007344 <I2C_WaitOnFlagUntilTimeout>
 8004c6e:	4603      	mov	r3, r0
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d001      	beq.n	8004c78 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8004c74:	2302      	movs	r3, #2
 8004c76:	e0cc      	b.n	8004e12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004c78:	68fb      	ldr	r3, [r7, #12]
 8004c7a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c7e:	2b01      	cmp	r3, #1
 8004c80:	d101      	bne.n	8004c86 <HAL_I2C_Mem_Write+0x56>
 8004c82:	2302      	movs	r3, #2
 8004c84:	e0c5      	b.n	8004e12 <HAL_I2C_Mem_Write+0x1e2>
 8004c86:	68fb      	ldr	r3, [r7, #12]
 8004c88:	2201      	movs	r2, #1
 8004c8a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	f003 0301 	and.w	r3, r3, #1
 8004c98:	2b01      	cmp	r3, #1
 8004c9a:	d007      	beq.n	8004cac <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	681b      	ldr	r3, [r3, #0]
 8004ca0:	681a      	ldr	r2, [r3, #0]
 8004ca2:	68fb      	ldr	r3, [r7, #12]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	f042 0201 	orr.w	r2, r2, #1
 8004caa:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	681a      	ldr	r2, [r3, #0]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cba:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	2221      	movs	r2, #33	@ 0x21
 8004cc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	2240      	movs	r2, #64	@ 0x40
 8004cc8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	2200      	movs	r2, #0
 8004cd0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	6a3a      	ldr	r2, [r7, #32]
 8004cd6:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004cd8:	68fb      	ldr	r3, [r7, #12]
 8004cda:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8004cdc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ce2:	b29a      	uxth	r2, r3
 8004ce4:	68fb      	ldr	r3, [r7, #12]
 8004ce6:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ce8:	68fb      	ldr	r3, [r7, #12]
 8004cea:	4a4d      	ldr	r2, [pc, #308]	@ (8004e20 <HAL_I2C_Mem_Write+0x1f0>)
 8004cec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004cee:	88f8      	ldrh	r0, [r7, #6]
 8004cf0:	893a      	ldrh	r2, [r7, #8]
 8004cf2:	8979      	ldrh	r1, [r7, #10]
 8004cf4:	697b      	ldr	r3, [r7, #20]
 8004cf6:	9301      	str	r3, [sp, #4]
 8004cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004cfa:	9300      	str	r3, [sp, #0]
 8004cfc:	4603      	mov	r3, r0
 8004cfe:	68f8      	ldr	r0, [r7, #12]
 8004d00:	f001 ffde 	bl	8006cc0 <I2C_RequestMemoryWrite>
 8004d04:	4603      	mov	r3, r0
 8004d06:	2b00      	cmp	r3, #0
 8004d08:	d052      	beq.n	8004db0 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8004d0a:	2301      	movs	r3, #1
 8004d0c:	e081      	b.n	8004e12 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004d0e:	697a      	ldr	r2, [r7, #20]
 8004d10:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004d12:	68f8      	ldr	r0, [r7, #12]
 8004d14:	f002 fc30 	bl	8007578 <I2C_WaitOnTXEFlagUntilTimeout>
 8004d18:	4603      	mov	r3, r0
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00d      	beq.n	8004d3a <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004d22:	2b04      	cmp	r3, #4
 8004d24:	d107      	bne.n	8004d36 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	681a      	ldr	r2, [r3, #0]
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004d34:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8004d36:	2301      	movs	r3, #1
 8004d38:	e06b      	b.n	8004e12 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d3e:	781a      	ldrb	r2, [r3, #0]
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d4a:	1c5a      	adds	r2, r3, #1
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d54:	3b01      	subs	r3, #1
 8004d56:	b29a      	uxth	r2, r3
 8004d58:	68fb      	ldr	r3, [r7, #12]
 8004d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d60:	b29b      	uxth	r3, r3
 8004d62:	3b01      	subs	r3, #1
 8004d64:	b29a      	uxth	r2, r3
 8004d66:	68fb      	ldr	r3, [r7, #12]
 8004d68:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	695b      	ldr	r3, [r3, #20]
 8004d70:	f003 0304 	and.w	r3, r3, #4
 8004d74:	2b04      	cmp	r3, #4
 8004d76:	d11b      	bne.n	8004db0 <HAL_I2C_Mem_Write+0x180>
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d7c:	2b00      	cmp	r3, #0
 8004d7e:	d017      	beq.n	8004db0 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d84:	781a      	ldrb	r2, [r3, #0]
 8004d86:	68fb      	ldr	r3, [r7, #12]
 8004d88:	681b      	ldr	r3, [r3, #0]
 8004d8a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d90:	1c5a      	adds	r2, r3, #1
 8004d92:	68fb      	ldr	r3, [r7, #12]
 8004d94:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8004d96:	68fb      	ldr	r3, [r7, #12]
 8004d98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d9a:	3b01      	subs	r3, #1
 8004d9c:	b29a      	uxth	r2, r3
 8004d9e:	68fb      	ldr	r3, [r7, #12]
 8004da0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8004da2:	68fb      	ldr	r3, [r7, #12]
 8004da4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	3b01      	subs	r3, #1
 8004daa:	b29a      	uxth	r2, r3
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d1aa      	bne.n	8004d0e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004db8:	697a      	ldr	r2, [r7, #20]
 8004dba:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004dbc:	68f8      	ldr	r0, [r7, #12]
 8004dbe:	f002 fc23 	bl	8007608 <I2C_WaitOnBTFFlagUntilTimeout>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d00d      	beq.n	8004de4 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004dcc:	2b04      	cmp	r3, #4
 8004dce:	d107      	bne.n	8004de0 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004dd0:	68fb      	ldr	r3, [r7, #12]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	681a      	ldr	r2, [r3, #0]
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004dde:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8004de0:	2301      	movs	r3, #1
 8004de2:	e016      	b.n	8004e12 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004de4:	68fb      	ldr	r3, [r7, #12]
 8004de6:	681b      	ldr	r3, [r3, #0]
 8004de8:	681a      	ldr	r2, [r3, #0]
 8004dea:	68fb      	ldr	r3, [r7, #12]
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004df2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8004df4:	68fb      	ldr	r3, [r7, #12]
 8004df6:	2220      	movs	r2, #32
 8004df8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8004dfc:	68fb      	ldr	r3, [r7, #12]
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	2200      	movs	r2, #0
 8004e08:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8004e0c:	2300      	movs	r3, #0
 8004e0e:	e000      	b.n	8004e12 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8004e10:	2302      	movs	r3, #2
  }
}
 8004e12:	4618      	mov	r0, r3
 8004e14:	3718      	adds	r7, #24
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	00100002 	.word	0x00100002
 8004e20:	ffff0000 	.word	0xffff0000

08004e24 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b08c      	sub	sp, #48	@ 0x30
 8004e28:	af02      	add	r7, sp, #8
 8004e2a:	60f8      	str	r0, [r7, #12]
 8004e2c:	4608      	mov	r0, r1
 8004e2e:	4611      	mov	r1, r2
 8004e30:	461a      	mov	r2, r3
 8004e32:	4603      	mov	r3, r0
 8004e34:	817b      	strh	r3, [r7, #10]
 8004e36:	460b      	mov	r3, r1
 8004e38:	813b      	strh	r3, [r7, #8]
 8004e3a:	4613      	mov	r3, r2
 8004e3c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8004e3e:	f7fe fc49 	bl	80036d4 <HAL_GetTick>
 8004e42:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004e4a:	b2db      	uxtb	r3, r3
 8004e4c:	2b20      	cmp	r3, #32
 8004e4e:	f040 8214 	bne.w	800527a <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8004e52:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004e54:	9300      	str	r3, [sp, #0]
 8004e56:	2319      	movs	r3, #25
 8004e58:	2201      	movs	r2, #1
 8004e5a:	497b      	ldr	r1, [pc, #492]	@ (8005048 <HAL_I2C_Mem_Read+0x224>)
 8004e5c:	68f8      	ldr	r0, [r7, #12]
 8004e5e:	f002 fa71 	bl	8007344 <I2C_WaitOnFlagUntilTimeout>
 8004e62:	4603      	mov	r3, r0
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d001      	beq.n	8004e6c <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8004e68:	2302      	movs	r3, #2
 8004e6a:	e207      	b.n	800527c <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004e72:	2b01      	cmp	r3, #1
 8004e74:	d101      	bne.n	8004e7a <HAL_I2C_Mem_Read+0x56>
 8004e76:	2302      	movs	r3, #2
 8004e78:	e200      	b.n	800527c <HAL_I2C_Mem_Read+0x458>
 8004e7a:	68fb      	ldr	r3, [r7, #12]
 8004e7c:	2201      	movs	r2, #1
 8004e7e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	681b      	ldr	r3, [r3, #0]
 8004e86:	681b      	ldr	r3, [r3, #0]
 8004e88:	f003 0301 	and.w	r3, r3, #1
 8004e8c:	2b01      	cmp	r3, #1
 8004e8e:	d007      	beq.n	8004ea0 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8004e90:	68fb      	ldr	r3, [r7, #12]
 8004e92:	681b      	ldr	r3, [r3, #0]
 8004e94:	681a      	ldr	r2, [r3, #0]
 8004e96:	68fb      	ldr	r3, [r7, #12]
 8004e98:	681b      	ldr	r3, [r3, #0]
 8004e9a:	f042 0201 	orr.w	r2, r2, #1
 8004e9e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	681a      	ldr	r2, [r3, #0]
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	681b      	ldr	r3, [r3, #0]
 8004eaa:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004eae:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8004eb0:	68fb      	ldr	r3, [r7, #12]
 8004eb2:	2222      	movs	r2, #34	@ 0x22
 8004eb4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8004eb8:	68fb      	ldr	r3, [r7, #12]
 8004eba:	2240      	movs	r2, #64	@ 0x40
 8004ebc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004eca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8004ed0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8004ed2:	68fb      	ldr	r3, [r7, #12]
 8004ed4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004ed6:	b29a      	uxth	r2, r3
 8004ed8:	68fb      	ldr	r3, [r7, #12]
 8004eda:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004edc:	68fb      	ldr	r3, [r7, #12]
 8004ede:	4a5b      	ldr	r2, [pc, #364]	@ (800504c <HAL_I2C_Mem_Read+0x228>)
 8004ee0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8004ee2:	88f8      	ldrh	r0, [r7, #6]
 8004ee4:	893a      	ldrh	r2, [r7, #8]
 8004ee6:	8979      	ldrh	r1, [r7, #10]
 8004ee8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004eea:	9301      	str	r3, [sp, #4]
 8004eec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004eee:	9300      	str	r3, [sp, #0]
 8004ef0:	4603      	mov	r3, r0
 8004ef2:	68f8      	ldr	r0, [r7, #12]
 8004ef4:	f001 ff7a 	bl	8006dec <I2C_RequestMemoryRead>
 8004ef8:	4603      	mov	r3, r0
 8004efa:	2b00      	cmp	r3, #0
 8004efc:	d001      	beq.n	8004f02 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8004efe:	2301      	movs	r3, #1
 8004f00:	e1bc      	b.n	800527c <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f06:	2b00      	cmp	r3, #0
 8004f08:	d113      	bne.n	8004f32 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f0a:	2300      	movs	r3, #0
 8004f0c:	623b      	str	r3, [r7, #32]
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	695b      	ldr	r3, [r3, #20]
 8004f14:	623b      	str	r3, [r7, #32]
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	681b      	ldr	r3, [r3, #0]
 8004f1a:	699b      	ldr	r3, [r3, #24]
 8004f1c:	623b      	str	r3, [r7, #32]
 8004f1e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f20:	68fb      	ldr	r3, [r7, #12]
 8004f22:	681b      	ldr	r3, [r3, #0]
 8004f24:	681a      	ldr	r2, [r3, #0]
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	681b      	ldr	r3, [r3, #0]
 8004f2a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f2e:	601a      	str	r2, [r3, #0]
 8004f30:	e190      	b.n	8005254 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f36:	2b01      	cmp	r3, #1
 8004f38:	d11b      	bne.n	8004f72 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	681b      	ldr	r3, [r3, #0]
 8004f3e:	681a      	ldr	r2, [r3, #0]
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	681b      	ldr	r3, [r3, #0]
 8004f44:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f48:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f4a:	2300      	movs	r3, #0
 8004f4c:	61fb      	str	r3, [r7, #28]
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	695b      	ldr	r3, [r3, #20]
 8004f54:	61fb      	str	r3, [r7, #28]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	699b      	ldr	r3, [r3, #24]
 8004f5c:	61fb      	str	r3, [r7, #28]
 8004f5e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	681a      	ldr	r2, [r3, #0]
 8004f66:	68fb      	ldr	r3, [r7, #12]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8004f6e:	601a      	str	r2, [r3, #0]
 8004f70:	e170      	b.n	8005254 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8004f72:	68fb      	ldr	r3, [r7, #12]
 8004f74:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f76:	2b02      	cmp	r3, #2
 8004f78:	d11b      	bne.n	8004fb2 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8004f7a:	68fb      	ldr	r3, [r7, #12]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	681a      	ldr	r2, [r3, #0]
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004f88:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	681a      	ldr	r2, [r3, #0]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	681b      	ldr	r3, [r3, #0]
 8004f94:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004f98:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	61bb      	str	r3, [r7, #24]
 8004f9e:	68fb      	ldr	r3, [r7, #12]
 8004fa0:	681b      	ldr	r3, [r3, #0]
 8004fa2:	695b      	ldr	r3, [r3, #20]
 8004fa4:	61bb      	str	r3, [r7, #24]
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	699b      	ldr	r3, [r3, #24]
 8004fac:	61bb      	str	r3, [r7, #24]
 8004fae:	69bb      	ldr	r3, [r7, #24]
 8004fb0:	e150      	b.n	8005254 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8004fb2:	2300      	movs	r3, #0
 8004fb4:	617b      	str	r3, [r7, #20]
 8004fb6:	68fb      	ldr	r3, [r7, #12]
 8004fb8:	681b      	ldr	r3, [r3, #0]
 8004fba:	695b      	ldr	r3, [r3, #20]
 8004fbc:	617b      	str	r3, [r7, #20]
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	699b      	ldr	r3, [r3, #24]
 8004fc4:	617b      	str	r3, [r7, #20]
 8004fc6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8004fc8:	e144      	b.n	8005254 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8004fca:	68fb      	ldr	r3, [r7, #12]
 8004fcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fce:	2b03      	cmp	r3, #3
 8004fd0:	f200 80f1 	bhi.w	80051b6 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8004fd4:	68fb      	ldr	r3, [r7, #12]
 8004fd6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004fd8:	2b01      	cmp	r3, #1
 8004fda:	d123      	bne.n	8005024 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004fdc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004fde:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8004fe0:	68f8      	ldr	r0, [r7, #12]
 8004fe2:	f002 fb8b 	bl	80076fc <I2C_WaitOnRXNEFlagUntilTimeout>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	2b00      	cmp	r3, #0
 8004fea:	d001      	beq.n	8004ff0 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8004fec:	2301      	movs	r3, #1
 8004fee:	e145      	b.n	800527c <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8004ff0:	68fb      	ldr	r3, [r7, #12]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	691a      	ldr	r2, [r3, #16]
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ffa:	b2d2      	uxtb	r2, r2
 8004ffc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005002:	1c5a      	adds	r2, r3, #1
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800500c:	3b01      	subs	r3, #1
 800500e:	b29a      	uxth	r2, r3
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005014:	68fb      	ldr	r3, [r7, #12]
 8005016:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005018:	b29b      	uxth	r3, r3
 800501a:	3b01      	subs	r3, #1
 800501c:	b29a      	uxth	r2, r3
 800501e:	68fb      	ldr	r3, [r7, #12]
 8005020:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005022:	e117      	b.n	8005254 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005024:	68fb      	ldr	r3, [r7, #12]
 8005026:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005028:	2b02      	cmp	r3, #2
 800502a:	d14e      	bne.n	80050ca <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800502c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800502e:	9300      	str	r3, [sp, #0]
 8005030:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005032:	2200      	movs	r2, #0
 8005034:	4906      	ldr	r1, [pc, #24]	@ (8005050 <HAL_I2C_Mem_Read+0x22c>)
 8005036:	68f8      	ldr	r0, [r7, #12]
 8005038:	f002 f984 	bl	8007344 <I2C_WaitOnFlagUntilTimeout>
 800503c:	4603      	mov	r3, r0
 800503e:	2b00      	cmp	r3, #0
 8005040:	d008      	beq.n	8005054 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005042:	2301      	movs	r3, #1
 8005044:	e11a      	b.n	800527c <HAL_I2C_Mem_Read+0x458>
 8005046:	bf00      	nop
 8005048:	00100002 	.word	0x00100002
 800504c:	ffff0000 	.word	0xffff0000
 8005050:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	681a      	ldr	r2, [r3, #0]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005062:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	691a      	ldr	r2, [r3, #16]
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800506e:	b2d2      	uxtb	r2, r2
 8005070:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005076:	1c5a      	adds	r2, r3, #1
 8005078:	68fb      	ldr	r3, [r7, #12]
 800507a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005080:	3b01      	subs	r3, #1
 8005082:	b29a      	uxth	r2, r3
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005088:	68fb      	ldr	r3, [r7, #12]
 800508a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800508c:	b29b      	uxth	r3, r3
 800508e:	3b01      	subs	r3, #1
 8005090:	b29a      	uxth	r2, r3
 8005092:	68fb      	ldr	r3, [r7, #12]
 8005094:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	681b      	ldr	r3, [r3, #0]
 800509a:	691a      	ldr	r2, [r3, #16]
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a0:	b2d2      	uxtb	r2, r2
 80050a2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050a8:	1c5a      	adds	r2, r3, #1
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80050b2:	3b01      	subs	r3, #1
 80050b4:	b29a      	uxth	r2, r3
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80050be:	b29b      	uxth	r3, r3
 80050c0:	3b01      	subs	r3, #1
 80050c2:	b29a      	uxth	r2, r3
 80050c4:	68fb      	ldr	r3, [r7, #12]
 80050c6:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80050c8:	e0c4      	b.n	8005254 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80050ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80050d0:	2200      	movs	r2, #0
 80050d2:	496c      	ldr	r1, [pc, #432]	@ (8005284 <HAL_I2C_Mem_Read+0x460>)
 80050d4:	68f8      	ldr	r0, [r7, #12]
 80050d6:	f002 f935 	bl	8007344 <I2C_WaitOnFlagUntilTimeout>
 80050da:	4603      	mov	r3, r0
 80050dc:	2b00      	cmp	r3, #0
 80050de:	d001      	beq.n	80050e4 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80050e0:	2301      	movs	r3, #1
 80050e2:	e0cb      	b.n	800527c <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	681b      	ldr	r3, [r3, #0]
 80050e8:	681a      	ldr	r2, [r3, #0]
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80050f2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	691a      	ldr	r2, [r3, #16]
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80050fe:	b2d2      	uxtb	r2, r2
 8005100:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005102:	68fb      	ldr	r3, [r7, #12]
 8005104:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005106:	1c5a      	adds	r2, r3, #1
 8005108:	68fb      	ldr	r3, [r7, #12]
 800510a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005110:	3b01      	subs	r3, #1
 8005112:	b29a      	uxth	r2, r3
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005118:	68fb      	ldr	r3, [r7, #12]
 800511a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800511c:	b29b      	uxth	r3, r3
 800511e:	3b01      	subs	r3, #1
 8005120:	b29a      	uxth	r2, r3
 8005122:	68fb      	ldr	r3, [r7, #12]
 8005124:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005126:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005128:	9300      	str	r3, [sp, #0]
 800512a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800512c:	2200      	movs	r2, #0
 800512e:	4955      	ldr	r1, [pc, #340]	@ (8005284 <HAL_I2C_Mem_Read+0x460>)
 8005130:	68f8      	ldr	r0, [r7, #12]
 8005132:	f002 f907 	bl	8007344 <I2C_WaitOnFlagUntilTimeout>
 8005136:	4603      	mov	r3, r0
 8005138:	2b00      	cmp	r3, #0
 800513a:	d001      	beq.n	8005140 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 800513c:	2301      	movs	r3, #1
 800513e:	e09d      	b.n	800527c <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	681a      	ldr	r2, [r3, #0]
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	681b      	ldr	r3, [r3, #0]
 800514a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800514e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	691a      	ldr	r2, [r3, #16]
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800515a:	b2d2      	uxtb	r2, r2
 800515c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005162:	1c5a      	adds	r2, r3, #1
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800516c:	3b01      	subs	r3, #1
 800516e:	b29a      	uxth	r2, r3
 8005170:	68fb      	ldr	r3, [r7, #12]
 8005172:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005178:	b29b      	uxth	r3, r3
 800517a:	3b01      	subs	r3, #1
 800517c:	b29a      	uxth	r2, r3
 800517e:	68fb      	ldr	r3, [r7, #12]
 8005180:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005182:	68fb      	ldr	r3, [r7, #12]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	691a      	ldr	r2, [r3, #16]
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800518c:	b2d2      	uxtb	r2, r2
 800518e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005194:	1c5a      	adds	r2, r3, #1
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800519e:	3b01      	subs	r3, #1
 80051a0:	b29a      	uxth	r2, r3
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80051a6:	68fb      	ldr	r3, [r7, #12]
 80051a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051aa:	b29b      	uxth	r3, r3
 80051ac:	3b01      	subs	r3, #1
 80051ae:	b29a      	uxth	r2, r3
 80051b0:	68fb      	ldr	r3, [r7, #12]
 80051b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80051b4:	e04e      	b.n	8005254 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80051b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051b8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80051ba:	68f8      	ldr	r0, [r7, #12]
 80051bc:	f002 fa9e 	bl	80076fc <I2C_WaitOnRXNEFlagUntilTimeout>
 80051c0:	4603      	mov	r3, r0
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d001      	beq.n	80051ca <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	e058      	b.n	800527c <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80051ca:	68fb      	ldr	r3, [r7, #12]
 80051cc:	681b      	ldr	r3, [r3, #0]
 80051ce:	691a      	ldr	r2, [r3, #16]
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051d4:	b2d2      	uxtb	r2, r2
 80051d6:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80051d8:	68fb      	ldr	r3, [r7, #12]
 80051da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80051dc:	1c5a      	adds	r2, r3, #1
 80051de:	68fb      	ldr	r3, [r7, #12]
 80051e0:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80051e6:	3b01      	subs	r3, #1
 80051e8:	b29a      	uxth	r2, r3
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80051ee:	68fb      	ldr	r3, [r7, #12]
 80051f0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051f2:	b29b      	uxth	r3, r3
 80051f4:	3b01      	subs	r3, #1
 80051f6:	b29a      	uxth	r2, r3
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	681b      	ldr	r3, [r3, #0]
 8005200:	695b      	ldr	r3, [r3, #20]
 8005202:	f003 0304 	and.w	r3, r3, #4
 8005206:	2b04      	cmp	r3, #4
 8005208:	d124      	bne.n	8005254 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 800520a:	68fb      	ldr	r3, [r7, #12]
 800520c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800520e:	2b03      	cmp	r3, #3
 8005210:	d107      	bne.n	8005222 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	681b      	ldr	r3, [r3, #0]
 8005216:	681a      	ldr	r2, [r3, #0]
 8005218:	68fb      	ldr	r3, [r7, #12]
 800521a:	681b      	ldr	r3, [r3, #0]
 800521c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005220:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	681b      	ldr	r3, [r3, #0]
 8005226:	691a      	ldr	r2, [r3, #16]
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800522c:	b2d2      	uxtb	r2, r2
 800522e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005234:	1c5a      	adds	r2, r3, #1
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800523e:	3b01      	subs	r3, #1
 8005240:	b29a      	uxth	r2, r3
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800524a:	b29b      	uxth	r3, r3
 800524c:	3b01      	subs	r3, #1
 800524e:	b29a      	uxth	r2, r3
 8005250:	68fb      	ldr	r3, [r7, #12]
 8005252:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005258:	2b00      	cmp	r3, #0
 800525a:	f47f aeb6 	bne.w	8004fca <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	2220      	movs	r2, #32
 8005262:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2200      	movs	r2, #0
 800526a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	2200      	movs	r2, #0
 8005272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005276:	2300      	movs	r3, #0
 8005278:	e000      	b.n	800527c <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800527a:	2302      	movs	r3, #2
  }
}
 800527c:	4618      	mov	r0, r3
 800527e:	3728      	adds	r7, #40	@ 0x28
 8005280:	46bd      	mov	sp, r7
 8005282:	bd80      	pop	{r7, pc}
 8005284:	00010004 	.word	0x00010004

08005288 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005288:	b580      	push	{r7, lr}
 800528a:	b08a      	sub	sp, #40	@ 0x28
 800528c:	af02      	add	r7, sp, #8
 800528e:	60f8      	str	r0, [r7, #12]
 8005290:	607a      	str	r2, [r7, #4]
 8005292:	603b      	str	r3, [r7, #0]
 8005294:	460b      	mov	r3, r1
 8005296:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005298:	f7fe fa1c 	bl	80036d4 <HAL_GetTick>
 800529c:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 800529e:	2300      	movs	r3, #0
 80052a0:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80052a8:	b2db      	uxtb	r3, r3
 80052aa:	2b20      	cmp	r3, #32
 80052ac:	f040 8111 	bne.w	80054d2 <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80052b0:	69fb      	ldr	r3, [r7, #28]
 80052b2:	9300      	str	r3, [sp, #0]
 80052b4:	2319      	movs	r3, #25
 80052b6:	2201      	movs	r2, #1
 80052b8:	4988      	ldr	r1, [pc, #544]	@ (80054dc <HAL_I2C_IsDeviceReady+0x254>)
 80052ba:	68f8      	ldr	r0, [r7, #12]
 80052bc:	f002 f842 	bl	8007344 <I2C_WaitOnFlagUntilTimeout>
 80052c0:	4603      	mov	r3, r0
 80052c2:	2b00      	cmp	r3, #0
 80052c4:	d001      	beq.n	80052ca <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 80052c6:	2302      	movs	r3, #2
 80052c8:	e104      	b.n	80054d4 <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052ca:	68fb      	ldr	r3, [r7, #12]
 80052cc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052d0:	2b01      	cmp	r3, #1
 80052d2:	d101      	bne.n	80052d8 <HAL_I2C_IsDeviceReady+0x50>
 80052d4:	2302      	movs	r3, #2
 80052d6:	e0fd      	b.n	80054d4 <HAL_I2C_IsDeviceReady+0x24c>
 80052d8:	68fb      	ldr	r3, [r7, #12]
 80052da:	2201      	movs	r2, #1
 80052dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80052e0:	68fb      	ldr	r3, [r7, #12]
 80052e2:	681b      	ldr	r3, [r3, #0]
 80052e4:	681b      	ldr	r3, [r3, #0]
 80052e6:	f003 0301 	and.w	r3, r3, #1
 80052ea:	2b01      	cmp	r3, #1
 80052ec:	d007      	beq.n	80052fe <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80052ee:	68fb      	ldr	r3, [r7, #12]
 80052f0:	681b      	ldr	r3, [r3, #0]
 80052f2:	681a      	ldr	r2, [r3, #0]
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	f042 0201 	orr.w	r2, r2, #1
 80052fc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	681a      	ldr	r2, [r3, #0]
 8005304:	68fb      	ldr	r3, [r7, #12]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800530c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	2224      	movs	r2, #36	@ 0x24
 8005312:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	2200      	movs	r2, #0
 800531a:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	4a70      	ldr	r2, [pc, #448]	@ (80054e0 <HAL_I2C_IsDeviceReady+0x258>)
 8005320:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005322:	68fb      	ldr	r3, [r7, #12]
 8005324:	681b      	ldr	r3, [r3, #0]
 8005326:	681a      	ldr	r2, [r3, #0]
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005330:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005332:	69fb      	ldr	r3, [r7, #28]
 8005334:	9300      	str	r3, [sp, #0]
 8005336:	683b      	ldr	r3, [r7, #0]
 8005338:	2200      	movs	r2, #0
 800533a:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 800533e:	68f8      	ldr	r0, [r7, #12]
 8005340:	f002 f800 	bl	8007344 <I2C_WaitOnFlagUntilTimeout>
 8005344:	4603      	mov	r3, r0
 8005346:	2b00      	cmp	r3, #0
 8005348:	d00d      	beq.n	8005366 <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800534a:	68fb      	ldr	r3, [r7, #12]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	681b      	ldr	r3, [r3, #0]
 8005350:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005354:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005358:	d103      	bne.n	8005362 <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800535a:	68fb      	ldr	r3, [r7, #12]
 800535c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005360:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005362:	2303      	movs	r3, #3
 8005364:	e0b6      	b.n	80054d4 <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005366:	897b      	ldrh	r3, [r7, #10]
 8005368:	b2db      	uxtb	r3, r3
 800536a:	461a      	mov	r2, r3
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005374:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005376:	f7fe f9ad 	bl	80036d4 <HAL_GetTick>
 800537a:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	695b      	ldr	r3, [r3, #20]
 8005382:	f003 0302 	and.w	r3, r3, #2
 8005386:	2b02      	cmp	r3, #2
 8005388:	bf0c      	ite	eq
 800538a:	2301      	moveq	r3, #1
 800538c:	2300      	movne	r3, #0
 800538e:	b2db      	uxtb	r3, r3
 8005390:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	695b      	ldr	r3, [r3, #20]
 8005398:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800539c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053a0:	bf0c      	ite	eq
 80053a2:	2301      	moveq	r3, #1
 80053a4:	2300      	movne	r3, #0
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80053aa:	e025      	b.n	80053f8 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 80053ac:	f7fe f992 	bl	80036d4 <HAL_GetTick>
 80053b0:	4602      	mov	r2, r0
 80053b2:	69fb      	ldr	r3, [r7, #28]
 80053b4:	1ad3      	subs	r3, r2, r3
 80053b6:	683a      	ldr	r2, [r7, #0]
 80053b8:	429a      	cmp	r2, r3
 80053ba:	d302      	bcc.n	80053c2 <HAL_I2C_IsDeviceReady+0x13a>
 80053bc:	683b      	ldr	r3, [r7, #0]
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d103      	bne.n	80053ca <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	22a0      	movs	r2, #160	@ 0xa0
 80053c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 80053ca:	68fb      	ldr	r3, [r7, #12]
 80053cc:	681b      	ldr	r3, [r3, #0]
 80053ce:	695b      	ldr	r3, [r3, #20]
 80053d0:	f003 0302 	and.w	r3, r3, #2
 80053d4:	2b02      	cmp	r3, #2
 80053d6:	bf0c      	ite	eq
 80053d8:	2301      	moveq	r3, #1
 80053da:	2300      	movne	r3, #0
 80053dc:	b2db      	uxtb	r3, r3
 80053de:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80053e0:	68fb      	ldr	r3, [r7, #12]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	695b      	ldr	r3, [r3, #20]
 80053e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053ee:	bf0c      	ite	eq
 80053f0:	2301      	moveq	r3, #1
 80053f2:	2300      	movne	r3, #0
 80053f4:	b2db      	uxtb	r3, r3
 80053f6:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 80053f8:	68fb      	ldr	r3, [r7, #12]
 80053fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80053fe:	b2db      	uxtb	r3, r3
 8005400:	2ba0      	cmp	r3, #160	@ 0xa0
 8005402:	d005      	beq.n	8005410 <HAL_I2C_IsDeviceReady+0x188>
 8005404:	7dfb      	ldrb	r3, [r7, #23]
 8005406:	2b00      	cmp	r3, #0
 8005408:	d102      	bne.n	8005410 <HAL_I2C_IsDeviceReady+0x188>
 800540a:	7dbb      	ldrb	r3, [r7, #22]
 800540c:	2b00      	cmp	r3, #0
 800540e:	d0cd      	beq.n	80053ac <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	2220      	movs	r2, #32
 8005414:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	695b      	ldr	r3, [r3, #20]
 800541e:	f003 0302 	and.w	r3, r3, #2
 8005422:	2b02      	cmp	r3, #2
 8005424:	d129      	bne.n	800547a <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005426:	68fb      	ldr	r3, [r7, #12]
 8005428:	681b      	ldr	r3, [r3, #0]
 800542a:	681a      	ldr	r2, [r3, #0]
 800542c:	68fb      	ldr	r3, [r7, #12]
 800542e:	681b      	ldr	r3, [r3, #0]
 8005430:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005434:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005436:	2300      	movs	r3, #0
 8005438:	613b      	str	r3, [r7, #16]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	695b      	ldr	r3, [r3, #20]
 8005440:	613b      	str	r3, [r7, #16]
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	699b      	ldr	r3, [r3, #24]
 8005448:	613b      	str	r3, [r7, #16]
 800544a:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800544c:	69fb      	ldr	r3, [r7, #28]
 800544e:	9300      	str	r3, [sp, #0]
 8005450:	2319      	movs	r3, #25
 8005452:	2201      	movs	r2, #1
 8005454:	4921      	ldr	r1, [pc, #132]	@ (80054dc <HAL_I2C_IsDeviceReady+0x254>)
 8005456:	68f8      	ldr	r0, [r7, #12]
 8005458:	f001 ff74 	bl	8007344 <I2C_WaitOnFlagUntilTimeout>
 800545c:	4603      	mov	r3, r0
 800545e:	2b00      	cmp	r3, #0
 8005460:	d001      	beq.n	8005466 <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 8005462:	2301      	movs	r3, #1
 8005464:	e036      	b.n	80054d4 <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 8005466:	68fb      	ldr	r3, [r7, #12]
 8005468:	2220      	movs	r2, #32
 800546a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800546e:	68fb      	ldr	r3, [r7, #12]
 8005470:	2200      	movs	r2, #0
 8005472:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 8005476:	2300      	movs	r3, #0
 8005478:	e02c      	b.n	80054d4 <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800547a:	68fb      	ldr	r3, [r7, #12]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	681a      	ldr	r2, [r3, #0]
 8005480:	68fb      	ldr	r3, [r7, #12]
 8005482:	681b      	ldr	r3, [r3, #0]
 8005484:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005488:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8005492:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005494:	69fb      	ldr	r3, [r7, #28]
 8005496:	9300      	str	r3, [sp, #0]
 8005498:	2319      	movs	r3, #25
 800549a:	2201      	movs	r2, #1
 800549c:	490f      	ldr	r1, [pc, #60]	@ (80054dc <HAL_I2C_IsDeviceReady+0x254>)
 800549e:	68f8      	ldr	r0, [r7, #12]
 80054a0:	f001 ff50 	bl	8007344 <I2C_WaitOnFlagUntilTimeout>
 80054a4:	4603      	mov	r3, r0
 80054a6:	2b00      	cmp	r3, #0
 80054a8:	d001      	beq.n	80054ae <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 80054aa:	2301      	movs	r3, #1
 80054ac:	e012      	b.n	80054d4 <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 80054ae:	69bb      	ldr	r3, [r7, #24]
 80054b0:	3301      	adds	r3, #1
 80054b2:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 80054b4:	69ba      	ldr	r2, [r7, #24]
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	429a      	cmp	r2, r3
 80054ba:	f4ff af32 	bcc.w	8005322 <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80054be:	68fb      	ldr	r3, [r7, #12]
 80054c0:	2220      	movs	r2, #32
 80054c2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	2200      	movs	r2, #0
 80054ca:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80054ce:	2301      	movs	r3, #1
 80054d0:	e000      	b.n	80054d4 <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80054d2:	2302      	movs	r3, #2
  }
}
 80054d4:	4618      	mov	r0, r3
 80054d6:	3720      	adds	r7, #32
 80054d8:	46bd      	mov	sp, r7
 80054da:	bd80      	pop	{r7, pc}
 80054dc:	00100002 	.word	0x00100002
 80054e0:	ffff0000 	.word	0xffff0000

080054e4 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80054e4:	b580      	push	{r7, lr}
 80054e6:	b088      	sub	sp, #32
 80054e8:	af00      	add	r7, sp, #0
 80054ea:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80054ec:	2300      	movs	r3, #0
 80054ee:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	681b      	ldr	r3, [r3, #0]
 80054f4:	685b      	ldr	r3, [r3, #4]
 80054f6:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054fc:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005504:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005506:	687b      	ldr	r3, [r7, #4]
 8005508:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800550c:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800550e:	7bfb      	ldrb	r3, [r7, #15]
 8005510:	2b10      	cmp	r3, #16
 8005512:	d003      	beq.n	800551c <HAL_I2C_EV_IRQHandler+0x38>
 8005514:	7bfb      	ldrb	r3, [r7, #15]
 8005516:	2b40      	cmp	r3, #64	@ 0x40
 8005518:	f040 80c1 	bne.w	800569e <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	699b      	ldr	r3, [r3, #24]
 8005522:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	681b      	ldr	r3, [r3, #0]
 8005528:	695b      	ldr	r3, [r3, #20]
 800552a:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 800552c:	69fb      	ldr	r3, [r7, #28]
 800552e:	f003 0301 	and.w	r3, r3, #1
 8005532:	2b00      	cmp	r3, #0
 8005534:	d10d      	bne.n	8005552 <HAL_I2C_EV_IRQHandler+0x6e>
 8005536:	693b      	ldr	r3, [r7, #16]
 8005538:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 800553c:	d003      	beq.n	8005546 <HAL_I2C_EV_IRQHandler+0x62>
 800553e:	693b      	ldr	r3, [r7, #16]
 8005540:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8005544:	d101      	bne.n	800554a <HAL_I2C_EV_IRQHandler+0x66>
 8005546:	2301      	movs	r3, #1
 8005548:	e000      	b.n	800554c <HAL_I2C_EV_IRQHandler+0x68>
 800554a:	2300      	movs	r3, #0
 800554c:	2b01      	cmp	r3, #1
 800554e:	f000 8132 	beq.w	80057b6 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005552:	69fb      	ldr	r3, [r7, #28]
 8005554:	f003 0301 	and.w	r3, r3, #1
 8005558:	2b00      	cmp	r3, #0
 800555a:	d00c      	beq.n	8005576 <HAL_I2C_EV_IRQHandler+0x92>
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	0a5b      	lsrs	r3, r3, #9
 8005560:	f003 0301 	and.w	r3, r3, #1
 8005564:	2b00      	cmp	r3, #0
 8005566:	d006      	beq.n	8005576 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f002 f953 	bl	8007814 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 800556e:	6878      	ldr	r0, [r7, #4]
 8005570:	f000 fd87 	bl	8006082 <I2C_Master_SB>
 8005574:	e092      	b.n	800569c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005576:	69fb      	ldr	r3, [r7, #28]
 8005578:	08db      	lsrs	r3, r3, #3
 800557a:	f003 0301 	and.w	r3, r3, #1
 800557e:	2b00      	cmp	r3, #0
 8005580:	d009      	beq.n	8005596 <HAL_I2C_EV_IRQHandler+0xb2>
 8005582:	697b      	ldr	r3, [r7, #20]
 8005584:	0a5b      	lsrs	r3, r3, #9
 8005586:	f003 0301 	and.w	r3, r3, #1
 800558a:	2b00      	cmp	r3, #0
 800558c:	d003      	beq.n	8005596 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800558e:	6878      	ldr	r0, [r7, #4]
 8005590:	f000 fdfd 	bl	800618e <I2C_Master_ADD10>
 8005594:	e082      	b.n	800569c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005596:	69fb      	ldr	r3, [r7, #28]
 8005598:	085b      	lsrs	r3, r3, #1
 800559a:	f003 0301 	and.w	r3, r3, #1
 800559e:	2b00      	cmp	r3, #0
 80055a0:	d009      	beq.n	80055b6 <HAL_I2C_EV_IRQHandler+0xd2>
 80055a2:	697b      	ldr	r3, [r7, #20]
 80055a4:	0a5b      	lsrs	r3, r3, #9
 80055a6:	f003 0301 	and.w	r3, r3, #1
 80055aa:	2b00      	cmp	r3, #0
 80055ac:	d003      	beq.n	80055b6 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 80055ae:	6878      	ldr	r0, [r7, #4]
 80055b0:	f000 fe17 	bl	80061e2 <I2C_Master_ADDR>
 80055b4:	e072      	b.n	800569c <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 80055b6:	69bb      	ldr	r3, [r7, #24]
 80055b8:	089b      	lsrs	r3, r3, #2
 80055ba:	f003 0301 	and.w	r3, r3, #1
 80055be:	2b00      	cmp	r3, #0
 80055c0:	d03b      	beq.n	800563a <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	685b      	ldr	r3, [r3, #4]
 80055c8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80055cc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80055d0:	f000 80f3 	beq.w	80057ba <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80055d4:	69fb      	ldr	r3, [r7, #28]
 80055d6:	09db      	lsrs	r3, r3, #7
 80055d8:	f003 0301 	and.w	r3, r3, #1
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d00f      	beq.n	8005600 <HAL_I2C_EV_IRQHandler+0x11c>
 80055e0:	697b      	ldr	r3, [r7, #20]
 80055e2:	0a9b      	lsrs	r3, r3, #10
 80055e4:	f003 0301 	and.w	r3, r3, #1
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d009      	beq.n	8005600 <HAL_I2C_EV_IRQHandler+0x11c>
 80055ec:	69fb      	ldr	r3, [r7, #28]
 80055ee:	089b      	lsrs	r3, r3, #2
 80055f0:	f003 0301 	and.w	r3, r3, #1
 80055f4:	2b00      	cmp	r3, #0
 80055f6:	d103      	bne.n	8005600 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f000 f9df 	bl	80059bc <I2C_MasterTransmit_TXE>
 80055fe:	e04d      	b.n	800569c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	089b      	lsrs	r3, r3, #2
 8005604:	f003 0301 	and.w	r3, r3, #1
 8005608:	2b00      	cmp	r3, #0
 800560a:	f000 80d6 	beq.w	80057ba <HAL_I2C_EV_IRQHandler+0x2d6>
 800560e:	697b      	ldr	r3, [r7, #20]
 8005610:	0a5b      	lsrs	r3, r3, #9
 8005612:	f003 0301 	and.w	r3, r3, #1
 8005616:	2b00      	cmp	r3, #0
 8005618:	f000 80cf 	beq.w	80057ba <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800561c:	7bbb      	ldrb	r3, [r7, #14]
 800561e:	2b21      	cmp	r3, #33	@ 0x21
 8005620:	d103      	bne.n	800562a <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 8005622:	6878      	ldr	r0, [r7, #4]
 8005624:	f000 fa66 	bl	8005af4 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005628:	e0c7      	b.n	80057ba <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 800562a:	7bfb      	ldrb	r3, [r7, #15]
 800562c:	2b40      	cmp	r3, #64	@ 0x40
 800562e:	f040 80c4 	bne.w	80057ba <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005632:	6878      	ldr	r0, [r7, #4]
 8005634:	f000 fad4 	bl	8005be0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005638:	e0bf      	b.n	80057ba <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	685b      	ldr	r3, [r3, #4]
 8005640:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005644:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005648:	f000 80b7 	beq.w	80057ba <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800564c:	69fb      	ldr	r3, [r7, #28]
 800564e:	099b      	lsrs	r3, r3, #6
 8005650:	f003 0301 	and.w	r3, r3, #1
 8005654:	2b00      	cmp	r3, #0
 8005656:	d00f      	beq.n	8005678 <HAL_I2C_EV_IRQHandler+0x194>
 8005658:	697b      	ldr	r3, [r7, #20]
 800565a:	0a9b      	lsrs	r3, r3, #10
 800565c:	f003 0301 	and.w	r3, r3, #1
 8005660:	2b00      	cmp	r3, #0
 8005662:	d009      	beq.n	8005678 <HAL_I2C_EV_IRQHandler+0x194>
 8005664:	69fb      	ldr	r3, [r7, #28]
 8005666:	089b      	lsrs	r3, r3, #2
 8005668:	f003 0301 	and.w	r3, r3, #1
 800566c:	2b00      	cmp	r3, #0
 800566e:	d103      	bne.n	8005678 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8005670:	6878      	ldr	r0, [r7, #4]
 8005672:	f000 fb4d 	bl	8005d10 <I2C_MasterReceive_RXNE>
 8005676:	e011      	b.n	800569c <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005678:	69fb      	ldr	r3, [r7, #28]
 800567a:	089b      	lsrs	r3, r3, #2
 800567c:	f003 0301 	and.w	r3, r3, #1
 8005680:	2b00      	cmp	r3, #0
 8005682:	f000 809a 	beq.w	80057ba <HAL_I2C_EV_IRQHandler+0x2d6>
 8005686:	697b      	ldr	r3, [r7, #20]
 8005688:	0a5b      	lsrs	r3, r3, #9
 800568a:	f003 0301 	and.w	r3, r3, #1
 800568e:	2b00      	cmp	r3, #0
 8005690:	f000 8093 	beq.w	80057ba <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8005694:	6878      	ldr	r0, [r7, #4]
 8005696:	f000 fc03 	bl	8005ea0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800569a:	e08e      	b.n	80057ba <HAL_I2C_EV_IRQHandler+0x2d6>
 800569c:	e08d      	b.n	80057ba <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800569e:	687b      	ldr	r3, [r7, #4]
 80056a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d004      	beq.n	80056b0 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	681b      	ldr	r3, [r3, #0]
 80056aa:	695b      	ldr	r3, [r3, #20]
 80056ac:	61fb      	str	r3, [r7, #28]
 80056ae:	e007      	b.n	80056c0 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	681b      	ldr	r3, [r3, #0]
 80056b4:	699b      	ldr	r3, [r3, #24]
 80056b6:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80056b8:	687b      	ldr	r3, [r7, #4]
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	695b      	ldr	r3, [r3, #20]
 80056be:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056c0:	69fb      	ldr	r3, [r7, #28]
 80056c2:	085b      	lsrs	r3, r3, #1
 80056c4:	f003 0301 	and.w	r3, r3, #1
 80056c8:	2b00      	cmp	r3, #0
 80056ca:	d012      	beq.n	80056f2 <HAL_I2C_EV_IRQHandler+0x20e>
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	0a5b      	lsrs	r3, r3, #9
 80056d0:	f003 0301 	and.w	r3, r3, #1
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d00c      	beq.n	80056f2 <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d003      	beq.n	80056e8 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	699b      	ldr	r3, [r3, #24]
 80056e6:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80056e8:	69b9      	ldr	r1, [r7, #24]
 80056ea:	6878      	ldr	r0, [r7, #4]
 80056ec:	f000 ffc8 	bl	8006680 <I2C_Slave_ADDR>
 80056f0:	e066      	b.n	80057c0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80056f2:	69fb      	ldr	r3, [r7, #28]
 80056f4:	091b      	lsrs	r3, r3, #4
 80056f6:	f003 0301 	and.w	r3, r3, #1
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d009      	beq.n	8005712 <HAL_I2C_EV_IRQHandler+0x22e>
 80056fe:	697b      	ldr	r3, [r7, #20]
 8005700:	0a5b      	lsrs	r3, r3, #9
 8005702:	f003 0301 	and.w	r3, r3, #1
 8005706:	2b00      	cmp	r3, #0
 8005708:	d003      	beq.n	8005712 <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 800570a:	6878      	ldr	r0, [r7, #4]
 800570c:	f001 f802 	bl	8006714 <I2C_Slave_STOPF>
 8005710:	e056      	b.n	80057c0 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8005712:	7bbb      	ldrb	r3, [r7, #14]
 8005714:	2b21      	cmp	r3, #33	@ 0x21
 8005716:	d002      	beq.n	800571e <HAL_I2C_EV_IRQHandler+0x23a>
 8005718:	7bbb      	ldrb	r3, [r7, #14]
 800571a:	2b29      	cmp	r3, #41	@ 0x29
 800571c:	d125      	bne.n	800576a <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800571e:	69fb      	ldr	r3, [r7, #28]
 8005720:	09db      	lsrs	r3, r3, #7
 8005722:	f003 0301 	and.w	r3, r3, #1
 8005726:	2b00      	cmp	r3, #0
 8005728:	d00f      	beq.n	800574a <HAL_I2C_EV_IRQHandler+0x266>
 800572a:	697b      	ldr	r3, [r7, #20]
 800572c:	0a9b      	lsrs	r3, r3, #10
 800572e:	f003 0301 	and.w	r3, r3, #1
 8005732:	2b00      	cmp	r3, #0
 8005734:	d009      	beq.n	800574a <HAL_I2C_EV_IRQHandler+0x266>
 8005736:	69fb      	ldr	r3, [r7, #28]
 8005738:	089b      	lsrs	r3, r3, #2
 800573a:	f003 0301 	and.w	r3, r3, #1
 800573e:	2b00      	cmp	r3, #0
 8005740:	d103      	bne.n	800574a <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 8005742:	6878      	ldr	r0, [r7, #4]
 8005744:	f000 fede 	bl	8006504 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005748:	e039      	b.n	80057be <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800574a:	69fb      	ldr	r3, [r7, #28]
 800574c:	089b      	lsrs	r3, r3, #2
 800574e:	f003 0301 	and.w	r3, r3, #1
 8005752:	2b00      	cmp	r3, #0
 8005754:	d033      	beq.n	80057be <HAL_I2C_EV_IRQHandler+0x2da>
 8005756:	697b      	ldr	r3, [r7, #20]
 8005758:	0a5b      	lsrs	r3, r3, #9
 800575a:	f003 0301 	and.w	r3, r3, #1
 800575e:	2b00      	cmp	r3, #0
 8005760:	d02d      	beq.n	80057be <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	f000 ff0b 	bl	800657e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8005768:	e029      	b.n	80057be <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800576a:	69fb      	ldr	r3, [r7, #28]
 800576c:	099b      	lsrs	r3, r3, #6
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	2b00      	cmp	r3, #0
 8005774:	d00f      	beq.n	8005796 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005776:	697b      	ldr	r3, [r7, #20]
 8005778:	0a9b      	lsrs	r3, r3, #10
 800577a:	f003 0301 	and.w	r3, r3, #1
 800577e:	2b00      	cmp	r3, #0
 8005780:	d009      	beq.n	8005796 <HAL_I2C_EV_IRQHandler+0x2b2>
 8005782:	69fb      	ldr	r3, [r7, #28]
 8005784:	089b      	lsrs	r3, r3, #2
 8005786:	f003 0301 	and.w	r3, r3, #1
 800578a:	2b00      	cmp	r3, #0
 800578c:	d103      	bne.n	8005796 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800578e:	6878      	ldr	r0, [r7, #4]
 8005790:	f000 ff16 	bl	80065c0 <I2C_SlaveReceive_RXNE>
 8005794:	e014      	b.n	80057c0 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8005796:	69fb      	ldr	r3, [r7, #28]
 8005798:	089b      	lsrs	r3, r3, #2
 800579a:	f003 0301 	and.w	r3, r3, #1
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d00e      	beq.n	80057c0 <HAL_I2C_EV_IRQHandler+0x2dc>
 80057a2:	697b      	ldr	r3, [r7, #20]
 80057a4:	0a5b      	lsrs	r3, r3, #9
 80057a6:	f003 0301 	and.w	r3, r3, #1
 80057aa:	2b00      	cmp	r3, #0
 80057ac:	d008      	beq.n	80057c0 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 80057ae:	6878      	ldr	r0, [r7, #4]
 80057b0:	f000 ff44 	bl	800663c <I2C_SlaveReceive_BTF>
 80057b4:	e004      	b.n	80057c0 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 80057b6:	bf00      	nop
 80057b8:	e002      	b.n	80057c0 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80057ba:	bf00      	nop
 80057bc:	e000      	b.n	80057c0 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80057be:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80057c0:	3720      	adds	r7, #32
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}

080057c6 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80057c6:	b580      	push	{r7, lr}
 80057c8:	b08a      	sub	sp, #40	@ 0x28
 80057ca:	af00      	add	r7, sp, #0
 80057cc:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	695b      	ldr	r3, [r3, #20]
 80057d4:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	681b      	ldr	r3, [r3, #0]
 80057da:	685b      	ldr	r3, [r3, #4]
 80057dc:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80057de:	2300      	movs	r3, #0
 80057e0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80057e8:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80057ea:	6a3b      	ldr	r3, [r7, #32]
 80057ec:	0a1b      	lsrs	r3, r3, #8
 80057ee:	f003 0301 	and.w	r3, r3, #1
 80057f2:	2b00      	cmp	r3, #0
 80057f4:	d00e      	beq.n	8005814 <HAL_I2C_ER_IRQHandler+0x4e>
 80057f6:	69fb      	ldr	r3, [r7, #28]
 80057f8:	0a1b      	lsrs	r3, r3, #8
 80057fa:	f003 0301 	and.w	r3, r3, #1
 80057fe:	2b00      	cmp	r3, #0
 8005800:	d008      	beq.n	8005814 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 8005802:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005804:	f043 0301 	orr.w	r3, r3, #1
 8005808:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005812:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8005814:	6a3b      	ldr	r3, [r7, #32]
 8005816:	0a5b      	lsrs	r3, r3, #9
 8005818:	f003 0301 	and.w	r3, r3, #1
 800581c:	2b00      	cmp	r3, #0
 800581e:	d00e      	beq.n	800583e <HAL_I2C_ER_IRQHandler+0x78>
 8005820:	69fb      	ldr	r3, [r7, #28]
 8005822:	0a1b      	lsrs	r3, r3, #8
 8005824:	f003 0301 	and.w	r3, r3, #1
 8005828:	2b00      	cmp	r3, #0
 800582a:	d008      	beq.n	800583e <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 800582c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582e:	f043 0302 	orr.w	r3, r3, #2
 8005832:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 800583c:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 800583e:	6a3b      	ldr	r3, [r7, #32]
 8005840:	0a9b      	lsrs	r3, r3, #10
 8005842:	f003 0301 	and.w	r3, r3, #1
 8005846:	2b00      	cmp	r3, #0
 8005848:	d03f      	beq.n	80058ca <HAL_I2C_ER_IRQHandler+0x104>
 800584a:	69fb      	ldr	r3, [r7, #28]
 800584c:	0a1b      	lsrs	r3, r3, #8
 800584e:	f003 0301 	and.w	r3, r3, #1
 8005852:	2b00      	cmp	r3, #0
 8005854:	d039      	beq.n	80058ca <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 8005856:	7efb      	ldrb	r3, [r7, #27]
 8005858:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800585e:	b29b      	uxth	r3, r3
 8005860:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005868:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800586e:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8005870:	7ebb      	ldrb	r3, [r7, #26]
 8005872:	2b20      	cmp	r3, #32
 8005874:	d112      	bne.n	800589c <HAL_I2C_ER_IRQHandler+0xd6>
 8005876:	697b      	ldr	r3, [r7, #20]
 8005878:	2b00      	cmp	r3, #0
 800587a:	d10f      	bne.n	800589c <HAL_I2C_ER_IRQHandler+0xd6>
 800587c:	7cfb      	ldrb	r3, [r7, #19]
 800587e:	2b21      	cmp	r3, #33	@ 0x21
 8005880:	d008      	beq.n	8005894 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 8005882:	7cfb      	ldrb	r3, [r7, #19]
 8005884:	2b29      	cmp	r3, #41	@ 0x29
 8005886:	d005      	beq.n	8005894 <HAL_I2C_ER_IRQHandler+0xce>
 8005888:	7cfb      	ldrb	r3, [r7, #19]
 800588a:	2b28      	cmp	r3, #40	@ 0x28
 800588c:	d106      	bne.n	800589c <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	2b21      	cmp	r3, #33	@ 0x21
 8005892:	d103      	bne.n	800589c <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8005894:	6878      	ldr	r0, [r7, #4]
 8005896:	f001 f86d 	bl	8006974 <I2C_Slave_AF>
 800589a:	e016      	b.n	80058ca <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80058a4:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 80058a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058a8:	f043 0304 	orr.w	r3, r3, #4
 80058ac:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80058ae:	7efb      	ldrb	r3, [r7, #27]
 80058b0:	2b10      	cmp	r3, #16
 80058b2:	d002      	beq.n	80058ba <HAL_I2C_ER_IRQHandler+0xf4>
 80058b4:	7efb      	ldrb	r3, [r7, #27]
 80058b6:	2b40      	cmp	r3, #64	@ 0x40
 80058b8:	d107      	bne.n	80058ca <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80058ba:	687b      	ldr	r3, [r7, #4]
 80058bc:	681b      	ldr	r3, [r3, #0]
 80058be:	681a      	ldr	r2, [r3, #0]
 80058c0:	687b      	ldr	r3, [r7, #4]
 80058c2:	681b      	ldr	r3, [r3, #0]
 80058c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80058c8:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80058ca:	6a3b      	ldr	r3, [r7, #32]
 80058cc:	0adb      	lsrs	r3, r3, #11
 80058ce:	f003 0301 	and.w	r3, r3, #1
 80058d2:	2b00      	cmp	r3, #0
 80058d4:	d00e      	beq.n	80058f4 <HAL_I2C_ER_IRQHandler+0x12e>
 80058d6:	69fb      	ldr	r3, [r7, #28]
 80058d8:	0a1b      	lsrs	r3, r3, #8
 80058da:	f003 0301 	and.w	r3, r3, #1
 80058de:	2b00      	cmp	r3, #0
 80058e0:	d008      	beq.n	80058f4 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80058e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058e4:	f043 0308 	orr.w	r3, r3, #8
 80058e8:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80058ea:	687b      	ldr	r3, [r7, #4]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80058f2:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80058f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80058f6:	2b00      	cmp	r3, #0
 80058f8:	d008      	beq.n	800590c <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80058fa:	687b      	ldr	r3, [r7, #4]
 80058fc:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80058fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005900:	431a      	orrs	r2, r3
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 8005906:	6878      	ldr	r0, [r7, #4]
 8005908:	f001 f8a8 	bl	8006a5c <I2C_ITError>
  }
}
 800590c:	bf00      	nop
 800590e:	3728      	adds	r7, #40	@ 0x28
 8005910:	46bd      	mov	sp, r7
 8005912:	bd80      	pop	{r7, pc}

08005914 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800591c:	bf00      	nop
 800591e:	370c      	adds	r7, #12
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr

08005928 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005928:	b480      	push	{r7}
 800592a:	b083      	sub	sp, #12
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8005930:	bf00      	nop
 8005932:	370c      	adds	r7, #12
 8005934:	46bd      	mov	sp, r7
 8005936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593a:	4770      	bx	lr

0800593c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800593c:	b480      	push	{r7}
 800593e:	b083      	sub	sp, #12
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	460b      	mov	r3, r1
 8005946:	70fb      	strb	r3, [r7, #3]
 8005948:	4613      	mov	r3, r2
 800594a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800594c:	bf00      	nop
 800594e:	370c      	adds	r7, #12
 8005950:	46bd      	mov	sp, r7
 8005952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005956:	4770      	bx	lr

08005958 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005958:	b480      	push	{r7}
 800595a:	b083      	sub	sp, #12
 800595c:	af00      	add	r7, sp, #0
 800595e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8005960:	bf00      	nop
 8005962:	370c      	adds	r7, #12
 8005964:	46bd      	mov	sp, r7
 8005966:	f85d 7b04 	ldr.w	r7, [sp], #4
 800596a:	4770      	bx	lr

0800596c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800596c:	b480      	push	{r7}
 800596e:	b083      	sub	sp, #12
 8005970:	af00      	add	r7, sp, #0
 8005972:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8005974:	bf00      	nop
 8005976:	370c      	adds	r7, #12
 8005978:	46bd      	mov	sp, r7
 800597a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800597e:	4770      	bx	lr

08005980 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8005980:	b480      	push	{r7}
 8005982:	b083      	sub	sp, #12
 8005984:	af00      	add	r7, sp, #0
 8005986:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8005988:	bf00      	nop
 800598a:	370c      	adds	r7, #12
 800598c:	46bd      	mov	sp, r7
 800598e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005992:	4770      	bx	lr

08005994 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005994:	b480      	push	{r7}
 8005996:	b083      	sub	sp, #12
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800599c:	bf00      	nop
 800599e:	370c      	adds	r7, #12
 80059a0:	46bd      	mov	sp, r7
 80059a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059a6:	4770      	bx	lr

080059a8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80059a8:	b480      	push	{r7}
 80059aa:	b083      	sub	sp, #12
 80059ac:	af00      	add	r7, sp, #0
 80059ae:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80059b0:	bf00      	nop
 80059b2:	370c      	adds	r7, #12
 80059b4:	46bd      	mov	sp, r7
 80059b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059ba:	4770      	bx	lr

080059bc <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80059bc:	b580      	push	{r7, lr}
 80059be:	b084      	sub	sp, #16
 80059c0:	af00      	add	r7, sp, #0
 80059c2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059ca:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80059cc:	687b      	ldr	r3, [r7, #4]
 80059ce:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059d2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80059d8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80059de:	2b00      	cmp	r3, #0
 80059e0:	d150      	bne.n	8005a84 <I2C_MasterTransmit_TXE+0xc8>
 80059e2:	7bfb      	ldrb	r3, [r7, #15]
 80059e4:	2b21      	cmp	r3, #33	@ 0x21
 80059e6:	d14d      	bne.n	8005a84 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80059e8:	68bb      	ldr	r3, [r7, #8]
 80059ea:	2b08      	cmp	r3, #8
 80059ec:	d01d      	beq.n	8005a2a <I2C_MasterTransmit_TXE+0x6e>
 80059ee:	68bb      	ldr	r3, [r7, #8]
 80059f0:	2b20      	cmp	r3, #32
 80059f2:	d01a      	beq.n	8005a2a <I2C_MasterTransmit_TXE+0x6e>
 80059f4:	68bb      	ldr	r3, [r7, #8]
 80059f6:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80059fa:	d016      	beq.n	8005a2a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	681b      	ldr	r3, [r3, #0]
 8005a00:	685a      	ldr	r2, [r3, #4]
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005a0a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2211      	movs	r2, #17
 8005a10:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a12:	687b      	ldr	r3, [r7, #4]
 8005a14:	2200      	movs	r2, #0
 8005a16:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	2220      	movs	r2, #32
 8005a1e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8005a22:	6878      	ldr	r0, [r7, #4]
 8005a24:	f7fc fd34 	bl	8002490 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005a28:	e060      	b.n	8005aec <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	681b      	ldr	r3, [r3, #0]
 8005a2e:	685a      	ldr	r2, [r3, #4]
 8005a30:	687b      	ldr	r3, [r7, #4]
 8005a32:	681b      	ldr	r3, [r3, #0]
 8005a34:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005a38:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	681a      	ldr	r2, [r3, #0]
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	681b      	ldr	r3, [r3, #0]
 8005a44:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005a48:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	2200      	movs	r2, #0
 8005a4e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	2220      	movs	r2, #32
 8005a54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a5e:	b2db      	uxtb	r3, r3
 8005a60:	2b40      	cmp	r3, #64	@ 0x40
 8005a62:	d107      	bne.n	8005a74 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2200      	movs	r2, #0
 8005a68:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8005a6c:	6878      	ldr	r0, [r7, #4]
 8005a6e:	f7ff ff7d 	bl	800596c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005a72:	e03b      	b.n	8005aec <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005a7c:	6878      	ldr	r0, [r7, #4]
 8005a7e:	f7fc fd07 	bl	8002490 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005a82:	e033      	b.n	8005aec <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8005a84:	7bfb      	ldrb	r3, [r7, #15]
 8005a86:	2b21      	cmp	r3, #33	@ 0x21
 8005a88:	d005      	beq.n	8005a96 <I2C_MasterTransmit_TXE+0xda>
 8005a8a:	7bbb      	ldrb	r3, [r7, #14]
 8005a8c:	2b40      	cmp	r3, #64	@ 0x40
 8005a8e:	d12d      	bne.n	8005aec <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8005a90:	7bfb      	ldrb	r3, [r7, #15]
 8005a92:	2b22      	cmp	r3, #34	@ 0x22
 8005a94:	d12a      	bne.n	8005aec <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005a9a:	b29b      	uxth	r3, r3
 8005a9c:	2b00      	cmp	r3, #0
 8005a9e:	d108      	bne.n	8005ab2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	685a      	ldr	r2, [r3, #4]
 8005aa6:	687b      	ldr	r3, [r7, #4]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005aae:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8005ab0:	e01c      	b.n	8005aec <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b40      	cmp	r3, #64	@ 0x40
 8005abc:	d103      	bne.n	8005ac6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8005abe:	6878      	ldr	r0, [r7, #4]
 8005ac0:	f000 f88e 	bl	8005be0 <I2C_MemoryTransmit_TXE_BTF>
}
 8005ac4:	e012      	b.n	8005aec <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005aca:	781a      	ldrb	r2, [r3, #0]
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ad6:	1c5a      	adds	r2, r3, #1
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ae0:	b29b      	uxth	r3, r3
 8005ae2:	3b01      	subs	r3, #1
 8005ae4:	b29a      	uxth	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005aea:	e7ff      	b.n	8005aec <I2C_MasterTransmit_TXE+0x130>
 8005aec:	bf00      	nop
 8005aee:	3710      	adds	r7, #16
 8005af0:	46bd      	mov	sp, r7
 8005af2:	bd80      	pop	{r7, pc}

08005af4 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b084      	sub	sp, #16
 8005af8:	af00      	add	r7, sp, #0
 8005afa:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b00:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005b08:	b2db      	uxtb	r3, r3
 8005b0a:	2b21      	cmp	r3, #33	@ 0x21
 8005b0c:	d164      	bne.n	8005bd8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b12:	b29b      	uxth	r3, r3
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d012      	beq.n	8005b3e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b1c:	781a      	ldrb	r2, [r3, #0]
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b28:	1c5a      	adds	r2, r3, #1
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005b32:	b29b      	uxth	r3, r3
 8005b34:	3b01      	subs	r3, #1
 8005b36:	b29a      	uxth	r2, r3
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 8005b3c:	e04c      	b.n	8005bd8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	2b08      	cmp	r3, #8
 8005b42:	d01d      	beq.n	8005b80 <I2C_MasterTransmit_BTF+0x8c>
 8005b44:	68fb      	ldr	r3, [r7, #12]
 8005b46:	2b20      	cmp	r3, #32
 8005b48:	d01a      	beq.n	8005b80 <I2C_MasterTransmit_BTF+0x8c>
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8005b50:	d016      	beq.n	8005b80 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b52:	687b      	ldr	r3, [r7, #4]
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	685a      	ldr	r2, [r3, #4]
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	681b      	ldr	r3, [r3, #0]
 8005b5c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005b60:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8005b62:	687b      	ldr	r3, [r7, #4]
 8005b64:	2211      	movs	r2, #17
 8005b66:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2200      	movs	r2, #0
 8005b6c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	2220      	movs	r2, #32
 8005b74:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8005b78:	6878      	ldr	r0, [r7, #4]
 8005b7a:	f7fc fc89 	bl	8002490 <HAL_I2C_MasterTxCpltCallback>
}
 8005b7e:	e02b      	b.n	8005bd8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	681b      	ldr	r3, [r3, #0]
 8005b84:	685a      	ldr	r2, [r3, #4]
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005b8e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	681a      	ldr	r2, [r3, #0]
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	681b      	ldr	r3, [r3, #0]
 8005b9a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b9e:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8005ba0:	687b      	ldr	r3, [r7, #4]
 8005ba2:	2200      	movs	r2, #0
 8005ba4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2220      	movs	r2, #32
 8005baa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005bb4:	b2db      	uxtb	r3, r3
 8005bb6:	2b40      	cmp	r3, #64	@ 0x40
 8005bb8:	d107      	bne.n	8005bca <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bba:	687b      	ldr	r3, [r7, #4]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8005bc2:	6878      	ldr	r0, [r7, #4]
 8005bc4:	f7ff fed2 	bl	800596c <HAL_I2C_MemTxCpltCallback>
}
 8005bc8:	e006      	b.n	8005bd8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2200      	movs	r2, #0
 8005bce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8005bd2:	6878      	ldr	r0, [r7, #4]
 8005bd4:	f7fc fc5c 	bl	8002490 <HAL_I2C_MasterTxCpltCallback>
}
 8005bd8:	bf00      	nop
 8005bda:	3710      	adds	r7, #16
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bd80      	pop	{r7, pc}

08005be0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8005be0:	b580      	push	{r7, lr}
 8005be2:	b084      	sub	sp, #16
 8005be4:	af00      	add	r7, sp, #0
 8005be6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005bee:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8005bf0:	687b      	ldr	r3, [r7, #4]
 8005bf2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005bf4:	2b00      	cmp	r3, #0
 8005bf6:	d11d      	bne.n	8005c34 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8005bf8:	687b      	ldr	r3, [r7, #4]
 8005bfa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005bfc:	2b01      	cmp	r3, #1
 8005bfe:	d10b      	bne.n	8005c18 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c04:	b2da      	uxtb	r2, r3
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c10:	1c9a      	adds	r2, r3, #2
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8005c16:	e077      	b.n	8005d08 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c1c:	b29b      	uxth	r3, r3
 8005c1e:	121b      	asrs	r3, r3, #8
 8005c20:	b2da      	uxtb	r2, r3
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8005c28:	687b      	ldr	r3, [r7, #4]
 8005c2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c2c:	1c5a      	adds	r2, r3, #1
 8005c2e:	687b      	ldr	r3, [r7, #4]
 8005c30:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005c32:	e069      	b.n	8005d08 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8005c34:	687b      	ldr	r3, [r7, #4]
 8005c36:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c38:	2b01      	cmp	r3, #1
 8005c3a:	d10b      	bne.n	8005c54 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8005c40:	b2da      	uxtb	r2, r3
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c4c:	1c5a      	adds	r2, r3, #1
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005c52:	e059      	b.n	8005d08 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8005c54:	687b      	ldr	r3, [r7, #4]
 8005c56:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c58:	2b02      	cmp	r3, #2
 8005c5a:	d152      	bne.n	8005d02 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8005c5c:	7bfb      	ldrb	r3, [r7, #15]
 8005c5e:	2b22      	cmp	r3, #34	@ 0x22
 8005c60:	d10d      	bne.n	8005c7e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8005c62:	687b      	ldr	r3, [r7, #4]
 8005c64:	681b      	ldr	r3, [r3, #0]
 8005c66:	681a      	ldr	r2, [r3, #0]
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	681b      	ldr	r3, [r3, #0]
 8005c6c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005c70:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005c76:	1c5a      	adds	r2, r3, #1
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8005c7c:	e044      	b.n	8005d08 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c82:	b29b      	uxth	r3, r3
 8005c84:	2b00      	cmp	r3, #0
 8005c86:	d015      	beq.n	8005cb4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8005c88:	7bfb      	ldrb	r3, [r7, #15]
 8005c8a:	2b21      	cmp	r3, #33	@ 0x21
 8005c8c:	d112      	bne.n	8005cb4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005c8e:	687b      	ldr	r3, [r7, #4]
 8005c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c92:	781a      	ldrb	r2, [r3, #0]
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	681b      	ldr	r3, [r3, #0]
 8005c98:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8005c9a:	687b      	ldr	r3, [r7, #4]
 8005c9c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c9e:	1c5a      	adds	r2, r3, #1
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 8005ca4:	687b      	ldr	r3, [r7, #4]
 8005ca6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca8:	b29b      	uxth	r3, r3
 8005caa:	3b01      	subs	r3, #1
 8005cac:	b29a      	uxth	r2, r3
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005cb2:	e029      	b.n	8005d08 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005cb8:	b29b      	uxth	r3, r3
 8005cba:	2b00      	cmp	r3, #0
 8005cbc:	d124      	bne.n	8005d08 <I2C_MemoryTransmit_TXE_BTF+0x128>
 8005cbe:	7bfb      	ldrb	r3, [r7, #15]
 8005cc0:	2b21      	cmp	r3, #33	@ 0x21
 8005cc2:	d121      	bne.n	8005d08 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	685a      	ldr	r2, [r3, #4]
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	681b      	ldr	r3, [r3, #0]
 8005cce:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005cd2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	681a      	ldr	r2, [r3, #0]
 8005cda:	687b      	ldr	r3, [r7, #4]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005ce2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8005ce4:	687b      	ldr	r3, [r7, #4]
 8005ce6:	2200      	movs	r2, #0
 8005ce8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	2220      	movs	r2, #32
 8005cee:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	2200      	movs	r2, #0
 8005cf6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8005cfa:	6878      	ldr	r0, [r7, #4]
 8005cfc:	f7ff fe36 	bl	800596c <HAL_I2C_MemTxCpltCallback>
}
 8005d00:	e002      	b.n	8005d08 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8005d02:	6878      	ldr	r0, [r7, #4]
 8005d04:	f7fe fd26 	bl	8004754 <I2C_Flush_DR>
}
 8005d08:	bf00      	nop
 8005d0a:	3710      	adds	r7, #16
 8005d0c:	46bd      	mov	sp, r7
 8005d0e:	bd80      	pop	{r7, pc}

08005d10 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8005d10:	b580      	push	{r7, lr}
 8005d12:	b084      	sub	sp, #16
 8005d14:	af00      	add	r7, sp, #0
 8005d16:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005d1e:	b2db      	uxtb	r3, r3
 8005d20:	2b22      	cmp	r3, #34	@ 0x22
 8005d22:	f040 80b9 	bne.w	8005e98 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d2a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 8005d2c:	687b      	ldr	r3, [r7, #4]
 8005d2e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d30:	b29b      	uxth	r3, r3
 8005d32:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8005d34:	68bb      	ldr	r3, [r7, #8]
 8005d36:	2b03      	cmp	r3, #3
 8005d38:	d921      	bls.n	8005d7e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	681b      	ldr	r3, [r3, #0]
 8005d3e:	691a      	ldr	r2, [r3, #16]
 8005d40:	687b      	ldr	r3, [r7, #4]
 8005d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d44:	b2d2      	uxtb	r2, r2
 8005d46:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d4c:	1c5a      	adds	r2, r3, #1
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d56:	b29b      	uxth	r3, r3
 8005d58:	3b01      	subs	r3, #1
 8005d5a:	b29a      	uxth	r2, r3
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d64:	b29b      	uxth	r3, r3
 8005d66:	2b03      	cmp	r3, #3
 8005d68:	f040 8096 	bne.w	8005e98 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	685a      	ldr	r2, [r3, #4]
 8005d72:	687b      	ldr	r3, [r7, #4]
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005d7a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8005d7c:	e08c      	b.n	8005e98 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d82:	2b02      	cmp	r3, #2
 8005d84:	d07f      	beq.n	8005e86 <I2C_MasterReceive_RXNE+0x176>
 8005d86:	68bb      	ldr	r3, [r7, #8]
 8005d88:	2b01      	cmp	r3, #1
 8005d8a:	d002      	beq.n	8005d92 <I2C_MasterReceive_RXNE+0x82>
 8005d8c:	68bb      	ldr	r3, [r7, #8]
 8005d8e:	2b00      	cmp	r3, #0
 8005d90:	d179      	bne.n	8005e86 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005d92:	6878      	ldr	r0, [r7, #4]
 8005d94:	f001 fc80 	bl	8007698 <I2C_WaitOnSTOPRequestThroughIT>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	2b00      	cmp	r3, #0
 8005d9c:	d14c      	bne.n	8005e38 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	681a      	ldr	r2, [r3, #0]
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	681b      	ldr	r3, [r3, #0]
 8005da8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dac:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005dae:	687b      	ldr	r3, [r7, #4]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	685a      	ldr	r2, [r3, #4]
 8005db4:	687b      	ldr	r3, [r7, #4]
 8005db6:	681b      	ldr	r3, [r3, #0]
 8005db8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005dbc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	681b      	ldr	r3, [r3, #0]
 8005dc2:	691a      	ldr	r2, [r3, #16]
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc8:	b2d2      	uxtb	r2, r2
 8005dca:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dd0:	1c5a      	adds	r2, r3, #1
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005dd6:	687b      	ldr	r3, [r7, #4]
 8005dd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	b29a      	uxth	r2, r3
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	2220      	movs	r2, #32
 8005de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8005dec:	687b      	ldr	r3, [r7, #4]
 8005dee:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005df2:	b2db      	uxtb	r3, r3
 8005df4:	2b40      	cmp	r3, #64	@ 0x40
 8005df6:	d10a      	bne.n	8005e0e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	2200      	movs	r2, #0
 8005dfc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	2200      	movs	r2, #0
 8005e04:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8005e06:	6878      	ldr	r0, [r7, #4]
 8005e08:	f7ff fdba 	bl	8005980 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005e0c:	e044      	b.n	8005e98 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	2200      	movs	r2, #0
 8005e12:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8005e16:	68fb      	ldr	r3, [r7, #12]
 8005e18:	2b08      	cmp	r3, #8
 8005e1a:	d002      	beq.n	8005e22 <I2C_MasterReceive_RXNE+0x112>
 8005e1c:	68fb      	ldr	r3, [r7, #12]
 8005e1e:	2b20      	cmp	r3, #32
 8005e20:	d103      	bne.n	8005e2a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	2200      	movs	r2, #0
 8005e26:	631a      	str	r2, [r3, #48]	@ 0x30
 8005e28:	e002      	b.n	8005e30 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2212      	movs	r2, #18
 8005e2e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8005e30:	6878      	ldr	r0, [r7, #4]
 8005e32:	f7fc fb41 	bl	80024b8 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005e36:	e02f      	b.n	8005e98 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	681b      	ldr	r3, [r3, #0]
 8005e3c:	685a      	ldr	r2, [r3, #4]
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8005e46:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e48:	687b      	ldr	r3, [r7, #4]
 8005e4a:	681b      	ldr	r3, [r3, #0]
 8005e4c:	691a      	ldr	r2, [r3, #16]
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e52:	b2d2      	uxtb	r2, r2
 8005e54:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e5a:	1c5a      	adds	r2, r3, #1
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e64:	b29b      	uxth	r3, r3
 8005e66:	3b01      	subs	r3, #1
 8005e68:	b29a      	uxth	r2, r3
 8005e6a:	687b      	ldr	r3, [r7, #4]
 8005e6c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8005e6e:	687b      	ldr	r3, [r7, #4]
 8005e70:	2220      	movs	r2, #32
 8005e72:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e76:	687b      	ldr	r3, [r7, #4]
 8005e78:	2200      	movs	r2, #0
 8005e7a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8005e7e:	6878      	ldr	r0, [r7, #4]
 8005e80:	f7ff fd88 	bl	8005994 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8005e84:	e008      	b.n	8005e98 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	681b      	ldr	r3, [r3, #0]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	687b      	ldr	r3, [r7, #4]
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e94:	605a      	str	r2, [r3, #4]
}
 8005e96:	e7ff      	b.n	8005e98 <I2C_MasterReceive_RXNE+0x188>
 8005e98:	bf00      	nop
 8005e9a:	3710      	adds	r7, #16
 8005e9c:	46bd      	mov	sp, r7
 8005e9e:	bd80      	pop	{r7, pc}

08005ea0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8005ea0:	b580      	push	{r7, lr}
 8005ea2:	b084      	sub	sp, #16
 8005ea4:	af00      	add	r7, sp, #0
 8005ea6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005eac:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005eb2:	b29b      	uxth	r3, r3
 8005eb4:	2b04      	cmp	r3, #4
 8005eb6:	d11b      	bne.n	8005ef0 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	685a      	ldr	r2, [r3, #4]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005ec6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	691a      	ldr	r2, [r3, #16]
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ed2:	b2d2      	uxtb	r2, r2
 8005ed4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005eda:	1c5a      	adds	r2, r3, #1
 8005edc:	687b      	ldr	r3, [r7, #4]
 8005ede:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ee4:	b29b      	uxth	r3, r3
 8005ee6:	3b01      	subs	r3, #1
 8005ee8:	b29a      	uxth	r2, r3
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8005eee:	e0c4      	b.n	800607a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ef4:	b29b      	uxth	r3, r3
 8005ef6:	2b03      	cmp	r3, #3
 8005ef8:	d129      	bne.n	8005f4e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	681b      	ldr	r3, [r3, #0]
 8005efe:	685a      	ldr	r2, [r3, #4]
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f08:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	2b04      	cmp	r3, #4
 8005f0e:	d00a      	beq.n	8005f26 <I2C_MasterReceive_BTF+0x86>
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	2b02      	cmp	r3, #2
 8005f14:	d007      	beq.n	8005f26 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	681a      	ldr	r2, [r3, #0]
 8005f1c:	687b      	ldr	r3, [r7, #4]
 8005f1e:	681b      	ldr	r3, [r3, #0]
 8005f20:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f24:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005f26:	687b      	ldr	r3, [r7, #4]
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	691a      	ldr	r2, [r3, #16]
 8005f2c:	687b      	ldr	r3, [r7, #4]
 8005f2e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f30:	b2d2      	uxtb	r2, r2
 8005f32:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f38:	1c5a      	adds	r2, r3, #1
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005f3e:	687b      	ldr	r3, [r7, #4]
 8005f40:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f42:	b29b      	uxth	r3, r3
 8005f44:	3b01      	subs	r3, #1
 8005f46:	b29a      	uxth	r2, r3
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8005f4c:	e095      	b.n	800607a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8005f4e:	687b      	ldr	r3, [r7, #4]
 8005f50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005f52:	b29b      	uxth	r3, r3
 8005f54:	2b02      	cmp	r3, #2
 8005f56:	d17d      	bne.n	8006054 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	2b01      	cmp	r3, #1
 8005f5c:	d002      	beq.n	8005f64 <I2C_MasterReceive_BTF+0xc4>
 8005f5e:	68fb      	ldr	r3, [r7, #12]
 8005f60:	2b10      	cmp	r3, #16
 8005f62:	d108      	bne.n	8005f76 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	681a      	ldr	r2, [r3, #0]
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	681b      	ldr	r3, [r3, #0]
 8005f6e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005f72:	601a      	str	r2, [r3, #0]
 8005f74:	e016      	b.n	8005fa4 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8005f76:	68fb      	ldr	r3, [r7, #12]
 8005f78:	2b04      	cmp	r3, #4
 8005f7a:	d002      	beq.n	8005f82 <I2C_MasterReceive_BTF+0xe2>
 8005f7c:	68fb      	ldr	r3, [r7, #12]
 8005f7e:	2b02      	cmp	r3, #2
 8005f80:	d108      	bne.n	8005f94 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	681b      	ldr	r3, [r3, #0]
 8005f86:	681a      	ldr	r2, [r3, #0]
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8005f90:	601a      	str	r2, [r3, #0]
 8005f92:	e007      	b.n	8005fa4 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	681b      	ldr	r3, [r3, #0]
 8005f98:	681a      	ldr	r2, [r3, #0]
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005fa2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	681b      	ldr	r3, [r3, #0]
 8005fa8:	691a      	ldr	r2, [r3, #16]
 8005faa:	687b      	ldr	r3, [r7, #4]
 8005fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fae:	b2d2      	uxtb	r2, r2
 8005fb0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fb6:	1c5a      	adds	r2, r3, #1
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fc0:	b29b      	uxth	r3, r3
 8005fc2:	3b01      	subs	r3, #1
 8005fc4:	b29a      	uxth	r2, r3
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	691a      	ldr	r2, [r3, #16]
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fd4:	b2d2      	uxtb	r2, r2
 8005fd6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fdc:	1c5a      	adds	r2, r3, #1
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8005fe2:	687b      	ldr	r3, [r7, #4]
 8005fe4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005fe6:	b29b      	uxth	r3, r3
 8005fe8:	3b01      	subs	r3, #1
 8005fea:	b29a      	uxth	r2, r3
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	685a      	ldr	r2, [r3, #4]
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	681b      	ldr	r3, [r3, #0]
 8005ffa:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8005ffe:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006000:	687b      	ldr	r3, [r7, #4]
 8006002:	2220      	movs	r2, #32
 8006004:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006008:	687b      	ldr	r3, [r7, #4]
 800600a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800600e:	b2db      	uxtb	r3, r3
 8006010:	2b40      	cmp	r3, #64	@ 0x40
 8006012:	d10a      	bne.n	800602a <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	2200      	movs	r2, #0
 8006018:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2200      	movs	r2, #0
 8006020:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006022:	6878      	ldr	r0, [r7, #4]
 8006024:	f7ff fcac 	bl	8005980 <HAL_I2C_MemRxCpltCallback>
}
 8006028:	e027      	b.n	800607a <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800602a:	687b      	ldr	r3, [r7, #4]
 800602c:	2200      	movs	r2, #0
 800602e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	2b08      	cmp	r3, #8
 8006036:	d002      	beq.n	800603e <I2C_MasterReceive_BTF+0x19e>
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	2b20      	cmp	r3, #32
 800603c:	d103      	bne.n	8006046 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	2200      	movs	r2, #0
 8006042:	631a      	str	r2, [r3, #48]	@ 0x30
 8006044:	e002      	b.n	800604c <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	2212      	movs	r2, #18
 800604a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 800604c:	6878      	ldr	r0, [r7, #4]
 800604e:	f7fc fa33 	bl	80024b8 <HAL_I2C_MasterRxCpltCallback>
}
 8006052:	e012      	b.n	800607a <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006054:	687b      	ldr	r3, [r7, #4]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	691a      	ldr	r2, [r3, #16]
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800605e:	b2d2      	uxtb	r2, r2
 8006060:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006066:	1c5a      	adds	r2, r3, #1
 8006068:	687b      	ldr	r3, [r7, #4]
 800606a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006070:	b29b      	uxth	r3, r3
 8006072:	3b01      	subs	r3, #1
 8006074:	b29a      	uxth	r2, r3
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 800607a:	bf00      	nop
 800607c:	3710      	adds	r7, #16
 800607e:	46bd      	mov	sp, r7
 8006080:	bd80      	pop	{r7, pc}

08006082 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006082:	b480      	push	{r7}
 8006084:	b083      	sub	sp, #12
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006090:	b2db      	uxtb	r3, r3
 8006092:	2b40      	cmp	r3, #64	@ 0x40
 8006094:	d117      	bne.n	80060c6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800609a:	2b00      	cmp	r3, #0
 800609c:	d109      	bne.n	80060b2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060a2:	b2db      	uxtb	r3, r3
 80060a4:	461a      	mov	r2, r3
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	681b      	ldr	r3, [r3, #0]
 80060aa:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80060ae:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 80060b0:	e067      	b.n	8006182 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80060b2:	687b      	ldr	r3, [r7, #4]
 80060b4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060b6:	b2db      	uxtb	r3, r3
 80060b8:	f043 0301 	orr.w	r3, r3, #1
 80060bc:	b2da      	uxtb	r2, r3
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	611a      	str	r2, [r3, #16]
}
 80060c4:	e05d      	b.n	8006182 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80060c6:	687b      	ldr	r3, [r7, #4]
 80060c8:	691b      	ldr	r3, [r3, #16]
 80060ca:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80060ce:	d133      	bne.n	8006138 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80060d0:	687b      	ldr	r3, [r7, #4]
 80060d2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060d6:	b2db      	uxtb	r3, r3
 80060d8:	2b21      	cmp	r3, #33	@ 0x21
 80060da:	d109      	bne.n	80060f0 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060e0:	b2db      	uxtb	r3, r3
 80060e2:	461a      	mov	r2, r3
 80060e4:	687b      	ldr	r3, [r7, #4]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80060ec:	611a      	str	r2, [r3, #16]
 80060ee:	e008      	b.n	8006102 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 80060f0:	687b      	ldr	r3, [r7, #4]
 80060f2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80060f4:	b2db      	uxtb	r3, r3
 80060f6:	f043 0301 	orr.w	r3, r3, #1
 80060fa:	b2da      	uxtb	r2, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	681b      	ldr	r3, [r3, #0]
 8006100:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006106:	2b00      	cmp	r3, #0
 8006108:	d004      	beq.n	8006114 <I2C_Master_SB+0x92>
 800610a:	687b      	ldr	r3, [r7, #4]
 800610c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800610e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006110:	2b00      	cmp	r3, #0
 8006112:	d108      	bne.n	8006126 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006118:	2b00      	cmp	r3, #0
 800611a:	d032      	beq.n	8006182 <I2C_Master_SB+0x100>
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006120:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006122:	2b00      	cmp	r3, #0
 8006124:	d02d      	beq.n	8006182 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	685a      	ldr	r2, [r3, #4]
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006134:	605a      	str	r2, [r3, #4]
}
 8006136:	e024      	b.n	8006182 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006138:	687b      	ldr	r3, [r7, #4]
 800613a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800613c:	2b00      	cmp	r3, #0
 800613e:	d10e      	bne.n	800615e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006140:	687b      	ldr	r3, [r7, #4]
 8006142:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006144:	b29b      	uxth	r3, r3
 8006146:	11db      	asrs	r3, r3, #7
 8006148:	b2db      	uxtb	r3, r3
 800614a:	f003 0306 	and.w	r3, r3, #6
 800614e:	b2db      	uxtb	r3, r3
 8006150:	f063 030f 	orn	r3, r3, #15
 8006154:	b2da      	uxtb	r2, r3
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	681b      	ldr	r3, [r3, #0]
 800615a:	611a      	str	r2, [r3, #16]
}
 800615c:	e011      	b.n	8006182 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006162:	2b01      	cmp	r3, #1
 8006164:	d10d      	bne.n	8006182 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800616a:	b29b      	uxth	r3, r3
 800616c:	11db      	asrs	r3, r3, #7
 800616e:	b2db      	uxtb	r3, r3
 8006170:	f003 0306 	and.w	r3, r3, #6
 8006174:	b2db      	uxtb	r3, r3
 8006176:	f063 030e 	orn	r3, r3, #14
 800617a:	b2da      	uxtb	r2, r3
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	611a      	str	r2, [r3, #16]
}
 8006182:	bf00      	nop
 8006184:	370c      	adds	r7, #12
 8006186:	46bd      	mov	sp, r7
 8006188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800618c:	4770      	bx	lr

0800618e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 800618e:	b480      	push	{r7}
 8006190:	b083      	sub	sp, #12
 8006192:	af00      	add	r7, sp, #0
 8006194:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006196:	687b      	ldr	r3, [r7, #4]
 8006198:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800619a:	b2da      	uxtb	r2, r3
 800619c:	687b      	ldr	r3, [r7, #4]
 800619e:	681b      	ldr	r3, [r3, #0]
 80061a0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d004      	beq.n	80061b4 <I2C_Master_ADD10+0x26>
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80061ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061b0:	2b00      	cmp	r3, #0
 80061b2:	d108      	bne.n	80061c6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d00c      	beq.n	80061d6 <I2C_Master_ADD10+0x48>
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80061c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d007      	beq.n	80061d6 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80061c6:	687b      	ldr	r3, [r7, #4]
 80061c8:	681b      	ldr	r3, [r3, #0]
 80061ca:	685a      	ldr	r2, [r3, #4]
 80061cc:	687b      	ldr	r3, [r7, #4]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80061d4:	605a      	str	r2, [r3, #4]
  }
}
 80061d6:	bf00      	nop
 80061d8:	370c      	adds	r7, #12
 80061da:	46bd      	mov	sp, r7
 80061dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061e0:	4770      	bx	lr

080061e2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 80061e2:	b480      	push	{r7}
 80061e4:	b091      	sub	sp, #68	@ 0x44
 80061e6:	af00      	add	r7, sp, #0
 80061e8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80061f0:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 80061f4:	687b      	ldr	r3, [r7, #4]
 80061f6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80061f8:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 80061fa:	687b      	ldr	r3, [r7, #4]
 80061fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80061fe:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006206:	b2db      	uxtb	r3, r3
 8006208:	2b22      	cmp	r3, #34	@ 0x22
 800620a:	f040 8169 	bne.w	80064e0 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 800620e:	687b      	ldr	r3, [r7, #4]
 8006210:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006212:	2b00      	cmp	r3, #0
 8006214:	d10f      	bne.n	8006236 <I2C_Master_ADDR+0x54>
 8006216:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800621a:	2b40      	cmp	r3, #64	@ 0x40
 800621c:	d10b      	bne.n	8006236 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800621e:	2300      	movs	r3, #0
 8006220:	633b      	str	r3, [r7, #48]	@ 0x30
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	695b      	ldr	r3, [r3, #20]
 8006228:	633b      	str	r3, [r7, #48]	@ 0x30
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	681b      	ldr	r3, [r3, #0]
 800622e:	699b      	ldr	r3, [r3, #24]
 8006230:	633b      	str	r3, [r7, #48]	@ 0x30
 8006232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006234:	e160      	b.n	80064f8 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800623a:	2b00      	cmp	r3, #0
 800623c:	d11d      	bne.n	800627a <I2C_Master_ADDR+0x98>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	691b      	ldr	r3, [r3, #16]
 8006242:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006246:	d118      	bne.n	800627a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006248:	2300      	movs	r3, #0
 800624a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	695b      	ldr	r3, [r3, #20]
 8006252:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006254:	687b      	ldr	r3, [r7, #4]
 8006256:	681b      	ldr	r3, [r3, #0]
 8006258:	699b      	ldr	r3, [r3, #24]
 800625a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800625c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800625e:	687b      	ldr	r3, [r7, #4]
 8006260:	681b      	ldr	r3, [r3, #0]
 8006262:	681a      	ldr	r2, [r3, #0]
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800626c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 800626e:	687b      	ldr	r3, [r7, #4]
 8006270:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006272:	1c5a      	adds	r2, r3, #1
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	651a      	str	r2, [r3, #80]	@ 0x50
 8006278:	e13e      	b.n	80064f8 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 800627a:	687b      	ldr	r3, [r7, #4]
 800627c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800627e:	b29b      	uxth	r3, r3
 8006280:	2b00      	cmp	r3, #0
 8006282:	d113      	bne.n	80062ac <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006284:	2300      	movs	r3, #0
 8006286:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	695b      	ldr	r3, [r3, #20]
 800628e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	699b      	ldr	r3, [r3, #24]
 8006296:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006298:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800629a:	687b      	ldr	r3, [r7, #4]
 800629c:	681b      	ldr	r3, [r3, #0]
 800629e:	681a      	ldr	r2, [r3, #0]
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80062a8:	601a      	str	r2, [r3, #0]
 80062aa:	e115      	b.n	80064d8 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80062b0:	b29b      	uxth	r3, r3
 80062b2:	2b01      	cmp	r3, #1
 80062b4:	f040 808a 	bne.w	80063cc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 80062b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80062ba:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80062be:	d137      	bne.n	8006330 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	681a      	ldr	r2, [r3, #0]
 80062c6:	687b      	ldr	r3, [r7, #4]
 80062c8:	681b      	ldr	r3, [r3, #0]
 80062ca:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062ce:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80062d0:	687b      	ldr	r3, [r7, #4]
 80062d2:	681b      	ldr	r3, [r3, #0]
 80062d4:	685b      	ldr	r3, [r3, #4]
 80062d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80062da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80062de:	d113      	bne.n	8006308 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80062e0:	687b      	ldr	r3, [r7, #4]
 80062e2:	681b      	ldr	r3, [r3, #0]
 80062e4:	681a      	ldr	r2, [r3, #0]
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	681b      	ldr	r3, [r3, #0]
 80062ea:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80062ee:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80062f0:	2300      	movs	r3, #0
 80062f2:	627b      	str	r3, [r7, #36]	@ 0x24
 80062f4:	687b      	ldr	r3, [r7, #4]
 80062f6:	681b      	ldr	r3, [r3, #0]
 80062f8:	695b      	ldr	r3, [r3, #20]
 80062fa:	627b      	str	r3, [r7, #36]	@ 0x24
 80062fc:	687b      	ldr	r3, [r7, #4]
 80062fe:	681b      	ldr	r3, [r3, #0]
 8006300:	699b      	ldr	r3, [r3, #24]
 8006302:	627b      	str	r3, [r7, #36]	@ 0x24
 8006304:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006306:	e0e7      	b.n	80064d8 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006308:	2300      	movs	r3, #0
 800630a:	623b      	str	r3, [r7, #32]
 800630c:	687b      	ldr	r3, [r7, #4]
 800630e:	681b      	ldr	r3, [r3, #0]
 8006310:	695b      	ldr	r3, [r3, #20]
 8006312:	623b      	str	r3, [r7, #32]
 8006314:	687b      	ldr	r3, [r7, #4]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	699b      	ldr	r3, [r3, #24]
 800631a:	623b      	str	r3, [r7, #32]
 800631c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	681a      	ldr	r2, [r3, #0]
 8006324:	687b      	ldr	r3, [r7, #4]
 8006326:	681b      	ldr	r3, [r3, #0]
 8006328:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800632c:	601a      	str	r2, [r3, #0]
 800632e:	e0d3      	b.n	80064d8 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006330:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006332:	2b08      	cmp	r3, #8
 8006334:	d02e      	beq.n	8006394 <I2C_Master_ADDR+0x1b2>
 8006336:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006338:	2b20      	cmp	r3, #32
 800633a:	d02b      	beq.n	8006394 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 800633c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800633e:	2b12      	cmp	r3, #18
 8006340:	d102      	bne.n	8006348 <I2C_Master_ADDR+0x166>
 8006342:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006344:	2b01      	cmp	r3, #1
 8006346:	d125      	bne.n	8006394 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006348:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800634a:	2b04      	cmp	r3, #4
 800634c:	d00e      	beq.n	800636c <I2C_Master_ADDR+0x18a>
 800634e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006350:	2b02      	cmp	r3, #2
 8006352:	d00b      	beq.n	800636c <I2C_Master_ADDR+0x18a>
 8006354:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006356:	2b10      	cmp	r3, #16
 8006358:	d008      	beq.n	800636c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	681a      	ldr	r2, [r3, #0]
 8006360:	687b      	ldr	r3, [r7, #4]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006368:	601a      	str	r2, [r3, #0]
 800636a:	e007      	b.n	800637c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	681a      	ldr	r2, [r3, #0]
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800637a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800637c:	2300      	movs	r3, #0
 800637e:	61fb      	str	r3, [r7, #28]
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	681b      	ldr	r3, [r3, #0]
 8006384:	695b      	ldr	r3, [r3, #20]
 8006386:	61fb      	str	r3, [r7, #28]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	699b      	ldr	r3, [r3, #24]
 800638e:	61fb      	str	r3, [r7, #28]
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	e0a1      	b.n	80064d8 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006394:	687b      	ldr	r3, [r7, #4]
 8006396:	681b      	ldr	r3, [r3, #0]
 8006398:	681a      	ldr	r2, [r3, #0]
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063a2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80063a4:	2300      	movs	r3, #0
 80063a6:	61bb      	str	r3, [r7, #24]
 80063a8:	687b      	ldr	r3, [r7, #4]
 80063aa:	681b      	ldr	r3, [r3, #0]
 80063ac:	695b      	ldr	r3, [r3, #20]
 80063ae:	61bb      	str	r3, [r7, #24]
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	699b      	ldr	r3, [r3, #24]
 80063b6:	61bb      	str	r3, [r7, #24]
 80063b8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80063ba:	687b      	ldr	r3, [r7, #4]
 80063bc:	681b      	ldr	r3, [r3, #0]
 80063be:	681a      	ldr	r2, [r3, #0]
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80063c8:	601a      	str	r2, [r3, #0]
 80063ca:	e085      	b.n	80064d8 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80063d0:	b29b      	uxth	r3, r3
 80063d2:	2b02      	cmp	r3, #2
 80063d4:	d14d      	bne.n	8006472 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80063d6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063d8:	2b04      	cmp	r3, #4
 80063da:	d016      	beq.n	800640a <I2C_Master_ADDR+0x228>
 80063dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063de:	2b02      	cmp	r3, #2
 80063e0:	d013      	beq.n	800640a <I2C_Master_ADDR+0x228>
 80063e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80063e4:	2b10      	cmp	r3, #16
 80063e6:	d010      	beq.n	800640a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80063e8:	687b      	ldr	r3, [r7, #4]
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	681a      	ldr	r2, [r3, #0]
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80063f6:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	681b      	ldr	r3, [r3, #0]
 80063fc:	681a      	ldr	r2, [r3, #0]
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	681b      	ldr	r3, [r3, #0]
 8006402:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006406:	601a      	str	r2, [r3, #0]
 8006408:	e007      	b.n	800641a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	681a      	ldr	r2, [r3, #0]
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006418:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	685b      	ldr	r3, [r3, #4]
 8006420:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006424:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006428:	d117      	bne.n	800645a <I2C_Master_ADDR+0x278>
 800642a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800642c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006430:	d00b      	beq.n	800644a <I2C_Master_ADDR+0x268>
 8006432:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006434:	2b01      	cmp	r3, #1
 8006436:	d008      	beq.n	800644a <I2C_Master_ADDR+0x268>
 8006438:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800643a:	2b08      	cmp	r3, #8
 800643c:	d005      	beq.n	800644a <I2C_Master_ADDR+0x268>
 800643e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006440:	2b10      	cmp	r3, #16
 8006442:	d002      	beq.n	800644a <I2C_Master_ADDR+0x268>
 8006444:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006446:	2b20      	cmp	r3, #32
 8006448:	d107      	bne.n	800645a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	685a      	ldr	r2, [r3, #4]
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8006458:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800645a:	2300      	movs	r3, #0
 800645c:	617b      	str	r3, [r7, #20]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	695b      	ldr	r3, [r3, #20]
 8006464:	617b      	str	r3, [r7, #20]
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	699b      	ldr	r3, [r3, #24]
 800646c:	617b      	str	r3, [r7, #20]
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	e032      	b.n	80064d8 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006472:	687b      	ldr	r3, [r7, #4]
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	681a      	ldr	r2, [r3, #0]
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	681b      	ldr	r3, [r3, #0]
 800647c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006480:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	685b      	ldr	r3, [r3, #4]
 8006488:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800648c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006490:	d117      	bne.n	80064c2 <I2C_Master_ADDR+0x2e0>
 8006492:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006494:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006498:	d00b      	beq.n	80064b2 <I2C_Master_ADDR+0x2d0>
 800649a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800649c:	2b01      	cmp	r3, #1
 800649e:	d008      	beq.n	80064b2 <I2C_Master_ADDR+0x2d0>
 80064a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a2:	2b08      	cmp	r3, #8
 80064a4:	d005      	beq.n	80064b2 <I2C_Master_ADDR+0x2d0>
 80064a6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064a8:	2b10      	cmp	r3, #16
 80064aa:	d002      	beq.n	80064b2 <I2C_Master_ADDR+0x2d0>
 80064ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80064ae:	2b20      	cmp	r3, #32
 80064b0:	d107      	bne.n	80064c2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	685a      	ldr	r2, [r3, #4]
 80064b8:	687b      	ldr	r3, [r7, #4]
 80064ba:	681b      	ldr	r3, [r3, #0]
 80064bc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80064c0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064c2:	2300      	movs	r3, #0
 80064c4:	613b      	str	r3, [r7, #16]
 80064c6:	687b      	ldr	r3, [r7, #4]
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	695b      	ldr	r3, [r3, #20]
 80064cc:	613b      	str	r3, [r7, #16]
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	681b      	ldr	r3, [r3, #0]
 80064d2:	699b      	ldr	r3, [r3, #24]
 80064d4:	613b      	str	r3, [r7, #16]
 80064d6:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80064de:	e00b      	b.n	80064f8 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80064e0:	2300      	movs	r3, #0
 80064e2:	60fb      	str	r3, [r7, #12]
 80064e4:	687b      	ldr	r3, [r7, #4]
 80064e6:	681b      	ldr	r3, [r3, #0]
 80064e8:	695b      	ldr	r3, [r3, #20]
 80064ea:	60fb      	str	r3, [r7, #12]
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	681b      	ldr	r3, [r3, #0]
 80064f0:	699b      	ldr	r3, [r3, #24]
 80064f2:	60fb      	str	r3, [r7, #12]
 80064f4:	68fb      	ldr	r3, [r7, #12]
}
 80064f6:	e7ff      	b.n	80064f8 <I2C_Master_ADDR+0x316>
 80064f8:	bf00      	nop
 80064fa:	3744      	adds	r7, #68	@ 0x44
 80064fc:	46bd      	mov	sp, r7
 80064fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006502:	4770      	bx	lr

08006504 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8006504:	b580      	push	{r7, lr}
 8006506:	b084      	sub	sp, #16
 8006508:	af00      	add	r7, sp, #0
 800650a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800650c:	687b      	ldr	r3, [r7, #4]
 800650e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006512:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006518:	b29b      	uxth	r3, r3
 800651a:	2b00      	cmp	r3, #0
 800651c:	d02b      	beq.n	8006576 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006522:	781a      	ldrb	r2, [r3, #0]
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800652e:	1c5a      	adds	r2, r3, #1
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006538:	b29b      	uxth	r3, r3
 800653a:	3b01      	subs	r3, #1
 800653c:	b29a      	uxth	r2, r3
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8006542:	687b      	ldr	r3, [r7, #4]
 8006544:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006546:	b29b      	uxth	r3, r3
 8006548:	2b00      	cmp	r3, #0
 800654a:	d114      	bne.n	8006576 <I2C_SlaveTransmit_TXE+0x72>
 800654c:	7bfb      	ldrb	r3, [r7, #15]
 800654e:	2b29      	cmp	r3, #41	@ 0x29
 8006550:	d111      	bne.n	8006576 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	685a      	ldr	r2, [r3, #4]
 8006558:	687b      	ldr	r3, [r7, #4]
 800655a:	681b      	ldr	r3, [r3, #0]
 800655c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006560:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	2221      	movs	r2, #33	@ 0x21
 8006566:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006568:	687b      	ldr	r3, [r7, #4]
 800656a:	2228      	movs	r2, #40	@ 0x28
 800656c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006570:	6878      	ldr	r0, [r7, #4]
 8006572:	f7ff f9cf 	bl	8005914 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006576:	bf00      	nop
 8006578:	3710      	adds	r7, #16
 800657a:	46bd      	mov	sp, r7
 800657c:	bd80      	pop	{r7, pc}

0800657e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800657e:	b480      	push	{r7}
 8006580:	b083      	sub	sp, #12
 8006582:	af00      	add	r7, sp, #0
 8006584:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800658a:	b29b      	uxth	r3, r3
 800658c:	2b00      	cmp	r3, #0
 800658e:	d011      	beq.n	80065b4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006594:	781a      	ldrb	r2, [r3, #0]
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	681b      	ldr	r3, [r3, #0]
 800659a:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800659c:	687b      	ldr	r3, [r7, #4]
 800659e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065a0:	1c5a      	adds	r2, r3, #1
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065aa:	b29b      	uxth	r3, r3
 80065ac:	3b01      	subs	r3, #1
 80065ae:	b29a      	uxth	r2, r3
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80065b4:	bf00      	nop
 80065b6:	370c      	adds	r7, #12
 80065b8:	46bd      	mov	sp, r7
 80065ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065be:	4770      	bx	lr

080065c0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80065c0:	b580      	push	{r7, lr}
 80065c2:	b084      	sub	sp, #16
 80065c4:	af00      	add	r7, sp, #0
 80065c6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065ce:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80065d0:	687b      	ldr	r3, [r7, #4]
 80065d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065d4:	b29b      	uxth	r3, r3
 80065d6:	2b00      	cmp	r3, #0
 80065d8:	d02c      	beq.n	8006634 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	681b      	ldr	r3, [r3, #0]
 80065de:	691a      	ldr	r2, [r3, #16]
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065e4:	b2d2      	uxtb	r2, r2
 80065e6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80065ec:	1c5a      	adds	r2, r3, #1
 80065ee:	687b      	ldr	r3, [r7, #4]
 80065f0:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	3b01      	subs	r3, #1
 80065fa:	b29a      	uxth	r2, r3
 80065fc:	687b      	ldr	r3, [r7, #4]
 80065fe:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006604:	b29b      	uxth	r3, r3
 8006606:	2b00      	cmp	r3, #0
 8006608:	d114      	bne.n	8006634 <I2C_SlaveReceive_RXNE+0x74>
 800660a:	7bfb      	ldrb	r3, [r7, #15]
 800660c:	2b2a      	cmp	r3, #42	@ 0x2a
 800660e:	d111      	bne.n	8006634 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006610:	687b      	ldr	r3, [r7, #4]
 8006612:	681b      	ldr	r3, [r3, #0]
 8006614:	685a      	ldr	r2, [r3, #4]
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800661e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	2222      	movs	r2, #34	@ 0x22
 8006624:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	2228      	movs	r2, #40	@ 0x28
 800662a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800662e:	6878      	ldr	r0, [r7, #4]
 8006630:	f7ff f97a 	bl	8005928 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8006634:	bf00      	nop
 8006636:	3710      	adds	r7, #16
 8006638:	46bd      	mov	sp, r7
 800663a:	bd80      	pop	{r7, pc}

0800663c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800663c:	b480      	push	{r7}
 800663e:	b083      	sub	sp, #12
 8006640:	af00      	add	r7, sp, #0
 8006642:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006648:	b29b      	uxth	r3, r3
 800664a:	2b00      	cmp	r3, #0
 800664c:	d012      	beq.n	8006674 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	691a      	ldr	r2, [r3, #16]
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006658:	b2d2      	uxtb	r2, r2
 800665a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006660:	1c5a      	adds	r2, r3, #1
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006666:	687b      	ldr	r3, [r7, #4]
 8006668:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800666a:	b29b      	uxth	r3, r3
 800666c:	3b01      	subs	r3, #1
 800666e:	b29a      	uxth	r2, r3
 8006670:	687b      	ldr	r3, [r7, #4]
 8006672:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8006674:	bf00      	nop
 8006676:	370c      	adds	r7, #12
 8006678:	46bd      	mov	sp, r7
 800667a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800667e:	4770      	bx	lr

08006680 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8006680:	b580      	push	{r7, lr}
 8006682:	b084      	sub	sp, #16
 8006684:	af00      	add	r7, sp, #0
 8006686:	6078      	str	r0, [r7, #4]
 8006688:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800668a:	2300      	movs	r3, #0
 800668c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006694:	b2db      	uxtb	r3, r3
 8006696:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800669a:	2b28      	cmp	r3, #40	@ 0x28
 800669c:	d127      	bne.n	80066ee <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 800669e:	687b      	ldr	r3, [r7, #4]
 80066a0:	681b      	ldr	r3, [r3, #0]
 80066a2:	685a      	ldr	r2, [r3, #4]
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	681b      	ldr	r3, [r3, #0]
 80066a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066ac:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80066ae:	683b      	ldr	r3, [r7, #0]
 80066b0:	089b      	lsrs	r3, r3, #2
 80066b2:	f003 0301 	and.w	r3, r3, #1
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d101      	bne.n	80066be <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80066ba:	2301      	movs	r3, #1
 80066bc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80066be:	683b      	ldr	r3, [r7, #0]
 80066c0:	09db      	lsrs	r3, r3, #7
 80066c2:	f003 0301 	and.w	r3, r3, #1
 80066c6:	2b00      	cmp	r3, #0
 80066c8:	d103      	bne.n	80066d2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80066ca:	687b      	ldr	r3, [r7, #4]
 80066cc:	68db      	ldr	r3, [r3, #12]
 80066ce:	81bb      	strh	r3, [r7, #12]
 80066d0:	e002      	b.n	80066d8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	699b      	ldr	r3, [r3, #24]
 80066d6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	2200      	movs	r2, #0
 80066dc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80066e0:	89ba      	ldrh	r2, [r7, #12]
 80066e2:	7bfb      	ldrb	r3, [r7, #15]
 80066e4:	4619      	mov	r1, r3
 80066e6:	6878      	ldr	r0, [r7, #4]
 80066e8:	f7ff f928 	bl	800593c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80066ec:	e00e      	b.n	800670c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80066ee:	2300      	movs	r3, #0
 80066f0:	60bb      	str	r3, [r7, #8]
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	681b      	ldr	r3, [r3, #0]
 80066f6:	695b      	ldr	r3, [r3, #20]
 80066f8:	60bb      	str	r3, [r7, #8]
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	699b      	ldr	r3, [r3, #24]
 8006700:	60bb      	str	r3, [r7, #8]
 8006702:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800670c:	bf00      	nop
 800670e:	3710      	adds	r7, #16
 8006710:	46bd      	mov	sp, r7
 8006712:	bd80      	pop	{r7, pc}

08006714 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8006714:	b580      	push	{r7, lr}
 8006716:	b084      	sub	sp, #16
 8006718:	af00      	add	r7, sp, #0
 800671a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006722:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006724:	687b      	ldr	r3, [r7, #4]
 8006726:	681b      	ldr	r3, [r3, #0]
 8006728:	685a      	ldr	r2, [r3, #4]
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	681b      	ldr	r3, [r3, #0]
 800672e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006732:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8006734:	2300      	movs	r3, #0
 8006736:	60bb      	str	r3, [r7, #8]
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	681b      	ldr	r3, [r3, #0]
 800673c:	695b      	ldr	r3, [r3, #20]
 800673e:	60bb      	str	r3, [r7, #8]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f042 0201 	orr.w	r2, r2, #1
 800674e:	601a      	str	r2, [r3, #0]
 8006750:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006752:	687b      	ldr	r3, [r7, #4]
 8006754:	681b      	ldr	r3, [r3, #0]
 8006756:	681a      	ldr	r2, [r3, #0]
 8006758:	687b      	ldr	r3, [r7, #4]
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006760:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	685b      	ldr	r3, [r3, #4]
 8006768:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800676c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006770:	d172      	bne.n	8006858 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8006772:	7bfb      	ldrb	r3, [r7, #15]
 8006774:	2b22      	cmp	r3, #34	@ 0x22
 8006776:	d002      	beq.n	800677e <I2C_Slave_STOPF+0x6a>
 8006778:	7bfb      	ldrb	r3, [r7, #15]
 800677a:	2b2a      	cmp	r3, #42	@ 0x2a
 800677c:	d135      	bne.n	80067ea <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006782:	681b      	ldr	r3, [r3, #0]
 8006784:	685b      	ldr	r3, [r3, #4]
 8006786:	b29a      	uxth	r2, r3
 8006788:	687b      	ldr	r3, [r7, #4]
 800678a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006790:	b29b      	uxth	r3, r3
 8006792:	2b00      	cmp	r3, #0
 8006794:	d005      	beq.n	80067a2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800679a:	f043 0204 	orr.w	r2, r3, #4
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	685a      	ldr	r2, [r3, #4]
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80067b0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067b6:	4618      	mov	r0, r3
 80067b8:	f7fd fbf0 	bl	8003f9c <HAL_DMA_GetState>
 80067bc:	4603      	mov	r3, r0
 80067be:	2b01      	cmp	r3, #1
 80067c0:	d049      	beq.n	8006856 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80067c2:	687b      	ldr	r3, [r7, #4]
 80067c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067c6:	4a69      	ldr	r2, [pc, #420]	@ (800696c <I2C_Slave_STOPF+0x258>)
 80067c8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067ce:	4618      	mov	r0, r3
 80067d0:	f7fd fa38 	bl	8003c44 <HAL_DMA_Abort_IT>
 80067d4:	4603      	mov	r3, r0
 80067d6:	2b00      	cmp	r3, #0
 80067d8:	d03d      	beq.n	8006856 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80067de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067e0:	687a      	ldr	r2, [r7, #4]
 80067e2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80067e4:	4610      	mov	r0, r2
 80067e6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80067e8:	e035      	b.n	8006856 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80067ee:	681b      	ldr	r3, [r3, #0]
 80067f0:	685b      	ldr	r3, [r3, #4]
 80067f2:	b29a      	uxth	r2, r3
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80067fc:	b29b      	uxth	r3, r3
 80067fe:	2b00      	cmp	r3, #0
 8006800:	d005      	beq.n	800680e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8006802:	687b      	ldr	r3, [r7, #4]
 8006804:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006806:	f043 0204 	orr.w	r2, r3, #4
 800680a:	687b      	ldr	r3, [r7, #4]
 800680c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	681b      	ldr	r3, [r3, #0]
 8006812:	685a      	ldr	r2, [r3, #4]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	681b      	ldr	r3, [r3, #0]
 8006818:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800681c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800681e:	687b      	ldr	r3, [r7, #4]
 8006820:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006822:	4618      	mov	r0, r3
 8006824:	f7fd fbba 	bl	8003f9c <HAL_DMA_GetState>
 8006828:	4603      	mov	r3, r0
 800682a:	2b01      	cmp	r3, #1
 800682c:	d014      	beq.n	8006858 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006832:	4a4e      	ldr	r2, [pc, #312]	@ (800696c <I2C_Slave_STOPF+0x258>)
 8006834:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006836:	687b      	ldr	r3, [r7, #4]
 8006838:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800683a:	4618      	mov	r0, r3
 800683c:	f7fd fa02 	bl	8003c44 <HAL_DMA_Abort_IT>
 8006840:	4603      	mov	r3, r0
 8006842:	2b00      	cmp	r3, #0
 8006844:	d008      	beq.n	8006858 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800684a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800684c:	687a      	ldr	r2, [r7, #4]
 800684e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006850:	4610      	mov	r0, r2
 8006852:	4798      	blx	r3
 8006854:	e000      	b.n	8006858 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8006856:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800685c:	b29b      	uxth	r3, r3
 800685e:	2b00      	cmp	r3, #0
 8006860:	d03e      	beq.n	80068e0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8006862:	687b      	ldr	r3, [r7, #4]
 8006864:	681b      	ldr	r3, [r3, #0]
 8006866:	695b      	ldr	r3, [r3, #20]
 8006868:	f003 0304 	and.w	r3, r3, #4
 800686c:	2b04      	cmp	r3, #4
 800686e:	d112      	bne.n	8006896 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006870:	687b      	ldr	r3, [r7, #4]
 8006872:	681b      	ldr	r3, [r3, #0]
 8006874:	691a      	ldr	r2, [r3, #16]
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800687a:	b2d2      	uxtb	r2, r2
 800687c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800687e:	687b      	ldr	r3, [r7, #4]
 8006880:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006882:	1c5a      	adds	r2, r3, #1
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800688c:	b29b      	uxth	r3, r3
 800688e:	3b01      	subs	r3, #1
 8006890:	b29a      	uxth	r2, r3
 8006892:	687b      	ldr	r3, [r7, #4]
 8006894:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006896:	687b      	ldr	r3, [r7, #4]
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	695b      	ldr	r3, [r3, #20]
 800689c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80068a0:	2b40      	cmp	r3, #64	@ 0x40
 80068a2:	d112      	bne.n	80068ca <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	691a      	ldr	r2, [r3, #16]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ae:	b2d2      	uxtb	r2, r2
 80068b0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068b6:	1c5a      	adds	r2, r3, #1
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068c0:	b29b      	uxth	r3, r3
 80068c2:	3b01      	subs	r3, #1
 80068c4:	b29a      	uxth	r2, r3
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80068ca:	687b      	ldr	r3, [r7, #4]
 80068cc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068ce:	b29b      	uxth	r3, r3
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d005      	beq.n	80068e0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068d8:	f043 0204 	orr.w	r2, r3, #4
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80068e0:	687b      	ldr	r3, [r7, #4]
 80068e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80068e4:	2b00      	cmp	r3, #0
 80068e6:	d003      	beq.n	80068f0 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80068e8:	6878      	ldr	r0, [r7, #4]
 80068ea:	f000 f8b7 	bl	8006a5c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80068ee:	e039      	b.n	8006964 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80068f0:	7bfb      	ldrb	r3, [r7, #15]
 80068f2:	2b2a      	cmp	r3, #42	@ 0x2a
 80068f4:	d109      	bne.n	800690a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2200      	movs	r2, #0
 80068fa:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	2228      	movs	r2, #40	@ 0x28
 8006900:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8006904:	6878      	ldr	r0, [r7, #4]
 8006906:	f7ff f80f 	bl	8005928 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006910:	b2db      	uxtb	r3, r3
 8006912:	2b28      	cmp	r3, #40	@ 0x28
 8006914:	d111      	bne.n	800693a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	4a15      	ldr	r2, [pc, #84]	@ (8006970 <I2C_Slave_STOPF+0x25c>)
 800691a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800691c:	687b      	ldr	r3, [r7, #4]
 800691e:	2200      	movs	r2, #0
 8006920:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	2220      	movs	r2, #32
 8006926:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	2200      	movs	r2, #0
 800692e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8006932:	6878      	ldr	r0, [r7, #4]
 8006934:	f7ff f810 	bl	8005958 <HAL_I2C_ListenCpltCallback>
}
 8006938:	e014      	b.n	8006964 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800693e:	2b22      	cmp	r3, #34	@ 0x22
 8006940:	d002      	beq.n	8006948 <I2C_Slave_STOPF+0x234>
 8006942:	7bfb      	ldrb	r3, [r7, #15]
 8006944:	2b22      	cmp	r3, #34	@ 0x22
 8006946:	d10d      	bne.n	8006964 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	2200      	movs	r2, #0
 800694c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800694e:	687b      	ldr	r3, [r7, #4]
 8006950:	2220      	movs	r2, #32
 8006952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006956:	687b      	ldr	r3, [r7, #4]
 8006958:	2200      	movs	r2, #0
 800695a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800695e:	6878      	ldr	r0, [r7, #4]
 8006960:	f7fe ffe2 	bl	8005928 <HAL_I2C_SlaveRxCpltCallback>
}
 8006964:	bf00      	nop
 8006966:	3710      	adds	r7, #16
 8006968:	46bd      	mov	sp, r7
 800696a:	bd80      	pop	{r7, pc}
 800696c:	080071f5 	.word	0x080071f5
 8006970:	ffff0000 	.word	0xffff0000

08006974 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006982:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006984:	687b      	ldr	r3, [r7, #4]
 8006986:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006988:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800698a:	68bb      	ldr	r3, [r7, #8]
 800698c:	2b08      	cmp	r3, #8
 800698e:	d002      	beq.n	8006996 <I2C_Slave_AF+0x22>
 8006990:	68bb      	ldr	r3, [r7, #8]
 8006992:	2b20      	cmp	r3, #32
 8006994:	d129      	bne.n	80069ea <I2C_Slave_AF+0x76>
 8006996:	7bfb      	ldrb	r3, [r7, #15]
 8006998:	2b28      	cmp	r3, #40	@ 0x28
 800699a:	d126      	bne.n	80069ea <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	4a2e      	ldr	r2, [pc, #184]	@ (8006a58 <I2C_Slave_AF+0xe4>)
 80069a0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	685a      	ldr	r2, [r3, #4]
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	681b      	ldr	r3, [r3, #0]
 80069ac:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80069b0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80069ba:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069bc:	687b      	ldr	r3, [r7, #4]
 80069be:	681b      	ldr	r3, [r3, #0]
 80069c0:	681a      	ldr	r2, [r3, #0]
 80069c2:	687b      	ldr	r3, [r7, #4]
 80069c4:	681b      	ldr	r3, [r3, #0]
 80069c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80069ca:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80069cc:	687b      	ldr	r3, [r7, #4]
 80069ce:	2200      	movs	r2, #0
 80069d0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	2220      	movs	r2, #32
 80069d6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80069da:	687b      	ldr	r3, [r7, #4]
 80069dc:	2200      	movs	r2, #0
 80069de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80069e2:	6878      	ldr	r0, [r7, #4]
 80069e4:	f7fe ffb8 	bl	8005958 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80069e8:	e031      	b.n	8006a4e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80069ea:	7bfb      	ldrb	r3, [r7, #15]
 80069ec:	2b21      	cmp	r3, #33	@ 0x21
 80069ee:	d129      	bne.n	8006a44 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	4a19      	ldr	r2, [pc, #100]	@ (8006a58 <I2C_Slave_AF+0xe4>)
 80069f4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2221      	movs	r2, #33	@ 0x21
 80069fa:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2220      	movs	r2, #32
 8006a00:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006a04:	687b      	ldr	r3, [r7, #4]
 8006a06:	2200      	movs	r2, #0
 8006a08:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a0c:	687b      	ldr	r3, [r7, #4]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	685a      	ldr	r2, [r3, #4]
 8006a12:	687b      	ldr	r3, [r7, #4]
 8006a14:	681b      	ldr	r3, [r3, #0]
 8006a16:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006a1a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a1c:	687b      	ldr	r3, [r7, #4]
 8006a1e:	681b      	ldr	r3, [r3, #0]
 8006a20:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006a24:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006a26:	687b      	ldr	r3, [r7, #4]
 8006a28:	681b      	ldr	r3, [r3, #0]
 8006a2a:	681a      	ldr	r2, [r3, #0]
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	681b      	ldr	r3, [r3, #0]
 8006a30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006a34:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f7fd fe8c 	bl	8004754 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8006a3c:	6878      	ldr	r0, [r7, #4]
 8006a3e:	f7fe ff69 	bl	8005914 <HAL_I2C_SlaveTxCpltCallback>
}
 8006a42:	e004      	b.n	8006a4e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8006a4c:	615a      	str	r2, [r3, #20]
}
 8006a4e:	bf00      	nop
 8006a50:	3710      	adds	r7, #16
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}
 8006a56:	bf00      	nop
 8006a58:	ffff0000 	.word	0xffff0000

08006a5c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 8006a5c:	b580      	push	{r7, lr}
 8006a5e:	b084      	sub	sp, #16
 8006a60:	af00      	add	r7, sp, #0
 8006a62:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006a64:	687b      	ldr	r3, [r7, #4]
 8006a66:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006a6a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006a72:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8006a74:	7bbb      	ldrb	r3, [r7, #14]
 8006a76:	2b10      	cmp	r3, #16
 8006a78:	d002      	beq.n	8006a80 <I2C_ITError+0x24>
 8006a7a:	7bbb      	ldrb	r3, [r7, #14]
 8006a7c:	2b40      	cmp	r3, #64	@ 0x40
 8006a7e:	d10a      	bne.n	8006a96 <I2C_ITError+0x3a>
 8006a80:	7bfb      	ldrb	r3, [r7, #15]
 8006a82:	2b22      	cmp	r3, #34	@ 0x22
 8006a84:	d107      	bne.n	8006a96 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	681a      	ldr	r2, [r3, #0]
 8006a8c:	687b      	ldr	r3, [r7, #4]
 8006a8e:	681b      	ldr	r3, [r3, #0]
 8006a90:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006a94:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8006a96:	7bfb      	ldrb	r3, [r7, #15]
 8006a98:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8006a9c:	2b28      	cmp	r3, #40	@ 0x28
 8006a9e:	d107      	bne.n	8006ab0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 8006aa0:	687b      	ldr	r3, [r7, #4]
 8006aa2:	2200      	movs	r2, #0
 8006aa4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8006aa6:	687b      	ldr	r3, [r7, #4]
 8006aa8:	2228      	movs	r2, #40	@ 0x28
 8006aaa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8006aae:	e015      	b.n	8006adc <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 8006ab0:	687b      	ldr	r3, [r7, #4]
 8006ab2:	681b      	ldr	r3, [r3, #0]
 8006ab4:	685b      	ldr	r3, [r3, #4]
 8006ab6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006aba:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006abe:	d00a      	beq.n	8006ad6 <I2C_ITError+0x7a>
 8006ac0:	7bfb      	ldrb	r3, [r7, #15]
 8006ac2:	2b60      	cmp	r3, #96	@ 0x60
 8006ac4:	d007      	beq.n	8006ad6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8006ac6:	687b      	ldr	r3, [r7, #4]
 8006ac8:	2220      	movs	r2, #32
 8006aca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	2200      	movs	r2, #0
 8006ad2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	2200      	movs	r2, #0
 8006ada:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006adc:	687b      	ldr	r3, [r7, #4]
 8006ade:	681b      	ldr	r3, [r3, #0]
 8006ae0:	685b      	ldr	r3, [r3, #4]
 8006ae2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006ae6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006aea:	d162      	bne.n	8006bb2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	685a      	ldr	r2, [r3, #4]
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	681b      	ldr	r3, [r3, #0]
 8006af6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006afa:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b00:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8006b04:	b2db      	uxtb	r3, r3
 8006b06:	2b01      	cmp	r3, #1
 8006b08:	d020      	beq.n	8006b4c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b0e:	4a6a      	ldr	r2, [pc, #424]	@ (8006cb8 <I2C_ITError+0x25c>)
 8006b10:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b16:	4618      	mov	r0, r3
 8006b18:	f7fd f894 	bl	8003c44 <HAL_DMA_Abort_IT>
 8006b1c:	4603      	mov	r3, r0
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	f000 8089 	beq.w	8006c36 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	681a      	ldr	r2, [r3, #0]
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	681b      	ldr	r3, [r3, #0]
 8006b2e:	f022 0201 	bic.w	r2, r2, #1
 8006b32:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	2220      	movs	r2, #32
 8006b38:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006b40:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006b42:	687a      	ldr	r2, [r7, #4]
 8006b44:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8006b46:	4610      	mov	r0, r2
 8006b48:	4798      	blx	r3
 8006b4a:	e074      	b.n	8006c36 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b50:	4a59      	ldr	r2, [pc, #356]	@ (8006cb8 <I2C_ITError+0x25c>)
 8006b52:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b58:	4618      	mov	r0, r3
 8006b5a:	f7fd f873 	bl	8003c44 <HAL_DMA_Abort_IT>
 8006b5e:	4603      	mov	r3, r0
 8006b60:	2b00      	cmp	r3, #0
 8006b62:	d068      	beq.n	8006c36 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	681b      	ldr	r3, [r3, #0]
 8006b68:	695b      	ldr	r3, [r3, #20]
 8006b6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b6e:	2b40      	cmp	r3, #64	@ 0x40
 8006b70:	d10b      	bne.n	8006b8a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	691a      	ldr	r2, [r3, #16]
 8006b78:	687b      	ldr	r3, [r7, #4]
 8006b7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b7c:	b2d2      	uxtb	r2, r2
 8006b7e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b84:	1c5a      	adds	r2, r3, #1
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	681b      	ldr	r3, [r3, #0]
 8006b8e:	681a      	ldr	r2, [r3, #0]
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f022 0201 	bic.w	r2, r2, #1
 8006b98:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	2220      	movs	r2, #32
 8006b9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8006ba2:	687b      	ldr	r3, [r7, #4]
 8006ba4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ba6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006ba8:	687a      	ldr	r2, [r7, #4]
 8006baa:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8006bac:	4610      	mov	r0, r2
 8006bae:	4798      	blx	r3
 8006bb0:	e041      	b.n	8006c36 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006bb8:	b2db      	uxtb	r3, r3
 8006bba:	2b60      	cmp	r3, #96	@ 0x60
 8006bbc:	d125      	bne.n	8006c0a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	2220      	movs	r2, #32
 8006bc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2200      	movs	r2, #0
 8006bca:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	681b      	ldr	r3, [r3, #0]
 8006bd0:	695b      	ldr	r3, [r3, #20]
 8006bd2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006bd6:	2b40      	cmp	r3, #64	@ 0x40
 8006bd8:	d10b      	bne.n	8006bf2 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	691a      	ldr	r2, [r3, #16]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be4:	b2d2      	uxtb	r2, r2
 8006be6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bec:	1c5a      	adds	r2, r3, #1
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	681a      	ldr	r2, [r3, #0]
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	f022 0201 	bic.w	r2, r2, #1
 8006c00:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f7fe fed0 	bl	80059a8 <HAL_I2C_AbortCpltCallback>
 8006c08:	e015      	b.n	8006c36 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8006c0a:	687b      	ldr	r3, [r7, #4]
 8006c0c:	681b      	ldr	r3, [r3, #0]
 8006c0e:	695b      	ldr	r3, [r3, #20]
 8006c10:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c14:	2b40      	cmp	r3, #64	@ 0x40
 8006c16:	d10b      	bne.n	8006c30 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	691a      	ldr	r2, [r3, #16]
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c22:	b2d2      	uxtb	r2, r2
 8006c24:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c2a:	1c5a      	adds	r2, r3, #1
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8006c30:	6878      	ldr	r0, [r7, #4]
 8006c32:	f7fe feaf 	bl	8005994 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c3a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	f003 0301 	and.w	r3, r3, #1
 8006c42:	2b00      	cmp	r3, #0
 8006c44:	d10e      	bne.n	8006c64 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006c46:	68bb      	ldr	r3, [r7, #8]
 8006c48:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	d109      	bne.n	8006c64 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006c50:	68bb      	ldr	r3, [r7, #8]
 8006c52:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8006c56:	2b00      	cmp	r3, #0
 8006c58:	d104      	bne.n	8006c64 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8006c60:	2b00      	cmp	r3, #0
 8006c62:	d007      	beq.n	8006c74 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	685a      	ldr	r2, [r3, #4]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	681b      	ldr	r3, [r3, #0]
 8006c6e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006c72:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006c7a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c80:	f003 0304 	and.w	r3, r3, #4
 8006c84:	2b04      	cmp	r3, #4
 8006c86:	d113      	bne.n	8006cb0 <I2C_ITError+0x254>
 8006c88:	7bfb      	ldrb	r3, [r7, #15]
 8006c8a:	2b28      	cmp	r3, #40	@ 0x28
 8006c8c:	d110      	bne.n	8006cb0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	4a0a      	ldr	r2, [pc, #40]	@ (8006cbc <I2C_ITError+0x260>)
 8006c92:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	2200      	movs	r2, #0
 8006c98:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2220      	movs	r2, #32
 8006c9e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	2200      	movs	r2, #0
 8006ca6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8006caa:	6878      	ldr	r0, [r7, #4]
 8006cac:	f7fe fe54 	bl	8005958 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8006cb0:	bf00      	nop
 8006cb2:	3710      	adds	r7, #16
 8006cb4:	46bd      	mov	sp, r7
 8006cb6:	bd80      	pop	{r7, pc}
 8006cb8:	080071f5 	.word	0x080071f5
 8006cbc:	ffff0000 	.word	0xffff0000

08006cc0 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006cc0:	b580      	push	{r7, lr}
 8006cc2:	b088      	sub	sp, #32
 8006cc4:	af02      	add	r7, sp, #8
 8006cc6:	60f8      	str	r0, [r7, #12]
 8006cc8:	4608      	mov	r0, r1
 8006cca:	4611      	mov	r1, r2
 8006ccc:	461a      	mov	r2, r3
 8006cce:	4603      	mov	r3, r0
 8006cd0:	817b      	strh	r3, [r7, #10]
 8006cd2:	460b      	mov	r3, r1
 8006cd4:	813b      	strh	r3, [r7, #8]
 8006cd6:	4613      	mov	r3, r2
 8006cd8:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	681b      	ldr	r3, [r3, #0]
 8006cde:	681a      	ldr	r2, [r3, #0]
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	681b      	ldr	r3, [r3, #0]
 8006ce4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ce8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006cec:	9300      	str	r3, [sp, #0]
 8006cee:	6a3b      	ldr	r3, [r7, #32]
 8006cf0:	2200      	movs	r2, #0
 8006cf2:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006cf6:	68f8      	ldr	r0, [r7, #12]
 8006cf8:	f000 fb24 	bl	8007344 <I2C_WaitOnFlagUntilTimeout>
 8006cfc:	4603      	mov	r3, r0
 8006cfe:	2b00      	cmp	r3, #0
 8006d00:	d00d      	beq.n	8006d1e <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	681b      	ldr	r3, [r3, #0]
 8006d06:	681b      	ldr	r3, [r3, #0]
 8006d08:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006d0c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006d10:	d103      	bne.n	8006d1a <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006d12:	68fb      	ldr	r3, [r7, #12]
 8006d14:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006d18:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006d1a:	2303      	movs	r3, #3
 8006d1c:	e05f      	b.n	8006dde <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006d1e:	897b      	ldrh	r3, [r7, #10]
 8006d20:	b2db      	uxtb	r3, r3
 8006d22:	461a      	mov	r2, r3
 8006d24:	68fb      	ldr	r3, [r7, #12]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006d2c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006d2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d30:	6a3a      	ldr	r2, [r7, #32]
 8006d32:	492d      	ldr	r1, [pc, #180]	@ (8006de8 <I2C_RequestMemoryWrite+0x128>)
 8006d34:	68f8      	ldr	r0, [r7, #12]
 8006d36:	f000 fb7f 	bl	8007438 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006d3a:	4603      	mov	r3, r0
 8006d3c:	2b00      	cmp	r3, #0
 8006d3e:	d001      	beq.n	8006d44 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8006d40:	2301      	movs	r3, #1
 8006d42:	e04c      	b.n	8006dde <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006d44:	2300      	movs	r3, #0
 8006d46:	617b      	str	r3, [r7, #20]
 8006d48:	68fb      	ldr	r3, [r7, #12]
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	695b      	ldr	r3, [r3, #20]
 8006d4e:	617b      	str	r3, [r7, #20]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	699b      	ldr	r3, [r3, #24]
 8006d56:	617b      	str	r3, [r7, #20]
 8006d58:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006d5a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006d5c:	6a39      	ldr	r1, [r7, #32]
 8006d5e:	68f8      	ldr	r0, [r7, #12]
 8006d60:	f000 fc0a 	bl	8007578 <I2C_WaitOnTXEFlagUntilTimeout>
 8006d64:	4603      	mov	r3, r0
 8006d66:	2b00      	cmp	r3, #0
 8006d68:	d00d      	beq.n	8006d86 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d6e:	2b04      	cmp	r3, #4
 8006d70:	d107      	bne.n	8006d82 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006d72:	68fb      	ldr	r3, [r7, #12]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	681a      	ldr	r2, [r3, #0]
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006d80:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006d82:	2301      	movs	r3, #1
 8006d84:	e02b      	b.n	8006dde <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006d86:	88fb      	ldrh	r3, [r7, #6]
 8006d88:	2b01      	cmp	r3, #1
 8006d8a:	d105      	bne.n	8006d98 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006d8c:	893b      	ldrh	r3, [r7, #8]
 8006d8e:	b2da      	uxtb	r2, r3
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	681b      	ldr	r3, [r3, #0]
 8006d94:	611a      	str	r2, [r3, #16]
 8006d96:	e021      	b.n	8006ddc <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006d98:	893b      	ldrh	r3, [r7, #8]
 8006d9a:	0a1b      	lsrs	r3, r3, #8
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	b2da      	uxtb	r2, r3
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006da6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006da8:	6a39      	ldr	r1, [r7, #32]
 8006daa:	68f8      	ldr	r0, [r7, #12]
 8006dac:	f000 fbe4 	bl	8007578 <I2C_WaitOnTXEFlagUntilTimeout>
 8006db0:	4603      	mov	r3, r0
 8006db2:	2b00      	cmp	r3, #0
 8006db4:	d00d      	beq.n	8006dd2 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006dba:	2b04      	cmp	r3, #4
 8006dbc:	d107      	bne.n	8006dce <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	681a      	ldr	r2, [r3, #0]
 8006dc4:	68fb      	ldr	r3, [r7, #12]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006dcc:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006dce:	2301      	movs	r3, #1
 8006dd0:	e005      	b.n	8006dde <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006dd2:	893b      	ldrh	r3, [r7, #8]
 8006dd4:	b2da      	uxtb	r2, r3
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8006ddc:	2300      	movs	r3, #0
}
 8006dde:	4618      	mov	r0, r3
 8006de0:	3718      	adds	r7, #24
 8006de2:	46bd      	mov	sp, r7
 8006de4:	bd80      	pop	{r7, pc}
 8006de6:	bf00      	nop
 8006de8:	00010002 	.word	0x00010002

08006dec <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8006dec:	b580      	push	{r7, lr}
 8006dee:	b088      	sub	sp, #32
 8006df0:	af02      	add	r7, sp, #8
 8006df2:	60f8      	str	r0, [r7, #12]
 8006df4:	4608      	mov	r0, r1
 8006df6:	4611      	mov	r1, r2
 8006df8:	461a      	mov	r2, r3
 8006dfa:	4603      	mov	r3, r0
 8006dfc:	817b      	strh	r3, [r7, #10]
 8006dfe:	460b      	mov	r3, r1
 8006e00:	813b      	strh	r3, [r7, #8]
 8006e02:	4613      	mov	r3, r2
 8006e04:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006e06:	68fb      	ldr	r3, [r7, #12]
 8006e08:	681b      	ldr	r3, [r3, #0]
 8006e0a:	681a      	ldr	r2, [r3, #0]
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006e14:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e16:	68fb      	ldr	r3, [r7, #12]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	681a      	ldr	r2, [r3, #0]
 8006e1c:	68fb      	ldr	r3, [r7, #12]
 8006e1e:	681b      	ldr	r3, [r3, #0]
 8006e20:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e24:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006e26:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e28:	9300      	str	r3, [sp, #0]
 8006e2a:	6a3b      	ldr	r3, [r7, #32]
 8006e2c:	2200      	movs	r2, #0
 8006e2e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006e32:	68f8      	ldr	r0, [r7, #12]
 8006e34:	f000 fa86 	bl	8007344 <I2C_WaitOnFlagUntilTimeout>
 8006e38:	4603      	mov	r3, r0
 8006e3a:	2b00      	cmp	r3, #0
 8006e3c:	d00d      	beq.n	8006e5a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006e3e:	68fb      	ldr	r3, [r7, #12]
 8006e40:	681b      	ldr	r3, [r3, #0]
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006e48:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006e4c:	d103      	bne.n	8006e56 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006e4e:	68fb      	ldr	r3, [r7, #12]
 8006e50:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006e54:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006e56:	2303      	movs	r3, #3
 8006e58:	e0aa      	b.n	8006fb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8006e5a:	897b      	ldrh	r3, [r7, #10]
 8006e5c:	b2db      	uxtb	r3, r3
 8006e5e:	461a      	mov	r2, r3
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006e68:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e6c:	6a3a      	ldr	r2, [r7, #32]
 8006e6e:	4952      	ldr	r1, [pc, #328]	@ (8006fb8 <I2C_RequestMemoryRead+0x1cc>)
 8006e70:	68f8      	ldr	r0, [r7, #12]
 8006e72:	f000 fae1 	bl	8007438 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006e76:	4603      	mov	r3, r0
 8006e78:	2b00      	cmp	r3, #0
 8006e7a:	d001      	beq.n	8006e80 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8006e7c:	2301      	movs	r3, #1
 8006e7e:	e097      	b.n	8006fb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e80:	2300      	movs	r3, #0
 8006e82:	617b      	str	r3, [r7, #20]
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	681b      	ldr	r3, [r3, #0]
 8006e88:	695b      	ldr	r3, [r3, #20]
 8006e8a:	617b      	str	r3, [r7, #20]
 8006e8c:	68fb      	ldr	r3, [r7, #12]
 8006e8e:	681b      	ldr	r3, [r3, #0]
 8006e90:	699b      	ldr	r3, [r3, #24]
 8006e92:	617b      	str	r3, [r7, #20]
 8006e94:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006e96:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006e98:	6a39      	ldr	r1, [r7, #32]
 8006e9a:	68f8      	ldr	r0, [r7, #12]
 8006e9c:	f000 fb6c 	bl	8007578 <I2C_WaitOnTXEFlagUntilTimeout>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d00d      	beq.n	8006ec2 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ea6:	68fb      	ldr	r3, [r7, #12]
 8006ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006eaa:	2b04      	cmp	r3, #4
 8006eac:	d107      	bne.n	8006ebe <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006eae:	68fb      	ldr	r3, [r7, #12]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	681a      	ldr	r2, [r3, #0]
 8006eb4:	68fb      	ldr	r3, [r7, #12]
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006ebc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006ebe:	2301      	movs	r3, #1
 8006ec0:	e076      	b.n	8006fb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8006ec2:	88fb      	ldrh	r3, [r7, #6]
 8006ec4:	2b01      	cmp	r3, #1
 8006ec6:	d105      	bne.n	8006ed4 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006ec8:	893b      	ldrh	r3, [r7, #8]
 8006eca:	b2da      	uxtb	r2, r3
 8006ecc:	68fb      	ldr	r3, [r7, #12]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	611a      	str	r2, [r3, #16]
 8006ed2:	e021      	b.n	8006f18 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8006ed4:	893b      	ldrh	r3, [r7, #8]
 8006ed6:	0a1b      	lsrs	r3, r3, #8
 8006ed8:	b29b      	uxth	r3, r3
 8006eda:	b2da      	uxtb	r2, r3
 8006edc:	68fb      	ldr	r3, [r7, #12]
 8006ede:	681b      	ldr	r3, [r3, #0]
 8006ee0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006ee2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006ee4:	6a39      	ldr	r1, [r7, #32]
 8006ee6:	68f8      	ldr	r0, [r7, #12]
 8006ee8:	f000 fb46 	bl	8007578 <I2C_WaitOnTXEFlagUntilTimeout>
 8006eec:	4603      	mov	r3, r0
 8006eee:	2b00      	cmp	r3, #0
 8006ef0:	d00d      	beq.n	8006f0e <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006ef2:	68fb      	ldr	r3, [r7, #12]
 8006ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ef6:	2b04      	cmp	r3, #4
 8006ef8:	d107      	bne.n	8006f0a <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006efa:	68fb      	ldr	r3, [r7, #12]
 8006efc:	681b      	ldr	r3, [r3, #0]
 8006efe:	681a      	ldr	r2, [r3, #0]
 8006f00:	68fb      	ldr	r3, [r7, #12]
 8006f02:	681b      	ldr	r3, [r3, #0]
 8006f04:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f08:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8006f0a:	2301      	movs	r3, #1
 8006f0c:	e050      	b.n	8006fb0 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8006f0e:	893b      	ldrh	r3, [r7, #8]
 8006f10:	b2da      	uxtb	r2, r3
 8006f12:	68fb      	ldr	r3, [r7, #12]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8006f18:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006f1a:	6a39      	ldr	r1, [r7, #32]
 8006f1c:	68f8      	ldr	r0, [r7, #12]
 8006f1e:	f000 fb2b 	bl	8007578 <I2C_WaitOnTXEFlagUntilTimeout>
 8006f22:	4603      	mov	r3, r0
 8006f24:	2b00      	cmp	r3, #0
 8006f26:	d00d      	beq.n	8006f44 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f2c:	2b04      	cmp	r3, #4
 8006f2e:	d107      	bne.n	8006f40 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f30:	68fb      	ldr	r3, [r7, #12]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f3e:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8006f40:	2301      	movs	r3, #1
 8006f42:	e035      	b.n	8006fb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006f44:	68fb      	ldr	r3, [r7, #12]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	681a      	ldr	r2, [r3, #0]
 8006f4a:	68fb      	ldr	r3, [r7, #12]
 8006f4c:	681b      	ldr	r3, [r3, #0]
 8006f4e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006f52:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8006f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f56:	9300      	str	r3, [sp, #0]
 8006f58:	6a3b      	ldr	r3, [r7, #32]
 8006f5a:	2200      	movs	r2, #0
 8006f5c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8006f60:	68f8      	ldr	r0, [r7, #12]
 8006f62:	f000 f9ef 	bl	8007344 <I2C_WaitOnFlagUntilTimeout>
 8006f66:	4603      	mov	r3, r0
 8006f68:	2b00      	cmp	r3, #0
 8006f6a:	d00d      	beq.n	8006f88 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8006f6c:	68fb      	ldr	r3, [r7, #12]
 8006f6e:	681b      	ldr	r3, [r3, #0]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006f76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006f7a:	d103      	bne.n	8006f84 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8006f7c:	68fb      	ldr	r3, [r7, #12]
 8006f7e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8006f82:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8006f84:	2303      	movs	r3, #3
 8006f86:	e013      	b.n	8006fb0 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8006f88:	897b      	ldrh	r3, [r7, #10]
 8006f8a:	b2db      	uxtb	r3, r3
 8006f8c:	f043 0301 	orr.w	r3, r3, #1
 8006f90:	b2da      	uxtb	r2, r3
 8006f92:	68fb      	ldr	r3, [r7, #12]
 8006f94:	681b      	ldr	r3, [r3, #0]
 8006f96:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8006f98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f9a:	6a3a      	ldr	r2, [r7, #32]
 8006f9c:	4906      	ldr	r1, [pc, #24]	@ (8006fb8 <I2C_RequestMemoryRead+0x1cc>)
 8006f9e:	68f8      	ldr	r0, [r7, #12]
 8006fa0:	f000 fa4a 	bl	8007438 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8006fa4:	4603      	mov	r3, r0
 8006fa6:	2b00      	cmp	r3, #0
 8006fa8:	d001      	beq.n	8006fae <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e000      	b.n	8006fb0 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8006fae:	2300      	movs	r3, #0
}
 8006fb0:	4618      	mov	r0, r3
 8006fb2:	3718      	adds	r7, #24
 8006fb4:	46bd      	mov	sp, r7
 8006fb6:	bd80      	pop	{r7, pc}
 8006fb8:	00010002 	.word	0x00010002

08006fbc <I2C_DMAXferCplt>:
  * @brief  DMA I2C process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAXferCplt(DMA_HandleTypeDef *hdma)
{
 8006fbc:	b580      	push	{r7, lr}
 8006fbe:	b086      	sub	sp, #24
 8006fc0:	af00      	add	r7, sp, #0
 8006fc2:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006fc8:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8006fca:	697b      	ldr	r3, [r7, #20]
 8006fcc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006fd0:	74fb      	strb	r3, [r7, #19]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8006fd2:	697b      	ldr	r3, [r7, #20]
 8006fd4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006fd8:	74bb      	strb	r3, [r7, #18]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8006fda:	697b      	ldr	r3, [r7, #20]
 8006fdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006fde:	60fb      	str	r3, [r7, #12]

  /* Disable EVT and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006fe0:	697b      	ldr	r3, [r7, #20]
 8006fe2:	681b      	ldr	r3, [r3, #0]
 8006fe4:	685a      	ldr	r2, [r3, #4]
 8006fe6:	697b      	ldr	r3, [r7, #20]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006fee:	605a      	str	r2, [r3, #4]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8006ff0:	697b      	ldr	r3, [r7, #20]
 8006ff2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d003      	beq.n	8007000 <I2C_DMAXferCplt+0x44>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006ffc:	2200      	movs	r2, #0
 8006ffe:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007000:	697b      	ldr	r3, [r7, #20]
 8007002:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007004:	2b00      	cmp	r3, #0
 8007006:	d003      	beq.n	8007010 <I2C_DMAXferCplt+0x54>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007008:	697b      	ldr	r3, [r7, #20]
 800700a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800700c:	2200      	movs	r2, #0
 800700e:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  if ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_TX) == (uint32_t)HAL_I2C_STATE_BUSY_TX) || ((((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_BUSY_RX) == (uint32_t)HAL_I2C_STATE_BUSY_RX) && (CurrentMode == HAL_I2C_MODE_SLAVE)))
 8007010:	7cfb      	ldrb	r3, [r7, #19]
 8007012:	f003 0321 	and.w	r3, r3, #33	@ 0x21
 8007016:	2b21      	cmp	r3, #33	@ 0x21
 8007018:	d007      	beq.n	800702a <I2C_DMAXferCplt+0x6e>
 800701a:	7cfb      	ldrb	r3, [r7, #19]
 800701c:	f003 0322 	and.w	r3, r3, #34	@ 0x22
 8007020:	2b22      	cmp	r3, #34	@ 0x22
 8007022:	d131      	bne.n	8007088 <I2C_DMAXferCplt+0xcc>
 8007024:	7cbb      	ldrb	r3, [r7, #18]
 8007026:	2b20      	cmp	r3, #32
 8007028:	d12e      	bne.n	8007088 <I2C_DMAXferCplt+0xcc>
  {
    /* Disable DMA Request */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800702a:	697b      	ldr	r3, [r7, #20]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	685a      	ldr	r2, [r3, #4]
 8007030:	697b      	ldr	r3, [r7, #20]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007038:	605a      	str	r2, [r3, #4]

    hi2c->XferCount = 0U;
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	2200      	movs	r2, #0
 800703e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN)
 8007040:	7cfb      	ldrb	r3, [r7, #19]
 8007042:	2b29      	cmp	r3, #41	@ 0x29
 8007044:	d10a      	bne.n	800705c <I2C_DMAXferCplt+0xa0>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007046:	697b      	ldr	r3, [r7, #20]
 8007048:	2221      	movs	r2, #33	@ 0x21
 800704a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800704c:	697b      	ldr	r3, [r7, #20]
 800704e:	2228      	movs	r2, #40	@ 0x28
 8007050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007054:	6978      	ldr	r0, [r7, #20]
 8007056:	f7fe fc5d 	bl	8005914 <HAL_I2C_SlaveTxCpltCallback>
 800705a:	e00c      	b.n	8007076 <I2C_DMAXferCplt+0xba>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 800705c:	7cfb      	ldrb	r3, [r7, #19]
 800705e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007060:	d109      	bne.n	8007076 <I2C_DMAXferCplt+0xba>
    {
      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007062:	697b      	ldr	r3, [r7, #20]
 8007064:	2222      	movs	r2, #34	@ 0x22
 8007066:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007068:	697b      	ldr	r3, [r7, #20]
 800706a:	2228      	movs	r2, #40	@ 0x28
 800706c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007070:	6978      	ldr	r0, [r7, #20]
 8007072:	f7fe fc59 	bl	8005928 <HAL_I2C_SlaveRxCpltCallback>
    {
      /* Do nothing */
    }

    /* Enable EVT and ERR interrupt to treat end of transfer in IRQ handler */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8007076:	697b      	ldr	r3, [r7, #20]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	685a      	ldr	r2, [r3, #4]
 800707c:	697b      	ldr	r3, [r7, #20]
 800707e:	681b      	ldr	r3, [r3, #0]
 8007080:	f442 7240 	orr.w	r2, r2, #768	@ 0x300
 8007084:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8007086:	e074      	b.n	8007172 <I2C_DMAXferCplt+0x1b6>
  else if (hi2c->Mode != HAL_I2C_MODE_NONE)
 8007088:	697b      	ldr	r3, [r7, #20]
 800708a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800708e:	b2db      	uxtb	r3, r3
 8007090:	2b00      	cmp	r3, #0
 8007092:	d06e      	beq.n	8007172 <I2C_DMAXferCplt+0x1b6>
    if (hi2c->XferCount == (uint16_t)1)
 8007094:	697b      	ldr	r3, [r7, #20]
 8007096:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007098:	b29b      	uxth	r3, r3
 800709a:	2b01      	cmp	r3, #1
 800709c:	d107      	bne.n	80070ae <I2C_DMAXferCplt+0xf2>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800709e:	697b      	ldr	r3, [r7, #20]
 80070a0:	681b      	ldr	r3, [r3, #0]
 80070a2:	681a      	ldr	r2, [r3, #0]
 80070a4:	697b      	ldr	r3, [r7, #20]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80070ac:	601a      	str	r2, [r3, #0]
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 80070ae:	697b      	ldr	r3, [r7, #20]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	685a      	ldr	r2, [r3, #4]
 80070b4:	697b      	ldr	r3, [r7, #20]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 80070bc:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_OTHER_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 80070be:	68fb      	ldr	r3, [r7, #12]
 80070c0:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80070c4:	d009      	beq.n	80070da <I2C_DMAXferCplt+0x11e>
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	2b08      	cmp	r3, #8
 80070ca:	d006      	beq.n	80070da <I2C_DMAXferCplt+0x11e>
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 80070d2:	d002      	beq.n	80070da <I2C_DMAXferCplt+0x11e>
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	2b20      	cmp	r3, #32
 80070d8:	d107      	bne.n	80070ea <I2C_DMAXferCplt+0x12e>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80070da:	697b      	ldr	r3, [r7, #20]
 80070dc:	681b      	ldr	r3, [r3, #0]
 80070de:	681a      	ldr	r2, [r3, #0]
 80070e0:	697b      	ldr	r3, [r7, #20]
 80070e2:	681b      	ldr	r3, [r3, #0]
 80070e4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80070e8:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80070ea:	697b      	ldr	r3, [r7, #20]
 80070ec:	681b      	ldr	r3, [r3, #0]
 80070ee:	685a      	ldr	r2, [r3, #4]
 80070f0:	697b      	ldr	r3, [r7, #20]
 80070f2:	681b      	ldr	r3, [r3, #0]
 80070f4:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80070f8:	605a      	str	r2, [r3, #4]
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80070fa:	697b      	ldr	r3, [r7, #20]
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	685a      	ldr	r2, [r3, #4]
 8007100:	697b      	ldr	r3, [r7, #20]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007108:	605a      	str	r2, [r3, #4]
    hi2c->XferCount = 0U;
 800710a:	697b      	ldr	r3, [r7, #20]
 800710c:	2200      	movs	r2, #0
 800710e:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8007110:	697b      	ldr	r3, [r7, #20]
 8007112:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007114:	2b00      	cmp	r3, #0
 8007116:	d003      	beq.n	8007120 <I2C_DMAXferCplt+0x164>
      HAL_I2C_ErrorCallback(hi2c);
 8007118:	6978      	ldr	r0, [r7, #20]
 800711a:	f7fe fc3b 	bl	8005994 <HAL_I2C_ErrorCallback>
}
 800711e:	e028      	b.n	8007172 <I2C_DMAXferCplt+0x1b6>
      hi2c->State = HAL_I2C_STATE_READY;
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	2220      	movs	r2, #32
 8007124:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8007128:	697b      	ldr	r3, [r7, #20]
 800712a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800712e:	b2db      	uxtb	r3, r3
 8007130:	2b40      	cmp	r3, #64	@ 0x40
 8007132:	d10a      	bne.n	800714a <I2C_DMAXferCplt+0x18e>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007134:	697b      	ldr	r3, [r7, #20]
 8007136:	2200      	movs	r2, #0
 8007138:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->PreviousState = I2C_STATE_NONE;
 800713c:	697b      	ldr	r3, [r7, #20]
 800713e:	2200      	movs	r2, #0
 8007140:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MemRxCpltCallback(hi2c);
 8007142:	6978      	ldr	r0, [r7, #20]
 8007144:	f7fe fc1c 	bl	8005980 <HAL_I2C_MemRxCpltCallback>
}
 8007148:	e013      	b.n	8007172 <I2C_DMAXferCplt+0x1b6>
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	2200      	movs	r2, #0
 800714e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	2b08      	cmp	r3, #8
 8007156:	d002      	beq.n	800715e <I2C_DMAXferCplt+0x1a2>
 8007158:	68fb      	ldr	r3, [r7, #12]
 800715a:	2b20      	cmp	r3, #32
 800715c:	d103      	bne.n	8007166 <I2C_DMAXferCplt+0x1aa>
          hi2c->PreviousState = I2C_STATE_NONE;
 800715e:	697b      	ldr	r3, [r7, #20]
 8007160:	2200      	movs	r2, #0
 8007162:	631a      	str	r2, [r3, #48]	@ 0x30
 8007164:	e002      	b.n	800716c <I2C_DMAXferCplt+0x1b0>
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8007166:	697b      	ldr	r3, [r7, #20]
 8007168:	2212      	movs	r2, #18
 800716a:	631a      	str	r2, [r3, #48]	@ 0x30
        HAL_I2C_MasterRxCpltCallback(hi2c);
 800716c:	6978      	ldr	r0, [r7, #20]
 800716e:	f7fb f9a3 	bl	80024b8 <HAL_I2C_MasterRxCpltCallback>
}
 8007172:	bf00      	nop
 8007174:	3718      	adds	r7, #24
 8007176:	46bd      	mov	sp, r7
 8007178:	bd80      	pop	{r7, pc}

0800717a <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 800717a:	b580      	push	{r7, lr}
 800717c:	b084      	sub	sp, #16
 800717e:	af00      	add	r7, sp, #0
 8007180:	6078      	str	r0, [r7, #4]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007186:	60fb      	str	r3, [r7, #12]

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800718c:	2b00      	cmp	r3, #0
 800718e:	d003      	beq.n	8007198 <I2C_DMAError+0x1e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007190:	68fb      	ldr	r3, [r7, #12]
 8007192:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007194:	2200      	movs	r2, #0
 8007196:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007198:	68fb      	ldr	r3, [r7, #12]
 800719a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800719c:	2b00      	cmp	r3, #0
 800719e:	d003      	beq.n	80071a8 <I2C_DMAError+0x2e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 80071a0:	68fb      	ldr	r3, [r7, #12]
 80071a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071a4:	2200      	movs	r2, #0
 80071a6:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Ignore DMA FIFO error */
  if (HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 80071a8:	6878      	ldr	r0, [r7, #4]
 80071aa:	f7fc ff05 	bl	8003fb8 <HAL_DMA_GetError>
 80071ae:	4603      	mov	r3, r0
 80071b0:	2b02      	cmp	r3, #2
 80071b2:	d01b      	beq.n	80071ec <I2C_DMAError+0x72>
  {
    /* Disable Acknowledge */
    hi2c->Instance->CR1 &= ~I2C_CR1_ACK;
 80071b4:	68fb      	ldr	r3, [r7, #12]
 80071b6:	681b      	ldr	r3, [r3, #0]
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	68fb      	ldr	r3, [r7, #12]
 80071bc:	681b      	ldr	r3, [r3, #0]
 80071be:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80071c2:	601a      	str	r2, [r3, #0]

    hi2c->XferCount = 0U;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2200      	movs	r2, #0
 80071c8:	855a      	strh	r2, [r3, #42]	@ 0x2a

    hi2c->State = HAL_I2C_STATE_READY;
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	2220      	movs	r2, #32
 80071ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80071d2:	68fb      	ldr	r3, [r7, #12]
 80071d4:	2200      	movs	r2, #0
 80071d6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80071da:	68fb      	ldr	r3, [r7, #12]
 80071dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80071de:	f043 0210 	orr.w	r2, r3, #16
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	641a      	str	r2, [r3, #64]	@ 0x40

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80071e6:	68f8      	ldr	r0, [r7, #12]
 80071e8:	f7fe fbd4 	bl	8005994 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80071ec:	bf00      	nop
 80071ee:	3710      	adds	r7, #16
 80071f0:	46bd      	mov	sp, r7
 80071f2:	bd80      	pop	{r7, pc}

080071f4 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 80071f4:	b580      	push	{r7, lr}
 80071f6:	b086      	sub	sp, #24
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80071fc:	2300      	movs	r3, #0
 80071fe:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007200:	687b      	ldr	r3, [r7, #4]
 8007202:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007204:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007206:	697b      	ldr	r3, [r7, #20]
 8007208:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800720c:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 800720e:	4b4b      	ldr	r3, [pc, #300]	@ (800733c <I2C_DMAAbort+0x148>)
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	08db      	lsrs	r3, r3, #3
 8007214:	4a4a      	ldr	r2, [pc, #296]	@ (8007340 <I2C_DMAAbort+0x14c>)
 8007216:	fba2 2303 	umull	r2, r3, r2, r3
 800721a:	0a1a      	lsrs	r2, r3, #8
 800721c:	4613      	mov	r3, r2
 800721e:	009b      	lsls	r3, r3, #2
 8007220:	4413      	add	r3, r2
 8007222:	00da      	lsls	r2, r3, #3
 8007224:	1ad3      	subs	r3, r2, r3
 8007226:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007228:	68fb      	ldr	r3, [r7, #12]
 800722a:	2b00      	cmp	r3, #0
 800722c:	d106      	bne.n	800723c <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800722e:	697b      	ldr	r3, [r7, #20]
 8007230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007232:	f043 0220 	orr.w	r2, r3, #32
 8007236:	697b      	ldr	r3, [r7, #20]
 8007238:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 800723a:	e00a      	b.n	8007252 <I2C_DMAAbort+0x5e>
    }
    count--;
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	3b01      	subs	r3, #1
 8007240:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007242:	697b      	ldr	r3, [r7, #20]
 8007244:	681b      	ldr	r3, [r3, #0]
 8007246:	681b      	ldr	r3, [r3, #0]
 8007248:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800724c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007250:	d0ea      	beq.n	8007228 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007252:	697b      	ldr	r3, [r7, #20]
 8007254:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007256:	2b00      	cmp	r3, #0
 8007258:	d003      	beq.n	8007262 <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 800725a:	697b      	ldr	r3, [r7, #20]
 800725c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800725e:	2200      	movs	r2, #0
 8007260:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007266:	2b00      	cmp	r3, #0
 8007268:	d003      	beq.n	8007272 <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 800726a:	697b      	ldr	r3, [r7, #20]
 800726c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800726e:	2200      	movs	r2, #0
 8007270:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007272:	697b      	ldr	r3, [r7, #20]
 8007274:	681b      	ldr	r3, [r3, #0]
 8007276:	681a      	ldr	r2, [r3, #0]
 8007278:	697b      	ldr	r3, [r7, #20]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007280:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007282:	697b      	ldr	r3, [r7, #20]
 8007284:	2200      	movs	r2, #0
 8007286:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800728c:	2b00      	cmp	r3, #0
 800728e:	d003      	beq.n	8007298 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007294:	2200      	movs	r2, #0
 8007296:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007298:	697b      	ldr	r3, [r7, #20]
 800729a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800729c:	2b00      	cmp	r3, #0
 800729e:	d003      	beq.n	80072a8 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 80072a0:	697b      	ldr	r3, [r7, #20]
 80072a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80072a4:	2200      	movs	r2, #0
 80072a6:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 80072a8:	697b      	ldr	r3, [r7, #20]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	681a      	ldr	r2, [r3, #0]
 80072ae:	697b      	ldr	r3, [r7, #20]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f022 0201 	bic.w	r2, r2, #1
 80072b6:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 80072b8:	697b      	ldr	r3, [r7, #20]
 80072ba:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072be:	b2db      	uxtb	r3, r3
 80072c0:	2b60      	cmp	r3, #96	@ 0x60
 80072c2:	d10e      	bne.n	80072e2 <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 80072c4:	697b      	ldr	r3, [r7, #20]
 80072c6:	2220      	movs	r2, #32
 80072c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80072cc:	697b      	ldr	r3, [r7, #20]
 80072ce:	2200      	movs	r2, #0
 80072d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 80072d4:	697b      	ldr	r3, [r7, #20]
 80072d6:	2200      	movs	r2, #0
 80072d8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 80072da:	6978      	ldr	r0, [r7, #20]
 80072dc:	f7fe fb64 	bl	80059a8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80072e0:	e027      	b.n	8007332 <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80072e2:	7cfb      	ldrb	r3, [r7, #19]
 80072e4:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80072e8:	2b28      	cmp	r3, #40	@ 0x28
 80072ea:	d117      	bne.n	800731c <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 80072ec:	697b      	ldr	r3, [r7, #20]
 80072ee:	681b      	ldr	r3, [r3, #0]
 80072f0:	681a      	ldr	r2, [r3, #0]
 80072f2:	697b      	ldr	r3, [r7, #20]
 80072f4:	681b      	ldr	r3, [r3, #0]
 80072f6:	f042 0201 	orr.w	r2, r2, #1
 80072fa:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80072fc:	697b      	ldr	r3, [r7, #20]
 80072fe:	681b      	ldr	r3, [r3, #0]
 8007300:	681a      	ldr	r2, [r3, #0]
 8007302:	697b      	ldr	r3, [r7, #20]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 800730a:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 800730c:	697b      	ldr	r3, [r7, #20]
 800730e:	2200      	movs	r2, #0
 8007310:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007312:	697b      	ldr	r3, [r7, #20]
 8007314:	2228      	movs	r2, #40	@ 0x28
 8007316:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 800731a:	e007      	b.n	800732c <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 800731c:	697b      	ldr	r3, [r7, #20]
 800731e:	2220      	movs	r2, #32
 8007320:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007324:	697b      	ldr	r3, [r7, #20]
 8007326:	2200      	movs	r2, #0
 8007328:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 800732c:	6978      	ldr	r0, [r7, #20]
 800732e:	f7fe fb31 	bl	8005994 <HAL_I2C_ErrorCallback>
}
 8007332:	bf00      	nop
 8007334:	3718      	adds	r7, #24
 8007336:	46bd      	mov	sp, r7
 8007338:	bd80      	pop	{r7, pc}
 800733a:	bf00      	nop
 800733c:	200000a4 	.word	0x200000a4
 8007340:	14f8b589 	.word	0x14f8b589

08007344 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007344:	b580      	push	{r7, lr}
 8007346:	b084      	sub	sp, #16
 8007348:	af00      	add	r7, sp, #0
 800734a:	60f8      	str	r0, [r7, #12]
 800734c:	60b9      	str	r1, [r7, #8]
 800734e:	603b      	str	r3, [r7, #0]
 8007350:	4613      	mov	r3, r2
 8007352:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007354:	e048      	b.n	80073e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007356:	683b      	ldr	r3, [r7, #0]
 8007358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800735c:	d044      	beq.n	80073e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800735e:	f7fc f9b9 	bl	80036d4 <HAL_GetTick>
 8007362:	4602      	mov	r2, r0
 8007364:	69bb      	ldr	r3, [r7, #24]
 8007366:	1ad3      	subs	r3, r2, r3
 8007368:	683a      	ldr	r2, [r7, #0]
 800736a:	429a      	cmp	r2, r3
 800736c:	d302      	bcc.n	8007374 <I2C_WaitOnFlagUntilTimeout+0x30>
 800736e:	683b      	ldr	r3, [r7, #0]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d139      	bne.n	80073e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007374:	68bb      	ldr	r3, [r7, #8]
 8007376:	0c1b      	lsrs	r3, r3, #16
 8007378:	b2db      	uxtb	r3, r3
 800737a:	2b01      	cmp	r3, #1
 800737c:	d10d      	bne.n	800739a <I2C_WaitOnFlagUntilTimeout+0x56>
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	681b      	ldr	r3, [r3, #0]
 8007382:	695b      	ldr	r3, [r3, #20]
 8007384:	43da      	mvns	r2, r3
 8007386:	68bb      	ldr	r3, [r7, #8]
 8007388:	4013      	ands	r3, r2
 800738a:	b29b      	uxth	r3, r3
 800738c:	2b00      	cmp	r3, #0
 800738e:	bf0c      	ite	eq
 8007390:	2301      	moveq	r3, #1
 8007392:	2300      	movne	r3, #0
 8007394:	b2db      	uxtb	r3, r3
 8007396:	461a      	mov	r2, r3
 8007398:	e00c      	b.n	80073b4 <I2C_WaitOnFlagUntilTimeout+0x70>
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	699b      	ldr	r3, [r3, #24]
 80073a0:	43da      	mvns	r2, r3
 80073a2:	68bb      	ldr	r3, [r7, #8]
 80073a4:	4013      	ands	r3, r2
 80073a6:	b29b      	uxth	r3, r3
 80073a8:	2b00      	cmp	r3, #0
 80073aa:	bf0c      	ite	eq
 80073ac:	2301      	moveq	r3, #1
 80073ae:	2300      	movne	r3, #0
 80073b0:	b2db      	uxtb	r3, r3
 80073b2:	461a      	mov	r2, r3
 80073b4:	79fb      	ldrb	r3, [r7, #7]
 80073b6:	429a      	cmp	r2, r3
 80073b8:	d116      	bne.n	80073e8 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80073ba:	68fb      	ldr	r3, [r7, #12]
 80073bc:	2200      	movs	r2, #0
 80073be:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80073c0:	68fb      	ldr	r3, [r7, #12]
 80073c2:	2220      	movs	r2, #32
 80073c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2200      	movs	r2, #0
 80073cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073d4:	f043 0220 	orr.w	r2, r3, #32
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80073dc:	68fb      	ldr	r3, [r7, #12]
 80073de:	2200      	movs	r2, #0
 80073e0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80073e4:	2301      	movs	r3, #1
 80073e6:	e023      	b.n	8007430 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80073e8:	68bb      	ldr	r3, [r7, #8]
 80073ea:	0c1b      	lsrs	r3, r3, #16
 80073ec:	b2db      	uxtb	r3, r3
 80073ee:	2b01      	cmp	r3, #1
 80073f0:	d10d      	bne.n	800740e <I2C_WaitOnFlagUntilTimeout+0xca>
 80073f2:	68fb      	ldr	r3, [r7, #12]
 80073f4:	681b      	ldr	r3, [r3, #0]
 80073f6:	695b      	ldr	r3, [r3, #20]
 80073f8:	43da      	mvns	r2, r3
 80073fa:	68bb      	ldr	r3, [r7, #8]
 80073fc:	4013      	ands	r3, r2
 80073fe:	b29b      	uxth	r3, r3
 8007400:	2b00      	cmp	r3, #0
 8007402:	bf0c      	ite	eq
 8007404:	2301      	moveq	r3, #1
 8007406:	2300      	movne	r3, #0
 8007408:	b2db      	uxtb	r3, r3
 800740a:	461a      	mov	r2, r3
 800740c:	e00c      	b.n	8007428 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800740e:	68fb      	ldr	r3, [r7, #12]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	699b      	ldr	r3, [r3, #24]
 8007414:	43da      	mvns	r2, r3
 8007416:	68bb      	ldr	r3, [r7, #8]
 8007418:	4013      	ands	r3, r2
 800741a:	b29b      	uxth	r3, r3
 800741c:	2b00      	cmp	r3, #0
 800741e:	bf0c      	ite	eq
 8007420:	2301      	moveq	r3, #1
 8007422:	2300      	movne	r3, #0
 8007424:	b2db      	uxtb	r3, r3
 8007426:	461a      	mov	r2, r3
 8007428:	79fb      	ldrb	r3, [r7, #7]
 800742a:	429a      	cmp	r2, r3
 800742c:	d093      	beq.n	8007356 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800742e:	2300      	movs	r3, #0
}
 8007430:	4618      	mov	r0, r3
 8007432:	3710      	adds	r7, #16
 8007434:	46bd      	mov	sp, r7
 8007436:	bd80      	pop	{r7, pc}

08007438 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007438:	b580      	push	{r7, lr}
 800743a:	b084      	sub	sp, #16
 800743c:	af00      	add	r7, sp, #0
 800743e:	60f8      	str	r0, [r7, #12]
 8007440:	60b9      	str	r1, [r7, #8]
 8007442:	607a      	str	r2, [r7, #4]
 8007444:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007446:	e071      	b.n	800752c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007448:	68fb      	ldr	r3, [r7, #12]
 800744a:	681b      	ldr	r3, [r3, #0]
 800744c:	695b      	ldr	r3, [r3, #20]
 800744e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007452:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007456:	d123      	bne.n	80074a0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007458:	68fb      	ldr	r3, [r7, #12]
 800745a:	681b      	ldr	r3, [r3, #0]
 800745c:	681a      	ldr	r2, [r3, #0]
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007466:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	681b      	ldr	r3, [r3, #0]
 800746c:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007470:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007472:	68fb      	ldr	r3, [r7, #12]
 8007474:	2200      	movs	r2, #0
 8007476:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	2220      	movs	r2, #32
 800747c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	2200      	movs	r2, #0
 8007484:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800748c:	f043 0204 	orr.w	r2, r3, #4
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2200      	movs	r2, #0
 8007498:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 800749c:	2301      	movs	r3, #1
 800749e:	e067      	b.n	8007570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80074a6:	d041      	beq.n	800752c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80074a8:	f7fc f914 	bl	80036d4 <HAL_GetTick>
 80074ac:	4602      	mov	r2, r0
 80074ae:	683b      	ldr	r3, [r7, #0]
 80074b0:	1ad3      	subs	r3, r2, r3
 80074b2:	687a      	ldr	r2, [r7, #4]
 80074b4:	429a      	cmp	r2, r3
 80074b6:	d302      	bcc.n	80074be <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80074b8:	687b      	ldr	r3, [r7, #4]
 80074ba:	2b00      	cmp	r3, #0
 80074bc:	d136      	bne.n	800752c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80074be:	68bb      	ldr	r3, [r7, #8]
 80074c0:	0c1b      	lsrs	r3, r3, #16
 80074c2:	b2db      	uxtb	r3, r3
 80074c4:	2b01      	cmp	r3, #1
 80074c6:	d10c      	bne.n	80074e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80074c8:	68fb      	ldr	r3, [r7, #12]
 80074ca:	681b      	ldr	r3, [r3, #0]
 80074cc:	695b      	ldr	r3, [r3, #20]
 80074ce:	43da      	mvns	r2, r3
 80074d0:	68bb      	ldr	r3, [r7, #8]
 80074d2:	4013      	ands	r3, r2
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	bf14      	ite	ne
 80074da:	2301      	movne	r3, #1
 80074dc:	2300      	moveq	r3, #0
 80074de:	b2db      	uxtb	r3, r3
 80074e0:	e00b      	b.n	80074fa <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	681b      	ldr	r3, [r3, #0]
 80074e6:	699b      	ldr	r3, [r3, #24]
 80074e8:	43da      	mvns	r2, r3
 80074ea:	68bb      	ldr	r3, [r7, #8]
 80074ec:	4013      	ands	r3, r2
 80074ee:	b29b      	uxth	r3, r3
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	bf14      	ite	ne
 80074f4:	2301      	movne	r3, #1
 80074f6:	2300      	moveq	r3, #0
 80074f8:	b2db      	uxtb	r3, r3
 80074fa:	2b00      	cmp	r3, #0
 80074fc:	d016      	beq.n	800752c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	2200      	movs	r2, #0
 8007502:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007504:	68fb      	ldr	r3, [r7, #12]
 8007506:	2220      	movs	r2, #32
 8007508:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	2200      	movs	r2, #0
 8007510:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007514:	68fb      	ldr	r3, [r7, #12]
 8007516:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007518:	f043 0220 	orr.w	r2, r3, #32
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007520:	68fb      	ldr	r3, [r7, #12]
 8007522:	2200      	movs	r2, #0
 8007524:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007528:	2301      	movs	r3, #1
 800752a:	e021      	b.n	8007570 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800752c:	68bb      	ldr	r3, [r7, #8]
 800752e:	0c1b      	lsrs	r3, r3, #16
 8007530:	b2db      	uxtb	r3, r3
 8007532:	2b01      	cmp	r3, #1
 8007534:	d10c      	bne.n	8007550 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	695b      	ldr	r3, [r3, #20]
 800753c:	43da      	mvns	r2, r3
 800753e:	68bb      	ldr	r3, [r7, #8]
 8007540:	4013      	ands	r3, r2
 8007542:	b29b      	uxth	r3, r3
 8007544:	2b00      	cmp	r3, #0
 8007546:	bf14      	ite	ne
 8007548:	2301      	movne	r3, #1
 800754a:	2300      	moveq	r3, #0
 800754c:	b2db      	uxtb	r3, r3
 800754e:	e00b      	b.n	8007568 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8007550:	68fb      	ldr	r3, [r7, #12]
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	699b      	ldr	r3, [r3, #24]
 8007556:	43da      	mvns	r2, r3
 8007558:	68bb      	ldr	r3, [r7, #8]
 800755a:	4013      	ands	r3, r2
 800755c:	b29b      	uxth	r3, r3
 800755e:	2b00      	cmp	r3, #0
 8007560:	bf14      	ite	ne
 8007562:	2301      	movne	r3, #1
 8007564:	2300      	moveq	r3, #0
 8007566:	b2db      	uxtb	r3, r3
 8007568:	2b00      	cmp	r3, #0
 800756a:	f47f af6d 	bne.w	8007448 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800756e:	2300      	movs	r3, #0
}
 8007570:	4618      	mov	r0, r3
 8007572:	3710      	adds	r7, #16
 8007574:	46bd      	mov	sp, r7
 8007576:	bd80      	pop	{r7, pc}

08007578 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b084      	sub	sp, #16
 800757c:	af00      	add	r7, sp, #0
 800757e:	60f8      	str	r0, [r7, #12]
 8007580:	60b9      	str	r1, [r7, #8]
 8007582:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007584:	e034      	b.n	80075f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007586:	68f8      	ldr	r0, [r7, #12]
 8007588:	f000 f915 	bl	80077b6 <I2C_IsAcknowledgeFailed>
 800758c:	4603      	mov	r3, r0
 800758e:	2b00      	cmp	r3, #0
 8007590:	d001      	beq.n	8007596 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007592:	2301      	movs	r3, #1
 8007594:	e034      	b.n	8007600 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800759c:	d028      	beq.n	80075f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800759e:	f7fc f899 	bl	80036d4 <HAL_GetTick>
 80075a2:	4602      	mov	r2, r0
 80075a4:	687b      	ldr	r3, [r7, #4]
 80075a6:	1ad3      	subs	r3, r2, r3
 80075a8:	68ba      	ldr	r2, [r7, #8]
 80075aa:	429a      	cmp	r2, r3
 80075ac:	d302      	bcc.n	80075b4 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80075ae:	68bb      	ldr	r3, [r7, #8]
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d11d      	bne.n	80075f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80075b4:	68fb      	ldr	r3, [r7, #12]
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	695b      	ldr	r3, [r3, #20]
 80075ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075be:	2b80      	cmp	r3, #128	@ 0x80
 80075c0:	d016      	beq.n	80075f0 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	2200      	movs	r2, #0
 80075c6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80075c8:	68fb      	ldr	r3, [r7, #12]
 80075ca:	2220      	movs	r2, #32
 80075cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80075d0:	68fb      	ldr	r3, [r7, #12]
 80075d2:	2200      	movs	r2, #0
 80075d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80075d8:	68fb      	ldr	r3, [r7, #12]
 80075da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80075dc:	f043 0220 	orr.w	r2, r3, #32
 80075e0:	68fb      	ldr	r3, [r7, #12]
 80075e2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	2200      	movs	r2, #0
 80075e8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80075ec:	2301      	movs	r3, #1
 80075ee:	e007      	b.n	8007600 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	695b      	ldr	r3, [r3, #20]
 80075f6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075fa:	2b80      	cmp	r3, #128	@ 0x80
 80075fc:	d1c3      	bne.n	8007586 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80075fe:	2300      	movs	r3, #0
}
 8007600:	4618      	mov	r0, r3
 8007602:	3710      	adds	r7, #16
 8007604:	46bd      	mov	sp, r7
 8007606:	bd80      	pop	{r7, pc}

08007608 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007608:	b580      	push	{r7, lr}
 800760a:	b084      	sub	sp, #16
 800760c:	af00      	add	r7, sp, #0
 800760e:	60f8      	str	r0, [r7, #12]
 8007610:	60b9      	str	r1, [r7, #8]
 8007612:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007614:	e034      	b.n	8007680 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8007616:	68f8      	ldr	r0, [r7, #12]
 8007618:	f000 f8cd 	bl	80077b6 <I2C_IsAcknowledgeFailed>
 800761c:	4603      	mov	r3, r0
 800761e:	2b00      	cmp	r3, #0
 8007620:	d001      	beq.n	8007626 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8007622:	2301      	movs	r3, #1
 8007624:	e034      	b.n	8007690 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007626:	68bb      	ldr	r3, [r7, #8]
 8007628:	f1b3 3fff 	cmp.w	r3, #4294967295
 800762c:	d028      	beq.n	8007680 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800762e:	f7fc f851 	bl	80036d4 <HAL_GetTick>
 8007632:	4602      	mov	r2, r0
 8007634:	687b      	ldr	r3, [r7, #4]
 8007636:	1ad3      	subs	r3, r2, r3
 8007638:	68ba      	ldr	r2, [r7, #8]
 800763a:	429a      	cmp	r2, r3
 800763c:	d302      	bcc.n	8007644 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800763e:	68bb      	ldr	r3, [r7, #8]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d11d      	bne.n	8007680 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8007644:	68fb      	ldr	r3, [r7, #12]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	695b      	ldr	r3, [r3, #20]
 800764a:	f003 0304 	and.w	r3, r3, #4
 800764e:	2b04      	cmp	r3, #4
 8007650:	d016      	beq.n	8007680 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2200      	movs	r2, #0
 8007656:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007658:	68fb      	ldr	r3, [r7, #12]
 800765a:	2220      	movs	r2, #32
 800765c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	2200      	movs	r2, #0
 8007664:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800766c:	f043 0220 	orr.w	r2, r3, #32
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	2200      	movs	r2, #0
 8007678:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800767c:	2301      	movs	r3, #1
 800767e:	e007      	b.n	8007690 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8007680:	68fb      	ldr	r3, [r7, #12]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	695b      	ldr	r3, [r3, #20]
 8007686:	f003 0304 	and.w	r3, r3, #4
 800768a:	2b04      	cmp	r3, #4
 800768c:	d1c3      	bne.n	8007616 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800768e:	2300      	movs	r3, #0
}
 8007690:	4618      	mov	r0, r3
 8007692:	3710      	adds	r7, #16
 8007694:	46bd      	mov	sp, r7
 8007696:	bd80      	pop	{r7, pc}

08007698 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8007698:	b480      	push	{r7}
 800769a:	b085      	sub	sp, #20
 800769c:	af00      	add	r7, sp, #0
 800769e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 80076a0:	2300      	movs	r3, #0
 80076a2:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 80076a4:	4b13      	ldr	r3, [pc, #76]	@ (80076f4 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 80076a6:	681b      	ldr	r3, [r3, #0]
 80076a8:	08db      	lsrs	r3, r3, #3
 80076aa:	4a13      	ldr	r2, [pc, #76]	@ (80076f8 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 80076ac:	fba2 2303 	umull	r2, r3, r2, r3
 80076b0:	0a1a      	lsrs	r2, r3, #8
 80076b2:	4613      	mov	r3, r2
 80076b4:	009b      	lsls	r3, r3, #2
 80076b6:	4413      	add	r3, r2
 80076b8:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	3b01      	subs	r3, #1
 80076be:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 80076c0:	68fb      	ldr	r3, [r7, #12]
 80076c2:	2b00      	cmp	r3, #0
 80076c4:	d107      	bne.n	80076d6 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80076ca:	f043 0220 	orr.w	r2, r3, #32
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80076d2:	2301      	movs	r3, #1
 80076d4:	e008      	b.n	80076e8 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	681b      	ldr	r3, [r3, #0]
 80076dc:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80076e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80076e4:	d0e9      	beq.n	80076ba <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80076e6:	2300      	movs	r3, #0
}
 80076e8:	4618      	mov	r0, r3
 80076ea:	3714      	adds	r7, #20
 80076ec:	46bd      	mov	sp, r7
 80076ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076f2:	4770      	bx	lr
 80076f4:	200000a4 	.word	0x200000a4
 80076f8:	14f8b589 	.word	0x14f8b589

080076fc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80076fc:	b580      	push	{r7, lr}
 80076fe:	b084      	sub	sp, #16
 8007700:	af00      	add	r7, sp, #0
 8007702:	60f8      	str	r0, [r7, #12]
 8007704:	60b9      	str	r1, [r7, #8]
 8007706:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8007708:	e049      	b.n	800779e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	695b      	ldr	r3, [r3, #20]
 8007710:	f003 0310 	and.w	r3, r3, #16
 8007714:	2b10      	cmp	r3, #16
 8007716:	d119      	bne.n	800774c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007718:	68fb      	ldr	r3, [r7, #12]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	f06f 0210 	mvn.w	r2, #16
 8007720:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	2200      	movs	r2, #0
 8007726:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	2220      	movs	r2, #32
 800772c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	2200      	movs	r2, #0
 8007734:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800773c:	68fb      	ldr	r3, [r7, #12]
 800773e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007740:	68fb      	ldr	r3, [r7, #12]
 8007742:	2200      	movs	r2, #0
 8007744:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007748:	2301      	movs	r3, #1
 800774a:	e030      	b.n	80077ae <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800774c:	f7fb ffc2 	bl	80036d4 <HAL_GetTick>
 8007750:	4602      	mov	r2, r0
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	1ad3      	subs	r3, r2, r3
 8007756:	68ba      	ldr	r2, [r7, #8]
 8007758:	429a      	cmp	r2, r3
 800775a:	d302      	bcc.n	8007762 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 800775c:	68bb      	ldr	r3, [r7, #8]
 800775e:	2b00      	cmp	r3, #0
 8007760:	d11d      	bne.n	800779e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	695b      	ldr	r3, [r3, #20]
 8007768:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800776c:	2b40      	cmp	r3, #64	@ 0x40
 800776e:	d016      	beq.n	800779e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8007770:	68fb      	ldr	r3, [r7, #12]
 8007772:	2200      	movs	r2, #0
 8007774:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	2220      	movs	r2, #32
 800777a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2200      	movs	r2, #0
 8007782:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800778a:	f043 0220 	orr.w	r2, r3, #32
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007792:	68fb      	ldr	r3, [r7, #12]
 8007794:	2200      	movs	r2, #0
 8007796:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 800779a:	2301      	movs	r3, #1
 800779c:	e007      	b.n	80077ae <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800779e:	68fb      	ldr	r3, [r7, #12]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	695b      	ldr	r3, [r3, #20]
 80077a4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077a8:	2b40      	cmp	r3, #64	@ 0x40
 80077aa:	d1ae      	bne.n	800770a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80077ac:	2300      	movs	r3, #0
}
 80077ae:	4618      	mov	r0, r3
 80077b0:	3710      	adds	r7, #16
 80077b2:	46bd      	mov	sp, r7
 80077b4:	bd80      	pop	{r7, pc}

080077b6 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80077b6:	b480      	push	{r7}
 80077b8:	b083      	sub	sp, #12
 80077ba:	af00      	add	r7, sp, #0
 80077bc:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	695b      	ldr	r3, [r3, #20]
 80077c4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80077c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80077cc:	d11b      	bne.n	8007806 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	681b      	ldr	r3, [r3, #0]
 80077d2:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80077d6:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80077d8:	687b      	ldr	r3, [r7, #4]
 80077da:	2200      	movs	r2, #0
 80077dc:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	2220      	movs	r2, #32
 80077e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2200      	movs	r2, #0
 80077ea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077f2:	f043 0204 	orr.w	r2, r3, #4
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077fa:	687b      	ldr	r3, [r7, #4]
 80077fc:	2200      	movs	r2, #0
 80077fe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8007802:	2301      	movs	r3, #1
 8007804:	e000      	b.n	8007808 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8007806:	2300      	movs	r3, #0
}
 8007808:	4618      	mov	r0, r3
 800780a:	370c      	adds	r7, #12
 800780c:	46bd      	mov	sp, r7
 800780e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007812:	4770      	bx	lr

08007814 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8007814:	b480      	push	{r7}
 8007816:	b083      	sub	sp, #12
 8007818:	af00      	add	r7, sp, #0
 800781a:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 800781c:	687b      	ldr	r3, [r7, #4]
 800781e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007820:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8007824:	d103      	bne.n	800782e <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	2201      	movs	r2, #1
 800782a:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 800782c:	e007      	b.n	800783e <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007832:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8007836:	d102      	bne.n	800783e <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2208      	movs	r2, #8
 800783c:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800783e:	bf00      	nop
 8007840:	370c      	adds	r7, #12
 8007842:	46bd      	mov	sp, r7
 8007844:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007848:	4770      	bx	lr
	...

0800784c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800784c:	b580      	push	{r7, lr}
 800784e:	b086      	sub	sp, #24
 8007850:	af00      	add	r7, sp, #0
 8007852:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d101      	bne.n	800785e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800785a:	2301      	movs	r3, #1
 800785c:	e267      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f003 0301 	and.w	r3, r3, #1
 8007866:	2b00      	cmp	r3, #0
 8007868:	d075      	beq.n	8007956 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800786a:	4b88      	ldr	r3, [pc, #544]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 800786c:	689b      	ldr	r3, [r3, #8]
 800786e:	f003 030c 	and.w	r3, r3, #12
 8007872:	2b04      	cmp	r3, #4
 8007874:	d00c      	beq.n	8007890 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007876:	4b85      	ldr	r3, [pc, #532]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 8007878:	689b      	ldr	r3, [r3, #8]
 800787a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800787e:	2b08      	cmp	r3, #8
 8007880:	d112      	bne.n	80078a8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8007882:	4b82      	ldr	r3, [pc, #520]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 8007884:	685b      	ldr	r3, [r3, #4]
 8007886:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800788a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800788e:	d10b      	bne.n	80078a8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007890:	4b7e      	ldr	r3, [pc, #504]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007898:	2b00      	cmp	r3, #0
 800789a:	d05b      	beq.n	8007954 <HAL_RCC_OscConfig+0x108>
 800789c:	687b      	ldr	r3, [r7, #4]
 800789e:	685b      	ldr	r3, [r3, #4]
 80078a0:	2b00      	cmp	r3, #0
 80078a2:	d157      	bne.n	8007954 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80078a4:	2301      	movs	r3, #1
 80078a6:	e242      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	685b      	ldr	r3, [r3, #4]
 80078ac:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80078b0:	d106      	bne.n	80078c0 <HAL_RCC_OscConfig+0x74>
 80078b2:	4b76      	ldr	r3, [pc, #472]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	4a75      	ldr	r2, [pc, #468]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80078b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078bc:	6013      	str	r3, [r2, #0]
 80078be:	e01d      	b.n	80078fc <HAL_RCC_OscConfig+0xb0>
 80078c0:	687b      	ldr	r3, [r7, #4]
 80078c2:	685b      	ldr	r3, [r3, #4]
 80078c4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80078c8:	d10c      	bne.n	80078e4 <HAL_RCC_OscConfig+0x98>
 80078ca:	4b70      	ldr	r3, [pc, #448]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	4a6f      	ldr	r2, [pc, #444]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80078d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80078d4:	6013      	str	r3, [r2, #0]
 80078d6:	4b6d      	ldr	r3, [pc, #436]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	4a6c      	ldr	r2, [pc, #432]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80078dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80078e0:	6013      	str	r3, [r2, #0]
 80078e2:	e00b      	b.n	80078fc <HAL_RCC_OscConfig+0xb0>
 80078e4:	4b69      	ldr	r3, [pc, #420]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80078e6:	681b      	ldr	r3, [r3, #0]
 80078e8:	4a68      	ldr	r2, [pc, #416]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80078ea:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80078ee:	6013      	str	r3, [r2, #0]
 80078f0:	4b66      	ldr	r3, [pc, #408]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80078f2:	681b      	ldr	r3, [r3, #0]
 80078f4:	4a65      	ldr	r2, [pc, #404]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80078f6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80078fa:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	685b      	ldr	r3, [r3, #4]
 8007900:	2b00      	cmp	r3, #0
 8007902:	d013      	beq.n	800792c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007904:	f7fb fee6 	bl	80036d4 <HAL_GetTick>
 8007908:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800790a:	e008      	b.n	800791e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800790c:	f7fb fee2 	bl	80036d4 <HAL_GetTick>
 8007910:	4602      	mov	r2, r0
 8007912:	693b      	ldr	r3, [r7, #16]
 8007914:	1ad3      	subs	r3, r2, r3
 8007916:	2b64      	cmp	r3, #100	@ 0x64
 8007918:	d901      	bls.n	800791e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800791a:	2303      	movs	r3, #3
 800791c:	e207      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800791e:	4b5b      	ldr	r3, [pc, #364]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007926:	2b00      	cmp	r3, #0
 8007928:	d0f0      	beq.n	800790c <HAL_RCC_OscConfig+0xc0>
 800792a:	e014      	b.n	8007956 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800792c:	f7fb fed2 	bl	80036d4 <HAL_GetTick>
 8007930:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007932:	e008      	b.n	8007946 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007934:	f7fb fece 	bl	80036d4 <HAL_GetTick>
 8007938:	4602      	mov	r2, r0
 800793a:	693b      	ldr	r3, [r7, #16]
 800793c:	1ad3      	subs	r3, r2, r3
 800793e:	2b64      	cmp	r3, #100	@ 0x64
 8007940:	d901      	bls.n	8007946 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8007942:	2303      	movs	r3, #3
 8007944:	e1f3      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8007946:	4b51      	ldr	r3, [pc, #324]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800794e:	2b00      	cmp	r3, #0
 8007950:	d1f0      	bne.n	8007934 <HAL_RCC_OscConfig+0xe8>
 8007952:	e000      	b.n	8007956 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007954:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	681b      	ldr	r3, [r3, #0]
 800795a:	f003 0302 	and.w	r3, r3, #2
 800795e:	2b00      	cmp	r3, #0
 8007960:	d063      	beq.n	8007a2a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007962:	4b4a      	ldr	r3, [pc, #296]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 8007964:	689b      	ldr	r3, [r3, #8]
 8007966:	f003 030c 	and.w	r3, r3, #12
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00b      	beq.n	8007986 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800796e:	4b47      	ldr	r3, [pc, #284]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 8007970:	689b      	ldr	r3, [r3, #8]
 8007972:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8007976:	2b08      	cmp	r3, #8
 8007978:	d11c      	bne.n	80079b4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800797a:	4b44      	ldr	r3, [pc, #272]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 800797c:	685b      	ldr	r3, [r3, #4]
 800797e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007982:	2b00      	cmp	r3, #0
 8007984:	d116      	bne.n	80079b4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8007986:	4b41      	ldr	r3, [pc, #260]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f003 0302 	and.w	r3, r3, #2
 800798e:	2b00      	cmp	r3, #0
 8007990:	d005      	beq.n	800799e <HAL_RCC_OscConfig+0x152>
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	68db      	ldr	r3, [r3, #12]
 8007996:	2b01      	cmp	r3, #1
 8007998:	d001      	beq.n	800799e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800799a:	2301      	movs	r3, #1
 800799c:	e1c7      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800799e:	4b3b      	ldr	r3, [pc, #236]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	691b      	ldr	r3, [r3, #16]
 80079aa:	00db      	lsls	r3, r3, #3
 80079ac:	4937      	ldr	r1, [pc, #220]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80079ae:	4313      	orrs	r3, r2
 80079b0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80079b2:	e03a      	b.n	8007a2a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80079b4:	687b      	ldr	r3, [r7, #4]
 80079b6:	68db      	ldr	r3, [r3, #12]
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d020      	beq.n	80079fe <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80079bc:	4b34      	ldr	r3, [pc, #208]	@ (8007a90 <HAL_RCC_OscConfig+0x244>)
 80079be:	2201      	movs	r2, #1
 80079c0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80079c2:	f7fb fe87 	bl	80036d4 <HAL_GetTick>
 80079c6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079c8:	e008      	b.n	80079dc <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80079ca:	f7fb fe83 	bl	80036d4 <HAL_GetTick>
 80079ce:	4602      	mov	r2, r0
 80079d0:	693b      	ldr	r3, [r7, #16]
 80079d2:	1ad3      	subs	r3, r2, r3
 80079d4:	2b02      	cmp	r3, #2
 80079d6:	d901      	bls.n	80079dc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80079d8:	2303      	movs	r3, #3
 80079da:	e1a8      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80079dc:	4b2b      	ldr	r3, [pc, #172]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80079de:	681b      	ldr	r3, [r3, #0]
 80079e0:	f003 0302 	and.w	r3, r3, #2
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d0f0      	beq.n	80079ca <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80079e8:	4b28      	ldr	r3, [pc, #160]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80079ea:	681b      	ldr	r3, [r3, #0]
 80079ec:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80079f0:	687b      	ldr	r3, [r7, #4]
 80079f2:	691b      	ldr	r3, [r3, #16]
 80079f4:	00db      	lsls	r3, r3, #3
 80079f6:	4925      	ldr	r1, [pc, #148]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 80079f8:	4313      	orrs	r3, r2
 80079fa:	600b      	str	r3, [r1, #0]
 80079fc:	e015      	b.n	8007a2a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80079fe:	4b24      	ldr	r3, [pc, #144]	@ (8007a90 <HAL_RCC_OscConfig+0x244>)
 8007a00:	2200      	movs	r2, #0
 8007a02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8007a04:	f7fb fe66 	bl	80036d4 <HAL_GetTick>
 8007a08:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007a0a:	e008      	b.n	8007a1e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8007a0c:	f7fb fe62 	bl	80036d4 <HAL_GetTick>
 8007a10:	4602      	mov	r2, r0
 8007a12:	693b      	ldr	r3, [r7, #16]
 8007a14:	1ad3      	subs	r3, r2, r3
 8007a16:	2b02      	cmp	r3, #2
 8007a18:	d901      	bls.n	8007a1e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8007a1a:	2303      	movs	r3, #3
 8007a1c:	e187      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8007a1e:	4b1b      	ldr	r3, [pc, #108]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f003 0302 	and.w	r3, r3, #2
 8007a26:	2b00      	cmp	r3, #0
 8007a28:	d1f0      	bne.n	8007a0c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	f003 0308 	and.w	r3, r3, #8
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d036      	beq.n	8007aa4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8007a36:	687b      	ldr	r3, [r7, #4]
 8007a38:	695b      	ldr	r3, [r3, #20]
 8007a3a:	2b00      	cmp	r3, #0
 8007a3c:	d016      	beq.n	8007a6c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8007a3e:	4b15      	ldr	r3, [pc, #84]	@ (8007a94 <HAL_RCC_OscConfig+0x248>)
 8007a40:	2201      	movs	r2, #1
 8007a42:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007a44:	f7fb fe46 	bl	80036d4 <HAL_GetTick>
 8007a48:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007a4a:	e008      	b.n	8007a5e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a4c:	f7fb fe42 	bl	80036d4 <HAL_GetTick>
 8007a50:	4602      	mov	r2, r0
 8007a52:	693b      	ldr	r3, [r7, #16]
 8007a54:	1ad3      	subs	r3, r2, r3
 8007a56:	2b02      	cmp	r3, #2
 8007a58:	d901      	bls.n	8007a5e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8007a5a:	2303      	movs	r3, #3
 8007a5c:	e167      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8007a5e:	4b0b      	ldr	r3, [pc, #44]	@ (8007a8c <HAL_RCC_OscConfig+0x240>)
 8007a60:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a62:	f003 0302 	and.w	r3, r3, #2
 8007a66:	2b00      	cmp	r3, #0
 8007a68:	d0f0      	beq.n	8007a4c <HAL_RCC_OscConfig+0x200>
 8007a6a:	e01b      	b.n	8007aa4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8007a6c:	4b09      	ldr	r3, [pc, #36]	@ (8007a94 <HAL_RCC_OscConfig+0x248>)
 8007a6e:	2200      	movs	r2, #0
 8007a70:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007a72:	f7fb fe2f 	bl	80036d4 <HAL_GetTick>
 8007a76:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007a78:	e00e      	b.n	8007a98 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007a7a:	f7fb fe2b 	bl	80036d4 <HAL_GetTick>
 8007a7e:	4602      	mov	r2, r0
 8007a80:	693b      	ldr	r3, [r7, #16]
 8007a82:	1ad3      	subs	r3, r2, r3
 8007a84:	2b02      	cmp	r3, #2
 8007a86:	d907      	bls.n	8007a98 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8007a88:	2303      	movs	r3, #3
 8007a8a:	e150      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
 8007a8c:	40023800 	.word	0x40023800
 8007a90:	42470000 	.word	0x42470000
 8007a94:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8007a98:	4b88      	ldr	r3, [pc, #544]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007a9a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a9c:	f003 0302 	and.w	r3, r3, #2
 8007aa0:	2b00      	cmp	r3, #0
 8007aa2:	d1ea      	bne.n	8007a7a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8007aa4:	687b      	ldr	r3, [r7, #4]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	f003 0304 	and.w	r3, r3, #4
 8007aac:	2b00      	cmp	r3, #0
 8007aae:	f000 8097 	beq.w	8007be0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007ab6:	4b81      	ldr	r3, [pc, #516]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007abe:	2b00      	cmp	r3, #0
 8007ac0:	d10f      	bne.n	8007ae2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ac2:	2300      	movs	r3, #0
 8007ac4:	60bb      	str	r3, [r7, #8]
 8007ac6:	4b7d      	ldr	r3, [pc, #500]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007ac8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007aca:	4a7c      	ldr	r2, [pc, #496]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007acc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007ad0:	6413      	str	r3, [r2, #64]	@ 0x40
 8007ad2:	4b7a      	ldr	r3, [pc, #488]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007ad4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ad6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007ada:	60bb      	str	r3, [r7, #8]
 8007adc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8007ade:	2301      	movs	r3, #1
 8007ae0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007ae2:	4b77      	ldr	r3, [pc, #476]	@ (8007cc0 <HAL_RCC_OscConfig+0x474>)
 8007ae4:	681b      	ldr	r3, [r3, #0]
 8007ae6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007aea:	2b00      	cmp	r3, #0
 8007aec:	d118      	bne.n	8007b20 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8007aee:	4b74      	ldr	r3, [pc, #464]	@ (8007cc0 <HAL_RCC_OscConfig+0x474>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	4a73      	ldr	r2, [pc, #460]	@ (8007cc0 <HAL_RCC_OscConfig+0x474>)
 8007af4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007af8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8007afa:	f7fb fdeb 	bl	80036d4 <HAL_GetTick>
 8007afe:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b00:	e008      	b.n	8007b14 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b02:	f7fb fde7 	bl	80036d4 <HAL_GetTick>
 8007b06:	4602      	mov	r2, r0
 8007b08:	693b      	ldr	r3, [r7, #16]
 8007b0a:	1ad3      	subs	r3, r2, r3
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	d901      	bls.n	8007b14 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8007b10:	2303      	movs	r3, #3
 8007b12:	e10c      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8007b14:	4b6a      	ldr	r3, [pc, #424]	@ (8007cc0 <HAL_RCC_OscConfig+0x474>)
 8007b16:	681b      	ldr	r3, [r3, #0]
 8007b18:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b1c:	2b00      	cmp	r3, #0
 8007b1e:	d0f0      	beq.n	8007b02 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8007b20:	687b      	ldr	r3, [r7, #4]
 8007b22:	689b      	ldr	r3, [r3, #8]
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d106      	bne.n	8007b36 <HAL_RCC_OscConfig+0x2ea>
 8007b28:	4b64      	ldr	r3, [pc, #400]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007b2a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b2c:	4a63      	ldr	r2, [pc, #396]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007b2e:	f043 0301 	orr.w	r3, r3, #1
 8007b32:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b34:	e01c      	b.n	8007b70 <HAL_RCC_OscConfig+0x324>
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	689b      	ldr	r3, [r3, #8]
 8007b3a:	2b05      	cmp	r3, #5
 8007b3c:	d10c      	bne.n	8007b58 <HAL_RCC_OscConfig+0x30c>
 8007b3e:	4b5f      	ldr	r3, [pc, #380]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007b40:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b42:	4a5e      	ldr	r2, [pc, #376]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007b44:	f043 0304 	orr.w	r3, r3, #4
 8007b48:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b4a:	4b5c      	ldr	r3, [pc, #368]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007b4c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b4e:	4a5b      	ldr	r2, [pc, #364]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007b50:	f043 0301 	orr.w	r3, r3, #1
 8007b54:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b56:	e00b      	b.n	8007b70 <HAL_RCC_OscConfig+0x324>
 8007b58:	4b58      	ldr	r3, [pc, #352]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007b5a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b5c:	4a57      	ldr	r2, [pc, #348]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007b5e:	f023 0301 	bic.w	r3, r3, #1
 8007b62:	6713      	str	r3, [r2, #112]	@ 0x70
 8007b64:	4b55      	ldr	r3, [pc, #340]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007b66:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b68:	4a54      	ldr	r2, [pc, #336]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007b6a:	f023 0304 	bic.w	r3, r3, #4
 8007b6e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8007b70:	687b      	ldr	r3, [r7, #4]
 8007b72:	689b      	ldr	r3, [r3, #8]
 8007b74:	2b00      	cmp	r3, #0
 8007b76:	d015      	beq.n	8007ba4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8007b78:	f7fb fdac 	bl	80036d4 <HAL_GetTick>
 8007b7c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b7e:	e00a      	b.n	8007b96 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007b80:	f7fb fda8 	bl	80036d4 <HAL_GetTick>
 8007b84:	4602      	mov	r2, r0
 8007b86:	693b      	ldr	r3, [r7, #16]
 8007b88:	1ad3      	subs	r3, r2, r3
 8007b8a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007b8e:	4293      	cmp	r3, r2
 8007b90:	d901      	bls.n	8007b96 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8007b92:	2303      	movs	r3, #3
 8007b94:	e0cb      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8007b96:	4b49      	ldr	r3, [pc, #292]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007b98:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007b9a:	f003 0302 	and.w	r3, r3, #2
 8007b9e:	2b00      	cmp	r3, #0
 8007ba0:	d0ee      	beq.n	8007b80 <HAL_RCC_OscConfig+0x334>
 8007ba2:	e014      	b.n	8007bce <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8007ba4:	f7fb fd96 	bl	80036d4 <HAL_GetTick>
 8007ba8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007baa:	e00a      	b.n	8007bc2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007bac:	f7fb fd92 	bl	80036d4 <HAL_GetTick>
 8007bb0:	4602      	mov	r2, r0
 8007bb2:	693b      	ldr	r3, [r7, #16]
 8007bb4:	1ad3      	subs	r3, r2, r3
 8007bb6:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007bba:	4293      	cmp	r3, r2
 8007bbc:	d901      	bls.n	8007bc2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8007bbe:	2303      	movs	r3, #3
 8007bc0:	e0b5      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8007bc2:	4b3e      	ldr	r3, [pc, #248]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007bc4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8007bc6:	f003 0302 	and.w	r3, r3, #2
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d1ee      	bne.n	8007bac <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8007bce:	7dfb      	ldrb	r3, [r7, #23]
 8007bd0:	2b01      	cmp	r3, #1
 8007bd2:	d105      	bne.n	8007be0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007bd4:	4b39      	ldr	r3, [pc, #228]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007bd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bd8:	4a38      	ldr	r2, [pc, #224]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007bda:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007bde:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8007be0:	687b      	ldr	r3, [r7, #4]
 8007be2:	699b      	ldr	r3, [r3, #24]
 8007be4:	2b00      	cmp	r3, #0
 8007be6:	f000 80a1 	beq.w	8007d2c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8007bea:	4b34      	ldr	r3, [pc, #208]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007bec:	689b      	ldr	r3, [r3, #8]
 8007bee:	f003 030c 	and.w	r3, r3, #12
 8007bf2:	2b08      	cmp	r3, #8
 8007bf4:	d05c      	beq.n	8007cb0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	699b      	ldr	r3, [r3, #24]
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	d141      	bne.n	8007c82 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007bfe:	4b31      	ldr	r3, [pc, #196]	@ (8007cc4 <HAL_RCC_OscConfig+0x478>)
 8007c00:	2200      	movs	r2, #0
 8007c02:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c04:	f7fb fd66 	bl	80036d4 <HAL_GetTick>
 8007c08:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c0a:	e008      	b.n	8007c1e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c0c:	f7fb fd62 	bl	80036d4 <HAL_GetTick>
 8007c10:	4602      	mov	r2, r0
 8007c12:	693b      	ldr	r3, [r7, #16]
 8007c14:	1ad3      	subs	r3, r2, r3
 8007c16:	2b02      	cmp	r3, #2
 8007c18:	d901      	bls.n	8007c1e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8007c1a:	2303      	movs	r3, #3
 8007c1c:	e087      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c1e:	4b27      	ldr	r3, [pc, #156]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c26:	2b00      	cmp	r3, #0
 8007c28:	d1f0      	bne.n	8007c0c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8007c2a:	687b      	ldr	r3, [r7, #4]
 8007c2c:	69da      	ldr	r2, [r3, #28]
 8007c2e:	687b      	ldr	r3, [r7, #4]
 8007c30:	6a1b      	ldr	r3, [r3, #32]
 8007c32:	431a      	orrs	r2, r3
 8007c34:	687b      	ldr	r3, [r7, #4]
 8007c36:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007c38:	019b      	lsls	r3, r3, #6
 8007c3a:	431a      	orrs	r2, r3
 8007c3c:	687b      	ldr	r3, [r7, #4]
 8007c3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c40:	085b      	lsrs	r3, r3, #1
 8007c42:	3b01      	subs	r3, #1
 8007c44:	041b      	lsls	r3, r3, #16
 8007c46:	431a      	orrs	r2, r3
 8007c48:	687b      	ldr	r3, [r7, #4]
 8007c4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c4c:	061b      	lsls	r3, r3, #24
 8007c4e:	491b      	ldr	r1, [pc, #108]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007c50:	4313      	orrs	r3, r2
 8007c52:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8007c54:	4b1b      	ldr	r3, [pc, #108]	@ (8007cc4 <HAL_RCC_OscConfig+0x478>)
 8007c56:	2201      	movs	r2, #1
 8007c58:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c5a:	f7fb fd3b 	bl	80036d4 <HAL_GetTick>
 8007c5e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c60:	e008      	b.n	8007c74 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c62:	f7fb fd37 	bl	80036d4 <HAL_GetTick>
 8007c66:	4602      	mov	r2, r0
 8007c68:	693b      	ldr	r3, [r7, #16]
 8007c6a:	1ad3      	subs	r3, r2, r3
 8007c6c:	2b02      	cmp	r3, #2
 8007c6e:	d901      	bls.n	8007c74 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8007c70:	2303      	movs	r3, #3
 8007c72:	e05c      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007c74:	4b11      	ldr	r3, [pc, #68]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d0f0      	beq.n	8007c62 <HAL_RCC_OscConfig+0x416>
 8007c80:	e054      	b.n	8007d2c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8007c82:	4b10      	ldr	r3, [pc, #64]	@ (8007cc4 <HAL_RCC_OscConfig+0x478>)
 8007c84:	2200      	movs	r2, #0
 8007c86:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8007c88:	f7fb fd24 	bl	80036d4 <HAL_GetTick>
 8007c8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007c8e:	e008      	b.n	8007ca2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007c90:	f7fb fd20 	bl	80036d4 <HAL_GetTick>
 8007c94:	4602      	mov	r2, r0
 8007c96:	693b      	ldr	r3, [r7, #16]
 8007c98:	1ad3      	subs	r3, r2, r3
 8007c9a:	2b02      	cmp	r3, #2
 8007c9c:	d901      	bls.n	8007ca2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8007c9e:	2303      	movs	r3, #3
 8007ca0:	e045      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8007ca2:	4b06      	ldr	r3, [pc, #24]	@ (8007cbc <HAL_RCC_OscConfig+0x470>)
 8007ca4:	681b      	ldr	r3, [r3, #0]
 8007ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007caa:	2b00      	cmp	r3, #0
 8007cac:	d1f0      	bne.n	8007c90 <HAL_RCC_OscConfig+0x444>
 8007cae:	e03d      	b.n	8007d2c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	699b      	ldr	r3, [r3, #24]
 8007cb4:	2b01      	cmp	r3, #1
 8007cb6:	d107      	bne.n	8007cc8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8007cb8:	2301      	movs	r3, #1
 8007cba:	e038      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
 8007cbc:	40023800 	.word	0x40023800
 8007cc0:	40007000 	.word	0x40007000
 8007cc4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8007cc8:	4b1b      	ldr	r3, [pc, #108]	@ (8007d38 <HAL_RCC_OscConfig+0x4ec>)
 8007cca:	685b      	ldr	r3, [r3, #4]
 8007ccc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	699b      	ldr	r3, [r3, #24]
 8007cd2:	2b01      	cmp	r3, #1
 8007cd4:	d028      	beq.n	8007d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8007ce0:	429a      	cmp	r2, r3
 8007ce2:	d121      	bne.n	8007d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007ce4:	68fb      	ldr	r3, [r7, #12]
 8007ce6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8007cee:	429a      	cmp	r2, r3
 8007cf0:	d11a      	bne.n	8007d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007cf2:	68fa      	ldr	r2, [r7, #12]
 8007cf4:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8007cf8:	4013      	ands	r3, r2
 8007cfa:	687a      	ldr	r2, [r7, #4]
 8007cfc:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8007cfe:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8007d00:	4293      	cmp	r3, r2
 8007d02:	d111      	bne.n	8007d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8007d0a:	687b      	ldr	r3, [r7, #4]
 8007d0c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d0e:	085b      	lsrs	r3, r3, #1
 8007d10:	3b01      	subs	r3, #1
 8007d12:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8007d14:	429a      	cmp	r2, r3
 8007d16:	d107      	bne.n	8007d28 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8007d1e:	687b      	ldr	r3, [r7, #4]
 8007d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007d22:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8007d24:	429a      	cmp	r2, r3
 8007d26:	d001      	beq.n	8007d2c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8007d28:	2301      	movs	r3, #1
 8007d2a:	e000      	b.n	8007d2e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8007d2c:	2300      	movs	r3, #0
}
 8007d2e:	4618      	mov	r0, r3
 8007d30:	3718      	adds	r7, #24
 8007d32:	46bd      	mov	sp, r7
 8007d34:	bd80      	pop	{r7, pc}
 8007d36:	bf00      	nop
 8007d38:	40023800 	.word	0x40023800

08007d3c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b084      	sub	sp, #16
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	6078      	str	r0, [r7, #4]
 8007d44:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	2b00      	cmp	r3, #0
 8007d4a:	d101      	bne.n	8007d50 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8007d4c:	2301      	movs	r3, #1
 8007d4e:	e0cc      	b.n	8007eea <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007d50:	4b68      	ldr	r3, [pc, #416]	@ (8007ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8007d52:	681b      	ldr	r3, [r3, #0]
 8007d54:	f003 0307 	and.w	r3, r3, #7
 8007d58:	683a      	ldr	r2, [r7, #0]
 8007d5a:	429a      	cmp	r2, r3
 8007d5c:	d90c      	bls.n	8007d78 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007d5e:	4b65      	ldr	r3, [pc, #404]	@ (8007ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8007d60:	683a      	ldr	r2, [r7, #0]
 8007d62:	b2d2      	uxtb	r2, r2
 8007d64:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007d66:	4b63      	ldr	r3, [pc, #396]	@ (8007ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8007d68:	681b      	ldr	r3, [r3, #0]
 8007d6a:	f003 0307 	and.w	r3, r3, #7
 8007d6e:	683a      	ldr	r2, [r7, #0]
 8007d70:	429a      	cmp	r2, r3
 8007d72:	d001      	beq.n	8007d78 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8007d74:	2301      	movs	r3, #1
 8007d76:	e0b8      	b.n	8007eea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	681b      	ldr	r3, [r3, #0]
 8007d7c:	f003 0302 	and.w	r3, r3, #2
 8007d80:	2b00      	cmp	r3, #0
 8007d82:	d020      	beq.n	8007dc6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	f003 0304 	and.w	r3, r3, #4
 8007d8c:	2b00      	cmp	r3, #0
 8007d8e:	d005      	beq.n	8007d9c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007d90:	4b59      	ldr	r3, [pc, #356]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007d92:	689b      	ldr	r3, [r3, #8]
 8007d94:	4a58      	ldr	r2, [pc, #352]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007d96:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8007d9a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007d9c:	687b      	ldr	r3, [r7, #4]
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f003 0308 	and.w	r3, r3, #8
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d005      	beq.n	8007db4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8007da8:	4b53      	ldr	r3, [pc, #332]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	4a52      	ldr	r2, [pc, #328]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007dae:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8007db2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8007db4:	4b50      	ldr	r3, [pc, #320]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007db6:	689b      	ldr	r3, [r3, #8]
 8007db8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	689b      	ldr	r3, [r3, #8]
 8007dc0:	494d      	ldr	r1, [pc, #308]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007dc2:	4313      	orrs	r3, r2
 8007dc4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8007dc6:	687b      	ldr	r3, [r7, #4]
 8007dc8:	681b      	ldr	r3, [r3, #0]
 8007dca:	f003 0301 	and.w	r3, r3, #1
 8007dce:	2b00      	cmp	r3, #0
 8007dd0:	d044      	beq.n	8007e5c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	685b      	ldr	r3, [r3, #4]
 8007dd6:	2b01      	cmp	r3, #1
 8007dd8:	d107      	bne.n	8007dea <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8007dda:	4b47      	ldr	r3, [pc, #284]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007ddc:	681b      	ldr	r3, [r3, #0]
 8007dde:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007de2:	2b00      	cmp	r3, #0
 8007de4:	d119      	bne.n	8007e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007de6:	2301      	movs	r3, #1
 8007de8:	e07f      	b.n	8007eea <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	685b      	ldr	r3, [r3, #4]
 8007dee:	2b02      	cmp	r3, #2
 8007df0:	d003      	beq.n	8007dfa <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8007df6:	2b03      	cmp	r3, #3
 8007df8:	d107      	bne.n	8007e0a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8007dfa:	4b3f      	ldr	r3, [pc, #252]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007e02:	2b00      	cmp	r3, #0
 8007e04:	d109      	bne.n	8007e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e06:	2301      	movs	r3, #1
 8007e08:	e06f      	b.n	8007eea <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8007e0a:	4b3b      	ldr	r3, [pc, #236]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	f003 0302 	and.w	r3, r3, #2
 8007e12:	2b00      	cmp	r3, #0
 8007e14:	d101      	bne.n	8007e1a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8007e16:	2301      	movs	r3, #1
 8007e18:	e067      	b.n	8007eea <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8007e1a:	4b37      	ldr	r3, [pc, #220]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007e1c:	689b      	ldr	r3, [r3, #8]
 8007e1e:	f023 0203 	bic.w	r2, r3, #3
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	685b      	ldr	r3, [r3, #4]
 8007e26:	4934      	ldr	r1, [pc, #208]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007e28:	4313      	orrs	r3, r2
 8007e2a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8007e2c:	f7fb fc52 	bl	80036d4 <HAL_GetTick>
 8007e30:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e32:	e00a      	b.n	8007e4a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007e34:	f7fb fc4e 	bl	80036d4 <HAL_GetTick>
 8007e38:	4602      	mov	r2, r0
 8007e3a:	68fb      	ldr	r3, [r7, #12]
 8007e3c:	1ad3      	subs	r3, r2, r3
 8007e3e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8007e42:	4293      	cmp	r3, r2
 8007e44:	d901      	bls.n	8007e4a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8007e46:	2303      	movs	r3, #3
 8007e48:	e04f      	b.n	8007eea <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8007e4a:	4b2b      	ldr	r3, [pc, #172]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007e4c:	689b      	ldr	r3, [r3, #8]
 8007e4e:	f003 020c 	and.w	r2, r3, #12
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	009b      	lsls	r3, r3, #2
 8007e58:	429a      	cmp	r2, r3
 8007e5a:	d1eb      	bne.n	8007e34 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8007e5c:	4b25      	ldr	r3, [pc, #148]	@ (8007ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8007e5e:	681b      	ldr	r3, [r3, #0]
 8007e60:	f003 0307 	and.w	r3, r3, #7
 8007e64:	683a      	ldr	r2, [r7, #0]
 8007e66:	429a      	cmp	r2, r3
 8007e68:	d20c      	bcs.n	8007e84 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007e6a:	4b22      	ldr	r3, [pc, #136]	@ (8007ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8007e6c:	683a      	ldr	r2, [r7, #0]
 8007e6e:	b2d2      	uxtb	r2, r2
 8007e70:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007e72:	4b20      	ldr	r3, [pc, #128]	@ (8007ef4 <HAL_RCC_ClockConfig+0x1b8>)
 8007e74:	681b      	ldr	r3, [r3, #0]
 8007e76:	f003 0307 	and.w	r3, r3, #7
 8007e7a:	683a      	ldr	r2, [r7, #0]
 8007e7c:	429a      	cmp	r2, r3
 8007e7e:	d001      	beq.n	8007e84 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8007e80:	2301      	movs	r3, #1
 8007e82:	e032      	b.n	8007eea <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	f003 0304 	and.w	r3, r3, #4
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d008      	beq.n	8007ea2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007e90:	4b19      	ldr	r3, [pc, #100]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007e92:	689b      	ldr	r3, [r3, #8]
 8007e94:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8007e98:	687b      	ldr	r3, [r7, #4]
 8007e9a:	68db      	ldr	r3, [r3, #12]
 8007e9c:	4916      	ldr	r1, [pc, #88]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007e9e:	4313      	orrs	r3, r2
 8007ea0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f003 0308 	and.w	r3, r3, #8
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d009      	beq.n	8007ec2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8007eae:	4b12      	ldr	r3, [pc, #72]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007eb0:	689b      	ldr	r3, [r3, #8]
 8007eb2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	691b      	ldr	r3, [r3, #16]
 8007eba:	00db      	lsls	r3, r3, #3
 8007ebc:	490e      	ldr	r1, [pc, #56]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007ebe:	4313      	orrs	r3, r2
 8007ec0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8007ec2:	f000 f821 	bl	8007f08 <HAL_RCC_GetSysClockFreq>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	4b0b      	ldr	r3, [pc, #44]	@ (8007ef8 <HAL_RCC_ClockConfig+0x1bc>)
 8007eca:	689b      	ldr	r3, [r3, #8]
 8007ecc:	091b      	lsrs	r3, r3, #4
 8007ece:	f003 030f 	and.w	r3, r3, #15
 8007ed2:	490a      	ldr	r1, [pc, #40]	@ (8007efc <HAL_RCC_ClockConfig+0x1c0>)
 8007ed4:	5ccb      	ldrb	r3, [r1, r3]
 8007ed6:	fa22 f303 	lsr.w	r3, r2, r3
 8007eda:	4a09      	ldr	r2, [pc, #36]	@ (8007f00 <HAL_RCC_ClockConfig+0x1c4>)
 8007edc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8007ede:	4b09      	ldr	r3, [pc, #36]	@ (8007f04 <HAL_RCC_ClockConfig+0x1c8>)
 8007ee0:	681b      	ldr	r3, [r3, #0]
 8007ee2:	4618      	mov	r0, r3
 8007ee4:	f7fb fbb2 	bl	800364c <HAL_InitTick>

  return HAL_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3710      	adds	r7, #16
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}
 8007ef2:	bf00      	nop
 8007ef4:	40023c00 	.word	0x40023c00
 8007ef8:	40023800 	.word	0x40023800
 8007efc:	08011520 	.word	0x08011520
 8007f00:	200000a4 	.word	0x200000a4
 8007f04:	200000a8 	.word	0x200000a8

08007f08 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8007f08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007f0c:	b094      	sub	sp, #80	@ 0x50
 8007f0e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8007f10:	2300      	movs	r3, #0
 8007f12:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8007f14:	2300      	movs	r3, #0
 8007f16:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8007f18:	2300      	movs	r3, #0
 8007f1a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8007f1c:	2300      	movs	r3, #0
 8007f1e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8007f20:	4b79      	ldr	r3, [pc, #484]	@ (8008108 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f22:	689b      	ldr	r3, [r3, #8]
 8007f24:	f003 030c 	and.w	r3, r3, #12
 8007f28:	2b08      	cmp	r3, #8
 8007f2a:	d00d      	beq.n	8007f48 <HAL_RCC_GetSysClockFreq+0x40>
 8007f2c:	2b08      	cmp	r3, #8
 8007f2e:	f200 80e1 	bhi.w	80080f4 <HAL_RCC_GetSysClockFreq+0x1ec>
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d002      	beq.n	8007f3c <HAL_RCC_GetSysClockFreq+0x34>
 8007f36:	2b04      	cmp	r3, #4
 8007f38:	d003      	beq.n	8007f42 <HAL_RCC_GetSysClockFreq+0x3a>
 8007f3a:	e0db      	b.n	80080f4 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8007f3c:	4b73      	ldr	r3, [pc, #460]	@ (800810c <HAL_RCC_GetSysClockFreq+0x204>)
 8007f3e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007f40:	e0db      	b.n	80080fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8007f42:	4b73      	ldr	r3, [pc, #460]	@ (8008110 <HAL_RCC_GetSysClockFreq+0x208>)
 8007f44:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8007f46:	e0d8      	b.n	80080fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8007f48:	4b6f      	ldr	r3, [pc, #444]	@ (8008108 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f4a:	685b      	ldr	r3, [r3, #4]
 8007f4c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007f50:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8007f52:	4b6d      	ldr	r3, [pc, #436]	@ (8008108 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f54:	685b      	ldr	r3, [r3, #4]
 8007f56:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007f5a:	2b00      	cmp	r3, #0
 8007f5c:	d063      	beq.n	8008026 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8007f5e:	4b6a      	ldr	r3, [pc, #424]	@ (8008108 <HAL_RCC_GetSysClockFreq+0x200>)
 8007f60:	685b      	ldr	r3, [r3, #4]
 8007f62:	099b      	lsrs	r3, r3, #6
 8007f64:	2200      	movs	r2, #0
 8007f66:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007f68:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8007f6a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007f6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007f70:	633b      	str	r3, [r7, #48]	@ 0x30
 8007f72:	2300      	movs	r3, #0
 8007f74:	637b      	str	r3, [r7, #52]	@ 0x34
 8007f76:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8007f7a:	4622      	mov	r2, r4
 8007f7c:	462b      	mov	r3, r5
 8007f7e:	f04f 0000 	mov.w	r0, #0
 8007f82:	f04f 0100 	mov.w	r1, #0
 8007f86:	0159      	lsls	r1, r3, #5
 8007f88:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8007f8c:	0150      	lsls	r0, r2, #5
 8007f8e:	4602      	mov	r2, r0
 8007f90:	460b      	mov	r3, r1
 8007f92:	4621      	mov	r1, r4
 8007f94:	1a51      	subs	r1, r2, r1
 8007f96:	6139      	str	r1, [r7, #16]
 8007f98:	4629      	mov	r1, r5
 8007f9a:	eb63 0301 	sbc.w	r3, r3, r1
 8007f9e:	617b      	str	r3, [r7, #20]
 8007fa0:	f04f 0200 	mov.w	r2, #0
 8007fa4:	f04f 0300 	mov.w	r3, #0
 8007fa8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007fac:	4659      	mov	r1, fp
 8007fae:	018b      	lsls	r3, r1, #6
 8007fb0:	4651      	mov	r1, sl
 8007fb2:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8007fb6:	4651      	mov	r1, sl
 8007fb8:	018a      	lsls	r2, r1, #6
 8007fba:	4651      	mov	r1, sl
 8007fbc:	ebb2 0801 	subs.w	r8, r2, r1
 8007fc0:	4659      	mov	r1, fp
 8007fc2:	eb63 0901 	sbc.w	r9, r3, r1
 8007fc6:	f04f 0200 	mov.w	r2, #0
 8007fca:	f04f 0300 	mov.w	r3, #0
 8007fce:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007fd2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007fd6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007fda:	4690      	mov	r8, r2
 8007fdc:	4699      	mov	r9, r3
 8007fde:	4623      	mov	r3, r4
 8007fe0:	eb18 0303 	adds.w	r3, r8, r3
 8007fe4:	60bb      	str	r3, [r7, #8]
 8007fe6:	462b      	mov	r3, r5
 8007fe8:	eb49 0303 	adc.w	r3, r9, r3
 8007fec:	60fb      	str	r3, [r7, #12]
 8007fee:	f04f 0200 	mov.w	r2, #0
 8007ff2:	f04f 0300 	mov.w	r3, #0
 8007ff6:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8007ffa:	4629      	mov	r1, r5
 8007ffc:	024b      	lsls	r3, r1, #9
 8007ffe:	4621      	mov	r1, r4
 8008000:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8008004:	4621      	mov	r1, r4
 8008006:	024a      	lsls	r2, r1, #9
 8008008:	4610      	mov	r0, r2
 800800a:	4619      	mov	r1, r3
 800800c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800800e:	2200      	movs	r2, #0
 8008010:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008012:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008014:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008018:	f7f8 fe3e 	bl	8000c98 <__aeabi_uldivmod>
 800801c:	4602      	mov	r2, r0
 800801e:	460b      	mov	r3, r1
 8008020:	4613      	mov	r3, r2
 8008022:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008024:	e058      	b.n	80080d8 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008026:	4b38      	ldr	r3, [pc, #224]	@ (8008108 <HAL_RCC_GetSysClockFreq+0x200>)
 8008028:	685b      	ldr	r3, [r3, #4]
 800802a:	099b      	lsrs	r3, r3, #6
 800802c:	2200      	movs	r2, #0
 800802e:	4618      	mov	r0, r3
 8008030:	4611      	mov	r1, r2
 8008032:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8008036:	623b      	str	r3, [r7, #32]
 8008038:	2300      	movs	r3, #0
 800803a:	627b      	str	r3, [r7, #36]	@ 0x24
 800803c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8008040:	4642      	mov	r2, r8
 8008042:	464b      	mov	r3, r9
 8008044:	f04f 0000 	mov.w	r0, #0
 8008048:	f04f 0100 	mov.w	r1, #0
 800804c:	0159      	lsls	r1, r3, #5
 800804e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008052:	0150      	lsls	r0, r2, #5
 8008054:	4602      	mov	r2, r0
 8008056:	460b      	mov	r3, r1
 8008058:	4641      	mov	r1, r8
 800805a:	ebb2 0a01 	subs.w	sl, r2, r1
 800805e:	4649      	mov	r1, r9
 8008060:	eb63 0b01 	sbc.w	fp, r3, r1
 8008064:	f04f 0200 	mov.w	r2, #0
 8008068:	f04f 0300 	mov.w	r3, #0
 800806c:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8008070:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8008074:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8008078:	ebb2 040a 	subs.w	r4, r2, sl
 800807c:	eb63 050b 	sbc.w	r5, r3, fp
 8008080:	f04f 0200 	mov.w	r2, #0
 8008084:	f04f 0300 	mov.w	r3, #0
 8008088:	00eb      	lsls	r3, r5, #3
 800808a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800808e:	00e2      	lsls	r2, r4, #3
 8008090:	4614      	mov	r4, r2
 8008092:	461d      	mov	r5, r3
 8008094:	4643      	mov	r3, r8
 8008096:	18e3      	adds	r3, r4, r3
 8008098:	603b      	str	r3, [r7, #0]
 800809a:	464b      	mov	r3, r9
 800809c:	eb45 0303 	adc.w	r3, r5, r3
 80080a0:	607b      	str	r3, [r7, #4]
 80080a2:	f04f 0200 	mov.w	r2, #0
 80080a6:	f04f 0300 	mov.w	r3, #0
 80080aa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80080ae:	4629      	mov	r1, r5
 80080b0:	028b      	lsls	r3, r1, #10
 80080b2:	4621      	mov	r1, r4
 80080b4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80080b8:	4621      	mov	r1, r4
 80080ba:	028a      	lsls	r2, r1, #10
 80080bc:	4610      	mov	r0, r2
 80080be:	4619      	mov	r1, r3
 80080c0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80080c2:	2200      	movs	r2, #0
 80080c4:	61bb      	str	r3, [r7, #24]
 80080c6:	61fa      	str	r2, [r7, #28]
 80080c8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80080cc:	f7f8 fde4 	bl	8000c98 <__aeabi_uldivmod>
 80080d0:	4602      	mov	r2, r0
 80080d2:	460b      	mov	r3, r1
 80080d4:	4613      	mov	r3, r2
 80080d6:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80080d8:	4b0b      	ldr	r3, [pc, #44]	@ (8008108 <HAL_RCC_GetSysClockFreq+0x200>)
 80080da:	685b      	ldr	r3, [r3, #4]
 80080dc:	0c1b      	lsrs	r3, r3, #16
 80080de:	f003 0303 	and.w	r3, r3, #3
 80080e2:	3301      	adds	r3, #1
 80080e4:	005b      	lsls	r3, r3, #1
 80080e6:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80080e8:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80080ea:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80080ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80080f0:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80080f2:	e002      	b.n	80080fa <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80080f4:	4b05      	ldr	r3, [pc, #20]	@ (800810c <HAL_RCC_GetSysClockFreq+0x204>)
 80080f6:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80080f8:	bf00      	nop
    }
  }
  return sysclockfreq;
 80080fa:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 80080fc:	4618      	mov	r0, r3
 80080fe:	3750      	adds	r7, #80	@ 0x50
 8008100:	46bd      	mov	sp, r7
 8008102:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008106:	bf00      	nop
 8008108:	40023800 	.word	0x40023800
 800810c:	00f42400 	.word	0x00f42400
 8008110:	007a1200 	.word	0x007a1200

08008114 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008114:	b480      	push	{r7}
 8008116:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008118:	4b03      	ldr	r3, [pc, #12]	@ (8008128 <HAL_RCC_GetHCLKFreq+0x14>)
 800811a:	681b      	ldr	r3, [r3, #0]
}
 800811c:	4618      	mov	r0, r3
 800811e:	46bd      	mov	sp, r7
 8008120:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008124:	4770      	bx	lr
 8008126:	bf00      	nop
 8008128:	200000a4 	.word	0x200000a4

0800812c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800812c:	b580      	push	{r7, lr}
 800812e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008130:	f7ff fff0 	bl	8008114 <HAL_RCC_GetHCLKFreq>
 8008134:	4602      	mov	r2, r0
 8008136:	4b05      	ldr	r3, [pc, #20]	@ (800814c <HAL_RCC_GetPCLK1Freq+0x20>)
 8008138:	689b      	ldr	r3, [r3, #8]
 800813a:	0a9b      	lsrs	r3, r3, #10
 800813c:	f003 0307 	and.w	r3, r3, #7
 8008140:	4903      	ldr	r1, [pc, #12]	@ (8008150 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008142:	5ccb      	ldrb	r3, [r1, r3]
 8008144:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008148:	4618      	mov	r0, r3
 800814a:	bd80      	pop	{r7, pc}
 800814c:	40023800 	.word	0x40023800
 8008150:	08011530 	.word	0x08011530

08008154 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008154:	b580      	push	{r7, lr}
 8008156:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008158:	f7ff ffdc 	bl	8008114 <HAL_RCC_GetHCLKFreq>
 800815c:	4602      	mov	r2, r0
 800815e:	4b05      	ldr	r3, [pc, #20]	@ (8008174 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008160:	689b      	ldr	r3, [r3, #8]
 8008162:	0b5b      	lsrs	r3, r3, #13
 8008164:	f003 0307 	and.w	r3, r3, #7
 8008168:	4903      	ldr	r1, [pc, #12]	@ (8008178 <HAL_RCC_GetPCLK2Freq+0x24>)
 800816a:	5ccb      	ldrb	r3, [r1, r3]
 800816c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008170:	4618      	mov	r0, r3
 8008172:	bd80      	pop	{r7, pc}
 8008174:	40023800 	.word	0x40023800
 8008178:	08011530 	.word	0x08011530

0800817c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800817c:	b580      	push	{r7, lr}
 800817e:	b082      	sub	sp, #8
 8008180:	af00      	add	r7, sp, #0
 8008182:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	2b00      	cmp	r3, #0
 8008188:	d101      	bne.n	800818e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800818a:	2301      	movs	r3, #1
 800818c:	e07b      	b.n	8008286 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008192:	2b00      	cmp	r3, #0
 8008194:	d108      	bne.n	80081a8 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	685b      	ldr	r3, [r3, #4]
 800819a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800819e:	d009      	beq.n	80081b4 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	2200      	movs	r2, #0
 80081a4:	61da      	str	r2, [r3, #28]
 80081a6:	e005      	b.n	80081b4 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80081a8:	687b      	ldr	r3, [r7, #4]
 80081aa:	2200      	movs	r2, #0
 80081ac:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	2200      	movs	r2, #0
 80081b2:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80081b4:	687b      	ldr	r3, [r7, #4]
 80081b6:	2200      	movs	r2, #0
 80081b8:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80081c0:	b2db      	uxtb	r3, r3
 80081c2:	2b00      	cmp	r3, #0
 80081c4:	d106      	bne.n	80081d4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	2200      	movs	r2, #0
 80081ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80081ce:	6878      	ldr	r0, [r7, #4]
 80081d0:	f7fa fe0a 	bl	8002de8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	2202      	movs	r2, #2
 80081d8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	681a      	ldr	r2, [r3, #0]
 80081e2:	687b      	ldr	r3, [r7, #4]
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80081ea:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	685b      	ldr	r3, [r3, #4]
 80081f0:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	689b      	ldr	r3, [r3, #8]
 80081f8:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 80081fc:	431a      	orrs	r2, r3
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	68db      	ldr	r3, [r3, #12]
 8008202:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008206:	431a      	orrs	r2, r3
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	691b      	ldr	r3, [r3, #16]
 800820c:	f003 0302 	and.w	r3, r3, #2
 8008210:	431a      	orrs	r2, r3
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	695b      	ldr	r3, [r3, #20]
 8008216:	f003 0301 	and.w	r3, r3, #1
 800821a:	431a      	orrs	r2, r3
 800821c:	687b      	ldr	r3, [r7, #4]
 800821e:	699b      	ldr	r3, [r3, #24]
 8008220:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008224:	431a      	orrs	r2, r3
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	69db      	ldr	r3, [r3, #28]
 800822a:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800822e:	431a      	orrs	r2, r3
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6a1b      	ldr	r3, [r3, #32]
 8008234:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008238:	ea42 0103 	orr.w	r1, r2, r3
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008240:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8008244:	687b      	ldr	r3, [r7, #4]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	430a      	orrs	r2, r1
 800824a:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	699b      	ldr	r3, [r3, #24]
 8008250:	0c1b      	lsrs	r3, r3, #16
 8008252:	f003 0104 	and.w	r1, r3, #4
 8008256:	687b      	ldr	r3, [r7, #4]
 8008258:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800825a:	f003 0210 	and.w	r2, r3, #16
 800825e:	687b      	ldr	r3, [r7, #4]
 8008260:	681b      	ldr	r3, [r3, #0]
 8008262:	430a      	orrs	r2, r1
 8008264:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	681b      	ldr	r3, [r3, #0]
 800826a:	69da      	ldr	r2, [r3, #28]
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8008274:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	2200      	movs	r2, #0
 800827a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800827c:	687b      	ldr	r3, [r7, #4]
 800827e:	2201      	movs	r2, #1
 8008280:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8008284:	2300      	movs	r3, #0
}
 8008286:	4618      	mov	r0, r3
 8008288:	3708      	adds	r7, #8
 800828a:	46bd      	mov	sp, r7
 800828c:	bd80      	pop	{r7, pc}

0800828e <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800828e:	b580      	push	{r7, lr}
 8008290:	b088      	sub	sp, #32
 8008292:	af00      	add	r7, sp, #0
 8008294:	60f8      	str	r0, [r7, #12]
 8008296:	60b9      	str	r1, [r7, #8]
 8008298:	603b      	str	r3, [r7, #0]
 800829a:	4613      	mov	r3, r2
 800829c:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800829e:	f7fb fa19 	bl	80036d4 <HAL_GetTick>
 80082a2:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 80082a4:	88fb      	ldrh	r3, [r7, #6]
 80082a6:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 80082a8:	68fb      	ldr	r3, [r7, #12]
 80082aa:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80082ae:	b2db      	uxtb	r3, r3
 80082b0:	2b01      	cmp	r3, #1
 80082b2:	d001      	beq.n	80082b8 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 80082b4:	2302      	movs	r3, #2
 80082b6:	e12a      	b.n	800850e <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 80082b8:	68bb      	ldr	r3, [r7, #8]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d002      	beq.n	80082c4 <HAL_SPI_Transmit+0x36>
 80082be:	88fb      	ldrh	r3, [r7, #6]
 80082c0:	2b00      	cmp	r3, #0
 80082c2:	d101      	bne.n	80082c8 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 80082c4:	2301      	movs	r3, #1
 80082c6:	e122      	b.n	800850e <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80082ce:	2b01      	cmp	r3, #1
 80082d0:	d101      	bne.n	80082d6 <HAL_SPI_Transmit+0x48>
 80082d2:	2302      	movs	r3, #2
 80082d4:	e11b      	b.n	800850e <HAL_SPI_Transmit+0x280>
 80082d6:	68fb      	ldr	r3, [r7, #12]
 80082d8:	2201      	movs	r2, #1
 80082da:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80082de:	68fb      	ldr	r3, [r7, #12]
 80082e0:	2203      	movs	r2, #3
 80082e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	2200      	movs	r2, #0
 80082ea:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 80082ec:	68fb      	ldr	r3, [r7, #12]
 80082ee:	68ba      	ldr	r2, [r7, #8]
 80082f0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80082f2:	68fb      	ldr	r3, [r7, #12]
 80082f4:	88fa      	ldrh	r2, [r7, #6]
 80082f6:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80082f8:	68fb      	ldr	r3, [r7, #12]
 80082fa:	88fa      	ldrh	r2, [r7, #6]
 80082fc:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80082fe:	68fb      	ldr	r3, [r7, #12]
 8008300:	2200      	movs	r2, #0
 8008302:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8008304:	68fb      	ldr	r3, [r7, #12]
 8008306:	2200      	movs	r2, #0
 8008308:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2200      	movs	r2, #0
 800830e:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8008310:	68fb      	ldr	r3, [r7, #12]
 8008312:	2200      	movs	r2, #0
 8008314:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	2200      	movs	r2, #0
 800831a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800831c:	68fb      	ldr	r3, [r7, #12]
 800831e:	689b      	ldr	r3, [r3, #8]
 8008320:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008324:	d10f      	bne.n	8008346 <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008334:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	681b      	ldr	r3, [r3, #0]
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	68fb      	ldr	r3, [r7, #12]
 800833e:	681b      	ldr	r3, [r3, #0]
 8008340:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8008344:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008346:	68fb      	ldr	r3, [r7, #12]
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	681b      	ldr	r3, [r3, #0]
 800834c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008350:	2b40      	cmp	r3, #64	@ 0x40
 8008352:	d007      	beq.n	8008364 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	681b      	ldr	r3, [r3, #0]
 8008358:	681a      	ldr	r2, [r3, #0]
 800835a:	68fb      	ldr	r3, [r7, #12]
 800835c:	681b      	ldr	r3, [r3, #0]
 800835e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008362:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	68db      	ldr	r3, [r3, #12]
 8008368:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800836c:	d152      	bne.n	8008414 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	685b      	ldr	r3, [r3, #4]
 8008372:	2b00      	cmp	r3, #0
 8008374:	d002      	beq.n	800837c <HAL_SPI_Transmit+0xee>
 8008376:	8b7b      	ldrh	r3, [r7, #26]
 8008378:	2b01      	cmp	r3, #1
 800837a:	d145      	bne.n	8008408 <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800837c:	68fb      	ldr	r3, [r7, #12]
 800837e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008380:	881a      	ldrh	r2, [r3, #0]
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	681b      	ldr	r3, [r3, #0]
 8008386:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008388:	68fb      	ldr	r3, [r7, #12]
 800838a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800838c:	1c9a      	adds	r2, r3, #2
 800838e:	68fb      	ldr	r3, [r7, #12]
 8008390:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008392:	68fb      	ldr	r3, [r7, #12]
 8008394:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008396:	b29b      	uxth	r3, r3
 8008398:	3b01      	subs	r3, #1
 800839a:	b29a      	uxth	r2, r3
 800839c:	68fb      	ldr	r3, [r7, #12]
 800839e:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 80083a0:	e032      	b.n	8008408 <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 80083a2:	68fb      	ldr	r3, [r7, #12]
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	689b      	ldr	r3, [r3, #8]
 80083a8:	f003 0302 	and.w	r3, r3, #2
 80083ac:	2b02      	cmp	r3, #2
 80083ae:	d112      	bne.n	80083d6 <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80083b0:	68fb      	ldr	r3, [r7, #12]
 80083b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083b4:	881a      	ldrh	r2, [r3, #0]
 80083b6:	68fb      	ldr	r3, [r7, #12]
 80083b8:	681b      	ldr	r3, [r3, #0]
 80083ba:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80083bc:	68fb      	ldr	r3, [r7, #12]
 80083be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80083c0:	1c9a      	adds	r2, r3, #2
 80083c2:	68fb      	ldr	r3, [r7, #12]
 80083c4:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80083ca:	b29b      	uxth	r3, r3
 80083cc:	3b01      	subs	r3, #1
 80083ce:	b29a      	uxth	r2, r3
 80083d0:	68fb      	ldr	r3, [r7, #12]
 80083d2:	86da      	strh	r2, [r3, #54]	@ 0x36
 80083d4:	e018      	b.n	8008408 <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80083d6:	f7fb f97d 	bl	80036d4 <HAL_GetTick>
 80083da:	4602      	mov	r2, r0
 80083dc:	69fb      	ldr	r3, [r7, #28]
 80083de:	1ad3      	subs	r3, r2, r3
 80083e0:	683a      	ldr	r2, [r7, #0]
 80083e2:	429a      	cmp	r2, r3
 80083e4:	d803      	bhi.n	80083ee <HAL_SPI_Transmit+0x160>
 80083e6:	683b      	ldr	r3, [r7, #0]
 80083e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80083ec:	d102      	bne.n	80083f4 <HAL_SPI_Transmit+0x166>
 80083ee:	683b      	ldr	r3, [r7, #0]
 80083f0:	2b00      	cmp	r3, #0
 80083f2:	d109      	bne.n	8008408 <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80083f4:	68fb      	ldr	r3, [r7, #12]
 80083f6:	2201      	movs	r2, #1
 80083f8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80083fc:	68fb      	ldr	r3, [r7, #12]
 80083fe:	2200      	movs	r2, #0
 8008400:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8008404:	2303      	movs	r3, #3
 8008406:	e082      	b.n	800850e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8008408:	68fb      	ldr	r3, [r7, #12]
 800840a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800840c:	b29b      	uxth	r3, r3
 800840e:	2b00      	cmp	r3, #0
 8008410:	d1c7      	bne.n	80083a2 <HAL_SPI_Transmit+0x114>
 8008412:	e053      	b.n	80084bc <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008414:	68fb      	ldr	r3, [r7, #12]
 8008416:	685b      	ldr	r3, [r3, #4]
 8008418:	2b00      	cmp	r3, #0
 800841a:	d002      	beq.n	8008422 <HAL_SPI_Transmit+0x194>
 800841c:	8b7b      	ldrh	r3, [r7, #26]
 800841e:	2b01      	cmp	r3, #1
 8008420:	d147      	bne.n	80084b2 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008422:	68fb      	ldr	r3, [r7, #12]
 8008424:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008426:	68fb      	ldr	r3, [r7, #12]
 8008428:	681b      	ldr	r3, [r3, #0]
 800842a:	330c      	adds	r3, #12
 800842c:	7812      	ldrb	r2, [r2, #0]
 800842e:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008434:	1c5a      	adds	r2, r3, #1
 8008436:	68fb      	ldr	r3, [r7, #12]
 8008438:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800843a:	68fb      	ldr	r3, [r7, #12]
 800843c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800843e:	b29b      	uxth	r3, r3
 8008440:	3b01      	subs	r3, #1
 8008442:	b29a      	uxth	r2, r3
 8008444:	68fb      	ldr	r3, [r7, #12]
 8008446:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008448:	e033      	b.n	80084b2 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800844a:	68fb      	ldr	r3, [r7, #12]
 800844c:	681b      	ldr	r3, [r3, #0]
 800844e:	689b      	ldr	r3, [r3, #8]
 8008450:	f003 0302 	and.w	r3, r3, #2
 8008454:	2b02      	cmp	r3, #2
 8008456:	d113      	bne.n	8008480 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8008458:	68fb      	ldr	r3, [r7, #12]
 800845a:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800845c:	68fb      	ldr	r3, [r7, #12]
 800845e:	681b      	ldr	r3, [r3, #0]
 8008460:	330c      	adds	r3, #12
 8008462:	7812      	ldrb	r2, [r2, #0]
 8008464:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008466:	68fb      	ldr	r3, [r7, #12]
 8008468:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800846a:	1c5a      	adds	r2, r3, #1
 800846c:	68fb      	ldr	r3, [r7, #12]
 800846e:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008470:	68fb      	ldr	r3, [r7, #12]
 8008472:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008474:	b29b      	uxth	r3, r3
 8008476:	3b01      	subs	r3, #1
 8008478:	b29a      	uxth	r2, r3
 800847a:	68fb      	ldr	r3, [r7, #12]
 800847c:	86da      	strh	r2, [r3, #54]	@ 0x36
 800847e:	e018      	b.n	80084b2 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008480:	f7fb f928 	bl	80036d4 <HAL_GetTick>
 8008484:	4602      	mov	r2, r0
 8008486:	69fb      	ldr	r3, [r7, #28]
 8008488:	1ad3      	subs	r3, r2, r3
 800848a:	683a      	ldr	r2, [r7, #0]
 800848c:	429a      	cmp	r2, r3
 800848e:	d803      	bhi.n	8008498 <HAL_SPI_Transmit+0x20a>
 8008490:	683b      	ldr	r3, [r7, #0]
 8008492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008496:	d102      	bne.n	800849e <HAL_SPI_Transmit+0x210>
 8008498:	683b      	ldr	r3, [r7, #0]
 800849a:	2b00      	cmp	r3, #0
 800849c:	d109      	bne.n	80084b2 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	2201      	movs	r2, #1
 80084a2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80084a6:	68fb      	ldr	r3, [r7, #12]
 80084a8:	2200      	movs	r2, #0
 80084aa:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80084ae:	2303      	movs	r3, #3
 80084b0:	e02d      	b.n	800850e <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 80084b2:	68fb      	ldr	r3, [r7, #12]
 80084b4:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80084b6:	b29b      	uxth	r3, r3
 80084b8:	2b00      	cmp	r3, #0
 80084ba:	d1c6      	bne.n	800844a <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80084bc:	69fa      	ldr	r2, [r7, #28]
 80084be:	6839      	ldr	r1, [r7, #0]
 80084c0:	68f8      	ldr	r0, [r7, #12]
 80084c2:	f000 fdcf 	bl	8009064 <SPI_EndRxTxTransaction>
 80084c6:	4603      	mov	r3, r0
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d002      	beq.n	80084d2 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	2220      	movs	r2, #32
 80084d0:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	689b      	ldr	r3, [r3, #8]
 80084d6:	2b00      	cmp	r3, #0
 80084d8:	d10a      	bne.n	80084f0 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80084da:	2300      	movs	r3, #0
 80084dc:	617b      	str	r3, [r7, #20]
 80084de:	68fb      	ldr	r3, [r7, #12]
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	68db      	ldr	r3, [r3, #12]
 80084e4:	617b      	str	r3, [r7, #20]
 80084e6:	68fb      	ldr	r3, [r7, #12]
 80084e8:	681b      	ldr	r3, [r3, #0]
 80084ea:	689b      	ldr	r3, [r3, #8]
 80084ec:	617b      	str	r3, [r7, #20]
 80084ee:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 80084f0:	68fb      	ldr	r3, [r7, #12]
 80084f2:	2201      	movs	r2, #1
 80084f4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80084f8:	68fb      	ldr	r3, [r7, #12]
 80084fa:	2200      	movs	r2, #0
 80084fc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008504:	2b00      	cmp	r3, #0
 8008506:	d001      	beq.n	800850c <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8008508:	2301      	movs	r3, #1
 800850a:	e000      	b.n	800850e <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800850c:	2300      	movs	r3, #0
  }
}
 800850e:	4618      	mov	r0, r3
 8008510:	3720      	adds	r7, #32
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}

08008516 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8008516:	b580      	push	{r7, lr}
 8008518:	b08a      	sub	sp, #40	@ 0x28
 800851a:	af00      	add	r7, sp, #0
 800851c:	60f8      	str	r0, [r7, #12]
 800851e:	60b9      	str	r1, [r7, #8]
 8008520:	607a      	str	r2, [r7, #4]
 8008522:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8008524:	2301      	movs	r3, #1
 8008526:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008528:	f7fb f8d4 	bl	80036d4 <HAL_GetTick>
 800852c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800852e:	68fb      	ldr	r3, [r7, #12]
 8008530:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008534:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8008536:	68fb      	ldr	r3, [r7, #12]
 8008538:	685b      	ldr	r3, [r3, #4]
 800853a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800853c:	887b      	ldrh	r3, [r7, #2]
 800853e:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8008540:	7ffb      	ldrb	r3, [r7, #31]
 8008542:	2b01      	cmp	r3, #1
 8008544:	d00c      	beq.n	8008560 <HAL_SPI_TransmitReceive+0x4a>
 8008546:	69bb      	ldr	r3, [r7, #24]
 8008548:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800854c:	d106      	bne.n	800855c <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800854e:	68fb      	ldr	r3, [r7, #12]
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	2b00      	cmp	r3, #0
 8008554:	d102      	bne.n	800855c <HAL_SPI_TransmitReceive+0x46>
 8008556:	7ffb      	ldrb	r3, [r7, #31]
 8008558:	2b04      	cmp	r3, #4
 800855a:	d001      	beq.n	8008560 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800855c:	2302      	movs	r3, #2
 800855e:	e17f      	b.n	8008860 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8008560:	68bb      	ldr	r3, [r7, #8]
 8008562:	2b00      	cmp	r3, #0
 8008564:	d005      	beq.n	8008572 <HAL_SPI_TransmitReceive+0x5c>
 8008566:	687b      	ldr	r3, [r7, #4]
 8008568:	2b00      	cmp	r3, #0
 800856a:	d002      	beq.n	8008572 <HAL_SPI_TransmitReceive+0x5c>
 800856c:	887b      	ldrh	r3, [r7, #2]
 800856e:	2b00      	cmp	r3, #0
 8008570:	d101      	bne.n	8008576 <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8008572:	2301      	movs	r3, #1
 8008574:	e174      	b.n	8008860 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008576:	68fb      	ldr	r3, [r7, #12]
 8008578:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800857c:	2b01      	cmp	r3, #1
 800857e:	d101      	bne.n	8008584 <HAL_SPI_TransmitReceive+0x6e>
 8008580:	2302      	movs	r3, #2
 8008582:	e16d      	b.n	8008860 <HAL_SPI_TransmitReceive+0x34a>
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2201      	movs	r2, #1
 8008588:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800858c:	68fb      	ldr	r3, [r7, #12]
 800858e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008592:	b2db      	uxtb	r3, r3
 8008594:	2b04      	cmp	r3, #4
 8008596:	d003      	beq.n	80085a0 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8008598:	68fb      	ldr	r3, [r7, #12]
 800859a:	2205      	movs	r2, #5
 800859c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2200      	movs	r2, #0
 80085a4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	687a      	ldr	r2, [r7, #4]
 80085aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	887a      	ldrh	r2, [r7, #2]
 80085b0:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 80085b2:	68fb      	ldr	r3, [r7, #12]
 80085b4:	887a      	ldrh	r2, [r7, #2]
 80085b6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	68ba      	ldr	r2, [r7, #8]
 80085bc:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 80085be:	68fb      	ldr	r3, [r7, #12]
 80085c0:	887a      	ldrh	r2, [r7, #2]
 80085c2:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	887a      	ldrh	r2, [r7, #2]
 80085c8:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2200      	movs	r2, #0
 80085ce:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 80085d0:	68fb      	ldr	r3, [r7, #12]
 80085d2:	2200      	movs	r2, #0
 80085d4:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	681b      	ldr	r3, [r3, #0]
 80085dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80085e0:	2b40      	cmp	r3, #64	@ 0x40
 80085e2:	d007      	beq.n	80085f4 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80085e4:	68fb      	ldr	r3, [r7, #12]
 80085e6:	681b      	ldr	r3, [r3, #0]
 80085e8:	681a      	ldr	r2, [r3, #0]
 80085ea:	68fb      	ldr	r3, [r7, #12]
 80085ec:	681b      	ldr	r3, [r3, #0]
 80085ee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80085f2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80085f4:	68fb      	ldr	r3, [r7, #12]
 80085f6:	68db      	ldr	r3, [r3, #12]
 80085f8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80085fc:	d17e      	bne.n	80086fc <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80085fe:	68fb      	ldr	r3, [r7, #12]
 8008600:	685b      	ldr	r3, [r3, #4]
 8008602:	2b00      	cmp	r3, #0
 8008604:	d002      	beq.n	800860c <HAL_SPI_TransmitReceive+0xf6>
 8008606:	8afb      	ldrh	r3, [r7, #22]
 8008608:	2b01      	cmp	r3, #1
 800860a:	d16c      	bne.n	80086e6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008610:	881a      	ldrh	r2, [r3, #0]
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	681b      	ldr	r3, [r3, #0]
 8008616:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800861c:	1c9a      	adds	r2, r3, #2
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008622:	68fb      	ldr	r3, [r7, #12]
 8008624:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008626:	b29b      	uxth	r3, r3
 8008628:	3b01      	subs	r3, #1
 800862a:	b29a      	uxth	r2, r3
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008630:	e059      	b.n	80086e6 <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008632:	68fb      	ldr	r3, [r7, #12]
 8008634:	681b      	ldr	r3, [r3, #0]
 8008636:	689b      	ldr	r3, [r3, #8]
 8008638:	f003 0302 	and.w	r3, r3, #2
 800863c:	2b02      	cmp	r3, #2
 800863e:	d11b      	bne.n	8008678 <HAL_SPI_TransmitReceive+0x162>
 8008640:	68fb      	ldr	r3, [r7, #12]
 8008642:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008644:	b29b      	uxth	r3, r3
 8008646:	2b00      	cmp	r3, #0
 8008648:	d016      	beq.n	8008678 <HAL_SPI_TransmitReceive+0x162>
 800864a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800864c:	2b01      	cmp	r3, #1
 800864e:	d113      	bne.n	8008678 <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8008650:	68fb      	ldr	r3, [r7, #12]
 8008652:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008654:	881a      	ldrh	r2, [r3, #0]
 8008656:	68fb      	ldr	r3, [r7, #12]
 8008658:	681b      	ldr	r3, [r3, #0]
 800865a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008660:	1c9a      	adds	r2, r3, #2
 8008662:	68fb      	ldr	r3, [r7, #12]
 8008664:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008666:	68fb      	ldr	r3, [r7, #12]
 8008668:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800866a:	b29b      	uxth	r3, r3
 800866c:	3b01      	subs	r3, #1
 800866e:	b29a      	uxth	r2, r3
 8008670:	68fb      	ldr	r3, [r7, #12]
 8008672:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008674:	2300      	movs	r3, #0
 8008676:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8008678:	68fb      	ldr	r3, [r7, #12]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	689b      	ldr	r3, [r3, #8]
 800867e:	f003 0301 	and.w	r3, r3, #1
 8008682:	2b01      	cmp	r3, #1
 8008684:	d119      	bne.n	80086ba <HAL_SPI_TransmitReceive+0x1a4>
 8008686:	68fb      	ldr	r3, [r7, #12]
 8008688:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800868a:	b29b      	uxth	r3, r3
 800868c:	2b00      	cmp	r3, #0
 800868e:	d014      	beq.n	80086ba <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8008690:	68fb      	ldr	r3, [r7, #12]
 8008692:	681b      	ldr	r3, [r3, #0]
 8008694:	68da      	ldr	r2, [r3, #12]
 8008696:	68fb      	ldr	r3, [r7, #12]
 8008698:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800869a:	b292      	uxth	r2, r2
 800869c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800869e:	68fb      	ldr	r3, [r7, #12]
 80086a0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80086a2:	1c9a      	adds	r2, r3, #2
 80086a4:	68fb      	ldr	r3, [r7, #12]
 80086a6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80086a8:	68fb      	ldr	r3, [r7, #12]
 80086aa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086ac:	b29b      	uxth	r3, r3
 80086ae:	3b01      	subs	r3, #1
 80086b0:	b29a      	uxth	r2, r3
 80086b2:	68fb      	ldr	r3, [r7, #12]
 80086b4:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80086b6:	2301      	movs	r3, #1
 80086b8:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80086ba:	f7fb f80b 	bl	80036d4 <HAL_GetTick>
 80086be:	4602      	mov	r2, r0
 80086c0:	6a3b      	ldr	r3, [r7, #32]
 80086c2:	1ad3      	subs	r3, r2, r3
 80086c4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80086c6:	429a      	cmp	r2, r3
 80086c8:	d80d      	bhi.n	80086e6 <HAL_SPI_TransmitReceive+0x1d0>
 80086ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80086d0:	d009      	beq.n	80086e6 <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80086d2:	68fb      	ldr	r3, [r7, #12]
 80086d4:	2201      	movs	r2, #1
 80086d6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80086da:	68fb      	ldr	r3, [r7, #12]
 80086dc:	2200      	movs	r2, #0
 80086de:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80086e2:	2303      	movs	r3, #3
 80086e4:	e0bc      	b.n	8008860 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80086e6:	68fb      	ldr	r3, [r7, #12]
 80086e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80086ea:	b29b      	uxth	r3, r3
 80086ec:	2b00      	cmp	r3, #0
 80086ee:	d1a0      	bne.n	8008632 <HAL_SPI_TransmitReceive+0x11c>
 80086f0:	68fb      	ldr	r3, [r7, #12]
 80086f2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80086f4:	b29b      	uxth	r3, r3
 80086f6:	2b00      	cmp	r3, #0
 80086f8:	d19b      	bne.n	8008632 <HAL_SPI_TransmitReceive+0x11c>
 80086fa:	e082      	b.n	8008802 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80086fc:	68fb      	ldr	r3, [r7, #12]
 80086fe:	685b      	ldr	r3, [r3, #4]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d002      	beq.n	800870a <HAL_SPI_TransmitReceive+0x1f4>
 8008704:	8afb      	ldrh	r3, [r7, #22]
 8008706:	2b01      	cmp	r3, #1
 8008708:	d171      	bne.n	80087ee <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800870a:	68fb      	ldr	r3, [r7, #12]
 800870c:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800870e:	68fb      	ldr	r3, [r7, #12]
 8008710:	681b      	ldr	r3, [r3, #0]
 8008712:	330c      	adds	r3, #12
 8008714:	7812      	ldrb	r2, [r2, #0]
 8008716:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800871c:	1c5a      	adds	r2, r3, #1
 800871e:	68fb      	ldr	r3, [r7, #12]
 8008720:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008726:	b29b      	uxth	r3, r3
 8008728:	3b01      	subs	r3, #1
 800872a:	b29a      	uxth	r2, r3
 800872c:	68fb      	ldr	r3, [r7, #12]
 800872e:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8008730:	e05d      	b.n	80087ee <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8008732:	68fb      	ldr	r3, [r7, #12]
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	689b      	ldr	r3, [r3, #8]
 8008738:	f003 0302 	and.w	r3, r3, #2
 800873c:	2b02      	cmp	r3, #2
 800873e:	d11c      	bne.n	800877a <HAL_SPI_TransmitReceive+0x264>
 8008740:	68fb      	ldr	r3, [r7, #12]
 8008742:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8008744:	b29b      	uxth	r3, r3
 8008746:	2b00      	cmp	r3, #0
 8008748:	d017      	beq.n	800877a <HAL_SPI_TransmitReceive+0x264>
 800874a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800874c:	2b01      	cmp	r3, #1
 800874e:	d114      	bne.n	800877a <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8008750:	68fb      	ldr	r3, [r7, #12]
 8008752:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008754:	68fb      	ldr	r3, [r7, #12]
 8008756:	681b      	ldr	r3, [r3, #0]
 8008758:	330c      	adds	r3, #12
 800875a:	7812      	ldrb	r2, [r2, #0]
 800875c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008762:	1c5a      	adds	r2, r3, #1
 8008764:	68fb      	ldr	r3, [r7, #12]
 8008766:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8008768:	68fb      	ldr	r3, [r7, #12]
 800876a:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800876c:	b29b      	uxth	r3, r3
 800876e:	3b01      	subs	r3, #1
 8008770:	b29a      	uxth	r2, r3
 8008772:	68fb      	ldr	r3, [r7, #12]
 8008774:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8008776:	2300      	movs	r3, #0
 8008778:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800877a:	68fb      	ldr	r3, [r7, #12]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	689b      	ldr	r3, [r3, #8]
 8008780:	f003 0301 	and.w	r3, r3, #1
 8008784:	2b01      	cmp	r3, #1
 8008786:	d119      	bne.n	80087bc <HAL_SPI_TransmitReceive+0x2a6>
 8008788:	68fb      	ldr	r3, [r7, #12]
 800878a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800878c:	b29b      	uxth	r3, r3
 800878e:	2b00      	cmp	r3, #0
 8008790:	d014      	beq.n	80087bc <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8008792:	68fb      	ldr	r3, [r7, #12]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	68da      	ldr	r2, [r3, #12]
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800879c:	b2d2      	uxtb	r2, r2
 800879e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80087a0:	68fb      	ldr	r3, [r7, #12]
 80087a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80087a4:	1c5a      	adds	r2, r3, #1
 80087a6:	68fb      	ldr	r3, [r7, #12]
 80087a8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80087aa:	68fb      	ldr	r3, [r7, #12]
 80087ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087ae:	b29b      	uxth	r3, r3
 80087b0:	3b01      	subs	r3, #1
 80087b2:	b29a      	uxth	r2, r3
 80087b4:	68fb      	ldr	r3, [r7, #12]
 80087b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80087b8:	2301      	movs	r3, #1
 80087ba:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80087bc:	f7fa ff8a 	bl	80036d4 <HAL_GetTick>
 80087c0:	4602      	mov	r2, r0
 80087c2:	6a3b      	ldr	r3, [r7, #32]
 80087c4:	1ad3      	subs	r3, r2, r3
 80087c6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80087c8:	429a      	cmp	r2, r3
 80087ca:	d803      	bhi.n	80087d4 <HAL_SPI_TransmitReceive+0x2be>
 80087cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ce:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087d2:	d102      	bne.n	80087da <HAL_SPI_TransmitReceive+0x2c4>
 80087d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d109      	bne.n	80087ee <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80087da:	68fb      	ldr	r3, [r7, #12]
 80087dc:	2201      	movs	r2, #1
 80087de:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80087e2:	68fb      	ldr	r3, [r7, #12]
 80087e4:	2200      	movs	r2, #0
 80087e6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 80087ea:	2303      	movs	r3, #3
 80087ec:	e038      	b.n	8008860 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80087ee:	68fb      	ldr	r3, [r7, #12]
 80087f0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80087f2:	b29b      	uxth	r3, r3
 80087f4:	2b00      	cmp	r3, #0
 80087f6:	d19c      	bne.n	8008732 <HAL_SPI_TransmitReceive+0x21c>
 80087f8:	68fb      	ldr	r3, [r7, #12]
 80087fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80087fc:	b29b      	uxth	r3, r3
 80087fe:	2b00      	cmp	r3, #0
 8008800:	d197      	bne.n	8008732 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008802:	6a3a      	ldr	r2, [r7, #32]
 8008804:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8008806:	68f8      	ldr	r0, [r7, #12]
 8008808:	f000 fc2c 	bl	8009064 <SPI_EndRxTxTransaction>
 800880c:	4603      	mov	r3, r0
 800880e:	2b00      	cmp	r3, #0
 8008810:	d008      	beq.n	8008824 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008812:	68fb      	ldr	r3, [r7, #12]
 8008814:	2220      	movs	r2, #32
 8008816:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	2200      	movs	r2, #0
 800881c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8008820:	2301      	movs	r3, #1
 8008822:	e01d      	b.n	8008860 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008824:	68fb      	ldr	r3, [r7, #12]
 8008826:	689b      	ldr	r3, [r3, #8]
 8008828:	2b00      	cmp	r3, #0
 800882a:	d10a      	bne.n	8008842 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800882c:	2300      	movs	r3, #0
 800882e:	613b      	str	r3, [r7, #16]
 8008830:	68fb      	ldr	r3, [r7, #12]
 8008832:	681b      	ldr	r3, [r3, #0]
 8008834:	68db      	ldr	r3, [r3, #12]
 8008836:	613b      	str	r3, [r7, #16]
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	689b      	ldr	r3, [r3, #8]
 800883e:	613b      	str	r3, [r7, #16]
 8008840:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8008842:	68fb      	ldr	r3, [r7, #12]
 8008844:	2201      	movs	r2, #1
 8008846:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800884a:	68fb      	ldr	r3, [r7, #12]
 800884c:	2200      	movs	r2, #0
 800884e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008852:	68fb      	ldr	r3, [r7, #12]
 8008854:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008856:	2b00      	cmp	r3, #0
 8008858:	d001      	beq.n	800885e <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800885a:	2301      	movs	r3, #1
 800885c:	e000      	b.n	8008860 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 800885e:	2300      	movs	r3, #0
  }
}
 8008860:	4618      	mov	r0, r3
 8008862:	3728      	adds	r7, #40	@ 0x28
 8008864:	46bd      	mov	sp, r7
 8008866:	bd80      	pop	{r7, pc}

08008868 <HAL_SPI_TransmitReceive_DMA>:
  * @param  Size amount of data elements (u8 or u16) to be sent and received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                              uint16_t Size)
{
 8008868:	b580      	push	{r7, lr}
 800886a:	b086      	sub	sp, #24
 800886c:	af00      	add	r7, sp, #0
 800886e:	60f8      	str	r0, [r7, #12]
 8008870:	60b9      	str	r1, [r7, #8]
 8008872:	607a      	str	r2, [r7, #4]
 8008874:	807b      	strh	r3, [r7, #2]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8008876:	68fb      	ldr	r3, [r7, #12]
 8008878:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800887c:	75fb      	strb	r3, [r7, #23]
  tmp_mode            = hspi->Init.Mode;
 800887e:	68fb      	ldr	r3, [r7, #12]
 8008880:	685b      	ldr	r3, [r3, #4]
 8008882:	613b      	str	r3, [r7, #16]

  if (!((tmp_state == HAL_SPI_STATE_READY) ||
 8008884:	7dfb      	ldrb	r3, [r7, #23]
 8008886:	2b01      	cmp	r3, #1
 8008888:	d00c      	beq.n	80088a4 <HAL_SPI_TransmitReceive_DMA+0x3c>
 800888a:	693b      	ldr	r3, [r7, #16]
 800888c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008890:	d106      	bne.n	80088a0 <HAL_SPI_TransmitReceive_DMA+0x38>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	689b      	ldr	r3, [r3, #8]
 8008896:	2b00      	cmp	r3, #0
 8008898:	d102      	bne.n	80088a0 <HAL_SPI_TransmitReceive_DMA+0x38>
 800889a:	7dfb      	ldrb	r3, [r7, #23]
 800889c:	2b04      	cmp	r3, #4
 800889e:	d001      	beq.n	80088a4 <HAL_SPI_TransmitReceive_DMA+0x3c>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80088a0:	2302      	movs	r3, #2
 80088a2:	e0cf      	b.n	8008a44 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80088a4:	68bb      	ldr	r3, [r7, #8]
 80088a6:	2b00      	cmp	r3, #0
 80088a8:	d005      	beq.n	80088b6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	2b00      	cmp	r3, #0
 80088ae:	d002      	beq.n	80088b6 <HAL_SPI_TransmitReceive_DMA+0x4e>
 80088b0:	887b      	ldrh	r3, [r7, #2]
 80088b2:	2b00      	cmp	r3, #0
 80088b4:	d101      	bne.n	80088ba <HAL_SPI_TransmitReceive_DMA+0x52>
  {
    return HAL_ERROR;
 80088b6:	2301      	movs	r3, #1
 80088b8:	e0c4      	b.n	8008a44 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Process locked */
  __HAL_LOCK(hspi);
 80088ba:	68fb      	ldr	r3, [r7, #12]
 80088bc:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 80088c0:	2b01      	cmp	r3, #1
 80088c2:	d101      	bne.n	80088c8 <HAL_SPI_TransmitReceive_DMA+0x60>
 80088c4:	2302      	movs	r3, #2
 80088c6:	e0bd      	b.n	8008a44 <HAL_SPI_TransmitReceive_DMA+0x1dc>
 80088c8:	68fb      	ldr	r3, [r7, #12]
 80088ca:	2201      	movs	r2, #1
 80088cc:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80088d0:	68fb      	ldr	r3, [r7, #12]
 80088d2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80088d6:	b2db      	uxtb	r3, r3
 80088d8:	2b04      	cmp	r3, #4
 80088da:	d003      	beq.n	80088e4 <HAL_SPI_TransmitReceive_DMA+0x7c>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80088dc:	68fb      	ldr	r3, [r7, #12]
 80088de:	2205      	movs	r2, #5
 80088e0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	2200      	movs	r2, #0
 80088e8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	68ba      	ldr	r2, [r7, #8]
 80088ee:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	887a      	ldrh	r2, [r7, #2]
 80088f4:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	887a      	ldrh	r2, [r7, #2]
 80088fa:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80088fc:	68fb      	ldr	r3, [r7, #12]
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 8008902:	68fb      	ldr	r3, [r7, #12]
 8008904:	887a      	ldrh	r2, [r7, #2]
 8008906:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	887a      	ldrh	r2, [r7, #2]
 800890c:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	2200      	movs	r2, #0
 8008912:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8008914:	68fb      	ldr	r3, [r7, #12]
 8008916:	2200      	movs	r2, #0
 8008918:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if we are in Rx only or in Rx/Tx Mode and configure the DMA transfer complete callback */
  if (hspi->State == HAL_SPI_STATE_BUSY_RX)
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008920:	b2db      	uxtb	r3, r3
 8008922:	2b04      	cmp	r3, #4
 8008924:	d108      	bne.n	8008938 <HAL_SPI_TransmitReceive_DMA+0xd0>
  {
    /* Set the SPI Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfReceiveCplt;
 8008926:	68fb      	ldr	r3, [r7, #12]
 8008928:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800892a:	4a48      	ldr	r2, [pc, #288]	@ (8008a4c <HAL_SPI_TransmitReceive_DMA+0x1e4>)
 800892c:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMAReceiveCplt;
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008932:	4a47      	ldr	r2, [pc, #284]	@ (8008a50 <HAL_SPI_TransmitReceive_DMA+0x1e8>)
 8008934:	63da      	str	r2, [r3, #60]	@ 0x3c
 8008936:	e007      	b.n	8008948 <HAL_SPI_TransmitReceive_DMA+0xe0>
  }
  else
  {
    /* Set the SPI Tx/Rx DMA Half transfer complete callback */
    hspi->hdmarx->XferHalfCpltCallback = SPI_DMAHalfTransmitReceiveCplt;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800893c:	4a45      	ldr	r2, [pc, #276]	@ (8008a54 <HAL_SPI_TransmitReceive_DMA+0x1ec>)
 800893e:	641a      	str	r2, [r3, #64]	@ 0x40
    hspi->hdmarx->XferCpltCallback     = SPI_DMATransmitReceiveCplt;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008944:	4a44      	ldr	r2, [pc, #272]	@ (8008a58 <HAL_SPI_TransmitReceive_DMA+0x1f0>)
 8008946:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Set the DMA error callback */
  hspi->hdmarx->XferErrorCallback = SPI_DMAError;
 8008948:	68fb      	ldr	r3, [r7, #12]
 800894a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800894c:	4a43      	ldr	r2, [pc, #268]	@ (8008a5c <HAL_SPI_TransmitReceive_DMA+0x1f4>)
 800894e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmarx->XferAbortCallback = NULL;
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008954:	2200      	movs	r2, #0
 8008956:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Rx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8008958:	68fb      	ldr	r3, [r7, #12]
 800895a:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 800895c:	68fb      	ldr	r3, [r7, #12]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	330c      	adds	r3, #12
 8008962:	4619      	mov	r1, r3
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008968:	461a      	mov	r2, r3
                                 hspi->RxXferCount))
 800896a:	68fb      	ldr	r3, [r7, #12]
 800896c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800896e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmarx, (uint32_t)&hspi->Instance->DR, (uint32_t)hspi->pRxBuffPtr,
 8008970:	f7fb f8a0 	bl	8003ab4 <HAL_DMA_Start_IT>
 8008974:	4603      	mov	r3, r0
 8008976:	2b00      	cmp	r3, #0
 8008978:	d00b      	beq.n	8008992 <HAL_SPI_TransmitReceive_DMA+0x12a>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800897e:	f043 0210 	orr.w	r2, r3, #16
 8008982:	68fb      	ldr	r3, [r7, #12]
 8008984:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	2200      	movs	r2, #0
 800898a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800898e:	2301      	movs	r3, #1
 8008990:	e058      	b.n	8008a44 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Enable Rx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	685a      	ldr	r2, [r3, #4]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f042 0201 	orr.w	r2, r2, #1
 80089a0:	605a      	str	r2, [r3, #4]

  /* Set the SPI Tx DMA transfer complete callback as NULL because the communication closing
  is performed in DMA reception complete callback  */
  hspi->hdmatx->XferHalfCpltCallback = NULL;
 80089a2:	68fb      	ldr	r3, [r7, #12]
 80089a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089a6:	2200      	movs	r2, #0
 80089a8:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->hdmatx->XferCpltCallback     = NULL;
 80089aa:	68fb      	ldr	r3, [r7, #12]
 80089ac:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089ae:	2200      	movs	r2, #0
 80089b0:	63da      	str	r2, [r3, #60]	@ 0x3c
  hspi->hdmatx->XferErrorCallback    = NULL;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089b6:	2200      	movs	r2, #0
 80089b8:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->hdmatx->XferAbortCallback    = NULL;
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80089be:	2200      	movs	r2, #0
 80089c0:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel  */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80089c2:	68fb      	ldr	r3, [r7, #12]
 80089c4:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 80089c6:	68fb      	ldr	r3, [r7, #12]
 80089c8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80089ca:	4619      	mov	r1, r3
 80089cc:	68fb      	ldr	r3, [r7, #12]
 80089ce:	681b      	ldr	r3, [r3, #0]
 80089d0:	330c      	adds	r3, #12
 80089d2:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80089d8:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 80089da:	f7fb f86b 	bl	8003ab4 <HAL_DMA_Start_IT>
 80089de:	4603      	mov	r3, r0
 80089e0:	2b00      	cmp	r3, #0
 80089e2:	d00b      	beq.n	80089fc <HAL_SPI_TransmitReceive_DMA+0x194>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089e8:	f043 0210 	orr.w	r2, r3, #16
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 80089f0:	68fb      	ldr	r3, [r7, #12]
 80089f2:	2200      	movs	r2, #0
 80089f4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80089f8:	2301      	movs	r3, #1
 80089fa:	e023      	b.n	8008a44 <HAL_SPI_TransmitReceive_DMA+0x1dc>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80089fc:	68fb      	ldr	r3, [r7, #12]
 80089fe:	681b      	ldr	r3, [r3, #0]
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008a06:	2b40      	cmp	r3, #64	@ 0x40
 8008a08:	d007      	beq.n	8008a1a <HAL_SPI_TransmitReceive_DMA+0x1b2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	681b      	ldr	r3, [r3, #0]
 8008a0e:	681a      	ldr	r2, [r3, #0]
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	681b      	ldr	r3, [r3, #0]
 8008a14:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008a18:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008a1a:	68fb      	ldr	r3, [r7, #12]
 8008a1c:	2200      	movs	r2, #0
 8008a1e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 8008a22:	68fb      	ldr	r3, [r7, #12]
 8008a24:	681b      	ldr	r3, [r3, #0]
 8008a26:	685a      	ldr	r2, [r3, #4]
 8008a28:	68fb      	ldr	r3, [r7, #12]
 8008a2a:	681b      	ldr	r3, [r3, #0]
 8008a2c:	f042 0220 	orr.w	r2, r2, #32
 8008a30:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 8008a32:	68fb      	ldr	r3, [r7, #12]
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	685a      	ldr	r2, [r3, #4]
 8008a38:	68fb      	ldr	r3, [r7, #12]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	f042 0202 	orr.w	r2, r2, #2
 8008a40:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 8008a42:	2300      	movs	r3, #0
}
 8008a44:	4618      	mov	r0, r3
 8008a46:	3718      	adds	r7, #24
 8008a48:	46bd      	mov	sp, r7
 8008a4a:	bd80      	pop	{r7, pc}
 8008a4c:	08008de9 	.word	0x08008de9
 8008a50:	08008cb1 	.word	0x08008cb1
 8008a54:	08008e05 	.word	0x08008e05
 8008a58:	08008d59 	.word	0x08008d59
 8008a5c:	08008e21 	.word	0x08008e21

08008a60 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8008a60:	b580      	push	{r7, lr}
 8008a62:	b088      	sub	sp, #32
 8008a64:	af00      	add	r7, sp, #0
 8008a66:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	681b      	ldr	r3, [r3, #0]
 8008a6c:	685b      	ldr	r3, [r3, #4]
 8008a6e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8008a70:	687b      	ldr	r3, [r7, #4]
 8008a72:	681b      	ldr	r3, [r3, #0]
 8008a74:	689b      	ldr	r3, [r3, #8]
 8008a76:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008a78:	69bb      	ldr	r3, [r7, #24]
 8008a7a:	099b      	lsrs	r3, r3, #6
 8008a7c:	f003 0301 	and.w	r3, r3, #1
 8008a80:	2b00      	cmp	r3, #0
 8008a82:	d10f      	bne.n	8008aa4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008a84:	69bb      	ldr	r3, [r7, #24]
 8008a86:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d00a      	beq.n	8008aa4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8008a8e:	69fb      	ldr	r3, [r7, #28]
 8008a90:	099b      	lsrs	r3, r3, #6
 8008a92:	f003 0301 	and.w	r3, r3, #1
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	d004      	beq.n	8008aa4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 8008a9a:	687b      	ldr	r3, [r7, #4]
 8008a9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	4798      	blx	r3
    return;
 8008aa2:	e0d7      	b.n	8008c54 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8008aa4:	69bb      	ldr	r3, [r7, #24]
 8008aa6:	085b      	lsrs	r3, r3, #1
 8008aa8:	f003 0301 	and.w	r3, r3, #1
 8008aac:	2b00      	cmp	r3, #0
 8008aae:	d00a      	beq.n	8008ac6 <HAL_SPI_IRQHandler+0x66>
 8008ab0:	69fb      	ldr	r3, [r7, #28]
 8008ab2:	09db      	lsrs	r3, r3, #7
 8008ab4:	f003 0301 	and.w	r3, r3, #1
 8008ab8:	2b00      	cmp	r3, #0
 8008aba:	d004      	beq.n	8008ac6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ac0:	6878      	ldr	r0, [r7, #4]
 8008ac2:	4798      	blx	r3
    return;
 8008ac4:	e0c6      	b.n	8008c54 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008ac6:	69bb      	ldr	r3, [r7, #24]
 8008ac8:	095b      	lsrs	r3, r3, #5
 8008aca:	f003 0301 	and.w	r3, r3, #1
 8008ace:	2b00      	cmp	r3, #0
 8008ad0:	d10c      	bne.n	8008aec <HAL_SPI_IRQHandler+0x8c>
 8008ad2:	69bb      	ldr	r3, [r7, #24]
 8008ad4:	099b      	lsrs	r3, r3, #6
 8008ad6:	f003 0301 	and.w	r3, r3, #1
 8008ada:	2b00      	cmp	r3, #0
 8008adc:	d106      	bne.n	8008aec <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 8008ade:	69bb      	ldr	r3, [r7, #24]
 8008ae0:	0a1b      	lsrs	r3, r3, #8
 8008ae2:	f003 0301 	and.w	r3, r3, #1
 8008ae6:	2b00      	cmp	r3, #0
 8008ae8:	f000 80b4 	beq.w	8008c54 <HAL_SPI_IRQHandler+0x1f4>
 8008aec:	69fb      	ldr	r3, [r7, #28]
 8008aee:	095b      	lsrs	r3, r3, #5
 8008af0:	f003 0301 	and.w	r3, r3, #1
 8008af4:	2b00      	cmp	r3, #0
 8008af6:	f000 80ad 	beq.w	8008c54 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 8008afa:	69bb      	ldr	r3, [r7, #24]
 8008afc:	099b      	lsrs	r3, r3, #6
 8008afe:	f003 0301 	and.w	r3, r3, #1
 8008b02:	2b00      	cmp	r3, #0
 8008b04:	d023      	beq.n	8008b4e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8008b0c:	b2db      	uxtb	r3, r3
 8008b0e:	2b03      	cmp	r3, #3
 8008b10:	d011      	beq.n	8008b36 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 8008b12:	687b      	ldr	r3, [r7, #4]
 8008b14:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b16:	f043 0204 	orr.w	r2, r3, #4
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b1e:	2300      	movs	r3, #0
 8008b20:	617b      	str	r3, [r7, #20]
 8008b22:	687b      	ldr	r3, [r7, #4]
 8008b24:	681b      	ldr	r3, [r3, #0]
 8008b26:	68db      	ldr	r3, [r3, #12]
 8008b28:	617b      	str	r3, [r7, #20]
 8008b2a:	687b      	ldr	r3, [r7, #4]
 8008b2c:	681b      	ldr	r3, [r3, #0]
 8008b2e:	689b      	ldr	r3, [r3, #8]
 8008b30:	617b      	str	r3, [r7, #20]
 8008b32:	697b      	ldr	r3, [r7, #20]
 8008b34:	e00b      	b.n	8008b4e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008b36:	2300      	movs	r3, #0
 8008b38:	613b      	str	r3, [r7, #16]
 8008b3a:	687b      	ldr	r3, [r7, #4]
 8008b3c:	681b      	ldr	r3, [r3, #0]
 8008b3e:	68db      	ldr	r3, [r3, #12]
 8008b40:	613b      	str	r3, [r7, #16]
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	681b      	ldr	r3, [r3, #0]
 8008b46:	689b      	ldr	r3, [r3, #8]
 8008b48:	613b      	str	r3, [r7, #16]
 8008b4a:	693b      	ldr	r3, [r7, #16]
        return;
 8008b4c:	e082      	b.n	8008c54 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 8008b4e:	69bb      	ldr	r3, [r7, #24]
 8008b50:	095b      	lsrs	r3, r3, #5
 8008b52:	f003 0301 	and.w	r3, r3, #1
 8008b56:	2b00      	cmp	r3, #0
 8008b58:	d014      	beq.n	8008b84 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 8008b5a:	687b      	ldr	r3, [r7, #4]
 8008b5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b5e:	f043 0201 	orr.w	r2, r3, #1
 8008b62:	687b      	ldr	r3, [r7, #4]
 8008b64:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8008b66:	2300      	movs	r3, #0
 8008b68:	60fb      	str	r3, [r7, #12]
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	681b      	ldr	r3, [r3, #0]
 8008b6e:	689b      	ldr	r3, [r3, #8]
 8008b70:	60fb      	str	r3, [r7, #12]
 8008b72:	687b      	ldr	r3, [r7, #4]
 8008b74:	681b      	ldr	r3, [r3, #0]
 8008b76:	681a      	ldr	r2, [r3, #0]
 8008b78:	687b      	ldr	r3, [r7, #4]
 8008b7a:	681b      	ldr	r3, [r3, #0]
 8008b7c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008b80:	601a      	str	r2, [r3, #0]
 8008b82:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8008b84:	69bb      	ldr	r3, [r7, #24]
 8008b86:	0a1b      	lsrs	r3, r3, #8
 8008b88:	f003 0301 	and.w	r3, r3, #1
 8008b8c:	2b00      	cmp	r3, #0
 8008b8e:	d00c      	beq.n	8008baa <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8008b90:	687b      	ldr	r3, [r7, #4]
 8008b92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b94:	f043 0208 	orr.w	r2, r3, #8
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 8008b9c:	2300      	movs	r3, #0
 8008b9e:	60bb      	str	r3, [r7, #8]
 8008ba0:	687b      	ldr	r3, [r7, #4]
 8008ba2:	681b      	ldr	r3, [r3, #0]
 8008ba4:	689b      	ldr	r3, [r3, #8]
 8008ba6:	60bb      	str	r3, [r7, #8]
 8008ba8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	d04f      	beq.n	8008c52 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8008bb2:	687b      	ldr	r3, [r7, #4]
 8008bb4:	681b      	ldr	r3, [r3, #0]
 8008bb6:	685a      	ldr	r2, [r3, #4]
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	681b      	ldr	r3, [r3, #0]
 8008bbc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008bc0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 8008bc2:	687b      	ldr	r3, [r7, #4]
 8008bc4:	2201      	movs	r2, #1
 8008bc6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 8008bca:	69fb      	ldr	r3, [r7, #28]
 8008bcc:	f003 0302 	and.w	r3, r3, #2
 8008bd0:	2b00      	cmp	r3, #0
 8008bd2:	d104      	bne.n	8008bde <HAL_SPI_IRQHandler+0x17e>
 8008bd4:	69fb      	ldr	r3, [r7, #28]
 8008bd6:	f003 0301 	and.w	r3, r3, #1
 8008bda:	2b00      	cmp	r3, #0
 8008bdc:	d034      	beq.n	8008c48 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	681b      	ldr	r3, [r3, #0]
 8008be2:	685a      	ldr	r2, [r3, #4]
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	f022 0203 	bic.w	r2, r2, #3
 8008bec:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bf2:	2b00      	cmp	r3, #0
 8008bf4:	d011      	beq.n	8008c1a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008bfa:	4a18      	ldr	r2, [pc, #96]	@ (8008c5c <HAL_SPI_IRQHandler+0x1fc>)
 8008bfc:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8008c02:	4618      	mov	r0, r3
 8008c04:	f7fb f81e 	bl	8003c44 <HAL_DMA_Abort_IT>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	2b00      	cmp	r3, #0
 8008c0c:	d005      	beq.n	8008c1a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008c0e:	687b      	ldr	r3, [r7, #4]
 8008c10:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c12:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 8008c1a:	687b      	ldr	r3, [r7, #4]
 8008c1c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d016      	beq.n	8008c50 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c26:	4a0d      	ldr	r2, [pc, #52]	@ (8008c5c <HAL_SPI_IRQHandler+0x1fc>)
 8008c28:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8008c2e:	4618      	mov	r0, r3
 8008c30:	f7fb f808 	bl	8003c44 <HAL_DMA_Abort_IT>
 8008c34:	4603      	mov	r3, r0
 8008c36:	2b00      	cmp	r3, #0
 8008c38:	d00a      	beq.n	8008c50 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 8008c3a:	687b      	ldr	r3, [r7, #4]
 8008c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008c3e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 8008c46:	e003      	b.n	8008c50 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8008c48:	6878      	ldr	r0, [r7, #4]
 8008c4a:	f000 f827 	bl	8008c9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 8008c4e:	e000      	b.n	8008c52 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8008c50:	bf00      	nop
    return;
 8008c52:	bf00      	nop
  }
}
 8008c54:	3720      	adds	r7, #32
 8008c56:	46bd      	mov	sp, r7
 8008c58:	bd80      	pop	{r7, pc}
 8008c5a:	bf00      	nop
 8008c5c:	08008e61 	.word	0x08008e61

08008c60 <HAL_SPI_RxCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008c60:	b480      	push	{r7}
 8008c62:	b083      	sub	sp, #12
 8008c64:	af00      	add	r7, sp, #0
 8008c66:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxCpltCallback should be implemented in the user file
   */
}
 8008c68:	bf00      	nop
 8008c6a:	370c      	adds	r7, #12
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c72:	4770      	bx	lr

08008c74 <HAL_SPI_RxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_RxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008c74:	b480      	push	{r7}
 8008c76:	b083      	sub	sp, #12
 8008c78:	af00      	add	r7, sp, #0
 8008c7a:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_RxHalfCpltCallback() should be implemented in the user file
   */
}
 8008c7c:	bf00      	nop
 8008c7e:	370c      	adds	r7, #12
 8008c80:	46bd      	mov	sp, r7
 8008c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c86:	4770      	bx	lr

08008c88 <HAL_SPI_TxRxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxRxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 8008c88:	b480      	push	{r7}
 8008c8a:	b083      	sub	sp, #12
 8008c8c:	af00      	add	r7, sp, #0
 8008c8e:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxRxHalfCpltCallback() should be implemented in the user file
   */
}
 8008c90:	bf00      	nop
 8008c92:	370c      	adds	r7, #12
 8008c94:	46bd      	mov	sp, r7
 8008c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c9a:	4770      	bx	lr

08008c9c <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8008c9c:	b480      	push	{r7}
 8008c9e:	b083      	sub	sp, #12
 8008ca0:	af00      	add	r7, sp, #0
 8008ca2:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8008ca4:	bf00      	nop
 8008ca6:	370c      	adds	r7, #12
 8008ca8:	46bd      	mov	sp, r7
 8008caa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008cae:	4770      	bx	lr

08008cb0 <SPI_DMAReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008cb0:	b580      	push	{r7, lr}
 8008cb2:	b084      	sub	sp, #16
 8008cb4:	af00      	add	r7, sp, #0
 8008cb6:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008cbc:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008cbe:	f7fa fd09 	bl	80036d4 <HAL_GetTick>
 8008cc2:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8008cc4:	687b      	ldr	r3, [r7, #4]
 8008cc6:	681b      	ldr	r3, [r3, #0]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cce:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008cd2:	d03b      	beq.n	8008d4c <SPI_DMAReceiveCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008cd4:	68fb      	ldr	r3, [r7, #12]
 8008cd6:	681b      	ldr	r3, [r3, #0]
 8008cd8:	685a      	ldr	r2, [r3, #4]
 8008cda:	68fb      	ldr	r3, [r7, #12]
 8008cdc:	681b      	ldr	r3, [r3, #0]
 8008cde:	f022 0220 	bic.w	r2, r2, #32
 8008ce2:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check if we are in Master RX 2 line mode */
    if ((hspi->Init.Direction == SPI_DIRECTION_2LINES) && (hspi->Init.Mode == SPI_MODE_MASTER))
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	689b      	ldr	r3, [r3, #8]
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d10d      	bne.n	8008d08 <SPI_DMAReceiveCplt+0x58>
 8008cec:	68fb      	ldr	r3, [r7, #12]
 8008cee:	685b      	ldr	r3, [r3, #4]
 8008cf0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008cf4:	d108      	bne.n	8008d08 <SPI_DMAReceiveCplt+0x58>
    {
      /* Disable Rx/Tx DMA Request (done by default to handle the case master rx direction 2 lines) */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008cf6:	68fb      	ldr	r3, [r7, #12]
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	685a      	ldr	r2, [r3, #4]
 8008cfc:	68fb      	ldr	r3, [r7, #12]
 8008cfe:	681b      	ldr	r3, [r3, #0]
 8008d00:	f022 0203 	bic.w	r2, r2, #3
 8008d04:	605a      	str	r2, [r3, #4]
 8008d06:	e007      	b.n	8008d18 <SPI_DMAReceiveCplt+0x68>
    }
    else
    {
      /* Normal case */
      CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_RXDMAEN);
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	685a      	ldr	r2, [r3, #4]
 8008d0e:	68fb      	ldr	r3, [r7, #12]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	f022 0201 	bic.w	r2, r2, #1
 8008d16:	605a      	str	r2, [r3, #4]
    }

    /* Check the end of the transaction */
    if (SPI_EndRxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008d18:	68ba      	ldr	r2, [r7, #8]
 8008d1a:	2164      	movs	r1, #100	@ 0x64
 8008d1c:	68f8      	ldr	r0, [r7, #12]
 8008d1e:	f000 f93b 	bl	8008f98 <SPI_EndRxTransaction>
 8008d22:	4603      	mov	r3, r0
 8008d24:	2b00      	cmp	r3, #0
 8008d26:	d002      	beq.n	8008d2e <SPI_DMAReceiveCplt+0x7e>
    {
      hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008d28:	68fb      	ldr	r3, [r7, #12]
 8008d2a:	2220      	movs	r2, #32
 8008d2c:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    hspi->RxXferCount = 0U;
 8008d2e:	68fb      	ldr	r3, [r7, #12]
 8008d30:	2200      	movs	r2, #0
 8008d32:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8008d34:	68fb      	ldr	r3, [r7, #12]
 8008d36:	2201      	movs	r2, #1
 8008d38:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008d3c:	68fb      	ldr	r3, [r7, #12]
 8008d3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008d40:	2b00      	cmp	r3, #0
 8008d42:	d003      	beq.n	8008d4c <SPI_DMAReceiveCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008d44:	68f8      	ldr	r0, [r7, #12]
 8008d46:	f7ff ffa9 	bl	8008c9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008d4a:	e002      	b.n	8008d52 <SPI_DMAReceiveCplt+0xa2>
  }
  /* Call user Rx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxCpltCallback(hspi);
#else
  HAL_SPI_RxCpltCallback(hspi);
 8008d4c:	68f8      	ldr	r0, [r7, #12]
 8008d4e:	f7ff ff87 	bl	8008c60 <HAL_SPI_RxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008d52:	3710      	adds	r7, #16
 8008d54:	46bd      	mov	sp, r7
 8008d56:	bd80      	pop	{r7, pc}

08008d58 <SPI_DMATransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008d58:	b580      	push	{r7, lr}
 8008d5a:	b084      	sub	sp, #16
 8008d5c:	af00      	add	r7, sp, #0
 8008d5e:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d64:	60fb      	str	r3, [r7, #12]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008d66:	f7fa fcb5 	bl	80036d4 <HAL_GetTick>
 8008d6a:	60b8      	str	r0, [r7, #8]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	681b      	ldr	r3, [r3, #0]
 8008d70:	681b      	ldr	r3, [r3, #0]
 8008d72:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d76:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008d7a:	d02f      	beq.n	8008ddc <SPI_DMATransmitReceiveCplt+0x84>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 8008d7c:	68fb      	ldr	r3, [r7, #12]
 8008d7e:	681b      	ldr	r3, [r3, #0]
 8008d80:	685a      	ldr	r2, [r3, #4]
 8008d82:	68fb      	ldr	r3, [r7, #12]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	f022 0220 	bic.w	r2, r2, #32
 8008d8a:	605a      	str	r2, [r3, #4]
      UNUSED(tmpreg);
    }
#endif /* USE_SPI_CRC */

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 8008d8c:	68ba      	ldr	r2, [r7, #8]
 8008d8e:	2164      	movs	r1, #100	@ 0x64
 8008d90:	68f8      	ldr	r0, [r7, #12]
 8008d92:	f000 f967 	bl	8009064 <SPI_EndRxTxTransaction>
 8008d96:	4603      	mov	r3, r0
 8008d98:	2b00      	cmp	r3, #0
 8008d9a:	d005      	beq.n	8008da8 <SPI_DMATransmitReceiveCplt+0x50>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008d9c:	68fb      	ldr	r3, [r7, #12]
 8008d9e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008da0:	f043 0220 	orr.w	r2, r3, #32
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Disable Rx/Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	681b      	ldr	r3, [r3, #0]
 8008dac:	685a      	ldr	r2, [r3, #4]
 8008dae:	68fb      	ldr	r3, [r7, #12]
 8008db0:	681b      	ldr	r3, [r3, #0]
 8008db2:	f022 0203 	bic.w	r2, r2, #3
 8008db6:	605a      	str	r2, [r3, #4]

    hspi->TxXferCount = 0U;
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	2200      	movs	r2, #0
 8008dbc:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->RxXferCount = 0U;
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	2200      	movs	r2, #0
 8008dc2:	87da      	strh	r2, [r3, #62]	@ 0x3e
    hspi->State = HAL_SPI_STATE_READY;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2201      	movs	r2, #1
 8008dc8:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
      __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
    }
#endif /* USE_SPI_CRC */

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008dd0:	2b00      	cmp	r3, #0
 8008dd2:	d003      	beq.n	8008ddc <SPI_DMATransmitReceiveCplt+0x84>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 8008dd4:	68f8      	ldr	r0, [r7, #12]
 8008dd6:	f7ff ff61 	bl	8008c9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 8008dda:	e002      	b.n	8008de2 <SPI_DMATransmitReceiveCplt+0x8a>
  }
  /* Call user TxRx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxCpltCallback(hspi);
#else
  HAL_SPI_TxRxCpltCallback(hspi);
 8008ddc:	68f8      	ldr	r0, [r7, #12]
 8008dde:	f7f9 fb7f 	bl	80024e0 <HAL_SPI_TxRxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008de2:	3710      	adds	r7, #16
 8008de4:	46bd      	mov	sp, r7
 8008de6:	bd80      	pop	{r7, pc}

08008de8 <SPI_DMAHalfReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008de8:	b580      	push	{r7, lr}
 8008dea:	b084      	sub	sp, #16
 8008dec:	af00      	add	r7, sp, #0
 8008dee:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008df0:	687b      	ldr	r3, [r7, #4]
 8008df2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008df4:	60fb      	str	r3, [r7, #12]

  /* Call user Rx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->RxHalfCpltCallback(hspi);
#else
  HAL_SPI_RxHalfCpltCallback(hspi);
 8008df6:	68f8      	ldr	r0, [r7, #12]
 8008df8:	f7ff ff3c 	bl	8008c74 <HAL_SPI_RxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008dfc:	bf00      	nop
 8008dfe:	3710      	adds	r7, #16
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <SPI_DMAHalfTransmitReceiveCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b084      	sub	sp, #16
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008e0c:	687b      	ldr	r3, [r7, #4]
 8008e0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e10:	60fb      	str	r3, [r7, #12]

  /* Call user TxRx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxRxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxRxHalfCpltCallback(hspi);
 8008e12:	68f8      	ldr	r0, [r7, #12]
 8008e14:	f7ff ff38 	bl	8008c88 <HAL_SPI_TxRxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008e18:	bf00      	nop
 8008e1a:	3710      	adds	r7, #16
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}

08008e20 <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 8008e20:	b580      	push	{r7, lr}
 8008e22:	b084      	sub	sp, #16
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e2c:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	681b      	ldr	r3, [r3, #0]
 8008e32:	685a      	ldr	r2, [r3, #4]
 8008e34:	68fb      	ldr	r3, [r7, #12]
 8008e36:	681b      	ldr	r3, [r3, #0]
 8008e38:	f022 0203 	bic.w	r2, r2, #3
 8008e3c:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008e42:	f043 0210 	orr.w	r2, r3, #16
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	2201      	movs	r2, #1
 8008e4e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008e52:	68f8      	ldr	r0, [r7, #12]
 8008e54:	f7ff ff22 	bl	8008c9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008e58:	bf00      	nop
 8008e5a:	3710      	adds	r7, #16
 8008e5c:	46bd      	mov	sp, r7
 8008e5e:	bd80      	pop	{r7, pc}

08008e60 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008e60:	b580      	push	{r7, lr}
 8008e62:	b084      	sub	sp, #16
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e6c:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8008e6e:	68fb      	ldr	r3, [r7, #12]
 8008e70:	2200      	movs	r2, #0
 8008e72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 8008e74:	68fb      	ldr	r3, [r7, #12]
 8008e76:	2200      	movs	r2, #0
 8008e78:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 8008e7a:	68f8      	ldr	r0, [r7, #12]
 8008e7c:	f7ff ff0e 	bl	8008c9c <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8008e80:	bf00      	nop
 8008e82:	3710      	adds	r7, #16
 8008e84:	46bd      	mov	sp, r7
 8008e86:	bd80      	pop	{r7, pc}

08008e88 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8008e88:	b580      	push	{r7, lr}
 8008e8a:	b088      	sub	sp, #32
 8008e8c:	af00      	add	r7, sp, #0
 8008e8e:	60f8      	str	r0, [r7, #12]
 8008e90:	60b9      	str	r1, [r7, #8]
 8008e92:	603b      	str	r3, [r7, #0]
 8008e94:	4613      	mov	r3, r2
 8008e96:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8008e98:	f7fa fc1c 	bl	80036d4 <HAL_GetTick>
 8008e9c:	4602      	mov	r2, r0
 8008e9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ea0:	1a9b      	subs	r3, r3, r2
 8008ea2:	683a      	ldr	r2, [r7, #0]
 8008ea4:	4413      	add	r3, r2
 8008ea6:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8008ea8:	f7fa fc14 	bl	80036d4 <HAL_GetTick>
 8008eac:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8008eae:	4b39      	ldr	r3, [pc, #228]	@ (8008f94 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8008eb0:	681b      	ldr	r3, [r3, #0]
 8008eb2:	015b      	lsls	r3, r3, #5
 8008eb4:	0d1b      	lsrs	r3, r3, #20
 8008eb6:	69fa      	ldr	r2, [r7, #28]
 8008eb8:	fb02 f303 	mul.w	r3, r2, r3
 8008ebc:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008ebe:	e055      	b.n	8008f6c <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8008ec0:	683b      	ldr	r3, [r7, #0]
 8008ec2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ec6:	d051      	beq.n	8008f6c <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8008ec8:	f7fa fc04 	bl	80036d4 <HAL_GetTick>
 8008ecc:	4602      	mov	r2, r0
 8008ece:	69bb      	ldr	r3, [r7, #24]
 8008ed0:	1ad3      	subs	r3, r2, r3
 8008ed2:	69fa      	ldr	r2, [r7, #28]
 8008ed4:	429a      	cmp	r2, r3
 8008ed6:	d902      	bls.n	8008ede <SPI_WaitFlagStateUntilTimeout+0x56>
 8008ed8:	69fb      	ldr	r3, [r7, #28]
 8008eda:	2b00      	cmp	r3, #0
 8008edc:	d13d      	bne.n	8008f5a <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8008ede:	68fb      	ldr	r3, [r7, #12]
 8008ee0:	681b      	ldr	r3, [r3, #0]
 8008ee2:	685a      	ldr	r2, [r3, #4]
 8008ee4:	68fb      	ldr	r3, [r7, #12]
 8008ee6:	681b      	ldr	r3, [r3, #0]
 8008ee8:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8008eec:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	685b      	ldr	r3, [r3, #4]
 8008ef2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008ef6:	d111      	bne.n	8008f1c <SPI_WaitFlagStateUntilTimeout+0x94>
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	689b      	ldr	r3, [r3, #8]
 8008efc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008f00:	d004      	beq.n	8008f0c <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	689b      	ldr	r3, [r3, #8]
 8008f06:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008f0a:	d107      	bne.n	8008f1c <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	681a      	ldr	r2, [r3, #0]
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008f1a:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8008f1c:	68fb      	ldr	r3, [r7, #12]
 8008f1e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008f20:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8008f24:	d10f      	bne.n	8008f46 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8008f26:	68fb      	ldr	r3, [r7, #12]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	681a      	ldr	r2, [r3, #0]
 8008f2c:	68fb      	ldr	r3, [r7, #12]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8008f34:	601a      	str	r2, [r3, #0]
 8008f36:	68fb      	ldr	r3, [r7, #12]
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	681a      	ldr	r2, [r3, #0]
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	681b      	ldr	r3, [r3, #0]
 8008f40:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8008f44:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	2201      	movs	r2, #1
 8008f4a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	2200      	movs	r2, #0
 8008f52:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8008f56:	2303      	movs	r3, #3
 8008f58:	e018      	b.n	8008f8c <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8008f5a:	697b      	ldr	r3, [r7, #20]
 8008f5c:	2b00      	cmp	r3, #0
 8008f5e:	d102      	bne.n	8008f66 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8008f60:	2300      	movs	r3, #0
 8008f62:	61fb      	str	r3, [r7, #28]
 8008f64:	e002      	b.n	8008f6c <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 8008f66:	697b      	ldr	r3, [r7, #20]
 8008f68:	3b01      	subs	r3, #1
 8008f6a:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	681b      	ldr	r3, [r3, #0]
 8008f70:	689a      	ldr	r2, [r3, #8]
 8008f72:	68bb      	ldr	r3, [r7, #8]
 8008f74:	4013      	ands	r3, r2
 8008f76:	68ba      	ldr	r2, [r7, #8]
 8008f78:	429a      	cmp	r2, r3
 8008f7a:	bf0c      	ite	eq
 8008f7c:	2301      	moveq	r3, #1
 8008f7e:	2300      	movne	r3, #0
 8008f80:	b2db      	uxtb	r3, r3
 8008f82:	461a      	mov	r2, r3
 8008f84:	79fb      	ldrb	r3, [r7, #7]
 8008f86:	429a      	cmp	r2, r3
 8008f88:	d19a      	bne.n	8008ec0 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8008f8a:	2300      	movs	r3, #0
}
 8008f8c:	4618      	mov	r0, r3
 8008f8e:	3720      	adds	r7, #32
 8008f90:	46bd      	mov	sp, r7
 8008f92:	bd80      	pop	{r7, pc}
 8008f94:	200000a4 	.word	0x200000a4

08008f98 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b086      	sub	sp, #24
 8008f9c:	af02      	add	r7, sp, #8
 8008f9e:	60f8      	str	r0, [r7, #12]
 8008fa0:	60b9      	str	r1, [r7, #8]
 8008fa2:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	685b      	ldr	r3, [r3, #4]
 8008fa8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008fac:	d111      	bne.n	8008fd2 <SPI_EndRxTransaction+0x3a>
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	689b      	ldr	r3, [r3, #8]
 8008fb2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008fb6:	d004      	beq.n	8008fc2 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	689b      	ldr	r3, [r3, #8]
 8008fbc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008fc0:	d107      	bne.n	8008fd2 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	681b      	ldr	r3, [r3, #0]
 8008fc6:	681a      	ldr	r2, [r3, #0]
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	681b      	ldr	r3, [r3, #0]
 8008fcc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008fd0:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8008fd2:	68fb      	ldr	r3, [r7, #12]
 8008fd4:	685b      	ldr	r3, [r3, #4]
 8008fd6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8008fda:	d12a      	bne.n	8009032 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	689b      	ldr	r3, [r3, #8]
 8008fe0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008fe4:	d012      	beq.n	800900c <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8008fe6:	687b      	ldr	r3, [r7, #4]
 8008fe8:	9300      	str	r3, [sp, #0]
 8008fea:	68bb      	ldr	r3, [r7, #8]
 8008fec:	2200      	movs	r2, #0
 8008fee:	2180      	movs	r1, #128	@ 0x80
 8008ff0:	68f8      	ldr	r0, [r7, #12]
 8008ff2:	f7ff ff49 	bl	8008e88 <SPI_WaitFlagStateUntilTimeout>
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d02d      	beq.n	8009058 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009000:	f043 0220 	orr.w	r2, r3, #32
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8009008:	2303      	movs	r3, #3
 800900a:	e026      	b.n	800905a <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800900c:	687b      	ldr	r3, [r7, #4]
 800900e:	9300      	str	r3, [sp, #0]
 8009010:	68bb      	ldr	r3, [r7, #8]
 8009012:	2200      	movs	r2, #0
 8009014:	2101      	movs	r1, #1
 8009016:	68f8      	ldr	r0, [r7, #12]
 8009018:	f7ff ff36 	bl	8008e88 <SPI_WaitFlagStateUntilTimeout>
 800901c:	4603      	mov	r3, r0
 800901e:	2b00      	cmp	r3, #0
 8009020:	d01a      	beq.n	8009058 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009022:	68fb      	ldr	r3, [r7, #12]
 8009024:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009026:	f043 0220 	orr.w	r2, r3, #32
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 800902e:	2303      	movs	r3, #3
 8009030:	e013      	b.n	800905a <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009032:	687b      	ldr	r3, [r7, #4]
 8009034:	9300      	str	r3, [sp, #0]
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	2200      	movs	r2, #0
 800903a:	2101      	movs	r1, #1
 800903c:	68f8      	ldr	r0, [r7, #12]
 800903e:	f7ff ff23 	bl	8008e88 <SPI_WaitFlagStateUntilTimeout>
 8009042:	4603      	mov	r3, r0
 8009044:	2b00      	cmp	r3, #0
 8009046:	d007      	beq.n	8009058 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009048:	68fb      	ldr	r3, [r7, #12]
 800904a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800904c:	f043 0220 	orr.w	r2, r3, #32
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8009054:	2303      	movs	r3, #3
 8009056:	e000      	b.n	800905a <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 8009058:	2300      	movs	r3, #0
}
 800905a:	4618      	mov	r0, r3
 800905c:	3710      	adds	r7, #16
 800905e:	46bd      	mov	sp, r7
 8009060:	bd80      	pop	{r7, pc}
	...

08009064 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b088      	sub	sp, #32
 8009068:	af02      	add	r7, sp, #8
 800906a:	60f8      	str	r0, [r7, #12]
 800906c:	60b9      	str	r1, [r7, #8]
 800906e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8009070:	687b      	ldr	r3, [r7, #4]
 8009072:	9300      	str	r3, [sp, #0]
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	2201      	movs	r2, #1
 8009078:	2102      	movs	r1, #2
 800907a:	68f8      	ldr	r0, [r7, #12]
 800907c:	f7ff ff04 	bl	8008e88 <SPI_WaitFlagStateUntilTimeout>
 8009080:	4603      	mov	r3, r0
 8009082:	2b00      	cmp	r3, #0
 8009084:	d007      	beq.n	8009096 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800908a:	f043 0220 	orr.w	r2, r3, #32
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8009092:	2303      	movs	r3, #3
 8009094:	e032      	b.n	80090fc <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009096:	4b1b      	ldr	r3, [pc, #108]	@ (8009104 <SPI_EndRxTxTransaction+0xa0>)
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	4a1b      	ldr	r2, [pc, #108]	@ (8009108 <SPI_EndRxTxTransaction+0xa4>)
 800909c:	fba2 2303 	umull	r2, r3, r2, r3
 80090a0:	0d5b      	lsrs	r3, r3, #21
 80090a2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80090a6:	fb02 f303 	mul.w	r3, r2, r3
 80090aa:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80090ac:	68fb      	ldr	r3, [r7, #12]
 80090ae:	685b      	ldr	r3, [r3, #4]
 80090b0:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80090b4:	d112      	bne.n	80090dc <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	9300      	str	r3, [sp, #0]
 80090ba:	68bb      	ldr	r3, [r7, #8]
 80090bc:	2200      	movs	r2, #0
 80090be:	2180      	movs	r1, #128	@ 0x80
 80090c0:	68f8      	ldr	r0, [r7, #12]
 80090c2:	f7ff fee1 	bl	8008e88 <SPI_WaitFlagStateUntilTimeout>
 80090c6:	4603      	mov	r3, r0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d016      	beq.n	80090fa <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80090d0:	f043 0220 	orr.w	r2, r3, #32
 80090d4:	68fb      	ldr	r3, [r7, #12]
 80090d6:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80090d8:	2303      	movs	r3, #3
 80090da:	e00f      	b.n	80090fc <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80090dc:	697b      	ldr	r3, [r7, #20]
 80090de:	2b00      	cmp	r3, #0
 80090e0:	d00a      	beq.n	80090f8 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 80090e2:	697b      	ldr	r3, [r7, #20]
 80090e4:	3b01      	subs	r3, #1
 80090e6:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	689b      	ldr	r3, [r3, #8]
 80090ee:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80090f2:	2b80      	cmp	r3, #128	@ 0x80
 80090f4:	d0f2      	beq.n	80090dc <SPI_EndRxTxTransaction+0x78>
 80090f6:	e000      	b.n	80090fa <SPI_EndRxTxTransaction+0x96>
        break;
 80090f8:	bf00      	nop
  }

  return HAL_OK;
 80090fa:	2300      	movs	r3, #0
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	3718      	adds	r7, #24
 8009100:	46bd      	mov	sp, r7
 8009102:	bd80      	pop	{r7, pc}
 8009104:	200000a4 	.word	0x200000a4
 8009108:	165e9f81 	.word	0x165e9f81

0800910c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800910c:	b580      	push	{r7, lr}
 800910e:	b082      	sub	sp, #8
 8009110:	af00      	add	r7, sp, #0
 8009112:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2b00      	cmp	r3, #0
 8009118:	d101      	bne.n	800911e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800911a:	2301      	movs	r3, #1
 800911c:	e041      	b.n	80091a2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800911e:	687b      	ldr	r3, [r7, #4]
 8009120:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009124:	b2db      	uxtb	r3, r3
 8009126:	2b00      	cmp	r3, #0
 8009128:	d106      	bne.n	8009138 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2200      	movs	r2, #0
 800912e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009132:	6878      	ldr	r0, [r7, #4]
 8009134:	f7f9 ff66 	bl	8003004 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009138:	687b      	ldr	r3, [r7, #4]
 800913a:	2202      	movs	r2, #2
 800913c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	681a      	ldr	r2, [r3, #0]
 8009144:	687b      	ldr	r3, [r7, #4]
 8009146:	3304      	adds	r3, #4
 8009148:	4619      	mov	r1, r3
 800914a:	4610      	mov	r0, r2
 800914c:	f000 f9a0 	bl	8009490 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	2201      	movs	r2, #1
 8009154:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	2201      	movs	r2, #1
 800915c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	2201      	movs	r2, #1
 8009164:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	2201      	movs	r2, #1
 800916c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2201      	movs	r2, #1
 8009174:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	2201      	movs	r2, #1
 800917c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	2201      	movs	r2, #1
 8009184:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	2201      	movs	r2, #1
 800918c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	2201      	movs	r2, #1
 8009194:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	2201      	movs	r2, #1
 800919c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80091a0:	2300      	movs	r3, #0
}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3708      	adds	r7, #8
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
	...

080091ac <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b084      	sub	sp, #16
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	6078      	str	r0, [r7, #4]
 80091b4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80091b6:	683b      	ldr	r3, [r7, #0]
 80091b8:	2b00      	cmp	r3, #0
 80091ba:	d109      	bne.n	80091d0 <HAL_TIM_PWM_Start+0x24>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80091c2:	b2db      	uxtb	r3, r3
 80091c4:	2b01      	cmp	r3, #1
 80091c6:	bf14      	ite	ne
 80091c8:	2301      	movne	r3, #1
 80091ca:	2300      	moveq	r3, #0
 80091cc:	b2db      	uxtb	r3, r3
 80091ce:	e022      	b.n	8009216 <HAL_TIM_PWM_Start+0x6a>
 80091d0:	683b      	ldr	r3, [r7, #0]
 80091d2:	2b04      	cmp	r3, #4
 80091d4:	d109      	bne.n	80091ea <HAL_TIM_PWM_Start+0x3e>
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80091dc:	b2db      	uxtb	r3, r3
 80091de:	2b01      	cmp	r3, #1
 80091e0:	bf14      	ite	ne
 80091e2:	2301      	movne	r3, #1
 80091e4:	2300      	moveq	r3, #0
 80091e6:	b2db      	uxtb	r3, r3
 80091e8:	e015      	b.n	8009216 <HAL_TIM_PWM_Start+0x6a>
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	2b08      	cmp	r3, #8
 80091ee:	d109      	bne.n	8009204 <HAL_TIM_PWM_Start+0x58>
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	2b01      	cmp	r3, #1
 80091fa:	bf14      	ite	ne
 80091fc:	2301      	movne	r3, #1
 80091fe:	2300      	moveq	r3, #0
 8009200:	b2db      	uxtb	r3, r3
 8009202:	e008      	b.n	8009216 <HAL_TIM_PWM_Start+0x6a>
 8009204:	687b      	ldr	r3, [r7, #4]
 8009206:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800920a:	b2db      	uxtb	r3, r3
 800920c:	2b01      	cmp	r3, #1
 800920e:	bf14      	ite	ne
 8009210:	2301      	movne	r3, #1
 8009212:	2300      	moveq	r3, #0
 8009214:	b2db      	uxtb	r3, r3
 8009216:	2b00      	cmp	r3, #0
 8009218:	d001      	beq.n	800921e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800921a:	2301      	movs	r3, #1
 800921c:	e068      	b.n	80092f0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800921e:	683b      	ldr	r3, [r7, #0]
 8009220:	2b00      	cmp	r3, #0
 8009222:	d104      	bne.n	800922e <HAL_TIM_PWM_Start+0x82>
 8009224:	687b      	ldr	r3, [r7, #4]
 8009226:	2202      	movs	r2, #2
 8009228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800922c:	e013      	b.n	8009256 <HAL_TIM_PWM_Start+0xaa>
 800922e:	683b      	ldr	r3, [r7, #0]
 8009230:	2b04      	cmp	r3, #4
 8009232:	d104      	bne.n	800923e <HAL_TIM_PWM_Start+0x92>
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	2202      	movs	r2, #2
 8009238:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800923c:	e00b      	b.n	8009256 <HAL_TIM_PWM_Start+0xaa>
 800923e:	683b      	ldr	r3, [r7, #0]
 8009240:	2b08      	cmp	r3, #8
 8009242:	d104      	bne.n	800924e <HAL_TIM_PWM_Start+0xa2>
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	2202      	movs	r2, #2
 8009248:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800924c:	e003      	b.n	8009256 <HAL_TIM_PWM_Start+0xaa>
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	2202      	movs	r2, #2
 8009252:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	681b      	ldr	r3, [r3, #0]
 800925a:	2201      	movs	r2, #1
 800925c:	6839      	ldr	r1, [r7, #0]
 800925e:	4618      	mov	r0, r3
 8009260:	f000 fb28 	bl	80098b4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009264:	687b      	ldr	r3, [r7, #4]
 8009266:	681b      	ldr	r3, [r3, #0]
 8009268:	4a23      	ldr	r2, [pc, #140]	@ (80092f8 <HAL_TIM_PWM_Start+0x14c>)
 800926a:	4293      	cmp	r3, r2
 800926c:	d107      	bne.n	800927e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	681b      	ldr	r3, [r3, #0]
 8009272:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009274:	687b      	ldr	r3, [r7, #4]
 8009276:	681b      	ldr	r3, [r3, #0]
 8009278:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800927c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800927e:	687b      	ldr	r3, [r7, #4]
 8009280:	681b      	ldr	r3, [r3, #0]
 8009282:	4a1d      	ldr	r2, [pc, #116]	@ (80092f8 <HAL_TIM_PWM_Start+0x14c>)
 8009284:	4293      	cmp	r3, r2
 8009286:	d018      	beq.n	80092ba <HAL_TIM_PWM_Start+0x10e>
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	681b      	ldr	r3, [r3, #0]
 800928c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009290:	d013      	beq.n	80092ba <HAL_TIM_PWM_Start+0x10e>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	681b      	ldr	r3, [r3, #0]
 8009296:	4a19      	ldr	r2, [pc, #100]	@ (80092fc <HAL_TIM_PWM_Start+0x150>)
 8009298:	4293      	cmp	r3, r2
 800929a:	d00e      	beq.n	80092ba <HAL_TIM_PWM_Start+0x10e>
 800929c:	687b      	ldr	r3, [r7, #4]
 800929e:	681b      	ldr	r3, [r3, #0]
 80092a0:	4a17      	ldr	r2, [pc, #92]	@ (8009300 <HAL_TIM_PWM_Start+0x154>)
 80092a2:	4293      	cmp	r3, r2
 80092a4:	d009      	beq.n	80092ba <HAL_TIM_PWM_Start+0x10e>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	4a16      	ldr	r2, [pc, #88]	@ (8009304 <HAL_TIM_PWM_Start+0x158>)
 80092ac:	4293      	cmp	r3, r2
 80092ae:	d004      	beq.n	80092ba <HAL_TIM_PWM_Start+0x10e>
 80092b0:	687b      	ldr	r3, [r7, #4]
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	4a14      	ldr	r2, [pc, #80]	@ (8009308 <HAL_TIM_PWM_Start+0x15c>)
 80092b6:	4293      	cmp	r3, r2
 80092b8:	d111      	bne.n	80092de <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	689b      	ldr	r3, [r3, #8]
 80092c0:	f003 0307 	and.w	r3, r3, #7
 80092c4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	2b06      	cmp	r3, #6
 80092ca:	d010      	beq.n	80092ee <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 80092cc:	687b      	ldr	r3, [r7, #4]
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	681a      	ldr	r2, [r3, #0]
 80092d2:	687b      	ldr	r3, [r7, #4]
 80092d4:	681b      	ldr	r3, [r3, #0]
 80092d6:	f042 0201 	orr.w	r2, r2, #1
 80092da:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80092dc:	e007      	b.n	80092ee <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80092de:	687b      	ldr	r3, [r7, #4]
 80092e0:	681b      	ldr	r3, [r3, #0]
 80092e2:	681a      	ldr	r2, [r3, #0]
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	f042 0201 	orr.w	r2, r2, #1
 80092ec:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80092ee:	2300      	movs	r3, #0
}
 80092f0:	4618      	mov	r0, r3
 80092f2:	3710      	adds	r7, #16
 80092f4:	46bd      	mov	sp, r7
 80092f6:	bd80      	pop	{r7, pc}
 80092f8:	40010000 	.word	0x40010000
 80092fc:	40000400 	.word	0x40000400
 8009300:	40000800 	.word	0x40000800
 8009304:	40000c00 	.word	0x40000c00
 8009308:	40014000 	.word	0x40014000

0800930c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800930c:	b580      	push	{r7, lr}
 800930e:	b086      	sub	sp, #24
 8009310:	af00      	add	r7, sp, #0
 8009312:	60f8      	str	r0, [r7, #12]
 8009314:	60b9      	str	r1, [r7, #8]
 8009316:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8009318:	2300      	movs	r3, #0
 800931a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009322:	2b01      	cmp	r3, #1
 8009324:	d101      	bne.n	800932a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8009326:	2302      	movs	r3, #2
 8009328:	e0ae      	b.n	8009488 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800932a:	68fb      	ldr	r3, [r7, #12]
 800932c:	2201      	movs	r2, #1
 800932e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	2b0c      	cmp	r3, #12
 8009336:	f200 809f 	bhi.w	8009478 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800933a:	a201      	add	r2, pc, #4	@ (adr r2, 8009340 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800933c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009340:	08009375 	.word	0x08009375
 8009344:	08009479 	.word	0x08009479
 8009348:	08009479 	.word	0x08009479
 800934c:	08009479 	.word	0x08009479
 8009350:	080093b5 	.word	0x080093b5
 8009354:	08009479 	.word	0x08009479
 8009358:	08009479 	.word	0x08009479
 800935c:	08009479 	.word	0x08009479
 8009360:	080093f7 	.word	0x080093f7
 8009364:	08009479 	.word	0x08009479
 8009368:	08009479 	.word	0x08009479
 800936c:	08009479 	.word	0x08009479
 8009370:	08009437 	.word	0x08009437
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	68b9      	ldr	r1, [r7, #8]
 800937a:	4618      	mov	r0, r3
 800937c:	f000 f90e 	bl	800959c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009380:	68fb      	ldr	r3, [r7, #12]
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	699a      	ldr	r2, [r3, #24]
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	681b      	ldr	r3, [r3, #0]
 800938a:	f042 0208 	orr.w	r2, r2, #8
 800938e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	699a      	ldr	r2, [r3, #24]
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f022 0204 	bic.w	r2, r2, #4
 800939e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80093a0:	68fb      	ldr	r3, [r7, #12]
 80093a2:	681b      	ldr	r3, [r3, #0]
 80093a4:	6999      	ldr	r1, [r3, #24]
 80093a6:	68bb      	ldr	r3, [r7, #8]
 80093a8:	691a      	ldr	r2, [r3, #16]
 80093aa:	68fb      	ldr	r3, [r7, #12]
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	430a      	orrs	r2, r1
 80093b0:	619a      	str	r2, [r3, #24]
      break;
 80093b2:	e064      	b.n	800947e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	681b      	ldr	r3, [r3, #0]
 80093b8:	68b9      	ldr	r1, [r7, #8]
 80093ba:	4618      	mov	r0, r3
 80093bc:	f000 f954 	bl	8009668 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	681b      	ldr	r3, [r3, #0]
 80093c4:	699a      	ldr	r2, [r3, #24]
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	681b      	ldr	r3, [r3, #0]
 80093ca:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80093ce:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80093d0:	68fb      	ldr	r3, [r7, #12]
 80093d2:	681b      	ldr	r3, [r3, #0]
 80093d4:	699a      	ldr	r2, [r3, #24]
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80093de:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80093e0:	68fb      	ldr	r3, [r7, #12]
 80093e2:	681b      	ldr	r3, [r3, #0]
 80093e4:	6999      	ldr	r1, [r3, #24]
 80093e6:	68bb      	ldr	r3, [r7, #8]
 80093e8:	691b      	ldr	r3, [r3, #16]
 80093ea:	021a      	lsls	r2, r3, #8
 80093ec:	68fb      	ldr	r3, [r7, #12]
 80093ee:	681b      	ldr	r3, [r3, #0]
 80093f0:	430a      	orrs	r2, r1
 80093f2:	619a      	str	r2, [r3, #24]
      break;
 80093f4:	e043      	b.n	800947e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	68b9      	ldr	r1, [r7, #8]
 80093fc:	4618      	mov	r0, r3
 80093fe:	f000 f99f 	bl	8009740 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	69da      	ldr	r2, [r3, #28]
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	681b      	ldr	r3, [r3, #0]
 800940c:	f042 0208 	orr.w	r2, r2, #8
 8009410:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	681b      	ldr	r3, [r3, #0]
 8009416:	69da      	ldr	r2, [r3, #28]
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f022 0204 	bic.w	r2, r2, #4
 8009420:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009422:	68fb      	ldr	r3, [r7, #12]
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	69d9      	ldr	r1, [r3, #28]
 8009428:	68bb      	ldr	r3, [r7, #8]
 800942a:	691a      	ldr	r2, [r3, #16]
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	430a      	orrs	r2, r1
 8009432:	61da      	str	r2, [r3, #28]
      break;
 8009434:	e023      	b.n	800947e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	681b      	ldr	r3, [r3, #0]
 800943a:	68b9      	ldr	r1, [r7, #8]
 800943c:	4618      	mov	r0, r3
 800943e:	f000 f9e9 	bl	8009814 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	681b      	ldr	r3, [r3, #0]
 8009446:	69da      	ldr	r2, [r3, #28]
 8009448:	68fb      	ldr	r3, [r7, #12]
 800944a:	681b      	ldr	r3, [r3, #0]
 800944c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8009450:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	69da      	ldr	r2, [r3, #28]
 8009458:	68fb      	ldr	r3, [r7, #12]
 800945a:	681b      	ldr	r3, [r3, #0]
 800945c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8009460:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009462:	68fb      	ldr	r3, [r7, #12]
 8009464:	681b      	ldr	r3, [r3, #0]
 8009466:	69d9      	ldr	r1, [r3, #28]
 8009468:	68bb      	ldr	r3, [r7, #8]
 800946a:	691b      	ldr	r3, [r3, #16]
 800946c:	021a      	lsls	r2, r3, #8
 800946e:	68fb      	ldr	r3, [r7, #12]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	430a      	orrs	r2, r1
 8009474:	61da      	str	r2, [r3, #28]
      break;
 8009476:	e002      	b.n	800947e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8009478:	2301      	movs	r3, #1
 800947a:	75fb      	strb	r3, [r7, #23]
      break;
 800947c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	2200      	movs	r2, #0
 8009482:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8009486:	7dfb      	ldrb	r3, [r7, #23]
}
 8009488:	4618      	mov	r0, r3
 800948a:	3718      	adds	r7, #24
 800948c:	46bd      	mov	sp, r7
 800948e:	bd80      	pop	{r7, pc}

08009490 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8009490:	b480      	push	{r7}
 8009492:	b085      	sub	sp, #20
 8009494:	af00      	add	r7, sp, #0
 8009496:	6078      	str	r0, [r7, #4]
 8009498:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800949a:	687b      	ldr	r3, [r7, #4]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	4a37      	ldr	r2, [pc, #220]	@ (8009580 <TIM_Base_SetConfig+0xf0>)
 80094a4:	4293      	cmp	r3, r2
 80094a6:	d00f      	beq.n	80094c8 <TIM_Base_SetConfig+0x38>
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094ae:	d00b      	beq.n	80094c8 <TIM_Base_SetConfig+0x38>
 80094b0:	687b      	ldr	r3, [r7, #4]
 80094b2:	4a34      	ldr	r2, [pc, #208]	@ (8009584 <TIM_Base_SetConfig+0xf4>)
 80094b4:	4293      	cmp	r3, r2
 80094b6:	d007      	beq.n	80094c8 <TIM_Base_SetConfig+0x38>
 80094b8:	687b      	ldr	r3, [r7, #4]
 80094ba:	4a33      	ldr	r2, [pc, #204]	@ (8009588 <TIM_Base_SetConfig+0xf8>)
 80094bc:	4293      	cmp	r3, r2
 80094be:	d003      	beq.n	80094c8 <TIM_Base_SetConfig+0x38>
 80094c0:	687b      	ldr	r3, [r7, #4]
 80094c2:	4a32      	ldr	r2, [pc, #200]	@ (800958c <TIM_Base_SetConfig+0xfc>)
 80094c4:	4293      	cmp	r3, r2
 80094c6:	d108      	bne.n	80094da <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80094c8:	68fb      	ldr	r3, [r7, #12]
 80094ca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80094ce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80094d0:	683b      	ldr	r3, [r7, #0]
 80094d2:	685b      	ldr	r3, [r3, #4]
 80094d4:	68fa      	ldr	r2, [r7, #12]
 80094d6:	4313      	orrs	r3, r2
 80094d8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80094da:	687b      	ldr	r3, [r7, #4]
 80094dc:	4a28      	ldr	r2, [pc, #160]	@ (8009580 <TIM_Base_SetConfig+0xf0>)
 80094de:	4293      	cmp	r3, r2
 80094e0:	d01b      	beq.n	800951a <TIM_Base_SetConfig+0x8a>
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80094e8:	d017      	beq.n	800951a <TIM_Base_SetConfig+0x8a>
 80094ea:	687b      	ldr	r3, [r7, #4]
 80094ec:	4a25      	ldr	r2, [pc, #148]	@ (8009584 <TIM_Base_SetConfig+0xf4>)
 80094ee:	4293      	cmp	r3, r2
 80094f0:	d013      	beq.n	800951a <TIM_Base_SetConfig+0x8a>
 80094f2:	687b      	ldr	r3, [r7, #4]
 80094f4:	4a24      	ldr	r2, [pc, #144]	@ (8009588 <TIM_Base_SetConfig+0xf8>)
 80094f6:	4293      	cmp	r3, r2
 80094f8:	d00f      	beq.n	800951a <TIM_Base_SetConfig+0x8a>
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	4a23      	ldr	r2, [pc, #140]	@ (800958c <TIM_Base_SetConfig+0xfc>)
 80094fe:	4293      	cmp	r3, r2
 8009500:	d00b      	beq.n	800951a <TIM_Base_SetConfig+0x8a>
 8009502:	687b      	ldr	r3, [r7, #4]
 8009504:	4a22      	ldr	r2, [pc, #136]	@ (8009590 <TIM_Base_SetConfig+0x100>)
 8009506:	4293      	cmp	r3, r2
 8009508:	d007      	beq.n	800951a <TIM_Base_SetConfig+0x8a>
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	4a21      	ldr	r2, [pc, #132]	@ (8009594 <TIM_Base_SetConfig+0x104>)
 800950e:	4293      	cmp	r3, r2
 8009510:	d003      	beq.n	800951a <TIM_Base_SetConfig+0x8a>
 8009512:	687b      	ldr	r3, [r7, #4]
 8009514:	4a20      	ldr	r2, [pc, #128]	@ (8009598 <TIM_Base_SetConfig+0x108>)
 8009516:	4293      	cmp	r3, r2
 8009518:	d108      	bne.n	800952c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009520:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009522:	683b      	ldr	r3, [r7, #0]
 8009524:	68db      	ldr	r3, [r3, #12]
 8009526:	68fa      	ldr	r2, [r7, #12]
 8009528:	4313      	orrs	r3, r2
 800952a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8009532:	683b      	ldr	r3, [r7, #0]
 8009534:	695b      	ldr	r3, [r3, #20]
 8009536:	4313      	orrs	r3, r2
 8009538:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	689a      	ldr	r2, [r3, #8]
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009542:	683b      	ldr	r3, [r7, #0]
 8009544:	681a      	ldr	r2, [r3, #0]
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	4a0c      	ldr	r2, [pc, #48]	@ (8009580 <TIM_Base_SetConfig+0xf0>)
 800954e:	4293      	cmp	r3, r2
 8009550:	d103      	bne.n	800955a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009552:	683b      	ldr	r3, [r7, #0]
 8009554:	691a      	ldr	r2, [r3, #16]
 8009556:	687b      	ldr	r3, [r7, #4]
 8009558:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800955a:	687b      	ldr	r3, [r7, #4]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	f043 0204 	orr.w	r2, r3, #4
 8009562:	687b      	ldr	r3, [r7, #4]
 8009564:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	2201      	movs	r2, #1
 800956a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800956c:	687b      	ldr	r3, [r7, #4]
 800956e:	68fa      	ldr	r2, [r7, #12]
 8009570:	601a      	str	r2, [r3, #0]
}
 8009572:	bf00      	nop
 8009574:	3714      	adds	r7, #20
 8009576:	46bd      	mov	sp, r7
 8009578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800957c:	4770      	bx	lr
 800957e:	bf00      	nop
 8009580:	40010000 	.word	0x40010000
 8009584:	40000400 	.word	0x40000400
 8009588:	40000800 	.word	0x40000800
 800958c:	40000c00 	.word	0x40000c00
 8009590:	40014000 	.word	0x40014000
 8009594:	40014400 	.word	0x40014400
 8009598:	40014800 	.word	0x40014800

0800959c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800959c:	b480      	push	{r7}
 800959e:	b087      	sub	sp, #28
 80095a0:	af00      	add	r7, sp, #0
 80095a2:	6078      	str	r0, [r7, #4]
 80095a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80095a6:	687b      	ldr	r3, [r7, #4]
 80095a8:	6a1b      	ldr	r3, [r3, #32]
 80095aa:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80095ac:	687b      	ldr	r3, [r7, #4]
 80095ae:	6a1b      	ldr	r3, [r3, #32]
 80095b0:	f023 0201 	bic.w	r2, r3, #1
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	685b      	ldr	r3, [r3, #4]
 80095bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	699b      	ldr	r3, [r3, #24]
 80095c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80095c4:	68fb      	ldr	r3, [r7, #12]
 80095c6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80095ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80095cc:	68fb      	ldr	r3, [r7, #12]
 80095ce:	f023 0303 	bic.w	r3, r3, #3
 80095d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80095d4:	683b      	ldr	r3, [r7, #0]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	68fa      	ldr	r2, [r7, #12]
 80095da:	4313      	orrs	r3, r2
 80095dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80095de:	697b      	ldr	r3, [r7, #20]
 80095e0:	f023 0302 	bic.w	r3, r3, #2
 80095e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80095e6:	683b      	ldr	r3, [r7, #0]
 80095e8:	689b      	ldr	r3, [r3, #8]
 80095ea:	697a      	ldr	r2, [r7, #20]
 80095ec:	4313      	orrs	r3, r2
 80095ee:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 80095f0:	687b      	ldr	r3, [r7, #4]
 80095f2:	4a1c      	ldr	r2, [pc, #112]	@ (8009664 <TIM_OC1_SetConfig+0xc8>)
 80095f4:	4293      	cmp	r3, r2
 80095f6:	d10c      	bne.n	8009612 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 80095f8:	697b      	ldr	r3, [r7, #20]
 80095fa:	f023 0308 	bic.w	r3, r3, #8
 80095fe:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009600:	683b      	ldr	r3, [r7, #0]
 8009602:	68db      	ldr	r3, [r3, #12]
 8009604:	697a      	ldr	r2, [r7, #20]
 8009606:	4313      	orrs	r3, r2
 8009608:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800960a:	697b      	ldr	r3, [r7, #20]
 800960c:	f023 0304 	bic.w	r3, r3, #4
 8009610:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009612:	687b      	ldr	r3, [r7, #4]
 8009614:	4a13      	ldr	r2, [pc, #76]	@ (8009664 <TIM_OC1_SetConfig+0xc8>)
 8009616:	4293      	cmp	r3, r2
 8009618:	d111      	bne.n	800963e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800961a:	693b      	ldr	r3, [r7, #16]
 800961c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009620:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8009622:	693b      	ldr	r3, [r7, #16]
 8009624:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009628:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800962a:	683b      	ldr	r3, [r7, #0]
 800962c:	695b      	ldr	r3, [r3, #20]
 800962e:	693a      	ldr	r2, [r7, #16]
 8009630:	4313      	orrs	r3, r2
 8009632:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8009634:	683b      	ldr	r3, [r7, #0]
 8009636:	699b      	ldr	r3, [r3, #24]
 8009638:	693a      	ldr	r2, [r7, #16]
 800963a:	4313      	orrs	r3, r2
 800963c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800963e:	687b      	ldr	r3, [r7, #4]
 8009640:	693a      	ldr	r2, [r7, #16]
 8009642:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8009644:	687b      	ldr	r3, [r7, #4]
 8009646:	68fa      	ldr	r2, [r7, #12]
 8009648:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800964a:	683b      	ldr	r3, [r7, #0]
 800964c:	685a      	ldr	r2, [r3, #4]
 800964e:	687b      	ldr	r3, [r7, #4]
 8009650:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	697a      	ldr	r2, [r7, #20]
 8009656:	621a      	str	r2, [r3, #32]
}
 8009658:	bf00      	nop
 800965a:	371c      	adds	r7, #28
 800965c:	46bd      	mov	sp, r7
 800965e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009662:	4770      	bx	lr
 8009664:	40010000 	.word	0x40010000

08009668 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009668:	b480      	push	{r7}
 800966a:	b087      	sub	sp, #28
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
 8009670:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	6a1b      	ldr	r3, [r3, #32]
 8009676:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8009678:	687b      	ldr	r3, [r7, #4]
 800967a:	6a1b      	ldr	r3, [r3, #32]
 800967c:	f023 0210 	bic.w	r2, r3, #16
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	685b      	ldr	r3, [r3, #4]
 8009688:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800968a:	687b      	ldr	r3, [r7, #4]
 800968c:	699b      	ldr	r3, [r3, #24]
 800968e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009696:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8009698:	68fb      	ldr	r3, [r7, #12]
 800969a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800969e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80096a0:	683b      	ldr	r3, [r7, #0]
 80096a2:	681b      	ldr	r3, [r3, #0]
 80096a4:	021b      	lsls	r3, r3, #8
 80096a6:	68fa      	ldr	r2, [r7, #12]
 80096a8:	4313      	orrs	r3, r2
 80096aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80096ac:	697b      	ldr	r3, [r7, #20]
 80096ae:	f023 0320 	bic.w	r3, r3, #32
 80096b2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	689b      	ldr	r3, [r3, #8]
 80096b8:	011b      	lsls	r3, r3, #4
 80096ba:	697a      	ldr	r2, [r7, #20]
 80096bc:	4313      	orrs	r3, r2
 80096be:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	4a1e      	ldr	r2, [pc, #120]	@ (800973c <TIM_OC2_SetConfig+0xd4>)
 80096c4:	4293      	cmp	r3, r2
 80096c6:	d10d      	bne.n	80096e4 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80096c8:	697b      	ldr	r3, [r7, #20]
 80096ca:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80096ce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80096d0:	683b      	ldr	r3, [r7, #0]
 80096d2:	68db      	ldr	r3, [r3, #12]
 80096d4:	011b      	lsls	r3, r3, #4
 80096d6:	697a      	ldr	r2, [r7, #20]
 80096d8:	4313      	orrs	r3, r2
 80096da:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80096dc:	697b      	ldr	r3, [r7, #20]
 80096de:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80096e2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80096e4:	687b      	ldr	r3, [r7, #4]
 80096e6:	4a15      	ldr	r2, [pc, #84]	@ (800973c <TIM_OC2_SetConfig+0xd4>)
 80096e8:	4293      	cmp	r3, r2
 80096ea:	d113      	bne.n	8009714 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 80096ec:	693b      	ldr	r3, [r7, #16]
 80096ee:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80096f2:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 80096f4:	693b      	ldr	r3, [r7, #16]
 80096f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80096fa:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	695b      	ldr	r3, [r3, #20]
 8009700:	009b      	lsls	r3, r3, #2
 8009702:	693a      	ldr	r2, [r7, #16]
 8009704:	4313      	orrs	r3, r2
 8009706:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8009708:	683b      	ldr	r3, [r7, #0]
 800970a:	699b      	ldr	r3, [r3, #24]
 800970c:	009b      	lsls	r3, r3, #2
 800970e:	693a      	ldr	r2, [r7, #16]
 8009710:	4313      	orrs	r3, r2
 8009712:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009714:	687b      	ldr	r3, [r7, #4]
 8009716:	693a      	ldr	r2, [r7, #16]
 8009718:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	68fa      	ldr	r2, [r7, #12]
 800971e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8009720:	683b      	ldr	r3, [r7, #0]
 8009722:	685a      	ldr	r2, [r3, #4]
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	697a      	ldr	r2, [r7, #20]
 800972c:	621a      	str	r2, [r3, #32]
}
 800972e:	bf00      	nop
 8009730:	371c      	adds	r7, #28
 8009732:	46bd      	mov	sp, r7
 8009734:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009738:	4770      	bx	lr
 800973a:	bf00      	nop
 800973c:	40010000 	.word	0x40010000

08009740 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009740:	b480      	push	{r7}
 8009742:	b087      	sub	sp, #28
 8009744:	af00      	add	r7, sp, #0
 8009746:	6078      	str	r0, [r7, #4]
 8009748:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	6a1b      	ldr	r3, [r3, #32]
 800974e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8009750:	687b      	ldr	r3, [r7, #4]
 8009752:	6a1b      	ldr	r3, [r3, #32]
 8009754:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	685b      	ldr	r3, [r3, #4]
 8009760:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	69db      	ldr	r3, [r3, #28]
 8009766:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8009768:	68fb      	ldr	r3, [r7, #12]
 800976a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800976e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8009770:	68fb      	ldr	r3, [r7, #12]
 8009772:	f023 0303 	bic.w	r3, r3, #3
 8009776:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009778:	683b      	ldr	r3, [r7, #0]
 800977a:	681b      	ldr	r3, [r3, #0]
 800977c:	68fa      	ldr	r2, [r7, #12]
 800977e:	4313      	orrs	r3, r2
 8009780:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8009782:	697b      	ldr	r3, [r7, #20]
 8009784:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8009788:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800978a:	683b      	ldr	r3, [r7, #0]
 800978c:	689b      	ldr	r3, [r3, #8]
 800978e:	021b      	lsls	r3, r3, #8
 8009790:	697a      	ldr	r2, [r7, #20]
 8009792:	4313      	orrs	r3, r2
 8009794:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8009796:	687b      	ldr	r3, [r7, #4]
 8009798:	4a1d      	ldr	r2, [pc, #116]	@ (8009810 <TIM_OC3_SetConfig+0xd0>)
 800979a:	4293      	cmp	r3, r2
 800979c:	d10d      	bne.n	80097ba <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800979e:	697b      	ldr	r3, [r7, #20]
 80097a0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80097a4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80097a6:	683b      	ldr	r3, [r7, #0]
 80097a8:	68db      	ldr	r3, [r3, #12]
 80097aa:	021b      	lsls	r3, r3, #8
 80097ac:	697a      	ldr	r2, [r7, #20]
 80097ae:	4313      	orrs	r3, r2
 80097b0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80097b2:	697b      	ldr	r3, [r7, #20]
 80097b4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80097b8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	4a14      	ldr	r2, [pc, #80]	@ (8009810 <TIM_OC3_SetConfig+0xd0>)
 80097be:	4293      	cmp	r3, r2
 80097c0:	d113      	bne.n	80097ea <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80097c2:	693b      	ldr	r3, [r7, #16]
 80097c4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80097c8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80097ca:	693b      	ldr	r3, [r7, #16]
 80097cc:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80097d0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80097d2:	683b      	ldr	r3, [r7, #0]
 80097d4:	695b      	ldr	r3, [r3, #20]
 80097d6:	011b      	lsls	r3, r3, #4
 80097d8:	693a      	ldr	r2, [r7, #16]
 80097da:	4313      	orrs	r3, r2
 80097dc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80097de:	683b      	ldr	r3, [r7, #0]
 80097e0:	699b      	ldr	r3, [r3, #24]
 80097e2:	011b      	lsls	r3, r3, #4
 80097e4:	693a      	ldr	r2, [r7, #16]
 80097e6:	4313      	orrs	r3, r2
 80097e8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80097ea:	687b      	ldr	r3, [r7, #4]
 80097ec:	693a      	ldr	r2, [r7, #16]
 80097ee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	68fa      	ldr	r2, [r7, #12]
 80097f4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80097f6:	683b      	ldr	r3, [r7, #0]
 80097f8:	685a      	ldr	r2, [r3, #4]
 80097fa:	687b      	ldr	r3, [r7, #4]
 80097fc:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80097fe:	687b      	ldr	r3, [r7, #4]
 8009800:	697a      	ldr	r2, [r7, #20]
 8009802:	621a      	str	r2, [r3, #32]
}
 8009804:	bf00      	nop
 8009806:	371c      	adds	r7, #28
 8009808:	46bd      	mov	sp, r7
 800980a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980e:	4770      	bx	lr
 8009810:	40010000 	.word	0x40010000

08009814 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8009814:	b480      	push	{r7}
 8009816:	b087      	sub	sp, #28
 8009818:	af00      	add	r7, sp, #0
 800981a:	6078      	str	r0, [r7, #4]
 800981c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	6a1b      	ldr	r3, [r3, #32]
 8009822:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8009824:	687b      	ldr	r3, [r7, #4]
 8009826:	6a1b      	ldr	r3, [r3, #32]
 8009828:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800982c:	687b      	ldr	r3, [r7, #4]
 800982e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009830:	687b      	ldr	r3, [r7, #4]
 8009832:	685b      	ldr	r3, [r3, #4]
 8009834:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	69db      	ldr	r3, [r3, #28]
 800983a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009842:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8009844:	68fb      	ldr	r3, [r7, #12]
 8009846:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800984a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800984c:	683b      	ldr	r3, [r7, #0]
 800984e:	681b      	ldr	r3, [r3, #0]
 8009850:	021b      	lsls	r3, r3, #8
 8009852:	68fa      	ldr	r2, [r7, #12]
 8009854:	4313      	orrs	r3, r2
 8009856:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8009858:	693b      	ldr	r3, [r7, #16]
 800985a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800985e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8009860:	683b      	ldr	r3, [r7, #0]
 8009862:	689b      	ldr	r3, [r3, #8]
 8009864:	031b      	lsls	r3, r3, #12
 8009866:	693a      	ldr	r2, [r7, #16]
 8009868:	4313      	orrs	r3, r2
 800986a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	4a10      	ldr	r2, [pc, #64]	@ (80098b0 <TIM_OC4_SetConfig+0x9c>)
 8009870:	4293      	cmp	r3, r2
 8009872:	d109      	bne.n	8009888 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8009874:	697b      	ldr	r3, [r7, #20]
 8009876:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800987a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800987c:	683b      	ldr	r3, [r7, #0]
 800987e:	695b      	ldr	r3, [r3, #20]
 8009880:	019b      	lsls	r3, r3, #6
 8009882:	697a      	ldr	r2, [r7, #20]
 8009884:	4313      	orrs	r3, r2
 8009886:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8009888:	687b      	ldr	r3, [r7, #4]
 800988a:	697a      	ldr	r2, [r7, #20]
 800988c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800988e:	687b      	ldr	r3, [r7, #4]
 8009890:	68fa      	ldr	r2, [r7, #12]
 8009892:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8009894:	683b      	ldr	r3, [r7, #0]
 8009896:	685a      	ldr	r2, [r3, #4]
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800989c:	687b      	ldr	r3, [r7, #4]
 800989e:	693a      	ldr	r2, [r7, #16]
 80098a0:	621a      	str	r2, [r3, #32]
}
 80098a2:	bf00      	nop
 80098a4:	371c      	adds	r7, #28
 80098a6:	46bd      	mov	sp, r7
 80098a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098ac:	4770      	bx	lr
 80098ae:	bf00      	nop
 80098b0:	40010000 	.word	0x40010000

080098b4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80098b4:	b480      	push	{r7}
 80098b6:	b087      	sub	sp, #28
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	60f8      	str	r0, [r7, #12]
 80098bc:	60b9      	str	r1, [r7, #8]
 80098be:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80098c0:	68bb      	ldr	r3, [r7, #8]
 80098c2:	f003 031f 	and.w	r3, r3, #31
 80098c6:	2201      	movs	r2, #1
 80098c8:	fa02 f303 	lsl.w	r3, r2, r3
 80098cc:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	6a1a      	ldr	r2, [r3, #32]
 80098d2:	697b      	ldr	r3, [r7, #20]
 80098d4:	43db      	mvns	r3, r3
 80098d6:	401a      	ands	r2, r3
 80098d8:	68fb      	ldr	r3, [r7, #12]
 80098da:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	6a1a      	ldr	r2, [r3, #32]
 80098e0:	68bb      	ldr	r3, [r7, #8]
 80098e2:	f003 031f 	and.w	r3, r3, #31
 80098e6:	6879      	ldr	r1, [r7, #4]
 80098e8:	fa01 f303 	lsl.w	r3, r1, r3
 80098ec:	431a      	orrs	r2, r3
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	621a      	str	r2, [r3, #32]
}
 80098f2:	bf00      	nop
 80098f4:	371c      	adds	r7, #28
 80098f6:	46bd      	mov	sp, r7
 80098f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098fc:	4770      	bx	lr
	...

08009900 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8009900:	b480      	push	{r7}
 8009902:	b085      	sub	sp, #20
 8009904:	af00      	add	r7, sp, #0
 8009906:	6078      	str	r0, [r7, #4]
 8009908:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8009910:	2b01      	cmp	r3, #1
 8009912:	d101      	bne.n	8009918 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8009914:	2302      	movs	r3, #2
 8009916:	e050      	b.n	80099ba <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8009918:	687b      	ldr	r3, [r7, #4]
 800991a:	2201      	movs	r2, #1
 800991c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009920:	687b      	ldr	r3, [r7, #4]
 8009922:	2202      	movs	r2, #2
 8009924:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	681b      	ldr	r3, [r3, #0]
 800992c:	685b      	ldr	r3, [r3, #4]
 800992e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009930:	687b      	ldr	r3, [r7, #4]
 8009932:	681b      	ldr	r3, [r3, #0]
 8009934:	689b      	ldr	r3, [r3, #8]
 8009936:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800993e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8009940:	683b      	ldr	r3, [r7, #0]
 8009942:	681b      	ldr	r3, [r3, #0]
 8009944:	68fa      	ldr	r2, [r7, #12]
 8009946:	4313      	orrs	r3, r2
 8009948:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800994a:	687b      	ldr	r3, [r7, #4]
 800994c:	681b      	ldr	r3, [r3, #0]
 800994e:	68fa      	ldr	r2, [r7, #12]
 8009950:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009952:	687b      	ldr	r3, [r7, #4]
 8009954:	681b      	ldr	r3, [r3, #0]
 8009956:	4a1c      	ldr	r2, [pc, #112]	@ (80099c8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8009958:	4293      	cmp	r3, r2
 800995a:	d018      	beq.n	800998e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800995c:	687b      	ldr	r3, [r7, #4]
 800995e:	681b      	ldr	r3, [r3, #0]
 8009960:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009964:	d013      	beq.n	800998e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	681b      	ldr	r3, [r3, #0]
 800996a:	4a18      	ldr	r2, [pc, #96]	@ (80099cc <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800996c:	4293      	cmp	r3, r2
 800996e:	d00e      	beq.n	800998e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	681b      	ldr	r3, [r3, #0]
 8009974:	4a16      	ldr	r2, [pc, #88]	@ (80099d0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8009976:	4293      	cmp	r3, r2
 8009978:	d009      	beq.n	800998e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	4a15      	ldr	r2, [pc, #84]	@ (80099d4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8009980:	4293      	cmp	r3, r2
 8009982:	d004      	beq.n	800998e <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8009984:	687b      	ldr	r3, [r7, #4]
 8009986:	681b      	ldr	r3, [r3, #0]
 8009988:	4a13      	ldr	r2, [pc, #76]	@ (80099d8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 800998a:	4293      	cmp	r3, r2
 800998c:	d10c      	bne.n	80099a8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800998e:	68bb      	ldr	r3, [r7, #8]
 8009990:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8009994:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8009996:	683b      	ldr	r3, [r7, #0]
 8009998:	685b      	ldr	r3, [r3, #4]
 800999a:	68ba      	ldr	r2, [r7, #8]
 800999c:	4313      	orrs	r3, r2
 800999e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	681b      	ldr	r3, [r3, #0]
 80099a4:	68ba      	ldr	r2, [r7, #8]
 80099a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2201      	movs	r2, #1
 80099ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2200      	movs	r2, #0
 80099b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80099b8:	2300      	movs	r3, #0
}
 80099ba:	4618      	mov	r0, r3
 80099bc:	3714      	adds	r7, #20
 80099be:	46bd      	mov	sp, r7
 80099c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099c4:	4770      	bx	lr
 80099c6:	bf00      	nop
 80099c8:	40010000 	.word	0x40010000
 80099cc:	40000400 	.word	0x40000400
 80099d0:	40000800 	.word	0x40000800
 80099d4:	40000c00 	.word	0x40000c00
 80099d8:	40014000 	.word	0x40014000

080099dc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80099dc:	b580      	push	{r7, lr}
 80099de:	b082      	sub	sp, #8
 80099e0:	af00      	add	r7, sp, #0
 80099e2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	2b00      	cmp	r3, #0
 80099e8:	d101      	bne.n	80099ee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80099ea:	2301      	movs	r3, #1
 80099ec:	e042      	b.n	8009a74 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80099ee:	687b      	ldr	r3, [r7, #4]
 80099f0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80099f4:	b2db      	uxtb	r3, r3
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d106      	bne.n	8009a08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	2200      	movs	r2, #0
 80099fe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8009a02:	6878      	ldr	r0, [r7, #4]
 8009a04:	f7f9 fb7a 	bl	80030fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2224      	movs	r2, #36	@ 0x24
 8009a0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	681b      	ldr	r3, [r3, #0]
 8009a14:	68da      	ldr	r2, [r3, #12]
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009a1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8009a20:	6878      	ldr	r0, [r7, #4]
 8009a22:	f000 fe95 	bl	800a750 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009a26:	687b      	ldr	r3, [r7, #4]
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	691a      	ldr	r2, [r3, #16]
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8009a34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	681b      	ldr	r3, [r3, #0]
 8009a3a:	695a      	ldr	r2, [r3, #20]
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	681b      	ldr	r3, [r3, #0]
 8009a40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8009a44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8009a46:	687b      	ldr	r3, [r7, #4]
 8009a48:	681b      	ldr	r3, [r3, #0]
 8009a4a:	68da      	ldr	r2, [r3, #12]
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009a54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	2200      	movs	r2, #0
 8009a5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2220      	movs	r2, #32
 8009a60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	2220      	movs	r2, #32
 8009a68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	2200      	movs	r2, #0
 8009a70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8009a72:	2300      	movs	r3, #0
}
 8009a74:	4618      	mov	r0, r3
 8009a76:	3708      	adds	r7, #8
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	bd80      	pop	{r7, pc}

08009a7c <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009a7c:	b580      	push	{r7, lr}
 8009a7e:	b084      	sub	sp, #16
 8009a80:	af00      	add	r7, sp, #0
 8009a82:	60f8      	str	r0, [r7, #12]
 8009a84:	60b9      	str	r1, [r7, #8]
 8009a86:	4613      	mov	r3, r2
 8009a88:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009a90:	b2db      	uxtb	r3, r3
 8009a92:	2b20      	cmp	r3, #32
 8009a94:	d112      	bne.n	8009abc <HAL_UART_Receive_DMA+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8009a96:	68bb      	ldr	r3, [r7, #8]
 8009a98:	2b00      	cmp	r3, #0
 8009a9a:	d002      	beq.n	8009aa2 <HAL_UART_Receive_DMA+0x26>
 8009a9c:	88fb      	ldrh	r3, [r7, #6]
 8009a9e:	2b00      	cmp	r3, #0
 8009aa0:	d101      	bne.n	8009aa6 <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 8009aa2:	2301      	movs	r3, #1
 8009aa4:	e00b      	b.n	8009abe <HAL_UART_Receive_DMA+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009aa6:	68fb      	ldr	r3, [r7, #12]
 8009aa8:	2200      	movs	r2, #0
 8009aaa:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8009aac:	88fb      	ldrh	r3, [r7, #6]
 8009aae:	461a      	mov	r2, r3
 8009ab0:	68b9      	ldr	r1, [r7, #8]
 8009ab2:	68f8      	ldr	r0, [r7, #12]
 8009ab4:	f000 fbe4 	bl	800a280 <UART_Start_Receive_DMA>
 8009ab8:	4603      	mov	r3, r0
 8009aba:	e000      	b.n	8009abe <HAL_UART_Receive_DMA+0x42>
  }
  else
  {
    return HAL_BUSY;
 8009abc:	2302      	movs	r3, #2
  }
}
 8009abe:	4618      	mov	r0, r3
 8009ac0:	3710      	adds	r7, #16
 8009ac2:	46bd      	mov	sp, r7
 8009ac4:	bd80      	pop	{r7, pc}
	...

08009ac8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b0ba      	sub	sp, #232	@ 0xe8
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8009ada:	687b      	ldr	r3, [r7, #4]
 8009adc:	681b      	ldr	r3, [r3, #0]
 8009ade:	68db      	ldr	r3, [r3, #12]
 8009ae0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8009ae4:	687b      	ldr	r3, [r7, #4]
 8009ae6:	681b      	ldr	r3, [r3, #0]
 8009ae8:	695b      	ldr	r3, [r3, #20]
 8009aea:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8009aee:	2300      	movs	r3, #0
 8009af0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8009af4:	2300      	movs	r3, #0
 8009af6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8009afa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009afe:	f003 030f 	and.w	r3, r3, #15
 8009b02:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8009b06:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009b0a:	2b00      	cmp	r3, #0
 8009b0c:	d10f      	bne.n	8009b2e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009b0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b12:	f003 0320 	and.w	r3, r3, #32
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d009      	beq.n	8009b2e <HAL_UART_IRQHandler+0x66>
 8009b1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b1e:	f003 0320 	and.w	r3, r3, #32
 8009b22:	2b00      	cmp	r3, #0
 8009b24:	d003      	beq.n	8009b2e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8009b26:	6878      	ldr	r0, [r7, #4]
 8009b28:	f000 fd54 	bl	800a5d4 <UART_Receive_IT>
      return;
 8009b2c:	e273      	b.n	800a016 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8009b2e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	f000 80de 	beq.w	8009cf4 <HAL_UART_IRQHandler+0x22c>
 8009b38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009b3c:	f003 0301 	and.w	r3, r3, #1
 8009b40:	2b00      	cmp	r3, #0
 8009b42:	d106      	bne.n	8009b52 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8009b44:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b48:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8009b4c:	2b00      	cmp	r3, #0
 8009b4e:	f000 80d1 	beq.w	8009cf4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8009b52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b56:	f003 0301 	and.w	r3, r3, #1
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d00b      	beq.n	8009b76 <HAL_UART_IRQHandler+0xae>
 8009b5e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009b62:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009b66:	2b00      	cmp	r3, #0
 8009b68:	d005      	beq.n	8009b76 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009b6a:	687b      	ldr	r3, [r7, #4]
 8009b6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b6e:	f043 0201 	orr.w	r2, r3, #1
 8009b72:	687b      	ldr	r3, [r7, #4]
 8009b74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b7a:	f003 0304 	and.w	r3, r3, #4
 8009b7e:	2b00      	cmp	r3, #0
 8009b80:	d00b      	beq.n	8009b9a <HAL_UART_IRQHandler+0xd2>
 8009b82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009b86:	f003 0301 	and.w	r3, r3, #1
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d005      	beq.n	8009b9a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009b92:	f043 0202 	orr.w	r2, r3, #2
 8009b96:	687b      	ldr	r3, [r7, #4]
 8009b98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8009b9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009b9e:	f003 0302 	and.w	r3, r3, #2
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d00b      	beq.n	8009bbe <HAL_UART_IRQHandler+0xf6>
 8009ba6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009baa:	f003 0301 	and.w	r3, r3, #1
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d005      	beq.n	8009bbe <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bb6:	f043 0204 	orr.w	r2, r3, #4
 8009bba:	687b      	ldr	r3, [r7, #4]
 8009bbc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8009bbe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bc2:	f003 0308 	and.w	r3, r3, #8
 8009bc6:	2b00      	cmp	r3, #0
 8009bc8:	d011      	beq.n	8009bee <HAL_UART_IRQHandler+0x126>
 8009bca:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009bce:	f003 0320 	and.w	r3, r3, #32
 8009bd2:	2b00      	cmp	r3, #0
 8009bd4:	d105      	bne.n	8009be2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8009bd6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8009bda:	f003 0301 	and.w	r3, r3, #1
 8009bde:	2b00      	cmp	r3, #0
 8009be0:	d005      	beq.n	8009bee <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8009be2:	687b      	ldr	r3, [r7, #4]
 8009be4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009be6:	f043 0208 	orr.w	r2, r3, #8
 8009bea:	687b      	ldr	r3, [r7, #4]
 8009bec:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009bf2:	2b00      	cmp	r3, #0
 8009bf4:	f000 820a 	beq.w	800a00c <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8009bf8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009bfc:	f003 0320 	and.w	r3, r3, #32
 8009c00:	2b00      	cmp	r3, #0
 8009c02:	d008      	beq.n	8009c16 <HAL_UART_IRQHandler+0x14e>
 8009c04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009c08:	f003 0320 	and.w	r3, r3, #32
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d002      	beq.n	8009c16 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f000 fcdf 	bl	800a5d4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8009c16:	687b      	ldr	r3, [r7, #4]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	695b      	ldr	r3, [r3, #20]
 8009c1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c20:	2b40      	cmp	r3, #64	@ 0x40
 8009c22:	bf0c      	ite	eq
 8009c24:	2301      	moveq	r3, #1
 8009c26:	2300      	movne	r3, #0
 8009c28:	b2db      	uxtb	r3, r3
 8009c2a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009c32:	f003 0308 	and.w	r3, r3, #8
 8009c36:	2b00      	cmp	r3, #0
 8009c38:	d103      	bne.n	8009c42 <HAL_UART_IRQHandler+0x17a>
 8009c3a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8009c3e:	2b00      	cmp	r3, #0
 8009c40:	d04f      	beq.n	8009ce2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8009c42:	6878      	ldr	r0, [r7, #4]
 8009c44:	f000 fbea 	bl	800a41c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	681b      	ldr	r3, [r3, #0]
 8009c4c:	695b      	ldr	r3, [r3, #20]
 8009c4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009c52:	2b40      	cmp	r3, #64	@ 0x40
 8009c54:	d141      	bne.n	8009cda <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009c56:	687b      	ldr	r3, [r7, #4]
 8009c58:	681b      	ldr	r3, [r3, #0]
 8009c5a:	3314      	adds	r3, #20
 8009c5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009c60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8009c64:	e853 3f00 	ldrex	r3, [r3]
 8009c68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8009c6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8009c70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009c74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8009c78:	687b      	ldr	r3, [r7, #4]
 8009c7a:	681b      	ldr	r3, [r3, #0]
 8009c7c:	3314      	adds	r3, #20
 8009c7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8009c82:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8009c86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009c8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8009c8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8009c92:	e841 2300 	strex	r3, r2, [r1]
 8009c96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8009c9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8009c9e:	2b00      	cmp	r3, #0
 8009ca0:	d1d9      	bne.n	8009c56 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009ca6:	2b00      	cmp	r3, #0
 8009ca8:	d013      	beq.n	8009cd2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cae:	4a8a      	ldr	r2, [pc, #552]	@ (8009ed8 <HAL_UART_IRQHandler+0x410>)
 8009cb0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8009cb2:	687b      	ldr	r3, [r7, #4]
 8009cb4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cb6:	4618      	mov	r0, r3
 8009cb8:	f7f9 ffc4 	bl	8003c44 <HAL_DMA_Abort_IT>
 8009cbc:	4603      	mov	r3, r0
 8009cbe:	2b00      	cmp	r3, #0
 8009cc0:	d016      	beq.n	8009cf0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8009cc2:	687b      	ldr	r3, [r7, #4]
 8009cc4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009cc6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009cc8:	687a      	ldr	r2, [r7, #4]
 8009cca:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8009ccc:	4610      	mov	r0, r2
 8009cce:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cd0:	e00e      	b.n	8009cf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8009cd2:	6878      	ldr	r0, [r7, #4]
 8009cd4:	f000 f9c0 	bl	800a058 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cd8:	e00a      	b.n	8009cf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009cda:	6878      	ldr	r0, [r7, #4]
 8009cdc:	f000 f9bc 	bl	800a058 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009ce0:	e006      	b.n	8009cf0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8009ce2:	6878      	ldr	r0, [r7, #4]
 8009ce4:	f000 f9b8 	bl	800a058 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009ce8:	687b      	ldr	r3, [r7, #4]
 8009cea:	2200      	movs	r2, #0
 8009cec:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8009cee:	e18d      	b.n	800a00c <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009cf0:	bf00      	nop
    return;
 8009cf2:	e18b      	b.n	800a00c <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009cf8:	2b01      	cmp	r3, #1
 8009cfa:	f040 8167 	bne.w	8009fcc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8009cfe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009d02:	f003 0310 	and.w	r3, r3, #16
 8009d06:	2b00      	cmp	r3, #0
 8009d08:	f000 8160 	beq.w	8009fcc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 8009d0c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009d10:	f003 0310 	and.w	r3, r3, #16
 8009d14:	2b00      	cmp	r3, #0
 8009d16:	f000 8159 	beq.w	8009fcc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8009d1a:	2300      	movs	r3, #0
 8009d1c:	60bb      	str	r3, [r7, #8]
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	60bb      	str	r3, [r7, #8]
 8009d26:	687b      	ldr	r3, [r7, #4]
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	685b      	ldr	r3, [r3, #4]
 8009d2c:	60bb      	str	r3, [r7, #8]
 8009d2e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	681b      	ldr	r3, [r3, #0]
 8009d34:	695b      	ldr	r3, [r3, #20]
 8009d36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009d3a:	2b40      	cmp	r3, #64	@ 0x40
 8009d3c:	f040 80ce 	bne.w	8009edc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8009d40:	687b      	ldr	r3, [r7, #4]
 8009d42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	685b      	ldr	r3, [r3, #4]
 8009d48:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8009d4c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8009d50:	2b00      	cmp	r3, #0
 8009d52:	f000 80a9 	beq.w	8009ea8 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009d5a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009d5e:	429a      	cmp	r2, r3
 8009d60:	f080 80a2 	bcs.w	8009ea8 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009d6a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009d70:	69db      	ldr	r3, [r3, #28]
 8009d72:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009d76:	f000 8088 	beq.w	8009e8a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	330c      	adds	r3, #12
 8009d80:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009d84:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009d88:	e853 3f00 	ldrex	r3, [r3]
 8009d8c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8009d90:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009d94:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009d98:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8009d9c:	687b      	ldr	r3, [r7, #4]
 8009d9e:	681b      	ldr	r3, [r3, #0]
 8009da0:	330c      	adds	r3, #12
 8009da2:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8009da6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8009daa:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009dae:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8009db2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8009db6:	e841 2300 	strex	r3, r2, [r1]
 8009dba:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8009dbe:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009dc2:	2b00      	cmp	r3, #0
 8009dc4:	d1d9      	bne.n	8009d7a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009dc6:	687b      	ldr	r3, [r7, #4]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	3314      	adds	r3, #20
 8009dcc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009dce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009dd0:	e853 3f00 	ldrex	r3, [r3]
 8009dd4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8009dd6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8009dd8:	f023 0301 	bic.w	r3, r3, #1
 8009ddc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	3314      	adds	r3, #20
 8009de6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8009dea:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8009dee:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009df0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8009df2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8009df6:	e841 2300 	strex	r3, r2, [r1]
 8009dfa:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8009dfc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8009dfe:	2b00      	cmp	r3, #0
 8009e00:	d1e1      	bne.n	8009dc6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	3314      	adds	r3, #20
 8009e08:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e0a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009e0c:	e853 3f00 	ldrex	r3, [r3]
 8009e10:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8009e12:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8009e14:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009e18:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8009e1c:	687b      	ldr	r3, [r7, #4]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	3314      	adds	r3, #20
 8009e22:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8009e26:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8009e28:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e2a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8009e2c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8009e2e:	e841 2300 	strex	r3, r2, [r1]
 8009e32:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8009e34:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d1e3      	bne.n	8009e02 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	2220      	movs	r2, #32
 8009e3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	2200      	movs	r2, #0
 8009e46:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	681b      	ldr	r3, [r3, #0]
 8009e4c:	330c      	adds	r3, #12
 8009e4e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009e50:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8009e52:	e853 3f00 	ldrex	r3, [r3]
 8009e56:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8009e58:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8009e5a:	f023 0310 	bic.w	r3, r3, #16
 8009e5e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	330c      	adds	r3, #12
 8009e68:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8009e6c:	65ba      	str	r2, [r7, #88]	@ 0x58
 8009e6e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009e70:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009e72:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8009e74:	e841 2300 	strex	r3, r2, [r1]
 8009e78:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009e7a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009e7c:	2b00      	cmp	r3, #0
 8009e7e:	d1e3      	bne.n	8009e48 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8009e80:	687b      	ldr	r3, [r7, #4]
 8009e82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009e84:	4618      	mov	r0, r3
 8009e86:	f7f9 fe6d 	bl	8003b64 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	2202      	movs	r2, #2
 8009e8e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009e94:	687b      	ldr	r3, [r7, #4]
 8009e96:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009e98:	b29b      	uxth	r3, r3
 8009e9a:	1ad3      	subs	r3, r2, r3
 8009e9c:	b29b      	uxth	r3, r3
 8009e9e:	4619      	mov	r1, r3
 8009ea0:	6878      	ldr	r0, [r7, #4]
 8009ea2:	f000 f8e3 	bl	800a06c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8009ea6:	e0b3      	b.n	800a010 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8009ea8:	687b      	ldr	r3, [r7, #4]
 8009eaa:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009eac:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8009eb0:	429a      	cmp	r2, r3
 8009eb2:	f040 80ad 	bne.w	800a010 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009eba:	69db      	ldr	r3, [r3, #28]
 8009ebc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8009ec0:	f040 80a6 	bne.w	800a010 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009ec4:	687b      	ldr	r3, [r7, #4]
 8009ec6:	2202      	movs	r2, #2
 8009ec8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009eca:	687b      	ldr	r3, [r7, #4]
 8009ecc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8009ece:	4619      	mov	r1, r3
 8009ed0:	6878      	ldr	r0, [r7, #4]
 8009ed2:	f000 f8cb 	bl	800a06c <HAL_UARTEx_RxEventCallback>
      return;
 8009ed6:	e09b      	b.n	800a010 <HAL_UART_IRQHandler+0x548>
 8009ed8:	0800a4e3 	.word	0x0800a4e3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009ee4:	b29b      	uxth	r3, r3
 8009ee6:	1ad3      	subs	r3, r2, r3
 8009ee8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8009ef0:	b29b      	uxth	r3, r3
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	f000 808e 	beq.w	800a014 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 8009ef8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	f000 8089 	beq.w	800a014 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8009f02:	687b      	ldr	r3, [r7, #4]
 8009f04:	681b      	ldr	r3, [r3, #0]
 8009f06:	330c      	adds	r3, #12
 8009f08:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f0a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009f0c:	e853 3f00 	ldrex	r3, [r3]
 8009f10:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009f14:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009f18:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8009f1c:	687b      	ldr	r3, [r7, #4]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	330c      	adds	r3, #12
 8009f22:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8009f26:	647a      	str	r2, [r7, #68]	@ 0x44
 8009f28:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f2a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8009f2c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8009f2e:	e841 2300 	strex	r3, r2, [r1]
 8009f32:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009f34:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009f36:	2b00      	cmp	r3, #0
 8009f38:	d1e3      	bne.n	8009f02 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	681b      	ldr	r3, [r3, #0]
 8009f3e:	3314      	adds	r3, #20
 8009f40:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009f44:	e853 3f00 	ldrex	r3, [r3]
 8009f48:	623b      	str	r3, [r7, #32]
   return(result);
 8009f4a:	6a3b      	ldr	r3, [r7, #32]
 8009f4c:	f023 0301 	bic.w	r3, r3, #1
 8009f50:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	681b      	ldr	r3, [r3, #0]
 8009f58:	3314      	adds	r3, #20
 8009f5a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8009f5e:	633a      	str	r2, [r7, #48]	@ 0x30
 8009f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009f62:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009f64:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009f66:	e841 2300 	strex	r3, r2, [r1]
 8009f6a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009f6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009f6e:	2b00      	cmp	r3, #0
 8009f70:	d1e3      	bne.n	8009f3a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8009f72:	687b      	ldr	r3, [r7, #4]
 8009f74:	2220      	movs	r2, #32
 8009f76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009f7a:	687b      	ldr	r3, [r7, #4]
 8009f7c:	2200      	movs	r2, #0
 8009f7e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	681b      	ldr	r3, [r3, #0]
 8009f84:	330c      	adds	r3, #12
 8009f86:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009f88:	693b      	ldr	r3, [r7, #16]
 8009f8a:	e853 3f00 	ldrex	r3, [r3]
 8009f8e:	60fb      	str	r3, [r7, #12]
   return(result);
 8009f90:	68fb      	ldr	r3, [r7, #12]
 8009f92:	f023 0310 	bic.w	r3, r3, #16
 8009f96:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8009f9a:	687b      	ldr	r3, [r7, #4]
 8009f9c:	681b      	ldr	r3, [r3, #0]
 8009f9e:	330c      	adds	r3, #12
 8009fa0:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8009fa4:	61fa      	str	r2, [r7, #28]
 8009fa6:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009fa8:	69b9      	ldr	r1, [r7, #24]
 8009faa:	69fa      	ldr	r2, [r7, #28]
 8009fac:	e841 2300 	strex	r3, r2, [r1]
 8009fb0:	617b      	str	r3, [r7, #20]
   return(result);
 8009fb2:	697b      	ldr	r3, [r7, #20]
 8009fb4:	2b00      	cmp	r3, #0
 8009fb6:	d1e3      	bne.n	8009f80 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	2202      	movs	r2, #2
 8009fbc:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8009fbe:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8009fc2:	4619      	mov	r1, r3
 8009fc4:	6878      	ldr	r0, [r7, #4]
 8009fc6:	f000 f851 	bl	800a06c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8009fca:	e023      	b.n	800a014 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8009fcc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009fd0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d009      	beq.n	8009fec <HAL_UART_IRQHandler+0x524>
 8009fd8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009fdc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009fe0:	2b00      	cmp	r3, #0
 8009fe2:	d003      	beq.n	8009fec <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 8009fe4:	6878      	ldr	r0, [r7, #4]
 8009fe6:	f000 fa8d 	bl	800a504 <UART_Transmit_IT>
    return;
 8009fea:	e014      	b.n	800a016 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8009fec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8009ff0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009ff4:	2b00      	cmp	r3, #0
 8009ff6:	d00e      	beq.n	800a016 <HAL_UART_IRQHandler+0x54e>
 8009ff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8009ffc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a000:	2b00      	cmp	r3, #0
 800a002:	d008      	beq.n	800a016 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800a004:	6878      	ldr	r0, [r7, #4]
 800a006:	f000 facd 	bl	800a5a4 <UART_EndTransmit_IT>
    return;
 800a00a:	e004      	b.n	800a016 <HAL_UART_IRQHandler+0x54e>
    return;
 800a00c:	bf00      	nop
 800a00e:	e002      	b.n	800a016 <HAL_UART_IRQHandler+0x54e>
      return;
 800a010:	bf00      	nop
 800a012:	e000      	b.n	800a016 <HAL_UART_IRQHandler+0x54e>
      return;
 800a014:	bf00      	nop
  }
}
 800a016:	37e8      	adds	r7, #232	@ 0xe8
 800a018:	46bd      	mov	sp, r7
 800a01a:	bd80      	pop	{r7, pc}

0800a01c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800a01c:	b480      	push	{r7}
 800a01e:	b083      	sub	sp, #12
 800a020:	af00      	add	r7, sp, #0
 800a022:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800a024:	bf00      	nop
 800a026:	370c      	adds	r7, #12
 800a028:	46bd      	mov	sp, r7
 800a02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02e:	4770      	bx	lr

0800a030 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800a030:	b480      	push	{r7}
 800a032:	b083      	sub	sp, #12
 800a034:	af00      	add	r7, sp, #0
 800a036:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800a038:	bf00      	nop
 800a03a:	370c      	adds	r7, #12
 800a03c:	46bd      	mov	sp, r7
 800a03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a042:	4770      	bx	lr

0800a044 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800a044:	b480      	push	{r7}
 800a046:	b083      	sub	sp, #12
 800a048:	af00      	add	r7, sp, #0
 800a04a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 800a04c:	bf00      	nop
 800a04e:	370c      	adds	r7, #12
 800a050:	46bd      	mov	sp, r7
 800a052:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a056:	4770      	bx	lr

0800a058 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800a058:	b480      	push	{r7}
 800a05a:	b083      	sub	sp, #12
 800a05c:	af00      	add	r7, sp, #0
 800a05e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800a060:	bf00      	nop
 800a062:	370c      	adds	r7, #12
 800a064:	46bd      	mov	sp, r7
 800a066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a06a:	4770      	bx	lr

0800a06c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800a06c:	b480      	push	{r7}
 800a06e:	b083      	sub	sp, #12
 800a070:	af00      	add	r7, sp, #0
 800a072:	6078      	str	r0, [r7, #4]
 800a074:	460b      	mov	r3, r1
 800a076:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800a078:	bf00      	nop
 800a07a:	370c      	adds	r7, #12
 800a07c:	46bd      	mov	sp, r7
 800a07e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a082:	4770      	bx	lr

0800a084 <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800a084:	b580      	push	{r7, lr}
 800a086:	b09c      	sub	sp, #112	@ 0x70
 800a088:	af00      	add	r7, sp, #0
 800a08a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a08c:	687b      	ldr	r3, [r7, #4]
 800a08e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a090:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	681b      	ldr	r3, [r3, #0]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a09c:	2b00      	cmp	r3, #0
 800a09e:	d172      	bne.n	800a186 <UART_DMAReceiveCplt+0x102>
  {
    huart->RxXferCount = 0U;
 800a0a0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0a2:	2200      	movs	r2, #0
 800a0a4:	85da      	strh	r2, [r3, #46]	@ 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a0a6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0a8:	681b      	ldr	r3, [r3, #0]
 800a0aa:	330c      	adds	r3, #12
 800a0ac:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0ae:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800a0b0:	e853 3f00 	ldrex	r3, [r3]
 800a0b4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800a0b6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800a0b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a0bc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800a0be:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	330c      	adds	r3, #12
 800a0c4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800a0c6:	65ba      	str	r2, [r7, #88]	@ 0x58
 800a0c8:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0ca:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800a0cc:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a0ce:	e841 2300 	strex	r3, r2, [r1]
 800a0d2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800a0d4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d1e5      	bne.n	800a0a6 <UART_DMAReceiveCplt+0x22>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a0da:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0dc:	681b      	ldr	r3, [r3, #0]
 800a0de:	3314      	adds	r3, #20
 800a0e0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a0e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a0e4:	e853 3f00 	ldrex	r3, [r3]
 800a0e8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800a0ea:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a0ec:	f023 0301 	bic.w	r3, r3, #1
 800a0f0:	667b      	str	r3, [r7, #100]	@ 0x64
 800a0f2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a0f4:	681b      	ldr	r3, [r3, #0]
 800a0f6:	3314      	adds	r3, #20
 800a0f8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800a0fa:	647a      	str	r2, [r7, #68]	@ 0x44
 800a0fc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a0fe:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800a100:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a102:	e841 2300 	strex	r3, r2, [r1]
 800a106:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a108:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a10a:	2b00      	cmp	r3, #0
 800a10c:	d1e5      	bne.n	800a0da <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a10e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a110:	681b      	ldr	r3, [r3, #0]
 800a112:	3314      	adds	r3, #20
 800a114:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a116:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a118:	e853 3f00 	ldrex	r3, [r3]
 800a11c:	623b      	str	r3, [r7, #32]
   return(result);
 800a11e:	6a3b      	ldr	r3, [r7, #32]
 800a120:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800a124:	663b      	str	r3, [r7, #96]	@ 0x60
 800a126:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	3314      	adds	r3, #20
 800a12c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800a12e:	633a      	str	r2, [r7, #48]	@ 0x30
 800a130:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a132:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800a134:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a136:	e841 2300 	strex	r3, r2, [r1]
 800a13a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a13c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a13e:	2b00      	cmp	r3, #0
 800a140:	d1e5      	bne.n	800a10e <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a142:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a144:	2220      	movs	r2, #32
 800a146:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a14a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a14c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a14e:	2b01      	cmp	r3, #1
 800a150:	d119      	bne.n	800a186 <UART_DMAReceiveCplt+0x102>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a152:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a154:	681b      	ldr	r3, [r3, #0]
 800a156:	330c      	adds	r3, #12
 800a158:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a15a:	693b      	ldr	r3, [r7, #16]
 800a15c:	e853 3f00 	ldrex	r3, [r3]
 800a160:	60fb      	str	r3, [r7, #12]
   return(result);
 800a162:	68fb      	ldr	r3, [r7, #12]
 800a164:	f023 0310 	bic.w	r3, r3, #16
 800a168:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a16a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a16c:	681b      	ldr	r3, [r3, #0]
 800a16e:	330c      	adds	r3, #12
 800a170:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800a172:	61fa      	str	r2, [r7, #28]
 800a174:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a176:	69b9      	ldr	r1, [r7, #24]
 800a178:	69fa      	ldr	r2, [r7, #28]
 800a17a:	e841 2300 	strex	r3, r2, [r1]
 800a17e:	617b      	str	r3, [r7, #20]
   return(result);
 800a180:	697b      	ldr	r3, [r7, #20]
 800a182:	2b00      	cmp	r3, #0
 800a184:	d1e5      	bne.n	800a152 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
   In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a186:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a188:	2200      	movs	r2, #0
 800a18a:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a18c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a18e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a190:	2b01      	cmp	r3, #1
 800a192:	d106      	bne.n	800a1a2 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a194:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800a196:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a198:	4619      	mov	r1, r3
 800a19a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a19c:	f7ff ff66 	bl	800a06c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a1a0:	e002      	b.n	800a1a8 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 800a1a2:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800a1a4:	f7ff ff44 	bl	800a030 <HAL_UART_RxCpltCallback>
}
 800a1a8:	bf00      	nop
 800a1aa:	3770      	adds	r7, #112	@ 0x70
 800a1ac:	46bd      	mov	sp, r7
 800a1ae:	bd80      	pop	{r7, pc}

0800a1b0 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800a1b0:	b580      	push	{r7, lr}
 800a1b2:	b084      	sub	sp, #16
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1bc:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	2201      	movs	r2, #1
 800a1c2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a1c4:	68fb      	ldr	r3, [r7, #12]
 800a1c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a1c8:	2b01      	cmp	r3, #1
 800a1ca:	d108      	bne.n	800a1de <UART_DMARxHalfCplt+0x2e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 800a1cc:	68fb      	ldr	r3, [r7, #12]
 800a1ce:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a1d0:	085b      	lsrs	r3, r3, #1
 800a1d2:	b29b      	uxth	r3, r3
 800a1d4:	4619      	mov	r1, r3
 800a1d6:	68f8      	ldr	r0, [r7, #12]
 800a1d8:	f7ff ff48 	bl	800a06c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800a1dc:	e002      	b.n	800a1e4 <UART_DMARxHalfCplt+0x34>
    HAL_UART_RxHalfCpltCallback(huart);
 800a1de:	68f8      	ldr	r0, [r7, #12]
 800a1e0:	f7ff ff30 	bl	800a044 <HAL_UART_RxHalfCpltCallback>
}
 800a1e4:	bf00      	nop
 800a1e6:	3710      	adds	r7, #16
 800a1e8:	46bd      	mov	sp, r7
 800a1ea:	bd80      	pop	{r7, pc}

0800a1ec <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800a1ec:	b580      	push	{r7, lr}
 800a1ee:	b084      	sub	sp, #16
 800a1f0:	af00      	add	r7, sp, #0
 800a1f2:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 800a1f4:	2300      	movs	r3, #0
 800a1f6:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a1fc:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 800a1fe:	68bb      	ldr	r3, [r7, #8]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	695b      	ldr	r3, [r3, #20]
 800a204:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a208:	2b80      	cmp	r3, #128	@ 0x80
 800a20a:	bf0c      	ite	eq
 800a20c:	2301      	moveq	r3, #1
 800a20e:	2300      	movne	r3, #0
 800a210:	b2db      	uxtb	r3, r3
 800a212:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 800a214:	68bb      	ldr	r3, [r7, #8]
 800a216:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a21a:	b2db      	uxtb	r3, r3
 800a21c:	2b21      	cmp	r3, #33	@ 0x21
 800a21e:	d108      	bne.n	800a232 <UART_DMAError+0x46>
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	2b00      	cmp	r3, #0
 800a224:	d005      	beq.n	800a232 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 800a226:	68bb      	ldr	r3, [r7, #8]
 800a228:	2200      	movs	r2, #0
 800a22a:	84da      	strh	r2, [r3, #38]	@ 0x26
    UART_EndTxTransfer(huart);
 800a22c:	68b8      	ldr	r0, [r7, #8]
 800a22e:	f000 f8cd 	bl	800a3cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800a232:	68bb      	ldr	r3, [r7, #8]
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	695b      	ldr	r3, [r3, #20]
 800a238:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a23c:	2b40      	cmp	r3, #64	@ 0x40
 800a23e:	bf0c      	ite	eq
 800a240:	2301      	moveq	r3, #1
 800a242:	2300      	movne	r3, #0
 800a244:	b2db      	uxtb	r3, r3
 800a246:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 800a248:	68bb      	ldr	r3, [r7, #8]
 800a24a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a24e:	b2db      	uxtb	r3, r3
 800a250:	2b22      	cmp	r3, #34	@ 0x22
 800a252:	d108      	bne.n	800a266 <UART_DMAError+0x7a>
 800a254:	68fb      	ldr	r3, [r7, #12]
 800a256:	2b00      	cmp	r3, #0
 800a258:	d005      	beq.n	800a266 <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 800a25a:	68bb      	ldr	r3, [r7, #8]
 800a25c:	2200      	movs	r2, #0
 800a25e:	85da      	strh	r2, [r3, #46]	@ 0x2e
    UART_EndRxTransfer(huart);
 800a260:	68b8      	ldr	r0, [r7, #8]
 800a262:	f000 f8db 	bl	800a41c <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800a266:	68bb      	ldr	r3, [r7, #8]
 800a268:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a26a:	f043 0210 	orr.w	r2, r3, #16
 800a26e:	68bb      	ldr	r3, [r7, #8]
 800a270:	645a      	str	r2, [r3, #68]	@ 0x44
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a272:	68b8      	ldr	r0, [r7, #8]
 800a274:	f7ff fef0 	bl	800a058 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a278:	bf00      	nop
 800a27a:	3710      	adds	r7, #16
 800a27c:	46bd      	mov	sp, r7
 800a27e:	bd80      	pop	{r7, pc}

0800a280 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800a280:	b580      	push	{r7, lr}
 800a282:	b098      	sub	sp, #96	@ 0x60
 800a284:	af00      	add	r7, sp, #0
 800a286:	60f8      	str	r0, [r7, #12]
 800a288:	60b9      	str	r1, [r7, #8]
 800a28a:	4613      	mov	r3, r2
 800a28c:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  huart->pRxBuffPtr = pData;
 800a28e:	68ba      	ldr	r2, [r7, #8]
 800a290:	68fb      	ldr	r3, [r7, #12]
 800a292:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	88fa      	ldrh	r2, [r7, #6]
 800a298:	859a      	strh	r2, [r3, #44]	@ 0x2c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a29a:	68fb      	ldr	r3, [r7, #12]
 800a29c:	2200      	movs	r2, #0
 800a29e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800a2a0:	68fb      	ldr	r3, [r7, #12]
 800a2a2:	2222      	movs	r2, #34	@ 0x22
 800a2a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Set the UART DMA transfer complete callback */
  huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2ac:	4a44      	ldr	r2, [pc, #272]	@ (800a3c0 <UART_Start_Receive_DMA+0x140>)
 800a2ae:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the UART DMA Half transfer complete callback */
  huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2b4:	4a43      	ldr	r2, [pc, #268]	@ (800a3c4 <UART_Start_Receive_DMA+0x144>)
 800a2b6:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the DMA error callback */
  huart->hdmarx->XferErrorCallback = UART_DMAError;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2bc:	4a42      	ldr	r2, [pc, #264]	@ (800a3c8 <UART_Start_Receive_DMA+0x148>)
 800a2be:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA abort callback */
  huart->hdmarx->XferAbortCallback = NULL;
 800a2c0:	68fb      	ldr	r3, [r7, #12]
 800a2c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800a2c4:	2200      	movs	r2, #0
 800a2c6:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the DMA stream */
  tmp = (uint32_t *)&pData;
 800a2c8:	f107 0308 	add.w	r3, r7, #8
 800a2cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
  if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size) != HAL_OK)
 800a2ce:	68fb      	ldr	r3, [r7, #12]
 800a2d0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 800a2d2:	68fb      	ldr	r3, [r7, #12]
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	3304      	adds	r3, #4
 800a2d8:	4619      	mov	r1, r3
 800a2da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800a2dc:	681a      	ldr	r2, [r3, #0]
 800a2de:	88fb      	ldrh	r3, [r7, #6]
 800a2e0:	f7f9 fbe8 	bl	8003ab4 <HAL_DMA_Start_IT>
 800a2e4:	4603      	mov	r3, r0
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d008      	beq.n	800a2fc <UART_Start_Receive_DMA+0x7c>
  {
    /* Set error code to DMA */
    huart->ErrorCode = HAL_UART_ERROR_DMA;
 800a2ea:	68fb      	ldr	r3, [r7, #12]
 800a2ec:	2210      	movs	r2, #16
 800a2ee:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Restore huart->RxState to ready */
    huart->RxState = HAL_UART_STATE_READY;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	2220      	movs	r2, #32
 800a2f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    return HAL_ERROR;
 800a2f8:	2301      	movs	r3, #1
 800a2fa:	e05d      	b.n	800a3b8 <UART_Start_Receive_DMA+0x138>
  }
  /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
  __HAL_UART_CLEAR_OREFLAG(huart);
 800a2fc:	2300      	movs	r3, #0
 800a2fe:	613b      	str	r3, [r7, #16]
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	681b      	ldr	r3, [r3, #0]
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	613b      	str	r3, [r7, #16]
 800a308:	68fb      	ldr	r3, [r7, #12]
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	685b      	ldr	r3, [r3, #4]
 800a30e:	613b      	str	r3, [r7, #16]
 800a310:	693b      	ldr	r3, [r7, #16]

  if (huart->Init.Parity != UART_PARITY_NONE)
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	691b      	ldr	r3, [r3, #16]
 800a316:	2b00      	cmp	r3, #0
 800a318:	d019      	beq.n	800a34e <UART_Start_Receive_DMA+0xce>
  {
    /* Enable the UART Parity Error Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	330c      	adds	r3, #12
 800a320:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a322:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800a324:	e853 3f00 	ldrex	r3, [r3]
 800a328:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800a32a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800a32c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a330:	65bb      	str	r3, [r7, #88]	@ 0x58
 800a332:	68fb      	ldr	r3, [r7, #12]
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	330c      	adds	r3, #12
 800a338:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800a33a:	64fa      	str	r2, [r7, #76]	@ 0x4c
 800a33c:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a33e:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 800a340:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a342:	e841 2300 	strex	r3, r2, [r1]
 800a346:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800a348:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d1e5      	bne.n	800a31a <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	3314      	adds	r3, #20
 800a354:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a356:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a358:	e853 3f00 	ldrex	r3, [r3]
 800a35c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800a35e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a360:	f043 0301 	orr.w	r3, r3, #1
 800a364:	657b      	str	r3, [r7, #84]	@ 0x54
 800a366:	68fb      	ldr	r3, [r7, #12]
 800a368:	681b      	ldr	r3, [r3, #0]
 800a36a:	3314      	adds	r3, #20
 800a36c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800a36e:	63ba      	str	r2, [r7, #56]	@ 0x38
 800a370:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a372:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800a374:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800a376:	e841 2300 	strex	r3, r2, [r1]
 800a37a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a37c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a37e:	2b00      	cmp	r3, #0
 800a380:	d1e5      	bne.n	800a34e <UART_Start_Receive_DMA+0xce>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800a382:	68fb      	ldr	r3, [r7, #12]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	3314      	adds	r3, #20
 800a388:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a38a:	69bb      	ldr	r3, [r7, #24]
 800a38c:	e853 3f00 	ldrex	r3, [r3]
 800a390:	617b      	str	r3, [r7, #20]
   return(result);
 800a392:	697b      	ldr	r3, [r7, #20]
 800a394:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a398:	653b      	str	r3, [r7, #80]	@ 0x50
 800a39a:	68fb      	ldr	r3, [r7, #12]
 800a39c:	681b      	ldr	r3, [r3, #0]
 800a39e:	3314      	adds	r3, #20
 800a3a0:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800a3a2:	627a      	str	r2, [r7, #36]	@ 0x24
 800a3a4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3a6:	6a39      	ldr	r1, [r7, #32]
 800a3a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a3aa:	e841 2300 	strex	r3, r2, [r1]
 800a3ae:	61fb      	str	r3, [r7, #28]
   return(result);
 800a3b0:	69fb      	ldr	r3, [r7, #28]
 800a3b2:	2b00      	cmp	r3, #0
 800a3b4:	d1e5      	bne.n	800a382 <UART_Start_Receive_DMA+0x102>

  return HAL_OK;
 800a3b6:	2300      	movs	r3, #0
}
 800a3b8:	4618      	mov	r0, r3
 800a3ba:	3760      	adds	r7, #96	@ 0x60
 800a3bc:	46bd      	mov	sp, r7
 800a3be:	bd80      	pop	{r7, pc}
 800a3c0:	0800a085 	.word	0x0800a085
 800a3c4:	0800a1b1 	.word	0x0800a1b1
 800a3c8:	0800a1ed 	.word	0x0800a1ed

0800a3cc <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800a3cc:	b480      	push	{r7}
 800a3ce:	b089      	sub	sp, #36	@ 0x24
 800a3d0:	af00      	add	r7, sp, #0
 800a3d2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 800a3d4:	687b      	ldr	r3, [r7, #4]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	330c      	adds	r3, #12
 800a3da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	e853 3f00 	ldrex	r3, [r3]
 800a3e2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a3e4:	68bb      	ldr	r3, [r7, #8]
 800a3e6:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800a3ea:	61fb      	str	r3, [r7, #28]
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	330c      	adds	r3, #12
 800a3f2:	69fa      	ldr	r2, [r7, #28]
 800a3f4:	61ba      	str	r2, [r7, #24]
 800a3f6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a3f8:	6979      	ldr	r1, [r7, #20]
 800a3fa:	69ba      	ldr	r2, [r7, #24]
 800a3fc:	e841 2300 	strex	r3, r2, [r1]
 800a400:	613b      	str	r3, [r7, #16]
   return(result);
 800a402:	693b      	ldr	r3, [r7, #16]
 800a404:	2b00      	cmp	r3, #0
 800a406:	d1e5      	bne.n	800a3d4 <UART_EndTxTransfer+0x8>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a408:	687b      	ldr	r3, [r7, #4]
 800a40a:	2220      	movs	r2, #32
 800a40c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
}
 800a410:	bf00      	nop
 800a412:	3724      	adds	r7, #36	@ 0x24
 800a414:	46bd      	mov	sp, r7
 800a416:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a41a:	4770      	bx	lr

0800a41c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800a41c:	b480      	push	{r7}
 800a41e:	b095      	sub	sp, #84	@ 0x54
 800a420:	af00      	add	r7, sp, #0
 800a422:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	330c      	adds	r3, #12
 800a42a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a42c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800a42e:	e853 3f00 	ldrex	r3, [r3]
 800a432:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800a434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800a436:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800a43a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	681b      	ldr	r3, [r3, #0]
 800a440:	330c      	adds	r3, #12
 800a442:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800a444:	643a      	str	r2, [r7, #64]	@ 0x40
 800a446:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a448:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800a44a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800a44c:	e841 2300 	strex	r3, r2, [r1]
 800a450:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800a452:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800a454:	2b00      	cmp	r3, #0
 800a456:	d1e5      	bne.n	800a424 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a458:	687b      	ldr	r3, [r7, #4]
 800a45a:	681b      	ldr	r3, [r3, #0]
 800a45c:	3314      	adds	r3, #20
 800a45e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a460:	6a3b      	ldr	r3, [r7, #32]
 800a462:	e853 3f00 	ldrex	r3, [r3]
 800a466:	61fb      	str	r3, [r7, #28]
   return(result);
 800a468:	69fb      	ldr	r3, [r7, #28]
 800a46a:	f023 0301 	bic.w	r3, r3, #1
 800a46e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800a470:	687b      	ldr	r3, [r7, #4]
 800a472:	681b      	ldr	r3, [r3, #0]
 800a474:	3314      	adds	r3, #20
 800a476:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800a478:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800a47a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a47c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800a47e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a480:	e841 2300 	strex	r3, r2, [r1]
 800a484:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800a486:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a488:	2b00      	cmp	r3, #0
 800a48a:	d1e5      	bne.n	800a458 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a48c:	687b      	ldr	r3, [r7, #4]
 800a48e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a490:	2b01      	cmp	r3, #1
 800a492:	d119      	bne.n	800a4c8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	681b      	ldr	r3, [r3, #0]
 800a498:	330c      	adds	r3, #12
 800a49a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a49c:	68fb      	ldr	r3, [r7, #12]
 800a49e:	e853 3f00 	ldrex	r3, [r3]
 800a4a2:	60bb      	str	r3, [r7, #8]
   return(result);
 800a4a4:	68bb      	ldr	r3, [r7, #8]
 800a4a6:	f023 0310 	bic.w	r3, r3, #16
 800a4aa:	647b      	str	r3, [r7, #68]	@ 0x44
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	330c      	adds	r3, #12
 800a4b2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800a4b4:	61ba      	str	r2, [r7, #24]
 800a4b6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a4b8:	6979      	ldr	r1, [r7, #20]
 800a4ba:	69ba      	ldr	r2, [r7, #24]
 800a4bc:	e841 2300 	strex	r3, r2, [r1]
 800a4c0:	613b      	str	r3, [r7, #16]
   return(result);
 800a4c2:	693b      	ldr	r3, [r7, #16]
 800a4c4:	2b00      	cmp	r3, #0
 800a4c6:	d1e5      	bne.n	800a494 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800a4c8:	687b      	ldr	r3, [r7, #4]
 800a4ca:	2220      	movs	r2, #32
 800a4cc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	2200      	movs	r2, #0
 800a4d4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800a4d6:	bf00      	nop
 800a4d8:	3754      	adds	r7, #84	@ 0x54
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr

0800a4e2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a4e2:	b580      	push	{r7, lr}
 800a4e4:	b084      	sub	sp, #16
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800a4ea:	687b      	ldr	r3, [r7, #4]
 800a4ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4ee:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800a4f0:	68fb      	ldr	r3, [r7, #12]
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800a4f6:	68f8      	ldr	r0, [r7, #12]
 800a4f8:	f7ff fdae 	bl	800a058 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800a4fc:	bf00      	nop
 800a4fe:	3710      	adds	r7, #16
 800a500:	46bd      	mov	sp, r7
 800a502:	bd80      	pop	{r7, pc}

0800a504 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800a504:	b480      	push	{r7}
 800a506:	b085      	sub	sp, #20
 800a508:	af00      	add	r7, sp, #0
 800a50a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800a50c:	687b      	ldr	r3, [r7, #4]
 800a50e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800a512:	b2db      	uxtb	r3, r3
 800a514:	2b21      	cmp	r3, #33	@ 0x21
 800a516:	d13e      	bne.n	800a596 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	689b      	ldr	r3, [r3, #8]
 800a51c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a520:	d114      	bne.n	800a54c <UART_Transmit_IT+0x48>
 800a522:	687b      	ldr	r3, [r7, #4]
 800a524:	691b      	ldr	r3, [r3, #16]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d110      	bne.n	800a54c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	6a1b      	ldr	r3, [r3, #32]
 800a52e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800a530:	68fb      	ldr	r3, [r7, #12]
 800a532:	881b      	ldrh	r3, [r3, #0]
 800a534:	461a      	mov	r2, r3
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a53e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800a540:	687b      	ldr	r3, [r7, #4]
 800a542:	6a1b      	ldr	r3, [r3, #32]
 800a544:	1c9a      	adds	r2, r3, #2
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	621a      	str	r2, [r3, #32]
 800a54a:	e008      	b.n	800a55e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	6a1b      	ldr	r3, [r3, #32]
 800a550:	1c59      	adds	r1, r3, #1
 800a552:	687a      	ldr	r2, [r7, #4]
 800a554:	6211      	str	r1, [r2, #32]
 800a556:	781a      	ldrb	r2, [r3, #0]
 800a558:	687b      	ldr	r3, [r7, #4]
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800a55e:	687b      	ldr	r3, [r7, #4]
 800a560:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800a562:	b29b      	uxth	r3, r3
 800a564:	3b01      	subs	r3, #1
 800a566:	b29b      	uxth	r3, r3
 800a568:	687a      	ldr	r2, [r7, #4]
 800a56a:	4619      	mov	r1, r3
 800a56c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800a56e:	2b00      	cmp	r3, #0
 800a570:	d10f      	bne.n	800a592 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	68da      	ldr	r2, [r3, #12]
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800a580:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800a582:	687b      	ldr	r3, [r7, #4]
 800a584:	681b      	ldr	r3, [r3, #0]
 800a586:	68da      	ldr	r2, [r3, #12]
 800a588:	687b      	ldr	r3, [r7, #4]
 800a58a:	681b      	ldr	r3, [r3, #0]
 800a58c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a590:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800a592:	2300      	movs	r3, #0
 800a594:	e000      	b.n	800a598 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800a596:	2302      	movs	r3, #2
  }
}
 800a598:	4618      	mov	r0, r3
 800a59a:	3714      	adds	r7, #20
 800a59c:	46bd      	mov	sp, r7
 800a59e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a2:	4770      	bx	lr

0800a5a4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800a5a4:	b580      	push	{r7, lr}
 800a5a6:	b082      	sub	sp, #8
 800a5a8:	af00      	add	r7, sp, #0
 800a5aa:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800a5ac:	687b      	ldr	r3, [r7, #4]
 800a5ae:	681b      	ldr	r3, [r3, #0]
 800a5b0:	68da      	ldr	r2, [r3, #12]
 800a5b2:	687b      	ldr	r3, [r7, #4]
 800a5b4:	681b      	ldr	r3, [r3, #0]
 800a5b6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a5ba:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800a5bc:	687b      	ldr	r3, [r7, #4]
 800a5be:	2220      	movs	r2, #32
 800a5c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800a5c4:	6878      	ldr	r0, [r7, #4]
 800a5c6:	f7ff fd29 	bl	800a01c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800a5ca:	2300      	movs	r3, #0
}
 800a5cc:	4618      	mov	r0, r3
 800a5ce:	3708      	adds	r7, #8
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}

0800a5d4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800a5d4:	b580      	push	{r7, lr}
 800a5d6:	b08c      	sub	sp, #48	@ 0x30
 800a5d8:	af00      	add	r7, sp, #0
 800a5da:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800a5dc:	2300      	movs	r3, #0
 800a5de:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800a5e0:	2300      	movs	r3, #0
 800a5e2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800a5ea:	b2db      	uxtb	r3, r3
 800a5ec:	2b22      	cmp	r3, #34	@ 0x22
 800a5ee:	f040 80aa 	bne.w	800a746 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	689b      	ldr	r3, [r3, #8]
 800a5f6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5fa:	d115      	bne.n	800a628 <UART_Receive_IT+0x54>
 800a5fc:	687b      	ldr	r3, [r7, #4]
 800a5fe:	691b      	ldr	r3, [r3, #16]
 800a600:	2b00      	cmp	r3, #0
 800a602:	d111      	bne.n	800a628 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800a604:	687b      	ldr	r3, [r7, #4]
 800a606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a608:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	681b      	ldr	r3, [r3, #0]
 800a60e:	685b      	ldr	r3, [r3, #4]
 800a610:	b29b      	uxth	r3, r3
 800a612:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800a616:	b29a      	uxth	r2, r3
 800a618:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a61a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a620:	1c9a      	adds	r2, r3, #2
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	629a      	str	r2, [r3, #40]	@ 0x28
 800a626:	e024      	b.n	800a672 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a62c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800a62e:	687b      	ldr	r3, [r7, #4]
 800a630:	689b      	ldr	r3, [r3, #8]
 800a632:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a636:	d007      	beq.n	800a648 <UART_Receive_IT+0x74>
 800a638:	687b      	ldr	r3, [r7, #4]
 800a63a:	689b      	ldr	r3, [r3, #8]
 800a63c:	2b00      	cmp	r3, #0
 800a63e:	d10a      	bne.n	800a656 <UART_Receive_IT+0x82>
 800a640:	687b      	ldr	r3, [r7, #4]
 800a642:	691b      	ldr	r3, [r3, #16]
 800a644:	2b00      	cmp	r3, #0
 800a646:	d106      	bne.n	800a656 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800a648:	687b      	ldr	r3, [r7, #4]
 800a64a:	681b      	ldr	r3, [r3, #0]
 800a64c:	685b      	ldr	r3, [r3, #4]
 800a64e:	b2da      	uxtb	r2, r3
 800a650:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a652:	701a      	strb	r2, [r3, #0]
 800a654:	e008      	b.n	800a668 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	681b      	ldr	r3, [r3, #0]
 800a65a:	685b      	ldr	r3, [r3, #4]
 800a65c:	b2db      	uxtb	r3, r3
 800a65e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800a662:	b2da      	uxtb	r2, r3
 800a664:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a666:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a66c:	1c5a      	adds	r2, r3, #1
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800a676:	b29b      	uxth	r3, r3
 800a678:	3b01      	subs	r3, #1
 800a67a:	b29b      	uxth	r3, r3
 800a67c:	687a      	ldr	r2, [r7, #4]
 800a67e:	4619      	mov	r1, r3
 800a680:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800a682:	2b00      	cmp	r3, #0
 800a684:	d15d      	bne.n	800a742 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	681b      	ldr	r3, [r3, #0]
 800a68a:	68da      	ldr	r2, [r3, #12]
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	f022 0220 	bic.w	r2, r2, #32
 800a694:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800a696:	687b      	ldr	r3, [r7, #4]
 800a698:	681b      	ldr	r3, [r3, #0]
 800a69a:	68da      	ldr	r2, [r3, #12]
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	681b      	ldr	r3, [r3, #0]
 800a6a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800a6a4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800a6a6:	687b      	ldr	r3, [r7, #4]
 800a6a8:	681b      	ldr	r3, [r3, #0]
 800a6aa:	695a      	ldr	r2, [r3, #20]
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	f022 0201 	bic.w	r2, r2, #1
 800a6b4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800a6b6:	687b      	ldr	r3, [r7, #4]
 800a6b8:	2220      	movs	r2, #32
 800a6ba:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	2200      	movs	r2, #0
 800a6c2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800a6c4:	687b      	ldr	r3, [r7, #4]
 800a6c6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a6c8:	2b01      	cmp	r3, #1
 800a6ca:	d135      	bne.n	800a738 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	2200      	movs	r2, #0
 800a6d0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800a6d2:	687b      	ldr	r3, [r7, #4]
 800a6d4:	681b      	ldr	r3, [r3, #0]
 800a6d6:	330c      	adds	r3, #12
 800a6d8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800a6da:	697b      	ldr	r3, [r7, #20]
 800a6dc:	e853 3f00 	ldrex	r3, [r3]
 800a6e0:	613b      	str	r3, [r7, #16]
   return(result);
 800a6e2:	693b      	ldr	r3, [r7, #16]
 800a6e4:	f023 0310 	bic.w	r3, r3, #16
 800a6e8:	627b      	str	r3, [r7, #36]	@ 0x24
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	681b      	ldr	r3, [r3, #0]
 800a6ee:	330c      	adds	r3, #12
 800a6f0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6f2:	623a      	str	r2, [r7, #32]
 800a6f4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800a6f6:	69f9      	ldr	r1, [r7, #28]
 800a6f8:	6a3a      	ldr	r2, [r7, #32]
 800a6fa:	e841 2300 	strex	r3, r2, [r1]
 800a6fe:	61bb      	str	r3, [r7, #24]
   return(result);
 800a700:	69bb      	ldr	r3, [r7, #24]
 800a702:	2b00      	cmp	r3, #0
 800a704:	d1e5      	bne.n	800a6d2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800a706:	687b      	ldr	r3, [r7, #4]
 800a708:	681b      	ldr	r3, [r3, #0]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	f003 0310 	and.w	r3, r3, #16
 800a710:	2b10      	cmp	r3, #16
 800a712:	d10a      	bne.n	800a72a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800a714:	2300      	movs	r3, #0
 800a716:	60fb      	str	r3, [r7, #12]
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	681b      	ldr	r3, [r3, #0]
 800a71c:	681b      	ldr	r3, [r3, #0]
 800a71e:	60fb      	str	r3, [r7, #12]
 800a720:	687b      	ldr	r3, [r7, #4]
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	685b      	ldr	r3, [r3, #4]
 800a726:	60fb      	str	r3, [r7, #12]
 800a728:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800a72a:	687b      	ldr	r3, [r7, #4]
 800a72c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800a72e:	4619      	mov	r1, r3
 800a730:	6878      	ldr	r0, [r7, #4]
 800a732:	f7ff fc9b 	bl	800a06c <HAL_UARTEx_RxEventCallback>
 800a736:	e002      	b.n	800a73e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800a738:	6878      	ldr	r0, [r7, #4]
 800a73a:	f7ff fc79 	bl	800a030 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800a73e:	2300      	movs	r3, #0
 800a740:	e002      	b.n	800a748 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800a742:	2300      	movs	r3, #0
 800a744:	e000      	b.n	800a748 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800a746:	2302      	movs	r3, #2
  }
}
 800a748:	4618      	mov	r0, r3
 800a74a:	3730      	adds	r7, #48	@ 0x30
 800a74c:	46bd      	mov	sp, r7
 800a74e:	bd80      	pop	{r7, pc}

0800a750 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a750:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800a754:	b0c0      	sub	sp, #256	@ 0x100
 800a756:	af00      	add	r7, sp, #0
 800a758:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a75c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	691b      	ldr	r3, [r3, #16]
 800a764:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800a768:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a76c:	68d9      	ldr	r1, [r3, #12]
 800a76e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a772:	681a      	ldr	r2, [r3, #0]
 800a774:	ea40 0301 	orr.w	r3, r0, r1
 800a778:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a77a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a77e:	689a      	ldr	r2, [r3, #8]
 800a780:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a784:	691b      	ldr	r3, [r3, #16]
 800a786:	431a      	orrs	r2, r3
 800a788:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a78c:	695b      	ldr	r3, [r3, #20]
 800a78e:	431a      	orrs	r2, r3
 800a790:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a794:	69db      	ldr	r3, [r3, #28]
 800a796:	4313      	orrs	r3, r2
 800a798:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800a79c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7a0:	681b      	ldr	r3, [r3, #0]
 800a7a2:	68db      	ldr	r3, [r3, #12]
 800a7a4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800a7a8:	f021 010c 	bic.w	r1, r1, #12
 800a7ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7b0:	681a      	ldr	r2, [r3, #0]
 800a7b2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800a7b6:	430b      	orrs	r3, r1
 800a7b8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a7ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7be:	681b      	ldr	r3, [r3, #0]
 800a7c0:	695b      	ldr	r3, [r3, #20]
 800a7c2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800a7c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7ca:	6999      	ldr	r1, [r3, #24]
 800a7cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7d0:	681a      	ldr	r2, [r3, #0]
 800a7d2:	ea40 0301 	orr.w	r3, r0, r1
 800a7d6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a7d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7dc:	681a      	ldr	r2, [r3, #0]
 800a7de:	4b8f      	ldr	r3, [pc, #572]	@ (800aa1c <UART_SetConfig+0x2cc>)
 800a7e0:	429a      	cmp	r2, r3
 800a7e2:	d005      	beq.n	800a7f0 <UART_SetConfig+0xa0>
 800a7e4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a7e8:	681a      	ldr	r2, [r3, #0]
 800a7ea:	4b8d      	ldr	r3, [pc, #564]	@ (800aa20 <UART_SetConfig+0x2d0>)
 800a7ec:	429a      	cmp	r2, r3
 800a7ee:	d104      	bne.n	800a7fa <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a7f0:	f7fd fcb0 	bl	8008154 <HAL_RCC_GetPCLK2Freq>
 800a7f4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800a7f8:	e003      	b.n	800a802 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a7fa:	f7fd fc97 	bl	800812c <HAL_RCC_GetPCLK1Freq>
 800a7fe:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a802:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a806:	69db      	ldr	r3, [r3, #28]
 800a808:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a80c:	f040 810c 	bne.w	800aa28 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a810:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a814:	2200      	movs	r2, #0
 800a816:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800a81a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800a81e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800a822:	4622      	mov	r2, r4
 800a824:	462b      	mov	r3, r5
 800a826:	1891      	adds	r1, r2, r2
 800a828:	65b9      	str	r1, [r7, #88]	@ 0x58
 800a82a:	415b      	adcs	r3, r3
 800a82c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800a82e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800a832:	4621      	mov	r1, r4
 800a834:	eb12 0801 	adds.w	r8, r2, r1
 800a838:	4629      	mov	r1, r5
 800a83a:	eb43 0901 	adc.w	r9, r3, r1
 800a83e:	f04f 0200 	mov.w	r2, #0
 800a842:	f04f 0300 	mov.w	r3, #0
 800a846:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800a84a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800a84e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800a852:	4690      	mov	r8, r2
 800a854:	4699      	mov	r9, r3
 800a856:	4623      	mov	r3, r4
 800a858:	eb18 0303 	adds.w	r3, r8, r3
 800a85c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800a860:	462b      	mov	r3, r5
 800a862:	eb49 0303 	adc.w	r3, r9, r3
 800a866:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800a86a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a86e:	685b      	ldr	r3, [r3, #4]
 800a870:	2200      	movs	r2, #0
 800a872:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800a876:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800a87a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800a87e:	460b      	mov	r3, r1
 800a880:	18db      	adds	r3, r3, r3
 800a882:	653b      	str	r3, [r7, #80]	@ 0x50
 800a884:	4613      	mov	r3, r2
 800a886:	eb42 0303 	adc.w	r3, r2, r3
 800a88a:	657b      	str	r3, [r7, #84]	@ 0x54
 800a88c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800a890:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800a894:	f7f6 fa00 	bl	8000c98 <__aeabi_uldivmod>
 800a898:	4602      	mov	r2, r0
 800a89a:	460b      	mov	r3, r1
 800a89c:	4b61      	ldr	r3, [pc, #388]	@ (800aa24 <UART_SetConfig+0x2d4>)
 800a89e:	fba3 2302 	umull	r2, r3, r3, r2
 800a8a2:	095b      	lsrs	r3, r3, #5
 800a8a4:	011c      	lsls	r4, r3, #4
 800a8a6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a8aa:	2200      	movs	r2, #0
 800a8ac:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800a8b0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800a8b4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800a8b8:	4642      	mov	r2, r8
 800a8ba:	464b      	mov	r3, r9
 800a8bc:	1891      	adds	r1, r2, r2
 800a8be:	64b9      	str	r1, [r7, #72]	@ 0x48
 800a8c0:	415b      	adcs	r3, r3
 800a8c2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800a8c4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800a8c8:	4641      	mov	r1, r8
 800a8ca:	eb12 0a01 	adds.w	sl, r2, r1
 800a8ce:	4649      	mov	r1, r9
 800a8d0:	eb43 0b01 	adc.w	fp, r3, r1
 800a8d4:	f04f 0200 	mov.w	r2, #0
 800a8d8:	f04f 0300 	mov.w	r3, #0
 800a8dc:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800a8e0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800a8e4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a8e8:	4692      	mov	sl, r2
 800a8ea:	469b      	mov	fp, r3
 800a8ec:	4643      	mov	r3, r8
 800a8ee:	eb1a 0303 	adds.w	r3, sl, r3
 800a8f2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800a8f6:	464b      	mov	r3, r9
 800a8f8:	eb4b 0303 	adc.w	r3, fp, r3
 800a8fc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800a900:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a904:	685b      	ldr	r3, [r3, #4]
 800a906:	2200      	movs	r2, #0
 800a908:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800a90c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800a910:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800a914:	460b      	mov	r3, r1
 800a916:	18db      	adds	r3, r3, r3
 800a918:	643b      	str	r3, [r7, #64]	@ 0x40
 800a91a:	4613      	mov	r3, r2
 800a91c:	eb42 0303 	adc.w	r3, r2, r3
 800a920:	647b      	str	r3, [r7, #68]	@ 0x44
 800a922:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800a926:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800a92a:	f7f6 f9b5 	bl	8000c98 <__aeabi_uldivmod>
 800a92e:	4602      	mov	r2, r0
 800a930:	460b      	mov	r3, r1
 800a932:	4611      	mov	r1, r2
 800a934:	4b3b      	ldr	r3, [pc, #236]	@ (800aa24 <UART_SetConfig+0x2d4>)
 800a936:	fba3 2301 	umull	r2, r3, r3, r1
 800a93a:	095b      	lsrs	r3, r3, #5
 800a93c:	2264      	movs	r2, #100	@ 0x64
 800a93e:	fb02 f303 	mul.w	r3, r2, r3
 800a942:	1acb      	subs	r3, r1, r3
 800a944:	00db      	lsls	r3, r3, #3
 800a946:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800a94a:	4b36      	ldr	r3, [pc, #216]	@ (800aa24 <UART_SetConfig+0x2d4>)
 800a94c:	fba3 2302 	umull	r2, r3, r3, r2
 800a950:	095b      	lsrs	r3, r3, #5
 800a952:	005b      	lsls	r3, r3, #1
 800a954:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800a958:	441c      	add	r4, r3
 800a95a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800a95e:	2200      	movs	r2, #0
 800a960:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800a964:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800a968:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800a96c:	4642      	mov	r2, r8
 800a96e:	464b      	mov	r3, r9
 800a970:	1891      	adds	r1, r2, r2
 800a972:	63b9      	str	r1, [r7, #56]	@ 0x38
 800a974:	415b      	adcs	r3, r3
 800a976:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800a978:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800a97c:	4641      	mov	r1, r8
 800a97e:	1851      	adds	r1, r2, r1
 800a980:	6339      	str	r1, [r7, #48]	@ 0x30
 800a982:	4649      	mov	r1, r9
 800a984:	414b      	adcs	r3, r1
 800a986:	637b      	str	r3, [r7, #52]	@ 0x34
 800a988:	f04f 0200 	mov.w	r2, #0
 800a98c:	f04f 0300 	mov.w	r3, #0
 800a990:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800a994:	4659      	mov	r1, fp
 800a996:	00cb      	lsls	r3, r1, #3
 800a998:	4651      	mov	r1, sl
 800a99a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800a99e:	4651      	mov	r1, sl
 800a9a0:	00ca      	lsls	r2, r1, #3
 800a9a2:	4610      	mov	r0, r2
 800a9a4:	4619      	mov	r1, r3
 800a9a6:	4603      	mov	r3, r0
 800a9a8:	4642      	mov	r2, r8
 800a9aa:	189b      	adds	r3, r3, r2
 800a9ac:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800a9b0:	464b      	mov	r3, r9
 800a9b2:	460a      	mov	r2, r1
 800a9b4:	eb42 0303 	adc.w	r3, r2, r3
 800a9b8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800a9bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800a9c0:	685b      	ldr	r3, [r3, #4]
 800a9c2:	2200      	movs	r2, #0
 800a9c4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800a9c8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800a9cc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800a9d0:	460b      	mov	r3, r1
 800a9d2:	18db      	adds	r3, r3, r3
 800a9d4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800a9d6:	4613      	mov	r3, r2
 800a9d8:	eb42 0303 	adc.w	r3, r2, r3
 800a9dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800a9de:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800a9e2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800a9e6:	f7f6 f957 	bl	8000c98 <__aeabi_uldivmod>
 800a9ea:	4602      	mov	r2, r0
 800a9ec:	460b      	mov	r3, r1
 800a9ee:	4b0d      	ldr	r3, [pc, #52]	@ (800aa24 <UART_SetConfig+0x2d4>)
 800a9f0:	fba3 1302 	umull	r1, r3, r3, r2
 800a9f4:	095b      	lsrs	r3, r3, #5
 800a9f6:	2164      	movs	r1, #100	@ 0x64
 800a9f8:	fb01 f303 	mul.w	r3, r1, r3
 800a9fc:	1ad3      	subs	r3, r2, r3
 800a9fe:	00db      	lsls	r3, r3, #3
 800aa00:	3332      	adds	r3, #50	@ 0x32
 800aa02:	4a08      	ldr	r2, [pc, #32]	@ (800aa24 <UART_SetConfig+0x2d4>)
 800aa04:	fba2 2303 	umull	r2, r3, r2, r3
 800aa08:	095b      	lsrs	r3, r3, #5
 800aa0a:	f003 0207 	and.w	r2, r3, #7
 800aa0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa12:	681b      	ldr	r3, [r3, #0]
 800aa14:	4422      	add	r2, r4
 800aa16:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800aa18:	e106      	b.n	800ac28 <UART_SetConfig+0x4d8>
 800aa1a:	bf00      	nop
 800aa1c:	40011000 	.word	0x40011000
 800aa20:	40011400 	.word	0x40011400
 800aa24:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800aa28:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aa2c:	2200      	movs	r2, #0
 800aa2e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800aa32:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800aa36:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800aa3a:	4642      	mov	r2, r8
 800aa3c:	464b      	mov	r3, r9
 800aa3e:	1891      	adds	r1, r2, r2
 800aa40:	6239      	str	r1, [r7, #32]
 800aa42:	415b      	adcs	r3, r3
 800aa44:	627b      	str	r3, [r7, #36]	@ 0x24
 800aa46:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800aa4a:	4641      	mov	r1, r8
 800aa4c:	1854      	adds	r4, r2, r1
 800aa4e:	4649      	mov	r1, r9
 800aa50:	eb43 0501 	adc.w	r5, r3, r1
 800aa54:	f04f 0200 	mov.w	r2, #0
 800aa58:	f04f 0300 	mov.w	r3, #0
 800aa5c:	00eb      	lsls	r3, r5, #3
 800aa5e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800aa62:	00e2      	lsls	r2, r4, #3
 800aa64:	4614      	mov	r4, r2
 800aa66:	461d      	mov	r5, r3
 800aa68:	4643      	mov	r3, r8
 800aa6a:	18e3      	adds	r3, r4, r3
 800aa6c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800aa70:	464b      	mov	r3, r9
 800aa72:	eb45 0303 	adc.w	r3, r5, r3
 800aa76:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800aa7a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800aa7e:	685b      	ldr	r3, [r3, #4]
 800aa80:	2200      	movs	r2, #0
 800aa82:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800aa86:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800aa8a:	f04f 0200 	mov.w	r2, #0
 800aa8e:	f04f 0300 	mov.w	r3, #0
 800aa92:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800aa96:	4629      	mov	r1, r5
 800aa98:	008b      	lsls	r3, r1, #2
 800aa9a:	4621      	mov	r1, r4
 800aa9c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800aaa0:	4621      	mov	r1, r4
 800aaa2:	008a      	lsls	r2, r1, #2
 800aaa4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800aaa8:	f7f6 f8f6 	bl	8000c98 <__aeabi_uldivmod>
 800aaac:	4602      	mov	r2, r0
 800aaae:	460b      	mov	r3, r1
 800aab0:	4b60      	ldr	r3, [pc, #384]	@ (800ac34 <UART_SetConfig+0x4e4>)
 800aab2:	fba3 2302 	umull	r2, r3, r3, r2
 800aab6:	095b      	lsrs	r3, r3, #5
 800aab8:	011c      	lsls	r4, r3, #4
 800aaba:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800aabe:	2200      	movs	r2, #0
 800aac0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800aac4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800aac8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800aacc:	4642      	mov	r2, r8
 800aace:	464b      	mov	r3, r9
 800aad0:	1891      	adds	r1, r2, r2
 800aad2:	61b9      	str	r1, [r7, #24]
 800aad4:	415b      	adcs	r3, r3
 800aad6:	61fb      	str	r3, [r7, #28]
 800aad8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800aadc:	4641      	mov	r1, r8
 800aade:	1851      	adds	r1, r2, r1
 800aae0:	6139      	str	r1, [r7, #16]
 800aae2:	4649      	mov	r1, r9
 800aae4:	414b      	adcs	r3, r1
 800aae6:	617b      	str	r3, [r7, #20]
 800aae8:	f04f 0200 	mov.w	r2, #0
 800aaec:	f04f 0300 	mov.w	r3, #0
 800aaf0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800aaf4:	4659      	mov	r1, fp
 800aaf6:	00cb      	lsls	r3, r1, #3
 800aaf8:	4651      	mov	r1, sl
 800aafa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800aafe:	4651      	mov	r1, sl
 800ab00:	00ca      	lsls	r2, r1, #3
 800ab02:	4610      	mov	r0, r2
 800ab04:	4619      	mov	r1, r3
 800ab06:	4603      	mov	r3, r0
 800ab08:	4642      	mov	r2, r8
 800ab0a:	189b      	adds	r3, r3, r2
 800ab0c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ab10:	464b      	mov	r3, r9
 800ab12:	460a      	mov	r2, r1
 800ab14:	eb42 0303 	adc.w	r3, r2, r3
 800ab18:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ab1c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ab20:	685b      	ldr	r3, [r3, #4]
 800ab22:	2200      	movs	r2, #0
 800ab24:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ab26:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ab28:	f04f 0200 	mov.w	r2, #0
 800ab2c:	f04f 0300 	mov.w	r3, #0
 800ab30:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ab34:	4649      	mov	r1, r9
 800ab36:	008b      	lsls	r3, r1, #2
 800ab38:	4641      	mov	r1, r8
 800ab3a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ab3e:	4641      	mov	r1, r8
 800ab40:	008a      	lsls	r2, r1, #2
 800ab42:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ab46:	f7f6 f8a7 	bl	8000c98 <__aeabi_uldivmod>
 800ab4a:	4602      	mov	r2, r0
 800ab4c:	460b      	mov	r3, r1
 800ab4e:	4611      	mov	r1, r2
 800ab50:	4b38      	ldr	r3, [pc, #224]	@ (800ac34 <UART_SetConfig+0x4e4>)
 800ab52:	fba3 2301 	umull	r2, r3, r3, r1
 800ab56:	095b      	lsrs	r3, r3, #5
 800ab58:	2264      	movs	r2, #100	@ 0x64
 800ab5a:	fb02 f303 	mul.w	r3, r2, r3
 800ab5e:	1acb      	subs	r3, r1, r3
 800ab60:	011b      	lsls	r3, r3, #4
 800ab62:	3332      	adds	r3, #50	@ 0x32
 800ab64:	4a33      	ldr	r2, [pc, #204]	@ (800ac34 <UART_SetConfig+0x4e4>)
 800ab66:	fba2 2303 	umull	r2, r3, r2, r3
 800ab6a:	095b      	lsrs	r3, r3, #5
 800ab6c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ab70:	441c      	add	r4, r3
 800ab72:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ab76:	2200      	movs	r2, #0
 800ab78:	673b      	str	r3, [r7, #112]	@ 0x70
 800ab7a:	677a      	str	r2, [r7, #116]	@ 0x74
 800ab7c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ab80:	4642      	mov	r2, r8
 800ab82:	464b      	mov	r3, r9
 800ab84:	1891      	adds	r1, r2, r2
 800ab86:	60b9      	str	r1, [r7, #8]
 800ab88:	415b      	adcs	r3, r3
 800ab8a:	60fb      	str	r3, [r7, #12]
 800ab8c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800ab90:	4641      	mov	r1, r8
 800ab92:	1851      	adds	r1, r2, r1
 800ab94:	6039      	str	r1, [r7, #0]
 800ab96:	4649      	mov	r1, r9
 800ab98:	414b      	adcs	r3, r1
 800ab9a:	607b      	str	r3, [r7, #4]
 800ab9c:	f04f 0200 	mov.w	r2, #0
 800aba0:	f04f 0300 	mov.w	r3, #0
 800aba4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800aba8:	4659      	mov	r1, fp
 800abaa:	00cb      	lsls	r3, r1, #3
 800abac:	4651      	mov	r1, sl
 800abae:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800abb2:	4651      	mov	r1, sl
 800abb4:	00ca      	lsls	r2, r1, #3
 800abb6:	4610      	mov	r0, r2
 800abb8:	4619      	mov	r1, r3
 800abba:	4603      	mov	r3, r0
 800abbc:	4642      	mov	r2, r8
 800abbe:	189b      	adds	r3, r3, r2
 800abc0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800abc2:	464b      	mov	r3, r9
 800abc4:	460a      	mov	r2, r1
 800abc6:	eb42 0303 	adc.w	r3, r2, r3
 800abca:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800abcc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800abd0:	685b      	ldr	r3, [r3, #4]
 800abd2:	2200      	movs	r2, #0
 800abd4:	663b      	str	r3, [r7, #96]	@ 0x60
 800abd6:	667a      	str	r2, [r7, #100]	@ 0x64
 800abd8:	f04f 0200 	mov.w	r2, #0
 800abdc:	f04f 0300 	mov.w	r3, #0
 800abe0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800abe4:	4649      	mov	r1, r9
 800abe6:	008b      	lsls	r3, r1, #2
 800abe8:	4641      	mov	r1, r8
 800abea:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800abee:	4641      	mov	r1, r8
 800abf0:	008a      	lsls	r2, r1, #2
 800abf2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800abf6:	f7f6 f84f 	bl	8000c98 <__aeabi_uldivmod>
 800abfa:	4602      	mov	r2, r0
 800abfc:	460b      	mov	r3, r1
 800abfe:	4b0d      	ldr	r3, [pc, #52]	@ (800ac34 <UART_SetConfig+0x4e4>)
 800ac00:	fba3 1302 	umull	r1, r3, r3, r2
 800ac04:	095b      	lsrs	r3, r3, #5
 800ac06:	2164      	movs	r1, #100	@ 0x64
 800ac08:	fb01 f303 	mul.w	r3, r1, r3
 800ac0c:	1ad3      	subs	r3, r2, r3
 800ac0e:	011b      	lsls	r3, r3, #4
 800ac10:	3332      	adds	r3, #50	@ 0x32
 800ac12:	4a08      	ldr	r2, [pc, #32]	@ (800ac34 <UART_SetConfig+0x4e4>)
 800ac14:	fba2 2303 	umull	r2, r3, r2, r3
 800ac18:	095b      	lsrs	r3, r3, #5
 800ac1a:	f003 020f 	and.w	r2, r3, #15
 800ac1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	4422      	add	r2, r4
 800ac26:	609a      	str	r2, [r3, #8]
}
 800ac28:	bf00      	nop
 800ac2a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800ac2e:	46bd      	mov	sp, r7
 800ac30:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800ac34:	51eb851f 	.word	0x51eb851f

0800ac38 <AHRS_Update>:
/**
 * @brief Performs sensor fusion to update the global VehicleState.
 * Replicates logic from main.c 100Hz loop.
 */
void AHRS_Update(ahrsSensor_t* raw, vehicleState_t* state, float dt)
{
 800ac38:	b580      	push	{r7, lr}
 800ac3a:	ed2d 8b02 	vpush	{d8}
 800ac3e:	b092      	sub	sp, #72	@ 0x48
 800ac40:	af00      	add	r7, sp, #0
 800ac42:	60f8      	str	r0, [r7, #12]
 800ac44:	60b9      	str	r1, [r7, #8]
 800ac46:	ed87 0a01 	vstr	s0, [r7, #4]
	/* -------------------------------------------------
	 * 1. Gyro axis mapping (matches working main.c)
	 * ------------------------------------------------- */
	float gx =  raw->gy;
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	69db      	ldr	r3, [r3, #28]
 800ac4e:	643b      	str	r3, [r7, #64]	@ 0x40
	float gy =  raw->gx;
 800ac50:	68fb      	ldr	r3, [r7, #12]
 800ac52:	699b      	ldr	r3, [r3, #24]
 800ac54:	63fb      	str	r3, [r7, #60]	@ 0x3c
	float gz = -raw->gz;
 800ac56:	68fb      	ldr	r3, [r7, #12]
 800ac58:	edd3 7a08 	vldr	s15, [r3, #32]
 800ac5c:	eef1 7a67 	vneg.f32	s15, s15
 800ac60:	edc7 7a0e 	vstr	s15, [r7, #56]	@ 0x38

	Kalman_Predict(&kf_roll,  gx, dt);
 800ac64:	edd7 0a01 	vldr	s1, [r7, #4]
 800ac68:	ed97 0a10 	vldr	s0, [r7, #64]	@ 0x40
 800ac6c:	489c      	ldr	r0, [pc, #624]	@ (800aee0 <AHRS_Update+0x2a8>)
 800ac6e:	f001 f84f 	bl	800bd10 <Kalman_Predict>
	Kalman_Predict(&kf_pitch, gy, dt);
 800ac72:	edd7 0a01 	vldr	s1, [r7, #4]
 800ac76:	ed97 0a0f 	vldr	s0, [r7, #60]	@ 0x3c
 800ac7a:	489a      	ldr	r0, [pc, #616]	@ (800aee4 <AHRS_Update+0x2ac>)
 800ac7c:	f001 f848 	bl	800bd10 <Kalman_Predict>
	Kalman_Predict(&kf_yaw,   gz, dt);
 800ac80:	edd7 0a01 	vldr	s1, [r7, #4]
 800ac84:	ed97 0a0e 	vldr	s0, [r7, #56]	@ 0x38
 800ac88:	4897      	ldr	r0, [pc, #604]	@ (800aee8 <AHRS_Update+0x2b0>)
 800ac8a:	f001 f841 	bl	800bd10 <Kalman_Predict>

	/* -------------------------------------------------
	 * 2. Accelerometer observation (DO NOT TOUCH)
	 * ------------------------------------------------- */
	float accel_roll =
	    atan2f(raw->ay, raw->az) * 57.29578f;
 800ac8e:	68fb      	ldr	r3, [r7, #12]
 800ac90:	edd3 7a01 	vldr	s15, [r3, #4]
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	ed93 7a02 	vldr	s14, [r3, #8]
 800ac9a:	eef0 0a47 	vmov.f32	s1, s14
 800ac9e:	eeb0 0a67 	vmov.f32	s0, s15
 800aca2:	f005 fb31 	bl	8010308 <atan2f>
 800aca6:	eef0 7a40 	vmov.f32	s15, s0
	float accel_roll =
 800acaa:	ed9f 7a90 	vldr	s14, [pc, #576]	@ 800aeec <AHRS_Update+0x2b4>
 800acae:	ee67 7a87 	vmul.f32	s15, s15, s14
 800acb2:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34

	float accel_pitch =
	    atan2f(-raw->ax,
 800acb6:	68fb      	ldr	r3, [r7, #12]
 800acb8:	edd3 7a00 	vldr	s15, [r3]
 800acbc:	eeb1 8a67 	vneg.f32	s16, s15
	           sqrtf(raw->ay*raw->ay + raw->az*raw->az)) * 57.29578f;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	ed93 7a01 	vldr	s14, [r3, #4]
 800acc6:	68fb      	ldr	r3, [r7, #12]
 800acc8:	edd3 7a01 	vldr	s15, [r3, #4]
 800accc:	ee27 7a27 	vmul.f32	s14, s14, s15
 800acd0:	68fb      	ldr	r3, [r7, #12]
 800acd2:	edd3 6a02 	vldr	s13, [r3, #8]
 800acd6:	68fb      	ldr	r3, [r7, #12]
 800acd8:	edd3 7a02 	vldr	s15, [r3, #8]
 800acdc:	ee66 7aa7 	vmul.f32	s15, s13, s15
	    atan2f(-raw->ax,
 800ace0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ace4:	eeb0 0a67 	vmov.f32	s0, s15
 800ace8:	f005 fb10 	bl	801030c <sqrtf>
 800acec:	eef0 7a40 	vmov.f32	s15, s0
 800acf0:	eef0 0a67 	vmov.f32	s1, s15
 800acf4:	eeb0 0a48 	vmov.f32	s0, s16
 800acf8:	f005 fb06 	bl	8010308 <atan2f>
 800acfc:	eef0 7a40 	vmov.f32	s15, s0
	float accel_pitch =
 800ad00:	ed9f 7a7a 	vldr	s14, [pc, #488]	@ 800aeec <AHRS_Update+0x2b4>
 800ad04:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ad08:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30

	/* -------------------------------------------------
	 * 3. Magnetometer (tilt compensated yaw)
	 * ------------------------------------------------- */
	float phi   = kf_roll.angle  * 0.0174533f;
 800ad0c:	4b74      	ldr	r3, [pc, #464]	@ (800aee0 <AHRS_Update+0x2a8>)
 800ad0e:	edd3 7a00 	vldr	s15, [r3]
 800ad12:	ed9f 7a77 	vldr	s14, [pc, #476]	@ 800aef0 <AHRS_Update+0x2b8>
 800ad16:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ad1a:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
	float theta = kf_pitch.angle * 0.0174533f;
 800ad1e:	4b71      	ldr	r3, [pc, #452]	@ (800aee4 <AHRS_Update+0x2ac>)
 800ad20:	edd3 7a00 	vldr	s15, [r3]
 800ad24:	ed9f 7a72 	vldr	s14, [pc, #456]	@ 800aef0 <AHRS_Update+0x2b8>
 800ad28:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ad2c:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28

	float mx = raw->mx - 0.24f;
 800ad30:	68fb      	ldr	r3, [r7, #12]
 800ad32:	edd3 7a03 	vldr	s15, [r3, #12]
 800ad36:	ed9f 7a6f 	vldr	s14, [pc, #444]	@ 800aef4 <AHRS_Update+0x2bc>
 800ad3a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ad3e:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	float my = -(raw->my - 0.24f);
 800ad42:	68fb      	ldr	r3, [r7, #12]
 800ad44:	edd3 7a04 	vldr	s15, [r3, #16]
 800ad48:	ed9f 7a6a 	vldr	s14, [pc, #424]	@ 800aef4 <AHRS_Update+0x2bc>
 800ad4c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ad50:	eef1 7a67 	vneg.f32	s15, s15
 800ad54:	edc7 7a08 	vstr	s15, [r7, #32]
	float mz = -(raw->mz + 0.08f);
 800ad58:	68fb      	ldr	r3, [r7, #12]
 800ad5a:	edd3 7a05 	vldr	s15, [r3, #20]
 800ad5e:	ed9f 7a66 	vldr	s14, [pc, #408]	@ 800aef8 <AHRS_Update+0x2c0>
 800ad62:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ad66:	eef1 7a67 	vneg.f32	s15, s15
 800ad6a:	edc7 7a07 	vstr	s15, [r7, #28]

	float By = my * cosf(phi) - mz * sinf(phi);
 800ad6e:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 800ad72:	f005 fae9 	bl	8010348 <cosf>
 800ad76:	eeb0 7a40 	vmov.f32	s14, s0
 800ad7a:	edd7 7a08 	vldr	s15, [r7, #32]
 800ad7e:	ee27 8a27 	vmul.f32	s16, s14, s15
 800ad82:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 800ad86:	f005 fb23 	bl	80103d0 <sinf>
 800ad8a:	eeb0 7a40 	vmov.f32	s14, s0
 800ad8e:	edd7 7a07 	vldr	s15, [r7, #28]
 800ad92:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad96:	ee78 7a67 	vsub.f32	s15, s16, s15
 800ad9a:	edc7 7a06 	vstr	s15, [r7, #24]
	float Bx = mx * cosf(theta) +
 800ad9e:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 800ada2:	f005 fad1 	bl	8010348 <cosf>
 800ada6:	eeb0 7a40 	vmov.f32	s14, s0
 800adaa:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800adae:	ee27 8a27 	vmul.f32	s16, s14, s15
	           (my * sinf(phi) + mz * cosf(phi)) * sinf(theta);
 800adb2:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 800adb6:	f005 fb0b 	bl	80103d0 <sinf>
 800adba:	eeb0 7a40 	vmov.f32	s14, s0
 800adbe:	edd7 7a08 	vldr	s15, [r7, #32]
 800adc2:	ee67 8a27 	vmul.f32	s17, s14, s15
 800adc6:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 800adca:	f005 fabd 	bl	8010348 <cosf>
 800adce:	eeb0 7a40 	vmov.f32	s14, s0
 800add2:	edd7 7a07 	vldr	s15, [r7, #28]
 800add6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800adda:	ee78 8aa7 	vadd.f32	s17, s17, s15
 800adde:	ed97 0a0a 	vldr	s0, [r7, #40]	@ 0x28
 800ade2:	f005 faf5 	bl	80103d0 <sinf>
 800ade6:	eef0 7a40 	vmov.f32	s15, s0
 800adea:	ee68 7aa7 	vmul.f32	s15, s17, s15
	float Bx = mx * cosf(theta) +
 800adee:	ee78 7a27 	vadd.f32	s15, s16, s15
 800adf2:	edc7 7a05 	vstr	s15, [r7, #20]

	float mag_yaw = atan2f(-By, Bx) * 57.29578f;
 800adf6:	edd7 7a06 	vldr	s15, [r7, #24]
 800adfa:	eef1 7a67 	vneg.f32	s15, s15
 800adfe:	edd7 0a05 	vldr	s1, [r7, #20]
 800ae02:	eeb0 0a67 	vmov.f32	s0, s15
 800ae06:	f005 fa7f 	bl	8010308 <atan2f>
 800ae0a:	eef0 7a40 	vmov.f32	s15, s0
 800ae0e:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800aeec <AHRS_Update+0x2b4>
 800ae12:	ee67 7a87 	vmul.f32	s15, s15, s14
 800ae16:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44

	while (mag_yaw > 180.0f) mag_yaw -= 360.0f;
 800ae1a:	e007      	b.n	800ae2c <AHRS_Update+0x1f4>
 800ae1c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800ae20:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 800aefc <AHRS_Update+0x2c4>
 800ae24:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800ae28:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 800ae2c:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800ae30:	ed9f 7a33 	vldr	s14, [pc, #204]	@ 800af00 <AHRS_Update+0x2c8>
 800ae34:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ae38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae3c:	dcee      	bgt.n	800ae1c <AHRS_Update+0x1e4>
	while (mag_yaw < -180.0f) mag_yaw += 360.0f;
 800ae3e:	e007      	b.n	800ae50 <AHRS_Update+0x218>
 800ae40:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800ae44:	ed9f 7a2d 	vldr	s14, [pc, #180]	@ 800aefc <AHRS_Update+0x2c4>
 800ae48:	ee77 7a87 	vadd.f32	s15, s15, s14
 800ae4c:	edc7 7a11 	vstr	s15, [r7, #68]	@ 0x44
 800ae50:	edd7 7a11 	vldr	s15, [r7, #68]	@ 0x44
 800ae54:	ed9f 7a2b 	vldr	s14, [pc, #172]	@ 800af04 <AHRS_Update+0x2cc>
 800ae58:	eef4 7ac7 	vcmpe.f32	s15, s14
 800ae5c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae60:	d4ee      	bmi.n	800ae40 <AHRS_Update+0x208>

	/* -------------------------------------------------
	 * 4. Kalman updates
	 * ------------------------------------------------- */
	state->roll  = Kalman_Update(&kf_roll,  accel_roll);
 800ae62:	ed97 0a0d 	vldr	s0, [r7, #52]	@ 0x34
 800ae66:	481e      	ldr	r0, [pc, #120]	@ (800aee0 <AHRS_Update+0x2a8>)
 800ae68:	f000 ff7e 	bl	800bd68 <Kalman_Update>
 800ae6c:	eef0 7a40 	vmov.f32	s15, s0
 800ae70:	68bb      	ldr	r3, [r7, #8]
 800ae72:	edc3 7a06 	vstr	s15, [r3, #24]
	state->pitch = Kalman_Update(&kf_pitch, accel_pitch);
 800ae76:	ed97 0a0c 	vldr	s0, [r7, #48]	@ 0x30
 800ae7a:	481a      	ldr	r0, [pc, #104]	@ (800aee4 <AHRS_Update+0x2ac>)
 800ae7c:	f000 ff74 	bl	800bd68 <Kalman_Update>
 800ae80:	eef0 7a40 	vmov.f32	s15, s0
 800ae84:	68bb      	ldr	r3, [r7, #8]
 800ae86:	edc3 7a07 	vstr	s15, [r3, #28]
	state->yaw   = Kalman_Update(&kf_yaw,   mag_yaw);
 800ae8a:	ed97 0a11 	vldr	s0, [r7, #68]	@ 0x44
 800ae8e:	4816      	ldr	r0, [pc, #88]	@ (800aee8 <AHRS_Update+0x2b0>)
 800ae90:	f000 ff6a 	bl	800bd68 <Kalman_Update>
 800ae94:	eef0 7a40 	vmov.f32	s15, s0
 800ae98:	68bb      	ldr	r3, [r7, #8]
 800ae9a:	edc3 7a08 	vstr	s15, [r3, #32]

	/* -------------------------------------------------
	 * 5. Body rates (rad/s)
	 * ------------------------------------------------- */
	state->p = gx * 0.0174533f;
 800ae9e:	edd7 7a10 	vldr	s15, [r7, #64]	@ 0x40
 800aea2:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 800aef0 <AHRS_Update+0x2b8>
 800aea6:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aeaa:	68bb      	ldr	r3, [r7, #8]
 800aeac:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	state->q = gy * 0.0174533f;
 800aeb0:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 800aeb4:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800aef0 <AHRS_Update+0x2b8>
 800aeb8:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aebc:	68bb      	ldr	r3, [r7, #8]
 800aebe:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	state->r = gz * 0.0174533f;
 800aec2:	edd7 7a0e 	vldr	s15, [r7, #56]	@ 0x38
 800aec6:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 800aef0 <AHRS_Update+0x2b8>
 800aeca:	ee67 7a87 	vmul.f32	s15, s15, s14
 800aece:	68bb      	ldr	r3, [r7, #8]
 800aed0:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
}
 800aed4:	bf00      	nop
 800aed6:	3748      	adds	r7, #72	@ 0x48
 800aed8:	46bd      	mov	sp, r7
 800aeda:	ecbd 8b02 	vpop	{d8}
 800aede:	bd80      	pop	{r7, pc}
 800aee0:	20000848 	.word	0x20000848
 800aee4:	20000858 	.word	0x20000858
 800aee8:	20000868 	.word	0x20000868
 800aeec:	42652ee1 	.word	0x42652ee1
 800aef0:	3c8efa39 	.word	0x3c8efa39
 800aef4:	3e75c28f 	.word	0x3e75c28f
 800aef8:	3da3d70a 	.word	0x3da3d70a
 800aefc:	43b40000 	.word	0x43b40000
 800af00:	43340000 	.word	0x43340000
 800af04:	c3340000 	.word	0xc3340000

0800af08 <FlightLogic_Update>:
extern PIDController pid_roll, pid_pitch, pid_yaw;
// Assuming you add velocity/position PIDs to your main.c globals
extern PIDController pid_pos_z, pid_vel_z;
static const float ESC_MIN_VAL = 1000.0f;

void FlightLogic_Update(vehicleState_t* state, targetState_t* target) {
 800af08:	b580      	push	{r7, lr}
 800af0a:	b090      	sub	sp, #64	@ 0x40
 800af0c:	af00      	add	r7, sp, #0
 800af0e:	6078      	str	r0, [r7, #4]
 800af10:	6039      	str	r1, [r7, #0]
    // 1. ALTITUDE CONTROL (Cascaded)
    float corr_vel_z = PID_Calculate(&pid_pos_z, state->z, target->z);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	edd3 7a02 	vldr	s15, [r3, #8]
 800af18:	683b      	ldr	r3, [r7, #0]
 800af1a:	ed93 7a02 	vldr	s14, [r3, #8]
 800af1e:	eef0 0a47 	vmov.f32	s1, s14
 800af22:	eeb0 0a67 	vmov.f32	s0, s15
 800af26:	4844      	ldr	r0, [pc, #272]	@ (800b038 <FlightLogic_Update+0x130>)
 800af28:	f000 fc38 	bl	800b79c <PID_Calculate>
 800af2c:	ed87 0a0e 	vstr	s0, [r7, #56]	@ 0x38
    float target_vz  = corr_vel_z + target->ff_vz;
 800af30:	683b      	ldr	r3, [r7, #0]
 800af32:	edd3 7a08 	vldr	s15, [r3, #32]
 800af36:	ed97 7a0e 	vldr	s14, [r7, #56]	@ 0x38
 800af3a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800af3e:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    float thrust_adj = PID_Calculate(&pid_vel_z, state->vz, target_vz);
 800af42:	687b      	ldr	r3, [r7, #4]
 800af44:	edd3 7a05 	vldr	s15, [r3, #20]
 800af48:	edd7 0a0d 	vldr	s1, [r7, #52]	@ 0x34
 800af4c:	eeb0 0a67 	vmov.f32	s0, s15
 800af50:	483a      	ldr	r0, [pc, #232]	@ (800b03c <FlightLogic_Update+0x134>)
 800af52:	f000 fc23 	bl	800b79c <PID_Calculate>
 800af56:	ed87 0a0c 	vstr	s0, [r7, #48]	@ 0x30

    // 1500us is a typical starting hover point for a 4S build
    float base_thrust = 1500.0f + thrust_adj;
 800af5a:	edd7 7a0c 	vldr	s15, [r7, #48]	@ 0x30
 800af5e:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 800b040 <FlightLogic_Update+0x138>
 800af62:	ee77 7a87 	vadd.f32	s15, s15, s14
 800af66:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // 2. ATTITUDE CONTROL (Inner Loop)
    float roll_cmd  = PID_Calculate(&pid_roll,  state->roll,  target->roll);
 800af6a:	687b      	ldr	r3, [r7, #4]
 800af6c:	edd3 7a06 	vldr	s15, [r3, #24]
 800af70:	683b      	ldr	r3, [r7, #0]
 800af72:	ed93 7a04 	vldr	s14, [r3, #16]
 800af76:	eef0 0a47 	vmov.f32	s1, s14
 800af7a:	eeb0 0a67 	vmov.f32	s0, s15
 800af7e:	4831      	ldr	r0, [pc, #196]	@ (800b044 <FlightLogic_Update+0x13c>)
 800af80:	f000 fc0c 	bl	800b79c <PID_Calculate>
 800af84:	ed87 0a0a 	vstr	s0, [r7, #40]	@ 0x28
    float pitch_cmd = PID_Calculate(&pid_pitch, state->pitch, target->pitch);
 800af88:	687b      	ldr	r3, [r7, #4]
 800af8a:	edd3 7a07 	vldr	s15, [r3, #28]
 800af8e:	683b      	ldr	r3, [r7, #0]
 800af90:	ed93 7a05 	vldr	s14, [r3, #20]
 800af94:	eef0 0a47 	vmov.f32	s1, s14
 800af98:	eeb0 0a67 	vmov.f32	s0, s15
 800af9c:	482a      	ldr	r0, [pc, #168]	@ (800b048 <FlightLogic_Update+0x140>)
 800af9e:	f000 fbfd 	bl	800b79c <PID_Calculate>
 800afa2:	ed87 0a09 	vstr	s0, [r7, #36]	@ 0x24
    float yaw_cmd   = PID_Calculate(&pid_yaw,   state->yaw,   target->yaw);
 800afa6:	687b      	ldr	r3, [r7, #4]
 800afa8:	edd3 7a08 	vldr	s15, [r3, #32]
 800afac:	683b      	ldr	r3, [r7, #0]
 800afae:	ed93 7a03 	vldr	s14, [r3, #12]
 800afb2:	eef0 0a47 	vmov.f32	s1, s14
 800afb6:	eeb0 0a67 	vmov.f32	s0, s15
 800afba:	4824      	ldr	r0, [pc, #144]	@ (800b04c <FlightLogic_Update+0x144>)
 800afbc:	f000 fbee 	bl	800b79c <PID_Calculate>
 800afc0:	ed87 0a08 	vstr	s0, [r7, #32]

    // 3. MOTOR MIXING
    uint32_t motor_pwms[4];
    Mixer_Apply(base_thrust, roll_cmd, pitch_cmd, yaw_cmd, motor_pwms);
 800afc4:	f107 030c 	add.w	r3, r7, #12
 800afc8:	4618      	mov	r0, r3
 800afca:	edd7 1a08 	vldr	s3, [r7, #32]
 800afce:	ed97 1a09 	vldr	s2, [r7, #36]	@ 0x24
 800afd2:	edd7 0a0a 	vldr	s1, [r7, #40]	@ 0x28
 800afd6:	ed97 0a0b 	vldr	s0, [r7, #44]	@ 0x2c
 800afda:	f000 f865 	bl	800b0a8 <Mixer_Apply>

    // 4. HARDWARE ACTUATION
    for (int i = 0; i < 4; i++) {
 800afde:	2300      	movs	r3, #0
 800afe0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800afe2:	e021      	b.n	800b028 <FlightLogic_Update+0x120>
        // Fix: Use 'motor_pwms' to match the declaration above
        // Convert Pulse (1000-2000) to Percentage (0-100) for ESC_SetThrottle
        float pct = (float)(motor_pwms[i] - ESC_MIN_VAL) / 10.0f;
 800afe4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800afe6:	009b      	lsls	r3, r3, #2
 800afe8:	3340      	adds	r3, #64	@ 0x40
 800afea:	443b      	add	r3, r7
 800afec:	f853 3c34 	ldr.w	r3, [r3, #-52]
 800aff0:	ee07 3a90 	vmov	s15, r3
 800aff4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800aff8:	ed9f 7a15 	vldr	s14, [pc, #84]	@ 800b050 <FlightLogic_Update+0x148>
 800affc:	ee37 7ac7 	vsub.f32	s14, s15, s14
 800b000:	eef2 6a04 	vmov.f32	s13, #36	@ 0x41200000  10.0
 800b004:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800b008:	edc7 7a07 	vstr	s15, [r7, #28]

        // Scope is provided by main.h
        ESC_SetThrottle(get_timer_channel(i + 1), pct);
 800b00c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b00e:	3301      	adds	r3, #1
 800b010:	4618      	mov	r0, r3
 800b012:	f7f7 fbdd 	bl	80027d0 <get_timer_channel>
 800b016:	4603      	mov	r3, r0
 800b018:	ed97 0a07 	vldr	s0, [r7, #28]
 800b01c:	4618      	mov	r0, r3
 800b01e:	f7f7 fbfb 	bl	8002818 <ESC_SetThrottle>
    for (int i = 0; i < 4; i++) {
 800b022:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b024:	3301      	adds	r3, #1
 800b026:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b028:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b02a:	2b03      	cmp	r3, #3
 800b02c:	ddda      	ble.n	800afe4 <FlightLogic_Update+0xdc>
    }
}
 800b02e:	bf00      	nop
 800b030:	bf00      	nop
 800b032:	3740      	adds	r7, #64	@ 0x40
 800b034:	46bd      	mov	sp, r7
 800b036:	bd80      	pop	{r7, pc}
 800b038:	200008f4 	.word	0x200008f4
 800b03c:	20000910 	.word	0x20000910
 800b040:	44bb8000 	.word	0x44bb8000
 800b044:	200008a0 	.word	0x200008a0
 800b048:	200008bc 	.word	0x200008bc
 800b04c:	200008d8 	.word	0x200008d8
 800b050:	447a0000 	.word	0x447a0000

0800b054 <constrain>:
#include "mixer.h"
#include <stdint.h>
#include <math.h>
#include "main.h"

static float constrain(float value, float min, float max) {
 800b054:	b480      	push	{r7}
 800b056:	b085      	sub	sp, #20
 800b058:	af00      	add	r7, sp, #0
 800b05a:	ed87 0a03 	vstr	s0, [r7, #12]
 800b05e:	edc7 0a02 	vstr	s1, [r7, #8]
 800b062:	ed87 1a01 	vstr	s2, [r7, #4]
    if (value < min) return min;
 800b066:	ed97 7a03 	vldr	s14, [r7, #12]
 800b06a:	edd7 7a02 	vldr	s15, [r7, #8]
 800b06e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b072:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b076:	d501      	bpl.n	800b07c <constrain+0x28>
 800b078:	68bb      	ldr	r3, [r7, #8]
 800b07a:	e00b      	b.n	800b094 <constrain+0x40>
    if (value > max) return max;
 800b07c:	ed97 7a03 	vldr	s14, [r7, #12]
 800b080:	edd7 7a01 	vldr	s15, [r7, #4]
 800b084:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b08c:	dd01      	ble.n	800b092 <constrain+0x3e>
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	e000      	b.n	800b094 <constrain+0x40>
    return value;
 800b092:	68fb      	ldr	r3, [r7, #12]
}
 800b094:	ee07 3a90 	vmov	s15, r3
 800b098:	eeb0 0a67 	vmov.f32	s0, s15
 800b09c:	3714      	adds	r7, #20
 800b09e:	46bd      	mov	sp, r7
 800b0a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0a4:	4770      	bx	lr
	...

0800b0a8 <Mixer_Apply>:

// Constraints based on your PhysicalConstants (max_rpm/max_w_sq)
#define PWM_MIN 1100 // 1.1ms
#define PWM_MAX 1900 // 1.9ms (95% safety margin per your Python model)

void Mixer_Apply(float thrust, float roll, float pitch, float yaw, uint32_t* motor_outputs) {
 800b0a8:	b580      	push	{r7, lr}
 800b0aa:	b08a      	sub	sp, #40	@ 0x28
 800b0ac:	af00      	add	r7, sp, #0
 800b0ae:	ed87 0a05 	vstr	s0, [r7, #20]
 800b0b2:	edc7 0a04 	vstr	s1, [r7, #16]
 800b0b6:	ed87 1a03 	vstr	s2, [r7, #12]
 800b0ba:	edc7 1a02 	vstr	s3, [r7, #8]
 800b0be:	6078      	str	r0, [r7, #4]
    // Standard Quad X Mixing logic from your quad_model_runnion.py
    float m1 = thrust + pitch + yaw; // Front
 800b0c0:	ed97 7a05 	vldr	s14, [r7, #20]
 800b0c4:	edd7 7a03 	vldr	s15, [r7, #12]
 800b0c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b0cc:	ed97 7a02 	vldr	s14, [r7, #8]
 800b0d0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b0d4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    float m2 = thrust - roll - yaw;  // Right
 800b0d8:	ed97 7a05 	vldr	s14, [r7, #20]
 800b0dc:	edd7 7a04 	vldr	s15, [r7, #16]
 800b0e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b0e4:	edd7 7a02 	vldr	s15, [r7, #8]
 800b0e8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b0ec:	edc7 7a08 	vstr	s15, [r7, #32]
    float m3 = thrust - pitch + yaw; // Rear
 800b0f0:	ed97 7a05 	vldr	s14, [r7, #20]
 800b0f4:	edd7 7a03 	vldr	s15, [r7, #12]
 800b0f8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b0fc:	ed97 7a02 	vldr	s14, [r7, #8]
 800b100:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b104:	edc7 7a07 	vstr	s15, [r7, #28]
    float m4 = thrust + roll - yaw;  // Left
 800b108:	ed97 7a05 	vldr	s14, [r7, #20]
 800b10c:	edd7 7a04 	vldr	s15, [r7, #16]
 800b110:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b114:	edd7 7a02 	vldr	s15, [r7, #8]
 800b118:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b11c:	edc7 7a06 	vstr	s15, [r7, #24]

    motor_outputs[0] = (uint32_t)constrain(m1, PWM_MIN, PWM_MAX);
 800b120:	ed9f 1a23 	vldr	s2, [pc, #140]	@ 800b1b0 <Mixer_Apply+0x108>
 800b124:	eddf 0a23 	vldr	s1, [pc, #140]	@ 800b1b4 <Mixer_Apply+0x10c>
 800b128:	ed97 0a09 	vldr	s0, [r7, #36]	@ 0x24
 800b12c:	f7ff ff92 	bl	800b054 <constrain>
 800b130:	eef0 7a40 	vmov.f32	s15, s0
 800b134:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b138:	ee17 2a90 	vmov	r2, s15
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	601a      	str	r2, [r3, #0]
    motor_outputs[1] = (uint32_t)constrain(m2, PWM_MIN, PWM_MAX);
 800b140:	ed9f 1a1b 	vldr	s2, [pc, #108]	@ 800b1b0 <Mixer_Apply+0x108>
 800b144:	eddf 0a1b 	vldr	s1, [pc, #108]	@ 800b1b4 <Mixer_Apply+0x10c>
 800b148:	ed97 0a08 	vldr	s0, [r7, #32]
 800b14c:	f7ff ff82 	bl	800b054 <constrain>
 800b150:	eef0 7a40 	vmov.f32	s15, s0
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	3304      	adds	r3, #4
 800b158:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b15c:	ee17 2a90 	vmov	r2, s15
 800b160:	601a      	str	r2, [r3, #0]
    motor_outputs[2] = (uint32_t)constrain(m3, PWM_MIN, PWM_MAX);
 800b162:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 800b1b0 <Mixer_Apply+0x108>
 800b166:	eddf 0a13 	vldr	s1, [pc, #76]	@ 800b1b4 <Mixer_Apply+0x10c>
 800b16a:	ed97 0a07 	vldr	s0, [r7, #28]
 800b16e:	f7ff ff71 	bl	800b054 <constrain>
 800b172:	eef0 7a40 	vmov.f32	s15, s0
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	3308      	adds	r3, #8
 800b17a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b17e:	ee17 2a90 	vmov	r2, s15
 800b182:	601a      	str	r2, [r3, #0]
    motor_outputs[3] = (uint32_t)constrain(m4, PWM_MIN, PWM_MAX);
 800b184:	ed9f 1a0a 	vldr	s2, [pc, #40]	@ 800b1b0 <Mixer_Apply+0x108>
 800b188:	eddf 0a0a 	vldr	s1, [pc, #40]	@ 800b1b4 <Mixer_Apply+0x10c>
 800b18c:	ed97 0a06 	vldr	s0, [r7, #24]
 800b190:	f7ff ff60 	bl	800b054 <constrain>
 800b194:	eef0 7a40 	vmov.f32	s15, s0
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	330c      	adds	r3, #12
 800b19c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800b1a0:	ee17 2a90 	vmov	r2, s15
 800b1a4:	601a      	str	r2, [r3, #0]



}
 800b1a6:	bf00      	nop
 800b1a8:	3728      	adds	r7, #40	@ 0x28
 800b1aa:	46bd      	mov	sp, r7
 800b1ac:	bd80      	pop	{r7, pc}
 800b1ae:	bf00      	nop
 800b1b0:	44ed8000 	.word	0x44ed8000
 800b1b4:	44898000 	.word	0x44898000

0800b1b8 <Navigation_GetTarget>:

static void Navigation_HandleArrival(MissionManager* mgr, float t, Waypoint* wp);
void Navigation_Advance(MissionManager* mgr, float t);
void Navigation_GetTarget(MissionManager* mgr, float t, const vehicleState_t* state, targetState_t* target);

void Navigation_GetTarget(MissionManager* mgr, float t, const vehicleState_t* state, targetState_t* target) {
 800b1b8:	b580      	push	{r7, lr}
 800b1ba:	b08e      	sub	sp, #56	@ 0x38
 800b1bc:	af00      	add	r7, sp, #0
 800b1be:	60f8      	str	r0, [r7, #12]
 800b1c0:	ed87 0a02 	vstr	s0, [r7, #8]
 800b1c4:	6079      	str	r1, [r7, #4]
 800b1c6:	603a      	str	r2, [r7, #0]
    // 1. Check if mission is complete
    if (mgr->current_index >= mgr->total_waypoints) {
 800b1c8:	68fb      	ldr	r3, [r7, #12]
 800b1ca:	f8b3 2044 	ldrh.w	r2, [r3, #68]	@ 0x44
 800b1ce:	68fb      	ldr	r3, [r7, #12]
 800b1d0:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800b1d4:	429a      	cmp	r2, r3
 800b1d6:	d327      	bcc.n	800b228 <Navigation_GetTarget+0x70>
        Waypoint* last_wp = &mgr->waypoints[mgr->total_waypoints - 1];
 800b1d8:	68fb      	ldr	r3, [r7, #12]
 800b1da:	681a      	ldr	r2, [r3, #0]
 800b1dc:	68fb      	ldr	r3, [r7, #12]
 800b1de:	f8b3 3064 	ldrh.w	r3, [r3, #100]	@ 0x64
 800b1e2:	f103 6300 	add.w	r3, r3, #134217728	@ 0x8000000
 800b1e6:	3b01      	subs	r3, #1
 800b1e8:	015b      	lsls	r3, r3, #5
 800b1ea:	4413      	add	r3, r2
 800b1ec:	613b      	str	r3, [r7, #16]
        target->x = last_wp->position[0];
 800b1ee:	693b      	ldr	r3, [r7, #16]
 800b1f0:	681a      	ldr	r2, [r3, #0]
 800b1f2:	683b      	ldr	r3, [r7, #0]
 800b1f4:	601a      	str	r2, [r3, #0]
        target->y = last_wp->position[1];
 800b1f6:	693b      	ldr	r3, [r7, #16]
 800b1f8:	685a      	ldr	r2, [r3, #4]
 800b1fa:	683b      	ldr	r3, [r7, #0]
 800b1fc:	605a      	str	r2, [r3, #4]
        target->z = last_wp->position[2];
 800b1fe:	693b      	ldr	r3, [r7, #16]
 800b200:	689a      	ldr	r2, [r3, #8]
 800b202:	683b      	ldr	r3, [r7, #0]
 800b204:	609a      	str	r2, [r3, #8]
        target->yaw = last_wp->position[3];
 800b206:	693b      	ldr	r3, [r7, #16]
 800b208:	68da      	ldr	r2, [r3, #12]
 800b20a:	683b      	ldr	r3, [r7, #0]
 800b20c:	60da      	str	r2, [r3, #12]
        target->ff_vx = target->ff_vy = target->ff_vz = 0.0f;
 800b20e:	683b      	ldr	r3, [r7, #0]
 800b210:	f04f 0200 	mov.w	r2, #0
 800b214:	621a      	str	r2, [r3, #32]
 800b216:	683b      	ldr	r3, [r7, #0]
 800b218:	6a1a      	ldr	r2, [r3, #32]
 800b21a:	683b      	ldr	r3, [r7, #0]
 800b21c:	61da      	str	r2, [r3, #28]
 800b21e:	683b      	ldr	r3, [r7, #0]
 800b220:	69da      	ldr	r2, [r3, #28]
 800b222:	683b      	ldr	r3, [r7, #0]
 800b224:	619a      	str	r2, [r3, #24]
        return;
 800b226:	e1e0      	b.n	800b5ea <Navigation_GetTarget+0x432>
    }

    Waypoint* wp = &mgr->waypoints[mgr->current_index];
 800b228:	68fb      	ldr	r3, [r7, #12]
 800b22a:	681a      	ldr	r2, [r3, #0]
 800b22c:	68fb      	ldr	r3, [r7, #12]
 800b22e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b232:	015b      	lsls	r3, r3, #5
 800b234:	4413      	add	r3, r2
 800b236:	633b      	str	r3, [r7, #48]	@ 0x30
    float leg_duration = wp->toa - mgr->wp_start_time;
 800b238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b23a:	ed93 7a04 	vldr	s14, [r3, #16]
 800b23e:	68fb      	ldr	r3, [r7, #12]
 800b240:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800b244:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b248:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c

    // --- 2. BRANCH: INSTANT JUMP (Zero TOA) vs INTERPOLATION ---
    if (leg_duration <= 0.0f) {
 800b24c:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800b250:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b254:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b258:	d81c      	bhi.n	800b294 <Navigation_GetTarget+0xdc>
        // Snap directly to target
        target->x = wp->position[0];
 800b25a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b25c:	681a      	ldr	r2, [r3, #0]
 800b25e:	683b      	ldr	r3, [r7, #0]
 800b260:	601a      	str	r2, [r3, #0]
        target->y = wp->position[1];
 800b262:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b264:	685a      	ldr	r2, [r3, #4]
 800b266:	683b      	ldr	r3, [r7, #0]
 800b268:	605a      	str	r2, [r3, #4]
        target->z = wp->position[2];
 800b26a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b26c:	689a      	ldr	r2, [r3, #8]
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	609a      	str	r2, [r3, #8]
        target->yaw = wp->position[3];
 800b272:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b274:	68da      	ldr	r2, [r3, #12]
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	60da      	str	r2, [r3, #12]
        target->ff_vx = target->ff_vy = target->ff_vz = 0.0f;
 800b27a:	683b      	ldr	r3, [r7, #0]
 800b27c:	f04f 0200 	mov.w	r2, #0
 800b280:	621a      	str	r2, [r3, #32]
 800b282:	683b      	ldr	r3, [r7, #0]
 800b284:	6a1a      	ldr	r2, [r3, #32]
 800b286:	683b      	ldr	r3, [r7, #0]
 800b288:	61da      	str	r2, [r3, #28]
 800b28a:	683b      	ldr	r3, [r7, #0]
 800b28c:	69da      	ldr	r2, [r3, #28]
 800b28e:	683b      	ldr	r3, [r7, #0]
 800b290:	619a      	str	r2, [r3, #24]
 800b292:	e134      	b.n	800b4fe <Navigation_GetTarget+0x346>
    }
    else {
        // --- 3. BRANCH: SPECIAL LANDING vs PATH INTERPOLATION ---
        if (wp->action == WP_ACTION_LAND && mgr->landing_start_t > 0.0f) {
 800b294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b296:	7f1b      	ldrb	r3, [r3, #28]
 800b298:	2b02      	cmp	r3, #2
 800b29a:	d178      	bne.n	800b38e <Navigation_GetTarget+0x1d6>
 800b29c:	68fb      	ldr	r3, [r7, #12]
 800b29e:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 800b2a2:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b2a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2aa:	dd70      	ble.n	800b38e <Navigation_GetTarget+0x1d6>
            float elapsed = t - mgr->landing_start_t;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 800b2b2:	ed97 7a02 	vldr	s14, [r7, #8]
 800b2b6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b2ba:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
            float descent_rate;
            g_drone_status.flight_mode = 3;
 800b2be:	4bb2      	ldr	r3, [pc, #712]	@ (800b588 <Navigation_GetTarget+0x3d0>)
 800b2c0:	2203      	movs	r2, #3
 800b2c2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
            // Tiered Descent Rates
            if (state->z <= 0.05f) {
 800b2c6:	687b      	ldr	r3, [r7, #4]
 800b2c8:	edd3 7a02 	vldr	s15, [r3, #8]
 800b2cc:	ed9f 7aaf 	vldr	s14, [pc, #700]	@ 800b58c <Navigation_GetTarget+0x3d4>
 800b2d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b2d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2d8:	d807      	bhi.n	800b2ea <Navigation_GetTarget+0x132>
                mgr->is_complete = 1;
 800b2da:	68fb      	ldr	r3, [r7, #12]
 800b2dc:	2201      	movs	r2, #1
 800b2de:	f883 206c 	strb.w	r2, [r3, #108]	@ 0x6c
                descent_rate = 0.0f;
 800b2e2:	f04f 0300 	mov.w	r3, #0
 800b2e6:	637b      	str	r3, [r7, #52]	@ 0x34
 800b2e8:	e01b      	b.n	800b322 <Navigation_GetTarget+0x16a>
            } else if (state->z > 20.0f) {
 800b2ea:	687b      	ldr	r3, [r7, #4]
 800b2ec:	edd3 7a02 	vldr	s15, [r3, #8]
 800b2f0:	eeb3 7a04 	vmov.f32	s14, #52	@ 0x41a00000  20.0
 800b2f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b2f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b2fc:	dd02      	ble.n	800b304 <Navigation_GetTarget+0x14c>
                descent_rate = 0.6f;
 800b2fe:	4ba4      	ldr	r3, [pc, #656]	@ (800b590 <Navigation_GetTarget+0x3d8>)
 800b300:	637b      	str	r3, [r7, #52]	@ 0x34
 800b302:	e00e      	b.n	800b322 <Navigation_GetTarget+0x16a>
            } else if (state->z > 5.0f) {
 800b304:	687b      	ldr	r3, [r7, #4]
 800b306:	edd3 7a02 	vldr	s15, [r3, #8]
 800b30a:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800b30e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b312:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b316:	dd02      	ble.n	800b31e <Navigation_GetTarget+0x166>
                descent_rate = 0.4f;
 800b318:	4b9e      	ldr	r3, [pc, #632]	@ (800b594 <Navigation_GetTarget+0x3dc>)
 800b31a:	637b      	str	r3, [r7, #52]	@ 0x34
 800b31c:	e001      	b.n	800b322 <Navigation_GetTarget+0x16a>
            } else {
                descent_rate = 0.15f;
 800b31e:	4b9e      	ldr	r3, [pc, #632]	@ (800b598 <Navigation_GetTarget+0x3e0>)
 800b320:	637b      	str	r3, [r7, #52]	@ 0x34
            }

            target->z = wp->position[2] - (descent_rate * elapsed);
 800b322:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b324:	ed93 7a02 	vldr	s14, [r3, #8]
 800b328:	edd7 6a0d 	vldr	s13, [r7, #52]	@ 0x34
 800b32c:	edd7 7a0a 	vldr	s15, [r7, #40]	@ 0x28
 800b330:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b334:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b338:	683b      	ldr	r3, [r7, #0]
 800b33a:	edc3 7a02 	vstr	s15, [r3, #8]
            if (target->z < 0.0f) target->z = 0.0f;
 800b33e:	683b      	ldr	r3, [r7, #0]
 800b340:	edd3 7a02 	vldr	s15, [r3, #8]
 800b344:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b348:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b34c:	d503      	bpl.n	800b356 <Navigation_GetTarget+0x19e>
 800b34e:	683b      	ldr	r3, [r7, #0]
 800b350:	f04f 0200 	mov.w	r2, #0
 800b354:	609a      	str	r2, [r3, #8]

            target->x = wp->position[0];
 800b356:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b358:	681a      	ldr	r2, [r3, #0]
 800b35a:	683b      	ldr	r3, [r7, #0]
 800b35c:	601a      	str	r2, [r3, #0]
            target->y = wp->position[1];
 800b35e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b360:	685a      	ldr	r2, [r3, #4]
 800b362:	683b      	ldr	r3, [r7, #0]
 800b364:	605a      	str	r2, [r3, #4]
            target->yaw = wp->position[3];
 800b366:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b368:	68da      	ldr	r2, [r3, #12]
 800b36a:	683b      	ldr	r3, [r7, #0]
 800b36c:	60da      	str	r2, [r3, #12]
            target->ff_vz = -descent_rate;
 800b36e:	edd7 7a0d 	vldr	s15, [r7, #52]	@ 0x34
 800b372:	eef1 7a67 	vneg.f32	s15, s15
 800b376:	683b      	ldr	r3, [r7, #0]
 800b378:	edc3 7a08 	vstr	s15, [r3, #32]
            target->ff_vx = 0.0f;
 800b37c:	683b      	ldr	r3, [r7, #0]
 800b37e:	f04f 0200 	mov.w	r2, #0
 800b382:	619a      	str	r2, [r3, #24]
            target->ff_vy = 0.0f;
 800b384:	683b      	ldr	r3, [r7, #0]
 800b386:	f04f 0200 	mov.w	r2, #0
 800b38a:	61da      	str	r2, [r3, #28]
        if (wp->action == WP_ACTION_LAND && mgr->landing_start_t > 0.0f) {
 800b38c:	e0b7      	b.n	800b4fe <Navigation_GetTarget+0x346>

            // Note: Prevent early exit here so distance checks still run
        }
        else {
            // Standard Interpolation
            float pct = (t - mgr->wp_start_time) / leg_duration;
 800b38e:	68fb      	ldr	r3, [r7, #12]
 800b390:	edd3 7a14 	vldr	s15, [r3, #80]	@ 0x50
 800b394:	ed97 7a02 	vldr	s14, [r7, #8]
 800b398:	ee77 6a67 	vsub.f32	s13, s14, s15
 800b39c:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800b3a0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b3a4:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
            pct = (pct < 0.0f) ? 0.0f : (pct > 1.0f) ? 1.0f : pct;
 800b3a8:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b3ac:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b3b0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3b4:	d502      	bpl.n	800b3bc <Navigation_GetTarget+0x204>
 800b3b6:	f04f 0300 	mov.w	r3, #0
 800b3ba:	e00c      	b.n	800b3d6 <Navigation_GetTarget+0x21e>
 800b3bc:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b3c0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b3c4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b3c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b3cc:	dd02      	ble.n	800b3d4 <Navigation_GetTarget+0x21c>
 800b3ce:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 800b3d2:	e000      	b.n	800b3d6 <Navigation_GetTarget+0x21e>
 800b3d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b3d6:	627b      	str	r3, [r7, #36]	@ 0x24

            target->x = mgr->prev_wp_pos[0] + (wp->position[0] - mgr->prev_wp_pos[0]) * pct;
 800b3d8:	68fb      	ldr	r3, [r7, #12]
 800b3da:	ed93 7a15 	vldr	s14, [r3, #84]	@ 0x54
 800b3de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b3e0:	edd3 6a00 	vldr	s13, [r3]
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800b3ea:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800b3ee:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b3f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b3f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b3fa:	683b      	ldr	r3, [r7, #0]
 800b3fc:	edc3 7a00 	vstr	s15, [r3]
            target->y = mgr->prev_wp_pos[1] + (wp->position[1] - mgr->prev_wp_pos[1]) * pct;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	ed93 7a16 	vldr	s14, [r3, #88]	@ 0x58
 800b406:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b408:	edd3 6a01 	vldr	s13, [r3, #4]
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800b412:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800b416:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b41a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b41e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b422:	683b      	ldr	r3, [r7, #0]
 800b424:	edc3 7a01 	vstr	s15, [r3, #4]
            target->z = mgr->prev_wp_pos[2] + (wp->position[2] - mgr->prev_wp_pos[2]) * pct;
 800b428:	68fb      	ldr	r3, [r7, #12]
 800b42a:	ed93 7a17 	vldr	s14, [r3, #92]	@ 0x5c
 800b42e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b430:	edd3 6a02 	vldr	s13, [r3, #8]
 800b434:	68fb      	ldr	r3, [r7, #12]
 800b436:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800b43a:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800b43e:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b442:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b446:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b44a:	683b      	ldr	r3, [r7, #0]
 800b44c:	edc3 7a02 	vstr	s15, [r3, #8]
            target->yaw = mgr->prev_wp_pos[3] + (wp->position[3] - mgr->prev_wp_pos[3]) * pct;
 800b450:	68fb      	ldr	r3, [r7, #12]
 800b452:	ed93 7a18 	vldr	s14, [r3, #96]	@ 0x60
 800b456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b458:	edd3 6a03 	vldr	s13, [r3, #12]
 800b45c:	68fb      	ldr	r3, [r7, #12]
 800b45e:	edd3 7a18 	vldr	s15, [r3, #96]	@ 0x60
 800b462:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800b466:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b46a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b46e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b472:	683b      	ldr	r3, [r7, #0]
 800b474:	edc3 7a03 	vstr	s15, [r3, #12]

            if (pct >= 1.0f) {
 800b478:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 800b47c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800b480:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b484:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b488:	db0c      	blt.n	800b4a4 <Navigation_GetTarget+0x2ec>
                target->ff_vx = target->ff_vy = target->ff_vz = 0.0f;
 800b48a:	683b      	ldr	r3, [r7, #0]
 800b48c:	f04f 0200 	mov.w	r2, #0
 800b490:	621a      	str	r2, [r3, #32]
 800b492:	683b      	ldr	r3, [r7, #0]
 800b494:	6a1a      	ldr	r2, [r3, #32]
 800b496:	683b      	ldr	r3, [r7, #0]
 800b498:	61da      	str	r2, [r3, #28]
 800b49a:	683b      	ldr	r3, [r7, #0]
 800b49c:	69da      	ldr	r2, [r3, #28]
 800b49e:	683b      	ldr	r3, [r7, #0]
 800b4a0:	619a      	str	r2, [r3, #24]
 800b4a2:	e02c      	b.n	800b4fe <Navigation_GetTarget+0x346>
            } else {
                target->ff_vx = (wp->position[0] - mgr->prev_wp_pos[0]) / leg_duration;
 800b4a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4a6:	ed93 7a00 	vldr	s14, [r3]
 800b4aa:	68fb      	ldr	r3, [r7, #12]
 800b4ac:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 800b4b0:	ee77 6a67 	vsub.f32	s13, s14, s15
 800b4b4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800b4b8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4bc:	683b      	ldr	r3, [r7, #0]
 800b4be:	edc3 7a06 	vstr	s15, [r3, #24]
                target->ff_vy = (wp->position[1] - mgr->prev_wp_pos[1]) / leg_duration;
 800b4c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4c4:	ed93 7a01 	vldr	s14, [r3, #4]
 800b4c8:	68fb      	ldr	r3, [r7, #12]
 800b4ca:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 800b4ce:	ee77 6a67 	vsub.f32	s13, s14, s15
 800b4d2:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800b4d6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4da:	683b      	ldr	r3, [r7, #0]
 800b4dc:	edc3 7a07 	vstr	s15, [r3, #28]
                target->ff_vz = (wp->position[2] - mgr->prev_wp_pos[2]) / leg_duration;
 800b4e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b4e2:	ed93 7a02 	vldr	s14, [r3, #8]
 800b4e6:	68fb      	ldr	r3, [r7, #12]
 800b4e8:	edd3 7a17 	vldr	s15, [r3, #92]	@ 0x5c
 800b4ec:	ee77 6a67 	vsub.f32	s13, s14, s15
 800b4f0:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 800b4f4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b4f8:	683b      	ldr	r3, [r7, #0]
 800b4fa:	edc3 7a08 	vstr	s15, [r3, #32]
            }
        }
    }

    // --- 4. DISTANCE & OVERSHOOT CHECKS ---
    float dx = wp->position[0] - state->x;
 800b4fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b500:	ed93 7a00 	vldr	s14, [r3]
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	edd3 7a00 	vldr	s15, [r3]
 800b50a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b50e:	edc7 7a08 	vstr	s15, [r7, #32]
    float dy = wp->position[1] - state->y;
 800b512:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b514:	ed93 7a01 	vldr	s14, [r3, #4]
 800b518:	687b      	ldr	r3, [r7, #4]
 800b51a:	edd3 7a01 	vldr	s15, [r3, #4]
 800b51e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b522:	edc7 7a07 	vstr	s15, [r7, #28]
    float dz = wp->position[2] - state->z;
 800b526:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b528:	ed93 7a02 	vldr	s14, [r3, #8]
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	edd3 7a02 	vldr	s15, [r3, #8]
 800b532:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b536:	edc7 7a06 	vstr	s15, [r7, #24]
    float remaining_dist = sqrtf(dx*dx + dy*dy + dz*dz);
 800b53a:	edd7 7a08 	vldr	s15, [r7, #32]
 800b53e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800b542:	edd7 7a07 	vldr	s15, [r7, #28]
 800b546:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b54a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b54e:	edd7 7a06 	vldr	s15, [r7, #24]
 800b552:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800b556:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b55a:	eeb0 0a67 	vmov.f32	s0, s15
 800b55e:	f004 fed5 	bl	801030c <sqrtf>
 800b562:	ed87 0a05 	vstr	s0, [r7, #20]

    if (remaining_dist < wp->tolerance) {
 800b566:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b568:	edd3 7a06 	vldr	s15, [r3, #24]
 800b56c:	ed97 7a05 	vldr	s14, [r7, #20]
 800b570:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b574:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b578:	d510      	bpl.n	800b59c <Navigation_GetTarget+0x3e4>
        Navigation_HandleArrival(mgr, t, wp);
 800b57a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800b57c:	ed97 0a02 	vldr	s0, [r7, #8]
 800b580:	68f8      	ldr	r0, [r7, #12]
 800b582:	f000 f835 	bl	800b5f0 <Navigation_HandleArrival>
 800b586:	e02d      	b.n	800b5e4 <Navigation_GetTarget+0x42c>
 800b588:	20000780 	.word	0x20000780
 800b58c:	3d4ccccd 	.word	0x3d4ccccd
 800b590:	3f19999a 	.word	0x3f19999a
 800b594:	3ecccccd 	.word	0x3ecccccd
 800b598:	3e19999a 	.word	0x3e19999a
    } 
    else if ((remaining_dist - mgr->prev_dist) > 0.5f && mgr->hover_start_time <= 0.0f) {
 800b59c:	68fb      	ldr	r3, [r7, #12]
 800b59e:	edd3 7a13 	vldr	s15, [r3, #76]	@ 0x4c
 800b5a2:	ed97 7a05 	vldr	s14, [r7, #20]
 800b5a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b5aa:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800b5ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b5b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5b6:	dd15      	ble.n	800b5e4 <Navigation_GetTarget+0x42c>
 800b5b8:	68fb      	ldr	r3, [r7, #12]
 800b5ba:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800b5be:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b5c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5c6:	d80d      	bhi.n	800b5e4 <Navigation_GetTarget+0x42c>
        if (remaining_dist < 5.0f) {
 800b5c8:	edd7 7a05 	vldr	s15, [r7, #20]
 800b5cc:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800b5d0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800b5d4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b5d8:	d504      	bpl.n	800b5e4 <Navigation_GetTarget+0x42c>
            Navigation_Advance(mgr, t);
 800b5da:	ed97 0a02 	vldr	s0, [r7, #8]
 800b5de:	68f8      	ldr	r0, [r7, #12]
 800b5e0:	f000 f85a 	bl	800b698 <Navigation_Advance>
        }
    }

    mgr->prev_dist = remaining_dist;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	697a      	ldr	r2, [r7, #20]
 800b5e8:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 800b5ea:	3738      	adds	r7, #56	@ 0x38
 800b5ec:	46bd      	mov	sp, r7
 800b5ee:	bd80      	pop	{r7, pc}

0800b5f0 <Navigation_HandleArrival>:

static void Navigation_HandleArrival(MissionManager* mgr, float t, Waypoint* wp) {
 800b5f0:	b580      	push	{r7, lr}
 800b5f2:	b084      	sub	sp, #16
 800b5f4:	af00      	add	r7, sp, #0
 800b5f6:	60f8      	str	r0, [r7, #12]
 800b5f8:	ed87 0a02 	vstr	s0, [r7, #8]
 800b5fc:	6079      	str	r1, [r7, #4]
	if (wp->action == WP_ACTION_HOVER) {
 800b5fe:	687b      	ldr	r3, [r7, #4]
 800b600:	7f1b      	ldrb	r3, [r3, #28]
 800b602:	2b01      	cmp	r3, #1
 800b604:	d124      	bne.n	800b650 <Navigation_HandleArrival+0x60>
		g_drone_status.flight_mode = 2; // 2 = HOVERING
 800b606:	4b23      	ldr	r3, [pc, #140]	@ (800b694 <Navigation_HandleArrival+0xa4>)
 800b608:	2202      	movs	r2, #2
 800b60a:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
		if (mgr->hover_start_time <= 0.0f) {
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800b614:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b618:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b61c:	d802      	bhi.n	800b624 <Navigation_HandleArrival+0x34>
			mgr->hover_start_time = t;
 800b61e:	68fb      	ldr	r3, [r7, #12]
 800b620:	68ba      	ldr	r2, [r7, #8]
 800b622:	649a      	str	r2, [r3, #72]	@ 0x48
		}
		if (t - mgr->hover_start_time >= wp->duration) {
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 800b62a:	ed97 7a02 	vldr	s14, [r7, #8]
 800b62e:	ee37 7a67 	vsub.f32	s14, s14, s15
 800b632:	687b      	ldr	r3, [r7, #4]
 800b634:	edd3 7a05 	vldr	s15, [r3, #20]
 800b638:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b63c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b640:	da00      	bge.n	800b644 <Navigation_HandleArrival+0x54>
		}
	} else {
		g_drone_status.flight_mode = 1; // 1 = MOVING
		Navigation_Advance(mgr, t);
	}
}
 800b642:	e023      	b.n	800b68c <Navigation_HandleArrival+0x9c>
			Navigation_Advance(mgr, t);
 800b644:	ed97 0a02 	vldr	s0, [r7, #8]
 800b648:	68f8      	ldr	r0, [r7, #12]
 800b64a:	f000 f825 	bl	800b698 <Navigation_Advance>
}
 800b64e:	e01d      	b.n	800b68c <Navigation_HandleArrival+0x9c>
	} else if (wp->action == WP_ACTION_LAND) {
 800b650:	687b      	ldr	r3, [r7, #4]
 800b652:	7f1b      	ldrb	r3, [r3, #28]
 800b654:	2b02      	cmp	r3, #2
 800b656:	d110      	bne.n	800b67a <Navigation_HandleArrival+0x8a>
		g_drone_status.flight_mode = 3; // 3 = LANDING
 800b658:	4b0e      	ldr	r3, [pc, #56]	@ (800b694 <Navigation_HandleArrival+0xa4>)
 800b65a:	2203      	movs	r2, #3
 800b65c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
		if (mgr->landing_start_t <= 0.0f) {
 800b660:	68fb      	ldr	r3, [r7, #12]
 800b662:	edd3 7a1a 	vldr	s15, [r3, #104]	@ 0x68
 800b666:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800b66a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b66e:	d900      	bls.n	800b672 <Navigation_HandleArrival+0x82>
}
 800b670:	e00c      	b.n	800b68c <Navigation_HandleArrival+0x9c>
			mgr->landing_start_t = t;
 800b672:	68fb      	ldr	r3, [r7, #12]
 800b674:	68ba      	ldr	r2, [r7, #8]
 800b676:	669a      	str	r2, [r3, #104]	@ 0x68
}
 800b678:	e008      	b.n	800b68c <Navigation_HandleArrival+0x9c>
		g_drone_status.flight_mode = 1; // 1 = MOVING
 800b67a:	4b06      	ldr	r3, [pc, #24]	@ (800b694 <Navigation_HandleArrival+0xa4>)
 800b67c:	2201      	movs	r2, #1
 800b67e:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
		Navigation_Advance(mgr, t);
 800b682:	ed97 0a02 	vldr	s0, [r7, #8]
 800b686:	68f8      	ldr	r0, [r7, #12]
 800b688:	f000 f806 	bl	800b698 <Navigation_Advance>
}
 800b68c:	bf00      	nop
 800b68e:	3710      	adds	r7, #16
 800b690:	46bd      	mov	sp, r7
 800b692:	bd80      	pop	{r7, pc}
 800b694:	20000780 	.word	0x20000780

0800b698 <Navigation_Advance>:

void Navigation_Advance(MissionManager* mgr, float t) {
 800b698:	b480      	push	{r7}
 800b69a:	b085      	sub	sp, #20
 800b69c:	af00      	add	r7, sp, #0
 800b69e:	6078      	str	r0, [r7, #4]
 800b6a0:	ed87 0a00 	vstr	s0, [r7]
	// Store current WP position as start for next leg
	Waypoint* current_wp = &mgr->waypoints[mgr->current_index];
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681a      	ldr	r2, [r3, #0]
 800b6a8:	687b      	ldr	r3, [r7, #4]
 800b6aa:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b6ae:	015b      	lsls	r3, r3, #5
 800b6b0:	4413      	add	r3, r2
 800b6b2:	60bb      	str	r3, [r7, #8]
	for(int i=0; i<4; i++) mgr->prev_wp_pos[i] = current_wp->position[i];
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	60fb      	str	r3, [r7, #12]
 800b6b8:	e00e      	b.n	800b6d8 <Navigation_Advance+0x40>
 800b6ba:	68ba      	ldr	r2, [r7, #8]
 800b6bc:	68fb      	ldr	r3, [r7, #12]
 800b6be:	009b      	lsls	r3, r3, #2
 800b6c0:	4413      	add	r3, r2
 800b6c2:	681a      	ldr	r2, [r3, #0]
 800b6c4:	6879      	ldr	r1, [r7, #4]
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	3314      	adds	r3, #20
 800b6ca:	009b      	lsls	r3, r3, #2
 800b6cc:	440b      	add	r3, r1
 800b6ce:	3304      	adds	r3, #4
 800b6d0:	601a      	str	r2, [r3, #0]
 800b6d2:	68fb      	ldr	r3, [r7, #12]
 800b6d4:	3301      	adds	r3, #1
 800b6d6:	60fb      	str	r3, [r7, #12]
 800b6d8:	68fb      	ldr	r3, [r7, #12]
 800b6da:	2b03      	cmp	r3, #3
 800b6dc:	dded      	ble.n	800b6ba <Navigation_Advance+0x22>
	g_drone_status.flight_mode = 1;
 800b6de:	4b0e      	ldr	r3, [pc, #56]	@ (800b718 <Navigation_Advance+0x80>)
 800b6e0:	2201      	movs	r2, #1
 800b6e2:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
	mgr->current_index++;
 800b6e6:	687b      	ldr	r3, [r7, #4]
 800b6e8:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800b6ec:	3301      	adds	r3, #1
 800b6ee:	b29a      	uxth	r2, r3
 800b6f0:	687b      	ldr	r3, [r7, #4]
 800b6f2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
	mgr->hover_start_time = 0.0f;
 800b6f6:	687b      	ldr	r3, [r7, #4]
 800b6f8:	f04f 0200 	mov.w	r2, #0
 800b6fc:	649a      	str	r2, [r3, #72]	@ 0x48
	mgr->prev_dist = FLT_MAX;
 800b6fe:	687b      	ldr	r3, [r7, #4]
 800b700:	4a06      	ldr	r2, [pc, #24]	@ (800b71c <Navigation_Advance+0x84>)
 800b702:	64da      	str	r2, [r3, #76]	@ 0x4c
	mgr->wp_start_time = t;
 800b704:	687b      	ldr	r3, [r7, #4]
 800b706:	683a      	ldr	r2, [r7, #0]
 800b708:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800b70a:	bf00      	nop
 800b70c:	3714      	adds	r7, #20
 800b70e:	46bd      	mov	sp, r7
 800b710:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b714:	4770      	bx	lr
 800b716:	bf00      	nop
 800b718:	20000780 	.word	0x20000780
 800b71c:	7f7fffff 	.word	0x7f7fffff

0800b720 <Vehicle_State_Init>:

#include "state.h"
#include <string.h>

// Using the typedef names from your header
void Vehicle_State_Init(droneState_t* state) {
 800b720:	b580      	push	{r7, lr}
 800b722:	b082      	sub	sp, #8
 800b724:	af00      	add	r7, sp, #0
 800b726:	6078      	str	r0, [r7, #4]
    if (state == NULL) return;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	2b00      	cmp	r3, #0
 800b72c:	d009      	beq.n	800b742 <Vehicle_State_Init+0x22>
    memset(state, 0, sizeof(droneState_t));
 800b72e:	2250      	movs	r2, #80	@ 0x50
 800b730:	2100      	movs	r1, #0
 800b732:	6878      	ldr	r0, [r7, #4]
 800b734:	f002 fab0 	bl	800dc98 <memset>
    state->armed = 0; // Explicit safety zero
 800b738:	687b      	ldr	r3, [r7, #4]
 800b73a:	2200      	movs	r2, #0
 800b73c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
 800b740:	e000      	b.n	800b744 <Vehicle_State_Init+0x24>
    if (state == NULL) return;
 800b742:	bf00      	nop
}
 800b744:	3708      	adds	r7, #8
 800b746:	46bd      	mov	sp, r7
 800b748:	bd80      	pop	{r7, pc}

0800b74a <PID_Init>:
// https://timhanewich.medium.com/how-i-developed-the-scout-flight-controller-part-4-stabilizing-flight-with-pid-controllers-1e945577a9aa
// https://pidexplained.com/pid-controller-explained/

#include "PID.h"

void PID_Init(PIDController* pid, float kp, float ki, float kd, float cycle_time_seconds, float i_limit) {
 800b74a:	b580      	push	{r7, lr}
 800b74c:	b086      	sub	sp, #24
 800b74e:	af00      	add	r7, sp, #0
 800b750:	6178      	str	r0, [r7, #20]
 800b752:	ed87 0a04 	vstr	s0, [r7, #16]
 800b756:	edc7 0a03 	vstr	s1, [r7, #12]
 800b75a:	ed87 1a02 	vstr	s2, [r7, #8]
 800b75e:	edc7 1a01 	vstr	s3, [r7, #4]
 800b762:	ed87 2a00 	vstr	s4, [r7]
    if (!pid) return;
 800b766:	697b      	ldr	r3, [r7, #20]
 800b768:	2b00      	cmp	r3, #0
 800b76a:	d012      	beq.n	800b792 <PID_Init+0x48>

    // Settings
    pid->kp = kp;
 800b76c:	697b      	ldr	r3, [r7, #20]
 800b76e:	693a      	ldr	r2, [r7, #16]
 800b770:	601a      	str	r2, [r3, #0]
    pid->ki = ki;
 800b772:	697b      	ldr	r3, [r7, #20]
 800b774:	68fa      	ldr	r2, [r7, #12]
 800b776:	605a      	str	r2, [r3, #4]
    pid->kd = kd;
 800b778:	697b      	ldr	r3, [r7, #20]
 800b77a:	68ba      	ldr	r2, [r7, #8]
 800b77c:	609a      	str	r2, [r3, #8]
    pid->cycle_time_seconds = cycle_time_seconds;
 800b77e:	697b      	ldr	r3, [r7, #20]
 800b780:	687a      	ldr	r2, [r7, #4]
 800b782:	60da      	str	r2, [r3, #12]
    pid->i_limit = i_limit;
 800b784:	697b      	ldr	r3, [r7, #20]
 800b786:	683a      	ldr	r2, [r7, #0]
 800b788:	611a      	str	r2, [r3, #16]

    // Reset state
    PID_Reset(pid);
 800b78a:	6978      	ldr	r0, [r7, #20]
 800b78c:	f000 f886 	bl	800b89c <PID_Reset>
 800b790:	e000      	b.n	800b794 <PID_Init+0x4a>
    if (!pid) return;
 800b792:	bf00      	nop
}
 800b794:	3718      	adds	r7, #24
 800b796:	46bd      	mov	sp, r7
 800b798:	bd80      	pop	{r7, pc}
	...

0800b79c <PID_Calculate>:

float PID_Calculate(PIDController* pid, float actual, float goal) {
 800b79c:	b480      	push	{r7}
 800b79e:	b089      	sub	sp, #36	@ 0x24
 800b7a0:	af00      	add	r7, sp, #0
 800b7a2:	60f8      	str	r0, [r7, #12]
 800b7a4:	ed87 0a02 	vstr	s0, [r7, #8]
 800b7a8:	edc7 0a01 	vstr	s1, [r7, #4]
    if (!pid) return 0.0f;
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	2b00      	cmp	r3, #0
 800b7b0:	d102      	bne.n	800b7b8 <PID_Calculate+0x1c>
 800b7b2:	eddf 7a39 	vldr	s15, [pc, #228]	@ 800b898 <PID_Calculate+0xfc>
 800b7b6:	e067      	b.n	800b888 <PID_Calculate+0xec>

    float error = goal - actual;
 800b7b8:	ed97 7a01 	vldr	s14, [r7, #4]
 800b7bc:	edd7 7a02 	vldr	s15, [r7, #8]
 800b7c0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800b7c4:	edc7 7a06 	vstr	s15, [r7, #24]

    // Proportional term
    float P = error * pid->kp;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	edd3 7a00 	vldr	s15, [r3]
 800b7ce:	ed97 7a06 	vldr	s14, [r7, #24]
 800b7d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 800b7d6:	edc7 7a05 	vstr	s15, [r7, #20]

    // Integral term with anti-windup
    float I = pid->previous_i + (error * pid->ki * pid->cycle_time_seconds);
 800b7da:	68fb      	ldr	r3, [r7, #12]
 800b7dc:	ed93 7a06 	vldr	s14, [r3, #24]
 800b7e0:	68fb      	ldr	r3, [r7, #12]
 800b7e2:	edd3 6a01 	vldr	s13, [r3, #4]
 800b7e6:	edd7 7a06 	vldr	s15, [r7, #24]
 800b7ea:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800b7ee:	68fb      	ldr	r3, [r7, #12]
 800b7f0:	edd3 7a03 	vldr	s15, [r3, #12]
 800b7f4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800b7f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b7fc:	edc7 7a07 	vstr	s15, [r7, #28]
    if (I > pid->i_limit) I = pid->i_limit;
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	edd3 7a04 	vldr	s15, [r3, #16]
 800b806:	ed97 7a07 	vldr	s14, [r7, #28]
 800b80a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b80e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b812:	dd03      	ble.n	800b81c <PID_Calculate+0x80>
 800b814:	68fb      	ldr	r3, [r7, #12]
 800b816:	691b      	ldr	r3, [r3, #16]
 800b818:	61fb      	str	r3, [r7, #28]
 800b81a:	e012      	b.n	800b842 <PID_Calculate+0xa6>
    else if (I < -pid->i_limit) I = -pid->i_limit;
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	edd3 7a04 	vldr	s15, [r3, #16]
 800b822:	eef1 7a67 	vneg.f32	s15, s15
 800b826:	ed97 7a07 	vldr	s14, [r7, #28]
 800b82a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800b82e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800b832:	d506      	bpl.n	800b842 <PID_Calculate+0xa6>
 800b834:	68fb      	ldr	r3, [r7, #12]
 800b836:	edd3 7a04 	vldr	s15, [r3, #16]
 800b83a:	eef1 7a67 	vneg.f32	s15, s15
 800b83e:	edc7 7a07 	vstr	s15, [r7, #28]

    // Derivative term
    float D = pid->kd * (error - pid->previous_error) / pid->cycle_time_seconds;
 800b842:	68fb      	ldr	r3, [r7, #12]
 800b844:	ed93 7a02 	vldr	s14, [r3, #8]
 800b848:	68fb      	ldr	r3, [r7, #12]
 800b84a:	edd3 7a05 	vldr	s15, [r3, #20]
 800b84e:	edd7 6a06 	vldr	s13, [r7, #24]
 800b852:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800b856:	ee67 6a27 	vmul.f32	s13, s14, s15
 800b85a:	68fb      	ldr	r3, [r7, #12]
 800b85c:	ed93 7a03 	vldr	s14, [r3, #12]
 800b860:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800b864:	edc7 7a04 	vstr	s15, [r7, #16]

    // Store state for the next iteration
    pid->previous_error = error;
 800b868:	68fb      	ldr	r3, [r7, #12]
 800b86a:	69ba      	ldr	r2, [r7, #24]
 800b86c:	615a      	str	r2, [r3, #20]
    pid->previous_i = I;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	69fa      	ldr	r2, [r7, #28]
 800b872:	619a      	str	r2, [r3, #24]

    return P + I + D;
 800b874:	ed97 7a05 	vldr	s14, [r7, #20]
 800b878:	edd7 7a07 	vldr	s15, [r7, #28]
 800b87c:	ee37 7a27 	vadd.f32	s14, s14, s15
 800b880:	edd7 7a04 	vldr	s15, [r7, #16]
 800b884:	ee77 7a27 	vadd.f32	s15, s14, s15
}
 800b888:	eeb0 0a67 	vmov.f32	s0, s15
 800b88c:	3724      	adds	r7, #36	@ 0x24
 800b88e:	46bd      	mov	sp, r7
 800b890:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b894:	4770      	bx	lr
 800b896:	bf00      	nop
 800b898:	00000000 	.word	0x00000000

0800b89c <PID_Reset>:

void PID_Reset(PIDController* pid) {
 800b89c:	b480      	push	{r7}
 800b89e:	b083      	sub	sp, #12
 800b8a0:	af00      	add	r7, sp, #0
 800b8a2:	6078      	str	r0, [r7, #4]
    if (!pid) return;
 800b8a4:	687b      	ldr	r3, [r7, #4]
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d008      	beq.n	800b8bc <PID_Reset+0x20>
    pid->previous_error = 0.0f;
 800b8aa:	687b      	ldr	r3, [r7, #4]
 800b8ac:	f04f 0200 	mov.w	r2, #0
 800b8b0:	615a      	str	r2, [r3, #20]
    pid->previous_i = 0.0f;
 800b8b2:	687b      	ldr	r3, [r7, #4]
 800b8b4:	f04f 0200 	mov.w	r2, #0
 800b8b8:	619a      	str	r2, [r3, #24]
 800b8ba:	e000      	b.n	800b8be <PID_Reset+0x22>
    if (!pid) return;
 800b8bc:	bf00      	nop
}
 800b8be:	370c      	adds	r7, #12
 800b8c0:	46bd      	mov	sp, r7
 800b8c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b8c6:	4770      	bx	lr

0800b8c8 <i3gd20_cs_assert>:

/* I3G4250D WHO_AM_I */
#define I3G4250D_WHO_AM_I 0xD8

/* Helper: CS control */
static inline void i3gd20_cs_assert(void) {
 800b8c8:	b580      	push	{r7, lr}
 800b8ca:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 800b8cc:	2200      	movs	r2, #0
 800b8ce:	2108      	movs	r1, #8
 800b8d0:	4802      	ldr	r0, [pc, #8]	@ (800b8dc <i3gd20_cs_assert+0x14>)
 800b8d2:	f7f8 fde1 	bl	8004498 <HAL_GPIO_WritePin>
}
 800b8d6:	bf00      	nop
 800b8d8:	bd80      	pop	{r7, pc}
 800b8da:	bf00      	nop
 800b8dc:	40021000 	.word	0x40021000

0800b8e0 <i3gd20_cs_deassert>:
static inline void i3gd20_cs_deassert(void) {
 800b8e0:	b580      	push	{r7, lr}
 800b8e2:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_SET);
 800b8e4:	2201      	movs	r2, #1
 800b8e6:	2108      	movs	r1, #8
 800b8e8:	4802      	ldr	r0, [pc, #8]	@ (800b8f4 <i3gd20_cs_deassert+0x14>)
 800b8ea:	f7f8 fdd5 	bl	8004498 <HAL_GPIO_WritePin>
}
 800b8ee:	bf00      	nop
 800b8f0:	bd80      	pop	{r7, pc}
 800b8f2:	bf00      	nop
 800b8f4:	40021000 	.word	0x40021000

0800b8f8 <i3gd20_write_reg>:

/* Helper: Write a register */
static bool i3gd20_write_reg(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t val)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b084      	sub	sp, #16
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	6078      	str	r0, [r7, #4]
 800b900:	460b      	mov	r3, r1
 800b902:	70fb      	strb	r3, [r7, #3]
 800b904:	4613      	mov	r3, r2
 800b906:	70bb      	strb	r3, [r7, #2]
    uint8_t tx[2] = { reg, val };
 800b908:	78fb      	ldrb	r3, [r7, #3]
 800b90a:	733b      	strb	r3, [r7, #12]
 800b90c:	78bb      	ldrb	r3, [r7, #2]
 800b90e:	737b      	strb	r3, [r7, #13]
    printf("I3GD20 Write: reg 0x%02X = 0x%02X\r\n", reg, val);
 800b910:	78fb      	ldrb	r3, [r7, #3]
 800b912:	78ba      	ldrb	r2, [r7, #2]
 800b914:	4619      	mov	r1, r3
 800b916:	480f      	ldr	r0, [pc, #60]	@ (800b954 <i3gd20_write_reg+0x5c>)
 800b918:	f002 f876 	bl	800da08 <iprintf>

    i3gd20_cs_assert();
 800b91c:	f7ff ffd4 	bl	800b8c8 <i3gd20_cs_assert>
    HAL_StatusTypeDef status = HAL_SPI_Transmit(hspi, tx, 2, 50);
 800b920:	f107 010c 	add.w	r1, r7, #12
 800b924:	2332      	movs	r3, #50	@ 0x32
 800b926:	2202      	movs	r2, #2
 800b928:	6878      	ldr	r0, [r7, #4]
 800b92a:	f7fc fcb0 	bl	800828e <HAL_SPI_Transmit>
 800b92e:	4603      	mov	r3, r0
 800b930:	73fb      	strb	r3, [r7, #15]
    i3gd20_cs_deassert(); // De-assert CS immediately after transaction
 800b932:	f7ff ffd5 	bl	800b8e0 <i3gd20_cs_deassert>

    if (status != HAL_OK) {
 800b936:	7bfb      	ldrb	r3, [r7, #15]
 800b938:	2b00      	cmp	r3, #0
 800b93a:	d006      	beq.n	800b94a <i3gd20_write_reg+0x52>
        printf("I3GD20 Write failed: HAL_Status = %d\r\n", status);
 800b93c:	7bfb      	ldrb	r3, [r7, #15]
 800b93e:	4619      	mov	r1, r3
 800b940:	4805      	ldr	r0, [pc, #20]	@ (800b958 <i3gd20_write_reg+0x60>)
 800b942:	f002 f861 	bl	800da08 <iprintf>
        return false;
 800b946:	2300      	movs	r3, #0
 800b948:	e000      	b.n	800b94c <i3gd20_write_reg+0x54>
    }
    return true;
 800b94a:	2301      	movs	r3, #1
}
 800b94c:	4618      	mov	r0, r3
 800b94e:	3710      	adds	r7, #16
 800b950:	46bd      	mov	sp, r7
 800b952:	bd80      	pop	{r7, pc}
 800b954:	08011360 	.word	0x08011360
 800b958:	08011384 	.word	0x08011384

0800b95c <i3gd20_read_reg>:

/* Helper: Read register(s) */
static bool i3gd20_read_reg(SPI_HandleTypeDef* hspi, uint8_t reg, uint8_t *buf, uint16_t len)
{
 800b95c:	b580      	push	{r7, lr}
 800b95e:	b08c      	sub	sp, #48	@ 0x30
 800b960:	af02      	add	r7, sp, #8
 800b962:	60f8      	str	r0, [r7, #12]
 800b964:	607a      	str	r2, [r7, #4]
 800b966:	461a      	mov	r2, r3
 800b968:	460b      	mov	r3, r1
 800b96a:	72fb      	strb	r3, [r7, #11]
 800b96c:	4613      	mov	r3, r2
 800b96e:	813b      	strh	r3, [r7, #8]
    if (len == 0) return false;
 800b970:	893b      	ldrh	r3, [r7, #8]
 800b972:	2b00      	cmp	r3, #0
 800b974:	d101      	bne.n	800b97a <i3gd20_read_reg+0x1e>
 800b976:	2300      	movs	r3, #0
 800b978:	e045      	b.n	800ba06 <i3gd20_read_reg+0xaa>
    uint8_t addr = reg | 0x80; // read
 800b97a:	7afb      	ldrb	r3, [r7, #11]
 800b97c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800b980:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    if (len > 1) addr |= 0x40; // auto-increment
 800b984:	893b      	ldrh	r3, [r7, #8]
 800b986:	2b01      	cmp	r3, #1
 800b988:	d905      	bls.n	800b996 <i3gd20_read_reg+0x3a>
 800b98a:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b98e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b992:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    
    uint8_t rx[8]; // max buffer for our needs
    uint8_t tx[8];
    if (len > sizeof(rx)-1) return false; // safety check
 800b996:	893b      	ldrh	r3, [r7, #8]
 800b998:	2b07      	cmp	r3, #7
 800b99a:	d901      	bls.n	800b9a0 <i3gd20_read_reg+0x44>
 800b99c:	2300      	movs	r3, #0
 800b99e:	e032      	b.n	800ba06 <i3gd20_read_reg+0xaa>
    
    // Setup transmit buffer with address and dummy bytes
    tx[0] = addr;
 800b9a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800b9a4:	743b      	strb	r3, [r7, #16]
    for (int i = 1; i <= len; i++) tx[i] = 0xFF; // dummy bytes for read
 800b9a6:	2301      	movs	r3, #1
 800b9a8:	623b      	str	r3, [r7, #32]
 800b9aa:	e008      	b.n	800b9be <i3gd20_read_reg+0x62>
 800b9ac:	f107 0210 	add.w	r2, r7, #16
 800b9b0:	6a3b      	ldr	r3, [r7, #32]
 800b9b2:	4413      	add	r3, r2
 800b9b4:	22ff      	movs	r2, #255	@ 0xff
 800b9b6:	701a      	strb	r2, [r3, #0]
 800b9b8:	6a3b      	ldr	r3, [r7, #32]
 800b9ba:	3301      	adds	r3, #1
 800b9bc:	623b      	str	r3, [r7, #32]
 800b9be:	893b      	ldrh	r3, [r7, #8]
 800b9c0:	6a3a      	ldr	r2, [r7, #32]
 800b9c2:	429a      	cmp	r2, r3
 800b9c4:	ddf2      	ble.n	800b9ac <i3gd20_read_reg+0x50>
    
    i3gd20_cs_assert();
 800b9c6:	f7ff ff7f 	bl	800b8c8 <i3gd20_cs_assert>
    // Single transaction with dummy bytes for read
    if (HAL_SPI_TransmitReceive(hspi, tx, rx, len + 1, 100) != HAL_OK) {
 800b9ca:	893b      	ldrh	r3, [r7, #8]
 800b9cc:	3301      	adds	r3, #1
 800b9ce:	b29b      	uxth	r3, r3
 800b9d0:	f107 0218 	add.w	r2, r7, #24
 800b9d4:	f107 0110 	add.w	r1, r7, #16
 800b9d8:	2064      	movs	r0, #100	@ 0x64
 800b9da:	9000      	str	r0, [sp, #0]
 800b9dc:	68f8      	ldr	r0, [r7, #12]
 800b9de:	f7fc fd9a 	bl	8008516 <HAL_SPI_TransmitReceive>
 800b9e2:	4603      	mov	r3, r0
 800b9e4:	2b00      	cmp	r3, #0
 800b9e6:	d003      	beq.n	800b9f0 <i3gd20_read_reg+0x94>
        i3gd20_cs_deassert();
 800b9e8:	f7ff ff7a 	bl	800b8e0 <i3gd20_cs_deassert>
        return false;
 800b9ec:	2300      	movs	r3, #0
 800b9ee:	e00a      	b.n	800ba06 <i3gd20_read_reg+0xaa>
    }
    i3gd20_cs_deassert();
 800b9f0:	f7ff ff76 	bl	800b8e0 <i3gd20_cs_deassert>
    
    // Copy received data (skip first byte which was during address transmission)
    memcpy(buf, rx + 1, len);
 800b9f4:	f107 0318 	add.w	r3, r7, #24
 800b9f8:	3301      	adds	r3, #1
 800b9fa:	893a      	ldrh	r2, [r7, #8]
 800b9fc:	4619      	mov	r1, r3
 800b9fe:	6878      	ldr	r0, [r7, #4]
 800ba00:	f002 f9ff 	bl	800de02 <memcpy>
    return true;
 800ba04:	2301      	movs	r3, #1
}
 800ba06:	4618      	mov	r0, r3
 800ba08:	3728      	adds	r7, #40	@ 0x28
 800ba0a:	46bd      	mov	sp, r7
 800ba0c:	bd80      	pop	{r7, pc}
	...

0800ba10 <I3GD20_Init>:

bool I3GD20_Init(I3GD20* dev, SPI_HandleTypeDef* hspi)
{
 800ba10:	b580      	push	{r7, lr}
 800ba12:	b086      	sub	sp, #24
 800ba14:	af00      	add	r7, sp, #0
 800ba16:	6078      	str	r0, [r7, #4]
 800ba18:	6039      	str	r1, [r7, #0]
    if (dev == NULL || hspi == NULL) return false;
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	2b00      	cmp	r3, #0
 800ba1e:	d002      	beq.n	800ba26 <I3GD20_Init+0x16>
 800ba20:	683b      	ldr	r3, [r7, #0]
 800ba22:	2b00      	cmp	r3, #0
 800ba24:	d101      	bne.n	800ba2a <I3GD20_Init+0x1a>
 800ba26:	2300      	movs	r3, #0
 800ba28:	e076      	b.n	800bb18 <I3GD20_Init+0x108>
    dev->hspi = hspi;
 800ba2a:	687b      	ldr	r3, [r7, #4]
 800ba2c:	683a      	ldr	r2, [r7, #0]
 800ba2e:	601a      	str	r2, [r3, #0]
    dev->initialized = false;
 800ba30:	687b      	ldr	r3, [r7, #4]
 800ba32:	2200      	movs	r2, #0
 800ba34:	739a      	strb	r2, [r3, #14]
    dev->dps_per_lsb = 0.00875f;
 800ba36:	687b      	ldr	r3, [r7, #4]
 800ba38:	4a39      	ldr	r2, [pc, #228]	@ (800bb20 <I3GD20_Init+0x110>)
 800ba3a:	605a      	str	r2, [r3, #4]

    // 1. Ensure CS is High (Inactive)
    i3gd20_cs_deassert();
 800ba3c:	f7ff ff50 	bl	800b8e0 <i3gd20_cs_deassert>
    HAL_Delay(100); // Wait for power-up
 800ba40:	2064      	movs	r0, #100	@ 0x64
 800ba42:	f7f7 fe53 	bl	80036ec <HAL_Delay>

    // 2. Dummy Read to clear SPI bus
    // Sometimes the first transaction is garbage after reset
    uint8_t dummy;
    i3gd20_read_reg(dev->hspi, I3GD20_WHO_AM_I, &dummy, 1);
 800ba46:	687b      	ldr	r3, [r7, #4]
 800ba48:	6818      	ldr	r0, [r3, #0]
 800ba4a:	f107 020f 	add.w	r2, r7, #15
 800ba4e:	2301      	movs	r3, #1
 800ba50:	210f      	movs	r1, #15
 800ba52:	f7ff ff83 	bl	800b95c <i3gd20_read_reg>
    HAL_Delay(10);
 800ba56:	200a      	movs	r0, #10
 800ba58:	f7f7 fe48 	bl	80036ec <HAL_Delay>

    // 3. Attempt to read WHO_AM_I multiple times
    // This handles cases where the sensor needs a few clock cycles to wake up
    uint8_t who = 0;
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	73bb      	strb	r3, [r7, #14]
    bool found = false;
 800ba60:	2300      	movs	r3, #0
 800ba62:	75fb      	strb	r3, [r7, #23]

    for (int i = 0; i < 5; i++) {
 800ba64:	2300      	movs	r3, #0
 800ba66:	613b      	str	r3, [r7, #16]
 800ba68:	e01f      	b.n	800baaa <I3GD20_Init+0x9a>
        if (i3gd20_read_reg(dev->hspi, I3GD20_WHO_AM_I, &who, 1)) {
 800ba6a:	687b      	ldr	r3, [r7, #4]
 800ba6c:	6818      	ldr	r0, [r3, #0]
 800ba6e:	f107 020e 	add.w	r2, r7, #14
 800ba72:	2301      	movs	r3, #1
 800ba74:	210f      	movs	r1, #15
 800ba76:	f7ff ff71 	bl	800b95c <i3gd20_read_reg>
 800ba7a:	4603      	mov	r3, r0
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	d00e      	beq.n	800ba9e <I3GD20_Init+0x8e>
            if (who == I3GD20_WHO_AM_I_VALUE1 || who == I3GD20_WHO_AM_I_VALUE2 ||
 800ba80:	7bbb      	ldrb	r3, [r7, #14]
 800ba82:	2bd4      	cmp	r3, #212	@ 0xd4
 800ba84:	d008      	beq.n	800ba98 <I3GD20_Init+0x88>
 800ba86:	7bbb      	ldrb	r3, [r7, #14]
 800ba88:	2bd7      	cmp	r3, #215	@ 0xd7
 800ba8a:	d005      	beq.n	800ba98 <I3GD20_Init+0x88>
                who == I3G4200D_WHO_AM_I || who == I3G4250D_WHO_AM_I) {
 800ba8c:	7bbb      	ldrb	r3, [r7, #14]
            if (who == I3GD20_WHO_AM_I_VALUE1 || who == I3GD20_WHO_AM_I_VALUE2 ||
 800ba8e:	2bd3      	cmp	r3, #211	@ 0xd3
 800ba90:	d002      	beq.n	800ba98 <I3GD20_Init+0x88>
                who == I3G4200D_WHO_AM_I || who == I3G4250D_WHO_AM_I) {
 800ba92:	7bbb      	ldrb	r3, [r7, #14]
 800ba94:	2bd8      	cmp	r3, #216	@ 0xd8
 800ba96:	d102      	bne.n	800ba9e <I3GD20_Init+0x8e>
                found = true;
 800ba98:	2301      	movs	r3, #1
 800ba9a:	75fb      	strb	r3, [r7, #23]
                break;
 800ba9c:	e008      	b.n	800bab0 <I3GD20_Init+0xa0>
            }
        }
        HAL_Delay(10);
 800ba9e:	200a      	movs	r0, #10
 800baa0:	f7f7 fe24 	bl	80036ec <HAL_Delay>
    for (int i = 0; i < 5; i++) {
 800baa4:	693b      	ldr	r3, [r7, #16]
 800baa6:	3301      	adds	r3, #1
 800baa8:	613b      	str	r3, [r7, #16]
 800baaa:	693b      	ldr	r3, [r7, #16]
 800baac:	2b04      	cmp	r3, #4
 800baae:	dddc      	ble.n	800ba6a <I3GD20_Init+0x5a>
    }

    if (!found) {
 800bab0:	7dfb      	ldrb	r3, [r7, #23]
 800bab2:	f083 0301 	eor.w	r3, r3, #1
 800bab6:	b2db      	uxtb	r3, r3
 800bab8:	2b00      	cmp	r3, #0
 800baba:	d006      	beq.n	800baca <I3GD20_Init+0xba>
        printf("Gyro Init Failed. Last WHO_AM_I = 0x%02X\r\n", who);
 800babc:	7bbb      	ldrb	r3, [r7, #14]
 800babe:	4619      	mov	r1, r3
 800bac0:	4818      	ldr	r0, [pc, #96]	@ (800bb24 <I3GD20_Init+0x114>)
 800bac2:	f001 ffa1 	bl	800da08 <iprintf>
        return false;
 800bac6:	2300      	movs	r3, #0
 800bac8:	e026      	b.n	800bb18 <I3GD20_Init+0x108>
    }

    printf("Gyro Detected! ID = 0x%02X\r\n", who);
 800baca:	7bbb      	ldrb	r3, [r7, #14]
 800bacc:	4619      	mov	r1, r3
 800bace:	4816      	ldr	r0, [pc, #88]	@ (800bb28 <I3GD20_Init+0x118>)
 800bad0:	f001 ff9a 	bl	800da08 <iprintf>

    // 4. Configure Control Registers
    // CTRL1: 0x0F (Normal Mode, XYZ enabled, 100Hz)
    // CTRL4: 0x80 (Block Data Update ON, 250dps) -> Safer for reading
    if (!i3gd20_write_reg(dev->hspi, I3GD20_CTRL_REG1, 0x0F)) return false;
 800bad4:	687b      	ldr	r3, [r7, #4]
 800bad6:	681b      	ldr	r3, [r3, #0]
 800bad8:	220f      	movs	r2, #15
 800bada:	2120      	movs	r1, #32
 800badc:	4618      	mov	r0, r3
 800bade:	f7ff ff0b 	bl	800b8f8 <i3gd20_write_reg>
 800bae2:	4603      	mov	r3, r0
 800bae4:	f083 0301 	eor.w	r3, r3, #1
 800bae8:	b2db      	uxtb	r3, r3
 800baea:	2b00      	cmp	r3, #0
 800baec:	d001      	beq.n	800baf2 <I3GD20_Init+0xe2>
 800baee:	2300      	movs	r3, #0
 800baf0:	e012      	b.n	800bb18 <I3GD20_Init+0x108>
    if (!i3gd20_write_reg(dev->hspi, I3GD20_CTRL_REG4, 0x80)) return false; // Changed to 0x80 (BDU)
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	2280      	movs	r2, #128	@ 0x80
 800baf8:	2123      	movs	r1, #35	@ 0x23
 800bafa:	4618      	mov	r0, r3
 800bafc:	f7ff fefc 	bl	800b8f8 <i3gd20_write_reg>
 800bb00:	4603      	mov	r3, r0
 800bb02:	f083 0301 	eor.w	r3, r3, #1
 800bb06:	b2db      	uxtb	r3, r3
 800bb08:	2b00      	cmp	r3, #0
 800bb0a:	d001      	beq.n	800bb10 <I3GD20_Init+0x100>
 800bb0c:	2300      	movs	r3, #0
 800bb0e:	e003      	b.n	800bb18 <I3GD20_Init+0x108>

    dev->initialized = true;
 800bb10:	687b      	ldr	r3, [r7, #4]
 800bb12:	2201      	movs	r2, #1
 800bb14:	739a      	strb	r2, [r3, #14]
    return true;
 800bb16:	2301      	movs	r3, #1
}
 800bb18:	4618      	mov	r0, r3
 800bb1a:	3718      	adds	r7, #24
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	bd80      	pop	{r7, pc}
 800bb20:	3c0f5c29 	.word	0x3c0f5c29
 800bb24:	080113ac 	.word	0x080113ac
 800bb28:	080113d8 	.word	0x080113d8

0800bb2c <I3GD20_CalibrateZeroRate>:

void I3GD20_CalibrateZeroRate(I3GD20* dev, uint16_t samples)
{
 800bb2c:	b580      	push	{r7, lr}
 800bb2e:	b088      	sub	sp, #32
 800bb30:	af00      	add	r7, sp, #0
 800bb32:	6078      	str	r0, [r7, #4]
 800bb34:	460b      	mov	r3, r1
 800bb36:	807b      	strh	r3, [r7, #2]
    // Validating initialization of gyrscope
    if (!dev || !dev->hspi || !dev->initialized) return;
 800bb38:	687b      	ldr	r3, [r7, #4]
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d061      	beq.n	800bc02 <I3GD20_CalibrateZeroRate+0xd6>
 800bb3e:	687b      	ldr	r3, [r7, #4]
 800bb40:	681b      	ldr	r3, [r3, #0]
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d05d      	beq.n	800bc02 <I3GD20_CalibrateZeroRate+0xd6>
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	7b9b      	ldrb	r3, [r3, #14]
 800bb4a:	f083 0301 	eor.w	r3, r3, #1
 800bb4e:	b2db      	uxtb	r3, r3
 800bb50:	2b00      	cmp	r3, #0
 800bb52:	d156      	bne.n	800bc02 <I3GD20_CalibrateZeroRate+0xd6>
    
    printf("Beginning Gyroscrope Zero-Rate Calibration with %d samples...\r\n", samples);
 800bb54:	887b      	ldrh	r3, [r7, #2]
 800bb56:	4619      	mov	r1, r3
 800bb58:	482c      	ldr	r0, [pc, #176]	@ (800bc0c <I3GD20_CalibrateZeroRate+0xe0>)
 800bb5a:	f001 ff55 	bl	800da08 <iprintf>

    int32_t sum_x = 0, sum_y = 0, sum_z = 0;
 800bb5e:	2300      	movs	r3, #0
 800bb60:	61fb      	str	r3, [r7, #28]
 800bb62:	2300      	movs	r3, #0
 800bb64:	61bb      	str	r3, [r7, #24]
 800bb66:	2300      	movs	r3, #0
 800bb68:	617b      	str	r3, [r7, #20]
    I3GD20_Raw sample;
    for (uint16_t i = 0; i < samples; i++) {
 800bb6a:	2300      	movs	r3, #0
 800bb6c:	827b      	strh	r3, [r7, #18]
 800bb6e:	e020      	b.n	800bbb2 <I3GD20_CalibrateZeroRate+0x86>
        if (I3GD20_ReadGyro(dev, &sample)) {
 800bb70:	f107 030c 	add.w	r3, r7, #12
 800bb74:	4619      	mov	r1, r3
 800bb76:	6878      	ldr	r0, [r7, #4]
 800bb78:	f000 f84c 	bl	800bc14 <I3GD20_ReadGyro>
 800bb7c:	4603      	mov	r3, r0
 800bb7e:	2b00      	cmp	r3, #0
 800bb80:	d011      	beq.n	800bba6 <I3GD20_CalibrateZeroRate+0x7a>
            sum_x += sample.gx;
 800bb82:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800bb86:	461a      	mov	r2, r3
 800bb88:	69fb      	ldr	r3, [r7, #28]
 800bb8a:	4413      	add	r3, r2
 800bb8c:	61fb      	str	r3, [r7, #28]
            sum_y += sample.gy;
 800bb8e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800bb92:	461a      	mov	r2, r3
 800bb94:	69bb      	ldr	r3, [r7, #24]
 800bb96:	4413      	add	r3, r2
 800bb98:	61bb      	str	r3, [r7, #24]
            sum_z += sample.gz;
 800bb9a:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800bb9e:	461a      	mov	r2, r3
 800bba0:	697b      	ldr	r3, [r7, #20]
 800bba2:	4413      	add	r3, r2
 800bba4:	617b      	str	r3, [r7, #20]
        }
        HAL_Delay(5); // small delay between samples
 800bba6:	2005      	movs	r0, #5
 800bba8:	f7f7 fda0 	bl	80036ec <HAL_Delay>
    for (uint16_t i = 0; i < samples; i++) {
 800bbac:	8a7b      	ldrh	r3, [r7, #18]
 800bbae:	3301      	adds	r3, #1
 800bbb0:	827b      	strh	r3, [r7, #18]
 800bbb2:	8a7a      	ldrh	r2, [r7, #18]
 800bbb4:	887b      	ldrh	r3, [r7, #2]
 800bbb6:	429a      	cmp	r2, r3
 800bbb8:	d3da      	bcc.n	800bb70 <I3GD20_CalibrateZeroRate+0x44>
    }

    // Calulate average offsets
    dev->gx_offset = (int16_t)(sum_x / samples);
 800bbba:	887b      	ldrh	r3, [r7, #2]
 800bbbc:	69fa      	ldr	r2, [r7, #28]
 800bbbe:	fb92 f3f3 	sdiv	r3, r2, r3
 800bbc2:	b21a      	sxth	r2, r3
 800bbc4:	687b      	ldr	r3, [r7, #4]
 800bbc6:	811a      	strh	r2, [r3, #8]
    dev->gy_offset = (int16_t)(sum_y / samples);
 800bbc8:	887b      	ldrh	r3, [r7, #2]
 800bbca:	69ba      	ldr	r2, [r7, #24]
 800bbcc:	fb92 f3f3 	sdiv	r3, r2, r3
 800bbd0:	b21a      	sxth	r2, r3
 800bbd2:	687b      	ldr	r3, [r7, #4]
 800bbd4:	815a      	strh	r2, [r3, #10]
    dev->gz_offset = (int16_t)(sum_z / samples);
 800bbd6:	887b      	ldrh	r3, [r7, #2]
 800bbd8:	697a      	ldr	r2, [r7, #20]
 800bbda:	fb92 f3f3 	sdiv	r3, r2, r3
 800bbde:	b21a      	sxth	r2, r3
 800bbe0:	687b      	ldr	r3, [r7, #4]
 800bbe2:	819a      	strh	r2, [r3, #12]
    
    // return sum of offsets as simple check
    printf("I3GD20 Calibration offsets: gx=%d, gy=%d, gz=%d\r\n", dev->gx_offset, dev->gy_offset, dev->gz_offset);
 800bbe4:	687b      	ldr	r3, [r7, #4]
 800bbe6:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800bbea:	4619      	mov	r1, r3
 800bbec:	687b      	ldr	r3, [r7, #4]
 800bbee:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800bbf2:	461a      	mov	r2, r3
 800bbf4:	687b      	ldr	r3, [r7, #4]
 800bbf6:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800bbfa:	4805      	ldr	r0, [pc, #20]	@ (800bc10 <I3GD20_CalibrateZeroRate+0xe4>)
 800bbfc:	f001 ff04 	bl	800da08 <iprintf>
 800bc00:	e000      	b.n	800bc04 <I3GD20_CalibrateZeroRate+0xd8>
    if (!dev || !dev->hspi || !dev->initialized) return;
 800bc02:	bf00      	nop
}
 800bc04:	3720      	adds	r7, #32
 800bc06:	46bd      	mov	sp, r7
 800bc08:	bd80      	pop	{r7, pc}
 800bc0a:	bf00      	nop
 800bc0c:	080113f8 	.word	0x080113f8
 800bc10:	08011438 	.word	0x08011438

0800bc14 <I3GD20_ReadGyro>:

bool I3GD20_ReadGyro(I3GD20* dev, I3GD20_Raw* out)
{
 800bc14:	b580      	push	{r7, lr}
 800bc16:	b084      	sub	sp, #16
 800bc18:	af00      	add	r7, sp, #0
 800bc1a:	6078      	str	r0, [r7, #4]
 800bc1c:	6039      	str	r1, [r7, #0]
    if (!dev || !out || !dev->hspi) return false;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	2b00      	cmp	r3, #0
 800bc22:	d006      	beq.n	800bc32 <I3GD20_ReadGyro+0x1e>
 800bc24:	683b      	ldr	r3, [r7, #0]
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d003      	beq.n	800bc32 <I3GD20_ReadGyro+0x1e>
 800bc2a:	687b      	ldr	r3, [r7, #4]
 800bc2c:	681b      	ldr	r3, [r3, #0]
 800bc2e:	2b00      	cmp	r3, #0
 800bc30:	d101      	bne.n	800bc36 <I3GD20_ReadGyro+0x22>
 800bc32:	2300      	movs	r3, #0
 800bc34:	e049      	b.n	800bcca <I3GD20_ReadGyro+0xb6>
    
    // Always read the output registers (skip relying on STATUS for now)
    uint8_t buf[6];
    if (!i3gd20_read_reg(dev->hspi, I3GD20_OUT_X_L, buf, 6)) {
 800bc36:	687b      	ldr	r3, [r7, #4]
 800bc38:	6818      	ldr	r0, [r3, #0]
 800bc3a:	f107 0208 	add.w	r2, r7, #8
 800bc3e:	2306      	movs	r3, #6
 800bc40:	2128      	movs	r1, #40	@ 0x28
 800bc42:	f7ff fe8b 	bl	800b95c <i3gd20_read_reg>
 800bc46:	4603      	mov	r3, r0
 800bc48:	f083 0301 	eor.w	r3, r3, #1
 800bc4c:	b2db      	uxtb	r3, r3
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d004      	beq.n	800bc5c <I3GD20_ReadGyro+0x48>
        printf("I3GD20: Failed to read OUT_X..OUT_Z\r\n");
 800bc52:	4820      	ldr	r0, [pc, #128]	@ (800bcd4 <I3GD20_ReadGyro+0xc0>)
 800bc54:	f001 ff40 	bl	800dad8 <puts>
        return false;
 800bc58:	2300      	movs	r3, #0
 800bc5a:	e036      	b.n	800bcca <I3GD20_ReadGyro+0xb6>
               buf[0], buf[1], buf[2], buf[3], buf[4], buf[5]);
        last_debug = HAL_GetTick();
    } */
    
    // Combine bytes and apply offsets
    out->gx = (int16_t)( (int16_t)buf[1] << 8 | buf[0] ) - dev->gx_offset;
 800bc5c:	7a7b      	ldrb	r3, [r7, #9]
 800bc5e:	b21b      	sxth	r3, r3
 800bc60:	021b      	lsls	r3, r3, #8
 800bc62:	b21a      	sxth	r2, r3
 800bc64:	7a3b      	ldrb	r3, [r7, #8]
 800bc66:	b21b      	sxth	r3, r3
 800bc68:	4313      	orrs	r3, r2
 800bc6a:	b21b      	sxth	r3, r3
 800bc6c:	b29a      	uxth	r2, r3
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 800bc74:	b29b      	uxth	r3, r3
 800bc76:	1ad3      	subs	r3, r2, r3
 800bc78:	b29b      	uxth	r3, r3
 800bc7a:	b21a      	sxth	r2, r3
 800bc7c:	683b      	ldr	r3, [r7, #0]
 800bc7e:	801a      	strh	r2, [r3, #0]
    out->gy = (int16_t)( (int16_t)buf[3] << 8 | buf[2] ) - dev->gy_offset;
 800bc80:	7afb      	ldrb	r3, [r7, #11]
 800bc82:	b21b      	sxth	r3, r3
 800bc84:	021b      	lsls	r3, r3, #8
 800bc86:	b21a      	sxth	r2, r3
 800bc88:	7abb      	ldrb	r3, [r7, #10]
 800bc8a:	b21b      	sxth	r3, r3
 800bc8c:	4313      	orrs	r3, r2
 800bc8e:	b21b      	sxth	r3, r3
 800bc90:	b29a      	uxth	r2, r3
 800bc92:	687b      	ldr	r3, [r7, #4]
 800bc94:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 800bc98:	b29b      	uxth	r3, r3
 800bc9a:	1ad3      	subs	r3, r2, r3
 800bc9c:	b29b      	uxth	r3, r3
 800bc9e:	b21a      	sxth	r2, r3
 800bca0:	683b      	ldr	r3, [r7, #0]
 800bca2:	805a      	strh	r2, [r3, #2]
    out->gz = (int16_t)( (int16_t)buf[5] << 8 | buf[4] ) - dev->gz_offset;
 800bca4:	7b7b      	ldrb	r3, [r7, #13]
 800bca6:	b21b      	sxth	r3, r3
 800bca8:	021b      	lsls	r3, r3, #8
 800bcaa:	b21a      	sxth	r2, r3
 800bcac:	7b3b      	ldrb	r3, [r7, #12]
 800bcae:	b21b      	sxth	r3, r3
 800bcb0:	4313      	orrs	r3, r2
 800bcb2:	b21b      	sxth	r3, r3
 800bcb4:	b29a      	uxth	r2, r3
 800bcb6:	687b      	ldr	r3, [r7, #4]
 800bcb8:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 800bcbc:	b29b      	uxth	r3, r3
 800bcbe:	1ad3      	subs	r3, r2, r3
 800bcc0:	b29b      	uxth	r3, r3
 800bcc2:	b21a      	sxth	r2, r3
 800bcc4:	683b      	ldr	r3, [r7, #0]
 800bcc6:	809a      	strh	r2, [r3, #4]
    return true;
 800bcc8:	2301      	movs	r3, #1
}
 800bcca:	4618      	mov	r0, r3
 800bccc:	3710      	adds	r7, #16
 800bcce:	46bd      	mov	sp, r7
 800bcd0:	bd80      	pop	{r7, pc}
 800bcd2:	bf00      	nop
 800bcd4:	0801146c 	.word	0x0801146c

0800bcd8 <Kalman_Init>:
 *  Created on: Dec 15, 2025
 *      Author: colin
 */
#include "kalman.h"

void Kalman_Init(Kalman_t *k, float Q, float R) {
 800bcd8:	b480      	push	{r7}
 800bcda:	b085      	sub	sp, #20
 800bcdc:	af00      	add	r7, sp, #0
 800bcde:	60f8      	str	r0, [r7, #12]
 800bce0:	ed87 0a02 	vstr	s0, [r7, #8]
 800bce4:	edc7 0a01 	vstr	s1, [r7, #4]
    k->angle = 0.0f; // Reset angle
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	f04f 0200 	mov.w	r2, #0
 800bcee:	601a      	str	r2, [r3, #0]
    k->P = 1.0f;     // Default covariance
 800bcf0:	68fb      	ldr	r3, [r7, #12]
 800bcf2:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800bcf6:	605a      	str	r2, [r3, #4]
    k->Q = Q;
 800bcf8:	68fb      	ldr	r3, [r7, #12]
 800bcfa:	68ba      	ldr	r2, [r7, #8]
 800bcfc:	609a      	str	r2, [r3, #8]
    k->R = R;
 800bcfe:	68fb      	ldr	r3, [r7, #12]
 800bd00:	687a      	ldr	r2, [r7, #4]
 800bd02:	60da      	str	r2, [r3, #12]
}
 800bd04:	bf00      	nop
 800bd06:	3714      	adds	r7, #20
 800bd08:	46bd      	mov	sp, r7
 800bd0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd0e:	4770      	bx	lr

0800bd10 <Kalman_Predict>:

void Kalman_Predict(Kalman_t *k, float gyro_rate, float dt) {
 800bd10:	b480      	push	{r7}
 800bd12:	b085      	sub	sp, #20
 800bd14:	af00      	add	r7, sp, #0
 800bd16:	60f8      	str	r0, [r7, #12]
 800bd18:	ed87 0a02 	vstr	s0, [r7, #8]
 800bd1c:	edc7 0a01 	vstr	s1, [r7, #4]
    /*
     * Python: self.angle += gyro_rate * dt
     *         self.P += self.Q * dt
     */
    k->angle += gyro_rate * dt;
 800bd20:	68fb      	ldr	r3, [r7, #12]
 800bd22:	ed93 7a00 	vldr	s14, [r3]
 800bd26:	edd7 6a02 	vldr	s13, [r7, #8]
 800bd2a:	edd7 7a01 	vldr	s15, [r7, #4]
 800bd2e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bd32:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bd36:	68fb      	ldr	r3, [r7, #12]
 800bd38:	edc3 7a00 	vstr	s15, [r3]
    k->P += k->Q * dt;
 800bd3c:	68fb      	ldr	r3, [r7, #12]
 800bd3e:	ed93 7a01 	vldr	s14, [r3, #4]
 800bd42:	68fb      	ldr	r3, [r7, #12]
 800bd44:	edd3 6a02 	vldr	s13, [r3, #8]
 800bd48:	edd7 7a01 	vldr	s15, [r7, #4]
 800bd4c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bd50:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	edc3 7a01 	vstr	s15, [r3, #4]
}
 800bd5a:	bf00      	nop
 800bd5c:	3714      	adds	r7, #20
 800bd5e:	46bd      	mov	sp, r7
 800bd60:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bd64:	4770      	bx	lr
	...

0800bd68 <Kalman_Update>:

float Kalman_Update(Kalman_t *k, float measured_angle) {
 800bd68:	b480      	push	{r7}
 800bd6a:	b085      	sub	sp, #20
 800bd6c:	af00      	add	r7, sp, #0
 800bd6e:	6078      	str	r0, [r7, #4]
 800bd70:	ed87 0a00 	vstr	s0, [r7]
    /*
     * 1. Calculate Error
     * Python: error = measured_angle - self.angle
     */
    float error = measured_angle - k->angle;
 800bd74:	687b      	ldr	r3, [r7, #4]
 800bd76:	edd3 7a00 	vldr	s15, [r3]
 800bd7a:	ed97 7a00 	vldr	s14, [r7]
 800bd7e:	ee77 7a67 	vsub.f32	s15, s14, s15
 800bd82:	edc7 7a03 	vstr	s15, [r7, #12]
    /*
     * 2. Wrap Error (Handling the -180 to 180 crossover)
     * Python: error = (error + 180) % 360 - 180
     * In C, we use while loops to handle wrap-around efficiently
     */
    while (error > 180.0f)  error -= 360.0f;
 800bd86:	e007      	b.n	800bd98 <Kalman_Update+0x30>
 800bd88:	edd7 7a03 	vldr	s15, [r7, #12]
 800bd8c:	ed9f 7a40 	vldr	s14, [pc, #256]	@ 800be90 <Kalman_Update+0x128>
 800bd90:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800bd94:	edc7 7a03 	vstr	s15, [r7, #12]
 800bd98:	edd7 7a03 	vldr	s15, [r7, #12]
 800bd9c:	ed9f 7a3d 	vldr	s14, [pc, #244]	@ 800be94 <Kalman_Update+0x12c>
 800bda0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bda4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bda8:	dcee      	bgt.n	800bd88 <Kalman_Update+0x20>
    while (error < -180.0f) error += 360.0f;
 800bdaa:	e007      	b.n	800bdbc <Kalman_Update+0x54>
 800bdac:	edd7 7a03 	vldr	s15, [r7, #12]
 800bdb0:	ed9f 7a37 	vldr	s14, [pc, #220]	@ 800be90 <Kalman_Update+0x128>
 800bdb4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800bdb8:	edc7 7a03 	vstr	s15, [r7, #12]
 800bdbc:	edd7 7a03 	vldr	s15, [r7, #12]
 800bdc0:	ed9f 7a35 	vldr	s14, [pc, #212]	@ 800be98 <Kalman_Update+0x130>
 800bdc4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800bdc8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bdcc:	d4ee      	bmi.n	800bdac <Kalman_Update+0x44>

    /*
     * 3. Calculate Gain
     * Python: K = self.P / (self.P + self.R)
     */
    float K = k->P / (k->P + k->R);
 800bdce:	687b      	ldr	r3, [r7, #4]
 800bdd0:	edd3 6a01 	vldr	s13, [r3, #4]
 800bdd4:	687b      	ldr	r3, [r7, #4]
 800bdd6:	ed93 7a01 	vldr	s14, [r3, #4]
 800bdda:	687b      	ldr	r3, [r7, #4]
 800bddc:	edd3 7a03 	vldr	s15, [r3, #12]
 800bde0:	ee37 7a27 	vadd.f32	s14, s14, s15
 800bde4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800bde8:	edc7 7a02 	vstr	s15, [r7, #8]

    /*
     * 4. Update State
     * Python: self.angle += K * error
     */
    k->angle += K * error;
 800bdec:	687b      	ldr	r3, [r7, #4]
 800bdee:	ed93 7a00 	vldr	s14, [r3]
 800bdf2:	edd7 6a02 	vldr	s13, [r7, #8]
 800bdf6:	edd7 7a03 	vldr	s15, [r7, #12]
 800bdfa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800bdfe:	ee77 7a27 	vadd.f32	s15, s14, s15
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	edc3 7a00 	vstr	s15, [r3]

    /*
     * 5. Update Covariance
     * Python: self.P = (1 - K) * self.P
     */
    k->P = (1.0f - K) * k->P;
 800be08:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800be0c:	edd7 7a02 	vldr	s15, [r7, #8]
 800be10:	ee37 7a67 	vsub.f32	s14, s14, s15
 800be14:	687b      	ldr	r3, [r7, #4]
 800be16:	edd3 7a01 	vldr	s15, [r3, #4]
 800be1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	edc3 7a01 	vstr	s15, [r3, #4]

    /*
     * 6. Wrap Output
     * Ensure the internal state stays within -180 to 180
     */
    while (k->angle > 180.0f)  k->angle -= 360.0f;
 800be24:	e009      	b.n	800be3a <Kalman_Update+0xd2>
 800be26:	687b      	ldr	r3, [r7, #4]
 800be28:	edd3 7a00 	vldr	s15, [r3]
 800be2c:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 800be90 <Kalman_Update+0x128>
 800be30:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800be34:	687b      	ldr	r3, [r7, #4]
 800be36:	edc3 7a00 	vstr	s15, [r3]
 800be3a:	687b      	ldr	r3, [r7, #4]
 800be3c:	edd3 7a00 	vldr	s15, [r3]
 800be40:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 800be94 <Kalman_Update+0x12c>
 800be44:	eef4 7ac7 	vcmpe.f32	s15, s14
 800be48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be4c:	dceb      	bgt.n	800be26 <Kalman_Update+0xbe>
    while (k->angle < -180.0f) k->angle += 360.0f;
 800be4e:	e009      	b.n	800be64 <Kalman_Update+0xfc>
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	edd3 7a00 	vldr	s15, [r3]
 800be56:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 800be90 <Kalman_Update+0x128>
 800be5a:	ee77 7a87 	vadd.f32	s15, s15, s14
 800be5e:	687b      	ldr	r3, [r7, #4]
 800be60:	edc3 7a00 	vstr	s15, [r3]
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	edd3 7a00 	vldr	s15, [r3]
 800be6a:	ed9f 7a0b 	vldr	s14, [pc, #44]	@ 800be98 <Kalman_Update+0x130>
 800be6e:	eef4 7ac7 	vcmpe.f32	s15, s14
 800be72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800be76:	d4eb      	bmi.n	800be50 <Kalman_Update+0xe8>

    return k->angle;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	681b      	ldr	r3, [r3, #0]
 800be7c:	ee07 3a90 	vmov	s15, r3
}
 800be80:	eeb0 0a67 	vmov.f32	s0, s15
 800be84:	3714      	adds	r7, #20
 800be86:	46bd      	mov	sp, r7
 800be88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be8c:	4770      	bx	lr
 800be8e:	bf00      	nop
 800be90:	43b40000 	.word	0x43b40000
 800be94:	43340000 	.word	0x43340000
 800be98:	c3340000 	.word	0xc3340000

0800be9c <i2c_write>:
#define LSM303AGR_TEMPSENSOR_ENABLE         ((uint8_t) 0x80)   /*!< Temp sensor Enable */
#define LSM303AGR_TEMPSENSOR_DISABLE        ((uint8_t) 0x00)   /*!< Temp sensor Disable */


// --- KEEP THESE AT THE TOP ---
static HAL_StatusTypeDef i2c_write(I2C_HandleTypeDef* hi2c, uint8_t addr7, uint8_t reg, uint8_t val) {
 800be9c:	b580      	push	{r7, lr}
 800be9e:	b086      	sub	sp, #24
 800bea0:	af04      	add	r7, sp, #16
 800bea2:	6078      	str	r0, [r7, #4]
 800bea4:	4608      	mov	r0, r1
 800bea6:	4611      	mov	r1, r2
 800bea8:	461a      	mov	r2, r3
 800beaa:	4603      	mov	r3, r0
 800beac:	70fb      	strb	r3, [r7, #3]
 800beae:	460b      	mov	r3, r1
 800beb0:	70bb      	strb	r3, [r7, #2]
 800beb2:	4613      	mov	r3, r2
 800beb4:	707b      	strb	r3, [r7, #1]
	return HAL_I2C_Mem_Write(hi2c, addr7<<1, reg, I2C_MEMADD_SIZE_8BIT, &val, 1, I2C_TIMEOUT);
 800beb6:	78fb      	ldrb	r3, [r7, #3]
 800beb8:	b29b      	uxth	r3, r3
 800beba:	005b      	lsls	r3, r3, #1
 800bebc:	b299      	uxth	r1, r3
 800bebe:	78bb      	ldrb	r3, [r7, #2]
 800bec0:	b29a      	uxth	r2, r3
 800bec2:	2332      	movs	r3, #50	@ 0x32
 800bec4:	9302      	str	r3, [sp, #8]
 800bec6:	2301      	movs	r3, #1
 800bec8:	9301      	str	r3, [sp, #4]
 800beca:	1c7b      	adds	r3, r7, #1
 800becc:	9300      	str	r3, [sp, #0]
 800bece:	2301      	movs	r3, #1
 800bed0:	6878      	ldr	r0, [r7, #4]
 800bed2:	f7f8 fead 	bl	8004c30 <HAL_I2C_Mem_Write>
 800bed6:	4603      	mov	r3, r0
}
 800bed8:	4618      	mov	r0, r3
 800beda:	3708      	adds	r7, #8
 800bedc:	46bd      	mov	sp, r7
 800bede:	bd80      	pop	{r7, pc}

0800bee0 <i2c_read>:

static HAL_StatusTypeDef i2c_read(I2C_HandleTypeDef* hi2c, uint8_t addr7, uint8_t reg, uint8_t* buf, uint16_t len) {
 800bee0:	b580      	push	{r7, lr}
 800bee2:	b088      	sub	sp, #32
 800bee4:	af04      	add	r7, sp, #16
 800bee6:	60f8      	str	r0, [r7, #12]
 800bee8:	607b      	str	r3, [r7, #4]
 800beea:	460b      	mov	r3, r1
 800beec:	72fb      	strb	r3, [r7, #11]
 800beee:	4613      	mov	r3, r2
 800bef0:	72bb      	strb	r3, [r7, #10]
	return HAL_I2C_Mem_Read(hi2c, addr7<<1, reg, I2C_MEMADD_SIZE_8BIT, buf, len, I2C_TIMEOUT);
 800bef2:	7afb      	ldrb	r3, [r7, #11]
 800bef4:	b29b      	uxth	r3, r3
 800bef6:	005b      	lsls	r3, r3, #1
 800bef8:	b299      	uxth	r1, r3
 800befa:	7abb      	ldrb	r3, [r7, #10]
 800befc:	b29a      	uxth	r2, r3
 800befe:	2332      	movs	r3, #50	@ 0x32
 800bf00:	9302      	str	r3, [sp, #8]
 800bf02:	8b3b      	ldrh	r3, [r7, #24]
 800bf04:	9301      	str	r3, [sp, #4]
 800bf06:	687b      	ldr	r3, [r7, #4]
 800bf08:	9300      	str	r3, [sp, #0]
 800bf0a:	2301      	movs	r3, #1
 800bf0c:	68f8      	ldr	r0, [r7, #12]
 800bf0e:	f7f8 ff89 	bl	8004e24 <HAL_I2C_Mem_Read>
 800bf12:	4603      	mov	r3, r0
}
 800bf14:	4618      	mov	r0, r3
 800bf16:	3710      	adds	r7, #16
 800bf18:	46bd      	mov	sp, r7
 800bf1a:	bd80      	pop	{r7, pc}

0800bf1c <rd8>:

static uint8_t rd8(I2C_HandleTypeDef* hi2c, uint8_t a, uint8_t r) {
 800bf1c:	b580      	push	{r7, lr}
 800bf1e:	b086      	sub	sp, #24
 800bf20:	af02      	add	r7, sp, #8
 800bf22:	6078      	str	r0, [r7, #4]
 800bf24:	460b      	mov	r3, r1
 800bf26:	70fb      	strb	r3, [r7, #3]
 800bf28:	4613      	mov	r3, r2
 800bf2a:	70bb      	strb	r3, [r7, #2]
	uint8_t v=0; i2c_read(hi2c, a, r, &v, 1); return v;
 800bf2c:	2300      	movs	r3, #0
 800bf2e:	73fb      	strb	r3, [r7, #15]
 800bf30:	f107 030f 	add.w	r3, r7, #15
 800bf34:	78ba      	ldrb	r2, [r7, #2]
 800bf36:	78f9      	ldrb	r1, [r7, #3]
 800bf38:	2001      	movs	r0, #1
 800bf3a:	9000      	str	r0, [sp, #0]
 800bf3c:	6878      	ldr	r0, [r7, #4]
 800bf3e:	f7ff ffcf 	bl	800bee0 <i2c_read>
 800bf42:	7bfb      	ldrb	r3, [r7, #15]
}
 800bf44:	4618      	mov	r0, r3
 800bf46:	3710      	adds	r7, #16
 800bf48:	46bd      	mov	sp, r7
 800bf4a:	bd80      	pop	{r7, pc}

0800bf4c <LSM303_Process_DMA>:

// Internal helper to kick off the next phase
void LSM303_Process_DMA(LSM303* dev) {
 800bf4c:	b580      	push	{r7, lr}
 800bf4e:	b084      	sub	sp, #16
 800bf50:	af00      	add	r7, sp, #0
 800bf52:	6078      	str	r0, [r7, #4]
	if (dev->state != LSM303_IDLE) return;
 800bf54:	687b      	ldr	r3, [r7, #4]
 800bf56:	7c1b      	ldrb	r3, [r3, #16]
 800bf58:	2b00      	cmp	r3, #0
 800bf5a:	d110      	bne.n	800bf7e <LSM303_Process_DMA+0x32>

	// Start with Accel
	uint8_t reg = DLHC_OUT_X_L_A | 0x80;
 800bf5c:	23a8      	movs	r3, #168	@ 0xa8
 800bf5e:	73fb      	strb	r3, [r7, #15]
	dev->state = LSM303_ACCEL_TX;
 800bf60:	687b      	ldr	r3, [r7, #4]
 800bf62:	2201      	movs	r2, #1
 800bf64:	741a      	strb	r2, [r3, #16]
	HAL_I2C_Master_Transmit_DMA(dev->hi2c, dev->addr_acc << 1, &reg, 1);
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	6818      	ldr	r0, [r3, #0]
 800bf6a:	687b      	ldr	r3, [r7, #4]
 800bf6c:	791b      	ldrb	r3, [r3, #4]
 800bf6e:	005b      	lsls	r3, r3, #1
 800bf70:	b299      	uxth	r1, r3
 800bf72:	f107 020f 	add.w	r2, r7, #15
 800bf76:	2301      	movs	r3, #1
 800bf78:	f7f8 fc02 	bl	8004780 <HAL_I2C_Master_Transmit_DMA>
 800bf7c:	e000      	b.n	800bf80 <LSM303_Process_DMA+0x34>
	if (dev->state != LSM303_IDLE) return;
 800bf7e:	bf00      	nop
}
 800bf80:	3710      	adds	r7, #16
 800bf82:	46bd      	mov	sp, r7
 800bf84:	bd80      	pop	{r7, pc}

0800bf86 <LSM303_XferCpltCallback>:

// Logic to handle the transition between TX (addressing) and RX (reading)
void LSM303_XferCpltCallback(LSM303* dev, bool is_rx) {
 800bf86:	b580      	push	{r7, lr}
 800bf88:	b084      	sub	sp, #16
 800bf8a:	af00      	add	r7, sp, #0
 800bf8c:	6078      	str	r0, [r7, #4]
 800bf8e:	460b      	mov	r3, r1
 800bf90:	70fb      	strb	r3, [r7, #3]
	if (!is_rx) { // TX Complete
 800bf92:	78fb      	ldrb	r3, [r7, #3]
 800bf94:	f083 0301 	eor.w	r3, r3, #1
 800bf98:	b2db      	uxtb	r3, r3
 800bf9a:	2b00      	cmp	r3, #0
 800bf9c:	d027      	beq.n	800bfee <LSM303_XferCpltCallback+0x68>
		if (dev->state == LSM303_ACCEL_TX) {
 800bf9e:	687b      	ldr	r3, [r7, #4]
 800bfa0:	7c1b      	ldrb	r3, [r3, #16]
 800bfa2:	2b01      	cmp	r3, #1
 800bfa4:	d10f      	bne.n	800bfc6 <LSM303_XferCpltCallback+0x40>
			dev->state = LSM303_ACCEL_RX;
 800bfa6:	687b      	ldr	r3, [r7, #4]
 800bfa8:	2202      	movs	r2, #2
 800bfaa:	741a      	strb	r2, [r3, #16]
			HAL_I2C_Master_Receive_DMA(dev->hi2c, dev->addr_acc << 1, dev->accel_raw, 6);
 800bfac:	687b      	ldr	r3, [r7, #4]
 800bfae:	6818      	ldr	r0, [r3, #0]
 800bfb0:	687b      	ldr	r3, [r7, #4]
 800bfb2:	791b      	ldrb	r3, [r3, #4]
 800bfb4:	005b      	lsls	r3, r3, #1
 800bfb6:	b299      	uxth	r1, r3
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	f103 0211 	add.w	r2, r3, #17
 800bfbe:	2306      	movs	r3, #6
 800bfc0:	f7f8 fd0a 	bl	80049d8 <HAL_I2C_Master_Receive_DMA>
		else if (dev->state == LSM303_MAG_RX) {
			dev->mag_ready = true;
			dev->state = LSM303_IDLE; // Finally done with the whole sequence
		}
	}
}
 800bfc4:	e041      	b.n	800c04a <LSM303_XferCpltCallback+0xc4>
		} else if (dev->state == LSM303_MAG_TX) {
 800bfc6:	687b      	ldr	r3, [r7, #4]
 800bfc8:	7c1b      	ldrb	r3, [r3, #16]
 800bfca:	2b03      	cmp	r3, #3
 800bfcc:	d13d      	bne.n	800c04a <LSM303_XferCpltCallback+0xc4>
			dev->state = LSM303_MAG_RX;
 800bfce:	687b      	ldr	r3, [r7, #4]
 800bfd0:	2204      	movs	r2, #4
 800bfd2:	741a      	strb	r2, [r3, #16]
			HAL_I2C_Master_Receive_DMA(dev->hi2c, dev->addr_mag << 1, dev->mag_raw, 6);
 800bfd4:	687b      	ldr	r3, [r7, #4]
 800bfd6:	6818      	ldr	r0, [r3, #0]
 800bfd8:	687b      	ldr	r3, [r7, #4]
 800bfda:	795b      	ldrb	r3, [r3, #5]
 800bfdc:	005b      	lsls	r3, r3, #1
 800bfde:	b299      	uxth	r1, r3
 800bfe0:	687b      	ldr	r3, [r7, #4]
 800bfe2:	f103 0217 	add.w	r2, r3, #23
 800bfe6:	2306      	movs	r3, #6
 800bfe8:	f7f8 fcf6 	bl	80049d8 <HAL_I2C_Master_Receive_DMA>
}
 800bfec:	e02d      	b.n	800c04a <LSM303_XferCpltCallback+0xc4>
		if (dev->state == LSM303_ACCEL_RX) {
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	7c1b      	ldrb	r3, [r3, #16]
 800bff2:	2b02      	cmp	r3, #2
 800bff4:	d11f      	bne.n	800c036 <LSM303_XferCpltCallback+0xb0>
			dev->accel_ready = true;
 800bff6:	687b      	ldr	r3, [r7, #4]
 800bff8:	2201      	movs	r2, #1
 800bffa:	775a      	strb	r2, [r3, #29]
			dev->state = LSM303_MAG_TX;
 800bffc:	687b      	ldr	r3, [r7, #4]
 800bffe:	2203      	movs	r2, #3
 800c000:	741a      	strb	r2, [r3, #16]
			uint8_t reg = (dev->variant == LSM303_DLHC) ? DLHC_OUT_X_H_M : AGR_OUTX_L_M;
 800c002:	687b      	ldr	r3, [r7, #4]
 800c004:	799b      	ldrb	r3, [r3, #6]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d101      	bne.n	800c00e <LSM303_XferCpltCallback+0x88>
 800c00a:	2303      	movs	r3, #3
 800c00c:	e000      	b.n	800c010 <LSM303_XferCpltCallback+0x8a>
 800c00e:	2368      	movs	r3, #104	@ 0x68
 800c010:	73fb      	strb	r3, [r7, #15]
			if (HAL_I2C_Master_Transmit_DMA(dev->hi2c, dev->addr_mag << 1, &reg, 1) != HAL_OK) {
 800c012:	687b      	ldr	r3, [r7, #4]
 800c014:	6818      	ldr	r0, [r3, #0]
 800c016:	687b      	ldr	r3, [r7, #4]
 800c018:	795b      	ldrb	r3, [r3, #5]
 800c01a:	005b      	lsls	r3, r3, #1
 800c01c:	b299      	uxth	r1, r3
 800c01e:	f107 020f 	add.w	r2, r7, #15
 800c022:	2301      	movs	r3, #1
 800c024:	f7f8 fbac 	bl	8004780 <HAL_I2C_Master_Transmit_DMA>
 800c028:	4603      	mov	r3, r0
 800c02a:	2b00      	cmp	r3, #0
 800c02c:	d00d      	beq.n	800c04a <LSM303_XferCpltCallback+0xc4>
				dev->state = LSM303_IDLE; // Reset if hardware fails
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2200      	movs	r2, #0
 800c032:	741a      	strb	r2, [r3, #16]
}
 800c034:	e009      	b.n	800c04a <LSM303_XferCpltCallback+0xc4>
		else if (dev->state == LSM303_MAG_RX) {
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	7c1b      	ldrb	r3, [r3, #16]
 800c03a:	2b04      	cmp	r3, #4
 800c03c:	d105      	bne.n	800c04a <LSM303_XferCpltCallback+0xc4>
			dev->mag_ready = true;
 800c03e:	687b      	ldr	r3, [r7, #4]
 800c040:	2201      	movs	r2, #1
 800c042:	779a      	strb	r2, [r3, #30]
			dev->state = LSM303_IDLE; // Finally done with the whole sequence
 800c044:	687b      	ldr	r3, [r7, #4]
 800c046:	2200      	movs	r2, #0
 800c048:	741a      	strb	r2, [r3, #16]
}
 800c04a:	bf00      	nop
 800c04c:	3710      	adds	r7, #16
 800c04e:	46bd      	mov	sp, r7
 800c050:	bd80      	pop	{r7, pc}
	...

0800c054 <probe_variant>:
// Try reading both maps to decide variant
static LSM303_Variant probe_variant(LSM303* dev) {
 800c054:	b5b0      	push	{r4, r5, r7, lr}
 800c056:	b088      	sub	sp, #32
 800c058:	af04      	add	r7, sp, #16
 800c05a:	6078      	str	r0, [r7, #4]
	// First, accel WHO_AM_I (both should be 0x33)
	uint8_t who_a = rd8(dev->hi2c, dev->addr_acc, DLHC_WHO_AM_I_A);
 800c05c:	687b      	ldr	r3, [r7, #4]
 800c05e:	6818      	ldr	r0, [r3, #0]
 800c060:	687b      	ldr	r3, [r7, #4]
 800c062:	791b      	ldrb	r3, [r3, #4]
 800c064:	220f      	movs	r2, #15
 800c066:	4619      	mov	r1, r3
 800c068:	f7ff ff58 	bl	800bf1c <rd8>
 800c06c:	4603      	mov	r3, r0
 800c06e:	73fb      	strb	r3, [r7, #15]
	printf("LSM303: accel WHO_AM_I = 0x%02X\r\n", who_a);
 800c070:	7bfb      	ldrb	r3, [r7, #15]
 800c072:	4619      	mov	r1, r3
 800c074:	482c      	ldr	r0, [pc, #176]	@ (800c128 <probe_variant+0xd4>)
 800c076:	f001 fcc7 	bl	800da08 <iprintf>
	if (who_a != 0x33) return LSM303_UNKNOWN;
 800c07a:	7bfb      	ldrb	r3, [r7, #15]
 800c07c:	2b33      	cmp	r3, #51	@ 0x33
 800c07e:	d001      	beq.n	800c084 <probe_variant+0x30>
 800c080:	2302      	movs	r3, #2
 800c082:	e04c      	b.n	800c11e <probe_variant+0xca>

	// Try AGR magnetometer WHO_AM_I (0x4F -> 0x40)
	uint8_t who_m = rd8(dev->hi2c, dev->addr_mag, AGR_WHO_AM_I_M);
 800c084:	687b      	ldr	r3, [r7, #4]
 800c086:	6818      	ldr	r0, [r3, #0]
 800c088:	687b      	ldr	r3, [r7, #4]
 800c08a:	795b      	ldrb	r3, [r3, #5]
 800c08c:	224f      	movs	r2, #79	@ 0x4f
 800c08e:	4619      	mov	r1, r3
 800c090:	f7ff ff44 	bl	800bf1c <rd8>
 800c094:	4603      	mov	r3, r0
 800c096:	73bb      	strb	r3, [r7, #14]
	printf("LSM303: mag WHO_AM_I probe = 0x%02X\r\n", who_m);
 800c098:	7bbb      	ldrb	r3, [r7, #14]
 800c09a:	4619      	mov	r1, r3
 800c09c:	4823      	ldr	r0, [pc, #140]	@ (800c12c <probe_variant+0xd8>)
 800c09e:	f001 fcb3 	bl	800da08 <iprintf>
	if (who_m == 0x40) return LSM303_AGR;
 800c0a2:	7bbb      	ldrb	r3, [r7, #14]
 800c0a4:	2b40      	cmp	r3, #64	@ 0x40
 800c0a6:	d101      	bne.n	800c0ac <probe_variant+0x58>
 800c0a8:	2301      	movs	r3, #1
 800c0aa:	e038      	b.n	800c11e <probe_variant+0xca>

	// DLHC does not have WHO_AM_I_M; read ID A/B/C at 0x0A..0x0C -> 'H','4','3'
	uint8_t ida = rd8(dev->hi2c, dev->addr_mag, 0x0A);
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	6818      	ldr	r0, [r3, #0]
 800c0b0:	687b      	ldr	r3, [r7, #4]
 800c0b2:	795b      	ldrb	r3, [r3, #5]
 800c0b4:	220a      	movs	r2, #10
 800c0b6:	4619      	mov	r1, r3
 800c0b8:	f7ff ff30 	bl	800bf1c <rd8>
 800c0bc:	4603      	mov	r3, r0
 800c0be:	737b      	strb	r3, [r7, #13]
	uint8_t idb = rd8(dev->hi2c, dev->addr_mag, 0x0B);
 800c0c0:	687b      	ldr	r3, [r7, #4]
 800c0c2:	6818      	ldr	r0, [r3, #0]
 800c0c4:	687b      	ldr	r3, [r7, #4]
 800c0c6:	795b      	ldrb	r3, [r3, #5]
 800c0c8:	220b      	movs	r2, #11
 800c0ca:	4619      	mov	r1, r3
 800c0cc:	f7ff ff26 	bl	800bf1c <rd8>
 800c0d0:	4603      	mov	r3, r0
 800c0d2:	733b      	strb	r3, [r7, #12]
	uint8_t idc = rd8(dev->hi2c, dev->addr_mag, 0x0C);
 800c0d4:	687b      	ldr	r3, [r7, #4]
 800c0d6:	6818      	ldr	r0, [r3, #0]
 800c0d8:	687b      	ldr	r3, [r7, #4]
 800c0da:	795b      	ldrb	r3, [r3, #5]
 800c0dc:	220c      	movs	r2, #12
 800c0de:	4619      	mov	r1, r3
 800c0e0:	f7ff ff1c 	bl	800bf1c <rd8>
 800c0e4:	4603      	mov	r3, r0
 800c0e6:	72fb      	strb	r3, [r7, #11]
	printf("LSM303: mag ID bytes = 0x%02X 0x%02X 0x%02X ('%c' '%c' '%c')\r\n", ida, idb, idc, ida, idb, idc);
 800c0e8:	7b78      	ldrb	r0, [r7, #13]
 800c0ea:	7b3c      	ldrb	r4, [r7, #12]
 800c0ec:	7afd      	ldrb	r5, [r7, #11]
 800c0ee:	7b7b      	ldrb	r3, [r7, #13]
 800c0f0:	7b3a      	ldrb	r2, [r7, #12]
 800c0f2:	7af9      	ldrb	r1, [r7, #11]
 800c0f4:	9102      	str	r1, [sp, #8]
 800c0f6:	9201      	str	r2, [sp, #4]
 800c0f8:	9300      	str	r3, [sp, #0]
 800c0fa:	462b      	mov	r3, r5
 800c0fc:	4622      	mov	r2, r4
 800c0fe:	4601      	mov	r1, r0
 800c100:	480b      	ldr	r0, [pc, #44]	@ (800c130 <probe_variant+0xdc>)
 800c102:	f001 fc81 	bl	800da08 <iprintf>
	if (ida=='H' && idb=='4' && idc=='3') return LSM303_DLHC;
 800c106:	7b7b      	ldrb	r3, [r7, #13]
 800c108:	2b48      	cmp	r3, #72	@ 0x48
 800c10a:	d107      	bne.n	800c11c <probe_variant+0xc8>
 800c10c:	7b3b      	ldrb	r3, [r7, #12]
 800c10e:	2b34      	cmp	r3, #52	@ 0x34
 800c110:	d104      	bne.n	800c11c <probe_variant+0xc8>
 800c112:	7afb      	ldrb	r3, [r7, #11]
 800c114:	2b33      	cmp	r3, #51	@ 0x33
 800c116:	d101      	bne.n	800c11c <probe_variant+0xc8>
 800c118:	2300      	movs	r3, #0
 800c11a:	e000      	b.n	800c11e <probe_variant+0xca>

	return LSM303_UNKNOWN;
 800c11c:	2302      	movs	r3, #2
}
 800c11e:	4618      	mov	r0, r3
 800c120:	3710      	adds	r7, #16
 800c122:	46bd      	mov	sp, r7
 800c124:	bdb0      	pop	{r4, r5, r7, pc}
 800c126:	bf00      	nop
 800c128:	08011494 	.word	0x08011494
 800c12c:	080114b8 	.word	0x080114b8
 800c130:	080114e0 	.word	0x080114e0

0800c134 <LSM303_Init>:

bool LSM303_Init(LSM303* dev, I2C_HandleTypeDef* hi2c, LSM303_AccelScale scale) {
 800c134:	b580      	push	{r7, lr}
 800c136:	b086      	sub	sp, #24
 800c138:	af00      	add	r7, sp, #0
 800c13a:	60f8      	str	r0, [r7, #12]
 800c13c:	60b9      	str	r1, [r7, #8]
 800c13e:	4613      	mov	r3, r2
 800c140:	71fb      	strb	r3, [r7, #7]
	dev->hi2c = hi2c;
 800c142:	68fb      	ldr	r3, [r7, #12]
 800c144:	68ba      	ldr	r2, [r7, #8]
 800c146:	601a      	str	r2, [r3, #0]
	dev->addr_acc = 0x19; // SA0=1 default on many boards
 800c148:	68fb      	ldr	r3, [r7, #12]
 800c14a:	2219      	movs	r2, #25
 800c14c:	711a      	strb	r2, [r3, #4]
	dev->addr_mag = 0x1E; // default
 800c14e:	68fb      	ldr	r3, [r7, #12]
 800c150:	221e      	movs	r2, #30
 800c152:	715a      	strb	r2, [r3, #5]
	dev->variant  = LSM303_UNKNOWN;
 800c154:	68fb      	ldr	r3, [r7, #12]
 800c156:	2202      	movs	r2, #2
 800c158:	719a      	strb	r2, [r3, #6]

	// --- Accel: 100 Hz ODR, all axes enable, normal mode ---
	// CTRL1_A: ODR=100Hz(0b0101<<4), Xen=Yen=Zen=1 => 0x57
	if (i2c_write(hi2c, dev->addr_acc, DLHC_CTRL1_A, 0x57) != HAL_OK) return false;
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	7919      	ldrb	r1, [r3, #4]
 800c15e:	2357      	movs	r3, #87	@ 0x57
 800c160:	2220      	movs	r2, #32
 800c162:	68b8      	ldr	r0, [r7, #8]
 800c164:	f7ff fe9a 	bl	800be9c <i2c_write>
 800c168:	4603      	mov	r3, r0
 800c16a:	2b00      	cmp	r3, #0
 800c16c:	d001      	beq.n	800c172 <LSM303_Init+0x3e>
 800c16e:	2300      	movs	r3, #0
 800c170:	e08c      	b.n	800c28c <LSM303_Init+0x158>

	// --- Accel scale and resolution ---
	// CTRL4_A: BDU=1 (bit 7), HR=1 (bit 3, AGR only), FS (bits 5-4)
	uint8_t ctrl4_val = 0x88; // BDU=1, HR=1
 800c172:	2388      	movs	r3, #136	@ 0x88
 800c174:	75fb      	strb	r3, [r7, #23]
	float lsb_per_g;
	switch(scale) {
 800c176:	79fb      	ldrb	r3, [r7, #7]
 800c178:	2b03      	cmp	r3, #3
 800c17a:	d826      	bhi.n	800c1ca <LSM303_Init+0x96>
 800c17c:	a201      	add	r2, pc, #4	@ (adr r2, 800c184 <LSM303_Init+0x50>)
 800c17e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c182:	bf00      	nop
 800c184:	0800c195 	.word	0x0800c195
 800c188:	0800c19d 	.word	0x0800c19d
 800c18c:	0800c1ad 	.word	0x0800c1ad
 800c190:	0800c1bd 	.word	0x0800c1bd
	case LSM303_ACCEL_SCALE_2G:  ctrl4_val |= (0b00 << 4); lsb_per_g = 16384.0f; break;
 800c194:	f04f 438d 	mov.w	r3, #1182793728	@ 0x46800000
 800c198:	613b      	str	r3, [r7, #16]
 800c19a:	e018      	b.n	800c1ce <LSM303_Init+0x9a>
	case LSM303_ACCEL_SCALE_4G:  ctrl4_val |= (0b01 << 4); lsb_per_g = 8192.0f;  break;
 800c19c:	7dfb      	ldrb	r3, [r7, #23]
 800c19e:	f043 0310 	orr.w	r3, r3, #16
 800c1a2:	75fb      	strb	r3, [r7, #23]
 800c1a4:	f04f 438c 	mov.w	r3, #1174405120	@ 0x46000000
 800c1a8:	613b      	str	r3, [r7, #16]
 800c1aa:	e010      	b.n	800c1ce <LSM303_Init+0x9a>
	case LSM303_ACCEL_SCALE_8G:  ctrl4_val |= (0b10 << 4); lsb_per_g = 4096.0f;  break;
 800c1ac:	7dfb      	ldrb	r3, [r7, #23]
 800c1ae:	f043 0320 	orr.w	r3, r3, #32
 800c1b2:	75fb      	strb	r3, [r7, #23]
 800c1b4:	f04f 438b 	mov.w	r3, #1166016512	@ 0x45800000
 800c1b8:	613b      	str	r3, [r7, #16]
 800c1ba:	e008      	b.n	800c1ce <LSM303_Init+0x9a>
	case LSM303_ACCEL_SCALE_16G: ctrl4_val |= (0b11 << 4); lsb_per_g = 1365.0f;  break; // approx
 800c1bc:	7dfb      	ldrb	r3, [r7, #23]
 800c1be:	f043 0330 	orr.w	r3, r3, #48	@ 0x30
 800c1c2:	75fb      	strb	r3, [r7, #23]
 800c1c4:	4b33      	ldr	r3, [pc, #204]	@ (800c294 <LSM303_Init+0x160>)
 800c1c6:	613b      	str	r3, [r7, #16]
 800c1c8:	e001      	b.n	800c1ce <LSM303_Init+0x9a>
	default: return false; // Invalid scale
 800c1ca:	2300      	movs	r3, #0
 800c1cc:	e05e      	b.n	800c28c <LSM303_Init+0x158>
	}
	if (i2c_write(hi2c, dev->addr_acc, DLHC_CTRL4_A, ctrl4_val) != HAL_OK) return false;
 800c1ce:	68fb      	ldr	r3, [r7, #12]
 800c1d0:	7919      	ldrb	r1, [r3, #4]
 800c1d2:	7dfb      	ldrb	r3, [r7, #23]
 800c1d4:	2223      	movs	r2, #35	@ 0x23
 800c1d6:	68b8      	ldr	r0, [r7, #8]
 800c1d8:	f7ff fe60 	bl	800be9c <i2c_write>
 800c1dc:	4603      	mov	r3, r0
 800c1de:	2b00      	cmp	r3, #0
 800c1e0:	d001      	beq.n	800c1e6 <LSM303_Init+0xb2>
 800c1e2:	2300      	movs	r3, #0
 800c1e4:	e052      	b.n	800c28c <LSM303_Init+0x158>

	// The sensitivity depends on the mode (Normal, High-Res, Low-Power).
	// The values here are for High-Resolution mode on the AGR.
	// DLHC is slightly different but close enough for this driver.
	// The value is the number of LSBs per g. We store the inverse.
	dev->accel_g_per_lsb = 1.0f / lsb_per_g;
 800c1e6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800c1ea:	ed97 7a04 	vldr	s14, [r7, #16]
 800c1ee:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800c1f2:	68fb      	ldr	r3, [r7, #12]
 800c1f4:	edc3 7a02 	vstr	s15, [r3, #8]

	// --- Magnetometer init: detect variant ---
	dev->variant = probe_variant(dev);
 800c1f8:	68f8      	ldr	r0, [r7, #12]
 800c1fa:	f7ff ff2b 	bl	800c054 <probe_variant>
 800c1fe:	4603      	mov	r3, r0
 800c200:	461a      	mov	r2, r3
 800c202:	68fb      	ldr	r3, [r7, #12]
 800c204:	719a      	strb	r2, [r3, #6]
	if (dev->variant == LSM303_UNKNOWN) return false;
 800c206:	68fb      	ldr	r3, [r7, #12]
 800c208:	799b      	ldrb	r3, [r3, #6]
 800c20a:	2b02      	cmp	r3, #2
 800c20c:	d101      	bne.n	800c212 <LSM303_Init+0xde>
 800c20e:	2300      	movs	r3, #0
 800c210:	e03c      	b.n	800c28c <LSM303_Init+0x158>

	if (dev->variant == LSM303_DLHC) {
 800c212:	68fb      	ldr	r3, [r7, #12]
 800c214:	799b      	ldrb	r3, [r3, #6]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d118      	bne.n	800c24c <LSM303_Init+0x118>
		// CRA_REG_M: Data rate 75 Hz (0b110 << 2) -> 0x18
		i2c_write(hi2c, dev->addr_mag, DLHC_CRA_M, 0x18);
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	7959      	ldrb	r1, [r3, #5]
 800c21e:	2318      	movs	r3, #24
 800c220:	2200      	movs	r2, #0
 800c222:	68b8      	ldr	r0, [r7, #8]
 800c224:	f7ff fe3a 	bl	800be9c <i2c_write>
		// CRB_REG_M: Gain 1.3 gauss (0x20), well scale later
		i2c_write(hi2c, dev->addr_mag, DLHC_CRB_M, 0x20);
 800c228:	68fb      	ldr	r3, [r7, #12]
 800c22a:	7959      	ldrb	r1, [r3, #5]
 800c22c:	2320      	movs	r3, #32
 800c22e:	2201      	movs	r2, #1
 800c230:	68b8      	ldr	r0, [r7, #8]
 800c232:	f7ff fe33 	bl	800be9c <i2c_write>
		// MR_REG_M: Continuous-conversion mode (0x00)
		i2c_write(hi2c, dev->addr_mag, DLHC_MR_M,  0x00);
 800c236:	68fb      	ldr	r3, [r7, #12]
 800c238:	7959      	ldrb	r1, [r3, #5]
 800c23a:	2300      	movs	r3, #0
 800c23c:	2202      	movs	r2, #2
 800c23e:	68b8      	ldr	r0, [r7, #8]
 800c240:	f7ff fe2c 	bl	800be9c <i2c_write>
		// Scale: datasheet ~1100 LSB/gauss on X/Y at 1.3g range; use 1/1100 as a starting point
		dev->mag_gauss_per_lsb = 1.0f / 1100.0f;
 800c244:	68fb      	ldr	r3, [r7, #12]
 800c246:	4a14      	ldr	r2, [pc, #80]	@ (800c298 <LSM303_Init+0x164>)
 800c248:	60da      	str	r2, [r3, #12]
 800c24a:	e01e      	b.n	800c28a <LSM303_Init+0x156>

	} else { // LSM303_AGR
		// CFG_REG_A_M: Temperature comp=1, ODR=100Hz (0b100 << 2), LPF=1 => 0b1 100 1 00 = 0x9C
		i2c_write(hi2c, dev->addr_mag, AGR_CFG_A_M, 0x9C);
 800c24c:	68fb      	ldr	r3, [r7, #12]
 800c24e:	7959      	ldrb	r1, [r3, #5]
 800c250:	239c      	movs	r3, #156	@ 0x9c
 800c252:	2260      	movs	r2, #96	@ 0x60
 800c254:	68b8      	ldr	r0, [r7, #8]
 800c256:	f7ff fe21 	bl	800be9c <i2c_write>
		// CFG_REG_B_M: OFF_CANC=1 (offset cancel), LPF=1 (already set), set range 50 gauss fixed on AGR
		i2c_write(hi2c, dev->addr_mag, AGR_CFG_B_M, 0x01);
 800c25a:	68fb      	ldr	r3, [r7, #12]
 800c25c:	7959      	ldrb	r1, [r3, #5]
 800c25e:	2301      	movs	r3, #1
 800c260:	2261      	movs	r2, #97	@ 0x61
 800c262:	68b8      	ldr	r0, [r7, #8]
 800c264:	f7ff fe1a 	bl	800be9c <i2c_write>
		// CFG_REG_C_M: Continuous-conversion MD=00
		i2c_write(hi2c, dev->addr_mag, AGR_CFG_C_M, 0x00);
 800c268:	68fb      	ldr	r3, [r7, #12]
 800c26a:	7959      	ldrb	r1, [r3, #5]
 800c26c:	2300      	movs	r3, #0
 800c26e:	2262      	movs	r2, #98	@ 0x62
 800c270:	68b8      	ldr	r0, [r7, #8]
 800c272:	f7ff fe13 	bl	800be9c <i2c_write>
		// enable temp sensor
		i2c_write(hi2c, dev->addr_acc, AGR_TEMP_CFG_A, LSM303AGR_TEMPSENSOR_ENABLE);
 800c276:	68fb      	ldr	r3, [r7, #12]
 800c278:	7919      	ldrb	r1, [r3, #4]
 800c27a:	2380      	movs	r3, #128	@ 0x80
 800c27c:	221f      	movs	r2, #31
 800c27e:	68b8      	ldr	r0, [r7, #8]
 800c280:	f7ff fe0c 	bl	800be9c <i2c_write>
		dev->mag_gauss_per_lsb = 0.0015f;
 800c284:	68fb      	ldr	r3, [r7, #12]
 800c286:	4a05      	ldr	r2, [pc, #20]	@ (800c29c <LSM303_Init+0x168>)
 800c288:	60da      	str	r2, [r3, #12]
	}
	return true;
 800c28a:	2301      	movs	r3, #1
}
 800c28c:	4618      	mov	r0, r3
 800c28e:	3718      	adds	r7, #24
 800c290:	46bd      	mov	sp, r7
 800c292:	bd80      	pop	{r7, pc}
 800c294:	44aaa000 	.word	0x44aaa000
 800c298:	3a6e500f 	.word	0x3a6e500f
 800c29c:	3ac49ba6 	.word	0x3ac49ba6

0800c2a0 <atof>:
 800c2a0:	2100      	movs	r1, #0
 800c2a2:	f000 be09 	b.w	800ceb8 <strtod>

0800c2a6 <atoi>:
 800c2a6:	220a      	movs	r2, #10
 800c2a8:	2100      	movs	r1, #0
 800c2aa:	f000 be8b 	b.w	800cfc4 <strtol>

0800c2ae <sulp>:
 800c2ae:	b570      	push	{r4, r5, r6, lr}
 800c2b0:	4604      	mov	r4, r0
 800c2b2:	460d      	mov	r5, r1
 800c2b4:	ec45 4b10 	vmov	d0, r4, r5
 800c2b8:	4616      	mov	r6, r2
 800c2ba:	f003 fbc9 	bl	800fa50 <__ulp>
 800c2be:	ec51 0b10 	vmov	r0, r1, d0
 800c2c2:	b17e      	cbz	r6, 800c2e4 <sulp+0x36>
 800c2c4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800c2c8:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	dd09      	ble.n	800c2e4 <sulp+0x36>
 800c2d0:	051b      	lsls	r3, r3, #20
 800c2d2:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800c2d6:	2400      	movs	r4, #0
 800c2d8:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800c2dc:	4622      	mov	r2, r4
 800c2de:	462b      	mov	r3, r5
 800c2e0:	f7f4 f992 	bl	8000608 <__aeabi_dmul>
 800c2e4:	ec41 0b10 	vmov	d0, r0, r1
 800c2e8:	bd70      	pop	{r4, r5, r6, pc}
 800c2ea:	0000      	movs	r0, r0
 800c2ec:	0000      	movs	r0, r0
	...

0800c2f0 <_strtod_l>:
 800c2f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2f4:	b09f      	sub	sp, #124	@ 0x7c
 800c2f6:	460c      	mov	r4, r1
 800c2f8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800c2fa:	2200      	movs	r2, #0
 800c2fc:	921a      	str	r2, [sp, #104]	@ 0x68
 800c2fe:	9005      	str	r0, [sp, #20]
 800c300:	f04f 0a00 	mov.w	sl, #0
 800c304:	f04f 0b00 	mov.w	fp, #0
 800c308:	460a      	mov	r2, r1
 800c30a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c30c:	7811      	ldrb	r1, [r2, #0]
 800c30e:	292b      	cmp	r1, #43	@ 0x2b
 800c310:	d04a      	beq.n	800c3a8 <_strtod_l+0xb8>
 800c312:	d838      	bhi.n	800c386 <_strtod_l+0x96>
 800c314:	290d      	cmp	r1, #13
 800c316:	d832      	bhi.n	800c37e <_strtod_l+0x8e>
 800c318:	2908      	cmp	r1, #8
 800c31a:	d832      	bhi.n	800c382 <_strtod_l+0x92>
 800c31c:	2900      	cmp	r1, #0
 800c31e:	d03b      	beq.n	800c398 <_strtod_l+0xa8>
 800c320:	2200      	movs	r2, #0
 800c322:	920e      	str	r2, [sp, #56]	@ 0x38
 800c324:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800c326:	782a      	ldrb	r2, [r5, #0]
 800c328:	2a30      	cmp	r2, #48	@ 0x30
 800c32a:	f040 80b2 	bne.w	800c492 <_strtod_l+0x1a2>
 800c32e:	786a      	ldrb	r2, [r5, #1]
 800c330:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800c334:	2a58      	cmp	r2, #88	@ 0x58
 800c336:	d16e      	bne.n	800c416 <_strtod_l+0x126>
 800c338:	9302      	str	r3, [sp, #8]
 800c33a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c33c:	9301      	str	r3, [sp, #4]
 800c33e:	ab1a      	add	r3, sp, #104	@ 0x68
 800c340:	9300      	str	r3, [sp, #0]
 800c342:	4a8f      	ldr	r2, [pc, #572]	@ (800c580 <_strtod_l+0x290>)
 800c344:	9805      	ldr	r0, [sp, #20]
 800c346:	ab1b      	add	r3, sp, #108	@ 0x6c
 800c348:	a919      	add	r1, sp, #100	@ 0x64
 800c34a:	f002 fc7b 	bl	800ec44 <__gethex>
 800c34e:	f010 060f 	ands.w	r6, r0, #15
 800c352:	4604      	mov	r4, r0
 800c354:	d005      	beq.n	800c362 <_strtod_l+0x72>
 800c356:	2e06      	cmp	r6, #6
 800c358:	d128      	bne.n	800c3ac <_strtod_l+0xbc>
 800c35a:	3501      	adds	r5, #1
 800c35c:	2300      	movs	r3, #0
 800c35e:	9519      	str	r5, [sp, #100]	@ 0x64
 800c360:	930e      	str	r3, [sp, #56]	@ 0x38
 800c362:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c364:	2b00      	cmp	r3, #0
 800c366:	f040 858e 	bne.w	800ce86 <_strtod_l+0xb96>
 800c36a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800c36c:	b1cb      	cbz	r3, 800c3a2 <_strtod_l+0xb2>
 800c36e:	4652      	mov	r2, sl
 800c370:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800c374:	ec43 2b10 	vmov	d0, r2, r3
 800c378:	b01f      	add	sp, #124	@ 0x7c
 800c37a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c37e:	2920      	cmp	r1, #32
 800c380:	d1ce      	bne.n	800c320 <_strtod_l+0x30>
 800c382:	3201      	adds	r2, #1
 800c384:	e7c1      	b.n	800c30a <_strtod_l+0x1a>
 800c386:	292d      	cmp	r1, #45	@ 0x2d
 800c388:	d1ca      	bne.n	800c320 <_strtod_l+0x30>
 800c38a:	2101      	movs	r1, #1
 800c38c:	910e      	str	r1, [sp, #56]	@ 0x38
 800c38e:	1c51      	adds	r1, r2, #1
 800c390:	9119      	str	r1, [sp, #100]	@ 0x64
 800c392:	7852      	ldrb	r2, [r2, #1]
 800c394:	2a00      	cmp	r2, #0
 800c396:	d1c5      	bne.n	800c324 <_strtod_l+0x34>
 800c398:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800c39a:	9419      	str	r4, [sp, #100]	@ 0x64
 800c39c:	2b00      	cmp	r3, #0
 800c39e:	f040 8570 	bne.w	800ce82 <_strtod_l+0xb92>
 800c3a2:	4652      	mov	r2, sl
 800c3a4:	465b      	mov	r3, fp
 800c3a6:	e7e5      	b.n	800c374 <_strtod_l+0x84>
 800c3a8:	2100      	movs	r1, #0
 800c3aa:	e7ef      	b.n	800c38c <_strtod_l+0x9c>
 800c3ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800c3ae:	b13a      	cbz	r2, 800c3c0 <_strtod_l+0xd0>
 800c3b0:	2135      	movs	r1, #53	@ 0x35
 800c3b2:	a81c      	add	r0, sp, #112	@ 0x70
 800c3b4:	f003 fc46 	bl	800fc44 <__copybits>
 800c3b8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c3ba:	9805      	ldr	r0, [sp, #20]
 800c3bc:	f003 f81c 	bl	800f3f8 <_Bfree>
 800c3c0:	3e01      	subs	r6, #1
 800c3c2:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800c3c4:	2e04      	cmp	r6, #4
 800c3c6:	d806      	bhi.n	800c3d6 <_strtod_l+0xe6>
 800c3c8:	e8df f006 	tbb	[pc, r6]
 800c3cc:	201d0314 	.word	0x201d0314
 800c3d0:	14          	.byte	0x14
 800c3d1:	00          	.byte	0x00
 800c3d2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800c3d6:	05e1      	lsls	r1, r4, #23
 800c3d8:	bf48      	it	mi
 800c3da:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800c3de:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800c3e2:	0d1b      	lsrs	r3, r3, #20
 800c3e4:	051b      	lsls	r3, r3, #20
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d1bb      	bne.n	800c362 <_strtod_l+0x72>
 800c3ea:	f001 fcdd 	bl	800dda8 <__errno>
 800c3ee:	2322      	movs	r3, #34	@ 0x22
 800c3f0:	6003      	str	r3, [r0, #0]
 800c3f2:	e7b6      	b.n	800c362 <_strtod_l+0x72>
 800c3f4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800c3f8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800c3fc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800c400:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800c404:	e7e7      	b.n	800c3d6 <_strtod_l+0xe6>
 800c406:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800c588 <_strtod_l+0x298>
 800c40a:	e7e4      	b.n	800c3d6 <_strtod_l+0xe6>
 800c40c:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800c410:	f04f 3aff 	mov.w	sl, #4294967295
 800c414:	e7df      	b.n	800c3d6 <_strtod_l+0xe6>
 800c416:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c418:	1c5a      	adds	r2, r3, #1
 800c41a:	9219      	str	r2, [sp, #100]	@ 0x64
 800c41c:	785b      	ldrb	r3, [r3, #1]
 800c41e:	2b30      	cmp	r3, #48	@ 0x30
 800c420:	d0f9      	beq.n	800c416 <_strtod_l+0x126>
 800c422:	2b00      	cmp	r3, #0
 800c424:	d09d      	beq.n	800c362 <_strtod_l+0x72>
 800c426:	2301      	movs	r3, #1
 800c428:	2700      	movs	r7, #0
 800c42a:	9308      	str	r3, [sp, #32]
 800c42c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c42e:	930c      	str	r3, [sp, #48]	@ 0x30
 800c430:	970b      	str	r7, [sp, #44]	@ 0x2c
 800c432:	46b9      	mov	r9, r7
 800c434:	220a      	movs	r2, #10
 800c436:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800c438:	7805      	ldrb	r5, [r0, #0]
 800c43a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800c43e:	b2d9      	uxtb	r1, r3
 800c440:	2909      	cmp	r1, #9
 800c442:	d928      	bls.n	800c496 <_strtod_l+0x1a6>
 800c444:	494f      	ldr	r1, [pc, #316]	@ (800c584 <_strtod_l+0x294>)
 800c446:	2201      	movs	r2, #1
 800c448:	f001 fc3b 	bl	800dcc2 <strncmp>
 800c44c:	2800      	cmp	r0, #0
 800c44e:	d032      	beq.n	800c4b6 <_strtod_l+0x1c6>
 800c450:	2000      	movs	r0, #0
 800c452:	462a      	mov	r2, r5
 800c454:	900a      	str	r0, [sp, #40]	@ 0x28
 800c456:	464d      	mov	r5, r9
 800c458:	4603      	mov	r3, r0
 800c45a:	2a65      	cmp	r2, #101	@ 0x65
 800c45c:	d001      	beq.n	800c462 <_strtod_l+0x172>
 800c45e:	2a45      	cmp	r2, #69	@ 0x45
 800c460:	d114      	bne.n	800c48c <_strtod_l+0x19c>
 800c462:	b91d      	cbnz	r5, 800c46c <_strtod_l+0x17c>
 800c464:	9a08      	ldr	r2, [sp, #32]
 800c466:	4302      	orrs	r2, r0
 800c468:	d096      	beq.n	800c398 <_strtod_l+0xa8>
 800c46a:	2500      	movs	r5, #0
 800c46c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800c46e:	1c62      	adds	r2, r4, #1
 800c470:	9219      	str	r2, [sp, #100]	@ 0x64
 800c472:	7862      	ldrb	r2, [r4, #1]
 800c474:	2a2b      	cmp	r2, #43	@ 0x2b
 800c476:	d07a      	beq.n	800c56e <_strtod_l+0x27e>
 800c478:	2a2d      	cmp	r2, #45	@ 0x2d
 800c47a:	d07e      	beq.n	800c57a <_strtod_l+0x28a>
 800c47c:	f04f 0c00 	mov.w	ip, #0
 800c480:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800c484:	2909      	cmp	r1, #9
 800c486:	f240 8085 	bls.w	800c594 <_strtod_l+0x2a4>
 800c48a:	9419      	str	r4, [sp, #100]	@ 0x64
 800c48c:	f04f 0800 	mov.w	r8, #0
 800c490:	e0a5      	b.n	800c5de <_strtod_l+0x2ee>
 800c492:	2300      	movs	r3, #0
 800c494:	e7c8      	b.n	800c428 <_strtod_l+0x138>
 800c496:	f1b9 0f08 	cmp.w	r9, #8
 800c49a:	bfd8      	it	le
 800c49c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800c49e:	f100 0001 	add.w	r0, r0, #1
 800c4a2:	bfda      	itte	le
 800c4a4:	fb02 3301 	mlale	r3, r2, r1, r3
 800c4a8:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800c4aa:	fb02 3707 	mlagt	r7, r2, r7, r3
 800c4ae:	f109 0901 	add.w	r9, r9, #1
 800c4b2:	9019      	str	r0, [sp, #100]	@ 0x64
 800c4b4:	e7bf      	b.n	800c436 <_strtod_l+0x146>
 800c4b6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4b8:	1c5a      	adds	r2, r3, #1
 800c4ba:	9219      	str	r2, [sp, #100]	@ 0x64
 800c4bc:	785a      	ldrb	r2, [r3, #1]
 800c4be:	f1b9 0f00 	cmp.w	r9, #0
 800c4c2:	d03b      	beq.n	800c53c <_strtod_l+0x24c>
 800c4c4:	900a      	str	r0, [sp, #40]	@ 0x28
 800c4c6:	464d      	mov	r5, r9
 800c4c8:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800c4cc:	2b09      	cmp	r3, #9
 800c4ce:	d912      	bls.n	800c4f6 <_strtod_l+0x206>
 800c4d0:	2301      	movs	r3, #1
 800c4d2:	e7c2      	b.n	800c45a <_strtod_l+0x16a>
 800c4d4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4d6:	1c5a      	adds	r2, r3, #1
 800c4d8:	9219      	str	r2, [sp, #100]	@ 0x64
 800c4da:	785a      	ldrb	r2, [r3, #1]
 800c4dc:	3001      	adds	r0, #1
 800c4de:	2a30      	cmp	r2, #48	@ 0x30
 800c4e0:	d0f8      	beq.n	800c4d4 <_strtod_l+0x1e4>
 800c4e2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800c4e6:	2b08      	cmp	r3, #8
 800c4e8:	f200 84d2 	bhi.w	800ce90 <_strtod_l+0xba0>
 800c4ec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c4ee:	900a      	str	r0, [sp, #40]	@ 0x28
 800c4f0:	2000      	movs	r0, #0
 800c4f2:	930c      	str	r3, [sp, #48]	@ 0x30
 800c4f4:	4605      	mov	r5, r0
 800c4f6:	3a30      	subs	r2, #48	@ 0x30
 800c4f8:	f100 0301 	add.w	r3, r0, #1
 800c4fc:	d018      	beq.n	800c530 <_strtod_l+0x240>
 800c4fe:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800c500:	4419      	add	r1, r3
 800c502:	910a      	str	r1, [sp, #40]	@ 0x28
 800c504:	462e      	mov	r6, r5
 800c506:	f04f 0e0a 	mov.w	lr, #10
 800c50a:	1c71      	adds	r1, r6, #1
 800c50c:	eba1 0c05 	sub.w	ip, r1, r5
 800c510:	4563      	cmp	r3, ip
 800c512:	dc15      	bgt.n	800c540 <_strtod_l+0x250>
 800c514:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800c518:	182b      	adds	r3, r5, r0
 800c51a:	2b08      	cmp	r3, #8
 800c51c:	f105 0501 	add.w	r5, r5, #1
 800c520:	4405      	add	r5, r0
 800c522:	dc1a      	bgt.n	800c55a <_strtod_l+0x26a>
 800c524:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c526:	230a      	movs	r3, #10
 800c528:	fb03 2301 	mla	r3, r3, r1, r2
 800c52c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c52e:	2300      	movs	r3, #0
 800c530:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c532:	1c51      	adds	r1, r2, #1
 800c534:	9119      	str	r1, [sp, #100]	@ 0x64
 800c536:	7852      	ldrb	r2, [r2, #1]
 800c538:	4618      	mov	r0, r3
 800c53a:	e7c5      	b.n	800c4c8 <_strtod_l+0x1d8>
 800c53c:	4648      	mov	r0, r9
 800c53e:	e7ce      	b.n	800c4de <_strtod_l+0x1ee>
 800c540:	2e08      	cmp	r6, #8
 800c542:	dc05      	bgt.n	800c550 <_strtod_l+0x260>
 800c544:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800c546:	fb0e f606 	mul.w	r6, lr, r6
 800c54a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800c54c:	460e      	mov	r6, r1
 800c54e:	e7dc      	b.n	800c50a <_strtod_l+0x21a>
 800c550:	2910      	cmp	r1, #16
 800c552:	bfd8      	it	le
 800c554:	fb0e f707 	mulle.w	r7, lr, r7
 800c558:	e7f8      	b.n	800c54c <_strtod_l+0x25c>
 800c55a:	2b0f      	cmp	r3, #15
 800c55c:	bfdc      	itt	le
 800c55e:	230a      	movle	r3, #10
 800c560:	fb03 2707 	mlale	r7, r3, r7, r2
 800c564:	e7e3      	b.n	800c52e <_strtod_l+0x23e>
 800c566:	2300      	movs	r3, #0
 800c568:	930a      	str	r3, [sp, #40]	@ 0x28
 800c56a:	2301      	movs	r3, #1
 800c56c:	e77a      	b.n	800c464 <_strtod_l+0x174>
 800c56e:	f04f 0c00 	mov.w	ip, #0
 800c572:	1ca2      	adds	r2, r4, #2
 800c574:	9219      	str	r2, [sp, #100]	@ 0x64
 800c576:	78a2      	ldrb	r2, [r4, #2]
 800c578:	e782      	b.n	800c480 <_strtod_l+0x190>
 800c57a:	f04f 0c01 	mov.w	ip, #1
 800c57e:	e7f8      	b.n	800c572 <_strtod_l+0x282>
 800c580:	08011728 	.word	0x08011728
 800c584:	08011540 	.word	0x08011540
 800c588:	7ff00000 	.word	0x7ff00000
 800c58c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c58e:	1c51      	adds	r1, r2, #1
 800c590:	9119      	str	r1, [sp, #100]	@ 0x64
 800c592:	7852      	ldrb	r2, [r2, #1]
 800c594:	2a30      	cmp	r2, #48	@ 0x30
 800c596:	d0f9      	beq.n	800c58c <_strtod_l+0x29c>
 800c598:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800c59c:	2908      	cmp	r1, #8
 800c59e:	f63f af75 	bhi.w	800c48c <_strtod_l+0x19c>
 800c5a2:	3a30      	subs	r2, #48	@ 0x30
 800c5a4:	9209      	str	r2, [sp, #36]	@ 0x24
 800c5a6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c5a8:	920f      	str	r2, [sp, #60]	@ 0x3c
 800c5aa:	f04f 080a 	mov.w	r8, #10
 800c5ae:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800c5b0:	1c56      	adds	r6, r2, #1
 800c5b2:	9619      	str	r6, [sp, #100]	@ 0x64
 800c5b4:	7852      	ldrb	r2, [r2, #1]
 800c5b6:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800c5ba:	f1be 0f09 	cmp.w	lr, #9
 800c5be:	d939      	bls.n	800c634 <_strtod_l+0x344>
 800c5c0:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800c5c2:	1a76      	subs	r6, r6, r1
 800c5c4:	2e08      	cmp	r6, #8
 800c5c6:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800c5ca:	dc03      	bgt.n	800c5d4 <_strtod_l+0x2e4>
 800c5cc:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c5ce:	4588      	cmp	r8, r1
 800c5d0:	bfa8      	it	ge
 800c5d2:	4688      	movge	r8, r1
 800c5d4:	f1bc 0f00 	cmp.w	ip, #0
 800c5d8:	d001      	beq.n	800c5de <_strtod_l+0x2ee>
 800c5da:	f1c8 0800 	rsb	r8, r8, #0
 800c5de:	2d00      	cmp	r5, #0
 800c5e0:	d14e      	bne.n	800c680 <_strtod_l+0x390>
 800c5e2:	9908      	ldr	r1, [sp, #32]
 800c5e4:	4308      	orrs	r0, r1
 800c5e6:	f47f aebc 	bne.w	800c362 <_strtod_l+0x72>
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	f47f aed4 	bne.w	800c398 <_strtod_l+0xa8>
 800c5f0:	2a69      	cmp	r2, #105	@ 0x69
 800c5f2:	d028      	beq.n	800c646 <_strtod_l+0x356>
 800c5f4:	dc25      	bgt.n	800c642 <_strtod_l+0x352>
 800c5f6:	2a49      	cmp	r2, #73	@ 0x49
 800c5f8:	d025      	beq.n	800c646 <_strtod_l+0x356>
 800c5fa:	2a4e      	cmp	r2, #78	@ 0x4e
 800c5fc:	f47f aecc 	bne.w	800c398 <_strtod_l+0xa8>
 800c600:	499a      	ldr	r1, [pc, #616]	@ (800c86c <_strtod_l+0x57c>)
 800c602:	a819      	add	r0, sp, #100	@ 0x64
 800c604:	f002 fd40 	bl	800f088 <__match>
 800c608:	2800      	cmp	r0, #0
 800c60a:	f43f aec5 	beq.w	800c398 <_strtod_l+0xa8>
 800c60e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c610:	781b      	ldrb	r3, [r3, #0]
 800c612:	2b28      	cmp	r3, #40	@ 0x28
 800c614:	d12e      	bne.n	800c674 <_strtod_l+0x384>
 800c616:	4996      	ldr	r1, [pc, #600]	@ (800c870 <_strtod_l+0x580>)
 800c618:	aa1c      	add	r2, sp, #112	@ 0x70
 800c61a:	a819      	add	r0, sp, #100	@ 0x64
 800c61c:	f002 fd48 	bl	800f0b0 <__hexnan>
 800c620:	2805      	cmp	r0, #5
 800c622:	d127      	bne.n	800c674 <_strtod_l+0x384>
 800c624:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800c626:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800c62a:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800c62e:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800c632:	e696      	b.n	800c362 <_strtod_l+0x72>
 800c634:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c636:	fb08 2101 	mla	r1, r8, r1, r2
 800c63a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800c63e:	9209      	str	r2, [sp, #36]	@ 0x24
 800c640:	e7b5      	b.n	800c5ae <_strtod_l+0x2be>
 800c642:	2a6e      	cmp	r2, #110	@ 0x6e
 800c644:	e7da      	b.n	800c5fc <_strtod_l+0x30c>
 800c646:	498b      	ldr	r1, [pc, #556]	@ (800c874 <_strtod_l+0x584>)
 800c648:	a819      	add	r0, sp, #100	@ 0x64
 800c64a:	f002 fd1d 	bl	800f088 <__match>
 800c64e:	2800      	cmp	r0, #0
 800c650:	f43f aea2 	beq.w	800c398 <_strtod_l+0xa8>
 800c654:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c656:	4988      	ldr	r1, [pc, #544]	@ (800c878 <_strtod_l+0x588>)
 800c658:	3b01      	subs	r3, #1
 800c65a:	a819      	add	r0, sp, #100	@ 0x64
 800c65c:	9319      	str	r3, [sp, #100]	@ 0x64
 800c65e:	f002 fd13 	bl	800f088 <__match>
 800c662:	b910      	cbnz	r0, 800c66a <_strtod_l+0x37a>
 800c664:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800c666:	3301      	adds	r3, #1
 800c668:	9319      	str	r3, [sp, #100]	@ 0x64
 800c66a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800c888 <_strtod_l+0x598>
 800c66e:	f04f 0a00 	mov.w	sl, #0
 800c672:	e676      	b.n	800c362 <_strtod_l+0x72>
 800c674:	4881      	ldr	r0, [pc, #516]	@ (800c87c <_strtod_l+0x58c>)
 800c676:	f001 fbd3 	bl	800de20 <nan>
 800c67a:	ec5b ab10 	vmov	sl, fp, d0
 800c67e:	e670      	b.n	800c362 <_strtod_l+0x72>
 800c680:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c682:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800c684:	eba8 0303 	sub.w	r3, r8, r3
 800c688:	f1b9 0f00 	cmp.w	r9, #0
 800c68c:	bf08      	it	eq
 800c68e:	46a9      	moveq	r9, r5
 800c690:	2d10      	cmp	r5, #16
 800c692:	9309      	str	r3, [sp, #36]	@ 0x24
 800c694:	462c      	mov	r4, r5
 800c696:	bfa8      	it	ge
 800c698:	2410      	movge	r4, #16
 800c69a:	f7f3 ff3b 	bl	8000514 <__aeabi_ui2d>
 800c69e:	2d09      	cmp	r5, #9
 800c6a0:	4682      	mov	sl, r0
 800c6a2:	468b      	mov	fp, r1
 800c6a4:	dc13      	bgt.n	800c6ce <_strtod_l+0x3de>
 800c6a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	f43f ae5a 	beq.w	800c362 <_strtod_l+0x72>
 800c6ae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6b0:	dd78      	ble.n	800c7a4 <_strtod_l+0x4b4>
 800c6b2:	2b16      	cmp	r3, #22
 800c6b4:	dc5f      	bgt.n	800c776 <_strtod_l+0x486>
 800c6b6:	4972      	ldr	r1, [pc, #456]	@ (800c880 <_strtod_l+0x590>)
 800c6b8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c6bc:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c6c0:	4652      	mov	r2, sl
 800c6c2:	465b      	mov	r3, fp
 800c6c4:	f7f3 ffa0 	bl	8000608 <__aeabi_dmul>
 800c6c8:	4682      	mov	sl, r0
 800c6ca:	468b      	mov	fp, r1
 800c6cc:	e649      	b.n	800c362 <_strtod_l+0x72>
 800c6ce:	4b6c      	ldr	r3, [pc, #432]	@ (800c880 <_strtod_l+0x590>)
 800c6d0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c6d4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800c6d8:	f7f3 ff96 	bl	8000608 <__aeabi_dmul>
 800c6dc:	4682      	mov	sl, r0
 800c6de:	4638      	mov	r0, r7
 800c6e0:	468b      	mov	fp, r1
 800c6e2:	f7f3 ff17 	bl	8000514 <__aeabi_ui2d>
 800c6e6:	4602      	mov	r2, r0
 800c6e8:	460b      	mov	r3, r1
 800c6ea:	4650      	mov	r0, sl
 800c6ec:	4659      	mov	r1, fp
 800c6ee:	f7f3 fdd5 	bl	800029c <__adddf3>
 800c6f2:	2d0f      	cmp	r5, #15
 800c6f4:	4682      	mov	sl, r0
 800c6f6:	468b      	mov	fp, r1
 800c6f8:	ddd5      	ble.n	800c6a6 <_strtod_l+0x3b6>
 800c6fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6fc:	1b2c      	subs	r4, r5, r4
 800c6fe:	441c      	add	r4, r3
 800c700:	2c00      	cmp	r4, #0
 800c702:	f340 8093 	ble.w	800c82c <_strtod_l+0x53c>
 800c706:	f014 030f 	ands.w	r3, r4, #15
 800c70a:	d00a      	beq.n	800c722 <_strtod_l+0x432>
 800c70c:	495c      	ldr	r1, [pc, #368]	@ (800c880 <_strtod_l+0x590>)
 800c70e:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c712:	4652      	mov	r2, sl
 800c714:	465b      	mov	r3, fp
 800c716:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c71a:	f7f3 ff75 	bl	8000608 <__aeabi_dmul>
 800c71e:	4682      	mov	sl, r0
 800c720:	468b      	mov	fp, r1
 800c722:	f034 040f 	bics.w	r4, r4, #15
 800c726:	d073      	beq.n	800c810 <_strtod_l+0x520>
 800c728:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800c72c:	dd49      	ble.n	800c7c2 <_strtod_l+0x4d2>
 800c72e:	2400      	movs	r4, #0
 800c730:	46a0      	mov	r8, r4
 800c732:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c734:	46a1      	mov	r9, r4
 800c736:	9a05      	ldr	r2, [sp, #20]
 800c738:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800c888 <_strtod_l+0x598>
 800c73c:	2322      	movs	r3, #34	@ 0x22
 800c73e:	6013      	str	r3, [r2, #0]
 800c740:	f04f 0a00 	mov.w	sl, #0
 800c744:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c746:	2b00      	cmp	r3, #0
 800c748:	f43f ae0b 	beq.w	800c362 <_strtod_l+0x72>
 800c74c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800c74e:	9805      	ldr	r0, [sp, #20]
 800c750:	f002 fe52 	bl	800f3f8 <_Bfree>
 800c754:	9805      	ldr	r0, [sp, #20]
 800c756:	4649      	mov	r1, r9
 800c758:	f002 fe4e 	bl	800f3f8 <_Bfree>
 800c75c:	9805      	ldr	r0, [sp, #20]
 800c75e:	4641      	mov	r1, r8
 800c760:	f002 fe4a 	bl	800f3f8 <_Bfree>
 800c764:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800c766:	9805      	ldr	r0, [sp, #20]
 800c768:	f002 fe46 	bl	800f3f8 <_Bfree>
 800c76c:	9805      	ldr	r0, [sp, #20]
 800c76e:	4621      	mov	r1, r4
 800c770:	f002 fe42 	bl	800f3f8 <_Bfree>
 800c774:	e5f5      	b.n	800c362 <_strtod_l+0x72>
 800c776:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c778:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800c77c:	4293      	cmp	r3, r2
 800c77e:	dbbc      	blt.n	800c6fa <_strtod_l+0x40a>
 800c780:	4c3f      	ldr	r4, [pc, #252]	@ (800c880 <_strtod_l+0x590>)
 800c782:	f1c5 050f 	rsb	r5, r5, #15
 800c786:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800c78a:	4652      	mov	r2, sl
 800c78c:	465b      	mov	r3, fp
 800c78e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c792:	f7f3 ff39 	bl	8000608 <__aeabi_dmul>
 800c796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c798:	1b5d      	subs	r5, r3, r5
 800c79a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800c79e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800c7a2:	e78f      	b.n	800c6c4 <_strtod_l+0x3d4>
 800c7a4:	3316      	adds	r3, #22
 800c7a6:	dba8      	blt.n	800c6fa <_strtod_l+0x40a>
 800c7a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c7aa:	eba3 0808 	sub.w	r8, r3, r8
 800c7ae:	4b34      	ldr	r3, [pc, #208]	@ (800c880 <_strtod_l+0x590>)
 800c7b0:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800c7b4:	e9d8 2300 	ldrd	r2, r3, [r8]
 800c7b8:	4650      	mov	r0, sl
 800c7ba:	4659      	mov	r1, fp
 800c7bc:	f7f4 f84e 	bl	800085c <__aeabi_ddiv>
 800c7c0:	e782      	b.n	800c6c8 <_strtod_l+0x3d8>
 800c7c2:	2300      	movs	r3, #0
 800c7c4:	4f2f      	ldr	r7, [pc, #188]	@ (800c884 <_strtod_l+0x594>)
 800c7c6:	1124      	asrs	r4, r4, #4
 800c7c8:	4650      	mov	r0, sl
 800c7ca:	4659      	mov	r1, fp
 800c7cc:	461e      	mov	r6, r3
 800c7ce:	2c01      	cmp	r4, #1
 800c7d0:	dc21      	bgt.n	800c816 <_strtod_l+0x526>
 800c7d2:	b10b      	cbz	r3, 800c7d8 <_strtod_l+0x4e8>
 800c7d4:	4682      	mov	sl, r0
 800c7d6:	468b      	mov	fp, r1
 800c7d8:	492a      	ldr	r1, [pc, #168]	@ (800c884 <_strtod_l+0x594>)
 800c7da:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800c7de:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800c7e2:	4652      	mov	r2, sl
 800c7e4:	465b      	mov	r3, fp
 800c7e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c7ea:	f7f3 ff0d 	bl	8000608 <__aeabi_dmul>
 800c7ee:	4b26      	ldr	r3, [pc, #152]	@ (800c888 <_strtod_l+0x598>)
 800c7f0:	460a      	mov	r2, r1
 800c7f2:	400b      	ands	r3, r1
 800c7f4:	4925      	ldr	r1, [pc, #148]	@ (800c88c <_strtod_l+0x59c>)
 800c7f6:	428b      	cmp	r3, r1
 800c7f8:	4682      	mov	sl, r0
 800c7fa:	d898      	bhi.n	800c72e <_strtod_l+0x43e>
 800c7fc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800c800:	428b      	cmp	r3, r1
 800c802:	bf86      	itte	hi
 800c804:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800c890 <_strtod_l+0x5a0>
 800c808:	f04f 3aff 	movhi.w	sl, #4294967295
 800c80c:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800c810:	2300      	movs	r3, #0
 800c812:	9308      	str	r3, [sp, #32]
 800c814:	e076      	b.n	800c904 <_strtod_l+0x614>
 800c816:	07e2      	lsls	r2, r4, #31
 800c818:	d504      	bpl.n	800c824 <_strtod_l+0x534>
 800c81a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c81e:	f7f3 fef3 	bl	8000608 <__aeabi_dmul>
 800c822:	2301      	movs	r3, #1
 800c824:	3601      	adds	r6, #1
 800c826:	1064      	asrs	r4, r4, #1
 800c828:	3708      	adds	r7, #8
 800c82a:	e7d0      	b.n	800c7ce <_strtod_l+0x4de>
 800c82c:	d0f0      	beq.n	800c810 <_strtod_l+0x520>
 800c82e:	4264      	negs	r4, r4
 800c830:	f014 020f 	ands.w	r2, r4, #15
 800c834:	d00a      	beq.n	800c84c <_strtod_l+0x55c>
 800c836:	4b12      	ldr	r3, [pc, #72]	@ (800c880 <_strtod_l+0x590>)
 800c838:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c83c:	4650      	mov	r0, sl
 800c83e:	4659      	mov	r1, fp
 800c840:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c844:	f7f4 f80a 	bl	800085c <__aeabi_ddiv>
 800c848:	4682      	mov	sl, r0
 800c84a:	468b      	mov	fp, r1
 800c84c:	1124      	asrs	r4, r4, #4
 800c84e:	d0df      	beq.n	800c810 <_strtod_l+0x520>
 800c850:	2c1f      	cmp	r4, #31
 800c852:	dd1f      	ble.n	800c894 <_strtod_l+0x5a4>
 800c854:	2400      	movs	r4, #0
 800c856:	46a0      	mov	r8, r4
 800c858:	940b      	str	r4, [sp, #44]	@ 0x2c
 800c85a:	46a1      	mov	r9, r4
 800c85c:	9a05      	ldr	r2, [sp, #20]
 800c85e:	2322      	movs	r3, #34	@ 0x22
 800c860:	f04f 0a00 	mov.w	sl, #0
 800c864:	f04f 0b00 	mov.w	fp, #0
 800c868:	6013      	str	r3, [r2, #0]
 800c86a:	e76b      	b.n	800c744 <_strtod_l+0x454>
 800c86c:	0801154f 	.word	0x0801154f
 800c870:	08011714 	.word	0x08011714
 800c874:	08011547 	.word	0x08011547
 800c878:	08011581 	.word	0x08011581
 800c87c:	08011710 	.word	0x08011710
 800c880:	080118a0 	.word	0x080118a0
 800c884:	08011878 	.word	0x08011878
 800c888:	7ff00000 	.word	0x7ff00000
 800c88c:	7ca00000 	.word	0x7ca00000
 800c890:	7fefffff 	.word	0x7fefffff
 800c894:	f014 0310 	ands.w	r3, r4, #16
 800c898:	bf18      	it	ne
 800c89a:	236a      	movne	r3, #106	@ 0x6a
 800c89c:	4ea9      	ldr	r6, [pc, #676]	@ (800cb44 <_strtod_l+0x854>)
 800c89e:	9308      	str	r3, [sp, #32]
 800c8a0:	4650      	mov	r0, sl
 800c8a2:	4659      	mov	r1, fp
 800c8a4:	2300      	movs	r3, #0
 800c8a6:	07e7      	lsls	r7, r4, #31
 800c8a8:	d504      	bpl.n	800c8b4 <_strtod_l+0x5c4>
 800c8aa:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c8ae:	f7f3 feab 	bl	8000608 <__aeabi_dmul>
 800c8b2:	2301      	movs	r3, #1
 800c8b4:	1064      	asrs	r4, r4, #1
 800c8b6:	f106 0608 	add.w	r6, r6, #8
 800c8ba:	d1f4      	bne.n	800c8a6 <_strtod_l+0x5b6>
 800c8bc:	b10b      	cbz	r3, 800c8c2 <_strtod_l+0x5d2>
 800c8be:	4682      	mov	sl, r0
 800c8c0:	468b      	mov	fp, r1
 800c8c2:	9b08      	ldr	r3, [sp, #32]
 800c8c4:	b1b3      	cbz	r3, 800c8f4 <_strtod_l+0x604>
 800c8c6:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800c8ca:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800c8ce:	2b00      	cmp	r3, #0
 800c8d0:	4659      	mov	r1, fp
 800c8d2:	dd0f      	ble.n	800c8f4 <_strtod_l+0x604>
 800c8d4:	2b1f      	cmp	r3, #31
 800c8d6:	dd56      	ble.n	800c986 <_strtod_l+0x696>
 800c8d8:	2b34      	cmp	r3, #52	@ 0x34
 800c8da:	bfde      	ittt	le
 800c8dc:	f04f 33ff 	movle.w	r3, #4294967295
 800c8e0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800c8e4:	4093      	lslle	r3, r2
 800c8e6:	f04f 0a00 	mov.w	sl, #0
 800c8ea:	bfcc      	ite	gt
 800c8ec:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800c8f0:	ea03 0b01 	andle.w	fp, r3, r1
 800c8f4:	2200      	movs	r2, #0
 800c8f6:	2300      	movs	r3, #0
 800c8f8:	4650      	mov	r0, sl
 800c8fa:	4659      	mov	r1, fp
 800c8fc:	f7f4 f8ec 	bl	8000ad8 <__aeabi_dcmpeq>
 800c900:	2800      	cmp	r0, #0
 800c902:	d1a7      	bne.n	800c854 <_strtod_l+0x564>
 800c904:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c906:	9300      	str	r3, [sp, #0]
 800c908:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800c90a:	9805      	ldr	r0, [sp, #20]
 800c90c:	462b      	mov	r3, r5
 800c90e:	464a      	mov	r2, r9
 800c910:	f002 fdda 	bl	800f4c8 <__s2b>
 800c914:	900b      	str	r0, [sp, #44]	@ 0x2c
 800c916:	2800      	cmp	r0, #0
 800c918:	f43f af09 	beq.w	800c72e <_strtod_l+0x43e>
 800c91c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c91e:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c920:	2a00      	cmp	r2, #0
 800c922:	eba3 0308 	sub.w	r3, r3, r8
 800c926:	bfa8      	it	ge
 800c928:	2300      	movge	r3, #0
 800c92a:	9312      	str	r3, [sp, #72]	@ 0x48
 800c92c:	2400      	movs	r4, #0
 800c92e:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c932:	9316      	str	r3, [sp, #88]	@ 0x58
 800c934:	46a0      	mov	r8, r4
 800c936:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c938:	9805      	ldr	r0, [sp, #20]
 800c93a:	6859      	ldr	r1, [r3, #4]
 800c93c:	f002 fd1c 	bl	800f378 <_Balloc>
 800c940:	4681      	mov	r9, r0
 800c942:	2800      	cmp	r0, #0
 800c944:	f43f aef7 	beq.w	800c736 <_strtod_l+0x446>
 800c948:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c94a:	691a      	ldr	r2, [r3, #16]
 800c94c:	3202      	adds	r2, #2
 800c94e:	f103 010c 	add.w	r1, r3, #12
 800c952:	0092      	lsls	r2, r2, #2
 800c954:	300c      	adds	r0, #12
 800c956:	f001 fa54 	bl	800de02 <memcpy>
 800c95a:	ec4b ab10 	vmov	d0, sl, fp
 800c95e:	9805      	ldr	r0, [sp, #20]
 800c960:	aa1c      	add	r2, sp, #112	@ 0x70
 800c962:	a91b      	add	r1, sp, #108	@ 0x6c
 800c964:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800c968:	f003 f8e2 	bl	800fb30 <__d2b>
 800c96c:	901a      	str	r0, [sp, #104]	@ 0x68
 800c96e:	2800      	cmp	r0, #0
 800c970:	f43f aee1 	beq.w	800c736 <_strtod_l+0x446>
 800c974:	9805      	ldr	r0, [sp, #20]
 800c976:	2101      	movs	r1, #1
 800c978:	f002 fe3c 	bl	800f5f4 <__i2b>
 800c97c:	4680      	mov	r8, r0
 800c97e:	b948      	cbnz	r0, 800c994 <_strtod_l+0x6a4>
 800c980:	f04f 0800 	mov.w	r8, #0
 800c984:	e6d7      	b.n	800c736 <_strtod_l+0x446>
 800c986:	f04f 32ff 	mov.w	r2, #4294967295
 800c98a:	fa02 f303 	lsl.w	r3, r2, r3
 800c98e:	ea03 0a0a 	and.w	sl, r3, sl
 800c992:	e7af      	b.n	800c8f4 <_strtod_l+0x604>
 800c994:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800c996:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800c998:	2d00      	cmp	r5, #0
 800c99a:	bfab      	itete	ge
 800c99c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800c99e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800c9a0:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800c9a2:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800c9a4:	bfac      	ite	ge
 800c9a6:	18ef      	addge	r7, r5, r3
 800c9a8:	1b5e      	sublt	r6, r3, r5
 800c9aa:	9b08      	ldr	r3, [sp, #32]
 800c9ac:	1aed      	subs	r5, r5, r3
 800c9ae:	4415      	add	r5, r2
 800c9b0:	4b65      	ldr	r3, [pc, #404]	@ (800cb48 <_strtod_l+0x858>)
 800c9b2:	3d01      	subs	r5, #1
 800c9b4:	429d      	cmp	r5, r3
 800c9b6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800c9ba:	da50      	bge.n	800ca5e <_strtod_l+0x76e>
 800c9bc:	1b5b      	subs	r3, r3, r5
 800c9be:	2b1f      	cmp	r3, #31
 800c9c0:	eba2 0203 	sub.w	r2, r2, r3
 800c9c4:	f04f 0101 	mov.w	r1, #1
 800c9c8:	dc3d      	bgt.n	800ca46 <_strtod_l+0x756>
 800c9ca:	fa01 f303 	lsl.w	r3, r1, r3
 800c9ce:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c9d0:	2300      	movs	r3, #0
 800c9d2:	9310      	str	r3, [sp, #64]	@ 0x40
 800c9d4:	18bd      	adds	r5, r7, r2
 800c9d6:	9b08      	ldr	r3, [sp, #32]
 800c9d8:	42af      	cmp	r7, r5
 800c9da:	4416      	add	r6, r2
 800c9dc:	441e      	add	r6, r3
 800c9de:	463b      	mov	r3, r7
 800c9e0:	bfa8      	it	ge
 800c9e2:	462b      	movge	r3, r5
 800c9e4:	42b3      	cmp	r3, r6
 800c9e6:	bfa8      	it	ge
 800c9e8:	4633      	movge	r3, r6
 800c9ea:	2b00      	cmp	r3, #0
 800c9ec:	bfc2      	ittt	gt
 800c9ee:	1aed      	subgt	r5, r5, r3
 800c9f0:	1af6      	subgt	r6, r6, r3
 800c9f2:	1aff      	subgt	r7, r7, r3
 800c9f4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800c9f6:	2b00      	cmp	r3, #0
 800c9f8:	dd16      	ble.n	800ca28 <_strtod_l+0x738>
 800c9fa:	4641      	mov	r1, r8
 800c9fc:	9805      	ldr	r0, [sp, #20]
 800c9fe:	461a      	mov	r2, r3
 800ca00:	f002 feb0 	bl	800f764 <__pow5mult>
 800ca04:	4680      	mov	r8, r0
 800ca06:	2800      	cmp	r0, #0
 800ca08:	d0ba      	beq.n	800c980 <_strtod_l+0x690>
 800ca0a:	4601      	mov	r1, r0
 800ca0c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800ca0e:	9805      	ldr	r0, [sp, #20]
 800ca10:	f002 fe06 	bl	800f620 <__multiply>
 800ca14:	900a      	str	r0, [sp, #40]	@ 0x28
 800ca16:	2800      	cmp	r0, #0
 800ca18:	f43f ae8d 	beq.w	800c736 <_strtod_l+0x446>
 800ca1c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca1e:	9805      	ldr	r0, [sp, #20]
 800ca20:	f002 fcea 	bl	800f3f8 <_Bfree>
 800ca24:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ca26:	931a      	str	r3, [sp, #104]	@ 0x68
 800ca28:	2d00      	cmp	r5, #0
 800ca2a:	dc1d      	bgt.n	800ca68 <_strtod_l+0x778>
 800ca2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ca2e:	2b00      	cmp	r3, #0
 800ca30:	dd23      	ble.n	800ca7a <_strtod_l+0x78a>
 800ca32:	4649      	mov	r1, r9
 800ca34:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800ca36:	9805      	ldr	r0, [sp, #20]
 800ca38:	f002 fe94 	bl	800f764 <__pow5mult>
 800ca3c:	4681      	mov	r9, r0
 800ca3e:	b9e0      	cbnz	r0, 800ca7a <_strtod_l+0x78a>
 800ca40:	f04f 0900 	mov.w	r9, #0
 800ca44:	e677      	b.n	800c736 <_strtod_l+0x446>
 800ca46:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800ca4a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800ca4e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800ca52:	35e2      	adds	r5, #226	@ 0xe2
 800ca54:	fa01 f305 	lsl.w	r3, r1, r5
 800ca58:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca5a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800ca5c:	e7ba      	b.n	800c9d4 <_strtod_l+0x6e4>
 800ca5e:	2300      	movs	r3, #0
 800ca60:	9310      	str	r3, [sp, #64]	@ 0x40
 800ca62:	2301      	movs	r3, #1
 800ca64:	9313      	str	r3, [sp, #76]	@ 0x4c
 800ca66:	e7b5      	b.n	800c9d4 <_strtod_l+0x6e4>
 800ca68:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800ca6a:	9805      	ldr	r0, [sp, #20]
 800ca6c:	462a      	mov	r2, r5
 800ca6e:	f002 fed3 	bl	800f818 <__lshift>
 800ca72:	901a      	str	r0, [sp, #104]	@ 0x68
 800ca74:	2800      	cmp	r0, #0
 800ca76:	d1d9      	bne.n	800ca2c <_strtod_l+0x73c>
 800ca78:	e65d      	b.n	800c736 <_strtod_l+0x446>
 800ca7a:	2e00      	cmp	r6, #0
 800ca7c:	dd07      	ble.n	800ca8e <_strtod_l+0x79e>
 800ca7e:	4649      	mov	r1, r9
 800ca80:	9805      	ldr	r0, [sp, #20]
 800ca82:	4632      	mov	r2, r6
 800ca84:	f002 fec8 	bl	800f818 <__lshift>
 800ca88:	4681      	mov	r9, r0
 800ca8a:	2800      	cmp	r0, #0
 800ca8c:	d0d8      	beq.n	800ca40 <_strtod_l+0x750>
 800ca8e:	2f00      	cmp	r7, #0
 800ca90:	dd08      	ble.n	800caa4 <_strtod_l+0x7b4>
 800ca92:	4641      	mov	r1, r8
 800ca94:	9805      	ldr	r0, [sp, #20]
 800ca96:	463a      	mov	r2, r7
 800ca98:	f002 febe 	bl	800f818 <__lshift>
 800ca9c:	4680      	mov	r8, r0
 800ca9e:	2800      	cmp	r0, #0
 800caa0:	f43f ae49 	beq.w	800c736 <_strtod_l+0x446>
 800caa4:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800caa6:	9805      	ldr	r0, [sp, #20]
 800caa8:	464a      	mov	r2, r9
 800caaa:	f002 ff3d 	bl	800f928 <__mdiff>
 800caae:	4604      	mov	r4, r0
 800cab0:	2800      	cmp	r0, #0
 800cab2:	f43f ae40 	beq.w	800c736 <_strtod_l+0x446>
 800cab6:	68c3      	ldr	r3, [r0, #12]
 800cab8:	930f      	str	r3, [sp, #60]	@ 0x3c
 800caba:	2300      	movs	r3, #0
 800cabc:	60c3      	str	r3, [r0, #12]
 800cabe:	4641      	mov	r1, r8
 800cac0:	f002 ff16 	bl	800f8f0 <__mcmp>
 800cac4:	2800      	cmp	r0, #0
 800cac6:	da45      	bge.n	800cb54 <_strtod_l+0x864>
 800cac8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800caca:	ea53 030a 	orrs.w	r3, r3, sl
 800cace:	d16b      	bne.n	800cba8 <_strtod_l+0x8b8>
 800cad0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cad4:	2b00      	cmp	r3, #0
 800cad6:	d167      	bne.n	800cba8 <_strtod_l+0x8b8>
 800cad8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cadc:	0d1b      	lsrs	r3, r3, #20
 800cade:	051b      	lsls	r3, r3, #20
 800cae0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cae4:	d960      	bls.n	800cba8 <_strtod_l+0x8b8>
 800cae6:	6963      	ldr	r3, [r4, #20]
 800cae8:	b913      	cbnz	r3, 800caf0 <_strtod_l+0x800>
 800caea:	6923      	ldr	r3, [r4, #16]
 800caec:	2b01      	cmp	r3, #1
 800caee:	dd5b      	ble.n	800cba8 <_strtod_l+0x8b8>
 800caf0:	4621      	mov	r1, r4
 800caf2:	2201      	movs	r2, #1
 800caf4:	9805      	ldr	r0, [sp, #20]
 800caf6:	f002 fe8f 	bl	800f818 <__lshift>
 800cafa:	4641      	mov	r1, r8
 800cafc:	4604      	mov	r4, r0
 800cafe:	f002 fef7 	bl	800f8f0 <__mcmp>
 800cb02:	2800      	cmp	r0, #0
 800cb04:	dd50      	ble.n	800cba8 <_strtod_l+0x8b8>
 800cb06:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cb0a:	9a08      	ldr	r2, [sp, #32]
 800cb0c:	0d1b      	lsrs	r3, r3, #20
 800cb0e:	051b      	lsls	r3, r3, #20
 800cb10:	2a00      	cmp	r2, #0
 800cb12:	d06a      	beq.n	800cbea <_strtod_l+0x8fa>
 800cb14:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800cb18:	d867      	bhi.n	800cbea <_strtod_l+0x8fa>
 800cb1a:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800cb1e:	f67f ae9d 	bls.w	800c85c <_strtod_l+0x56c>
 800cb22:	4b0a      	ldr	r3, [pc, #40]	@ (800cb4c <_strtod_l+0x85c>)
 800cb24:	4650      	mov	r0, sl
 800cb26:	4659      	mov	r1, fp
 800cb28:	2200      	movs	r2, #0
 800cb2a:	f7f3 fd6d 	bl	8000608 <__aeabi_dmul>
 800cb2e:	4b08      	ldr	r3, [pc, #32]	@ (800cb50 <_strtod_l+0x860>)
 800cb30:	400b      	ands	r3, r1
 800cb32:	4682      	mov	sl, r0
 800cb34:	468b      	mov	fp, r1
 800cb36:	2b00      	cmp	r3, #0
 800cb38:	f47f ae08 	bne.w	800c74c <_strtod_l+0x45c>
 800cb3c:	9a05      	ldr	r2, [sp, #20]
 800cb3e:	2322      	movs	r3, #34	@ 0x22
 800cb40:	6013      	str	r3, [r2, #0]
 800cb42:	e603      	b.n	800c74c <_strtod_l+0x45c>
 800cb44:	08011740 	.word	0x08011740
 800cb48:	fffffc02 	.word	0xfffffc02
 800cb4c:	39500000 	.word	0x39500000
 800cb50:	7ff00000 	.word	0x7ff00000
 800cb54:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cb58:	d165      	bne.n	800cc26 <_strtod_l+0x936>
 800cb5a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800cb5c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800cb60:	b35a      	cbz	r2, 800cbba <_strtod_l+0x8ca>
 800cb62:	4a9f      	ldr	r2, [pc, #636]	@ (800cde0 <_strtod_l+0xaf0>)
 800cb64:	4293      	cmp	r3, r2
 800cb66:	d12b      	bne.n	800cbc0 <_strtod_l+0x8d0>
 800cb68:	9b08      	ldr	r3, [sp, #32]
 800cb6a:	4651      	mov	r1, sl
 800cb6c:	b303      	cbz	r3, 800cbb0 <_strtod_l+0x8c0>
 800cb6e:	4b9d      	ldr	r3, [pc, #628]	@ (800cde4 <_strtod_l+0xaf4>)
 800cb70:	465a      	mov	r2, fp
 800cb72:	4013      	ands	r3, r2
 800cb74:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800cb78:	f04f 32ff 	mov.w	r2, #4294967295
 800cb7c:	d81b      	bhi.n	800cbb6 <_strtod_l+0x8c6>
 800cb7e:	0d1b      	lsrs	r3, r3, #20
 800cb80:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800cb84:	fa02 f303 	lsl.w	r3, r2, r3
 800cb88:	4299      	cmp	r1, r3
 800cb8a:	d119      	bne.n	800cbc0 <_strtod_l+0x8d0>
 800cb8c:	4b96      	ldr	r3, [pc, #600]	@ (800cde8 <_strtod_l+0xaf8>)
 800cb8e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb90:	429a      	cmp	r2, r3
 800cb92:	d102      	bne.n	800cb9a <_strtod_l+0x8aa>
 800cb94:	3101      	adds	r1, #1
 800cb96:	f43f adce 	beq.w	800c736 <_strtod_l+0x446>
 800cb9a:	4b92      	ldr	r3, [pc, #584]	@ (800cde4 <_strtod_l+0xaf4>)
 800cb9c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cb9e:	401a      	ands	r2, r3
 800cba0:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800cba4:	f04f 0a00 	mov.w	sl, #0
 800cba8:	9b08      	ldr	r3, [sp, #32]
 800cbaa:	2b00      	cmp	r3, #0
 800cbac:	d1b9      	bne.n	800cb22 <_strtod_l+0x832>
 800cbae:	e5cd      	b.n	800c74c <_strtod_l+0x45c>
 800cbb0:	f04f 33ff 	mov.w	r3, #4294967295
 800cbb4:	e7e8      	b.n	800cb88 <_strtod_l+0x898>
 800cbb6:	4613      	mov	r3, r2
 800cbb8:	e7e6      	b.n	800cb88 <_strtod_l+0x898>
 800cbba:	ea53 030a 	orrs.w	r3, r3, sl
 800cbbe:	d0a2      	beq.n	800cb06 <_strtod_l+0x816>
 800cbc0:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800cbc2:	b1db      	cbz	r3, 800cbfc <_strtod_l+0x90c>
 800cbc4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800cbc6:	4213      	tst	r3, r2
 800cbc8:	d0ee      	beq.n	800cba8 <_strtod_l+0x8b8>
 800cbca:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cbcc:	9a08      	ldr	r2, [sp, #32]
 800cbce:	4650      	mov	r0, sl
 800cbd0:	4659      	mov	r1, fp
 800cbd2:	b1bb      	cbz	r3, 800cc04 <_strtod_l+0x914>
 800cbd4:	f7ff fb6b 	bl	800c2ae <sulp>
 800cbd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cbdc:	ec53 2b10 	vmov	r2, r3, d0
 800cbe0:	f7f3 fb5c 	bl	800029c <__adddf3>
 800cbe4:	4682      	mov	sl, r0
 800cbe6:	468b      	mov	fp, r1
 800cbe8:	e7de      	b.n	800cba8 <_strtod_l+0x8b8>
 800cbea:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800cbee:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800cbf2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800cbf6:	f04f 3aff 	mov.w	sl, #4294967295
 800cbfa:	e7d5      	b.n	800cba8 <_strtod_l+0x8b8>
 800cbfc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800cbfe:	ea13 0f0a 	tst.w	r3, sl
 800cc02:	e7e1      	b.n	800cbc8 <_strtod_l+0x8d8>
 800cc04:	f7ff fb53 	bl	800c2ae <sulp>
 800cc08:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cc0c:	ec53 2b10 	vmov	r2, r3, d0
 800cc10:	f7f3 fb42 	bl	8000298 <__aeabi_dsub>
 800cc14:	2200      	movs	r2, #0
 800cc16:	2300      	movs	r3, #0
 800cc18:	4682      	mov	sl, r0
 800cc1a:	468b      	mov	fp, r1
 800cc1c:	f7f3 ff5c 	bl	8000ad8 <__aeabi_dcmpeq>
 800cc20:	2800      	cmp	r0, #0
 800cc22:	d0c1      	beq.n	800cba8 <_strtod_l+0x8b8>
 800cc24:	e61a      	b.n	800c85c <_strtod_l+0x56c>
 800cc26:	4641      	mov	r1, r8
 800cc28:	4620      	mov	r0, r4
 800cc2a:	f002 ffd9 	bl	800fbe0 <__ratio>
 800cc2e:	ec57 6b10 	vmov	r6, r7, d0
 800cc32:	2200      	movs	r2, #0
 800cc34:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800cc38:	4630      	mov	r0, r6
 800cc3a:	4639      	mov	r1, r7
 800cc3c:	f7f3 ff60 	bl	8000b00 <__aeabi_dcmple>
 800cc40:	2800      	cmp	r0, #0
 800cc42:	d06f      	beq.n	800cd24 <_strtod_l+0xa34>
 800cc44:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cc46:	2b00      	cmp	r3, #0
 800cc48:	d17a      	bne.n	800cd40 <_strtod_l+0xa50>
 800cc4a:	f1ba 0f00 	cmp.w	sl, #0
 800cc4e:	d158      	bne.n	800cd02 <_strtod_l+0xa12>
 800cc50:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc52:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	d15a      	bne.n	800cd10 <_strtod_l+0xa20>
 800cc5a:	4b64      	ldr	r3, [pc, #400]	@ (800cdec <_strtod_l+0xafc>)
 800cc5c:	2200      	movs	r2, #0
 800cc5e:	4630      	mov	r0, r6
 800cc60:	4639      	mov	r1, r7
 800cc62:	f7f3 ff43 	bl	8000aec <__aeabi_dcmplt>
 800cc66:	2800      	cmp	r0, #0
 800cc68:	d159      	bne.n	800cd1e <_strtod_l+0xa2e>
 800cc6a:	4630      	mov	r0, r6
 800cc6c:	4639      	mov	r1, r7
 800cc6e:	4b60      	ldr	r3, [pc, #384]	@ (800cdf0 <_strtod_l+0xb00>)
 800cc70:	2200      	movs	r2, #0
 800cc72:	f7f3 fcc9 	bl	8000608 <__aeabi_dmul>
 800cc76:	4606      	mov	r6, r0
 800cc78:	460f      	mov	r7, r1
 800cc7a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800cc7e:	9606      	str	r6, [sp, #24]
 800cc80:	9307      	str	r3, [sp, #28]
 800cc82:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800cc86:	4d57      	ldr	r5, [pc, #348]	@ (800cde4 <_strtod_l+0xaf4>)
 800cc88:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800cc8c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc8e:	401d      	ands	r5, r3
 800cc90:	4b58      	ldr	r3, [pc, #352]	@ (800cdf4 <_strtod_l+0xb04>)
 800cc92:	429d      	cmp	r5, r3
 800cc94:	f040 80b2 	bne.w	800cdfc <_strtod_l+0xb0c>
 800cc98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cc9a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800cc9e:	ec4b ab10 	vmov	d0, sl, fp
 800cca2:	f002 fed5 	bl	800fa50 <__ulp>
 800cca6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800ccaa:	ec51 0b10 	vmov	r0, r1, d0
 800ccae:	f7f3 fcab 	bl	8000608 <__aeabi_dmul>
 800ccb2:	4652      	mov	r2, sl
 800ccb4:	465b      	mov	r3, fp
 800ccb6:	f7f3 faf1 	bl	800029c <__adddf3>
 800ccba:	460b      	mov	r3, r1
 800ccbc:	4949      	ldr	r1, [pc, #292]	@ (800cde4 <_strtod_l+0xaf4>)
 800ccbe:	4a4e      	ldr	r2, [pc, #312]	@ (800cdf8 <_strtod_l+0xb08>)
 800ccc0:	4019      	ands	r1, r3
 800ccc2:	4291      	cmp	r1, r2
 800ccc4:	4682      	mov	sl, r0
 800ccc6:	d942      	bls.n	800cd4e <_strtod_l+0xa5e>
 800ccc8:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800ccca:	4b47      	ldr	r3, [pc, #284]	@ (800cde8 <_strtod_l+0xaf8>)
 800cccc:	429a      	cmp	r2, r3
 800ccce:	d103      	bne.n	800ccd8 <_strtod_l+0x9e8>
 800ccd0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800ccd2:	3301      	adds	r3, #1
 800ccd4:	f43f ad2f 	beq.w	800c736 <_strtod_l+0x446>
 800ccd8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800cde8 <_strtod_l+0xaf8>
 800ccdc:	f04f 3aff 	mov.w	sl, #4294967295
 800cce0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800cce2:	9805      	ldr	r0, [sp, #20]
 800cce4:	f002 fb88 	bl	800f3f8 <_Bfree>
 800cce8:	9805      	ldr	r0, [sp, #20]
 800ccea:	4649      	mov	r1, r9
 800ccec:	f002 fb84 	bl	800f3f8 <_Bfree>
 800ccf0:	9805      	ldr	r0, [sp, #20]
 800ccf2:	4641      	mov	r1, r8
 800ccf4:	f002 fb80 	bl	800f3f8 <_Bfree>
 800ccf8:	9805      	ldr	r0, [sp, #20]
 800ccfa:	4621      	mov	r1, r4
 800ccfc:	f002 fb7c 	bl	800f3f8 <_Bfree>
 800cd00:	e619      	b.n	800c936 <_strtod_l+0x646>
 800cd02:	f1ba 0f01 	cmp.w	sl, #1
 800cd06:	d103      	bne.n	800cd10 <_strtod_l+0xa20>
 800cd08:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	f43f ada6 	beq.w	800c85c <_strtod_l+0x56c>
 800cd10:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800cdc0 <_strtod_l+0xad0>
 800cd14:	4f35      	ldr	r7, [pc, #212]	@ (800cdec <_strtod_l+0xafc>)
 800cd16:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cd1a:	2600      	movs	r6, #0
 800cd1c:	e7b1      	b.n	800cc82 <_strtod_l+0x992>
 800cd1e:	4f34      	ldr	r7, [pc, #208]	@ (800cdf0 <_strtod_l+0xb00>)
 800cd20:	2600      	movs	r6, #0
 800cd22:	e7aa      	b.n	800cc7a <_strtod_l+0x98a>
 800cd24:	4b32      	ldr	r3, [pc, #200]	@ (800cdf0 <_strtod_l+0xb00>)
 800cd26:	4630      	mov	r0, r6
 800cd28:	4639      	mov	r1, r7
 800cd2a:	2200      	movs	r2, #0
 800cd2c:	f7f3 fc6c 	bl	8000608 <__aeabi_dmul>
 800cd30:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd32:	4606      	mov	r6, r0
 800cd34:	460f      	mov	r7, r1
 800cd36:	2b00      	cmp	r3, #0
 800cd38:	d09f      	beq.n	800cc7a <_strtod_l+0x98a>
 800cd3a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800cd3e:	e7a0      	b.n	800cc82 <_strtod_l+0x992>
 800cd40:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800cdc8 <_strtod_l+0xad8>
 800cd44:	ed8d 7b06 	vstr	d7, [sp, #24]
 800cd48:	ec57 6b17 	vmov	r6, r7, d7
 800cd4c:	e799      	b.n	800cc82 <_strtod_l+0x992>
 800cd4e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800cd52:	9b08      	ldr	r3, [sp, #32]
 800cd54:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800cd58:	2b00      	cmp	r3, #0
 800cd5a:	d1c1      	bne.n	800cce0 <_strtod_l+0x9f0>
 800cd5c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800cd60:	0d1b      	lsrs	r3, r3, #20
 800cd62:	051b      	lsls	r3, r3, #20
 800cd64:	429d      	cmp	r5, r3
 800cd66:	d1bb      	bne.n	800cce0 <_strtod_l+0x9f0>
 800cd68:	4630      	mov	r0, r6
 800cd6a:	4639      	mov	r1, r7
 800cd6c:	f7f3 ffac 	bl	8000cc8 <__aeabi_d2lz>
 800cd70:	f7f3 fc1c 	bl	80005ac <__aeabi_l2d>
 800cd74:	4602      	mov	r2, r0
 800cd76:	460b      	mov	r3, r1
 800cd78:	4630      	mov	r0, r6
 800cd7a:	4639      	mov	r1, r7
 800cd7c:	f7f3 fa8c 	bl	8000298 <__aeabi_dsub>
 800cd80:	460b      	mov	r3, r1
 800cd82:	4602      	mov	r2, r0
 800cd84:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800cd88:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800cd8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800cd8e:	ea46 060a 	orr.w	r6, r6, sl
 800cd92:	431e      	orrs	r6, r3
 800cd94:	d06f      	beq.n	800ce76 <_strtod_l+0xb86>
 800cd96:	a30e      	add	r3, pc, #56	@ (adr r3, 800cdd0 <_strtod_l+0xae0>)
 800cd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd9c:	f7f3 fea6 	bl	8000aec <__aeabi_dcmplt>
 800cda0:	2800      	cmp	r0, #0
 800cda2:	f47f acd3 	bne.w	800c74c <_strtod_l+0x45c>
 800cda6:	a30c      	add	r3, pc, #48	@ (adr r3, 800cdd8 <_strtod_l+0xae8>)
 800cda8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cdac:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800cdb0:	f7f3 feba 	bl	8000b28 <__aeabi_dcmpgt>
 800cdb4:	2800      	cmp	r0, #0
 800cdb6:	d093      	beq.n	800cce0 <_strtod_l+0x9f0>
 800cdb8:	e4c8      	b.n	800c74c <_strtod_l+0x45c>
 800cdba:	bf00      	nop
 800cdbc:	f3af 8000 	nop.w
 800cdc0:	00000000 	.word	0x00000000
 800cdc4:	bff00000 	.word	0xbff00000
 800cdc8:	00000000 	.word	0x00000000
 800cdcc:	3ff00000 	.word	0x3ff00000
 800cdd0:	94a03595 	.word	0x94a03595
 800cdd4:	3fdfffff 	.word	0x3fdfffff
 800cdd8:	35afe535 	.word	0x35afe535
 800cddc:	3fe00000 	.word	0x3fe00000
 800cde0:	000fffff 	.word	0x000fffff
 800cde4:	7ff00000 	.word	0x7ff00000
 800cde8:	7fefffff 	.word	0x7fefffff
 800cdec:	3ff00000 	.word	0x3ff00000
 800cdf0:	3fe00000 	.word	0x3fe00000
 800cdf4:	7fe00000 	.word	0x7fe00000
 800cdf8:	7c9fffff 	.word	0x7c9fffff
 800cdfc:	9b08      	ldr	r3, [sp, #32]
 800cdfe:	b323      	cbz	r3, 800ce4a <_strtod_l+0xb5a>
 800ce00:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800ce04:	d821      	bhi.n	800ce4a <_strtod_l+0xb5a>
 800ce06:	a328      	add	r3, pc, #160	@ (adr r3, 800cea8 <_strtod_l+0xbb8>)
 800ce08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce0c:	4630      	mov	r0, r6
 800ce0e:	4639      	mov	r1, r7
 800ce10:	f7f3 fe76 	bl	8000b00 <__aeabi_dcmple>
 800ce14:	b1a0      	cbz	r0, 800ce40 <_strtod_l+0xb50>
 800ce16:	4639      	mov	r1, r7
 800ce18:	4630      	mov	r0, r6
 800ce1a:	f7f3 fecd 	bl	8000bb8 <__aeabi_d2uiz>
 800ce1e:	2801      	cmp	r0, #1
 800ce20:	bf38      	it	cc
 800ce22:	2001      	movcc	r0, #1
 800ce24:	f7f3 fb76 	bl	8000514 <__aeabi_ui2d>
 800ce28:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ce2a:	4606      	mov	r6, r0
 800ce2c:	460f      	mov	r7, r1
 800ce2e:	b9fb      	cbnz	r3, 800ce70 <_strtod_l+0xb80>
 800ce30:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ce34:	9014      	str	r0, [sp, #80]	@ 0x50
 800ce36:	9315      	str	r3, [sp, #84]	@ 0x54
 800ce38:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800ce3c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800ce40:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800ce42:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800ce46:	1b5b      	subs	r3, r3, r5
 800ce48:	9311      	str	r3, [sp, #68]	@ 0x44
 800ce4a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800ce4e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800ce52:	f002 fdfd 	bl	800fa50 <__ulp>
 800ce56:	4650      	mov	r0, sl
 800ce58:	ec53 2b10 	vmov	r2, r3, d0
 800ce5c:	4659      	mov	r1, fp
 800ce5e:	f7f3 fbd3 	bl	8000608 <__aeabi_dmul>
 800ce62:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800ce66:	f7f3 fa19 	bl	800029c <__adddf3>
 800ce6a:	4682      	mov	sl, r0
 800ce6c:	468b      	mov	fp, r1
 800ce6e:	e770      	b.n	800cd52 <_strtod_l+0xa62>
 800ce70:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800ce74:	e7e0      	b.n	800ce38 <_strtod_l+0xb48>
 800ce76:	a30e      	add	r3, pc, #56	@ (adr r3, 800ceb0 <_strtod_l+0xbc0>)
 800ce78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ce7c:	f7f3 fe36 	bl	8000aec <__aeabi_dcmplt>
 800ce80:	e798      	b.n	800cdb4 <_strtod_l+0xac4>
 800ce82:	2300      	movs	r3, #0
 800ce84:	930e      	str	r3, [sp, #56]	@ 0x38
 800ce86:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800ce88:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800ce8a:	6013      	str	r3, [r2, #0]
 800ce8c:	f7ff ba6d 	b.w	800c36a <_strtod_l+0x7a>
 800ce90:	2a65      	cmp	r2, #101	@ 0x65
 800ce92:	f43f ab68 	beq.w	800c566 <_strtod_l+0x276>
 800ce96:	2a45      	cmp	r2, #69	@ 0x45
 800ce98:	f43f ab65 	beq.w	800c566 <_strtod_l+0x276>
 800ce9c:	2301      	movs	r3, #1
 800ce9e:	f7ff bba0 	b.w	800c5e2 <_strtod_l+0x2f2>
 800cea2:	bf00      	nop
 800cea4:	f3af 8000 	nop.w
 800cea8:	ffc00000 	.word	0xffc00000
 800ceac:	41dfffff 	.word	0x41dfffff
 800ceb0:	94a03595 	.word	0x94a03595
 800ceb4:	3fcfffff 	.word	0x3fcfffff

0800ceb8 <strtod>:
 800ceb8:	460a      	mov	r2, r1
 800ceba:	4601      	mov	r1, r0
 800cebc:	4802      	ldr	r0, [pc, #8]	@ (800cec8 <strtod+0x10>)
 800cebe:	4b03      	ldr	r3, [pc, #12]	@ (800cecc <strtod+0x14>)
 800cec0:	6800      	ldr	r0, [r0, #0]
 800cec2:	f7ff ba15 	b.w	800c2f0 <_strtod_l>
 800cec6:	bf00      	nop
 800cec8:	20000228 	.word	0x20000228
 800cecc:	200000bc 	.word	0x200000bc

0800ced0 <_strtol_l.isra.0>:
 800ced0:	2b24      	cmp	r3, #36	@ 0x24
 800ced2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ced6:	4686      	mov	lr, r0
 800ced8:	4690      	mov	r8, r2
 800ceda:	d801      	bhi.n	800cee0 <_strtol_l.isra.0+0x10>
 800cedc:	2b01      	cmp	r3, #1
 800cede:	d106      	bne.n	800ceee <_strtol_l.isra.0+0x1e>
 800cee0:	f000 ff62 	bl	800dda8 <__errno>
 800cee4:	2316      	movs	r3, #22
 800cee6:	6003      	str	r3, [r0, #0]
 800cee8:	2000      	movs	r0, #0
 800ceea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ceee:	4834      	ldr	r0, [pc, #208]	@ (800cfc0 <_strtol_l.isra.0+0xf0>)
 800cef0:	460d      	mov	r5, r1
 800cef2:	462a      	mov	r2, r5
 800cef4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cef8:	5d06      	ldrb	r6, [r0, r4]
 800cefa:	f016 0608 	ands.w	r6, r6, #8
 800cefe:	d1f8      	bne.n	800cef2 <_strtol_l.isra.0+0x22>
 800cf00:	2c2d      	cmp	r4, #45	@ 0x2d
 800cf02:	d110      	bne.n	800cf26 <_strtol_l.isra.0+0x56>
 800cf04:	782c      	ldrb	r4, [r5, #0]
 800cf06:	2601      	movs	r6, #1
 800cf08:	1c95      	adds	r5, r2, #2
 800cf0a:	f033 0210 	bics.w	r2, r3, #16
 800cf0e:	d115      	bne.n	800cf3c <_strtol_l.isra.0+0x6c>
 800cf10:	2c30      	cmp	r4, #48	@ 0x30
 800cf12:	d10d      	bne.n	800cf30 <_strtol_l.isra.0+0x60>
 800cf14:	782a      	ldrb	r2, [r5, #0]
 800cf16:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800cf1a:	2a58      	cmp	r2, #88	@ 0x58
 800cf1c:	d108      	bne.n	800cf30 <_strtol_l.isra.0+0x60>
 800cf1e:	786c      	ldrb	r4, [r5, #1]
 800cf20:	3502      	adds	r5, #2
 800cf22:	2310      	movs	r3, #16
 800cf24:	e00a      	b.n	800cf3c <_strtol_l.isra.0+0x6c>
 800cf26:	2c2b      	cmp	r4, #43	@ 0x2b
 800cf28:	bf04      	itt	eq
 800cf2a:	782c      	ldrbeq	r4, [r5, #0]
 800cf2c:	1c95      	addeq	r5, r2, #2
 800cf2e:	e7ec      	b.n	800cf0a <_strtol_l.isra.0+0x3a>
 800cf30:	2b00      	cmp	r3, #0
 800cf32:	d1f6      	bne.n	800cf22 <_strtol_l.isra.0+0x52>
 800cf34:	2c30      	cmp	r4, #48	@ 0x30
 800cf36:	bf14      	ite	ne
 800cf38:	230a      	movne	r3, #10
 800cf3a:	2308      	moveq	r3, #8
 800cf3c:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800cf40:	f10c 3cff 	add.w	ip, ip, #4294967295
 800cf44:	2200      	movs	r2, #0
 800cf46:	fbbc f9f3 	udiv	r9, ip, r3
 800cf4a:	4610      	mov	r0, r2
 800cf4c:	fb03 ca19 	mls	sl, r3, r9, ip
 800cf50:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800cf54:	2f09      	cmp	r7, #9
 800cf56:	d80f      	bhi.n	800cf78 <_strtol_l.isra.0+0xa8>
 800cf58:	463c      	mov	r4, r7
 800cf5a:	42a3      	cmp	r3, r4
 800cf5c:	dd1b      	ble.n	800cf96 <_strtol_l.isra.0+0xc6>
 800cf5e:	1c57      	adds	r7, r2, #1
 800cf60:	d007      	beq.n	800cf72 <_strtol_l.isra.0+0xa2>
 800cf62:	4581      	cmp	r9, r0
 800cf64:	d314      	bcc.n	800cf90 <_strtol_l.isra.0+0xc0>
 800cf66:	d101      	bne.n	800cf6c <_strtol_l.isra.0+0x9c>
 800cf68:	45a2      	cmp	sl, r4
 800cf6a:	db11      	blt.n	800cf90 <_strtol_l.isra.0+0xc0>
 800cf6c:	fb00 4003 	mla	r0, r0, r3, r4
 800cf70:	2201      	movs	r2, #1
 800cf72:	f815 4b01 	ldrb.w	r4, [r5], #1
 800cf76:	e7eb      	b.n	800cf50 <_strtol_l.isra.0+0x80>
 800cf78:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800cf7c:	2f19      	cmp	r7, #25
 800cf7e:	d801      	bhi.n	800cf84 <_strtol_l.isra.0+0xb4>
 800cf80:	3c37      	subs	r4, #55	@ 0x37
 800cf82:	e7ea      	b.n	800cf5a <_strtol_l.isra.0+0x8a>
 800cf84:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800cf88:	2f19      	cmp	r7, #25
 800cf8a:	d804      	bhi.n	800cf96 <_strtol_l.isra.0+0xc6>
 800cf8c:	3c57      	subs	r4, #87	@ 0x57
 800cf8e:	e7e4      	b.n	800cf5a <_strtol_l.isra.0+0x8a>
 800cf90:	f04f 32ff 	mov.w	r2, #4294967295
 800cf94:	e7ed      	b.n	800cf72 <_strtol_l.isra.0+0xa2>
 800cf96:	1c53      	adds	r3, r2, #1
 800cf98:	d108      	bne.n	800cfac <_strtol_l.isra.0+0xdc>
 800cf9a:	2322      	movs	r3, #34	@ 0x22
 800cf9c:	f8ce 3000 	str.w	r3, [lr]
 800cfa0:	4660      	mov	r0, ip
 800cfa2:	f1b8 0f00 	cmp.w	r8, #0
 800cfa6:	d0a0      	beq.n	800ceea <_strtol_l.isra.0+0x1a>
 800cfa8:	1e69      	subs	r1, r5, #1
 800cfaa:	e006      	b.n	800cfba <_strtol_l.isra.0+0xea>
 800cfac:	b106      	cbz	r6, 800cfb0 <_strtol_l.isra.0+0xe0>
 800cfae:	4240      	negs	r0, r0
 800cfb0:	f1b8 0f00 	cmp.w	r8, #0
 800cfb4:	d099      	beq.n	800ceea <_strtol_l.isra.0+0x1a>
 800cfb6:	2a00      	cmp	r2, #0
 800cfb8:	d1f6      	bne.n	800cfa8 <_strtol_l.isra.0+0xd8>
 800cfba:	f8c8 1000 	str.w	r1, [r8]
 800cfbe:	e794      	b.n	800ceea <_strtol_l.isra.0+0x1a>
 800cfc0:	08011769 	.word	0x08011769

0800cfc4 <strtol>:
 800cfc4:	4613      	mov	r3, r2
 800cfc6:	460a      	mov	r2, r1
 800cfc8:	4601      	mov	r1, r0
 800cfca:	4802      	ldr	r0, [pc, #8]	@ (800cfd4 <strtol+0x10>)
 800cfcc:	6800      	ldr	r0, [r0, #0]
 800cfce:	f7ff bf7f 	b.w	800ced0 <_strtol_l.isra.0>
 800cfd2:	bf00      	nop
 800cfd4:	20000228 	.word	0x20000228

0800cfd8 <__cvt>:
 800cfd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800cfdc:	ec57 6b10 	vmov	r6, r7, d0
 800cfe0:	2f00      	cmp	r7, #0
 800cfe2:	460c      	mov	r4, r1
 800cfe4:	4619      	mov	r1, r3
 800cfe6:	463b      	mov	r3, r7
 800cfe8:	bfbb      	ittet	lt
 800cfea:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800cfee:	461f      	movlt	r7, r3
 800cff0:	2300      	movge	r3, #0
 800cff2:	232d      	movlt	r3, #45	@ 0x2d
 800cff4:	700b      	strb	r3, [r1, #0]
 800cff6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800cff8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800cffc:	4691      	mov	r9, r2
 800cffe:	f023 0820 	bic.w	r8, r3, #32
 800d002:	bfbc      	itt	lt
 800d004:	4632      	movlt	r2, r6
 800d006:	4616      	movlt	r6, r2
 800d008:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d00c:	d005      	beq.n	800d01a <__cvt+0x42>
 800d00e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800d012:	d100      	bne.n	800d016 <__cvt+0x3e>
 800d014:	3401      	adds	r4, #1
 800d016:	2102      	movs	r1, #2
 800d018:	e000      	b.n	800d01c <__cvt+0x44>
 800d01a:	2103      	movs	r1, #3
 800d01c:	ab03      	add	r3, sp, #12
 800d01e:	9301      	str	r3, [sp, #4]
 800d020:	ab02      	add	r3, sp, #8
 800d022:	9300      	str	r3, [sp, #0]
 800d024:	ec47 6b10 	vmov	d0, r6, r7
 800d028:	4653      	mov	r3, sl
 800d02a:	4622      	mov	r2, r4
 800d02c:	f000 ff88 	bl	800df40 <_dtoa_r>
 800d030:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800d034:	4605      	mov	r5, r0
 800d036:	d119      	bne.n	800d06c <__cvt+0x94>
 800d038:	f019 0f01 	tst.w	r9, #1
 800d03c:	d00e      	beq.n	800d05c <__cvt+0x84>
 800d03e:	eb00 0904 	add.w	r9, r0, r4
 800d042:	2200      	movs	r2, #0
 800d044:	2300      	movs	r3, #0
 800d046:	4630      	mov	r0, r6
 800d048:	4639      	mov	r1, r7
 800d04a:	f7f3 fd45 	bl	8000ad8 <__aeabi_dcmpeq>
 800d04e:	b108      	cbz	r0, 800d054 <__cvt+0x7c>
 800d050:	f8cd 900c 	str.w	r9, [sp, #12]
 800d054:	2230      	movs	r2, #48	@ 0x30
 800d056:	9b03      	ldr	r3, [sp, #12]
 800d058:	454b      	cmp	r3, r9
 800d05a:	d31e      	bcc.n	800d09a <__cvt+0xc2>
 800d05c:	9b03      	ldr	r3, [sp, #12]
 800d05e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800d060:	1b5b      	subs	r3, r3, r5
 800d062:	4628      	mov	r0, r5
 800d064:	6013      	str	r3, [r2, #0]
 800d066:	b004      	add	sp, #16
 800d068:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d06c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800d070:	eb00 0904 	add.w	r9, r0, r4
 800d074:	d1e5      	bne.n	800d042 <__cvt+0x6a>
 800d076:	7803      	ldrb	r3, [r0, #0]
 800d078:	2b30      	cmp	r3, #48	@ 0x30
 800d07a:	d10a      	bne.n	800d092 <__cvt+0xba>
 800d07c:	2200      	movs	r2, #0
 800d07e:	2300      	movs	r3, #0
 800d080:	4630      	mov	r0, r6
 800d082:	4639      	mov	r1, r7
 800d084:	f7f3 fd28 	bl	8000ad8 <__aeabi_dcmpeq>
 800d088:	b918      	cbnz	r0, 800d092 <__cvt+0xba>
 800d08a:	f1c4 0401 	rsb	r4, r4, #1
 800d08e:	f8ca 4000 	str.w	r4, [sl]
 800d092:	f8da 3000 	ldr.w	r3, [sl]
 800d096:	4499      	add	r9, r3
 800d098:	e7d3      	b.n	800d042 <__cvt+0x6a>
 800d09a:	1c59      	adds	r1, r3, #1
 800d09c:	9103      	str	r1, [sp, #12]
 800d09e:	701a      	strb	r2, [r3, #0]
 800d0a0:	e7d9      	b.n	800d056 <__cvt+0x7e>

0800d0a2 <__exponent>:
 800d0a2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d0a4:	2900      	cmp	r1, #0
 800d0a6:	bfba      	itte	lt
 800d0a8:	4249      	neglt	r1, r1
 800d0aa:	232d      	movlt	r3, #45	@ 0x2d
 800d0ac:	232b      	movge	r3, #43	@ 0x2b
 800d0ae:	2909      	cmp	r1, #9
 800d0b0:	7002      	strb	r2, [r0, #0]
 800d0b2:	7043      	strb	r3, [r0, #1]
 800d0b4:	dd29      	ble.n	800d10a <__exponent+0x68>
 800d0b6:	f10d 0307 	add.w	r3, sp, #7
 800d0ba:	461d      	mov	r5, r3
 800d0bc:	270a      	movs	r7, #10
 800d0be:	461a      	mov	r2, r3
 800d0c0:	fbb1 f6f7 	udiv	r6, r1, r7
 800d0c4:	fb07 1416 	mls	r4, r7, r6, r1
 800d0c8:	3430      	adds	r4, #48	@ 0x30
 800d0ca:	f802 4c01 	strb.w	r4, [r2, #-1]
 800d0ce:	460c      	mov	r4, r1
 800d0d0:	2c63      	cmp	r4, #99	@ 0x63
 800d0d2:	f103 33ff 	add.w	r3, r3, #4294967295
 800d0d6:	4631      	mov	r1, r6
 800d0d8:	dcf1      	bgt.n	800d0be <__exponent+0x1c>
 800d0da:	3130      	adds	r1, #48	@ 0x30
 800d0dc:	1e94      	subs	r4, r2, #2
 800d0de:	f803 1c01 	strb.w	r1, [r3, #-1]
 800d0e2:	1c41      	adds	r1, r0, #1
 800d0e4:	4623      	mov	r3, r4
 800d0e6:	42ab      	cmp	r3, r5
 800d0e8:	d30a      	bcc.n	800d100 <__exponent+0x5e>
 800d0ea:	f10d 0309 	add.w	r3, sp, #9
 800d0ee:	1a9b      	subs	r3, r3, r2
 800d0f0:	42ac      	cmp	r4, r5
 800d0f2:	bf88      	it	hi
 800d0f4:	2300      	movhi	r3, #0
 800d0f6:	3302      	adds	r3, #2
 800d0f8:	4403      	add	r3, r0
 800d0fa:	1a18      	subs	r0, r3, r0
 800d0fc:	b003      	add	sp, #12
 800d0fe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d100:	f813 6b01 	ldrb.w	r6, [r3], #1
 800d104:	f801 6f01 	strb.w	r6, [r1, #1]!
 800d108:	e7ed      	b.n	800d0e6 <__exponent+0x44>
 800d10a:	2330      	movs	r3, #48	@ 0x30
 800d10c:	3130      	adds	r1, #48	@ 0x30
 800d10e:	7083      	strb	r3, [r0, #2]
 800d110:	70c1      	strb	r1, [r0, #3]
 800d112:	1d03      	adds	r3, r0, #4
 800d114:	e7f1      	b.n	800d0fa <__exponent+0x58>
	...

0800d118 <_printf_float>:
 800d118:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d11c:	b08d      	sub	sp, #52	@ 0x34
 800d11e:	460c      	mov	r4, r1
 800d120:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800d124:	4616      	mov	r6, r2
 800d126:	461f      	mov	r7, r3
 800d128:	4605      	mov	r5, r0
 800d12a:	f000 fdf3 	bl	800dd14 <_localeconv_r>
 800d12e:	6803      	ldr	r3, [r0, #0]
 800d130:	9304      	str	r3, [sp, #16]
 800d132:	4618      	mov	r0, r3
 800d134:	f7f3 f8a4 	bl	8000280 <strlen>
 800d138:	2300      	movs	r3, #0
 800d13a:	930a      	str	r3, [sp, #40]	@ 0x28
 800d13c:	f8d8 3000 	ldr.w	r3, [r8]
 800d140:	9005      	str	r0, [sp, #20]
 800d142:	3307      	adds	r3, #7
 800d144:	f023 0307 	bic.w	r3, r3, #7
 800d148:	f103 0208 	add.w	r2, r3, #8
 800d14c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800d150:	f8d4 b000 	ldr.w	fp, [r4]
 800d154:	f8c8 2000 	str.w	r2, [r8]
 800d158:	e9d3 8900 	ldrd	r8, r9, [r3]
 800d15c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800d160:	9307      	str	r3, [sp, #28]
 800d162:	f8cd 8018 	str.w	r8, [sp, #24]
 800d166:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800d16a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d16e:	4b9c      	ldr	r3, [pc, #624]	@ (800d3e0 <_printf_float+0x2c8>)
 800d170:	f04f 32ff 	mov.w	r2, #4294967295
 800d174:	f7f3 fce2 	bl	8000b3c <__aeabi_dcmpun>
 800d178:	bb70      	cbnz	r0, 800d1d8 <_printf_float+0xc0>
 800d17a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800d17e:	4b98      	ldr	r3, [pc, #608]	@ (800d3e0 <_printf_float+0x2c8>)
 800d180:	f04f 32ff 	mov.w	r2, #4294967295
 800d184:	f7f3 fcbc 	bl	8000b00 <__aeabi_dcmple>
 800d188:	bb30      	cbnz	r0, 800d1d8 <_printf_float+0xc0>
 800d18a:	2200      	movs	r2, #0
 800d18c:	2300      	movs	r3, #0
 800d18e:	4640      	mov	r0, r8
 800d190:	4649      	mov	r1, r9
 800d192:	f7f3 fcab 	bl	8000aec <__aeabi_dcmplt>
 800d196:	b110      	cbz	r0, 800d19e <_printf_float+0x86>
 800d198:	232d      	movs	r3, #45	@ 0x2d
 800d19a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d19e:	4a91      	ldr	r2, [pc, #580]	@ (800d3e4 <_printf_float+0x2cc>)
 800d1a0:	4b91      	ldr	r3, [pc, #580]	@ (800d3e8 <_printf_float+0x2d0>)
 800d1a2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800d1a6:	bf8c      	ite	hi
 800d1a8:	4690      	movhi	r8, r2
 800d1aa:	4698      	movls	r8, r3
 800d1ac:	2303      	movs	r3, #3
 800d1ae:	6123      	str	r3, [r4, #16]
 800d1b0:	f02b 0304 	bic.w	r3, fp, #4
 800d1b4:	6023      	str	r3, [r4, #0]
 800d1b6:	f04f 0900 	mov.w	r9, #0
 800d1ba:	9700      	str	r7, [sp, #0]
 800d1bc:	4633      	mov	r3, r6
 800d1be:	aa0b      	add	r2, sp, #44	@ 0x2c
 800d1c0:	4621      	mov	r1, r4
 800d1c2:	4628      	mov	r0, r5
 800d1c4:	f000 f9d2 	bl	800d56c <_printf_common>
 800d1c8:	3001      	adds	r0, #1
 800d1ca:	f040 808d 	bne.w	800d2e8 <_printf_float+0x1d0>
 800d1ce:	f04f 30ff 	mov.w	r0, #4294967295
 800d1d2:	b00d      	add	sp, #52	@ 0x34
 800d1d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d1d8:	4642      	mov	r2, r8
 800d1da:	464b      	mov	r3, r9
 800d1dc:	4640      	mov	r0, r8
 800d1de:	4649      	mov	r1, r9
 800d1e0:	f7f3 fcac 	bl	8000b3c <__aeabi_dcmpun>
 800d1e4:	b140      	cbz	r0, 800d1f8 <_printf_float+0xe0>
 800d1e6:	464b      	mov	r3, r9
 800d1e8:	2b00      	cmp	r3, #0
 800d1ea:	bfbc      	itt	lt
 800d1ec:	232d      	movlt	r3, #45	@ 0x2d
 800d1ee:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800d1f2:	4a7e      	ldr	r2, [pc, #504]	@ (800d3ec <_printf_float+0x2d4>)
 800d1f4:	4b7e      	ldr	r3, [pc, #504]	@ (800d3f0 <_printf_float+0x2d8>)
 800d1f6:	e7d4      	b.n	800d1a2 <_printf_float+0x8a>
 800d1f8:	6863      	ldr	r3, [r4, #4]
 800d1fa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800d1fe:	9206      	str	r2, [sp, #24]
 800d200:	1c5a      	adds	r2, r3, #1
 800d202:	d13b      	bne.n	800d27c <_printf_float+0x164>
 800d204:	2306      	movs	r3, #6
 800d206:	6063      	str	r3, [r4, #4]
 800d208:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800d20c:	2300      	movs	r3, #0
 800d20e:	6022      	str	r2, [r4, #0]
 800d210:	9303      	str	r3, [sp, #12]
 800d212:	ab0a      	add	r3, sp, #40	@ 0x28
 800d214:	e9cd a301 	strd	sl, r3, [sp, #4]
 800d218:	ab09      	add	r3, sp, #36	@ 0x24
 800d21a:	9300      	str	r3, [sp, #0]
 800d21c:	6861      	ldr	r1, [r4, #4]
 800d21e:	ec49 8b10 	vmov	d0, r8, r9
 800d222:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800d226:	4628      	mov	r0, r5
 800d228:	f7ff fed6 	bl	800cfd8 <__cvt>
 800d22c:	9b06      	ldr	r3, [sp, #24]
 800d22e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d230:	2b47      	cmp	r3, #71	@ 0x47
 800d232:	4680      	mov	r8, r0
 800d234:	d129      	bne.n	800d28a <_printf_float+0x172>
 800d236:	1cc8      	adds	r0, r1, #3
 800d238:	db02      	blt.n	800d240 <_printf_float+0x128>
 800d23a:	6863      	ldr	r3, [r4, #4]
 800d23c:	4299      	cmp	r1, r3
 800d23e:	dd41      	ble.n	800d2c4 <_printf_float+0x1ac>
 800d240:	f1aa 0a02 	sub.w	sl, sl, #2
 800d244:	fa5f fa8a 	uxtb.w	sl, sl
 800d248:	3901      	subs	r1, #1
 800d24a:	4652      	mov	r2, sl
 800d24c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800d250:	9109      	str	r1, [sp, #36]	@ 0x24
 800d252:	f7ff ff26 	bl	800d0a2 <__exponent>
 800d256:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800d258:	1813      	adds	r3, r2, r0
 800d25a:	2a01      	cmp	r2, #1
 800d25c:	4681      	mov	r9, r0
 800d25e:	6123      	str	r3, [r4, #16]
 800d260:	dc02      	bgt.n	800d268 <_printf_float+0x150>
 800d262:	6822      	ldr	r2, [r4, #0]
 800d264:	07d2      	lsls	r2, r2, #31
 800d266:	d501      	bpl.n	800d26c <_printf_float+0x154>
 800d268:	3301      	adds	r3, #1
 800d26a:	6123      	str	r3, [r4, #16]
 800d26c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800d270:	2b00      	cmp	r3, #0
 800d272:	d0a2      	beq.n	800d1ba <_printf_float+0xa2>
 800d274:	232d      	movs	r3, #45	@ 0x2d
 800d276:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d27a:	e79e      	b.n	800d1ba <_printf_float+0xa2>
 800d27c:	9a06      	ldr	r2, [sp, #24]
 800d27e:	2a47      	cmp	r2, #71	@ 0x47
 800d280:	d1c2      	bne.n	800d208 <_printf_float+0xf0>
 800d282:	2b00      	cmp	r3, #0
 800d284:	d1c0      	bne.n	800d208 <_printf_float+0xf0>
 800d286:	2301      	movs	r3, #1
 800d288:	e7bd      	b.n	800d206 <_printf_float+0xee>
 800d28a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d28e:	d9db      	bls.n	800d248 <_printf_float+0x130>
 800d290:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800d294:	d118      	bne.n	800d2c8 <_printf_float+0x1b0>
 800d296:	2900      	cmp	r1, #0
 800d298:	6863      	ldr	r3, [r4, #4]
 800d29a:	dd0b      	ble.n	800d2b4 <_printf_float+0x19c>
 800d29c:	6121      	str	r1, [r4, #16]
 800d29e:	b913      	cbnz	r3, 800d2a6 <_printf_float+0x18e>
 800d2a0:	6822      	ldr	r2, [r4, #0]
 800d2a2:	07d0      	lsls	r0, r2, #31
 800d2a4:	d502      	bpl.n	800d2ac <_printf_float+0x194>
 800d2a6:	3301      	adds	r3, #1
 800d2a8:	440b      	add	r3, r1
 800d2aa:	6123      	str	r3, [r4, #16]
 800d2ac:	65a1      	str	r1, [r4, #88]	@ 0x58
 800d2ae:	f04f 0900 	mov.w	r9, #0
 800d2b2:	e7db      	b.n	800d26c <_printf_float+0x154>
 800d2b4:	b913      	cbnz	r3, 800d2bc <_printf_float+0x1a4>
 800d2b6:	6822      	ldr	r2, [r4, #0]
 800d2b8:	07d2      	lsls	r2, r2, #31
 800d2ba:	d501      	bpl.n	800d2c0 <_printf_float+0x1a8>
 800d2bc:	3302      	adds	r3, #2
 800d2be:	e7f4      	b.n	800d2aa <_printf_float+0x192>
 800d2c0:	2301      	movs	r3, #1
 800d2c2:	e7f2      	b.n	800d2aa <_printf_float+0x192>
 800d2c4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800d2c8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d2ca:	4299      	cmp	r1, r3
 800d2cc:	db05      	blt.n	800d2da <_printf_float+0x1c2>
 800d2ce:	6823      	ldr	r3, [r4, #0]
 800d2d0:	6121      	str	r1, [r4, #16]
 800d2d2:	07d8      	lsls	r0, r3, #31
 800d2d4:	d5ea      	bpl.n	800d2ac <_printf_float+0x194>
 800d2d6:	1c4b      	adds	r3, r1, #1
 800d2d8:	e7e7      	b.n	800d2aa <_printf_float+0x192>
 800d2da:	2900      	cmp	r1, #0
 800d2dc:	bfd4      	ite	le
 800d2de:	f1c1 0202 	rsble	r2, r1, #2
 800d2e2:	2201      	movgt	r2, #1
 800d2e4:	4413      	add	r3, r2
 800d2e6:	e7e0      	b.n	800d2aa <_printf_float+0x192>
 800d2e8:	6823      	ldr	r3, [r4, #0]
 800d2ea:	055a      	lsls	r2, r3, #21
 800d2ec:	d407      	bmi.n	800d2fe <_printf_float+0x1e6>
 800d2ee:	6923      	ldr	r3, [r4, #16]
 800d2f0:	4642      	mov	r2, r8
 800d2f2:	4631      	mov	r1, r6
 800d2f4:	4628      	mov	r0, r5
 800d2f6:	47b8      	blx	r7
 800d2f8:	3001      	adds	r0, #1
 800d2fa:	d12b      	bne.n	800d354 <_printf_float+0x23c>
 800d2fc:	e767      	b.n	800d1ce <_printf_float+0xb6>
 800d2fe:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800d302:	f240 80dd 	bls.w	800d4c0 <_printf_float+0x3a8>
 800d306:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d30a:	2200      	movs	r2, #0
 800d30c:	2300      	movs	r3, #0
 800d30e:	f7f3 fbe3 	bl	8000ad8 <__aeabi_dcmpeq>
 800d312:	2800      	cmp	r0, #0
 800d314:	d033      	beq.n	800d37e <_printf_float+0x266>
 800d316:	4a37      	ldr	r2, [pc, #220]	@ (800d3f4 <_printf_float+0x2dc>)
 800d318:	2301      	movs	r3, #1
 800d31a:	4631      	mov	r1, r6
 800d31c:	4628      	mov	r0, r5
 800d31e:	47b8      	blx	r7
 800d320:	3001      	adds	r0, #1
 800d322:	f43f af54 	beq.w	800d1ce <_printf_float+0xb6>
 800d326:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800d32a:	4543      	cmp	r3, r8
 800d32c:	db02      	blt.n	800d334 <_printf_float+0x21c>
 800d32e:	6823      	ldr	r3, [r4, #0]
 800d330:	07d8      	lsls	r0, r3, #31
 800d332:	d50f      	bpl.n	800d354 <_printf_float+0x23c>
 800d334:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d338:	4631      	mov	r1, r6
 800d33a:	4628      	mov	r0, r5
 800d33c:	47b8      	blx	r7
 800d33e:	3001      	adds	r0, #1
 800d340:	f43f af45 	beq.w	800d1ce <_printf_float+0xb6>
 800d344:	f04f 0900 	mov.w	r9, #0
 800d348:	f108 38ff 	add.w	r8, r8, #4294967295
 800d34c:	f104 0a1a 	add.w	sl, r4, #26
 800d350:	45c8      	cmp	r8, r9
 800d352:	dc09      	bgt.n	800d368 <_printf_float+0x250>
 800d354:	6823      	ldr	r3, [r4, #0]
 800d356:	079b      	lsls	r3, r3, #30
 800d358:	f100 8103 	bmi.w	800d562 <_printf_float+0x44a>
 800d35c:	68e0      	ldr	r0, [r4, #12]
 800d35e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d360:	4298      	cmp	r0, r3
 800d362:	bfb8      	it	lt
 800d364:	4618      	movlt	r0, r3
 800d366:	e734      	b.n	800d1d2 <_printf_float+0xba>
 800d368:	2301      	movs	r3, #1
 800d36a:	4652      	mov	r2, sl
 800d36c:	4631      	mov	r1, r6
 800d36e:	4628      	mov	r0, r5
 800d370:	47b8      	blx	r7
 800d372:	3001      	adds	r0, #1
 800d374:	f43f af2b 	beq.w	800d1ce <_printf_float+0xb6>
 800d378:	f109 0901 	add.w	r9, r9, #1
 800d37c:	e7e8      	b.n	800d350 <_printf_float+0x238>
 800d37e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d380:	2b00      	cmp	r3, #0
 800d382:	dc39      	bgt.n	800d3f8 <_printf_float+0x2e0>
 800d384:	4a1b      	ldr	r2, [pc, #108]	@ (800d3f4 <_printf_float+0x2dc>)
 800d386:	2301      	movs	r3, #1
 800d388:	4631      	mov	r1, r6
 800d38a:	4628      	mov	r0, r5
 800d38c:	47b8      	blx	r7
 800d38e:	3001      	adds	r0, #1
 800d390:	f43f af1d 	beq.w	800d1ce <_printf_float+0xb6>
 800d394:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800d398:	ea59 0303 	orrs.w	r3, r9, r3
 800d39c:	d102      	bne.n	800d3a4 <_printf_float+0x28c>
 800d39e:	6823      	ldr	r3, [r4, #0]
 800d3a0:	07d9      	lsls	r1, r3, #31
 800d3a2:	d5d7      	bpl.n	800d354 <_printf_float+0x23c>
 800d3a4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d3a8:	4631      	mov	r1, r6
 800d3aa:	4628      	mov	r0, r5
 800d3ac:	47b8      	blx	r7
 800d3ae:	3001      	adds	r0, #1
 800d3b0:	f43f af0d 	beq.w	800d1ce <_printf_float+0xb6>
 800d3b4:	f04f 0a00 	mov.w	sl, #0
 800d3b8:	f104 0b1a 	add.w	fp, r4, #26
 800d3bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d3be:	425b      	negs	r3, r3
 800d3c0:	4553      	cmp	r3, sl
 800d3c2:	dc01      	bgt.n	800d3c8 <_printf_float+0x2b0>
 800d3c4:	464b      	mov	r3, r9
 800d3c6:	e793      	b.n	800d2f0 <_printf_float+0x1d8>
 800d3c8:	2301      	movs	r3, #1
 800d3ca:	465a      	mov	r2, fp
 800d3cc:	4631      	mov	r1, r6
 800d3ce:	4628      	mov	r0, r5
 800d3d0:	47b8      	blx	r7
 800d3d2:	3001      	adds	r0, #1
 800d3d4:	f43f aefb 	beq.w	800d1ce <_printf_float+0xb6>
 800d3d8:	f10a 0a01 	add.w	sl, sl, #1
 800d3dc:	e7ee      	b.n	800d3bc <_printf_float+0x2a4>
 800d3de:	bf00      	nop
 800d3e0:	7fefffff 	.word	0x7fefffff
 800d3e4:	08011546 	.word	0x08011546
 800d3e8:	08011542 	.word	0x08011542
 800d3ec:	0801154e 	.word	0x0801154e
 800d3f0:	0801154a 	.word	0x0801154a
 800d3f4:	08011552 	.word	0x08011552
 800d3f8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d3fa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d3fe:	4553      	cmp	r3, sl
 800d400:	bfa8      	it	ge
 800d402:	4653      	movge	r3, sl
 800d404:	2b00      	cmp	r3, #0
 800d406:	4699      	mov	r9, r3
 800d408:	dc36      	bgt.n	800d478 <_printf_float+0x360>
 800d40a:	f04f 0b00 	mov.w	fp, #0
 800d40e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d412:	f104 021a 	add.w	r2, r4, #26
 800d416:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800d418:	9306      	str	r3, [sp, #24]
 800d41a:	eba3 0309 	sub.w	r3, r3, r9
 800d41e:	455b      	cmp	r3, fp
 800d420:	dc31      	bgt.n	800d486 <_printf_float+0x36e>
 800d422:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d424:	459a      	cmp	sl, r3
 800d426:	dc3a      	bgt.n	800d49e <_printf_float+0x386>
 800d428:	6823      	ldr	r3, [r4, #0]
 800d42a:	07da      	lsls	r2, r3, #31
 800d42c:	d437      	bmi.n	800d49e <_printf_float+0x386>
 800d42e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d430:	ebaa 0903 	sub.w	r9, sl, r3
 800d434:	9b06      	ldr	r3, [sp, #24]
 800d436:	ebaa 0303 	sub.w	r3, sl, r3
 800d43a:	4599      	cmp	r9, r3
 800d43c:	bfa8      	it	ge
 800d43e:	4699      	movge	r9, r3
 800d440:	f1b9 0f00 	cmp.w	r9, #0
 800d444:	dc33      	bgt.n	800d4ae <_printf_float+0x396>
 800d446:	f04f 0800 	mov.w	r8, #0
 800d44a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800d44e:	f104 0b1a 	add.w	fp, r4, #26
 800d452:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d454:	ebaa 0303 	sub.w	r3, sl, r3
 800d458:	eba3 0309 	sub.w	r3, r3, r9
 800d45c:	4543      	cmp	r3, r8
 800d45e:	f77f af79 	ble.w	800d354 <_printf_float+0x23c>
 800d462:	2301      	movs	r3, #1
 800d464:	465a      	mov	r2, fp
 800d466:	4631      	mov	r1, r6
 800d468:	4628      	mov	r0, r5
 800d46a:	47b8      	blx	r7
 800d46c:	3001      	adds	r0, #1
 800d46e:	f43f aeae 	beq.w	800d1ce <_printf_float+0xb6>
 800d472:	f108 0801 	add.w	r8, r8, #1
 800d476:	e7ec      	b.n	800d452 <_printf_float+0x33a>
 800d478:	4642      	mov	r2, r8
 800d47a:	4631      	mov	r1, r6
 800d47c:	4628      	mov	r0, r5
 800d47e:	47b8      	blx	r7
 800d480:	3001      	adds	r0, #1
 800d482:	d1c2      	bne.n	800d40a <_printf_float+0x2f2>
 800d484:	e6a3      	b.n	800d1ce <_printf_float+0xb6>
 800d486:	2301      	movs	r3, #1
 800d488:	4631      	mov	r1, r6
 800d48a:	4628      	mov	r0, r5
 800d48c:	9206      	str	r2, [sp, #24]
 800d48e:	47b8      	blx	r7
 800d490:	3001      	adds	r0, #1
 800d492:	f43f ae9c 	beq.w	800d1ce <_printf_float+0xb6>
 800d496:	9a06      	ldr	r2, [sp, #24]
 800d498:	f10b 0b01 	add.w	fp, fp, #1
 800d49c:	e7bb      	b.n	800d416 <_printf_float+0x2fe>
 800d49e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4a2:	4631      	mov	r1, r6
 800d4a4:	4628      	mov	r0, r5
 800d4a6:	47b8      	blx	r7
 800d4a8:	3001      	adds	r0, #1
 800d4aa:	d1c0      	bne.n	800d42e <_printf_float+0x316>
 800d4ac:	e68f      	b.n	800d1ce <_printf_float+0xb6>
 800d4ae:	9a06      	ldr	r2, [sp, #24]
 800d4b0:	464b      	mov	r3, r9
 800d4b2:	4442      	add	r2, r8
 800d4b4:	4631      	mov	r1, r6
 800d4b6:	4628      	mov	r0, r5
 800d4b8:	47b8      	blx	r7
 800d4ba:	3001      	adds	r0, #1
 800d4bc:	d1c3      	bne.n	800d446 <_printf_float+0x32e>
 800d4be:	e686      	b.n	800d1ce <_printf_float+0xb6>
 800d4c0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800d4c4:	f1ba 0f01 	cmp.w	sl, #1
 800d4c8:	dc01      	bgt.n	800d4ce <_printf_float+0x3b6>
 800d4ca:	07db      	lsls	r3, r3, #31
 800d4cc:	d536      	bpl.n	800d53c <_printf_float+0x424>
 800d4ce:	2301      	movs	r3, #1
 800d4d0:	4642      	mov	r2, r8
 800d4d2:	4631      	mov	r1, r6
 800d4d4:	4628      	mov	r0, r5
 800d4d6:	47b8      	blx	r7
 800d4d8:	3001      	adds	r0, #1
 800d4da:	f43f ae78 	beq.w	800d1ce <_printf_float+0xb6>
 800d4de:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800d4e2:	4631      	mov	r1, r6
 800d4e4:	4628      	mov	r0, r5
 800d4e6:	47b8      	blx	r7
 800d4e8:	3001      	adds	r0, #1
 800d4ea:	f43f ae70 	beq.w	800d1ce <_printf_float+0xb6>
 800d4ee:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800d4f2:	2200      	movs	r2, #0
 800d4f4:	2300      	movs	r3, #0
 800d4f6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d4fa:	f7f3 faed 	bl	8000ad8 <__aeabi_dcmpeq>
 800d4fe:	b9c0      	cbnz	r0, 800d532 <_printf_float+0x41a>
 800d500:	4653      	mov	r3, sl
 800d502:	f108 0201 	add.w	r2, r8, #1
 800d506:	4631      	mov	r1, r6
 800d508:	4628      	mov	r0, r5
 800d50a:	47b8      	blx	r7
 800d50c:	3001      	adds	r0, #1
 800d50e:	d10c      	bne.n	800d52a <_printf_float+0x412>
 800d510:	e65d      	b.n	800d1ce <_printf_float+0xb6>
 800d512:	2301      	movs	r3, #1
 800d514:	465a      	mov	r2, fp
 800d516:	4631      	mov	r1, r6
 800d518:	4628      	mov	r0, r5
 800d51a:	47b8      	blx	r7
 800d51c:	3001      	adds	r0, #1
 800d51e:	f43f ae56 	beq.w	800d1ce <_printf_float+0xb6>
 800d522:	f108 0801 	add.w	r8, r8, #1
 800d526:	45d0      	cmp	r8, sl
 800d528:	dbf3      	blt.n	800d512 <_printf_float+0x3fa>
 800d52a:	464b      	mov	r3, r9
 800d52c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800d530:	e6df      	b.n	800d2f2 <_printf_float+0x1da>
 800d532:	f04f 0800 	mov.w	r8, #0
 800d536:	f104 0b1a 	add.w	fp, r4, #26
 800d53a:	e7f4      	b.n	800d526 <_printf_float+0x40e>
 800d53c:	2301      	movs	r3, #1
 800d53e:	4642      	mov	r2, r8
 800d540:	e7e1      	b.n	800d506 <_printf_float+0x3ee>
 800d542:	2301      	movs	r3, #1
 800d544:	464a      	mov	r2, r9
 800d546:	4631      	mov	r1, r6
 800d548:	4628      	mov	r0, r5
 800d54a:	47b8      	blx	r7
 800d54c:	3001      	adds	r0, #1
 800d54e:	f43f ae3e 	beq.w	800d1ce <_printf_float+0xb6>
 800d552:	f108 0801 	add.w	r8, r8, #1
 800d556:	68e3      	ldr	r3, [r4, #12]
 800d558:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d55a:	1a5b      	subs	r3, r3, r1
 800d55c:	4543      	cmp	r3, r8
 800d55e:	dcf0      	bgt.n	800d542 <_printf_float+0x42a>
 800d560:	e6fc      	b.n	800d35c <_printf_float+0x244>
 800d562:	f04f 0800 	mov.w	r8, #0
 800d566:	f104 0919 	add.w	r9, r4, #25
 800d56a:	e7f4      	b.n	800d556 <_printf_float+0x43e>

0800d56c <_printf_common>:
 800d56c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d570:	4616      	mov	r6, r2
 800d572:	4698      	mov	r8, r3
 800d574:	688a      	ldr	r2, [r1, #8]
 800d576:	690b      	ldr	r3, [r1, #16]
 800d578:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800d57c:	4293      	cmp	r3, r2
 800d57e:	bfb8      	it	lt
 800d580:	4613      	movlt	r3, r2
 800d582:	6033      	str	r3, [r6, #0]
 800d584:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800d588:	4607      	mov	r7, r0
 800d58a:	460c      	mov	r4, r1
 800d58c:	b10a      	cbz	r2, 800d592 <_printf_common+0x26>
 800d58e:	3301      	adds	r3, #1
 800d590:	6033      	str	r3, [r6, #0]
 800d592:	6823      	ldr	r3, [r4, #0]
 800d594:	0699      	lsls	r1, r3, #26
 800d596:	bf42      	ittt	mi
 800d598:	6833      	ldrmi	r3, [r6, #0]
 800d59a:	3302      	addmi	r3, #2
 800d59c:	6033      	strmi	r3, [r6, #0]
 800d59e:	6825      	ldr	r5, [r4, #0]
 800d5a0:	f015 0506 	ands.w	r5, r5, #6
 800d5a4:	d106      	bne.n	800d5b4 <_printf_common+0x48>
 800d5a6:	f104 0a19 	add.w	sl, r4, #25
 800d5aa:	68e3      	ldr	r3, [r4, #12]
 800d5ac:	6832      	ldr	r2, [r6, #0]
 800d5ae:	1a9b      	subs	r3, r3, r2
 800d5b0:	42ab      	cmp	r3, r5
 800d5b2:	dc26      	bgt.n	800d602 <_printf_common+0x96>
 800d5b4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800d5b8:	6822      	ldr	r2, [r4, #0]
 800d5ba:	3b00      	subs	r3, #0
 800d5bc:	bf18      	it	ne
 800d5be:	2301      	movne	r3, #1
 800d5c0:	0692      	lsls	r2, r2, #26
 800d5c2:	d42b      	bmi.n	800d61c <_printf_common+0xb0>
 800d5c4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800d5c8:	4641      	mov	r1, r8
 800d5ca:	4638      	mov	r0, r7
 800d5cc:	47c8      	blx	r9
 800d5ce:	3001      	adds	r0, #1
 800d5d0:	d01e      	beq.n	800d610 <_printf_common+0xa4>
 800d5d2:	6823      	ldr	r3, [r4, #0]
 800d5d4:	6922      	ldr	r2, [r4, #16]
 800d5d6:	f003 0306 	and.w	r3, r3, #6
 800d5da:	2b04      	cmp	r3, #4
 800d5dc:	bf02      	ittt	eq
 800d5de:	68e5      	ldreq	r5, [r4, #12]
 800d5e0:	6833      	ldreq	r3, [r6, #0]
 800d5e2:	1aed      	subeq	r5, r5, r3
 800d5e4:	68a3      	ldr	r3, [r4, #8]
 800d5e6:	bf0c      	ite	eq
 800d5e8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800d5ec:	2500      	movne	r5, #0
 800d5ee:	4293      	cmp	r3, r2
 800d5f0:	bfc4      	itt	gt
 800d5f2:	1a9b      	subgt	r3, r3, r2
 800d5f4:	18ed      	addgt	r5, r5, r3
 800d5f6:	2600      	movs	r6, #0
 800d5f8:	341a      	adds	r4, #26
 800d5fa:	42b5      	cmp	r5, r6
 800d5fc:	d11a      	bne.n	800d634 <_printf_common+0xc8>
 800d5fe:	2000      	movs	r0, #0
 800d600:	e008      	b.n	800d614 <_printf_common+0xa8>
 800d602:	2301      	movs	r3, #1
 800d604:	4652      	mov	r2, sl
 800d606:	4641      	mov	r1, r8
 800d608:	4638      	mov	r0, r7
 800d60a:	47c8      	blx	r9
 800d60c:	3001      	adds	r0, #1
 800d60e:	d103      	bne.n	800d618 <_printf_common+0xac>
 800d610:	f04f 30ff 	mov.w	r0, #4294967295
 800d614:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d618:	3501      	adds	r5, #1
 800d61a:	e7c6      	b.n	800d5aa <_printf_common+0x3e>
 800d61c:	18e1      	adds	r1, r4, r3
 800d61e:	1c5a      	adds	r2, r3, #1
 800d620:	2030      	movs	r0, #48	@ 0x30
 800d622:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800d626:	4422      	add	r2, r4
 800d628:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800d62c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800d630:	3302      	adds	r3, #2
 800d632:	e7c7      	b.n	800d5c4 <_printf_common+0x58>
 800d634:	2301      	movs	r3, #1
 800d636:	4622      	mov	r2, r4
 800d638:	4641      	mov	r1, r8
 800d63a:	4638      	mov	r0, r7
 800d63c:	47c8      	blx	r9
 800d63e:	3001      	adds	r0, #1
 800d640:	d0e6      	beq.n	800d610 <_printf_common+0xa4>
 800d642:	3601      	adds	r6, #1
 800d644:	e7d9      	b.n	800d5fa <_printf_common+0x8e>
	...

0800d648 <_printf_i>:
 800d648:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800d64c:	7e0f      	ldrb	r7, [r1, #24]
 800d64e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800d650:	2f78      	cmp	r7, #120	@ 0x78
 800d652:	4691      	mov	r9, r2
 800d654:	4680      	mov	r8, r0
 800d656:	460c      	mov	r4, r1
 800d658:	469a      	mov	sl, r3
 800d65a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800d65e:	d807      	bhi.n	800d670 <_printf_i+0x28>
 800d660:	2f62      	cmp	r7, #98	@ 0x62
 800d662:	d80a      	bhi.n	800d67a <_printf_i+0x32>
 800d664:	2f00      	cmp	r7, #0
 800d666:	f000 80d1 	beq.w	800d80c <_printf_i+0x1c4>
 800d66a:	2f58      	cmp	r7, #88	@ 0x58
 800d66c:	f000 80b8 	beq.w	800d7e0 <_printf_i+0x198>
 800d670:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d674:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800d678:	e03a      	b.n	800d6f0 <_printf_i+0xa8>
 800d67a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800d67e:	2b15      	cmp	r3, #21
 800d680:	d8f6      	bhi.n	800d670 <_printf_i+0x28>
 800d682:	a101      	add	r1, pc, #4	@ (adr r1, 800d688 <_printf_i+0x40>)
 800d684:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800d688:	0800d6e1 	.word	0x0800d6e1
 800d68c:	0800d6f5 	.word	0x0800d6f5
 800d690:	0800d671 	.word	0x0800d671
 800d694:	0800d671 	.word	0x0800d671
 800d698:	0800d671 	.word	0x0800d671
 800d69c:	0800d671 	.word	0x0800d671
 800d6a0:	0800d6f5 	.word	0x0800d6f5
 800d6a4:	0800d671 	.word	0x0800d671
 800d6a8:	0800d671 	.word	0x0800d671
 800d6ac:	0800d671 	.word	0x0800d671
 800d6b0:	0800d671 	.word	0x0800d671
 800d6b4:	0800d7f3 	.word	0x0800d7f3
 800d6b8:	0800d71f 	.word	0x0800d71f
 800d6bc:	0800d7ad 	.word	0x0800d7ad
 800d6c0:	0800d671 	.word	0x0800d671
 800d6c4:	0800d671 	.word	0x0800d671
 800d6c8:	0800d815 	.word	0x0800d815
 800d6cc:	0800d671 	.word	0x0800d671
 800d6d0:	0800d71f 	.word	0x0800d71f
 800d6d4:	0800d671 	.word	0x0800d671
 800d6d8:	0800d671 	.word	0x0800d671
 800d6dc:	0800d7b5 	.word	0x0800d7b5
 800d6e0:	6833      	ldr	r3, [r6, #0]
 800d6e2:	1d1a      	adds	r2, r3, #4
 800d6e4:	681b      	ldr	r3, [r3, #0]
 800d6e6:	6032      	str	r2, [r6, #0]
 800d6e8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800d6ec:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800d6f0:	2301      	movs	r3, #1
 800d6f2:	e09c      	b.n	800d82e <_printf_i+0x1e6>
 800d6f4:	6833      	ldr	r3, [r6, #0]
 800d6f6:	6820      	ldr	r0, [r4, #0]
 800d6f8:	1d19      	adds	r1, r3, #4
 800d6fa:	6031      	str	r1, [r6, #0]
 800d6fc:	0606      	lsls	r6, r0, #24
 800d6fe:	d501      	bpl.n	800d704 <_printf_i+0xbc>
 800d700:	681d      	ldr	r5, [r3, #0]
 800d702:	e003      	b.n	800d70c <_printf_i+0xc4>
 800d704:	0645      	lsls	r5, r0, #25
 800d706:	d5fb      	bpl.n	800d700 <_printf_i+0xb8>
 800d708:	f9b3 5000 	ldrsh.w	r5, [r3]
 800d70c:	2d00      	cmp	r5, #0
 800d70e:	da03      	bge.n	800d718 <_printf_i+0xd0>
 800d710:	232d      	movs	r3, #45	@ 0x2d
 800d712:	426d      	negs	r5, r5
 800d714:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d718:	4858      	ldr	r0, [pc, #352]	@ (800d87c <_printf_i+0x234>)
 800d71a:	230a      	movs	r3, #10
 800d71c:	e011      	b.n	800d742 <_printf_i+0xfa>
 800d71e:	6821      	ldr	r1, [r4, #0]
 800d720:	6833      	ldr	r3, [r6, #0]
 800d722:	0608      	lsls	r0, r1, #24
 800d724:	f853 5b04 	ldr.w	r5, [r3], #4
 800d728:	d402      	bmi.n	800d730 <_printf_i+0xe8>
 800d72a:	0649      	lsls	r1, r1, #25
 800d72c:	bf48      	it	mi
 800d72e:	b2ad      	uxthmi	r5, r5
 800d730:	2f6f      	cmp	r7, #111	@ 0x6f
 800d732:	4852      	ldr	r0, [pc, #328]	@ (800d87c <_printf_i+0x234>)
 800d734:	6033      	str	r3, [r6, #0]
 800d736:	bf14      	ite	ne
 800d738:	230a      	movne	r3, #10
 800d73a:	2308      	moveq	r3, #8
 800d73c:	2100      	movs	r1, #0
 800d73e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800d742:	6866      	ldr	r6, [r4, #4]
 800d744:	60a6      	str	r6, [r4, #8]
 800d746:	2e00      	cmp	r6, #0
 800d748:	db05      	blt.n	800d756 <_printf_i+0x10e>
 800d74a:	6821      	ldr	r1, [r4, #0]
 800d74c:	432e      	orrs	r6, r5
 800d74e:	f021 0104 	bic.w	r1, r1, #4
 800d752:	6021      	str	r1, [r4, #0]
 800d754:	d04b      	beq.n	800d7ee <_printf_i+0x1a6>
 800d756:	4616      	mov	r6, r2
 800d758:	fbb5 f1f3 	udiv	r1, r5, r3
 800d75c:	fb03 5711 	mls	r7, r3, r1, r5
 800d760:	5dc7      	ldrb	r7, [r0, r7]
 800d762:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800d766:	462f      	mov	r7, r5
 800d768:	42bb      	cmp	r3, r7
 800d76a:	460d      	mov	r5, r1
 800d76c:	d9f4      	bls.n	800d758 <_printf_i+0x110>
 800d76e:	2b08      	cmp	r3, #8
 800d770:	d10b      	bne.n	800d78a <_printf_i+0x142>
 800d772:	6823      	ldr	r3, [r4, #0]
 800d774:	07df      	lsls	r7, r3, #31
 800d776:	d508      	bpl.n	800d78a <_printf_i+0x142>
 800d778:	6923      	ldr	r3, [r4, #16]
 800d77a:	6861      	ldr	r1, [r4, #4]
 800d77c:	4299      	cmp	r1, r3
 800d77e:	bfde      	ittt	le
 800d780:	2330      	movle	r3, #48	@ 0x30
 800d782:	f806 3c01 	strble.w	r3, [r6, #-1]
 800d786:	f106 36ff 	addle.w	r6, r6, #4294967295
 800d78a:	1b92      	subs	r2, r2, r6
 800d78c:	6122      	str	r2, [r4, #16]
 800d78e:	f8cd a000 	str.w	sl, [sp]
 800d792:	464b      	mov	r3, r9
 800d794:	aa03      	add	r2, sp, #12
 800d796:	4621      	mov	r1, r4
 800d798:	4640      	mov	r0, r8
 800d79a:	f7ff fee7 	bl	800d56c <_printf_common>
 800d79e:	3001      	adds	r0, #1
 800d7a0:	d14a      	bne.n	800d838 <_printf_i+0x1f0>
 800d7a2:	f04f 30ff 	mov.w	r0, #4294967295
 800d7a6:	b004      	add	sp, #16
 800d7a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d7ac:	6823      	ldr	r3, [r4, #0]
 800d7ae:	f043 0320 	orr.w	r3, r3, #32
 800d7b2:	6023      	str	r3, [r4, #0]
 800d7b4:	4832      	ldr	r0, [pc, #200]	@ (800d880 <_printf_i+0x238>)
 800d7b6:	2778      	movs	r7, #120	@ 0x78
 800d7b8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800d7bc:	6823      	ldr	r3, [r4, #0]
 800d7be:	6831      	ldr	r1, [r6, #0]
 800d7c0:	061f      	lsls	r7, r3, #24
 800d7c2:	f851 5b04 	ldr.w	r5, [r1], #4
 800d7c6:	d402      	bmi.n	800d7ce <_printf_i+0x186>
 800d7c8:	065f      	lsls	r7, r3, #25
 800d7ca:	bf48      	it	mi
 800d7cc:	b2ad      	uxthmi	r5, r5
 800d7ce:	6031      	str	r1, [r6, #0]
 800d7d0:	07d9      	lsls	r1, r3, #31
 800d7d2:	bf44      	itt	mi
 800d7d4:	f043 0320 	orrmi.w	r3, r3, #32
 800d7d8:	6023      	strmi	r3, [r4, #0]
 800d7da:	b11d      	cbz	r5, 800d7e4 <_printf_i+0x19c>
 800d7dc:	2310      	movs	r3, #16
 800d7de:	e7ad      	b.n	800d73c <_printf_i+0xf4>
 800d7e0:	4826      	ldr	r0, [pc, #152]	@ (800d87c <_printf_i+0x234>)
 800d7e2:	e7e9      	b.n	800d7b8 <_printf_i+0x170>
 800d7e4:	6823      	ldr	r3, [r4, #0]
 800d7e6:	f023 0320 	bic.w	r3, r3, #32
 800d7ea:	6023      	str	r3, [r4, #0]
 800d7ec:	e7f6      	b.n	800d7dc <_printf_i+0x194>
 800d7ee:	4616      	mov	r6, r2
 800d7f0:	e7bd      	b.n	800d76e <_printf_i+0x126>
 800d7f2:	6833      	ldr	r3, [r6, #0]
 800d7f4:	6825      	ldr	r5, [r4, #0]
 800d7f6:	6961      	ldr	r1, [r4, #20]
 800d7f8:	1d18      	adds	r0, r3, #4
 800d7fa:	6030      	str	r0, [r6, #0]
 800d7fc:	062e      	lsls	r6, r5, #24
 800d7fe:	681b      	ldr	r3, [r3, #0]
 800d800:	d501      	bpl.n	800d806 <_printf_i+0x1be>
 800d802:	6019      	str	r1, [r3, #0]
 800d804:	e002      	b.n	800d80c <_printf_i+0x1c4>
 800d806:	0668      	lsls	r0, r5, #25
 800d808:	d5fb      	bpl.n	800d802 <_printf_i+0x1ba>
 800d80a:	8019      	strh	r1, [r3, #0]
 800d80c:	2300      	movs	r3, #0
 800d80e:	6123      	str	r3, [r4, #16]
 800d810:	4616      	mov	r6, r2
 800d812:	e7bc      	b.n	800d78e <_printf_i+0x146>
 800d814:	6833      	ldr	r3, [r6, #0]
 800d816:	1d1a      	adds	r2, r3, #4
 800d818:	6032      	str	r2, [r6, #0]
 800d81a:	681e      	ldr	r6, [r3, #0]
 800d81c:	6862      	ldr	r2, [r4, #4]
 800d81e:	2100      	movs	r1, #0
 800d820:	4630      	mov	r0, r6
 800d822:	f7f2 fcdd 	bl	80001e0 <memchr>
 800d826:	b108      	cbz	r0, 800d82c <_printf_i+0x1e4>
 800d828:	1b80      	subs	r0, r0, r6
 800d82a:	6060      	str	r0, [r4, #4]
 800d82c:	6863      	ldr	r3, [r4, #4]
 800d82e:	6123      	str	r3, [r4, #16]
 800d830:	2300      	movs	r3, #0
 800d832:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800d836:	e7aa      	b.n	800d78e <_printf_i+0x146>
 800d838:	6923      	ldr	r3, [r4, #16]
 800d83a:	4632      	mov	r2, r6
 800d83c:	4649      	mov	r1, r9
 800d83e:	4640      	mov	r0, r8
 800d840:	47d0      	blx	sl
 800d842:	3001      	adds	r0, #1
 800d844:	d0ad      	beq.n	800d7a2 <_printf_i+0x15a>
 800d846:	6823      	ldr	r3, [r4, #0]
 800d848:	079b      	lsls	r3, r3, #30
 800d84a:	d413      	bmi.n	800d874 <_printf_i+0x22c>
 800d84c:	68e0      	ldr	r0, [r4, #12]
 800d84e:	9b03      	ldr	r3, [sp, #12]
 800d850:	4298      	cmp	r0, r3
 800d852:	bfb8      	it	lt
 800d854:	4618      	movlt	r0, r3
 800d856:	e7a6      	b.n	800d7a6 <_printf_i+0x15e>
 800d858:	2301      	movs	r3, #1
 800d85a:	4632      	mov	r2, r6
 800d85c:	4649      	mov	r1, r9
 800d85e:	4640      	mov	r0, r8
 800d860:	47d0      	blx	sl
 800d862:	3001      	adds	r0, #1
 800d864:	d09d      	beq.n	800d7a2 <_printf_i+0x15a>
 800d866:	3501      	adds	r5, #1
 800d868:	68e3      	ldr	r3, [r4, #12]
 800d86a:	9903      	ldr	r1, [sp, #12]
 800d86c:	1a5b      	subs	r3, r3, r1
 800d86e:	42ab      	cmp	r3, r5
 800d870:	dcf2      	bgt.n	800d858 <_printf_i+0x210>
 800d872:	e7eb      	b.n	800d84c <_printf_i+0x204>
 800d874:	2500      	movs	r5, #0
 800d876:	f104 0619 	add.w	r6, r4, #25
 800d87a:	e7f5      	b.n	800d868 <_printf_i+0x220>
 800d87c:	08011554 	.word	0x08011554
 800d880:	08011565 	.word	0x08011565

0800d884 <std>:
 800d884:	2300      	movs	r3, #0
 800d886:	b510      	push	{r4, lr}
 800d888:	4604      	mov	r4, r0
 800d88a:	e9c0 3300 	strd	r3, r3, [r0]
 800d88e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d892:	6083      	str	r3, [r0, #8]
 800d894:	8181      	strh	r1, [r0, #12]
 800d896:	6643      	str	r3, [r0, #100]	@ 0x64
 800d898:	81c2      	strh	r2, [r0, #14]
 800d89a:	6183      	str	r3, [r0, #24]
 800d89c:	4619      	mov	r1, r3
 800d89e:	2208      	movs	r2, #8
 800d8a0:	305c      	adds	r0, #92	@ 0x5c
 800d8a2:	f000 f9f9 	bl	800dc98 <memset>
 800d8a6:	4b0d      	ldr	r3, [pc, #52]	@ (800d8dc <std+0x58>)
 800d8a8:	6263      	str	r3, [r4, #36]	@ 0x24
 800d8aa:	4b0d      	ldr	r3, [pc, #52]	@ (800d8e0 <std+0x5c>)
 800d8ac:	62a3      	str	r3, [r4, #40]	@ 0x28
 800d8ae:	4b0d      	ldr	r3, [pc, #52]	@ (800d8e4 <std+0x60>)
 800d8b0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800d8b2:	4b0d      	ldr	r3, [pc, #52]	@ (800d8e8 <std+0x64>)
 800d8b4:	6323      	str	r3, [r4, #48]	@ 0x30
 800d8b6:	4b0d      	ldr	r3, [pc, #52]	@ (800d8ec <std+0x68>)
 800d8b8:	6224      	str	r4, [r4, #32]
 800d8ba:	429c      	cmp	r4, r3
 800d8bc:	d006      	beq.n	800d8cc <std+0x48>
 800d8be:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800d8c2:	4294      	cmp	r4, r2
 800d8c4:	d002      	beq.n	800d8cc <std+0x48>
 800d8c6:	33d0      	adds	r3, #208	@ 0xd0
 800d8c8:	429c      	cmp	r4, r3
 800d8ca:	d105      	bne.n	800d8d8 <std+0x54>
 800d8cc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800d8d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d8d4:	f000 ba92 	b.w	800ddfc <__retarget_lock_init_recursive>
 800d8d8:	bd10      	pop	{r4, pc}
 800d8da:	bf00      	nop
 800d8dc:	0800dae9 	.word	0x0800dae9
 800d8e0:	0800db0b 	.word	0x0800db0b
 800d8e4:	0800db43 	.word	0x0800db43
 800d8e8:	0800db67 	.word	0x0800db67
 800d8ec:	200009e4 	.word	0x200009e4

0800d8f0 <stdio_exit_handler>:
 800d8f0:	4a02      	ldr	r2, [pc, #8]	@ (800d8fc <stdio_exit_handler+0xc>)
 800d8f2:	4903      	ldr	r1, [pc, #12]	@ (800d900 <stdio_exit_handler+0x10>)
 800d8f4:	4803      	ldr	r0, [pc, #12]	@ (800d904 <stdio_exit_handler+0x14>)
 800d8f6:	f000 b869 	b.w	800d9cc <_fwalk_sglue>
 800d8fa:	bf00      	nop
 800d8fc:	200000b0 	.word	0x200000b0
 800d900:	08010071 	.word	0x08010071
 800d904:	2000022c 	.word	0x2000022c

0800d908 <cleanup_stdio>:
 800d908:	6841      	ldr	r1, [r0, #4]
 800d90a:	4b0c      	ldr	r3, [pc, #48]	@ (800d93c <cleanup_stdio+0x34>)
 800d90c:	4299      	cmp	r1, r3
 800d90e:	b510      	push	{r4, lr}
 800d910:	4604      	mov	r4, r0
 800d912:	d001      	beq.n	800d918 <cleanup_stdio+0x10>
 800d914:	f002 fbac 	bl	8010070 <_fflush_r>
 800d918:	68a1      	ldr	r1, [r4, #8]
 800d91a:	4b09      	ldr	r3, [pc, #36]	@ (800d940 <cleanup_stdio+0x38>)
 800d91c:	4299      	cmp	r1, r3
 800d91e:	d002      	beq.n	800d926 <cleanup_stdio+0x1e>
 800d920:	4620      	mov	r0, r4
 800d922:	f002 fba5 	bl	8010070 <_fflush_r>
 800d926:	68e1      	ldr	r1, [r4, #12]
 800d928:	4b06      	ldr	r3, [pc, #24]	@ (800d944 <cleanup_stdio+0x3c>)
 800d92a:	4299      	cmp	r1, r3
 800d92c:	d004      	beq.n	800d938 <cleanup_stdio+0x30>
 800d92e:	4620      	mov	r0, r4
 800d930:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d934:	f002 bb9c 	b.w	8010070 <_fflush_r>
 800d938:	bd10      	pop	{r4, pc}
 800d93a:	bf00      	nop
 800d93c:	200009e4 	.word	0x200009e4
 800d940:	20000a4c 	.word	0x20000a4c
 800d944:	20000ab4 	.word	0x20000ab4

0800d948 <global_stdio_init.part.0>:
 800d948:	b510      	push	{r4, lr}
 800d94a:	4b0b      	ldr	r3, [pc, #44]	@ (800d978 <global_stdio_init.part.0+0x30>)
 800d94c:	4c0b      	ldr	r4, [pc, #44]	@ (800d97c <global_stdio_init.part.0+0x34>)
 800d94e:	4a0c      	ldr	r2, [pc, #48]	@ (800d980 <global_stdio_init.part.0+0x38>)
 800d950:	601a      	str	r2, [r3, #0]
 800d952:	4620      	mov	r0, r4
 800d954:	2200      	movs	r2, #0
 800d956:	2104      	movs	r1, #4
 800d958:	f7ff ff94 	bl	800d884 <std>
 800d95c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800d960:	2201      	movs	r2, #1
 800d962:	2109      	movs	r1, #9
 800d964:	f7ff ff8e 	bl	800d884 <std>
 800d968:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800d96c:	2202      	movs	r2, #2
 800d96e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d972:	2112      	movs	r1, #18
 800d974:	f7ff bf86 	b.w	800d884 <std>
 800d978:	20000b1c 	.word	0x20000b1c
 800d97c:	200009e4 	.word	0x200009e4
 800d980:	0800d8f1 	.word	0x0800d8f1

0800d984 <__sfp_lock_acquire>:
 800d984:	4801      	ldr	r0, [pc, #4]	@ (800d98c <__sfp_lock_acquire+0x8>)
 800d986:	f000 ba3a 	b.w	800ddfe <__retarget_lock_acquire_recursive>
 800d98a:	bf00      	nop
 800d98c:	20000b25 	.word	0x20000b25

0800d990 <__sfp_lock_release>:
 800d990:	4801      	ldr	r0, [pc, #4]	@ (800d998 <__sfp_lock_release+0x8>)
 800d992:	f000 ba35 	b.w	800de00 <__retarget_lock_release_recursive>
 800d996:	bf00      	nop
 800d998:	20000b25 	.word	0x20000b25

0800d99c <__sinit>:
 800d99c:	b510      	push	{r4, lr}
 800d99e:	4604      	mov	r4, r0
 800d9a0:	f7ff fff0 	bl	800d984 <__sfp_lock_acquire>
 800d9a4:	6a23      	ldr	r3, [r4, #32]
 800d9a6:	b11b      	cbz	r3, 800d9b0 <__sinit+0x14>
 800d9a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800d9ac:	f7ff bff0 	b.w	800d990 <__sfp_lock_release>
 800d9b0:	4b04      	ldr	r3, [pc, #16]	@ (800d9c4 <__sinit+0x28>)
 800d9b2:	6223      	str	r3, [r4, #32]
 800d9b4:	4b04      	ldr	r3, [pc, #16]	@ (800d9c8 <__sinit+0x2c>)
 800d9b6:	681b      	ldr	r3, [r3, #0]
 800d9b8:	2b00      	cmp	r3, #0
 800d9ba:	d1f5      	bne.n	800d9a8 <__sinit+0xc>
 800d9bc:	f7ff ffc4 	bl	800d948 <global_stdio_init.part.0>
 800d9c0:	e7f2      	b.n	800d9a8 <__sinit+0xc>
 800d9c2:	bf00      	nop
 800d9c4:	0800d909 	.word	0x0800d909
 800d9c8:	20000b1c 	.word	0x20000b1c

0800d9cc <_fwalk_sglue>:
 800d9cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d9d0:	4607      	mov	r7, r0
 800d9d2:	4688      	mov	r8, r1
 800d9d4:	4614      	mov	r4, r2
 800d9d6:	2600      	movs	r6, #0
 800d9d8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800d9dc:	f1b9 0901 	subs.w	r9, r9, #1
 800d9e0:	d505      	bpl.n	800d9ee <_fwalk_sglue+0x22>
 800d9e2:	6824      	ldr	r4, [r4, #0]
 800d9e4:	2c00      	cmp	r4, #0
 800d9e6:	d1f7      	bne.n	800d9d8 <_fwalk_sglue+0xc>
 800d9e8:	4630      	mov	r0, r6
 800d9ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d9ee:	89ab      	ldrh	r3, [r5, #12]
 800d9f0:	2b01      	cmp	r3, #1
 800d9f2:	d907      	bls.n	800da04 <_fwalk_sglue+0x38>
 800d9f4:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800d9f8:	3301      	adds	r3, #1
 800d9fa:	d003      	beq.n	800da04 <_fwalk_sglue+0x38>
 800d9fc:	4629      	mov	r1, r5
 800d9fe:	4638      	mov	r0, r7
 800da00:	47c0      	blx	r8
 800da02:	4306      	orrs	r6, r0
 800da04:	3568      	adds	r5, #104	@ 0x68
 800da06:	e7e9      	b.n	800d9dc <_fwalk_sglue+0x10>

0800da08 <iprintf>:
 800da08:	b40f      	push	{r0, r1, r2, r3}
 800da0a:	b507      	push	{r0, r1, r2, lr}
 800da0c:	4906      	ldr	r1, [pc, #24]	@ (800da28 <iprintf+0x20>)
 800da0e:	ab04      	add	r3, sp, #16
 800da10:	6808      	ldr	r0, [r1, #0]
 800da12:	f853 2b04 	ldr.w	r2, [r3], #4
 800da16:	6881      	ldr	r1, [r0, #8]
 800da18:	9301      	str	r3, [sp, #4]
 800da1a:	f002 f98d 	bl	800fd38 <_vfiprintf_r>
 800da1e:	b003      	add	sp, #12
 800da20:	f85d eb04 	ldr.w	lr, [sp], #4
 800da24:	b004      	add	sp, #16
 800da26:	4770      	bx	lr
 800da28:	20000228 	.word	0x20000228

0800da2c <_puts_r>:
 800da2c:	6a03      	ldr	r3, [r0, #32]
 800da2e:	b570      	push	{r4, r5, r6, lr}
 800da30:	6884      	ldr	r4, [r0, #8]
 800da32:	4605      	mov	r5, r0
 800da34:	460e      	mov	r6, r1
 800da36:	b90b      	cbnz	r3, 800da3c <_puts_r+0x10>
 800da38:	f7ff ffb0 	bl	800d99c <__sinit>
 800da3c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da3e:	07db      	lsls	r3, r3, #31
 800da40:	d405      	bmi.n	800da4e <_puts_r+0x22>
 800da42:	89a3      	ldrh	r3, [r4, #12]
 800da44:	0598      	lsls	r0, r3, #22
 800da46:	d402      	bmi.n	800da4e <_puts_r+0x22>
 800da48:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da4a:	f000 f9d8 	bl	800ddfe <__retarget_lock_acquire_recursive>
 800da4e:	89a3      	ldrh	r3, [r4, #12]
 800da50:	0719      	lsls	r1, r3, #28
 800da52:	d502      	bpl.n	800da5a <_puts_r+0x2e>
 800da54:	6923      	ldr	r3, [r4, #16]
 800da56:	2b00      	cmp	r3, #0
 800da58:	d135      	bne.n	800dac6 <_puts_r+0x9a>
 800da5a:	4621      	mov	r1, r4
 800da5c:	4628      	mov	r0, r5
 800da5e:	f000 f8c5 	bl	800dbec <__swsetup_r>
 800da62:	b380      	cbz	r0, 800dac6 <_puts_r+0x9a>
 800da64:	f04f 35ff 	mov.w	r5, #4294967295
 800da68:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800da6a:	07da      	lsls	r2, r3, #31
 800da6c:	d405      	bmi.n	800da7a <_puts_r+0x4e>
 800da6e:	89a3      	ldrh	r3, [r4, #12]
 800da70:	059b      	lsls	r3, r3, #22
 800da72:	d402      	bmi.n	800da7a <_puts_r+0x4e>
 800da74:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800da76:	f000 f9c3 	bl	800de00 <__retarget_lock_release_recursive>
 800da7a:	4628      	mov	r0, r5
 800da7c:	bd70      	pop	{r4, r5, r6, pc}
 800da7e:	2b00      	cmp	r3, #0
 800da80:	da04      	bge.n	800da8c <_puts_r+0x60>
 800da82:	69a2      	ldr	r2, [r4, #24]
 800da84:	429a      	cmp	r2, r3
 800da86:	dc17      	bgt.n	800dab8 <_puts_r+0x8c>
 800da88:	290a      	cmp	r1, #10
 800da8a:	d015      	beq.n	800dab8 <_puts_r+0x8c>
 800da8c:	6823      	ldr	r3, [r4, #0]
 800da8e:	1c5a      	adds	r2, r3, #1
 800da90:	6022      	str	r2, [r4, #0]
 800da92:	7019      	strb	r1, [r3, #0]
 800da94:	68a3      	ldr	r3, [r4, #8]
 800da96:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800da9a:	3b01      	subs	r3, #1
 800da9c:	60a3      	str	r3, [r4, #8]
 800da9e:	2900      	cmp	r1, #0
 800daa0:	d1ed      	bne.n	800da7e <_puts_r+0x52>
 800daa2:	2b00      	cmp	r3, #0
 800daa4:	da11      	bge.n	800daca <_puts_r+0x9e>
 800daa6:	4622      	mov	r2, r4
 800daa8:	210a      	movs	r1, #10
 800daaa:	4628      	mov	r0, r5
 800daac:	f000 f85f 	bl	800db6e <__swbuf_r>
 800dab0:	3001      	adds	r0, #1
 800dab2:	d0d7      	beq.n	800da64 <_puts_r+0x38>
 800dab4:	250a      	movs	r5, #10
 800dab6:	e7d7      	b.n	800da68 <_puts_r+0x3c>
 800dab8:	4622      	mov	r2, r4
 800daba:	4628      	mov	r0, r5
 800dabc:	f000 f857 	bl	800db6e <__swbuf_r>
 800dac0:	3001      	adds	r0, #1
 800dac2:	d1e7      	bne.n	800da94 <_puts_r+0x68>
 800dac4:	e7ce      	b.n	800da64 <_puts_r+0x38>
 800dac6:	3e01      	subs	r6, #1
 800dac8:	e7e4      	b.n	800da94 <_puts_r+0x68>
 800daca:	6823      	ldr	r3, [r4, #0]
 800dacc:	1c5a      	adds	r2, r3, #1
 800dace:	6022      	str	r2, [r4, #0]
 800dad0:	220a      	movs	r2, #10
 800dad2:	701a      	strb	r2, [r3, #0]
 800dad4:	e7ee      	b.n	800dab4 <_puts_r+0x88>
	...

0800dad8 <puts>:
 800dad8:	4b02      	ldr	r3, [pc, #8]	@ (800dae4 <puts+0xc>)
 800dada:	4601      	mov	r1, r0
 800dadc:	6818      	ldr	r0, [r3, #0]
 800dade:	f7ff bfa5 	b.w	800da2c <_puts_r>
 800dae2:	bf00      	nop
 800dae4:	20000228 	.word	0x20000228

0800dae8 <__sread>:
 800dae8:	b510      	push	{r4, lr}
 800daea:	460c      	mov	r4, r1
 800daec:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800daf0:	f000 f936 	bl	800dd60 <_read_r>
 800daf4:	2800      	cmp	r0, #0
 800daf6:	bfab      	itete	ge
 800daf8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800dafa:	89a3      	ldrhlt	r3, [r4, #12]
 800dafc:	181b      	addge	r3, r3, r0
 800dafe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800db02:	bfac      	ite	ge
 800db04:	6563      	strge	r3, [r4, #84]	@ 0x54
 800db06:	81a3      	strhlt	r3, [r4, #12]
 800db08:	bd10      	pop	{r4, pc}

0800db0a <__swrite>:
 800db0a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800db0e:	461f      	mov	r7, r3
 800db10:	898b      	ldrh	r3, [r1, #12]
 800db12:	05db      	lsls	r3, r3, #23
 800db14:	4605      	mov	r5, r0
 800db16:	460c      	mov	r4, r1
 800db18:	4616      	mov	r6, r2
 800db1a:	d505      	bpl.n	800db28 <__swrite+0x1e>
 800db1c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db20:	2302      	movs	r3, #2
 800db22:	2200      	movs	r2, #0
 800db24:	f000 f90a 	bl	800dd3c <_lseek_r>
 800db28:	89a3      	ldrh	r3, [r4, #12]
 800db2a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800db2e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800db32:	81a3      	strh	r3, [r4, #12]
 800db34:	4632      	mov	r2, r6
 800db36:	463b      	mov	r3, r7
 800db38:	4628      	mov	r0, r5
 800db3a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db3e:	f000 b921 	b.w	800dd84 <_write_r>

0800db42 <__sseek>:
 800db42:	b510      	push	{r4, lr}
 800db44:	460c      	mov	r4, r1
 800db46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db4a:	f000 f8f7 	bl	800dd3c <_lseek_r>
 800db4e:	1c43      	adds	r3, r0, #1
 800db50:	89a3      	ldrh	r3, [r4, #12]
 800db52:	bf15      	itete	ne
 800db54:	6560      	strne	r0, [r4, #84]	@ 0x54
 800db56:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800db5a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800db5e:	81a3      	strheq	r3, [r4, #12]
 800db60:	bf18      	it	ne
 800db62:	81a3      	strhne	r3, [r4, #12]
 800db64:	bd10      	pop	{r4, pc}

0800db66 <__sclose>:
 800db66:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db6a:	f000 b8d7 	b.w	800dd1c <_close_r>

0800db6e <__swbuf_r>:
 800db6e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800db70:	460e      	mov	r6, r1
 800db72:	4614      	mov	r4, r2
 800db74:	4605      	mov	r5, r0
 800db76:	b118      	cbz	r0, 800db80 <__swbuf_r+0x12>
 800db78:	6a03      	ldr	r3, [r0, #32]
 800db7a:	b90b      	cbnz	r3, 800db80 <__swbuf_r+0x12>
 800db7c:	f7ff ff0e 	bl	800d99c <__sinit>
 800db80:	69a3      	ldr	r3, [r4, #24]
 800db82:	60a3      	str	r3, [r4, #8]
 800db84:	89a3      	ldrh	r3, [r4, #12]
 800db86:	071a      	lsls	r2, r3, #28
 800db88:	d501      	bpl.n	800db8e <__swbuf_r+0x20>
 800db8a:	6923      	ldr	r3, [r4, #16]
 800db8c:	b943      	cbnz	r3, 800dba0 <__swbuf_r+0x32>
 800db8e:	4621      	mov	r1, r4
 800db90:	4628      	mov	r0, r5
 800db92:	f000 f82b 	bl	800dbec <__swsetup_r>
 800db96:	b118      	cbz	r0, 800dba0 <__swbuf_r+0x32>
 800db98:	f04f 37ff 	mov.w	r7, #4294967295
 800db9c:	4638      	mov	r0, r7
 800db9e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800dba0:	6823      	ldr	r3, [r4, #0]
 800dba2:	6922      	ldr	r2, [r4, #16]
 800dba4:	1a98      	subs	r0, r3, r2
 800dba6:	6963      	ldr	r3, [r4, #20]
 800dba8:	b2f6      	uxtb	r6, r6
 800dbaa:	4283      	cmp	r3, r0
 800dbac:	4637      	mov	r7, r6
 800dbae:	dc05      	bgt.n	800dbbc <__swbuf_r+0x4e>
 800dbb0:	4621      	mov	r1, r4
 800dbb2:	4628      	mov	r0, r5
 800dbb4:	f002 fa5c 	bl	8010070 <_fflush_r>
 800dbb8:	2800      	cmp	r0, #0
 800dbba:	d1ed      	bne.n	800db98 <__swbuf_r+0x2a>
 800dbbc:	68a3      	ldr	r3, [r4, #8]
 800dbbe:	3b01      	subs	r3, #1
 800dbc0:	60a3      	str	r3, [r4, #8]
 800dbc2:	6823      	ldr	r3, [r4, #0]
 800dbc4:	1c5a      	adds	r2, r3, #1
 800dbc6:	6022      	str	r2, [r4, #0]
 800dbc8:	701e      	strb	r6, [r3, #0]
 800dbca:	6962      	ldr	r2, [r4, #20]
 800dbcc:	1c43      	adds	r3, r0, #1
 800dbce:	429a      	cmp	r2, r3
 800dbd0:	d004      	beq.n	800dbdc <__swbuf_r+0x6e>
 800dbd2:	89a3      	ldrh	r3, [r4, #12]
 800dbd4:	07db      	lsls	r3, r3, #31
 800dbd6:	d5e1      	bpl.n	800db9c <__swbuf_r+0x2e>
 800dbd8:	2e0a      	cmp	r6, #10
 800dbda:	d1df      	bne.n	800db9c <__swbuf_r+0x2e>
 800dbdc:	4621      	mov	r1, r4
 800dbde:	4628      	mov	r0, r5
 800dbe0:	f002 fa46 	bl	8010070 <_fflush_r>
 800dbe4:	2800      	cmp	r0, #0
 800dbe6:	d0d9      	beq.n	800db9c <__swbuf_r+0x2e>
 800dbe8:	e7d6      	b.n	800db98 <__swbuf_r+0x2a>
	...

0800dbec <__swsetup_r>:
 800dbec:	b538      	push	{r3, r4, r5, lr}
 800dbee:	4b29      	ldr	r3, [pc, #164]	@ (800dc94 <__swsetup_r+0xa8>)
 800dbf0:	4605      	mov	r5, r0
 800dbf2:	6818      	ldr	r0, [r3, #0]
 800dbf4:	460c      	mov	r4, r1
 800dbf6:	b118      	cbz	r0, 800dc00 <__swsetup_r+0x14>
 800dbf8:	6a03      	ldr	r3, [r0, #32]
 800dbfa:	b90b      	cbnz	r3, 800dc00 <__swsetup_r+0x14>
 800dbfc:	f7ff fece 	bl	800d99c <__sinit>
 800dc00:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc04:	0719      	lsls	r1, r3, #28
 800dc06:	d422      	bmi.n	800dc4e <__swsetup_r+0x62>
 800dc08:	06da      	lsls	r2, r3, #27
 800dc0a:	d407      	bmi.n	800dc1c <__swsetup_r+0x30>
 800dc0c:	2209      	movs	r2, #9
 800dc0e:	602a      	str	r2, [r5, #0]
 800dc10:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800dc14:	81a3      	strh	r3, [r4, #12]
 800dc16:	f04f 30ff 	mov.w	r0, #4294967295
 800dc1a:	e033      	b.n	800dc84 <__swsetup_r+0x98>
 800dc1c:	0758      	lsls	r0, r3, #29
 800dc1e:	d512      	bpl.n	800dc46 <__swsetup_r+0x5a>
 800dc20:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800dc22:	b141      	cbz	r1, 800dc36 <__swsetup_r+0x4a>
 800dc24:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800dc28:	4299      	cmp	r1, r3
 800dc2a:	d002      	beq.n	800dc32 <__swsetup_r+0x46>
 800dc2c:	4628      	mov	r0, r5
 800dc2e:	f000 ff57 	bl	800eae0 <_free_r>
 800dc32:	2300      	movs	r3, #0
 800dc34:	6363      	str	r3, [r4, #52]	@ 0x34
 800dc36:	89a3      	ldrh	r3, [r4, #12]
 800dc38:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800dc3c:	81a3      	strh	r3, [r4, #12]
 800dc3e:	2300      	movs	r3, #0
 800dc40:	6063      	str	r3, [r4, #4]
 800dc42:	6923      	ldr	r3, [r4, #16]
 800dc44:	6023      	str	r3, [r4, #0]
 800dc46:	89a3      	ldrh	r3, [r4, #12]
 800dc48:	f043 0308 	orr.w	r3, r3, #8
 800dc4c:	81a3      	strh	r3, [r4, #12]
 800dc4e:	6923      	ldr	r3, [r4, #16]
 800dc50:	b94b      	cbnz	r3, 800dc66 <__swsetup_r+0x7a>
 800dc52:	89a3      	ldrh	r3, [r4, #12]
 800dc54:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800dc58:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800dc5c:	d003      	beq.n	800dc66 <__swsetup_r+0x7a>
 800dc5e:	4621      	mov	r1, r4
 800dc60:	4628      	mov	r0, r5
 800dc62:	f002 fa53 	bl	801010c <__smakebuf_r>
 800dc66:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800dc6a:	f013 0201 	ands.w	r2, r3, #1
 800dc6e:	d00a      	beq.n	800dc86 <__swsetup_r+0x9a>
 800dc70:	2200      	movs	r2, #0
 800dc72:	60a2      	str	r2, [r4, #8]
 800dc74:	6962      	ldr	r2, [r4, #20]
 800dc76:	4252      	negs	r2, r2
 800dc78:	61a2      	str	r2, [r4, #24]
 800dc7a:	6922      	ldr	r2, [r4, #16]
 800dc7c:	b942      	cbnz	r2, 800dc90 <__swsetup_r+0xa4>
 800dc7e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800dc82:	d1c5      	bne.n	800dc10 <__swsetup_r+0x24>
 800dc84:	bd38      	pop	{r3, r4, r5, pc}
 800dc86:	0799      	lsls	r1, r3, #30
 800dc88:	bf58      	it	pl
 800dc8a:	6962      	ldrpl	r2, [r4, #20]
 800dc8c:	60a2      	str	r2, [r4, #8]
 800dc8e:	e7f4      	b.n	800dc7a <__swsetup_r+0x8e>
 800dc90:	2000      	movs	r0, #0
 800dc92:	e7f7      	b.n	800dc84 <__swsetup_r+0x98>
 800dc94:	20000228 	.word	0x20000228

0800dc98 <memset>:
 800dc98:	4402      	add	r2, r0
 800dc9a:	4603      	mov	r3, r0
 800dc9c:	4293      	cmp	r3, r2
 800dc9e:	d100      	bne.n	800dca2 <memset+0xa>
 800dca0:	4770      	bx	lr
 800dca2:	f803 1b01 	strb.w	r1, [r3], #1
 800dca6:	e7f9      	b.n	800dc9c <memset+0x4>

0800dca8 <strchr>:
 800dca8:	b2c9      	uxtb	r1, r1
 800dcaa:	4603      	mov	r3, r0
 800dcac:	4618      	mov	r0, r3
 800dcae:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dcb2:	b112      	cbz	r2, 800dcba <strchr+0x12>
 800dcb4:	428a      	cmp	r2, r1
 800dcb6:	d1f9      	bne.n	800dcac <strchr+0x4>
 800dcb8:	4770      	bx	lr
 800dcba:	2900      	cmp	r1, #0
 800dcbc:	bf18      	it	ne
 800dcbe:	2000      	movne	r0, #0
 800dcc0:	4770      	bx	lr

0800dcc2 <strncmp>:
 800dcc2:	b510      	push	{r4, lr}
 800dcc4:	b16a      	cbz	r2, 800dce2 <strncmp+0x20>
 800dcc6:	3901      	subs	r1, #1
 800dcc8:	1884      	adds	r4, r0, r2
 800dcca:	f810 2b01 	ldrb.w	r2, [r0], #1
 800dcce:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800dcd2:	429a      	cmp	r2, r3
 800dcd4:	d103      	bne.n	800dcde <strncmp+0x1c>
 800dcd6:	42a0      	cmp	r0, r4
 800dcd8:	d001      	beq.n	800dcde <strncmp+0x1c>
 800dcda:	2a00      	cmp	r2, #0
 800dcdc:	d1f5      	bne.n	800dcca <strncmp+0x8>
 800dcde:	1ad0      	subs	r0, r2, r3
 800dce0:	bd10      	pop	{r4, pc}
 800dce2:	4610      	mov	r0, r2
 800dce4:	e7fc      	b.n	800dce0 <strncmp+0x1e>

0800dce6 <strstr>:
 800dce6:	780a      	ldrb	r2, [r1, #0]
 800dce8:	b570      	push	{r4, r5, r6, lr}
 800dcea:	b96a      	cbnz	r2, 800dd08 <strstr+0x22>
 800dcec:	bd70      	pop	{r4, r5, r6, pc}
 800dcee:	429a      	cmp	r2, r3
 800dcf0:	d109      	bne.n	800dd06 <strstr+0x20>
 800dcf2:	460c      	mov	r4, r1
 800dcf4:	4605      	mov	r5, r0
 800dcf6:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800dcfa:	2b00      	cmp	r3, #0
 800dcfc:	d0f6      	beq.n	800dcec <strstr+0x6>
 800dcfe:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800dd02:	429e      	cmp	r6, r3
 800dd04:	d0f7      	beq.n	800dcf6 <strstr+0x10>
 800dd06:	3001      	adds	r0, #1
 800dd08:	7803      	ldrb	r3, [r0, #0]
 800dd0a:	2b00      	cmp	r3, #0
 800dd0c:	d1ef      	bne.n	800dcee <strstr+0x8>
 800dd0e:	4618      	mov	r0, r3
 800dd10:	e7ec      	b.n	800dcec <strstr+0x6>
	...

0800dd14 <_localeconv_r>:
 800dd14:	4800      	ldr	r0, [pc, #0]	@ (800dd18 <_localeconv_r+0x4>)
 800dd16:	4770      	bx	lr
 800dd18:	200001ac 	.word	0x200001ac

0800dd1c <_close_r>:
 800dd1c:	b538      	push	{r3, r4, r5, lr}
 800dd1e:	4d06      	ldr	r5, [pc, #24]	@ (800dd38 <_close_r+0x1c>)
 800dd20:	2300      	movs	r3, #0
 800dd22:	4604      	mov	r4, r0
 800dd24:	4608      	mov	r0, r1
 800dd26:	602b      	str	r3, [r5, #0]
 800dd28:	f7f5 fbc8 	bl	80034bc <_close>
 800dd2c:	1c43      	adds	r3, r0, #1
 800dd2e:	d102      	bne.n	800dd36 <_close_r+0x1a>
 800dd30:	682b      	ldr	r3, [r5, #0]
 800dd32:	b103      	cbz	r3, 800dd36 <_close_r+0x1a>
 800dd34:	6023      	str	r3, [r4, #0]
 800dd36:	bd38      	pop	{r3, r4, r5, pc}
 800dd38:	20000b20 	.word	0x20000b20

0800dd3c <_lseek_r>:
 800dd3c:	b538      	push	{r3, r4, r5, lr}
 800dd3e:	4d07      	ldr	r5, [pc, #28]	@ (800dd5c <_lseek_r+0x20>)
 800dd40:	4604      	mov	r4, r0
 800dd42:	4608      	mov	r0, r1
 800dd44:	4611      	mov	r1, r2
 800dd46:	2200      	movs	r2, #0
 800dd48:	602a      	str	r2, [r5, #0]
 800dd4a:	461a      	mov	r2, r3
 800dd4c:	f7f5 fbdd 	bl	800350a <_lseek>
 800dd50:	1c43      	adds	r3, r0, #1
 800dd52:	d102      	bne.n	800dd5a <_lseek_r+0x1e>
 800dd54:	682b      	ldr	r3, [r5, #0]
 800dd56:	b103      	cbz	r3, 800dd5a <_lseek_r+0x1e>
 800dd58:	6023      	str	r3, [r4, #0]
 800dd5a:	bd38      	pop	{r3, r4, r5, pc}
 800dd5c:	20000b20 	.word	0x20000b20

0800dd60 <_read_r>:
 800dd60:	b538      	push	{r3, r4, r5, lr}
 800dd62:	4d07      	ldr	r5, [pc, #28]	@ (800dd80 <_read_r+0x20>)
 800dd64:	4604      	mov	r4, r0
 800dd66:	4608      	mov	r0, r1
 800dd68:	4611      	mov	r1, r2
 800dd6a:	2200      	movs	r2, #0
 800dd6c:	602a      	str	r2, [r5, #0]
 800dd6e:	461a      	mov	r2, r3
 800dd70:	f7f5 fb87 	bl	8003482 <_read>
 800dd74:	1c43      	adds	r3, r0, #1
 800dd76:	d102      	bne.n	800dd7e <_read_r+0x1e>
 800dd78:	682b      	ldr	r3, [r5, #0]
 800dd7a:	b103      	cbz	r3, 800dd7e <_read_r+0x1e>
 800dd7c:	6023      	str	r3, [r4, #0]
 800dd7e:	bd38      	pop	{r3, r4, r5, pc}
 800dd80:	20000b20 	.word	0x20000b20

0800dd84 <_write_r>:
 800dd84:	b538      	push	{r3, r4, r5, lr}
 800dd86:	4d07      	ldr	r5, [pc, #28]	@ (800dda4 <_write_r+0x20>)
 800dd88:	4604      	mov	r4, r0
 800dd8a:	4608      	mov	r0, r1
 800dd8c:	4611      	mov	r1, r2
 800dd8e:	2200      	movs	r2, #0
 800dd90:	602a      	str	r2, [r5, #0]
 800dd92:	461a      	mov	r2, r3
 800dd94:	f7f3 f9b2 	bl	80010fc <_write>
 800dd98:	1c43      	adds	r3, r0, #1
 800dd9a:	d102      	bne.n	800dda2 <_write_r+0x1e>
 800dd9c:	682b      	ldr	r3, [r5, #0]
 800dd9e:	b103      	cbz	r3, 800dda2 <_write_r+0x1e>
 800dda0:	6023      	str	r3, [r4, #0]
 800dda2:	bd38      	pop	{r3, r4, r5, pc}
 800dda4:	20000b20 	.word	0x20000b20

0800dda8 <__errno>:
 800dda8:	4b01      	ldr	r3, [pc, #4]	@ (800ddb0 <__errno+0x8>)
 800ddaa:	6818      	ldr	r0, [r3, #0]
 800ddac:	4770      	bx	lr
 800ddae:	bf00      	nop
 800ddb0:	20000228 	.word	0x20000228

0800ddb4 <__libc_init_array>:
 800ddb4:	b570      	push	{r4, r5, r6, lr}
 800ddb6:	4d0d      	ldr	r5, [pc, #52]	@ (800ddec <__libc_init_array+0x38>)
 800ddb8:	4c0d      	ldr	r4, [pc, #52]	@ (800ddf0 <__libc_init_array+0x3c>)
 800ddba:	1b64      	subs	r4, r4, r5
 800ddbc:	10a4      	asrs	r4, r4, #2
 800ddbe:	2600      	movs	r6, #0
 800ddc0:	42a6      	cmp	r6, r4
 800ddc2:	d109      	bne.n	800ddd8 <__libc_init_array+0x24>
 800ddc4:	4d0b      	ldr	r5, [pc, #44]	@ (800ddf4 <__libc_init_array+0x40>)
 800ddc6:	4c0c      	ldr	r4, [pc, #48]	@ (800ddf8 <__libc_init_array+0x44>)
 800ddc8:	f003 f9aa 	bl	8011120 <_init>
 800ddcc:	1b64      	subs	r4, r4, r5
 800ddce:	10a4      	asrs	r4, r4, #2
 800ddd0:	2600      	movs	r6, #0
 800ddd2:	42a6      	cmp	r6, r4
 800ddd4:	d105      	bne.n	800dde2 <__libc_init_array+0x2e>
 800ddd6:	bd70      	pop	{r4, r5, r6, pc}
 800ddd8:	f855 3b04 	ldr.w	r3, [r5], #4
 800dddc:	4798      	blx	r3
 800ddde:	3601      	adds	r6, #1
 800dde0:	e7ee      	b.n	800ddc0 <__libc_init_array+0xc>
 800dde2:	f855 3b04 	ldr.w	r3, [r5], #4
 800dde6:	4798      	blx	r3
 800dde8:	3601      	adds	r6, #1
 800ddea:	e7f2      	b.n	800ddd2 <__libc_init_array+0x1e>
 800ddec:	08011d78 	.word	0x08011d78
 800ddf0:	08011d78 	.word	0x08011d78
 800ddf4:	08011d78 	.word	0x08011d78
 800ddf8:	08011d7c 	.word	0x08011d7c

0800ddfc <__retarget_lock_init_recursive>:
 800ddfc:	4770      	bx	lr

0800ddfe <__retarget_lock_acquire_recursive>:
 800ddfe:	4770      	bx	lr

0800de00 <__retarget_lock_release_recursive>:
 800de00:	4770      	bx	lr

0800de02 <memcpy>:
 800de02:	440a      	add	r2, r1
 800de04:	4291      	cmp	r1, r2
 800de06:	f100 33ff 	add.w	r3, r0, #4294967295
 800de0a:	d100      	bne.n	800de0e <memcpy+0xc>
 800de0c:	4770      	bx	lr
 800de0e:	b510      	push	{r4, lr}
 800de10:	f811 4b01 	ldrb.w	r4, [r1], #1
 800de14:	f803 4f01 	strb.w	r4, [r3, #1]!
 800de18:	4291      	cmp	r1, r2
 800de1a:	d1f9      	bne.n	800de10 <memcpy+0xe>
 800de1c:	bd10      	pop	{r4, pc}
	...

0800de20 <nan>:
 800de20:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800de28 <nan+0x8>
 800de24:	4770      	bx	lr
 800de26:	bf00      	nop
 800de28:	00000000 	.word	0x00000000
 800de2c:	7ff80000 	.word	0x7ff80000

0800de30 <quorem>:
 800de30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800de34:	6903      	ldr	r3, [r0, #16]
 800de36:	690c      	ldr	r4, [r1, #16]
 800de38:	42a3      	cmp	r3, r4
 800de3a:	4607      	mov	r7, r0
 800de3c:	db7e      	blt.n	800df3c <quorem+0x10c>
 800de3e:	3c01      	subs	r4, #1
 800de40:	f101 0814 	add.w	r8, r1, #20
 800de44:	00a3      	lsls	r3, r4, #2
 800de46:	f100 0514 	add.w	r5, r0, #20
 800de4a:	9300      	str	r3, [sp, #0]
 800de4c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800de50:	9301      	str	r3, [sp, #4]
 800de52:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800de56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800de5a:	3301      	adds	r3, #1
 800de5c:	429a      	cmp	r2, r3
 800de5e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800de62:	fbb2 f6f3 	udiv	r6, r2, r3
 800de66:	d32e      	bcc.n	800dec6 <quorem+0x96>
 800de68:	f04f 0a00 	mov.w	sl, #0
 800de6c:	46c4      	mov	ip, r8
 800de6e:	46ae      	mov	lr, r5
 800de70:	46d3      	mov	fp, sl
 800de72:	f85c 3b04 	ldr.w	r3, [ip], #4
 800de76:	b298      	uxth	r0, r3
 800de78:	fb06 a000 	mla	r0, r6, r0, sl
 800de7c:	0c02      	lsrs	r2, r0, #16
 800de7e:	0c1b      	lsrs	r3, r3, #16
 800de80:	fb06 2303 	mla	r3, r6, r3, r2
 800de84:	f8de 2000 	ldr.w	r2, [lr]
 800de88:	b280      	uxth	r0, r0
 800de8a:	b292      	uxth	r2, r2
 800de8c:	1a12      	subs	r2, r2, r0
 800de8e:	445a      	add	r2, fp
 800de90:	f8de 0000 	ldr.w	r0, [lr]
 800de94:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800de98:	b29b      	uxth	r3, r3
 800de9a:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800de9e:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800dea2:	b292      	uxth	r2, r2
 800dea4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800dea8:	45e1      	cmp	r9, ip
 800deaa:	f84e 2b04 	str.w	r2, [lr], #4
 800deae:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800deb2:	d2de      	bcs.n	800de72 <quorem+0x42>
 800deb4:	9b00      	ldr	r3, [sp, #0]
 800deb6:	58eb      	ldr	r3, [r5, r3]
 800deb8:	b92b      	cbnz	r3, 800dec6 <quorem+0x96>
 800deba:	9b01      	ldr	r3, [sp, #4]
 800debc:	3b04      	subs	r3, #4
 800debe:	429d      	cmp	r5, r3
 800dec0:	461a      	mov	r2, r3
 800dec2:	d32f      	bcc.n	800df24 <quorem+0xf4>
 800dec4:	613c      	str	r4, [r7, #16]
 800dec6:	4638      	mov	r0, r7
 800dec8:	f001 fd12 	bl	800f8f0 <__mcmp>
 800decc:	2800      	cmp	r0, #0
 800dece:	db25      	blt.n	800df1c <quorem+0xec>
 800ded0:	4629      	mov	r1, r5
 800ded2:	2000      	movs	r0, #0
 800ded4:	f858 2b04 	ldr.w	r2, [r8], #4
 800ded8:	f8d1 c000 	ldr.w	ip, [r1]
 800dedc:	fa1f fe82 	uxth.w	lr, r2
 800dee0:	fa1f f38c 	uxth.w	r3, ip
 800dee4:	eba3 030e 	sub.w	r3, r3, lr
 800dee8:	4403      	add	r3, r0
 800deea:	0c12      	lsrs	r2, r2, #16
 800deec:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800def0:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800def4:	b29b      	uxth	r3, r3
 800def6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800defa:	45c1      	cmp	r9, r8
 800defc:	f841 3b04 	str.w	r3, [r1], #4
 800df00:	ea4f 4022 	mov.w	r0, r2, asr #16
 800df04:	d2e6      	bcs.n	800ded4 <quorem+0xa4>
 800df06:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800df0a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800df0e:	b922      	cbnz	r2, 800df1a <quorem+0xea>
 800df10:	3b04      	subs	r3, #4
 800df12:	429d      	cmp	r5, r3
 800df14:	461a      	mov	r2, r3
 800df16:	d30b      	bcc.n	800df30 <quorem+0x100>
 800df18:	613c      	str	r4, [r7, #16]
 800df1a:	3601      	adds	r6, #1
 800df1c:	4630      	mov	r0, r6
 800df1e:	b003      	add	sp, #12
 800df20:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800df24:	6812      	ldr	r2, [r2, #0]
 800df26:	3b04      	subs	r3, #4
 800df28:	2a00      	cmp	r2, #0
 800df2a:	d1cb      	bne.n	800dec4 <quorem+0x94>
 800df2c:	3c01      	subs	r4, #1
 800df2e:	e7c6      	b.n	800debe <quorem+0x8e>
 800df30:	6812      	ldr	r2, [r2, #0]
 800df32:	3b04      	subs	r3, #4
 800df34:	2a00      	cmp	r2, #0
 800df36:	d1ef      	bne.n	800df18 <quorem+0xe8>
 800df38:	3c01      	subs	r4, #1
 800df3a:	e7ea      	b.n	800df12 <quorem+0xe2>
 800df3c:	2000      	movs	r0, #0
 800df3e:	e7ee      	b.n	800df1e <quorem+0xee>

0800df40 <_dtoa_r>:
 800df40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800df44:	69c7      	ldr	r7, [r0, #28]
 800df46:	b097      	sub	sp, #92	@ 0x5c
 800df48:	ed8d 0b04 	vstr	d0, [sp, #16]
 800df4c:	ec55 4b10 	vmov	r4, r5, d0
 800df50:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800df52:	9107      	str	r1, [sp, #28]
 800df54:	4681      	mov	r9, r0
 800df56:	920c      	str	r2, [sp, #48]	@ 0x30
 800df58:	9311      	str	r3, [sp, #68]	@ 0x44
 800df5a:	b97f      	cbnz	r7, 800df7c <_dtoa_r+0x3c>
 800df5c:	2010      	movs	r0, #16
 800df5e:	f001 f943 	bl	800f1e8 <malloc>
 800df62:	4602      	mov	r2, r0
 800df64:	f8c9 001c 	str.w	r0, [r9, #28]
 800df68:	b920      	cbnz	r0, 800df74 <_dtoa_r+0x34>
 800df6a:	4ba9      	ldr	r3, [pc, #676]	@ (800e210 <_dtoa_r+0x2d0>)
 800df6c:	21ef      	movs	r1, #239	@ 0xef
 800df6e:	48a9      	ldr	r0, [pc, #676]	@ (800e214 <_dtoa_r+0x2d4>)
 800df70:	f002 f93a 	bl	80101e8 <__assert_func>
 800df74:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800df78:	6007      	str	r7, [r0, #0]
 800df7a:	60c7      	str	r7, [r0, #12]
 800df7c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800df80:	6819      	ldr	r1, [r3, #0]
 800df82:	b159      	cbz	r1, 800df9c <_dtoa_r+0x5c>
 800df84:	685a      	ldr	r2, [r3, #4]
 800df86:	604a      	str	r2, [r1, #4]
 800df88:	2301      	movs	r3, #1
 800df8a:	4093      	lsls	r3, r2
 800df8c:	608b      	str	r3, [r1, #8]
 800df8e:	4648      	mov	r0, r9
 800df90:	f001 fa32 	bl	800f3f8 <_Bfree>
 800df94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800df98:	2200      	movs	r2, #0
 800df9a:	601a      	str	r2, [r3, #0]
 800df9c:	1e2b      	subs	r3, r5, #0
 800df9e:	bfb9      	ittee	lt
 800dfa0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800dfa4:	9305      	strlt	r3, [sp, #20]
 800dfa6:	2300      	movge	r3, #0
 800dfa8:	6033      	strge	r3, [r6, #0]
 800dfaa:	9f05      	ldr	r7, [sp, #20]
 800dfac:	4b9a      	ldr	r3, [pc, #616]	@ (800e218 <_dtoa_r+0x2d8>)
 800dfae:	bfbc      	itt	lt
 800dfb0:	2201      	movlt	r2, #1
 800dfb2:	6032      	strlt	r2, [r6, #0]
 800dfb4:	43bb      	bics	r3, r7
 800dfb6:	d112      	bne.n	800dfde <_dtoa_r+0x9e>
 800dfb8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dfba:	f242 730f 	movw	r3, #9999	@ 0x270f
 800dfbe:	6013      	str	r3, [r2, #0]
 800dfc0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800dfc4:	4323      	orrs	r3, r4
 800dfc6:	f000 855a 	beq.w	800ea7e <_dtoa_r+0xb3e>
 800dfca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dfcc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800e22c <_dtoa_r+0x2ec>
 800dfd0:	2b00      	cmp	r3, #0
 800dfd2:	f000 855c 	beq.w	800ea8e <_dtoa_r+0xb4e>
 800dfd6:	f10a 0303 	add.w	r3, sl, #3
 800dfda:	f000 bd56 	b.w	800ea8a <_dtoa_r+0xb4a>
 800dfde:	ed9d 7b04 	vldr	d7, [sp, #16]
 800dfe2:	2200      	movs	r2, #0
 800dfe4:	ec51 0b17 	vmov	r0, r1, d7
 800dfe8:	2300      	movs	r3, #0
 800dfea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800dfee:	f7f2 fd73 	bl	8000ad8 <__aeabi_dcmpeq>
 800dff2:	4680      	mov	r8, r0
 800dff4:	b158      	cbz	r0, 800e00e <_dtoa_r+0xce>
 800dff6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800dff8:	2301      	movs	r3, #1
 800dffa:	6013      	str	r3, [r2, #0]
 800dffc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800dffe:	b113      	cbz	r3, 800e006 <_dtoa_r+0xc6>
 800e000:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800e002:	4b86      	ldr	r3, [pc, #536]	@ (800e21c <_dtoa_r+0x2dc>)
 800e004:	6013      	str	r3, [r2, #0]
 800e006:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800e230 <_dtoa_r+0x2f0>
 800e00a:	f000 bd40 	b.w	800ea8e <_dtoa_r+0xb4e>
 800e00e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800e012:	aa14      	add	r2, sp, #80	@ 0x50
 800e014:	a915      	add	r1, sp, #84	@ 0x54
 800e016:	4648      	mov	r0, r9
 800e018:	f001 fd8a 	bl	800fb30 <__d2b>
 800e01c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800e020:	9002      	str	r0, [sp, #8]
 800e022:	2e00      	cmp	r6, #0
 800e024:	d078      	beq.n	800e118 <_dtoa_r+0x1d8>
 800e026:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e028:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800e02c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e030:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e034:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800e038:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800e03c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800e040:	4619      	mov	r1, r3
 800e042:	2200      	movs	r2, #0
 800e044:	4b76      	ldr	r3, [pc, #472]	@ (800e220 <_dtoa_r+0x2e0>)
 800e046:	f7f2 f927 	bl	8000298 <__aeabi_dsub>
 800e04a:	a36b      	add	r3, pc, #428	@ (adr r3, 800e1f8 <_dtoa_r+0x2b8>)
 800e04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e050:	f7f2 fada 	bl	8000608 <__aeabi_dmul>
 800e054:	a36a      	add	r3, pc, #424	@ (adr r3, 800e200 <_dtoa_r+0x2c0>)
 800e056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e05a:	f7f2 f91f 	bl	800029c <__adddf3>
 800e05e:	4604      	mov	r4, r0
 800e060:	4630      	mov	r0, r6
 800e062:	460d      	mov	r5, r1
 800e064:	f7f2 fa66 	bl	8000534 <__aeabi_i2d>
 800e068:	a367      	add	r3, pc, #412	@ (adr r3, 800e208 <_dtoa_r+0x2c8>)
 800e06a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e06e:	f7f2 facb 	bl	8000608 <__aeabi_dmul>
 800e072:	4602      	mov	r2, r0
 800e074:	460b      	mov	r3, r1
 800e076:	4620      	mov	r0, r4
 800e078:	4629      	mov	r1, r5
 800e07a:	f7f2 f90f 	bl	800029c <__adddf3>
 800e07e:	4604      	mov	r4, r0
 800e080:	460d      	mov	r5, r1
 800e082:	f7f2 fd71 	bl	8000b68 <__aeabi_d2iz>
 800e086:	2200      	movs	r2, #0
 800e088:	4607      	mov	r7, r0
 800e08a:	2300      	movs	r3, #0
 800e08c:	4620      	mov	r0, r4
 800e08e:	4629      	mov	r1, r5
 800e090:	f7f2 fd2c 	bl	8000aec <__aeabi_dcmplt>
 800e094:	b140      	cbz	r0, 800e0a8 <_dtoa_r+0x168>
 800e096:	4638      	mov	r0, r7
 800e098:	f7f2 fa4c 	bl	8000534 <__aeabi_i2d>
 800e09c:	4622      	mov	r2, r4
 800e09e:	462b      	mov	r3, r5
 800e0a0:	f7f2 fd1a 	bl	8000ad8 <__aeabi_dcmpeq>
 800e0a4:	b900      	cbnz	r0, 800e0a8 <_dtoa_r+0x168>
 800e0a6:	3f01      	subs	r7, #1
 800e0a8:	2f16      	cmp	r7, #22
 800e0aa:	d852      	bhi.n	800e152 <_dtoa_r+0x212>
 800e0ac:	4b5d      	ldr	r3, [pc, #372]	@ (800e224 <_dtoa_r+0x2e4>)
 800e0ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e0b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e0b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e0ba:	f7f2 fd17 	bl	8000aec <__aeabi_dcmplt>
 800e0be:	2800      	cmp	r0, #0
 800e0c0:	d049      	beq.n	800e156 <_dtoa_r+0x216>
 800e0c2:	3f01      	subs	r7, #1
 800e0c4:	2300      	movs	r3, #0
 800e0c6:	9310      	str	r3, [sp, #64]	@ 0x40
 800e0c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e0ca:	1b9b      	subs	r3, r3, r6
 800e0cc:	1e5a      	subs	r2, r3, #1
 800e0ce:	bf45      	ittet	mi
 800e0d0:	f1c3 0301 	rsbmi	r3, r3, #1
 800e0d4:	9300      	strmi	r3, [sp, #0]
 800e0d6:	2300      	movpl	r3, #0
 800e0d8:	2300      	movmi	r3, #0
 800e0da:	9206      	str	r2, [sp, #24]
 800e0dc:	bf54      	ite	pl
 800e0de:	9300      	strpl	r3, [sp, #0]
 800e0e0:	9306      	strmi	r3, [sp, #24]
 800e0e2:	2f00      	cmp	r7, #0
 800e0e4:	db39      	blt.n	800e15a <_dtoa_r+0x21a>
 800e0e6:	9b06      	ldr	r3, [sp, #24]
 800e0e8:	970d      	str	r7, [sp, #52]	@ 0x34
 800e0ea:	443b      	add	r3, r7
 800e0ec:	9306      	str	r3, [sp, #24]
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	9308      	str	r3, [sp, #32]
 800e0f2:	9b07      	ldr	r3, [sp, #28]
 800e0f4:	2b09      	cmp	r3, #9
 800e0f6:	d863      	bhi.n	800e1c0 <_dtoa_r+0x280>
 800e0f8:	2b05      	cmp	r3, #5
 800e0fa:	bfc4      	itt	gt
 800e0fc:	3b04      	subgt	r3, #4
 800e0fe:	9307      	strgt	r3, [sp, #28]
 800e100:	9b07      	ldr	r3, [sp, #28]
 800e102:	f1a3 0302 	sub.w	r3, r3, #2
 800e106:	bfcc      	ite	gt
 800e108:	2400      	movgt	r4, #0
 800e10a:	2401      	movle	r4, #1
 800e10c:	2b03      	cmp	r3, #3
 800e10e:	d863      	bhi.n	800e1d8 <_dtoa_r+0x298>
 800e110:	e8df f003 	tbb	[pc, r3]
 800e114:	2b375452 	.word	0x2b375452
 800e118:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800e11c:	441e      	add	r6, r3
 800e11e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800e122:	2b20      	cmp	r3, #32
 800e124:	bfc1      	itttt	gt
 800e126:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800e12a:	409f      	lslgt	r7, r3
 800e12c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800e130:	fa24 f303 	lsrgt.w	r3, r4, r3
 800e134:	bfd6      	itet	le
 800e136:	f1c3 0320 	rsble	r3, r3, #32
 800e13a:	ea47 0003 	orrgt.w	r0, r7, r3
 800e13e:	fa04 f003 	lslle.w	r0, r4, r3
 800e142:	f7f2 f9e7 	bl	8000514 <__aeabi_ui2d>
 800e146:	2201      	movs	r2, #1
 800e148:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800e14c:	3e01      	subs	r6, #1
 800e14e:	9212      	str	r2, [sp, #72]	@ 0x48
 800e150:	e776      	b.n	800e040 <_dtoa_r+0x100>
 800e152:	2301      	movs	r3, #1
 800e154:	e7b7      	b.n	800e0c6 <_dtoa_r+0x186>
 800e156:	9010      	str	r0, [sp, #64]	@ 0x40
 800e158:	e7b6      	b.n	800e0c8 <_dtoa_r+0x188>
 800e15a:	9b00      	ldr	r3, [sp, #0]
 800e15c:	1bdb      	subs	r3, r3, r7
 800e15e:	9300      	str	r3, [sp, #0]
 800e160:	427b      	negs	r3, r7
 800e162:	9308      	str	r3, [sp, #32]
 800e164:	2300      	movs	r3, #0
 800e166:	930d      	str	r3, [sp, #52]	@ 0x34
 800e168:	e7c3      	b.n	800e0f2 <_dtoa_r+0x1b2>
 800e16a:	2301      	movs	r3, #1
 800e16c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e16e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e170:	eb07 0b03 	add.w	fp, r7, r3
 800e174:	f10b 0301 	add.w	r3, fp, #1
 800e178:	2b01      	cmp	r3, #1
 800e17a:	9303      	str	r3, [sp, #12]
 800e17c:	bfb8      	it	lt
 800e17e:	2301      	movlt	r3, #1
 800e180:	e006      	b.n	800e190 <_dtoa_r+0x250>
 800e182:	2301      	movs	r3, #1
 800e184:	9309      	str	r3, [sp, #36]	@ 0x24
 800e186:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e188:	2b00      	cmp	r3, #0
 800e18a:	dd28      	ble.n	800e1de <_dtoa_r+0x29e>
 800e18c:	469b      	mov	fp, r3
 800e18e:	9303      	str	r3, [sp, #12]
 800e190:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800e194:	2100      	movs	r1, #0
 800e196:	2204      	movs	r2, #4
 800e198:	f102 0514 	add.w	r5, r2, #20
 800e19c:	429d      	cmp	r5, r3
 800e19e:	d926      	bls.n	800e1ee <_dtoa_r+0x2ae>
 800e1a0:	6041      	str	r1, [r0, #4]
 800e1a2:	4648      	mov	r0, r9
 800e1a4:	f001 f8e8 	bl	800f378 <_Balloc>
 800e1a8:	4682      	mov	sl, r0
 800e1aa:	2800      	cmp	r0, #0
 800e1ac:	d142      	bne.n	800e234 <_dtoa_r+0x2f4>
 800e1ae:	4b1e      	ldr	r3, [pc, #120]	@ (800e228 <_dtoa_r+0x2e8>)
 800e1b0:	4602      	mov	r2, r0
 800e1b2:	f240 11af 	movw	r1, #431	@ 0x1af
 800e1b6:	e6da      	b.n	800df6e <_dtoa_r+0x2e>
 800e1b8:	2300      	movs	r3, #0
 800e1ba:	e7e3      	b.n	800e184 <_dtoa_r+0x244>
 800e1bc:	2300      	movs	r3, #0
 800e1be:	e7d5      	b.n	800e16c <_dtoa_r+0x22c>
 800e1c0:	2401      	movs	r4, #1
 800e1c2:	2300      	movs	r3, #0
 800e1c4:	9307      	str	r3, [sp, #28]
 800e1c6:	9409      	str	r4, [sp, #36]	@ 0x24
 800e1c8:	f04f 3bff 	mov.w	fp, #4294967295
 800e1cc:	2200      	movs	r2, #0
 800e1ce:	f8cd b00c 	str.w	fp, [sp, #12]
 800e1d2:	2312      	movs	r3, #18
 800e1d4:	920c      	str	r2, [sp, #48]	@ 0x30
 800e1d6:	e7db      	b.n	800e190 <_dtoa_r+0x250>
 800e1d8:	2301      	movs	r3, #1
 800e1da:	9309      	str	r3, [sp, #36]	@ 0x24
 800e1dc:	e7f4      	b.n	800e1c8 <_dtoa_r+0x288>
 800e1de:	f04f 0b01 	mov.w	fp, #1
 800e1e2:	f8cd b00c 	str.w	fp, [sp, #12]
 800e1e6:	465b      	mov	r3, fp
 800e1e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800e1ec:	e7d0      	b.n	800e190 <_dtoa_r+0x250>
 800e1ee:	3101      	adds	r1, #1
 800e1f0:	0052      	lsls	r2, r2, #1
 800e1f2:	e7d1      	b.n	800e198 <_dtoa_r+0x258>
 800e1f4:	f3af 8000 	nop.w
 800e1f8:	636f4361 	.word	0x636f4361
 800e1fc:	3fd287a7 	.word	0x3fd287a7
 800e200:	8b60c8b3 	.word	0x8b60c8b3
 800e204:	3fc68a28 	.word	0x3fc68a28
 800e208:	509f79fb 	.word	0x509f79fb
 800e20c:	3fd34413 	.word	0x3fd34413
 800e210:	0801158b 	.word	0x0801158b
 800e214:	080115a2 	.word	0x080115a2
 800e218:	7ff00000 	.word	0x7ff00000
 800e21c:	08011553 	.word	0x08011553
 800e220:	3ff80000 	.word	0x3ff80000
 800e224:	080118a0 	.word	0x080118a0
 800e228:	080115fa 	.word	0x080115fa
 800e22c:	08011587 	.word	0x08011587
 800e230:	08011552 	.word	0x08011552
 800e234:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800e238:	6018      	str	r0, [r3, #0]
 800e23a:	9b03      	ldr	r3, [sp, #12]
 800e23c:	2b0e      	cmp	r3, #14
 800e23e:	f200 80a1 	bhi.w	800e384 <_dtoa_r+0x444>
 800e242:	2c00      	cmp	r4, #0
 800e244:	f000 809e 	beq.w	800e384 <_dtoa_r+0x444>
 800e248:	2f00      	cmp	r7, #0
 800e24a:	dd33      	ble.n	800e2b4 <_dtoa_r+0x374>
 800e24c:	4b9c      	ldr	r3, [pc, #624]	@ (800e4c0 <_dtoa_r+0x580>)
 800e24e:	f007 020f 	and.w	r2, r7, #15
 800e252:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e256:	ed93 7b00 	vldr	d7, [r3]
 800e25a:	05f8      	lsls	r0, r7, #23
 800e25c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800e260:	ea4f 1427 	mov.w	r4, r7, asr #4
 800e264:	d516      	bpl.n	800e294 <_dtoa_r+0x354>
 800e266:	4b97      	ldr	r3, [pc, #604]	@ (800e4c4 <_dtoa_r+0x584>)
 800e268:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e26c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800e270:	f7f2 faf4 	bl	800085c <__aeabi_ddiv>
 800e274:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e278:	f004 040f 	and.w	r4, r4, #15
 800e27c:	2603      	movs	r6, #3
 800e27e:	4d91      	ldr	r5, [pc, #580]	@ (800e4c4 <_dtoa_r+0x584>)
 800e280:	b954      	cbnz	r4, 800e298 <_dtoa_r+0x358>
 800e282:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e286:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e28a:	f7f2 fae7 	bl	800085c <__aeabi_ddiv>
 800e28e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e292:	e028      	b.n	800e2e6 <_dtoa_r+0x3a6>
 800e294:	2602      	movs	r6, #2
 800e296:	e7f2      	b.n	800e27e <_dtoa_r+0x33e>
 800e298:	07e1      	lsls	r1, r4, #31
 800e29a:	d508      	bpl.n	800e2ae <_dtoa_r+0x36e>
 800e29c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e2a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e2a4:	f7f2 f9b0 	bl	8000608 <__aeabi_dmul>
 800e2a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e2ac:	3601      	adds	r6, #1
 800e2ae:	1064      	asrs	r4, r4, #1
 800e2b0:	3508      	adds	r5, #8
 800e2b2:	e7e5      	b.n	800e280 <_dtoa_r+0x340>
 800e2b4:	f000 80af 	beq.w	800e416 <_dtoa_r+0x4d6>
 800e2b8:	427c      	negs	r4, r7
 800e2ba:	4b81      	ldr	r3, [pc, #516]	@ (800e4c0 <_dtoa_r+0x580>)
 800e2bc:	4d81      	ldr	r5, [pc, #516]	@ (800e4c4 <_dtoa_r+0x584>)
 800e2be:	f004 020f 	and.w	r2, r4, #15
 800e2c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e2c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800e2ce:	f7f2 f99b 	bl	8000608 <__aeabi_dmul>
 800e2d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e2d6:	1124      	asrs	r4, r4, #4
 800e2d8:	2300      	movs	r3, #0
 800e2da:	2602      	movs	r6, #2
 800e2dc:	2c00      	cmp	r4, #0
 800e2de:	f040 808f 	bne.w	800e400 <_dtoa_r+0x4c0>
 800e2e2:	2b00      	cmp	r3, #0
 800e2e4:	d1d3      	bne.n	800e28e <_dtoa_r+0x34e>
 800e2e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e2e8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e2ec:	2b00      	cmp	r3, #0
 800e2ee:	f000 8094 	beq.w	800e41a <_dtoa_r+0x4da>
 800e2f2:	4b75      	ldr	r3, [pc, #468]	@ (800e4c8 <_dtoa_r+0x588>)
 800e2f4:	2200      	movs	r2, #0
 800e2f6:	4620      	mov	r0, r4
 800e2f8:	4629      	mov	r1, r5
 800e2fa:	f7f2 fbf7 	bl	8000aec <__aeabi_dcmplt>
 800e2fe:	2800      	cmp	r0, #0
 800e300:	f000 808b 	beq.w	800e41a <_dtoa_r+0x4da>
 800e304:	9b03      	ldr	r3, [sp, #12]
 800e306:	2b00      	cmp	r3, #0
 800e308:	f000 8087 	beq.w	800e41a <_dtoa_r+0x4da>
 800e30c:	f1bb 0f00 	cmp.w	fp, #0
 800e310:	dd34      	ble.n	800e37c <_dtoa_r+0x43c>
 800e312:	4620      	mov	r0, r4
 800e314:	4b6d      	ldr	r3, [pc, #436]	@ (800e4cc <_dtoa_r+0x58c>)
 800e316:	2200      	movs	r2, #0
 800e318:	4629      	mov	r1, r5
 800e31a:	f7f2 f975 	bl	8000608 <__aeabi_dmul>
 800e31e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e322:	f107 38ff 	add.w	r8, r7, #4294967295
 800e326:	3601      	adds	r6, #1
 800e328:	465c      	mov	r4, fp
 800e32a:	4630      	mov	r0, r6
 800e32c:	f7f2 f902 	bl	8000534 <__aeabi_i2d>
 800e330:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e334:	f7f2 f968 	bl	8000608 <__aeabi_dmul>
 800e338:	4b65      	ldr	r3, [pc, #404]	@ (800e4d0 <_dtoa_r+0x590>)
 800e33a:	2200      	movs	r2, #0
 800e33c:	f7f1 ffae 	bl	800029c <__adddf3>
 800e340:	4605      	mov	r5, r0
 800e342:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800e346:	2c00      	cmp	r4, #0
 800e348:	d16a      	bne.n	800e420 <_dtoa_r+0x4e0>
 800e34a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e34e:	4b61      	ldr	r3, [pc, #388]	@ (800e4d4 <_dtoa_r+0x594>)
 800e350:	2200      	movs	r2, #0
 800e352:	f7f1 ffa1 	bl	8000298 <__aeabi_dsub>
 800e356:	4602      	mov	r2, r0
 800e358:	460b      	mov	r3, r1
 800e35a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e35e:	462a      	mov	r2, r5
 800e360:	4633      	mov	r3, r6
 800e362:	f7f2 fbe1 	bl	8000b28 <__aeabi_dcmpgt>
 800e366:	2800      	cmp	r0, #0
 800e368:	f040 8298 	bne.w	800e89c <_dtoa_r+0x95c>
 800e36c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e370:	462a      	mov	r2, r5
 800e372:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800e376:	f7f2 fbb9 	bl	8000aec <__aeabi_dcmplt>
 800e37a:	bb38      	cbnz	r0, 800e3cc <_dtoa_r+0x48c>
 800e37c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800e380:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800e384:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800e386:	2b00      	cmp	r3, #0
 800e388:	f2c0 8157 	blt.w	800e63a <_dtoa_r+0x6fa>
 800e38c:	2f0e      	cmp	r7, #14
 800e38e:	f300 8154 	bgt.w	800e63a <_dtoa_r+0x6fa>
 800e392:	4b4b      	ldr	r3, [pc, #300]	@ (800e4c0 <_dtoa_r+0x580>)
 800e394:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800e398:	ed93 7b00 	vldr	d7, [r3]
 800e39c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e39e:	2b00      	cmp	r3, #0
 800e3a0:	ed8d 7b00 	vstr	d7, [sp]
 800e3a4:	f280 80e5 	bge.w	800e572 <_dtoa_r+0x632>
 800e3a8:	9b03      	ldr	r3, [sp, #12]
 800e3aa:	2b00      	cmp	r3, #0
 800e3ac:	f300 80e1 	bgt.w	800e572 <_dtoa_r+0x632>
 800e3b0:	d10c      	bne.n	800e3cc <_dtoa_r+0x48c>
 800e3b2:	4b48      	ldr	r3, [pc, #288]	@ (800e4d4 <_dtoa_r+0x594>)
 800e3b4:	2200      	movs	r2, #0
 800e3b6:	ec51 0b17 	vmov	r0, r1, d7
 800e3ba:	f7f2 f925 	bl	8000608 <__aeabi_dmul>
 800e3be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e3c2:	f7f2 fba7 	bl	8000b14 <__aeabi_dcmpge>
 800e3c6:	2800      	cmp	r0, #0
 800e3c8:	f000 8266 	beq.w	800e898 <_dtoa_r+0x958>
 800e3cc:	2400      	movs	r4, #0
 800e3ce:	4625      	mov	r5, r4
 800e3d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e3d2:	4656      	mov	r6, sl
 800e3d4:	ea6f 0803 	mvn.w	r8, r3
 800e3d8:	2700      	movs	r7, #0
 800e3da:	4621      	mov	r1, r4
 800e3dc:	4648      	mov	r0, r9
 800e3de:	f001 f80b 	bl	800f3f8 <_Bfree>
 800e3e2:	2d00      	cmp	r5, #0
 800e3e4:	f000 80bd 	beq.w	800e562 <_dtoa_r+0x622>
 800e3e8:	b12f      	cbz	r7, 800e3f6 <_dtoa_r+0x4b6>
 800e3ea:	42af      	cmp	r7, r5
 800e3ec:	d003      	beq.n	800e3f6 <_dtoa_r+0x4b6>
 800e3ee:	4639      	mov	r1, r7
 800e3f0:	4648      	mov	r0, r9
 800e3f2:	f001 f801 	bl	800f3f8 <_Bfree>
 800e3f6:	4629      	mov	r1, r5
 800e3f8:	4648      	mov	r0, r9
 800e3fa:	f000 fffd 	bl	800f3f8 <_Bfree>
 800e3fe:	e0b0      	b.n	800e562 <_dtoa_r+0x622>
 800e400:	07e2      	lsls	r2, r4, #31
 800e402:	d505      	bpl.n	800e410 <_dtoa_r+0x4d0>
 800e404:	e9d5 2300 	ldrd	r2, r3, [r5]
 800e408:	f7f2 f8fe 	bl	8000608 <__aeabi_dmul>
 800e40c:	3601      	adds	r6, #1
 800e40e:	2301      	movs	r3, #1
 800e410:	1064      	asrs	r4, r4, #1
 800e412:	3508      	adds	r5, #8
 800e414:	e762      	b.n	800e2dc <_dtoa_r+0x39c>
 800e416:	2602      	movs	r6, #2
 800e418:	e765      	b.n	800e2e6 <_dtoa_r+0x3a6>
 800e41a:	9c03      	ldr	r4, [sp, #12]
 800e41c:	46b8      	mov	r8, r7
 800e41e:	e784      	b.n	800e32a <_dtoa_r+0x3ea>
 800e420:	4b27      	ldr	r3, [pc, #156]	@ (800e4c0 <_dtoa_r+0x580>)
 800e422:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e424:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e428:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e42c:	4454      	add	r4, sl
 800e42e:	2900      	cmp	r1, #0
 800e430:	d054      	beq.n	800e4dc <_dtoa_r+0x59c>
 800e432:	4929      	ldr	r1, [pc, #164]	@ (800e4d8 <_dtoa_r+0x598>)
 800e434:	2000      	movs	r0, #0
 800e436:	f7f2 fa11 	bl	800085c <__aeabi_ddiv>
 800e43a:	4633      	mov	r3, r6
 800e43c:	462a      	mov	r2, r5
 800e43e:	f7f1 ff2b 	bl	8000298 <__aeabi_dsub>
 800e442:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e446:	4656      	mov	r6, sl
 800e448:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e44c:	f7f2 fb8c 	bl	8000b68 <__aeabi_d2iz>
 800e450:	4605      	mov	r5, r0
 800e452:	f7f2 f86f 	bl	8000534 <__aeabi_i2d>
 800e456:	4602      	mov	r2, r0
 800e458:	460b      	mov	r3, r1
 800e45a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e45e:	f7f1 ff1b 	bl	8000298 <__aeabi_dsub>
 800e462:	3530      	adds	r5, #48	@ 0x30
 800e464:	4602      	mov	r2, r0
 800e466:	460b      	mov	r3, r1
 800e468:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e46c:	f806 5b01 	strb.w	r5, [r6], #1
 800e470:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e474:	f7f2 fb3a 	bl	8000aec <__aeabi_dcmplt>
 800e478:	2800      	cmp	r0, #0
 800e47a:	d172      	bne.n	800e562 <_dtoa_r+0x622>
 800e47c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800e480:	4911      	ldr	r1, [pc, #68]	@ (800e4c8 <_dtoa_r+0x588>)
 800e482:	2000      	movs	r0, #0
 800e484:	f7f1 ff08 	bl	8000298 <__aeabi_dsub>
 800e488:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e48c:	f7f2 fb2e 	bl	8000aec <__aeabi_dcmplt>
 800e490:	2800      	cmp	r0, #0
 800e492:	f040 80b4 	bne.w	800e5fe <_dtoa_r+0x6be>
 800e496:	42a6      	cmp	r6, r4
 800e498:	f43f af70 	beq.w	800e37c <_dtoa_r+0x43c>
 800e49c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e4a0:	4b0a      	ldr	r3, [pc, #40]	@ (800e4cc <_dtoa_r+0x58c>)
 800e4a2:	2200      	movs	r2, #0
 800e4a4:	f7f2 f8b0 	bl	8000608 <__aeabi_dmul>
 800e4a8:	4b08      	ldr	r3, [pc, #32]	@ (800e4cc <_dtoa_r+0x58c>)
 800e4aa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e4ae:	2200      	movs	r2, #0
 800e4b0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4b4:	f7f2 f8a8 	bl	8000608 <__aeabi_dmul>
 800e4b8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e4bc:	e7c4      	b.n	800e448 <_dtoa_r+0x508>
 800e4be:	bf00      	nop
 800e4c0:	080118a0 	.word	0x080118a0
 800e4c4:	08011878 	.word	0x08011878
 800e4c8:	3ff00000 	.word	0x3ff00000
 800e4cc:	40240000 	.word	0x40240000
 800e4d0:	401c0000 	.word	0x401c0000
 800e4d4:	40140000 	.word	0x40140000
 800e4d8:	3fe00000 	.word	0x3fe00000
 800e4dc:	4631      	mov	r1, r6
 800e4de:	4628      	mov	r0, r5
 800e4e0:	f7f2 f892 	bl	8000608 <__aeabi_dmul>
 800e4e4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800e4e8:	9413      	str	r4, [sp, #76]	@ 0x4c
 800e4ea:	4656      	mov	r6, sl
 800e4ec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e4f0:	f7f2 fb3a 	bl	8000b68 <__aeabi_d2iz>
 800e4f4:	4605      	mov	r5, r0
 800e4f6:	f7f2 f81d 	bl	8000534 <__aeabi_i2d>
 800e4fa:	4602      	mov	r2, r0
 800e4fc:	460b      	mov	r3, r1
 800e4fe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e502:	f7f1 fec9 	bl	8000298 <__aeabi_dsub>
 800e506:	3530      	adds	r5, #48	@ 0x30
 800e508:	f806 5b01 	strb.w	r5, [r6], #1
 800e50c:	4602      	mov	r2, r0
 800e50e:	460b      	mov	r3, r1
 800e510:	42a6      	cmp	r6, r4
 800e512:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800e516:	f04f 0200 	mov.w	r2, #0
 800e51a:	d124      	bne.n	800e566 <_dtoa_r+0x626>
 800e51c:	4baf      	ldr	r3, [pc, #700]	@ (800e7dc <_dtoa_r+0x89c>)
 800e51e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800e522:	f7f1 febb 	bl	800029c <__adddf3>
 800e526:	4602      	mov	r2, r0
 800e528:	460b      	mov	r3, r1
 800e52a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e52e:	f7f2 fafb 	bl	8000b28 <__aeabi_dcmpgt>
 800e532:	2800      	cmp	r0, #0
 800e534:	d163      	bne.n	800e5fe <_dtoa_r+0x6be>
 800e536:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800e53a:	49a8      	ldr	r1, [pc, #672]	@ (800e7dc <_dtoa_r+0x89c>)
 800e53c:	2000      	movs	r0, #0
 800e53e:	f7f1 feab 	bl	8000298 <__aeabi_dsub>
 800e542:	4602      	mov	r2, r0
 800e544:	460b      	mov	r3, r1
 800e546:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800e54a:	f7f2 facf 	bl	8000aec <__aeabi_dcmplt>
 800e54e:	2800      	cmp	r0, #0
 800e550:	f43f af14 	beq.w	800e37c <_dtoa_r+0x43c>
 800e554:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800e556:	1e73      	subs	r3, r6, #1
 800e558:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e55a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800e55e:	2b30      	cmp	r3, #48	@ 0x30
 800e560:	d0f8      	beq.n	800e554 <_dtoa_r+0x614>
 800e562:	4647      	mov	r7, r8
 800e564:	e03b      	b.n	800e5de <_dtoa_r+0x69e>
 800e566:	4b9e      	ldr	r3, [pc, #632]	@ (800e7e0 <_dtoa_r+0x8a0>)
 800e568:	f7f2 f84e 	bl	8000608 <__aeabi_dmul>
 800e56c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800e570:	e7bc      	b.n	800e4ec <_dtoa_r+0x5ac>
 800e572:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800e576:	4656      	mov	r6, sl
 800e578:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e57c:	4620      	mov	r0, r4
 800e57e:	4629      	mov	r1, r5
 800e580:	f7f2 f96c 	bl	800085c <__aeabi_ddiv>
 800e584:	f7f2 faf0 	bl	8000b68 <__aeabi_d2iz>
 800e588:	4680      	mov	r8, r0
 800e58a:	f7f1 ffd3 	bl	8000534 <__aeabi_i2d>
 800e58e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e592:	f7f2 f839 	bl	8000608 <__aeabi_dmul>
 800e596:	4602      	mov	r2, r0
 800e598:	460b      	mov	r3, r1
 800e59a:	4620      	mov	r0, r4
 800e59c:	4629      	mov	r1, r5
 800e59e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800e5a2:	f7f1 fe79 	bl	8000298 <__aeabi_dsub>
 800e5a6:	f806 4b01 	strb.w	r4, [r6], #1
 800e5aa:	9d03      	ldr	r5, [sp, #12]
 800e5ac:	eba6 040a 	sub.w	r4, r6, sl
 800e5b0:	42a5      	cmp	r5, r4
 800e5b2:	4602      	mov	r2, r0
 800e5b4:	460b      	mov	r3, r1
 800e5b6:	d133      	bne.n	800e620 <_dtoa_r+0x6e0>
 800e5b8:	f7f1 fe70 	bl	800029c <__adddf3>
 800e5bc:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e5c0:	4604      	mov	r4, r0
 800e5c2:	460d      	mov	r5, r1
 800e5c4:	f7f2 fab0 	bl	8000b28 <__aeabi_dcmpgt>
 800e5c8:	b9c0      	cbnz	r0, 800e5fc <_dtoa_r+0x6bc>
 800e5ca:	e9dd 2300 	ldrd	r2, r3, [sp]
 800e5ce:	4620      	mov	r0, r4
 800e5d0:	4629      	mov	r1, r5
 800e5d2:	f7f2 fa81 	bl	8000ad8 <__aeabi_dcmpeq>
 800e5d6:	b110      	cbz	r0, 800e5de <_dtoa_r+0x69e>
 800e5d8:	f018 0f01 	tst.w	r8, #1
 800e5dc:	d10e      	bne.n	800e5fc <_dtoa_r+0x6bc>
 800e5de:	9902      	ldr	r1, [sp, #8]
 800e5e0:	4648      	mov	r0, r9
 800e5e2:	f000 ff09 	bl	800f3f8 <_Bfree>
 800e5e6:	2300      	movs	r3, #0
 800e5e8:	7033      	strb	r3, [r6, #0]
 800e5ea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e5ec:	3701      	adds	r7, #1
 800e5ee:	601f      	str	r7, [r3, #0]
 800e5f0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800e5f2:	2b00      	cmp	r3, #0
 800e5f4:	f000 824b 	beq.w	800ea8e <_dtoa_r+0xb4e>
 800e5f8:	601e      	str	r6, [r3, #0]
 800e5fa:	e248      	b.n	800ea8e <_dtoa_r+0xb4e>
 800e5fc:	46b8      	mov	r8, r7
 800e5fe:	4633      	mov	r3, r6
 800e600:	461e      	mov	r6, r3
 800e602:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e606:	2a39      	cmp	r2, #57	@ 0x39
 800e608:	d106      	bne.n	800e618 <_dtoa_r+0x6d8>
 800e60a:	459a      	cmp	sl, r3
 800e60c:	d1f8      	bne.n	800e600 <_dtoa_r+0x6c0>
 800e60e:	2230      	movs	r2, #48	@ 0x30
 800e610:	f108 0801 	add.w	r8, r8, #1
 800e614:	f88a 2000 	strb.w	r2, [sl]
 800e618:	781a      	ldrb	r2, [r3, #0]
 800e61a:	3201      	adds	r2, #1
 800e61c:	701a      	strb	r2, [r3, #0]
 800e61e:	e7a0      	b.n	800e562 <_dtoa_r+0x622>
 800e620:	4b6f      	ldr	r3, [pc, #444]	@ (800e7e0 <_dtoa_r+0x8a0>)
 800e622:	2200      	movs	r2, #0
 800e624:	f7f1 fff0 	bl	8000608 <__aeabi_dmul>
 800e628:	2200      	movs	r2, #0
 800e62a:	2300      	movs	r3, #0
 800e62c:	4604      	mov	r4, r0
 800e62e:	460d      	mov	r5, r1
 800e630:	f7f2 fa52 	bl	8000ad8 <__aeabi_dcmpeq>
 800e634:	2800      	cmp	r0, #0
 800e636:	d09f      	beq.n	800e578 <_dtoa_r+0x638>
 800e638:	e7d1      	b.n	800e5de <_dtoa_r+0x69e>
 800e63a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e63c:	2a00      	cmp	r2, #0
 800e63e:	f000 80ea 	beq.w	800e816 <_dtoa_r+0x8d6>
 800e642:	9a07      	ldr	r2, [sp, #28]
 800e644:	2a01      	cmp	r2, #1
 800e646:	f300 80cd 	bgt.w	800e7e4 <_dtoa_r+0x8a4>
 800e64a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800e64c:	2a00      	cmp	r2, #0
 800e64e:	f000 80c1 	beq.w	800e7d4 <_dtoa_r+0x894>
 800e652:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800e656:	9c08      	ldr	r4, [sp, #32]
 800e658:	9e00      	ldr	r6, [sp, #0]
 800e65a:	9a00      	ldr	r2, [sp, #0]
 800e65c:	441a      	add	r2, r3
 800e65e:	9200      	str	r2, [sp, #0]
 800e660:	9a06      	ldr	r2, [sp, #24]
 800e662:	2101      	movs	r1, #1
 800e664:	441a      	add	r2, r3
 800e666:	4648      	mov	r0, r9
 800e668:	9206      	str	r2, [sp, #24]
 800e66a:	f000 ffc3 	bl	800f5f4 <__i2b>
 800e66e:	4605      	mov	r5, r0
 800e670:	b166      	cbz	r6, 800e68c <_dtoa_r+0x74c>
 800e672:	9b06      	ldr	r3, [sp, #24]
 800e674:	2b00      	cmp	r3, #0
 800e676:	dd09      	ble.n	800e68c <_dtoa_r+0x74c>
 800e678:	42b3      	cmp	r3, r6
 800e67a:	9a00      	ldr	r2, [sp, #0]
 800e67c:	bfa8      	it	ge
 800e67e:	4633      	movge	r3, r6
 800e680:	1ad2      	subs	r2, r2, r3
 800e682:	9200      	str	r2, [sp, #0]
 800e684:	9a06      	ldr	r2, [sp, #24]
 800e686:	1af6      	subs	r6, r6, r3
 800e688:	1ad3      	subs	r3, r2, r3
 800e68a:	9306      	str	r3, [sp, #24]
 800e68c:	9b08      	ldr	r3, [sp, #32]
 800e68e:	b30b      	cbz	r3, 800e6d4 <_dtoa_r+0x794>
 800e690:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e692:	2b00      	cmp	r3, #0
 800e694:	f000 80c6 	beq.w	800e824 <_dtoa_r+0x8e4>
 800e698:	2c00      	cmp	r4, #0
 800e69a:	f000 80c0 	beq.w	800e81e <_dtoa_r+0x8de>
 800e69e:	4629      	mov	r1, r5
 800e6a0:	4622      	mov	r2, r4
 800e6a2:	4648      	mov	r0, r9
 800e6a4:	f001 f85e 	bl	800f764 <__pow5mult>
 800e6a8:	9a02      	ldr	r2, [sp, #8]
 800e6aa:	4601      	mov	r1, r0
 800e6ac:	4605      	mov	r5, r0
 800e6ae:	4648      	mov	r0, r9
 800e6b0:	f000 ffb6 	bl	800f620 <__multiply>
 800e6b4:	9902      	ldr	r1, [sp, #8]
 800e6b6:	4680      	mov	r8, r0
 800e6b8:	4648      	mov	r0, r9
 800e6ba:	f000 fe9d 	bl	800f3f8 <_Bfree>
 800e6be:	9b08      	ldr	r3, [sp, #32]
 800e6c0:	1b1b      	subs	r3, r3, r4
 800e6c2:	9308      	str	r3, [sp, #32]
 800e6c4:	f000 80b1 	beq.w	800e82a <_dtoa_r+0x8ea>
 800e6c8:	9a08      	ldr	r2, [sp, #32]
 800e6ca:	4641      	mov	r1, r8
 800e6cc:	4648      	mov	r0, r9
 800e6ce:	f001 f849 	bl	800f764 <__pow5mult>
 800e6d2:	9002      	str	r0, [sp, #8]
 800e6d4:	2101      	movs	r1, #1
 800e6d6:	4648      	mov	r0, r9
 800e6d8:	f000 ff8c 	bl	800f5f4 <__i2b>
 800e6dc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e6de:	4604      	mov	r4, r0
 800e6e0:	2b00      	cmp	r3, #0
 800e6e2:	f000 81d8 	beq.w	800ea96 <_dtoa_r+0xb56>
 800e6e6:	461a      	mov	r2, r3
 800e6e8:	4601      	mov	r1, r0
 800e6ea:	4648      	mov	r0, r9
 800e6ec:	f001 f83a 	bl	800f764 <__pow5mult>
 800e6f0:	9b07      	ldr	r3, [sp, #28]
 800e6f2:	2b01      	cmp	r3, #1
 800e6f4:	4604      	mov	r4, r0
 800e6f6:	f300 809f 	bgt.w	800e838 <_dtoa_r+0x8f8>
 800e6fa:	9b04      	ldr	r3, [sp, #16]
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	f040 8097 	bne.w	800e830 <_dtoa_r+0x8f0>
 800e702:	9b05      	ldr	r3, [sp, #20]
 800e704:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e708:	2b00      	cmp	r3, #0
 800e70a:	f040 8093 	bne.w	800e834 <_dtoa_r+0x8f4>
 800e70e:	9b05      	ldr	r3, [sp, #20]
 800e710:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800e714:	0d1b      	lsrs	r3, r3, #20
 800e716:	051b      	lsls	r3, r3, #20
 800e718:	b133      	cbz	r3, 800e728 <_dtoa_r+0x7e8>
 800e71a:	9b00      	ldr	r3, [sp, #0]
 800e71c:	3301      	adds	r3, #1
 800e71e:	9300      	str	r3, [sp, #0]
 800e720:	9b06      	ldr	r3, [sp, #24]
 800e722:	3301      	adds	r3, #1
 800e724:	9306      	str	r3, [sp, #24]
 800e726:	2301      	movs	r3, #1
 800e728:	9308      	str	r3, [sp, #32]
 800e72a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800e72c:	2b00      	cmp	r3, #0
 800e72e:	f000 81b8 	beq.w	800eaa2 <_dtoa_r+0xb62>
 800e732:	6923      	ldr	r3, [r4, #16]
 800e734:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800e738:	6918      	ldr	r0, [r3, #16]
 800e73a:	f000 ff0f 	bl	800f55c <__hi0bits>
 800e73e:	f1c0 0020 	rsb	r0, r0, #32
 800e742:	9b06      	ldr	r3, [sp, #24]
 800e744:	4418      	add	r0, r3
 800e746:	f010 001f 	ands.w	r0, r0, #31
 800e74a:	f000 8082 	beq.w	800e852 <_dtoa_r+0x912>
 800e74e:	f1c0 0320 	rsb	r3, r0, #32
 800e752:	2b04      	cmp	r3, #4
 800e754:	dd73      	ble.n	800e83e <_dtoa_r+0x8fe>
 800e756:	9b00      	ldr	r3, [sp, #0]
 800e758:	f1c0 001c 	rsb	r0, r0, #28
 800e75c:	4403      	add	r3, r0
 800e75e:	9300      	str	r3, [sp, #0]
 800e760:	9b06      	ldr	r3, [sp, #24]
 800e762:	4403      	add	r3, r0
 800e764:	4406      	add	r6, r0
 800e766:	9306      	str	r3, [sp, #24]
 800e768:	9b00      	ldr	r3, [sp, #0]
 800e76a:	2b00      	cmp	r3, #0
 800e76c:	dd05      	ble.n	800e77a <_dtoa_r+0x83a>
 800e76e:	9902      	ldr	r1, [sp, #8]
 800e770:	461a      	mov	r2, r3
 800e772:	4648      	mov	r0, r9
 800e774:	f001 f850 	bl	800f818 <__lshift>
 800e778:	9002      	str	r0, [sp, #8]
 800e77a:	9b06      	ldr	r3, [sp, #24]
 800e77c:	2b00      	cmp	r3, #0
 800e77e:	dd05      	ble.n	800e78c <_dtoa_r+0x84c>
 800e780:	4621      	mov	r1, r4
 800e782:	461a      	mov	r2, r3
 800e784:	4648      	mov	r0, r9
 800e786:	f001 f847 	bl	800f818 <__lshift>
 800e78a:	4604      	mov	r4, r0
 800e78c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e78e:	2b00      	cmp	r3, #0
 800e790:	d061      	beq.n	800e856 <_dtoa_r+0x916>
 800e792:	9802      	ldr	r0, [sp, #8]
 800e794:	4621      	mov	r1, r4
 800e796:	f001 f8ab 	bl	800f8f0 <__mcmp>
 800e79a:	2800      	cmp	r0, #0
 800e79c:	da5b      	bge.n	800e856 <_dtoa_r+0x916>
 800e79e:	2300      	movs	r3, #0
 800e7a0:	9902      	ldr	r1, [sp, #8]
 800e7a2:	220a      	movs	r2, #10
 800e7a4:	4648      	mov	r0, r9
 800e7a6:	f000 fe49 	bl	800f43c <__multadd>
 800e7aa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e7ac:	9002      	str	r0, [sp, #8]
 800e7ae:	f107 38ff 	add.w	r8, r7, #4294967295
 800e7b2:	2b00      	cmp	r3, #0
 800e7b4:	f000 8177 	beq.w	800eaa6 <_dtoa_r+0xb66>
 800e7b8:	4629      	mov	r1, r5
 800e7ba:	2300      	movs	r3, #0
 800e7bc:	220a      	movs	r2, #10
 800e7be:	4648      	mov	r0, r9
 800e7c0:	f000 fe3c 	bl	800f43c <__multadd>
 800e7c4:	f1bb 0f00 	cmp.w	fp, #0
 800e7c8:	4605      	mov	r5, r0
 800e7ca:	dc6f      	bgt.n	800e8ac <_dtoa_r+0x96c>
 800e7cc:	9b07      	ldr	r3, [sp, #28]
 800e7ce:	2b02      	cmp	r3, #2
 800e7d0:	dc49      	bgt.n	800e866 <_dtoa_r+0x926>
 800e7d2:	e06b      	b.n	800e8ac <_dtoa_r+0x96c>
 800e7d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800e7d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800e7da:	e73c      	b.n	800e656 <_dtoa_r+0x716>
 800e7dc:	3fe00000 	.word	0x3fe00000
 800e7e0:	40240000 	.word	0x40240000
 800e7e4:	9b03      	ldr	r3, [sp, #12]
 800e7e6:	1e5c      	subs	r4, r3, #1
 800e7e8:	9b08      	ldr	r3, [sp, #32]
 800e7ea:	42a3      	cmp	r3, r4
 800e7ec:	db09      	blt.n	800e802 <_dtoa_r+0x8c2>
 800e7ee:	1b1c      	subs	r4, r3, r4
 800e7f0:	9b03      	ldr	r3, [sp, #12]
 800e7f2:	2b00      	cmp	r3, #0
 800e7f4:	f6bf af30 	bge.w	800e658 <_dtoa_r+0x718>
 800e7f8:	9b00      	ldr	r3, [sp, #0]
 800e7fa:	9a03      	ldr	r2, [sp, #12]
 800e7fc:	1a9e      	subs	r6, r3, r2
 800e7fe:	2300      	movs	r3, #0
 800e800:	e72b      	b.n	800e65a <_dtoa_r+0x71a>
 800e802:	9b08      	ldr	r3, [sp, #32]
 800e804:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e806:	9408      	str	r4, [sp, #32]
 800e808:	1ae3      	subs	r3, r4, r3
 800e80a:	441a      	add	r2, r3
 800e80c:	9e00      	ldr	r6, [sp, #0]
 800e80e:	9b03      	ldr	r3, [sp, #12]
 800e810:	920d      	str	r2, [sp, #52]	@ 0x34
 800e812:	2400      	movs	r4, #0
 800e814:	e721      	b.n	800e65a <_dtoa_r+0x71a>
 800e816:	9c08      	ldr	r4, [sp, #32]
 800e818:	9e00      	ldr	r6, [sp, #0]
 800e81a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800e81c:	e728      	b.n	800e670 <_dtoa_r+0x730>
 800e81e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800e822:	e751      	b.n	800e6c8 <_dtoa_r+0x788>
 800e824:	9a08      	ldr	r2, [sp, #32]
 800e826:	9902      	ldr	r1, [sp, #8]
 800e828:	e750      	b.n	800e6cc <_dtoa_r+0x78c>
 800e82a:	f8cd 8008 	str.w	r8, [sp, #8]
 800e82e:	e751      	b.n	800e6d4 <_dtoa_r+0x794>
 800e830:	2300      	movs	r3, #0
 800e832:	e779      	b.n	800e728 <_dtoa_r+0x7e8>
 800e834:	9b04      	ldr	r3, [sp, #16]
 800e836:	e777      	b.n	800e728 <_dtoa_r+0x7e8>
 800e838:	2300      	movs	r3, #0
 800e83a:	9308      	str	r3, [sp, #32]
 800e83c:	e779      	b.n	800e732 <_dtoa_r+0x7f2>
 800e83e:	d093      	beq.n	800e768 <_dtoa_r+0x828>
 800e840:	9a00      	ldr	r2, [sp, #0]
 800e842:	331c      	adds	r3, #28
 800e844:	441a      	add	r2, r3
 800e846:	9200      	str	r2, [sp, #0]
 800e848:	9a06      	ldr	r2, [sp, #24]
 800e84a:	441a      	add	r2, r3
 800e84c:	441e      	add	r6, r3
 800e84e:	9206      	str	r2, [sp, #24]
 800e850:	e78a      	b.n	800e768 <_dtoa_r+0x828>
 800e852:	4603      	mov	r3, r0
 800e854:	e7f4      	b.n	800e840 <_dtoa_r+0x900>
 800e856:	9b03      	ldr	r3, [sp, #12]
 800e858:	2b00      	cmp	r3, #0
 800e85a:	46b8      	mov	r8, r7
 800e85c:	dc20      	bgt.n	800e8a0 <_dtoa_r+0x960>
 800e85e:	469b      	mov	fp, r3
 800e860:	9b07      	ldr	r3, [sp, #28]
 800e862:	2b02      	cmp	r3, #2
 800e864:	dd1e      	ble.n	800e8a4 <_dtoa_r+0x964>
 800e866:	f1bb 0f00 	cmp.w	fp, #0
 800e86a:	f47f adb1 	bne.w	800e3d0 <_dtoa_r+0x490>
 800e86e:	4621      	mov	r1, r4
 800e870:	465b      	mov	r3, fp
 800e872:	2205      	movs	r2, #5
 800e874:	4648      	mov	r0, r9
 800e876:	f000 fde1 	bl	800f43c <__multadd>
 800e87a:	4601      	mov	r1, r0
 800e87c:	4604      	mov	r4, r0
 800e87e:	9802      	ldr	r0, [sp, #8]
 800e880:	f001 f836 	bl	800f8f0 <__mcmp>
 800e884:	2800      	cmp	r0, #0
 800e886:	f77f ada3 	ble.w	800e3d0 <_dtoa_r+0x490>
 800e88a:	4656      	mov	r6, sl
 800e88c:	2331      	movs	r3, #49	@ 0x31
 800e88e:	f806 3b01 	strb.w	r3, [r6], #1
 800e892:	f108 0801 	add.w	r8, r8, #1
 800e896:	e59f      	b.n	800e3d8 <_dtoa_r+0x498>
 800e898:	9c03      	ldr	r4, [sp, #12]
 800e89a:	46b8      	mov	r8, r7
 800e89c:	4625      	mov	r5, r4
 800e89e:	e7f4      	b.n	800e88a <_dtoa_r+0x94a>
 800e8a0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800e8a4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e8a6:	2b00      	cmp	r3, #0
 800e8a8:	f000 8101 	beq.w	800eaae <_dtoa_r+0xb6e>
 800e8ac:	2e00      	cmp	r6, #0
 800e8ae:	dd05      	ble.n	800e8bc <_dtoa_r+0x97c>
 800e8b0:	4629      	mov	r1, r5
 800e8b2:	4632      	mov	r2, r6
 800e8b4:	4648      	mov	r0, r9
 800e8b6:	f000 ffaf 	bl	800f818 <__lshift>
 800e8ba:	4605      	mov	r5, r0
 800e8bc:	9b08      	ldr	r3, [sp, #32]
 800e8be:	2b00      	cmp	r3, #0
 800e8c0:	d05c      	beq.n	800e97c <_dtoa_r+0xa3c>
 800e8c2:	6869      	ldr	r1, [r5, #4]
 800e8c4:	4648      	mov	r0, r9
 800e8c6:	f000 fd57 	bl	800f378 <_Balloc>
 800e8ca:	4606      	mov	r6, r0
 800e8cc:	b928      	cbnz	r0, 800e8da <_dtoa_r+0x99a>
 800e8ce:	4b82      	ldr	r3, [pc, #520]	@ (800ead8 <_dtoa_r+0xb98>)
 800e8d0:	4602      	mov	r2, r0
 800e8d2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800e8d6:	f7ff bb4a 	b.w	800df6e <_dtoa_r+0x2e>
 800e8da:	692a      	ldr	r2, [r5, #16]
 800e8dc:	3202      	adds	r2, #2
 800e8de:	0092      	lsls	r2, r2, #2
 800e8e0:	f105 010c 	add.w	r1, r5, #12
 800e8e4:	300c      	adds	r0, #12
 800e8e6:	f7ff fa8c 	bl	800de02 <memcpy>
 800e8ea:	2201      	movs	r2, #1
 800e8ec:	4631      	mov	r1, r6
 800e8ee:	4648      	mov	r0, r9
 800e8f0:	f000 ff92 	bl	800f818 <__lshift>
 800e8f4:	f10a 0301 	add.w	r3, sl, #1
 800e8f8:	9300      	str	r3, [sp, #0]
 800e8fa:	eb0a 030b 	add.w	r3, sl, fp
 800e8fe:	9308      	str	r3, [sp, #32]
 800e900:	9b04      	ldr	r3, [sp, #16]
 800e902:	f003 0301 	and.w	r3, r3, #1
 800e906:	462f      	mov	r7, r5
 800e908:	9306      	str	r3, [sp, #24]
 800e90a:	4605      	mov	r5, r0
 800e90c:	9b00      	ldr	r3, [sp, #0]
 800e90e:	9802      	ldr	r0, [sp, #8]
 800e910:	4621      	mov	r1, r4
 800e912:	f103 3bff 	add.w	fp, r3, #4294967295
 800e916:	f7ff fa8b 	bl	800de30 <quorem>
 800e91a:	4603      	mov	r3, r0
 800e91c:	3330      	adds	r3, #48	@ 0x30
 800e91e:	9003      	str	r0, [sp, #12]
 800e920:	4639      	mov	r1, r7
 800e922:	9802      	ldr	r0, [sp, #8]
 800e924:	9309      	str	r3, [sp, #36]	@ 0x24
 800e926:	f000 ffe3 	bl	800f8f0 <__mcmp>
 800e92a:	462a      	mov	r2, r5
 800e92c:	9004      	str	r0, [sp, #16]
 800e92e:	4621      	mov	r1, r4
 800e930:	4648      	mov	r0, r9
 800e932:	f000 fff9 	bl	800f928 <__mdiff>
 800e936:	68c2      	ldr	r2, [r0, #12]
 800e938:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e93a:	4606      	mov	r6, r0
 800e93c:	bb02      	cbnz	r2, 800e980 <_dtoa_r+0xa40>
 800e93e:	4601      	mov	r1, r0
 800e940:	9802      	ldr	r0, [sp, #8]
 800e942:	f000 ffd5 	bl	800f8f0 <__mcmp>
 800e946:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e948:	4602      	mov	r2, r0
 800e94a:	4631      	mov	r1, r6
 800e94c:	4648      	mov	r0, r9
 800e94e:	920c      	str	r2, [sp, #48]	@ 0x30
 800e950:	9309      	str	r3, [sp, #36]	@ 0x24
 800e952:	f000 fd51 	bl	800f3f8 <_Bfree>
 800e956:	9b07      	ldr	r3, [sp, #28]
 800e958:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800e95a:	9e00      	ldr	r6, [sp, #0]
 800e95c:	ea42 0103 	orr.w	r1, r2, r3
 800e960:	9b06      	ldr	r3, [sp, #24]
 800e962:	4319      	orrs	r1, r3
 800e964:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e966:	d10d      	bne.n	800e984 <_dtoa_r+0xa44>
 800e968:	2b39      	cmp	r3, #57	@ 0x39
 800e96a:	d027      	beq.n	800e9bc <_dtoa_r+0xa7c>
 800e96c:	9a04      	ldr	r2, [sp, #16]
 800e96e:	2a00      	cmp	r2, #0
 800e970:	dd01      	ble.n	800e976 <_dtoa_r+0xa36>
 800e972:	9b03      	ldr	r3, [sp, #12]
 800e974:	3331      	adds	r3, #49	@ 0x31
 800e976:	f88b 3000 	strb.w	r3, [fp]
 800e97a:	e52e      	b.n	800e3da <_dtoa_r+0x49a>
 800e97c:	4628      	mov	r0, r5
 800e97e:	e7b9      	b.n	800e8f4 <_dtoa_r+0x9b4>
 800e980:	2201      	movs	r2, #1
 800e982:	e7e2      	b.n	800e94a <_dtoa_r+0xa0a>
 800e984:	9904      	ldr	r1, [sp, #16]
 800e986:	2900      	cmp	r1, #0
 800e988:	db04      	blt.n	800e994 <_dtoa_r+0xa54>
 800e98a:	9807      	ldr	r0, [sp, #28]
 800e98c:	4301      	orrs	r1, r0
 800e98e:	9806      	ldr	r0, [sp, #24]
 800e990:	4301      	orrs	r1, r0
 800e992:	d120      	bne.n	800e9d6 <_dtoa_r+0xa96>
 800e994:	2a00      	cmp	r2, #0
 800e996:	ddee      	ble.n	800e976 <_dtoa_r+0xa36>
 800e998:	9902      	ldr	r1, [sp, #8]
 800e99a:	9300      	str	r3, [sp, #0]
 800e99c:	2201      	movs	r2, #1
 800e99e:	4648      	mov	r0, r9
 800e9a0:	f000 ff3a 	bl	800f818 <__lshift>
 800e9a4:	4621      	mov	r1, r4
 800e9a6:	9002      	str	r0, [sp, #8]
 800e9a8:	f000 ffa2 	bl	800f8f0 <__mcmp>
 800e9ac:	2800      	cmp	r0, #0
 800e9ae:	9b00      	ldr	r3, [sp, #0]
 800e9b0:	dc02      	bgt.n	800e9b8 <_dtoa_r+0xa78>
 800e9b2:	d1e0      	bne.n	800e976 <_dtoa_r+0xa36>
 800e9b4:	07da      	lsls	r2, r3, #31
 800e9b6:	d5de      	bpl.n	800e976 <_dtoa_r+0xa36>
 800e9b8:	2b39      	cmp	r3, #57	@ 0x39
 800e9ba:	d1da      	bne.n	800e972 <_dtoa_r+0xa32>
 800e9bc:	2339      	movs	r3, #57	@ 0x39
 800e9be:	f88b 3000 	strb.w	r3, [fp]
 800e9c2:	4633      	mov	r3, r6
 800e9c4:	461e      	mov	r6, r3
 800e9c6:	3b01      	subs	r3, #1
 800e9c8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800e9cc:	2a39      	cmp	r2, #57	@ 0x39
 800e9ce:	d04e      	beq.n	800ea6e <_dtoa_r+0xb2e>
 800e9d0:	3201      	adds	r2, #1
 800e9d2:	701a      	strb	r2, [r3, #0]
 800e9d4:	e501      	b.n	800e3da <_dtoa_r+0x49a>
 800e9d6:	2a00      	cmp	r2, #0
 800e9d8:	dd03      	ble.n	800e9e2 <_dtoa_r+0xaa2>
 800e9da:	2b39      	cmp	r3, #57	@ 0x39
 800e9dc:	d0ee      	beq.n	800e9bc <_dtoa_r+0xa7c>
 800e9de:	3301      	adds	r3, #1
 800e9e0:	e7c9      	b.n	800e976 <_dtoa_r+0xa36>
 800e9e2:	9a00      	ldr	r2, [sp, #0]
 800e9e4:	9908      	ldr	r1, [sp, #32]
 800e9e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e9ea:	428a      	cmp	r2, r1
 800e9ec:	d028      	beq.n	800ea40 <_dtoa_r+0xb00>
 800e9ee:	9902      	ldr	r1, [sp, #8]
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	220a      	movs	r2, #10
 800e9f4:	4648      	mov	r0, r9
 800e9f6:	f000 fd21 	bl	800f43c <__multadd>
 800e9fa:	42af      	cmp	r7, r5
 800e9fc:	9002      	str	r0, [sp, #8]
 800e9fe:	f04f 0300 	mov.w	r3, #0
 800ea02:	f04f 020a 	mov.w	r2, #10
 800ea06:	4639      	mov	r1, r7
 800ea08:	4648      	mov	r0, r9
 800ea0a:	d107      	bne.n	800ea1c <_dtoa_r+0xadc>
 800ea0c:	f000 fd16 	bl	800f43c <__multadd>
 800ea10:	4607      	mov	r7, r0
 800ea12:	4605      	mov	r5, r0
 800ea14:	9b00      	ldr	r3, [sp, #0]
 800ea16:	3301      	adds	r3, #1
 800ea18:	9300      	str	r3, [sp, #0]
 800ea1a:	e777      	b.n	800e90c <_dtoa_r+0x9cc>
 800ea1c:	f000 fd0e 	bl	800f43c <__multadd>
 800ea20:	4629      	mov	r1, r5
 800ea22:	4607      	mov	r7, r0
 800ea24:	2300      	movs	r3, #0
 800ea26:	220a      	movs	r2, #10
 800ea28:	4648      	mov	r0, r9
 800ea2a:	f000 fd07 	bl	800f43c <__multadd>
 800ea2e:	4605      	mov	r5, r0
 800ea30:	e7f0      	b.n	800ea14 <_dtoa_r+0xad4>
 800ea32:	f1bb 0f00 	cmp.w	fp, #0
 800ea36:	bfcc      	ite	gt
 800ea38:	465e      	movgt	r6, fp
 800ea3a:	2601      	movle	r6, #1
 800ea3c:	4456      	add	r6, sl
 800ea3e:	2700      	movs	r7, #0
 800ea40:	9902      	ldr	r1, [sp, #8]
 800ea42:	9300      	str	r3, [sp, #0]
 800ea44:	2201      	movs	r2, #1
 800ea46:	4648      	mov	r0, r9
 800ea48:	f000 fee6 	bl	800f818 <__lshift>
 800ea4c:	4621      	mov	r1, r4
 800ea4e:	9002      	str	r0, [sp, #8]
 800ea50:	f000 ff4e 	bl	800f8f0 <__mcmp>
 800ea54:	2800      	cmp	r0, #0
 800ea56:	dcb4      	bgt.n	800e9c2 <_dtoa_r+0xa82>
 800ea58:	d102      	bne.n	800ea60 <_dtoa_r+0xb20>
 800ea5a:	9b00      	ldr	r3, [sp, #0]
 800ea5c:	07db      	lsls	r3, r3, #31
 800ea5e:	d4b0      	bmi.n	800e9c2 <_dtoa_r+0xa82>
 800ea60:	4633      	mov	r3, r6
 800ea62:	461e      	mov	r6, r3
 800ea64:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800ea68:	2a30      	cmp	r2, #48	@ 0x30
 800ea6a:	d0fa      	beq.n	800ea62 <_dtoa_r+0xb22>
 800ea6c:	e4b5      	b.n	800e3da <_dtoa_r+0x49a>
 800ea6e:	459a      	cmp	sl, r3
 800ea70:	d1a8      	bne.n	800e9c4 <_dtoa_r+0xa84>
 800ea72:	2331      	movs	r3, #49	@ 0x31
 800ea74:	f108 0801 	add.w	r8, r8, #1
 800ea78:	f88a 3000 	strb.w	r3, [sl]
 800ea7c:	e4ad      	b.n	800e3da <_dtoa_r+0x49a>
 800ea7e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ea80:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800eadc <_dtoa_r+0xb9c>
 800ea84:	b11b      	cbz	r3, 800ea8e <_dtoa_r+0xb4e>
 800ea86:	f10a 0308 	add.w	r3, sl, #8
 800ea8a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ea8c:	6013      	str	r3, [r2, #0]
 800ea8e:	4650      	mov	r0, sl
 800ea90:	b017      	add	sp, #92	@ 0x5c
 800ea92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea96:	9b07      	ldr	r3, [sp, #28]
 800ea98:	2b01      	cmp	r3, #1
 800ea9a:	f77f ae2e 	ble.w	800e6fa <_dtoa_r+0x7ba>
 800ea9e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eaa0:	9308      	str	r3, [sp, #32]
 800eaa2:	2001      	movs	r0, #1
 800eaa4:	e64d      	b.n	800e742 <_dtoa_r+0x802>
 800eaa6:	f1bb 0f00 	cmp.w	fp, #0
 800eaaa:	f77f aed9 	ble.w	800e860 <_dtoa_r+0x920>
 800eaae:	4656      	mov	r6, sl
 800eab0:	9802      	ldr	r0, [sp, #8]
 800eab2:	4621      	mov	r1, r4
 800eab4:	f7ff f9bc 	bl	800de30 <quorem>
 800eab8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800eabc:	f806 3b01 	strb.w	r3, [r6], #1
 800eac0:	eba6 020a 	sub.w	r2, r6, sl
 800eac4:	4593      	cmp	fp, r2
 800eac6:	ddb4      	ble.n	800ea32 <_dtoa_r+0xaf2>
 800eac8:	9902      	ldr	r1, [sp, #8]
 800eaca:	2300      	movs	r3, #0
 800eacc:	220a      	movs	r2, #10
 800eace:	4648      	mov	r0, r9
 800ead0:	f000 fcb4 	bl	800f43c <__multadd>
 800ead4:	9002      	str	r0, [sp, #8]
 800ead6:	e7eb      	b.n	800eab0 <_dtoa_r+0xb70>
 800ead8:	080115fa 	.word	0x080115fa
 800eadc:	0801157e 	.word	0x0801157e

0800eae0 <_free_r>:
 800eae0:	b538      	push	{r3, r4, r5, lr}
 800eae2:	4605      	mov	r5, r0
 800eae4:	2900      	cmp	r1, #0
 800eae6:	d041      	beq.n	800eb6c <_free_r+0x8c>
 800eae8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800eaec:	1f0c      	subs	r4, r1, #4
 800eaee:	2b00      	cmp	r3, #0
 800eaf0:	bfb8      	it	lt
 800eaf2:	18e4      	addlt	r4, r4, r3
 800eaf4:	f000 fc34 	bl	800f360 <__malloc_lock>
 800eaf8:	4a1d      	ldr	r2, [pc, #116]	@ (800eb70 <_free_r+0x90>)
 800eafa:	6813      	ldr	r3, [r2, #0]
 800eafc:	b933      	cbnz	r3, 800eb0c <_free_r+0x2c>
 800eafe:	6063      	str	r3, [r4, #4]
 800eb00:	6014      	str	r4, [r2, #0]
 800eb02:	4628      	mov	r0, r5
 800eb04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800eb08:	f000 bc30 	b.w	800f36c <__malloc_unlock>
 800eb0c:	42a3      	cmp	r3, r4
 800eb0e:	d908      	bls.n	800eb22 <_free_r+0x42>
 800eb10:	6820      	ldr	r0, [r4, #0]
 800eb12:	1821      	adds	r1, r4, r0
 800eb14:	428b      	cmp	r3, r1
 800eb16:	bf01      	itttt	eq
 800eb18:	6819      	ldreq	r1, [r3, #0]
 800eb1a:	685b      	ldreq	r3, [r3, #4]
 800eb1c:	1809      	addeq	r1, r1, r0
 800eb1e:	6021      	streq	r1, [r4, #0]
 800eb20:	e7ed      	b.n	800eafe <_free_r+0x1e>
 800eb22:	461a      	mov	r2, r3
 800eb24:	685b      	ldr	r3, [r3, #4]
 800eb26:	b10b      	cbz	r3, 800eb2c <_free_r+0x4c>
 800eb28:	42a3      	cmp	r3, r4
 800eb2a:	d9fa      	bls.n	800eb22 <_free_r+0x42>
 800eb2c:	6811      	ldr	r1, [r2, #0]
 800eb2e:	1850      	adds	r0, r2, r1
 800eb30:	42a0      	cmp	r0, r4
 800eb32:	d10b      	bne.n	800eb4c <_free_r+0x6c>
 800eb34:	6820      	ldr	r0, [r4, #0]
 800eb36:	4401      	add	r1, r0
 800eb38:	1850      	adds	r0, r2, r1
 800eb3a:	4283      	cmp	r3, r0
 800eb3c:	6011      	str	r1, [r2, #0]
 800eb3e:	d1e0      	bne.n	800eb02 <_free_r+0x22>
 800eb40:	6818      	ldr	r0, [r3, #0]
 800eb42:	685b      	ldr	r3, [r3, #4]
 800eb44:	6053      	str	r3, [r2, #4]
 800eb46:	4408      	add	r0, r1
 800eb48:	6010      	str	r0, [r2, #0]
 800eb4a:	e7da      	b.n	800eb02 <_free_r+0x22>
 800eb4c:	d902      	bls.n	800eb54 <_free_r+0x74>
 800eb4e:	230c      	movs	r3, #12
 800eb50:	602b      	str	r3, [r5, #0]
 800eb52:	e7d6      	b.n	800eb02 <_free_r+0x22>
 800eb54:	6820      	ldr	r0, [r4, #0]
 800eb56:	1821      	adds	r1, r4, r0
 800eb58:	428b      	cmp	r3, r1
 800eb5a:	bf04      	itt	eq
 800eb5c:	6819      	ldreq	r1, [r3, #0]
 800eb5e:	685b      	ldreq	r3, [r3, #4]
 800eb60:	6063      	str	r3, [r4, #4]
 800eb62:	bf04      	itt	eq
 800eb64:	1809      	addeq	r1, r1, r0
 800eb66:	6021      	streq	r1, [r4, #0]
 800eb68:	6054      	str	r4, [r2, #4]
 800eb6a:	e7ca      	b.n	800eb02 <_free_r+0x22>
 800eb6c:	bd38      	pop	{r3, r4, r5, pc}
 800eb6e:	bf00      	nop
 800eb70:	20000b2c 	.word	0x20000b2c

0800eb74 <rshift>:
 800eb74:	6903      	ldr	r3, [r0, #16]
 800eb76:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800eb7a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eb7e:	ea4f 1261 	mov.w	r2, r1, asr #5
 800eb82:	f100 0414 	add.w	r4, r0, #20
 800eb86:	dd45      	ble.n	800ec14 <rshift+0xa0>
 800eb88:	f011 011f 	ands.w	r1, r1, #31
 800eb8c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800eb90:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800eb94:	d10c      	bne.n	800ebb0 <rshift+0x3c>
 800eb96:	f100 0710 	add.w	r7, r0, #16
 800eb9a:	4629      	mov	r1, r5
 800eb9c:	42b1      	cmp	r1, r6
 800eb9e:	d334      	bcc.n	800ec0a <rshift+0x96>
 800eba0:	1a9b      	subs	r3, r3, r2
 800eba2:	009b      	lsls	r3, r3, #2
 800eba4:	1eea      	subs	r2, r5, #3
 800eba6:	4296      	cmp	r6, r2
 800eba8:	bf38      	it	cc
 800ebaa:	2300      	movcc	r3, #0
 800ebac:	4423      	add	r3, r4
 800ebae:	e015      	b.n	800ebdc <rshift+0x68>
 800ebb0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ebb4:	f1c1 0820 	rsb	r8, r1, #32
 800ebb8:	40cf      	lsrs	r7, r1
 800ebba:	f105 0e04 	add.w	lr, r5, #4
 800ebbe:	46a1      	mov	r9, r4
 800ebc0:	4576      	cmp	r6, lr
 800ebc2:	46f4      	mov	ip, lr
 800ebc4:	d815      	bhi.n	800ebf2 <rshift+0x7e>
 800ebc6:	1a9a      	subs	r2, r3, r2
 800ebc8:	0092      	lsls	r2, r2, #2
 800ebca:	3a04      	subs	r2, #4
 800ebcc:	3501      	adds	r5, #1
 800ebce:	42ae      	cmp	r6, r5
 800ebd0:	bf38      	it	cc
 800ebd2:	2200      	movcc	r2, #0
 800ebd4:	18a3      	adds	r3, r4, r2
 800ebd6:	50a7      	str	r7, [r4, r2]
 800ebd8:	b107      	cbz	r7, 800ebdc <rshift+0x68>
 800ebda:	3304      	adds	r3, #4
 800ebdc:	1b1a      	subs	r2, r3, r4
 800ebde:	42a3      	cmp	r3, r4
 800ebe0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ebe4:	bf08      	it	eq
 800ebe6:	2300      	moveq	r3, #0
 800ebe8:	6102      	str	r2, [r0, #16]
 800ebea:	bf08      	it	eq
 800ebec:	6143      	streq	r3, [r0, #20]
 800ebee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ebf2:	f8dc c000 	ldr.w	ip, [ip]
 800ebf6:	fa0c fc08 	lsl.w	ip, ip, r8
 800ebfa:	ea4c 0707 	orr.w	r7, ip, r7
 800ebfe:	f849 7b04 	str.w	r7, [r9], #4
 800ec02:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ec06:	40cf      	lsrs	r7, r1
 800ec08:	e7da      	b.n	800ebc0 <rshift+0x4c>
 800ec0a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ec0e:	f847 cf04 	str.w	ip, [r7, #4]!
 800ec12:	e7c3      	b.n	800eb9c <rshift+0x28>
 800ec14:	4623      	mov	r3, r4
 800ec16:	e7e1      	b.n	800ebdc <rshift+0x68>

0800ec18 <__hexdig_fun>:
 800ec18:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ec1c:	2b09      	cmp	r3, #9
 800ec1e:	d802      	bhi.n	800ec26 <__hexdig_fun+0xe>
 800ec20:	3820      	subs	r0, #32
 800ec22:	b2c0      	uxtb	r0, r0
 800ec24:	4770      	bx	lr
 800ec26:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ec2a:	2b05      	cmp	r3, #5
 800ec2c:	d801      	bhi.n	800ec32 <__hexdig_fun+0x1a>
 800ec2e:	3847      	subs	r0, #71	@ 0x47
 800ec30:	e7f7      	b.n	800ec22 <__hexdig_fun+0xa>
 800ec32:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ec36:	2b05      	cmp	r3, #5
 800ec38:	d801      	bhi.n	800ec3e <__hexdig_fun+0x26>
 800ec3a:	3827      	subs	r0, #39	@ 0x27
 800ec3c:	e7f1      	b.n	800ec22 <__hexdig_fun+0xa>
 800ec3e:	2000      	movs	r0, #0
 800ec40:	4770      	bx	lr
	...

0800ec44 <__gethex>:
 800ec44:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec48:	b085      	sub	sp, #20
 800ec4a:	468a      	mov	sl, r1
 800ec4c:	9302      	str	r3, [sp, #8]
 800ec4e:	680b      	ldr	r3, [r1, #0]
 800ec50:	9001      	str	r0, [sp, #4]
 800ec52:	4690      	mov	r8, r2
 800ec54:	1c9c      	adds	r4, r3, #2
 800ec56:	46a1      	mov	r9, r4
 800ec58:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ec5c:	2830      	cmp	r0, #48	@ 0x30
 800ec5e:	d0fa      	beq.n	800ec56 <__gethex+0x12>
 800ec60:	eba9 0303 	sub.w	r3, r9, r3
 800ec64:	f1a3 0b02 	sub.w	fp, r3, #2
 800ec68:	f7ff ffd6 	bl	800ec18 <__hexdig_fun>
 800ec6c:	4605      	mov	r5, r0
 800ec6e:	2800      	cmp	r0, #0
 800ec70:	d168      	bne.n	800ed44 <__gethex+0x100>
 800ec72:	49a0      	ldr	r1, [pc, #640]	@ (800eef4 <__gethex+0x2b0>)
 800ec74:	2201      	movs	r2, #1
 800ec76:	4648      	mov	r0, r9
 800ec78:	f7ff f823 	bl	800dcc2 <strncmp>
 800ec7c:	4607      	mov	r7, r0
 800ec7e:	2800      	cmp	r0, #0
 800ec80:	d167      	bne.n	800ed52 <__gethex+0x10e>
 800ec82:	f899 0001 	ldrb.w	r0, [r9, #1]
 800ec86:	4626      	mov	r6, r4
 800ec88:	f7ff ffc6 	bl	800ec18 <__hexdig_fun>
 800ec8c:	2800      	cmp	r0, #0
 800ec8e:	d062      	beq.n	800ed56 <__gethex+0x112>
 800ec90:	4623      	mov	r3, r4
 800ec92:	7818      	ldrb	r0, [r3, #0]
 800ec94:	2830      	cmp	r0, #48	@ 0x30
 800ec96:	4699      	mov	r9, r3
 800ec98:	f103 0301 	add.w	r3, r3, #1
 800ec9c:	d0f9      	beq.n	800ec92 <__gethex+0x4e>
 800ec9e:	f7ff ffbb 	bl	800ec18 <__hexdig_fun>
 800eca2:	fab0 f580 	clz	r5, r0
 800eca6:	096d      	lsrs	r5, r5, #5
 800eca8:	f04f 0b01 	mov.w	fp, #1
 800ecac:	464a      	mov	r2, r9
 800ecae:	4616      	mov	r6, r2
 800ecb0:	3201      	adds	r2, #1
 800ecb2:	7830      	ldrb	r0, [r6, #0]
 800ecb4:	f7ff ffb0 	bl	800ec18 <__hexdig_fun>
 800ecb8:	2800      	cmp	r0, #0
 800ecba:	d1f8      	bne.n	800ecae <__gethex+0x6a>
 800ecbc:	498d      	ldr	r1, [pc, #564]	@ (800eef4 <__gethex+0x2b0>)
 800ecbe:	2201      	movs	r2, #1
 800ecc0:	4630      	mov	r0, r6
 800ecc2:	f7fe fffe 	bl	800dcc2 <strncmp>
 800ecc6:	2800      	cmp	r0, #0
 800ecc8:	d13f      	bne.n	800ed4a <__gethex+0x106>
 800ecca:	b944      	cbnz	r4, 800ecde <__gethex+0x9a>
 800eccc:	1c74      	adds	r4, r6, #1
 800ecce:	4622      	mov	r2, r4
 800ecd0:	4616      	mov	r6, r2
 800ecd2:	3201      	adds	r2, #1
 800ecd4:	7830      	ldrb	r0, [r6, #0]
 800ecd6:	f7ff ff9f 	bl	800ec18 <__hexdig_fun>
 800ecda:	2800      	cmp	r0, #0
 800ecdc:	d1f8      	bne.n	800ecd0 <__gethex+0x8c>
 800ecde:	1ba4      	subs	r4, r4, r6
 800ece0:	00a7      	lsls	r7, r4, #2
 800ece2:	7833      	ldrb	r3, [r6, #0]
 800ece4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ece8:	2b50      	cmp	r3, #80	@ 0x50
 800ecea:	d13e      	bne.n	800ed6a <__gethex+0x126>
 800ecec:	7873      	ldrb	r3, [r6, #1]
 800ecee:	2b2b      	cmp	r3, #43	@ 0x2b
 800ecf0:	d033      	beq.n	800ed5a <__gethex+0x116>
 800ecf2:	2b2d      	cmp	r3, #45	@ 0x2d
 800ecf4:	d034      	beq.n	800ed60 <__gethex+0x11c>
 800ecf6:	1c71      	adds	r1, r6, #1
 800ecf8:	2400      	movs	r4, #0
 800ecfa:	7808      	ldrb	r0, [r1, #0]
 800ecfc:	f7ff ff8c 	bl	800ec18 <__hexdig_fun>
 800ed00:	1e43      	subs	r3, r0, #1
 800ed02:	b2db      	uxtb	r3, r3
 800ed04:	2b18      	cmp	r3, #24
 800ed06:	d830      	bhi.n	800ed6a <__gethex+0x126>
 800ed08:	f1a0 0210 	sub.w	r2, r0, #16
 800ed0c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ed10:	f7ff ff82 	bl	800ec18 <__hexdig_fun>
 800ed14:	f100 3cff 	add.w	ip, r0, #4294967295
 800ed18:	fa5f fc8c 	uxtb.w	ip, ip
 800ed1c:	f1bc 0f18 	cmp.w	ip, #24
 800ed20:	f04f 030a 	mov.w	r3, #10
 800ed24:	d91e      	bls.n	800ed64 <__gethex+0x120>
 800ed26:	b104      	cbz	r4, 800ed2a <__gethex+0xe6>
 800ed28:	4252      	negs	r2, r2
 800ed2a:	4417      	add	r7, r2
 800ed2c:	f8ca 1000 	str.w	r1, [sl]
 800ed30:	b1ed      	cbz	r5, 800ed6e <__gethex+0x12a>
 800ed32:	f1bb 0f00 	cmp.w	fp, #0
 800ed36:	bf0c      	ite	eq
 800ed38:	2506      	moveq	r5, #6
 800ed3a:	2500      	movne	r5, #0
 800ed3c:	4628      	mov	r0, r5
 800ed3e:	b005      	add	sp, #20
 800ed40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ed44:	2500      	movs	r5, #0
 800ed46:	462c      	mov	r4, r5
 800ed48:	e7b0      	b.n	800ecac <__gethex+0x68>
 800ed4a:	2c00      	cmp	r4, #0
 800ed4c:	d1c7      	bne.n	800ecde <__gethex+0x9a>
 800ed4e:	4627      	mov	r7, r4
 800ed50:	e7c7      	b.n	800ece2 <__gethex+0x9e>
 800ed52:	464e      	mov	r6, r9
 800ed54:	462f      	mov	r7, r5
 800ed56:	2501      	movs	r5, #1
 800ed58:	e7c3      	b.n	800ece2 <__gethex+0x9e>
 800ed5a:	2400      	movs	r4, #0
 800ed5c:	1cb1      	adds	r1, r6, #2
 800ed5e:	e7cc      	b.n	800ecfa <__gethex+0xb6>
 800ed60:	2401      	movs	r4, #1
 800ed62:	e7fb      	b.n	800ed5c <__gethex+0x118>
 800ed64:	fb03 0002 	mla	r0, r3, r2, r0
 800ed68:	e7ce      	b.n	800ed08 <__gethex+0xc4>
 800ed6a:	4631      	mov	r1, r6
 800ed6c:	e7de      	b.n	800ed2c <__gethex+0xe8>
 800ed6e:	eba6 0309 	sub.w	r3, r6, r9
 800ed72:	3b01      	subs	r3, #1
 800ed74:	4629      	mov	r1, r5
 800ed76:	2b07      	cmp	r3, #7
 800ed78:	dc0a      	bgt.n	800ed90 <__gethex+0x14c>
 800ed7a:	9801      	ldr	r0, [sp, #4]
 800ed7c:	f000 fafc 	bl	800f378 <_Balloc>
 800ed80:	4604      	mov	r4, r0
 800ed82:	b940      	cbnz	r0, 800ed96 <__gethex+0x152>
 800ed84:	4b5c      	ldr	r3, [pc, #368]	@ (800eef8 <__gethex+0x2b4>)
 800ed86:	4602      	mov	r2, r0
 800ed88:	21e4      	movs	r1, #228	@ 0xe4
 800ed8a:	485c      	ldr	r0, [pc, #368]	@ (800eefc <__gethex+0x2b8>)
 800ed8c:	f001 fa2c 	bl	80101e8 <__assert_func>
 800ed90:	3101      	adds	r1, #1
 800ed92:	105b      	asrs	r3, r3, #1
 800ed94:	e7ef      	b.n	800ed76 <__gethex+0x132>
 800ed96:	f100 0a14 	add.w	sl, r0, #20
 800ed9a:	2300      	movs	r3, #0
 800ed9c:	4655      	mov	r5, sl
 800ed9e:	469b      	mov	fp, r3
 800eda0:	45b1      	cmp	r9, r6
 800eda2:	d337      	bcc.n	800ee14 <__gethex+0x1d0>
 800eda4:	f845 bb04 	str.w	fp, [r5], #4
 800eda8:	eba5 050a 	sub.w	r5, r5, sl
 800edac:	10ad      	asrs	r5, r5, #2
 800edae:	6125      	str	r5, [r4, #16]
 800edb0:	4658      	mov	r0, fp
 800edb2:	f000 fbd3 	bl	800f55c <__hi0bits>
 800edb6:	016d      	lsls	r5, r5, #5
 800edb8:	f8d8 6000 	ldr.w	r6, [r8]
 800edbc:	1a2d      	subs	r5, r5, r0
 800edbe:	42b5      	cmp	r5, r6
 800edc0:	dd54      	ble.n	800ee6c <__gethex+0x228>
 800edc2:	1bad      	subs	r5, r5, r6
 800edc4:	4629      	mov	r1, r5
 800edc6:	4620      	mov	r0, r4
 800edc8:	f000 ff5f 	bl	800fc8a <__any_on>
 800edcc:	4681      	mov	r9, r0
 800edce:	b178      	cbz	r0, 800edf0 <__gethex+0x1ac>
 800edd0:	1e6b      	subs	r3, r5, #1
 800edd2:	1159      	asrs	r1, r3, #5
 800edd4:	f003 021f 	and.w	r2, r3, #31
 800edd8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800eddc:	f04f 0901 	mov.w	r9, #1
 800ede0:	fa09 f202 	lsl.w	r2, r9, r2
 800ede4:	420a      	tst	r2, r1
 800ede6:	d003      	beq.n	800edf0 <__gethex+0x1ac>
 800ede8:	454b      	cmp	r3, r9
 800edea:	dc36      	bgt.n	800ee5a <__gethex+0x216>
 800edec:	f04f 0902 	mov.w	r9, #2
 800edf0:	4629      	mov	r1, r5
 800edf2:	4620      	mov	r0, r4
 800edf4:	f7ff febe 	bl	800eb74 <rshift>
 800edf8:	442f      	add	r7, r5
 800edfa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800edfe:	42bb      	cmp	r3, r7
 800ee00:	da42      	bge.n	800ee88 <__gethex+0x244>
 800ee02:	9801      	ldr	r0, [sp, #4]
 800ee04:	4621      	mov	r1, r4
 800ee06:	f000 faf7 	bl	800f3f8 <_Bfree>
 800ee0a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ee0c:	2300      	movs	r3, #0
 800ee0e:	6013      	str	r3, [r2, #0]
 800ee10:	25a3      	movs	r5, #163	@ 0xa3
 800ee12:	e793      	b.n	800ed3c <__gethex+0xf8>
 800ee14:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800ee18:	2a2e      	cmp	r2, #46	@ 0x2e
 800ee1a:	d012      	beq.n	800ee42 <__gethex+0x1fe>
 800ee1c:	2b20      	cmp	r3, #32
 800ee1e:	d104      	bne.n	800ee2a <__gethex+0x1e6>
 800ee20:	f845 bb04 	str.w	fp, [r5], #4
 800ee24:	f04f 0b00 	mov.w	fp, #0
 800ee28:	465b      	mov	r3, fp
 800ee2a:	7830      	ldrb	r0, [r6, #0]
 800ee2c:	9303      	str	r3, [sp, #12]
 800ee2e:	f7ff fef3 	bl	800ec18 <__hexdig_fun>
 800ee32:	9b03      	ldr	r3, [sp, #12]
 800ee34:	f000 000f 	and.w	r0, r0, #15
 800ee38:	4098      	lsls	r0, r3
 800ee3a:	ea4b 0b00 	orr.w	fp, fp, r0
 800ee3e:	3304      	adds	r3, #4
 800ee40:	e7ae      	b.n	800eda0 <__gethex+0x15c>
 800ee42:	45b1      	cmp	r9, r6
 800ee44:	d8ea      	bhi.n	800ee1c <__gethex+0x1d8>
 800ee46:	492b      	ldr	r1, [pc, #172]	@ (800eef4 <__gethex+0x2b0>)
 800ee48:	9303      	str	r3, [sp, #12]
 800ee4a:	2201      	movs	r2, #1
 800ee4c:	4630      	mov	r0, r6
 800ee4e:	f7fe ff38 	bl	800dcc2 <strncmp>
 800ee52:	9b03      	ldr	r3, [sp, #12]
 800ee54:	2800      	cmp	r0, #0
 800ee56:	d1e1      	bne.n	800ee1c <__gethex+0x1d8>
 800ee58:	e7a2      	b.n	800eda0 <__gethex+0x15c>
 800ee5a:	1ea9      	subs	r1, r5, #2
 800ee5c:	4620      	mov	r0, r4
 800ee5e:	f000 ff14 	bl	800fc8a <__any_on>
 800ee62:	2800      	cmp	r0, #0
 800ee64:	d0c2      	beq.n	800edec <__gethex+0x1a8>
 800ee66:	f04f 0903 	mov.w	r9, #3
 800ee6a:	e7c1      	b.n	800edf0 <__gethex+0x1ac>
 800ee6c:	da09      	bge.n	800ee82 <__gethex+0x23e>
 800ee6e:	1b75      	subs	r5, r6, r5
 800ee70:	4621      	mov	r1, r4
 800ee72:	9801      	ldr	r0, [sp, #4]
 800ee74:	462a      	mov	r2, r5
 800ee76:	f000 fccf 	bl	800f818 <__lshift>
 800ee7a:	1b7f      	subs	r7, r7, r5
 800ee7c:	4604      	mov	r4, r0
 800ee7e:	f100 0a14 	add.w	sl, r0, #20
 800ee82:	f04f 0900 	mov.w	r9, #0
 800ee86:	e7b8      	b.n	800edfa <__gethex+0x1b6>
 800ee88:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ee8c:	42bd      	cmp	r5, r7
 800ee8e:	dd6f      	ble.n	800ef70 <__gethex+0x32c>
 800ee90:	1bed      	subs	r5, r5, r7
 800ee92:	42ae      	cmp	r6, r5
 800ee94:	dc34      	bgt.n	800ef00 <__gethex+0x2bc>
 800ee96:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ee9a:	2b02      	cmp	r3, #2
 800ee9c:	d022      	beq.n	800eee4 <__gethex+0x2a0>
 800ee9e:	2b03      	cmp	r3, #3
 800eea0:	d024      	beq.n	800eeec <__gethex+0x2a8>
 800eea2:	2b01      	cmp	r3, #1
 800eea4:	d115      	bne.n	800eed2 <__gethex+0x28e>
 800eea6:	42ae      	cmp	r6, r5
 800eea8:	d113      	bne.n	800eed2 <__gethex+0x28e>
 800eeaa:	2e01      	cmp	r6, #1
 800eeac:	d10b      	bne.n	800eec6 <__gethex+0x282>
 800eeae:	9a02      	ldr	r2, [sp, #8]
 800eeb0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800eeb4:	6013      	str	r3, [r2, #0]
 800eeb6:	2301      	movs	r3, #1
 800eeb8:	6123      	str	r3, [r4, #16]
 800eeba:	f8ca 3000 	str.w	r3, [sl]
 800eebe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800eec0:	2562      	movs	r5, #98	@ 0x62
 800eec2:	601c      	str	r4, [r3, #0]
 800eec4:	e73a      	b.n	800ed3c <__gethex+0xf8>
 800eec6:	1e71      	subs	r1, r6, #1
 800eec8:	4620      	mov	r0, r4
 800eeca:	f000 fede 	bl	800fc8a <__any_on>
 800eece:	2800      	cmp	r0, #0
 800eed0:	d1ed      	bne.n	800eeae <__gethex+0x26a>
 800eed2:	9801      	ldr	r0, [sp, #4]
 800eed4:	4621      	mov	r1, r4
 800eed6:	f000 fa8f 	bl	800f3f8 <_Bfree>
 800eeda:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eedc:	2300      	movs	r3, #0
 800eede:	6013      	str	r3, [r2, #0]
 800eee0:	2550      	movs	r5, #80	@ 0x50
 800eee2:	e72b      	b.n	800ed3c <__gethex+0xf8>
 800eee4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eee6:	2b00      	cmp	r3, #0
 800eee8:	d1f3      	bne.n	800eed2 <__gethex+0x28e>
 800eeea:	e7e0      	b.n	800eeae <__gethex+0x26a>
 800eeec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d1dd      	bne.n	800eeae <__gethex+0x26a>
 800eef2:	e7ee      	b.n	800eed2 <__gethex+0x28e>
 800eef4:	08011540 	.word	0x08011540
 800eef8:	080115fa 	.word	0x080115fa
 800eefc:	0801160b 	.word	0x0801160b
 800ef00:	1e6f      	subs	r7, r5, #1
 800ef02:	f1b9 0f00 	cmp.w	r9, #0
 800ef06:	d130      	bne.n	800ef6a <__gethex+0x326>
 800ef08:	b127      	cbz	r7, 800ef14 <__gethex+0x2d0>
 800ef0a:	4639      	mov	r1, r7
 800ef0c:	4620      	mov	r0, r4
 800ef0e:	f000 febc 	bl	800fc8a <__any_on>
 800ef12:	4681      	mov	r9, r0
 800ef14:	117a      	asrs	r2, r7, #5
 800ef16:	2301      	movs	r3, #1
 800ef18:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800ef1c:	f007 071f 	and.w	r7, r7, #31
 800ef20:	40bb      	lsls	r3, r7
 800ef22:	4213      	tst	r3, r2
 800ef24:	4629      	mov	r1, r5
 800ef26:	4620      	mov	r0, r4
 800ef28:	bf18      	it	ne
 800ef2a:	f049 0902 	orrne.w	r9, r9, #2
 800ef2e:	f7ff fe21 	bl	800eb74 <rshift>
 800ef32:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800ef36:	1b76      	subs	r6, r6, r5
 800ef38:	2502      	movs	r5, #2
 800ef3a:	f1b9 0f00 	cmp.w	r9, #0
 800ef3e:	d047      	beq.n	800efd0 <__gethex+0x38c>
 800ef40:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ef44:	2b02      	cmp	r3, #2
 800ef46:	d015      	beq.n	800ef74 <__gethex+0x330>
 800ef48:	2b03      	cmp	r3, #3
 800ef4a:	d017      	beq.n	800ef7c <__gethex+0x338>
 800ef4c:	2b01      	cmp	r3, #1
 800ef4e:	d109      	bne.n	800ef64 <__gethex+0x320>
 800ef50:	f019 0f02 	tst.w	r9, #2
 800ef54:	d006      	beq.n	800ef64 <__gethex+0x320>
 800ef56:	f8da 3000 	ldr.w	r3, [sl]
 800ef5a:	ea49 0903 	orr.w	r9, r9, r3
 800ef5e:	f019 0f01 	tst.w	r9, #1
 800ef62:	d10e      	bne.n	800ef82 <__gethex+0x33e>
 800ef64:	f045 0510 	orr.w	r5, r5, #16
 800ef68:	e032      	b.n	800efd0 <__gethex+0x38c>
 800ef6a:	f04f 0901 	mov.w	r9, #1
 800ef6e:	e7d1      	b.n	800ef14 <__gethex+0x2d0>
 800ef70:	2501      	movs	r5, #1
 800ef72:	e7e2      	b.n	800ef3a <__gethex+0x2f6>
 800ef74:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef76:	f1c3 0301 	rsb	r3, r3, #1
 800ef7a:	930f      	str	r3, [sp, #60]	@ 0x3c
 800ef7c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800ef7e:	2b00      	cmp	r3, #0
 800ef80:	d0f0      	beq.n	800ef64 <__gethex+0x320>
 800ef82:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ef86:	f104 0314 	add.w	r3, r4, #20
 800ef8a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ef8e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ef92:	f04f 0c00 	mov.w	ip, #0
 800ef96:	4618      	mov	r0, r3
 800ef98:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef9c:	f1b2 3fff 	cmp.w	r2, #4294967295
 800efa0:	d01b      	beq.n	800efda <__gethex+0x396>
 800efa2:	3201      	adds	r2, #1
 800efa4:	6002      	str	r2, [r0, #0]
 800efa6:	2d02      	cmp	r5, #2
 800efa8:	f104 0314 	add.w	r3, r4, #20
 800efac:	d13c      	bne.n	800f028 <__gethex+0x3e4>
 800efae:	f8d8 2000 	ldr.w	r2, [r8]
 800efb2:	3a01      	subs	r2, #1
 800efb4:	42b2      	cmp	r2, r6
 800efb6:	d109      	bne.n	800efcc <__gethex+0x388>
 800efb8:	1171      	asrs	r1, r6, #5
 800efba:	2201      	movs	r2, #1
 800efbc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800efc0:	f006 061f 	and.w	r6, r6, #31
 800efc4:	fa02 f606 	lsl.w	r6, r2, r6
 800efc8:	421e      	tst	r6, r3
 800efca:	d13a      	bne.n	800f042 <__gethex+0x3fe>
 800efcc:	f045 0520 	orr.w	r5, r5, #32
 800efd0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800efd2:	601c      	str	r4, [r3, #0]
 800efd4:	9b02      	ldr	r3, [sp, #8]
 800efd6:	601f      	str	r7, [r3, #0]
 800efd8:	e6b0      	b.n	800ed3c <__gethex+0xf8>
 800efda:	4299      	cmp	r1, r3
 800efdc:	f843 cc04 	str.w	ip, [r3, #-4]
 800efe0:	d8d9      	bhi.n	800ef96 <__gethex+0x352>
 800efe2:	68a3      	ldr	r3, [r4, #8]
 800efe4:	459b      	cmp	fp, r3
 800efe6:	db17      	blt.n	800f018 <__gethex+0x3d4>
 800efe8:	6861      	ldr	r1, [r4, #4]
 800efea:	9801      	ldr	r0, [sp, #4]
 800efec:	3101      	adds	r1, #1
 800efee:	f000 f9c3 	bl	800f378 <_Balloc>
 800eff2:	4681      	mov	r9, r0
 800eff4:	b918      	cbnz	r0, 800effe <__gethex+0x3ba>
 800eff6:	4b1a      	ldr	r3, [pc, #104]	@ (800f060 <__gethex+0x41c>)
 800eff8:	4602      	mov	r2, r0
 800effa:	2184      	movs	r1, #132	@ 0x84
 800effc:	e6c5      	b.n	800ed8a <__gethex+0x146>
 800effe:	6922      	ldr	r2, [r4, #16]
 800f000:	3202      	adds	r2, #2
 800f002:	f104 010c 	add.w	r1, r4, #12
 800f006:	0092      	lsls	r2, r2, #2
 800f008:	300c      	adds	r0, #12
 800f00a:	f7fe fefa 	bl	800de02 <memcpy>
 800f00e:	4621      	mov	r1, r4
 800f010:	9801      	ldr	r0, [sp, #4]
 800f012:	f000 f9f1 	bl	800f3f8 <_Bfree>
 800f016:	464c      	mov	r4, r9
 800f018:	6923      	ldr	r3, [r4, #16]
 800f01a:	1c5a      	adds	r2, r3, #1
 800f01c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f020:	6122      	str	r2, [r4, #16]
 800f022:	2201      	movs	r2, #1
 800f024:	615a      	str	r2, [r3, #20]
 800f026:	e7be      	b.n	800efa6 <__gethex+0x362>
 800f028:	6922      	ldr	r2, [r4, #16]
 800f02a:	455a      	cmp	r2, fp
 800f02c:	dd0b      	ble.n	800f046 <__gethex+0x402>
 800f02e:	2101      	movs	r1, #1
 800f030:	4620      	mov	r0, r4
 800f032:	f7ff fd9f 	bl	800eb74 <rshift>
 800f036:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f03a:	3701      	adds	r7, #1
 800f03c:	42bb      	cmp	r3, r7
 800f03e:	f6ff aee0 	blt.w	800ee02 <__gethex+0x1be>
 800f042:	2501      	movs	r5, #1
 800f044:	e7c2      	b.n	800efcc <__gethex+0x388>
 800f046:	f016 061f 	ands.w	r6, r6, #31
 800f04a:	d0fa      	beq.n	800f042 <__gethex+0x3fe>
 800f04c:	4453      	add	r3, sl
 800f04e:	f1c6 0620 	rsb	r6, r6, #32
 800f052:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f056:	f000 fa81 	bl	800f55c <__hi0bits>
 800f05a:	42b0      	cmp	r0, r6
 800f05c:	dbe7      	blt.n	800f02e <__gethex+0x3ea>
 800f05e:	e7f0      	b.n	800f042 <__gethex+0x3fe>
 800f060:	080115fa 	.word	0x080115fa

0800f064 <L_shift>:
 800f064:	f1c2 0208 	rsb	r2, r2, #8
 800f068:	0092      	lsls	r2, r2, #2
 800f06a:	b570      	push	{r4, r5, r6, lr}
 800f06c:	f1c2 0620 	rsb	r6, r2, #32
 800f070:	6843      	ldr	r3, [r0, #4]
 800f072:	6804      	ldr	r4, [r0, #0]
 800f074:	fa03 f506 	lsl.w	r5, r3, r6
 800f078:	432c      	orrs	r4, r5
 800f07a:	40d3      	lsrs	r3, r2
 800f07c:	6004      	str	r4, [r0, #0]
 800f07e:	f840 3f04 	str.w	r3, [r0, #4]!
 800f082:	4288      	cmp	r0, r1
 800f084:	d3f4      	bcc.n	800f070 <L_shift+0xc>
 800f086:	bd70      	pop	{r4, r5, r6, pc}

0800f088 <__match>:
 800f088:	b530      	push	{r4, r5, lr}
 800f08a:	6803      	ldr	r3, [r0, #0]
 800f08c:	3301      	adds	r3, #1
 800f08e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f092:	b914      	cbnz	r4, 800f09a <__match+0x12>
 800f094:	6003      	str	r3, [r0, #0]
 800f096:	2001      	movs	r0, #1
 800f098:	bd30      	pop	{r4, r5, pc}
 800f09a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f09e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f0a2:	2d19      	cmp	r5, #25
 800f0a4:	bf98      	it	ls
 800f0a6:	3220      	addls	r2, #32
 800f0a8:	42a2      	cmp	r2, r4
 800f0aa:	d0f0      	beq.n	800f08e <__match+0x6>
 800f0ac:	2000      	movs	r0, #0
 800f0ae:	e7f3      	b.n	800f098 <__match+0x10>

0800f0b0 <__hexnan>:
 800f0b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0b4:	680b      	ldr	r3, [r1, #0]
 800f0b6:	6801      	ldr	r1, [r0, #0]
 800f0b8:	115e      	asrs	r6, r3, #5
 800f0ba:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f0be:	f013 031f 	ands.w	r3, r3, #31
 800f0c2:	b087      	sub	sp, #28
 800f0c4:	bf18      	it	ne
 800f0c6:	3604      	addne	r6, #4
 800f0c8:	2500      	movs	r5, #0
 800f0ca:	1f37      	subs	r7, r6, #4
 800f0cc:	4682      	mov	sl, r0
 800f0ce:	4690      	mov	r8, r2
 800f0d0:	9301      	str	r3, [sp, #4]
 800f0d2:	f846 5c04 	str.w	r5, [r6, #-4]
 800f0d6:	46b9      	mov	r9, r7
 800f0d8:	463c      	mov	r4, r7
 800f0da:	9502      	str	r5, [sp, #8]
 800f0dc:	46ab      	mov	fp, r5
 800f0de:	784a      	ldrb	r2, [r1, #1]
 800f0e0:	1c4b      	adds	r3, r1, #1
 800f0e2:	9303      	str	r3, [sp, #12]
 800f0e4:	b342      	cbz	r2, 800f138 <__hexnan+0x88>
 800f0e6:	4610      	mov	r0, r2
 800f0e8:	9105      	str	r1, [sp, #20]
 800f0ea:	9204      	str	r2, [sp, #16]
 800f0ec:	f7ff fd94 	bl	800ec18 <__hexdig_fun>
 800f0f0:	2800      	cmp	r0, #0
 800f0f2:	d151      	bne.n	800f198 <__hexnan+0xe8>
 800f0f4:	9a04      	ldr	r2, [sp, #16]
 800f0f6:	9905      	ldr	r1, [sp, #20]
 800f0f8:	2a20      	cmp	r2, #32
 800f0fa:	d818      	bhi.n	800f12e <__hexnan+0x7e>
 800f0fc:	9b02      	ldr	r3, [sp, #8]
 800f0fe:	459b      	cmp	fp, r3
 800f100:	dd13      	ble.n	800f12a <__hexnan+0x7a>
 800f102:	454c      	cmp	r4, r9
 800f104:	d206      	bcs.n	800f114 <__hexnan+0x64>
 800f106:	2d07      	cmp	r5, #7
 800f108:	dc04      	bgt.n	800f114 <__hexnan+0x64>
 800f10a:	462a      	mov	r2, r5
 800f10c:	4649      	mov	r1, r9
 800f10e:	4620      	mov	r0, r4
 800f110:	f7ff ffa8 	bl	800f064 <L_shift>
 800f114:	4544      	cmp	r4, r8
 800f116:	d952      	bls.n	800f1be <__hexnan+0x10e>
 800f118:	2300      	movs	r3, #0
 800f11a:	f1a4 0904 	sub.w	r9, r4, #4
 800f11e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f122:	f8cd b008 	str.w	fp, [sp, #8]
 800f126:	464c      	mov	r4, r9
 800f128:	461d      	mov	r5, r3
 800f12a:	9903      	ldr	r1, [sp, #12]
 800f12c:	e7d7      	b.n	800f0de <__hexnan+0x2e>
 800f12e:	2a29      	cmp	r2, #41	@ 0x29
 800f130:	d157      	bne.n	800f1e2 <__hexnan+0x132>
 800f132:	3102      	adds	r1, #2
 800f134:	f8ca 1000 	str.w	r1, [sl]
 800f138:	f1bb 0f00 	cmp.w	fp, #0
 800f13c:	d051      	beq.n	800f1e2 <__hexnan+0x132>
 800f13e:	454c      	cmp	r4, r9
 800f140:	d206      	bcs.n	800f150 <__hexnan+0xa0>
 800f142:	2d07      	cmp	r5, #7
 800f144:	dc04      	bgt.n	800f150 <__hexnan+0xa0>
 800f146:	462a      	mov	r2, r5
 800f148:	4649      	mov	r1, r9
 800f14a:	4620      	mov	r0, r4
 800f14c:	f7ff ff8a 	bl	800f064 <L_shift>
 800f150:	4544      	cmp	r4, r8
 800f152:	d936      	bls.n	800f1c2 <__hexnan+0x112>
 800f154:	f1a8 0204 	sub.w	r2, r8, #4
 800f158:	4623      	mov	r3, r4
 800f15a:	f853 1b04 	ldr.w	r1, [r3], #4
 800f15e:	f842 1f04 	str.w	r1, [r2, #4]!
 800f162:	429f      	cmp	r7, r3
 800f164:	d2f9      	bcs.n	800f15a <__hexnan+0xaa>
 800f166:	1b3b      	subs	r3, r7, r4
 800f168:	f023 0303 	bic.w	r3, r3, #3
 800f16c:	3304      	adds	r3, #4
 800f16e:	3401      	adds	r4, #1
 800f170:	3e03      	subs	r6, #3
 800f172:	42b4      	cmp	r4, r6
 800f174:	bf88      	it	hi
 800f176:	2304      	movhi	r3, #4
 800f178:	4443      	add	r3, r8
 800f17a:	2200      	movs	r2, #0
 800f17c:	f843 2b04 	str.w	r2, [r3], #4
 800f180:	429f      	cmp	r7, r3
 800f182:	d2fb      	bcs.n	800f17c <__hexnan+0xcc>
 800f184:	683b      	ldr	r3, [r7, #0]
 800f186:	b91b      	cbnz	r3, 800f190 <__hexnan+0xe0>
 800f188:	4547      	cmp	r7, r8
 800f18a:	d128      	bne.n	800f1de <__hexnan+0x12e>
 800f18c:	2301      	movs	r3, #1
 800f18e:	603b      	str	r3, [r7, #0]
 800f190:	2005      	movs	r0, #5
 800f192:	b007      	add	sp, #28
 800f194:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f198:	3501      	adds	r5, #1
 800f19a:	2d08      	cmp	r5, #8
 800f19c:	f10b 0b01 	add.w	fp, fp, #1
 800f1a0:	dd06      	ble.n	800f1b0 <__hexnan+0x100>
 800f1a2:	4544      	cmp	r4, r8
 800f1a4:	d9c1      	bls.n	800f12a <__hexnan+0x7a>
 800f1a6:	2300      	movs	r3, #0
 800f1a8:	f844 3c04 	str.w	r3, [r4, #-4]
 800f1ac:	2501      	movs	r5, #1
 800f1ae:	3c04      	subs	r4, #4
 800f1b0:	6822      	ldr	r2, [r4, #0]
 800f1b2:	f000 000f 	and.w	r0, r0, #15
 800f1b6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f1ba:	6020      	str	r0, [r4, #0]
 800f1bc:	e7b5      	b.n	800f12a <__hexnan+0x7a>
 800f1be:	2508      	movs	r5, #8
 800f1c0:	e7b3      	b.n	800f12a <__hexnan+0x7a>
 800f1c2:	9b01      	ldr	r3, [sp, #4]
 800f1c4:	2b00      	cmp	r3, #0
 800f1c6:	d0dd      	beq.n	800f184 <__hexnan+0xd4>
 800f1c8:	f1c3 0320 	rsb	r3, r3, #32
 800f1cc:	f04f 32ff 	mov.w	r2, #4294967295
 800f1d0:	40da      	lsrs	r2, r3
 800f1d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f1d6:	4013      	ands	r3, r2
 800f1d8:	f846 3c04 	str.w	r3, [r6, #-4]
 800f1dc:	e7d2      	b.n	800f184 <__hexnan+0xd4>
 800f1de:	3f04      	subs	r7, #4
 800f1e0:	e7d0      	b.n	800f184 <__hexnan+0xd4>
 800f1e2:	2004      	movs	r0, #4
 800f1e4:	e7d5      	b.n	800f192 <__hexnan+0xe2>
	...

0800f1e8 <malloc>:
 800f1e8:	4b02      	ldr	r3, [pc, #8]	@ (800f1f4 <malloc+0xc>)
 800f1ea:	4601      	mov	r1, r0
 800f1ec:	6818      	ldr	r0, [r3, #0]
 800f1ee:	f000 b825 	b.w	800f23c <_malloc_r>
 800f1f2:	bf00      	nop
 800f1f4:	20000228 	.word	0x20000228

0800f1f8 <sbrk_aligned>:
 800f1f8:	b570      	push	{r4, r5, r6, lr}
 800f1fa:	4e0f      	ldr	r6, [pc, #60]	@ (800f238 <sbrk_aligned+0x40>)
 800f1fc:	460c      	mov	r4, r1
 800f1fe:	6831      	ldr	r1, [r6, #0]
 800f200:	4605      	mov	r5, r0
 800f202:	b911      	cbnz	r1, 800f20a <sbrk_aligned+0x12>
 800f204:	f000 ffe0 	bl	80101c8 <_sbrk_r>
 800f208:	6030      	str	r0, [r6, #0]
 800f20a:	4621      	mov	r1, r4
 800f20c:	4628      	mov	r0, r5
 800f20e:	f000 ffdb 	bl	80101c8 <_sbrk_r>
 800f212:	1c43      	adds	r3, r0, #1
 800f214:	d103      	bne.n	800f21e <sbrk_aligned+0x26>
 800f216:	f04f 34ff 	mov.w	r4, #4294967295
 800f21a:	4620      	mov	r0, r4
 800f21c:	bd70      	pop	{r4, r5, r6, pc}
 800f21e:	1cc4      	adds	r4, r0, #3
 800f220:	f024 0403 	bic.w	r4, r4, #3
 800f224:	42a0      	cmp	r0, r4
 800f226:	d0f8      	beq.n	800f21a <sbrk_aligned+0x22>
 800f228:	1a21      	subs	r1, r4, r0
 800f22a:	4628      	mov	r0, r5
 800f22c:	f000 ffcc 	bl	80101c8 <_sbrk_r>
 800f230:	3001      	adds	r0, #1
 800f232:	d1f2      	bne.n	800f21a <sbrk_aligned+0x22>
 800f234:	e7ef      	b.n	800f216 <sbrk_aligned+0x1e>
 800f236:	bf00      	nop
 800f238:	20000b28 	.word	0x20000b28

0800f23c <_malloc_r>:
 800f23c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f240:	1ccd      	adds	r5, r1, #3
 800f242:	f025 0503 	bic.w	r5, r5, #3
 800f246:	3508      	adds	r5, #8
 800f248:	2d0c      	cmp	r5, #12
 800f24a:	bf38      	it	cc
 800f24c:	250c      	movcc	r5, #12
 800f24e:	2d00      	cmp	r5, #0
 800f250:	4606      	mov	r6, r0
 800f252:	db01      	blt.n	800f258 <_malloc_r+0x1c>
 800f254:	42a9      	cmp	r1, r5
 800f256:	d904      	bls.n	800f262 <_malloc_r+0x26>
 800f258:	230c      	movs	r3, #12
 800f25a:	6033      	str	r3, [r6, #0]
 800f25c:	2000      	movs	r0, #0
 800f25e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f262:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800f338 <_malloc_r+0xfc>
 800f266:	f000 f87b 	bl	800f360 <__malloc_lock>
 800f26a:	f8d8 3000 	ldr.w	r3, [r8]
 800f26e:	461c      	mov	r4, r3
 800f270:	bb44      	cbnz	r4, 800f2c4 <_malloc_r+0x88>
 800f272:	4629      	mov	r1, r5
 800f274:	4630      	mov	r0, r6
 800f276:	f7ff ffbf 	bl	800f1f8 <sbrk_aligned>
 800f27a:	1c43      	adds	r3, r0, #1
 800f27c:	4604      	mov	r4, r0
 800f27e:	d158      	bne.n	800f332 <_malloc_r+0xf6>
 800f280:	f8d8 4000 	ldr.w	r4, [r8]
 800f284:	4627      	mov	r7, r4
 800f286:	2f00      	cmp	r7, #0
 800f288:	d143      	bne.n	800f312 <_malloc_r+0xd6>
 800f28a:	2c00      	cmp	r4, #0
 800f28c:	d04b      	beq.n	800f326 <_malloc_r+0xea>
 800f28e:	6823      	ldr	r3, [r4, #0]
 800f290:	4639      	mov	r1, r7
 800f292:	4630      	mov	r0, r6
 800f294:	eb04 0903 	add.w	r9, r4, r3
 800f298:	f000 ff96 	bl	80101c8 <_sbrk_r>
 800f29c:	4581      	cmp	r9, r0
 800f29e:	d142      	bne.n	800f326 <_malloc_r+0xea>
 800f2a0:	6821      	ldr	r1, [r4, #0]
 800f2a2:	1a6d      	subs	r5, r5, r1
 800f2a4:	4629      	mov	r1, r5
 800f2a6:	4630      	mov	r0, r6
 800f2a8:	f7ff ffa6 	bl	800f1f8 <sbrk_aligned>
 800f2ac:	3001      	adds	r0, #1
 800f2ae:	d03a      	beq.n	800f326 <_malloc_r+0xea>
 800f2b0:	6823      	ldr	r3, [r4, #0]
 800f2b2:	442b      	add	r3, r5
 800f2b4:	6023      	str	r3, [r4, #0]
 800f2b6:	f8d8 3000 	ldr.w	r3, [r8]
 800f2ba:	685a      	ldr	r2, [r3, #4]
 800f2bc:	bb62      	cbnz	r2, 800f318 <_malloc_r+0xdc>
 800f2be:	f8c8 7000 	str.w	r7, [r8]
 800f2c2:	e00f      	b.n	800f2e4 <_malloc_r+0xa8>
 800f2c4:	6822      	ldr	r2, [r4, #0]
 800f2c6:	1b52      	subs	r2, r2, r5
 800f2c8:	d420      	bmi.n	800f30c <_malloc_r+0xd0>
 800f2ca:	2a0b      	cmp	r2, #11
 800f2cc:	d917      	bls.n	800f2fe <_malloc_r+0xc2>
 800f2ce:	1961      	adds	r1, r4, r5
 800f2d0:	42a3      	cmp	r3, r4
 800f2d2:	6025      	str	r5, [r4, #0]
 800f2d4:	bf18      	it	ne
 800f2d6:	6059      	strne	r1, [r3, #4]
 800f2d8:	6863      	ldr	r3, [r4, #4]
 800f2da:	bf08      	it	eq
 800f2dc:	f8c8 1000 	streq.w	r1, [r8]
 800f2e0:	5162      	str	r2, [r4, r5]
 800f2e2:	604b      	str	r3, [r1, #4]
 800f2e4:	4630      	mov	r0, r6
 800f2e6:	f000 f841 	bl	800f36c <__malloc_unlock>
 800f2ea:	f104 000b 	add.w	r0, r4, #11
 800f2ee:	1d23      	adds	r3, r4, #4
 800f2f0:	f020 0007 	bic.w	r0, r0, #7
 800f2f4:	1ac2      	subs	r2, r0, r3
 800f2f6:	bf1c      	itt	ne
 800f2f8:	1a1b      	subne	r3, r3, r0
 800f2fa:	50a3      	strne	r3, [r4, r2]
 800f2fc:	e7af      	b.n	800f25e <_malloc_r+0x22>
 800f2fe:	6862      	ldr	r2, [r4, #4]
 800f300:	42a3      	cmp	r3, r4
 800f302:	bf0c      	ite	eq
 800f304:	f8c8 2000 	streq.w	r2, [r8]
 800f308:	605a      	strne	r2, [r3, #4]
 800f30a:	e7eb      	b.n	800f2e4 <_malloc_r+0xa8>
 800f30c:	4623      	mov	r3, r4
 800f30e:	6864      	ldr	r4, [r4, #4]
 800f310:	e7ae      	b.n	800f270 <_malloc_r+0x34>
 800f312:	463c      	mov	r4, r7
 800f314:	687f      	ldr	r7, [r7, #4]
 800f316:	e7b6      	b.n	800f286 <_malloc_r+0x4a>
 800f318:	461a      	mov	r2, r3
 800f31a:	685b      	ldr	r3, [r3, #4]
 800f31c:	42a3      	cmp	r3, r4
 800f31e:	d1fb      	bne.n	800f318 <_malloc_r+0xdc>
 800f320:	2300      	movs	r3, #0
 800f322:	6053      	str	r3, [r2, #4]
 800f324:	e7de      	b.n	800f2e4 <_malloc_r+0xa8>
 800f326:	230c      	movs	r3, #12
 800f328:	6033      	str	r3, [r6, #0]
 800f32a:	4630      	mov	r0, r6
 800f32c:	f000 f81e 	bl	800f36c <__malloc_unlock>
 800f330:	e794      	b.n	800f25c <_malloc_r+0x20>
 800f332:	6005      	str	r5, [r0, #0]
 800f334:	e7d6      	b.n	800f2e4 <_malloc_r+0xa8>
 800f336:	bf00      	nop
 800f338:	20000b2c 	.word	0x20000b2c

0800f33c <__ascii_mbtowc>:
 800f33c:	b082      	sub	sp, #8
 800f33e:	b901      	cbnz	r1, 800f342 <__ascii_mbtowc+0x6>
 800f340:	a901      	add	r1, sp, #4
 800f342:	b142      	cbz	r2, 800f356 <__ascii_mbtowc+0x1a>
 800f344:	b14b      	cbz	r3, 800f35a <__ascii_mbtowc+0x1e>
 800f346:	7813      	ldrb	r3, [r2, #0]
 800f348:	600b      	str	r3, [r1, #0]
 800f34a:	7812      	ldrb	r2, [r2, #0]
 800f34c:	1e10      	subs	r0, r2, #0
 800f34e:	bf18      	it	ne
 800f350:	2001      	movne	r0, #1
 800f352:	b002      	add	sp, #8
 800f354:	4770      	bx	lr
 800f356:	4610      	mov	r0, r2
 800f358:	e7fb      	b.n	800f352 <__ascii_mbtowc+0x16>
 800f35a:	f06f 0001 	mvn.w	r0, #1
 800f35e:	e7f8      	b.n	800f352 <__ascii_mbtowc+0x16>

0800f360 <__malloc_lock>:
 800f360:	4801      	ldr	r0, [pc, #4]	@ (800f368 <__malloc_lock+0x8>)
 800f362:	f7fe bd4c 	b.w	800ddfe <__retarget_lock_acquire_recursive>
 800f366:	bf00      	nop
 800f368:	20000b24 	.word	0x20000b24

0800f36c <__malloc_unlock>:
 800f36c:	4801      	ldr	r0, [pc, #4]	@ (800f374 <__malloc_unlock+0x8>)
 800f36e:	f7fe bd47 	b.w	800de00 <__retarget_lock_release_recursive>
 800f372:	bf00      	nop
 800f374:	20000b24 	.word	0x20000b24

0800f378 <_Balloc>:
 800f378:	b570      	push	{r4, r5, r6, lr}
 800f37a:	69c6      	ldr	r6, [r0, #28]
 800f37c:	4604      	mov	r4, r0
 800f37e:	460d      	mov	r5, r1
 800f380:	b976      	cbnz	r6, 800f3a0 <_Balloc+0x28>
 800f382:	2010      	movs	r0, #16
 800f384:	f7ff ff30 	bl	800f1e8 <malloc>
 800f388:	4602      	mov	r2, r0
 800f38a:	61e0      	str	r0, [r4, #28]
 800f38c:	b920      	cbnz	r0, 800f398 <_Balloc+0x20>
 800f38e:	4b18      	ldr	r3, [pc, #96]	@ (800f3f0 <_Balloc+0x78>)
 800f390:	4818      	ldr	r0, [pc, #96]	@ (800f3f4 <_Balloc+0x7c>)
 800f392:	216b      	movs	r1, #107	@ 0x6b
 800f394:	f000 ff28 	bl	80101e8 <__assert_func>
 800f398:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f39c:	6006      	str	r6, [r0, #0]
 800f39e:	60c6      	str	r6, [r0, #12]
 800f3a0:	69e6      	ldr	r6, [r4, #28]
 800f3a2:	68f3      	ldr	r3, [r6, #12]
 800f3a4:	b183      	cbz	r3, 800f3c8 <_Balloc+0x50>
 800f3a6:	69e3      	ldr	r3, [r4, #28]
 800f3a8:	68db      	ldr	r3, [r3, #12]
 800f3aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f3ae:	b9b8      	cbnz	r0, 800f3e0 <_Balloc+0x68>
 800f3b0:	2101      	movs	r1, #1
 800f3b2:	fa01 f605 	lsl.w	r6, r1, r5
 800f3b6:	1d72      	adds	r2, r6, #5
 800f3b8:	0092      	lsls	r2, r2, #2
 800f3ba:	4620      	mov	r0, r4
 800f3bc:	f000 ff32 	bl	8010224 <_calloc_r>
 800f3c0:	b160      	cbz	r0, 800f3dc <_Balloc+0x64>
 800f3c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f3c6:	e00e      	b.n	800f3e6 <_Balloc+0x6e>
 800f3c8:	2221      	movs	r2, #33	@ 0x21
 800f3ca:	2104      	movs	r1, #4
 800f3cc:	4620      	mov	r0, r4
 800f3ce:	f000 ff29 	bl	8010224 <_calloc_r>
 800f3d2:	69e3      	ldr	r3, [r4, #28]
 800f3d4:	60f0      	str	r0, [r6, #12]
 800f3d6:	68db      	ldr	r3, [r3, #12]
 800f3d8:	2b00      	cmp	r3, #0
 800f3da:	d1e4      	bne.n	800f3a6 <_Balloc+0x2e>
 800f3dc:	2000      	movs	r0, #0
 800f3de:	bd70      	pop	{r4, r5, r6, pc}
 800f3e0:	6802      	ldr	r2, [r0, #0]
 800f3e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f3ec:	e7f7      	b.n	800f3de <_Balloc+0x66>
 800f3ee:	bf00      	nop
 800f3f0:	0801158b 	.word	0x0801158b
 800f3f4:	0801166b 	.word	0x0801166b

0800f3f8 <_Bfree>:
 800f3f8:	b570      	push	{r4, r5, r6, lr}
 800f3fa:	69c6      	ldr	r6, [r0, #28]
 800f3fc:	4605      	mov	r5, r0
 800f3fe:	460c      	mov	r4, r1
 800f400:	b976      	cbnz	r6, 800f420 <_Bfree+0x28>
 800f402:	2010      	movs	r0, #16
 800f404:	f7ff fef0 	bl	800f1e8 <malloc>
 800f408:	4602      	mov	r2, r0
 800f40a:	61e8      	str	r0, [r5, #28]
 800f40c:	b920      	cbnz	r0, 800f418 <_Bfree+0x20>
 800f40e:	4b09      	ldr	r3, [pc, #36]	@ (800f434 <_Bfree+0x3c>)
 800f410:	4809      	ldr	r0, [pc, #36]	@ (800f438 <_Bfree+0x40>)
 800f412:	218f      	movs	r1, #143	@ 0x8f
 800f414:	f000 fee8 	bl	80101e8 <__assert_func>
 800f418:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f41c:	6006      	str	r6, [r0, #0]
 800f41e:	60c6      	str	r6, [r0, #12]
 800f420:	b13c      	cbz	r4, 800f432 <_Bfree+0x3a>
 800f422:	69eb      	ldr	r3, [r5, #28]
 800f424:	6862      	ldr	r2, [r4, #4]
 800f426:	68db      	ldr	r3, [r3, #12]
 800f428:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f42c:	6021      	str	r1, [r4, #0]
 800f42e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f432:	bd70      	pop	{r4, r5, r6, pc}
 800f434:	0801158b 	.word	0x0801158b
 800f438:	0801166b 	.word	0x0801166b

0800f43c <__multadd>:
 800f43c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f440:	690d      	ldr	r5, [r1, #16]
 800f442:	4607      	mov	r7, r0
 800f444:	460c      	mov	r4, r1
 800f446:	461e      	mov	r6, r3
 800f448:	f101 0c14 	add.w	ip, r1, #20
 800f44c:	2000      	movs	r0, #0
 800f44e:	f8dc 3000 	ldr.w	r3, [ip]
 800f452:	b299      	uxth	r1, r3
 800f454:	fb02 6101 	mla	r1, r2, r1, r6
 800f458:	0c1e      	lsrs	r6, r3, #16
 800f45a:	0c0b      	lsrs	r3, r1, #16
 800f45c:	fb02 3306 	mla	r3, r2, r6, r3
 800f460:	b289      	uxth	r1, r1
 800f462:	3001      	adds	r0, #1
 800f464:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800f468:	4285      	cmp	r5, r0
 800f46a:	f84c 1b04 	str.w	r1, [ip], #4
 800f46e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800f472:	dcec      	bgt.n	800f44e <__multadd+0x12>
 800f474:	b30e      	cbz	r6, 800f4ba <__multadd+0x7e>
 800f476:	68a3      	ldr	r3, [r4, #8]
 800f478:	42ab      	cmp	r3, r5
 800f47a:	dc19      	bgt.n	800f4b0 <__multadd+0x74>
 800f47c:	6861      	ldr	r1, [r4, #4]
 800f47e:	4638      	mov	r0, r7
 800f480:	3101      	adds	r1, #1
 800f482:	f7ff ff79 	bl	800f378 <_Balloc>
 800f486:	4680      	mov	r8, r0
 800f488:	b928      	cbnz	r0, 800f496 <__multadd+0x5a>
 800f48a:	4602      	mov	r2, r0
 800f48c:	4b0c      	ldr	r3, [pc, #48]	@ (800f4c0 <__multadd+0x84>)
 800f48e:	480d      	ldr	r0, [pc, #52]	@ (800f4c4 <__multadd+0x88>)
 800f490:	21ba      	movs	r1, #186	@ 0xba
 800f492:	f000 fea9 	bl	80101e8 <__assert_func>
 800f496:	6922      	ldr	r2, [r4, #16]
 800f498:	3202      	adds	r2, #2
 800f49a:	f104 010c 	add.w	r1, r4, #12
 800f49e:	0092      	lsls	r2, r2, #2
 800f4a0:	300c      	adds	r0, #12
 800f4a2:	f7fe fcae 	bl	800de02 <memcpy>
 800f4a6:	4621      	mov	r1, r4
 800f4a8:	4638      	mov	r0, r7
 800f4aa:	f7ff ffa5 	bl	800f3f8 <_Bfree>
 800f4ae:	4644      	mov	r4, r8
 800f4b0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800f4b4:	3501      	adds	r5, #1
 800f4b6:	615e      	str	r6, [r3, #20]
 800f4b8:	6125      	str	r5, [r4, #16]
 800f4ba:	4620      	mov	r0, r4
 800f4bc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f4c0:	080115fa 	.word	0x080115fa
 800f4c4:	0801166b 	.word	0x0801166b

0800f4c8 <__s2b>:
 800f4c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f4cc:	460c      	mov	r4, r1
 800f4ce:	4615      	mov	r5, r2
 800f4d0:	461f      	mov	r7, r3
 800f4d2:	2209      	movs	r2, #9
 800f4d4:	3308      	adds	r3, #8
 800f4d6:	4606      	mov	r6, r0
 800f4d8:	fb93 f3f2 	sdiv	r3, r3, r2
 800f4dc:	2100      	movs	r1, #0
 800f4de:	2201      	movs	r2, #1
 800f4e0:	429a      	cmp	r2, r3
 800f4e2:	db09      	blt.n	800f4f8 <__s2b+0x30>
 800f4e4:	4630      	mov	r0, r6
 800f4e6:	f7ff ff47 	bl	800f378 <_Balloc>
 800f4ea:	b940      	cbnz	r0, 800f4fe <__s2b+0x36>
 800f4ec:	4602      	mov	r2, r0
 800f4ee:	4b19      	ldr	r3, [pc, #100]	@ (800f554 <__s2b+0x8c>)
 800f4f0:	4819      	ldr	r0, [pc, #100]	@ (800f558 <__s2b+0x90>)
 800f4f2:	21d3      	movs	r1, #211	@ 0xd3
 800f4f4:	f000 fe78 	bl	80101e8 <__assert_func>
 800f4f8:	0052      	lsls	r2, r2, #1
 800f4fa:	3101      	adds	r1, #1
 800f4fc:	e7f0      	b.n	800f4e0 <__s2b+0x18>
 800f4fe:	9b08      	ldr	r3, [sp, #32]
 800f500:	6143      	str	r3, [r0, #20]
 800f502:	2d09      	cmp	r5, #9
 800f504:	f04f 0301 	mov.w	r3, #1
 800f508:	6103      	str	r3, [r0, #16]
 800f50a:	dd16      	ble.n	800f53a <__s2b+0x72>
 800f50c:	f104 0909 	add.w	r9, r4, #9
 800f510:	46c8      	mov	r8, r9
 800f512:	442c      	add	r4, r5
 800f514:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f518:	4601      	mov	r1, r0
 800f51a:	3b30      	subs	r3, #48	@ 0x30
 800f51c:	220a      	movs	r2, #10
 800f51e:	4630      	mov	r0, r6
 800f520:	f7ff ff8c 	bl	800f43c <__multadd>
 800f524:	45a0      	cmp	r8, r4
 800f526:	d1f5      	bne.n	800f514 <__s2b+0x4c>
 800f528:	f1a5 0408 	sub.w	r4, r5, #8
 800f52c:	444c      	add	r4, r9
 800f52e:	1b2d      	subs	r5, r5, r4
 800f530:	1963      	adds	r3, r4, r5
 800f532:	42bb      	cmp	r3, r7
 800f534:	db04      	blt.n	800f540 <__s2b+0x78>
 800f536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f53a:	340a      	adds	r4, #10
 800f53c:	2509      	movs	r5, #9
 800f53e:	e7f6      	b.n	800f52e <__s2b+0x66>
 800f540:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f544:	4601      	mov	r1, r0
 800f546:	3b30      	subs	r3, #48	@ 0x30
 800f548:	220a      	movs	r2, #10
 800f54a:	4630      	mov	r0, r6
 800f54c:	f7ff ff76 	bl	800f43c <__multadd>
 800f550:	e7ee      	b.n	800f530 <__s2b+0x68>
 800f552:	bf00      	nop
 800f554:	080115fa 	.word	0x080115fa
 800f558:	0801166b 	.word	0x0801166b

0800f55c <__hi0bits>:
 800f55c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800f560:	4603      	mov	r3, r0
 800f562:	bf36      	itet	cc
 800f564:	0403      	lslcc	r3, r0, #16
 800f566:	2000      	movcs	r0, #0
 800f568:	2010      	movcc	r0, #16
 800f56a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800f56e:	bf3c      	itt	cc
 800f570:	021b      	lslcc	r3, r3, #8
 800f572:	3008      	addcc	r0, #8
 800f574:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800f578:	bf3c      	itt	cc
 800f57a:	011b      	lslcc	r3, r3, #4
 800f57c:	3004      	addcc	r0, #4
 800f57e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800f582:	bf3c      	itt	cc
 800f584:	009b      	lslcc	r3, r3, #2
 800f586:	3002      	addcc	r0, #2
 800f588:	2b00      	cmp	r3, #0
 800f58a:	db05      	blt.n	800f598 <__hi0bits+0x3c>
 800f58c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800f590:	f100 0001 	add.w	r0, r0, #1
 800f594:	bf08      	it	eq
 800f596:	2020      	moveq	r0, #32
 800f598:	4770      	bx	lr

0800f59a <__lo0bits>:
 800f59a:	6803      	ldr	r3, [r0, #0]
 800f59c:	4602      	mov	r2, r0
 800f59e:	f013 0007 	ands.w	r0, r3, #7
 800f5a2:	d00b      	beq.n	800f5bc <__lo0bits+0x22>
 800f5a4:	07d9      	lsls	r1, r3, #31
 800f5a6:	d421      	bmi.n	800f5ec <__lo0bits+0x52>
 800f5a8:	0798      	lsls	r0, r3, #30
 800f5aa:	bf49      	itett	mi
 800f5ac:	085b      	lsrmi	r3, r3, #1
 800f5ae:	089b      	lsrpl	r3, r3, #2
 800f5b0:	2001      	movmi	r0, #1
 800f5b2:	6013      	strmi	r3, [r2, #0]
 800f5b4:	bf5c      	itt	pl
 800f5b6:	6013      	strpl	r3, [r2, #0]
 800f5b8:	2002      	movpl	r0, #2
 800f5ba:	4770      	bx	lr
 800f5bc:	b299      	uxth	r1, r3
 800f5be:	b909      	cbnz	r1, 800f5c4 <__lo0bits+0x2a>
 800f5c0:	0c1b      	lsrs	r3, r3, #16
 800f5c2:	2010      	movs	r0, #16
 800f5c4:	b2d9      	uxtb	r1, r3
 800f5c6:	b909      	cbnz	r1, 800f5cc <__lo0bits+0x32>
 800f5c8:	3008      	adds	r0, #8
 800f5ca:	0a1b      	lsrs	r3, r3, #8
 800f5cc:	0719      	lsls	r1, r3, #28
 800f5ce:	bf04      	itt	eq
 800f5d0:	091b      	lsreq	r3, r3, #4
 800f5d2:	3004      	addeq	r0, #4
 800f5d4:	0799      	lsls	r1, r3, #30
 800f5d6:	bf04      	itt	eq
 800f5d8:	089b      	lsreq	r3, r3, #2
 800f5da:	3002      	addeq	r0, #2
 800f5dc:	07d9      	lsls	r1, r3, #31
 800f5de:	d403      	bmi.n	800f5e8 <__lo0bits+0x4e>
 800f5e0:	085b      	lsrs	r3, r3, #1
 800f5e2:	f100 0001 	add.w	r0, r0, #1
 800f5e6:	d003      	beq.n	800f5f0 <__lo0bits+0x56>
 800f5e8:	6013      	str	r3, [r2, #0]
 800f5ea:	4770      	bx	lr
 800f5ec:	2000      	movs	r0, #0
 800f5ee:	4770      	bx	lr
 800f5f0:	2020      	movs	r0, #32
 800f5f2:	4770      	bx	lr

0800f5f4 <__i2b>:
 800f5f4:	b510      	push	{r4, lr}
 800f5f6:	460c      	mov	r4, r1
 800f5f8:	2101      	movs	r1, #1
 800f5fa:	f7ff febd 	bl	800f378 <_Balloc>
 800f5fe:	4602      	mov	r2, r0
 800f600:	b928      	cbnz	r0, 800f60e <__i2b+0x1a>
 800f602:	4b05      	ldr	r3, [pc, #20]	@ (800f618 <__i2b+0x24>)
 800f604:	4805      	ldr	r0, [pc, #20]	@ (800f61c <__i2b+0x28>)
 800f606:	f240 1145 	movw	r1, #325	@ 0x145
 800f60a:	f000 fded 	bl	80101e8 <__assert_func>
 800f60e:	2301      	movs	r3, #1
 800f610:	6144      	str	r4, [r0, #20]
 800f612:	6103      	str	r3, [r0, #16]
 800f614:	bd10      	pop	{r4, pc}
 800f616:	bf00      	nop
 800f618:	080115fa 	.word	0x080115fa
 800f61c:	0801166b 	.word	0x0801166b

0800f620 <__multiply>:
 800f620:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f624:	4617      	mov	r7, r2
 800f626:	690a      	ldr	r2, [r1, #16]
 800f628:	693b      	ldr	r3, [r7, #16]
 800f62a:	429a      	cmp	r2, r3
 800f62c:	bfa8      	it	ge
 800f62e:	463b      	movge	r3, r7
 800f630:	4689      	mov	r9, r1
 800f632:	bfa4      	itt	ge
 800f634:	460f      	movge	r7, r1
 800f636:	4699      	movge	r9, r3
 800f638:	693d      	ldr	r5, [r7, #16]
 800f63a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800f63e:	68bb      	ldr	r3, [r7, #8]
 800f640:	6879      	ldr	r1, [r7, #4]
 800f642:	eb05 060a 	add.w	r6, r5, sl
 800f646:	42b3      	cmp	r3, r6
 800f648:	b085      	sub	sp, #20
 800f64a:	bfb8      	it	lt
 800f64c:	3101      	addlt	r1, #1
 800f64e:	f7ff fe93 	bl	800f378 <_Balloc>
 800f652:	b930      	cbnz	r0, 800f662 <__multiply+0x42>
 800f654:	4602      	mov	r2, r0
 800f656:	4b41      	ldr	r3, [pc, #260]	@ (800f75c <__multiply+0x13c>)
 800f658:	4841      	ldr	r0, [pc, #260]	@ (800f760 <__multiply+0x140>)
 800f65a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800f65e:	f000 fdc3 	bl	80101e8 <__assert_func>
 800f662:	f100 0414 	add.w	r4, r0, #20
 800f666:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800f66a:	4623      	mov	r3, r4
 800f66c:	2200      	movs	r2, #0
 800f66e:	4573      	cmp	r3, lr
 800f670:	d320      	bcc.n	800f6b4 <__multiply+0x94>
 800f672:	f107 0814 	add.w	r8, r7, #20
 800f676:	f109 0114 	add.w	r1, r9, #20
 800f67a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800f67e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800f682:	9302      	str	r3, [sp, #8]
 800f684:	1beb      	subs	r3, r5, r7
 800f686:	3b15      	subs	r3, #21
 800f688:	f023 0303 	bic.w	r3, r3, #3
 800f68c:	3304      	adds	r3, #4
 800f68e:	3715      	adds	r7, #21
 800f690:	42bd      	cmp	r5, r7
 800f692:	bf38      	it	cc
 800f694:	2304      	movcc	r3, #4
 800f696:	9301      	str	r3, [sp, #4]
 800f698:	9b02      	ldr	r3, [sp, #8]
 800f69a:	9103      	str	r1, [sp, #12]
 800f69c:	428b      	cmp	r3, r1
 800f69e:	d80c      	bhi.n	800f6ba <__multiply+0x9a>
 800f6a0:	2e00      	cmp	r6, #0
 800f6a2:	dd03      	ble.n	800f6ac <__multiply+0x8c>
 800f6a4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800f6a8:	2b00      	cmp	r3, #0
 800f6aa:	d055      	beq.n	800f758 <__multiply+0x138>
 800f6ac:	6106      	str	r6, [r0, #16]
 800f6ae:	b005      	add	sp, #20
 800f6b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f6b4:	f843 2b04 	str.w	r2, [r3], #4
 800f6b8:	e7d9      	b.n	800f66e <__multiply+0x4e>
 800f6ba:	f8b1 a000 	ldrh.w	sl, [r1]
 800f6be:	f1ba 0f00 	cmp.w	sl, #0
 800f6c2:	d01f      	beq.n	800f704 <__multiply+0xe4>
 800f6c4:	46c4      	mov	ip, r8
 800f6c6:	46a1      	mov	r9, r4
 800f6c8:	2700      	movs	r7, #0
 800f6ca:	f85c 2b04 	ldr.w	r2, [ip], #4
 800f6ce:	f8d9 3000 	ldr.w	r3, [r9]
 800f6d2:	fa1f fb82 	uxth.w	fp, r2
 800f6d6:	b29b      	uxth	r3, r3
 800f6d8:	fb0a 330b 	mla	r3, sl, fp, r3
 800f6dc:	443b      	add	r3, r7
 800f6de:	f8d9 7000 	ldr.w	r7, [r9]
 800f6e2:	0c12      	lsrs	r2, r2, #16
 800f6e4:	0c3f      	lsrs	r7, r7, #16
 800f6e6:	fb0a 7202 	mla	r2, sl, r2, r7
 800f6ea:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800f6ee:	b29b      	uxth	r3, r3
 800f6f0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f6f4:	4565      	cmp	r5, ip
 800f6f6:	f849 3b04 	str.w	r3, [r9], #4
 800f6fa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800f6fe:	d8e4      	bhi.n	800f6ca <__multiply+0xaa>
 800f700:	9b01      	ldr	r3, [sp, #4]
 800f702:	50e7      	str	r7, [r4, r3]
 800f704:	9b03      	ldr	r3, [sp, #12]
 800f706:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800f70a:	3104      	adds	r1, #4
 800f70c:	f1b9 0f00 	cmp.w	r9, #0
 800f710:	d020      	beq.n	800f754 <__multiply+0x134>
 800f712:	6823      	ldr	r3, [r4, #0]
 800f714:	4647      	mov	r7, r8
 800f716:	46a4      	mov	ip, r4
 800f718:	f04f 0a00 	mov.w	sl, #0
 800f71c:	f8b7 b000 	ldrh.w	fp, [r7]
 800f720:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800f724:	fb09 220b 	mla	r2, r9, fp, r2
 800f728:	4452      	add	r2, sl
 800f72a:	b29b      	uxth	r3, r3
 800f72c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800f730:	f84c 3b04 	str.w	r3, [ip], #4
 800f734:	f857 3b04 	ldr.w	r3, [r7], #4
 800f738:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f73c:	f8bc 3000 	ldrh.w	r3, [ip]
 800f740:	fb09 330a 	mla	r3, r9, sl, r3
 800f744:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800f748:	42bd      	cmp	r5, r7
 800f74a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800f74e:	d8e5      	bhi.n	800f71c <__multiply+0xfc>
 800f750:	9a01      	ldr	r2, [sp, #4]
 800f752:	50a3      	str	r3, [r4, r2]
 800f754:	3404      	adds	r4, #4
 800f756:	e79f      	b.n	800f698 <__multiply+0x78>
 800f758:	3e01      	subs	r6, #1
 800f75a:	e7a1      	b.n	800f6a0 <__multiply+0x80>
 800f75c:	080115fa 	.word	0x080115fa
 800f760:	0801166b 	.word	0x0801166b

0800f764 <__pow5mult>:
 800f764:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f768:	4615      	mov	r5, r2
 800f76a:	f012 0203 	ands.w	r2, r2, #3
 800f76e:	4607      	mov	r7, r0
 800f770:	460e      	mov	r6, r1
 800f772:	d007      	beq.n	800f784 <__pow5mult+0x20>
 800f774:	4c25      	ldr	r4, [pc, #148]	@ (800f80c <__pow5mult+0xa8>)
 800f776:	3a01      	subs	r2, #1
 800f778:	2300      	movs	r3, #0
 800f77a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f77e:	f7ff fe5d 	bl	800f43c <__multadd>
 800f782:	4606      	mov	r6, r0
 800f784:	10ad      	asrs	r5, r5, #2
 800f786:	d03d      	beq.n	800f804 <__pow5mult+0xa0>
 800f788:	69fc      	ldr	r4, [r7, #28]
 800f78a:	b97c      	cbnz	r4, 800f7ac <__pow5mult+0x48>
 800f78c:	2010      	movs	r0, #16
 800f78e:	f7ff fd2b 	bl	800f1e8 <malloc>
 800f792:	4602      	mov	r2, r0
 800f794:	61f8      	str	r0, [r7, #28]
 800f796:	b928      	cbnz	r0, 800f7a4 <__pow5mult+0x40>
 800f798:	4b1d      	ldr	r3, [pc, #116]	@ (800f810 <__pow5mult+0xac>)
 800f79a:	481e      	ldr	r0, [pc, #120]	@ (800f814 <__pow5mult+0xb0>)
 800f79c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800f7a0:	f000 fd22 	bl	80101e8 <__assert_func>
 800f7a4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f7a8:	6004      	str	r4, [r0, #0]
 800f7aa:	60c4      	str	r4, [r0, #12]
 800f7ac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800f7b0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f7b4:	b94c      	cbnz	r4, 800f7ca <__pow5mult+0x66>
 800f7b6:	f240 2171 	movw	r1, #625	@ 0x271
 800f7ba:	4638      	mov	r0, r7
 800f7bc:	f7ff ff1a 	bl	800f5f4 <__i2b>
 800f7c0:	2300      	movs	r3, #0
 800f7c2:	f8c8 0008 	str.w	r0, [r8, #8]
 800f7c6:	4604      	mov	r4, r0
 800f7c8:	6003      	str	r3, [r0, #0]
 800f7ca:	f04f 0900 	mov.w	r9, #0
 800f7ce:	07eb      	lsls	r3, r5, #31
 800f7d0:	d50a      	bpl.n	800f7e8 <__pow5mult+0x84>
 800f7d2:	4631      	mov	r1, r6
 800f7d4:	4622      	mov	r2, r4
 800f7d6:	4638      	mov	r0, r7
 800f7d8:	f7ff ff22 	bl	800f620 <__multiply>
 800f7dc:	4631      	mov	r1, r6
 800f7de:	4680      	mov	r8, r0
 800f7e0:	4638      	mov	r0, r7
 800f7e2:	f7ff fe09 	bl	800f3f8 <_Bfree>
 800f7e6:	4646      	mov	r6, r8
 800f7e8:	106d      	asrs	r5, r5, #1
 800f7ea:	d00b      	beq.n	800f804 <__pow5mult+0xa0>
 800f7ec:	6820      	ldr	r0, [r4, #0]
 800f7ee:	b938      	cbnz	r0, 800f800 <__pow5mult+0x9c>
 800f7f0:	4622      	mov	r2, r4
 800f7f2:	4621      	mov	r1, r4
 800f7f4:	4638      	mov	r0, r7
 800f7f6:	f7ff ff13 	bl	800f620 <__multiply>
 800f7fa:	6020      	str	r0, [r4, #0]
 800f7fc:	f8c0 9000 	str.w	r9, [r0]
 800f800:	4604      	mov	r4, r0
 800f802:	e7e4      	b.n	800f7ce <__pow5mult+0x6a>
 800f804:	4630      	mov	r0, r6
 800f806:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f80a:	bf00      	nop
 800f80c:	0801186c 	.word	0x0801186c
 800f810:	0801158b 	.word	0x0801158b
 800f814:	0801166b 	.word	0x0801166b

0800f818 <__lshift>:
 800f818:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f81c:	460c      	mov	r4, r1
 800f81e:	6849      	ldr	r1, [r1, #4]
 800f820:	6923      	ldr	r3, [r4, #16]
 800f822:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f826:	68a3      	ldr	r3, [r4, #8]
 800f828:	4607      	mov	r7, r0
 800f82a:	4691      	mov	r9, r2
 800f82c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f830:	f108 0601 	add.w	r6, r8, #1
 800f834:	42b3      	cmp	r3, r6
 800f836:	db0b      	blt.n	800f850 <__lshift+0x38>
 800f838:	4638      	mov	r0, r7
 800f83a:	f7ff fd9d 	bl	800f378 <_Balloc>
 800f83e:	4605      	mov	r5, r0
 800f840:	b948      	cbnz	r0, 800f856 <__lshift+0x3e>
 800f842:	4602      	mov	r2, r0
 800f844:	4b28      	ldr	r3, [pc, #160]	@ (800f8e8 <__lshift+0xd0>)
 800f846:	4829      	ldr	r0, [pc, #164]	@ (800f8ec <__lshift+0xd4>)
 800f848:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800f84c:	f000 fccc 	bl	80101e8 <__assert_func>
 800f850:	3101      	adds	r1, #1
 800f852:	005b      	lsls	r3, r3, #1
 800f854:	e7ee      	b.n	800f834 <__lshift+0x1c>
 800f856:	2300      	movs	r3, #0
 800f858:	f100 0114 	add.w	r1, r0, #20
 800f85c:	f100 0210 	add.w	r2, r0, #16
 800f860:	4618      	mov	r0, r3
 800f862:	4553      	cmp	r3, sl
 800f864:	db33      	blt.n	800f8ce <__lshift+0xb6>
 800f866:	6920      	ldr	r0, [r4, #16]
 800f868:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f86c:	f104 0314 	add.w	r3, r4, #20
 800f870:	f019 091f 	ands.w	r9, r9, #31
 800f874:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f878:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f87c:	d02b      	beq.n	800f8d6 <__lshift+0xbe>
 800f87e:	f1c9 0e20 	rsb	lr, r9, #32
 800f882:	468a      	mov	sl, r1
 800f884:	2200      	movs	r2, #0
 800f886:	6818      	ldr	r0, [r3, #0]
 800f888:	fa00 f009 	lsl.w	r0, r0, r9
 800f88c:	4310      	orrs	r0, r2
 800f88e:	f84a 0b04 	str.w	r0, [sl], #4
 800f892:	f853 2b04 	ldr.w	r2, [r3], #4
 800f896:	459c      	cmp	ip, r3
 800f898:	fa22 f20e 	lsr.w	r2, r2, lr
 800f89c:	d8f3      	bhi.n	800f886 <__lshift+0x6e>
 800f89e:	ebac 0304 	sub.w	r3, ip, r4
 800f8a2:	3b15      	subs	r3, #21
 800f8a4:	f023 0303 	bic.w	r3, r3, #3
 800f8a8:	3304      	adds	r3, #4
 800f8aa:	f104 0015 	add.w	r0, r4, #21
 800f8ae:	4560      	cmp	r0, ip
 800f8b0:	bf88      	it	hi
 800f8b2:	2304      	movhi	r3, #4
 800f8b4:	50ca      	str	r2, [r1, r3]
 800f8b6:	b10a      	cbz	r2, 800f8bc <__lshift+0xa4>
 800f8b8:	f108 0602 	add.w	r6, r8, #2
 800f8bc:	3e01      	subs	r6, #1
 800f8be:	4638      	mov	r0, r7
 800f8c0:	612e      	str	r6, [r5, #16]
 800f8c2:	4621      	mov	r1, r4
 800f8c4:	f7ff fd98 	bl	800f3f8 <_Bfree>
 800f8c8:	4628      	mov	r0, r5
 800f8ca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f8ce:	f842 0f04 	str.w	r0, [r2, #4]!
 800f8d2:	3301      	adds	r3, #1
 800f8d4:	e7c5      	b.n	800f862 <__lshift+0x4a>
 800f8d6:	3904      	subs	r1, #4
 800f8d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f8dc:	f841 2f04 	str.w	r2, [r1, #4]!
 800f8e0:	459c      	cmp	ip, r3
 800f8e2:	d8f9      	bhi.n	800f8d8 <__lshift+0xc0>
 800f8e4:	e7ea      	b.n	800f8bc <__lshift+0xa4>
 800f8e6:	bf00      	nop
 800f8e8:	080115fa 	.word	0x080115fa
 800f8ec:	0801166b 	.word	0x0801166b

0800f8f0 <__mcmp>:
 800f8f0:	690a      	ldr	r2, [r1, #16]
 800f8f2:	4603      	mov	r3, r0
 800f8f4:	6900      	ldr	r0, [r0, #16]
 800f8f6:	1a80      	subs	r0, r0, r2
 800f8f8:	b530      	push	{r4, r5, lr}
 800f8fa:	d10e      	bne.n	800f91a <__mcmp+0x2a>
 800f8fc:	3314      	adds	r3, #20
 800f8fe:	3114      	adds	r1, #20
 800f900:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800f904:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800f908:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800f90c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800f910:	4295      	cmp	r5, r2
 800f912:	d003      	beq.n	800f91c <__mcmp+0x2c>
 800f914:	d205      	bcs.n	800f922 <__mcmp+0x32>
 800f916:	f04f 30ff 	mov.w	r0, #4294967295
 800f91a:	bd30      	pop	{r4, r5, pc}
 800f91c:	42a3      	cmp	r3, r4
 800f91e:	d3f3      	bcc.n	800f908 <__mcmp+0x18>
 800f920:	e7fb      	b.n	800f91a <__mcmp+0x2a>
 800f922:	2001      	movs	r0, #1
 800f924:	e7f9      	b.n	800f91a <__mcmp+0x2a>
	...

0800f928 <__mdiff>:
 800f928:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f92c:	4689      	mov	r9, r1
 800f92e:	4606      	mov	r6, r0
 800f930:	4611      	mov	r1, r2
 800f932:	4648      	mov	r0, r9
 800f934:	4614      	mov	r4, r2
 800f936:	f7ff ffdb 	bl	800f8f0 <__mcmp>
 800f93a:	1e05      	subs	r5, r0, #0
 800f93c:	d112      	bne.n	800f964 <__mdiff+0x3c>
 800f93e:	4629      	mov	r1, r5
 800f940:	4630      	mov	r0, r6
 800f942:	f7ff fd19 	bl	800f378 <_Balloc>
 800f946:	4602      	mov	r2, r0
 800f948:	b928      	cbnz	r0, 800f956 <__mdiff+0x2e>
 800f94a:	4b3f      	ldr	r3, [pc, #252]	@ (800fa48 <__mdiff+0x120>)
 800f94c:	f240 2137 	movw	r1, #567	@ 0x237
 800f950:	483e      	ldr	r0, [pc, #248]	@ (800fa4c <__mdiff+0x124>)
 800f952:	f000 fc49 	bl	80101e8 <__assert_func>
 800f956:	2301      	movs	r3, #1
 800f958:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f95c:	4610      	mov	r0, r2
 800f95e:	b003      	add	sp, #12
 800f960:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f964:	bfbc      	itt	lt
 800f966:	464b      	movlt	r3, r9
 800f968:	46a1      	movlt	r9, r4
 800f96a:	4630      	mov	r0, r6
 800f96c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800f970:	bfba      	itte	lt
 800f972:	461c      	movlt	r4, r3
 800f974:	2501      	movlt	r5, #1
 800f976:	2500      	movge	r5, #0
 800f978:	f7ff fcfe 	bl	800f378 <_Balloc>
 800f97c:	4602      	mov	r2, r0
 800f97e:	b918      	cbnz	r0, 800f988 <__mdiff+0x60>
 800f980:	4b31      	ldr	r3, [pc, #196]	@ (800fa48 <__mdiff+0x120>)
 800f982:	f240 2145 	movw	r1, #581	@ 0x245
 800f986:	e7e3      	b.n	800f950 <__mdiff+0x28>
 800f988:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800f98c:	6926      	ldr	r6, [r4, #16]
 800f98e:	60c5      	str	r5, [r0, #12]
 800f990:	f109 0310 	add.w	r3, r9, #16
 800f994:	f109 0514 	add.w	r5, r9, #20
 800f998:	f104 0e14 	add.w	lr, r4, #20
 800f99c:	f100 0b14 	add.w	fp, r0, #20
 800f9a0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800f9a4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800f9a8:	9301      	str	r3, [sp, #4]
 800f9aa:	46d9      	mov	r9, fp
 800f9ac:	f04f 0c00 	mov.w	ip, #0
 800f9b0:	9b01      	ldr	r3, [sp, #4]
 800f9b2:	f85e 0b04 	ldr.w	r0, [lr], #4
 800f9b6:	f853 af04 	ldr.w	sl, [r3, #4]!
 800f9ba:	9301      	str	r3, [sp, #4]
 800f9bc:	fa1f f38a 	uxth.w	r3, sl
 800f9c0:	4619      	mov	r1, r3
 800f9c2:	b283      	uxth	r3, r0
 800f9c4:	1acb      	subs	r3, r1, r3
 800f9c6:	0c00      	lsrs	r0, r0, #16
 800f9c8:	4463      	add	r3, ip
 800f9ca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800f9ce:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800f9d2:	b29b      	uxth	r3, r3
 800f9d4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800f9d8:	4576      	cmp	r6, lr
 800f9da:	f849 3b04 	str.w	r3, [r9], #4
 800f9de:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800f9e2:	d8e5      	bhi.n	800f9b0 <__mdiff+0x88>
 800f9e4:	1b33      	subs	r3, r6, r4
 800f9e6:	3b15      	subs	r3, #21
 800f9e8:	f023 0303 	bic.w	r3, r3, #3
 800f9ec:	3415      	adds	r4, #21
 800f9ee:	3304      	adds	r3, #4
 800f9f0:	42a6      	cmp	r6, r4
 800f9f2:	bf38      	it	cc
 800f9f4:	2304      	movcc	r3, #4
 800f9f6:	441d      	add	r5, r3
 800f9f8:	445b      	add	r3, fp
 800f9fa:	461e      	mov	r6, r3
 800f9fc:	462c      	mov	r4, r5
 800f9fe:	4544      	cmp	r4, r8
 800fa00:	d30e      	bcc.n	800fa20 <__mdiff+0xf8>
 800fa02:	f108 0103 	add.w	r1, r8, #3
 800fa06:	1b49      	subs	r1, r1, r5
 800fa08:	f021 0103 	bic.w	r1, r1, #3
 800fa0c:	3d03      	subs	r5, #3
 800fa0e:	45a8      	cmp	r8, r5
 800fa10:	bf38      	it	cc
 800fa12:	2100      	movcc	r1, #0
 800fa14:	440b      	add	r3, r1
 800fa16:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fa1a:	b191      	cbz	r1, 800fa42 <__mdiff+0x11a>
 800fa1c:	6117      	str	r7, [r2, #16]
 800fa1e:	e79d      	b.n	800f95c <__mdiff+0x34>
 800fa20:	f854 1b04 	ldr.w	r1, [r4], #4
 800fa24:	46e6      	mov	lr, ip
 800fa26:	0c08      	lsrs	r0, r1, #16
 800fa28:	fa1c fc81 	uxtah	ip, ip, r1
 800fa2c:	4471      	add	r1, lr
 800fa2e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800fa32:	b289      	uxth	r1, r1
 800fa34:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800fa38:	f846 1b04 	str.w	r1, [r6], #4
 800fa3c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800fa40:	e7dd      	b.n	800f9fe <__mdiff+0xd6>
 800fa42:	3f01      	subs	r7, #1
 800fa44:	e7e7      	b.n	800fa16 <__mdiff+0xee>
 800fa46:	bf00      	nop
 800fa48:	080115fa 	.word	0x080115fa
 800fa4c:	0801166b 	.word	0x0801166b

0800fa50 <__ulp>:
 800fa50:	b082      	sub	sp, #8
 800fa52:	ed8d 0b00 	vstr	d0, [sp]
 800fa56:	9a01      	ldr	r2, [sp, #4]
 800fa58:	4b0f      	ldr	r3, [pc, #60]	@ (800fa98 <__ulp+0x48>)
 800fa5a:	4013      	ands	r3, r2
 800fa5c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	dc08      	bgt.n	800fa76 <__ulp+0x26>
 800fa64:	425b      	negs	r3, r3
 800fa66:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800fa6a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fa6e:	da04      	bge.n	800fa7a <__ulp+0x2a>
 800fa70:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800fa74:	4113      	asrs	r3, r2
 800fa76:	2200      	movs	r2, #0
 800fa78:	e008      	b.n	800fa8c <__ulp+0x3c>
 800fa7a:	f1a2 0314 	sub.w	r3, r2, #20
 800fa7e:	2b1e      	cmp	r3, #30
 800fa80:	bfda      	itte	le
 800fa82:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800fa86:	40da      	lsrle	r2, r3
 800fa88:	2201      	movgt	r2, #1
 800fa8a:	2300      	movs	r3, #0
 800fa8c:	4619      	mov	r1, r3
 800fa8e:	4610      	mov	r0, r2
 800fa90:	ec41 0b10 	vmov	d0, r0, r1
 800fa94:	b002      	add	sp, #8
 800fa96:	4770      	bx	lr
 800fa98:	7ff00000 	.word	0x7ff00000

0800fa9c <__b2d>:
 800fa9c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800faa0:	6906      	ldr	r6, [r0, #16]
 800faa2:	f100 0814 	add.w	r8, r0, #20
 800faa6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800faaa:	1f37      	subs	r7, r6, #4
 800faac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800fab0:	4610      	mov	r0, r2
 800fab2:	f7ff fd53 	bl	800f55c <__hi0bits>
 800fab6:	f1c0 0320 	rsb	r3, r0, #32
 800faba:	280a      	cmp	r0, #10
 800fabc:	600b      	str	r3, [r1, #0]
 800fabe:	491b      	ldr	r1, [pc, #108]	@ (800fb2c <__b2d+0x90>)
 800fac0:	dc15      	bgt.n	800faee <__b2d+0x52>
 800fac2:	f1c0 0c0b 	rsb	ip, r0, #11
 800fac6:	fa22 f30c 	lsr.w	r3, r2, ip
 800faca:	45b8      	cmp	r8, r7
 800facc:	ea43 0501 	orr.w	r5, r3, r1
 800fad0:	bf34      	ite	cc
 800fad2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800fad6:	2300      	movcs	r3, #0
 800fad8:	3015      	adds	r0, #21
 800fada:	fa02 f000 	lsl.w	r0, r2, r0
 800fade:	fa23 f30c 	lsr.w	r3, r3, ip
 800fae2:	4303      	orrs	r3, r0
 800fae4:	461c      	mov	r4, r3
 800fae6:	ec45 4b10 	vmov	d0, r4, r5
 800faea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800faee:	45b8      	cmp	r8, r7
 800faf0:	bf3a      	itte	cc
 800faf2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800faf6:	f1a6 0708 	subcc.w	r7, r6, #8
 800fafa:	2300      	movcs	r3, #0
 800fafc:	380b      	subs	r0, #11
 800fafe:	d012      	beq.n	800fb26 <__b2d+0x8a>
 800fb00:	f1c0 0120 	rsb	r1, r0, #32
 800fb04:	fa23 f401 	lsr.w	r4, r3, r1
 800fb08:	4082      	lsls	r2, r0
 800fb0a:	4322      	orrs	r2, r4
 800fb0c:	4547      	cmp	r7, r8
 800fb0e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800fb12:	bf8c      	ite	hi
 800fb14:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800fb18:	2200      	movls	r2, #0
 800fb1a:	4083      	lsls	r3, r0
 800fb1c:	40ca      	lsrs	r2, r1
 800fb1e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800fb22:	4313      	orrs	r3, r2
 800fb24:	e7de      	b.n	800fae4 <__b2d+0x48>
 800fb26:	ea42 0501 	orr.w	r5, r2, r1
 800fb2a:	e7db      	b.n	800fae4 <__b2d+0x48>
 800fb2c:	3ff00000 	.word	0x3ff00000

0800fb30 <__d2b>:
 800fb30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fb34:	460f      	mov	r7, r1
 800fb36:	2101      	movs	r1, #1
 800fb38:	ec59 8b10 	vmov	r8, r9, d0
 800fb3c:	4616      	mov	r6, r2
 800fb3e:	f7ff fc1b 	bl	800f378 <_Balloc>
 800fb42:	4604      	mov	r4, r0
 800fb44:	b930      	cbnz	r0, 800fb54 <__d2b+0x24>
 800fb46:	4602      	mov	r2, r0
 800fb48:	4b23      	ldr	r3, [pc, #140]	@ (800fbd8 <__d2b+0xa8>)
 800fb4a:	4824      	ldr	r0, [pc, #144]	@ (800fbdc <__d2b+0xac>)
 800fb4c:	f240 310f 	movw	r1, #783	@ 0x30f
 800fb50:	f000 fb4a 	bl	80101e8 <__assert_func>
 800fb54:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800fb58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800fb5c:	b10d      	cbz	r5, 800fb62 <__d2b+0x32>
 800fb5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800fb62:	9301      	str	r3, [sp, #4]
 800fb64:	f1b8 0300 	subs.w	r3, r8, #0
 800fb68:	d023      	beq.n	800fbb2 <__d2b+0x82>
 800fb6a:	4668      	mov	r0, sp
 800fb6c:	9300      	str	r3, [sp, #0]
 800fb6e:	f7ff fd14 	bl	800f59a <__lo0bits>
 800fb72:	e9dd 1200 	ldrd	r1, r2, [sp]
 800fb76:	b1d0      	cbz	r0, 800fbae <__d2b+0x7e>
 800fb78:	f1c0 0320 	rsb	r3, r0, #32
 800fb7c:	fa02 f303 	lsl.w	r3, r2, r3
 800fb80:	430b      	orrs	r3, r1
 800fb82:	40c2      	lsrs	r2, r0
 800fb84:	6163      	str	r3, [r4, #20]
 800fb86:	9201      	str	r2, [sp, #4]
 800fb88:	9b01      	ldr	r3, [sp, #4]
 800fb8a:	61a3      	str	r3, [r4, #24]
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	bf0c      	ite	eq
 800fb90:	2201      	moveq	r2, #1
 800fb92:	2202      	movne	r2, #2
 800fb94:	6122      	str	r2, [r4, #16]
 800fb96:	b1a5      	cbz	r5, 800fbc2 <__d2b+0x92>
 800fb98:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800fb9c:	4405      	add	r5, r0
 800fb9e:	603d      	str	r5, [r7, #0]
 800fba0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800fba4:	6030      	str	r0, [r6, #0]
 800fba6:	4620      	mov	r0, r4
 800fba8:	b003      	add	sp, #12
 800fbaa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fbae:	6161      	str	r1, [r4, #20]
 800fbb0:	e7ea      	b.n	800fb88 <__d2b+0x58>
 800fbb2:	a801      	add	r0, sp, #4
 800fbb4:	f7ff fcf1 	bl	800f59a <__lo0bits>
 800fbb8:	9b01      	ldr	r3, [sp, #4]
 800fbba:	6163      	str	r3, [r4, #20]
 800fbbc:	3020      	adds	r0, #32
 800fbbe:	2201      	movs	r2, #1
 800fbc0:	e7e8      	b.n	800fb94 <__d2b+0x64>
 800fbc2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fbc6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800fbca:	6038      	str	r0, [r7, #0]
 800fbcc:	6918      	ldr	r0, [r3, #16]
 800fbce:	f7ff fcc5 	bl	800f55c <__hi0bits>
 800fbd2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fbd6:	e7e5      	b.n	800fba4 <__d2b+0x74>
 800fbd8:	080115fa 	.word	0x080115fa
 800fbdc:	0801166b 	.word	0x0801166b

0800fbe0 <__ratio>:
 800fbe0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fbe4:	b085      	sub	sp, #20
 800fbe6:	e9cd 1000 	strd	r1, r0, [sp]
 800fbea:	a902      	add	r1, sp, #8
 800fbec:	f7ff ff56 	bl	800fa9c <__b2d>
 800fbf0:	9800      	ldr	r0, [sp, #0]
 800fbf2:	a903      	add	r1, sp, #12
 800fbf4:	ec55 4b10 	vmov	r4, r5, d0
 800fbf8:	f7ff ff50 	bl	800fa9c <__b2d>
 800fbfc:	9b01      	ldr	r3, [sp, #4]
 800fbfe:	6919      	ldr	r1, [r3, #16]
 800fc00:	9b00      	ldr	r3, [sp, #0]
 800fc02:	691b      	ldr	r3, [r3, #16]
 800fc04:	1ac9      	subs	r1, r1, r3
 800fc06:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800fc0a:	1a9b      	subs	r3, r3, r2
 800fc0c:	ec5b ab10 	vmov	sl, fp, d0
 800fc10:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	bfce      	itee	gt
 800fc18:	462a      	movgt	r2, r5
 800fc1a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fc1e:	465a      	movle	r2, fp
 800fc20:	462f      	mov	r7, r5
 800fc22:	46d9      	mov	r9, fp
 800fc24:	bfcc      	ite	gt
 800fc26:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800fc2a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800fc2e:	464b      	mov	r3, r9
 800fc30:	4652      	mov	r2, sl
 800fc32:	4620      	mov	r0, r4
 800fc34:	4639      	mov	r1, r7
 800fc36:	f7f0 fe11 	bl	800085c <__aeabi_ddiv>
 800fc3a:	ec41 0b10 	vmov	d0, r0, r1
 800fc3e:	b005      	add	sp, #20
 800fc40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fc44 <__copybits>:
 800fc44:	3901      	subs	r1, #1
 800fc46:	b570      	push	{r4, r5, r6, lr}
 800fc48:	1149      	asrs	r1, r1, #5
 800fc4a:	6914      	ldr	r4, [r2, #16]
 800fc4c:	3101      	adds	r1, #1
 800fc4e:	f102 0314 	add.w	r3, r2, #20
 800fc52:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fc56:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fc5a:	1f05      	subs	r5, r0, #4
 800fc5c:	42a3      	cmp	r3, r4
 800fc5e:	d30c      	bcc.n	800fc7a <__copybits+0x36>
 800fc60:	1aa3      	subs	r3, r4, r2
 800fc62:	3b11      	subs	r3, #17
 800fc64:	f023 0303 	bic.w	r3, r3, #3
 800fc68:	3211      	adds	r2, #17
 800fc6a:	42a2      	cmp	r2, r4
 800fc6c:	bf88      	it	hi
 800fc6e:	2300      	movhi	r3, #0
 800fc70:	4418      	add	r0, r3
 800fc72:	2300      	movs	r3, #0
 800fc74:	4288      	cmp	r0, r1
 800fc76:	d305      	bcc.n	800fc84 <__copybits+0x40>
 800fc78:	bd70      	pop	{r4, r5, r6, pc}
 800fc7a:	f853 6b04 	ldr.w	r6, [r3], #4
 800fc7e:	f845 6f04 	str.w	r6, [r5, #4]!
 800fc82:	e7eb      	b.n	800fc5c <__copybits+0x18>
 800fc84:	f840 3b04 	str.w	r3, [r0], #4
 800fc88:	e7f4      	b.n	800fc74 <__copybits+0x30>

0800fc8a <__any_on>:
 800fc8a:	f100 0214 	add.w	r2, r0, #20
 800fc8e:	6900      	ldr	r0, [r0, #16]
 800fc90:	114b      	asrs	r3, r1, #5
 800fc92:	4298      	cmp	r0, r3
 800fc94:	b510      	push	{r4, lr}
 800fc96:	db11      	blt.n	800fcbc <__any_on+0x32>
 800fc98:	dd0a      	ble.n	800fcb0 <__any_on+0x26>
 800fc9a:	f011 011f 	ands.w	r1, r1, #31
 800fc9e:	d007      	beq.n	800fcb0 <__any_on+0x26>
 800fca0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fca4:	fa24 f001 	lsr.w	r0, r4, r1
 800fca8:	fa00 f101 	lsl.w	r1, r0, r1
 800fcac:	428c      	cmp	r4, r1
 800fcae:	d10b      	bne.n	800fcc8 <__any_on+0x3e>
 800fcb0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fcb4:	4293      	cmp	r3, r2
 800fcb6:	d803      	bhi.n	800fcc0 <__any_on+0x36>
 800fcb8:	2000      	movs	r0, #0
 800fcba:	bd10      	pop	{r4, pc}
 800fcbc:	4603      	mov	r3, r0
 800fcbe:	e7f7      	b.n	800fcb0 <__any_on+0x26>
 800fcc0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fcc4:	2900      	cmp	r1, #0
 800fcc6:	d0f5      	beq.n	800fcb4 <__any_on+0x2a>
 800fcc8:	2001      	movs	r0, #1
 800fcca:	e7f6      	b.n	800fcba <__any_on+0x30>

0800fccc <__ascii_wctomb>:
 800fccc:	4603      	mov	r3, r0
 800fcce:	4608      	mov	r0, r1
 800fcd0:	b141      	cbz	r1, 800fce4 <__ascii_wctomb+0x18>
 800fcd2:	2aff      	cmp	r2, #255	@ 0xff
 800fcd4:	d904      	bls.n	800fce0 <__ascii_wctomb+0x14>
 800fcd6:	228a      	movs	r2, #138	@ 0x8a
 800fcd8:	601a      	str	r2, [r3, #0]
 800fcda:	f04f 30ff 	mov.w	r0, #4294967295
 800fcde:	4770      	bx	lr
 800fce0:	700a      	strb	r2, [r1, #0]
 800fce2:	2001      	movs	r0, #1
 800fce4:	4770      	bx	lr

0800fce6 <__sfputc_r>:
 800fce6:	6893      	ldr	r3, [r2, #8]
 800fce8:	3b01      	subs	r3, #1
 800fcea:	2b00      	cmp	r3, #0
 800fcec:	b410      	push	{r4}
 800fcee:	6093      	str	r3, [r2, #8]
 800fcf0:	da08      	bge.n	800fd04 <__sfputc_r+0x1e>
 800fcf2:	6994      	ldr	r4, [r2, #24]
 800fcf4:	42a3      	cmp	r3, r4
 800fcf6:	db01      	blt.n	800fcfc <__sfputc_r+0x16>
 800fcf8:	290a      	cmp	r1, #10
 800fcfa:	d103      	bne.n	800fd04 <__sfputc_r+0x1e>
 800fcfc:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fd00:	f7fd bf35 	b.w	800db6e <__swbuf_r>
 800fd04:	6813      	ldr	r3, [r2, #0]
 800fd06:	1c58      	adds	r0, r3, #1
 800fd08:	6010      	str	r0, [r2, #0]
 800fd0a:	7019      	strb	r1, [r3, #0]
 800fd0c:	4608      	mov	r0, r1
 800fd0e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fd12:	4770      	bx	lr

0800fd14 <__sfputs_r>:
 800fd14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd16:	4606      	mov	r6, r0
 800fd18:	460f      	mov	r7, r1
 800fd1a:	4614      	mov	r4, r2
 800fd1c:	18d5      	adds	r5, r2, r3
 800fd1e:	42ac      	cmp	r4, r5
 800fd20:	d101      	bne.n	800fd26 <__sfputs_r+0x12>
 800fd22:	2000      	movs	r0, #0
 800fd24:	e007      	b.n	800fd36 <__sfputs_r+0x22>
 800fd26:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fd2a:	463a      	mov	r2, r7
 800fd2c:	4630      	mov	r0, r6
 800fd2e:	f7ff ffda 	bl	800fce6 <__sfputc_r>
 800fd32:	1c43      	adds	r3, r0, #1
 800fd34:	d1f3      	bne.n	800fd1e <__sfputs_r+0xa>
 800fd36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800fd38 <_vfiprintf_r>:
 800fd38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd3c:	460d      	mov	r5, r1
 800fd3e:	b09d      	sub	sp, #116	@ 0x74
 800fd40:	4614      	mov	r4, r2
 800fd42:	4698      	mov	r8, r3
 800fd44:	4606      	mov	r6, r0
 800fd46:	b118      	cbz	r0, 800fd50 <_vfiprintf_r+0x18>
 800fd48:	6a03      	ldr	r3, [r0, #32]
 800fd4a:	b90b      	cbnz	r3, 800fd50 <_vfiprintf_r+0x18>
 800fd4c:	f7fd fe26 	bl	800d99c <__sinit>
 800fd50:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fd52:	07d9      	lsls	r1, r3, #31
 800fd54:	d405      	bmi.n	800fd62 <_vfiprintf_r+0x2a>
 800fd56:	89ab      	ldrh	r3, [r5, #12]
 800fd58:	059a      	lsls	r2, r3, #22
 800fd5a:	d402      	bmi.n	800fd62 <_vfiprintf_r+0x2a>
 800fd5c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fd5e:	f7fe f84e 	bl	800ddfe <__retarget_lock_acquire_recursive>
 800fd62:	89ab      	ldrh	r3, [r5, #12]
 800fd64:	071b      	lsls	r3, r3, #28
 800fd66:	d501      	bpl.n	800fd6c <_vfiprintf_r+0x34>
 800fd68:	692b      	ldr	r3, [r5, #16]
 800fd6a:	b99b      	cbnz	r3, 800fd94 <_vfiprintf_r+0x5c>
 800fd6c:	4629      	mov	r1, r5
 800fd6e:	4630      	mov	r0, r6
 800fd70:	f7fd ff3c 	bl	800dbec <__swsetup_r>
 800fd74:	b170      	cbz	r0, 800fd94 <_vfiprintf_r+0x5c>
 800fd76:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800fd78:	07dc      	lsls	r4, r3, #31
 800fd7a:	d504      	bpl.n	800fd86 <_vfiprintf_r+0x4e>
 800fd7c:	f04f 30ff 	mov.w	r0, #4294967295
 800fd80:	b01d      	add	sp, #116	@ 0x74
 800fd82:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fd86:	89ab      	ldrh	r3, [r5, #12]
 800fd88:	0598      	lsls	r0, r3, #22
 800fd8a:	d4f7      	bmi.n	800fd7c <_vfiprintf_r+0x44>
 800fd8c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800fd8e:	f7fe f837 	bl	800de00 <__retarget_lock_release_recursive>
 800fd92:	e7f3      	b.n	800fd7c <_vfiprintf_r+0x44>
 800fd94:	2300      	movs	r3, #0
 800fd96:	9309      	str	r3, [sp, #36]	@ 0x24
 800fd98:	2320      	movs	r3, #32
 800fd9a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800fd9e:	f8cd 800c 	str.w	r8, [sp, #12]
 800fda2:	2330      	movs	r3, #48	@ 0x30
 800fda4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800ff54 <_vfiprintf_r+0x21c>
 800fda8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800fdac:	f04f 0901 	mov.w	r9, #1
 800fdb0:	4623      	mov	r3, r4
 800fdb2:	469a      	mov	sl, r3
 800fdb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fdb8:	b10a      	cbz	r2, 800fdbe <_vfiprintf_r+0x86>
 800fdba:	2a25      	cmp	r2, #37	@ 0x25
 800fdbc:	d1f9      	bne.n	800fdb2 <_vfiprintf_r+0x7a>
 800fdbe:	ebba 0b04 	subs.w	fp, sl, r4
 800fdc2:	d00b      	beq.n	800fddc <_vfiprintf_r+0xa4>
 800fdc4:	465b      	mov	r3, fp
 800fdc6:	4622      	mov	r2, r4
 800fdc8:	4629      	mov	r1, r5
 800fdca:	4630      	mov	r0, r6
 800fdcc:	f7ff ffa2 	bl	800fd14 <__sfputs_r>
 800fdd0:	3001      	adds	r0, #1
 800fdd2:	f000 80a7 	beq.w	800ff24 <_vfiprintf_r+0x1ec>
 800fdd6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800fdd8:	445a      	add	r2, fp
 800fdda:	9209      	str	r2, [sp, #36]	@ 0x24
 800fddc:	f89a 3000 	ldrb.w	r3, [sl]
 800fde0:	2b00      	cmp	r3, #0
 800fde2:	f000 809f 	beq.w	800ff24 <_vfiprintf_r+0x1ec>
 800fde6:	2300      	movs	r3, #0
 800fde8:	f04f 32ff 	mov.w	r2, #4294967295
 800fdec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fdf0:	f10a 0a01 	add.w	sl, sl, #1
 800fdf4:	9304      	str	r3, [sp, #16]
 800fdf6:	9307      	str	r3, [sp, #28]
 800fdf8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800fdfc:	931a      	str	r3, [sp, #104]	@ 0x68
 800fdfe:	4654      	mov	r4, sl
 800fe00:	2205      	movs	r2, #5
 800fe02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe06:	4853      	ldr	r0, [pc, #332]	@ (800ff54 <_vfiprintf_r+0x21c>)
 800fe08:	f7f0 f9ea 	bl	80001e0 <memchr>
 800fe0c:	9a04      	ldr	r2, [sp, #16]
 800fe0e:	b9d8      	cbnz	r0, 800fe48 <_vfiprintf_r+0x110>
 800fe10:	06d1      	lsls	r1, r2, #27
 800fe12:	bf44      	itt	mi
 800fe14:	2320      	movmi	r3, #32
 800fe16:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe1a:	0713      	lsls	r3, r2, #28
 800fe1c:	bf44      	itt	mi
 800fe1e:	232b      	movmi	r3, #43	@ 0x2b
 800fe20:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800fe24:	f89a 3000 	ldrb.w	r3, [sl]
 800fe28:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe2a:	d015      	beq.n	800fe58 <_vfiprintf_r+0x120>
 800fe2c:	9a07      	ldr	r2, [sp, #28]
 800fe2e:	4654      	mov	r4, sl
 800fe30:	2000      	movs	r0, #0
 800fe32:	f04f 0c0a 	mov.w	ip, #10
 800fe36:	4621      	mov	r1, r4
 800fe38:	f811 3b01 	ldrb.w	r3, [r1], #1
 800fe3c:	3b30      	subs	r3, #48	@ 0x30
 800fe3e:	2b09      	cmp	r3, #9
 800fe40:	d94b      	bls.n	800feda <_vfiprintf_r+0x1a2>
 800fe42:	b1b0      	cbz	r0, 800fe72 <_vfiprintf_r+0x13a>
 800fe44:	9207      	str	r2, [sp, #28]
 800fe46:	e014      	b.n	800fe72 <_vfiprintf_r+0x13a>
 800fe48:	eba0 0308 	sub.w	r3, r0, r8
 800fe4c:	fa09 f303 	lsl.w	r3, r9, r3
 800fe50:	4313      	orrs	r3, r2
 800fe52:	9304      	str	r3, [sp, #16]
 800fe54:	46a2      	mov	sl, r4
 800fe56:	e7d2      	b.n	800fdfe <_vfiprintf_r+0xc6>
 800fe58:	9b03      	ldr	r3, [sp, #12]
 800fe5a:	1d19      	adds	r1, r3, #4
 800fe5c:	681b      	ldr	r3, [r3, #0]
 800fe5e:	9103      	str	r1, [sp, #12]
 800fe60:	2b00      	cmp	r3, #0
 800fe62:	bfbb      	ittet	lt
 800fe64:	425b      	neglt	r3, r3
 800fe66:	f042 0202 	orrlt.w	r2, r2, #2
 800fe6a:	9307      	strge	r3, [sp, #28]
 800fe6c:	9307      	strlt	r3, [sp, #28]
 800fe6e:	bfb8      	it	lt
 800fe70:	9204      	strlt	r2, [sp, #16]
 800fe72:	7823      	ldrb	r3, [r4, #0]
 800fe74:	2b2e      	cmp	r3, #46	@ 0x2e
 800fe76:	d10a      	bne.n	800fe8e <_vfiprintf_r+0x156>
 800fe78:	7863      	ldrb	r3, [r4, #1]
 800fe7a:	2b2a      	cmp	r3, #42	@ 0x2a
 800fe7c:	d132      	bne.n	800fee4 <_vfiprintf_r+0x1ac>
 800fe7e:	9b03      	ldr	r3, [sp, #12]
 800fe80:	1d1a      	adds	r2, r3, #4
 800fe82:	681b      	ldr	r3, [r3, #0]
 800fe84:	9203      	str	r2, [sp, #12]
 800fe86:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800fe8a:	3402      	adds	r4, #2
 800fe8c:	9305      	str	r3, [sp, #20]
 800fe8e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800ff64 <_vfiprintf_r+0x22c>
 800fe92:	7821      	ldrb	r1, [r4, #0]
 800fe94:	2203      	movs	r2, #3
 800fe96:	4650      	mov	r0, sl
 800fe98:	f7f0 f9a2 	bl	80001e0 <memchr>
 800fe9c:	b138      	cbz	r0, 800feae <_vfiprintf_r+0x176>
 800fe9e:	9b04      	ldr	r3, [sp, #16]
 800fea0:	eba0 000a 	sub.w	r0, r0, sl
 800fea4:	2240      	movs	r2, #64	@ 0x40
 800fea6:	4082      	lsls	r2, r0
 800fea8:	4313      	orrs	r3, r2
 800feaa:	3401      	adds	r4, #1
 800feac:	9304      	str	r3, [sp, #16]
 800feae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800feb2:	4829      	ldr	r0, [pc, #164]	@ (800ff58 <_vfiprintf_r+0x220>)
 800feb4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800feb8:	2206      	movs	r2, #6
 800feba:	f7f0 f991 	bl	80001e0 <memchr>
 800febe:	2800      	cmp	r0, #0
 800fec0:	d03f      	beq.n	800ff42 <_vfiprintf_r+0x20a>
 800fec2:	4b26      	ldr	r3, [pc, #152]	@ (800ff5c <_vfiprintf_r+0x224>)
 800fec4:	bb1b      	cbnz	r3, 800ff0e <_vfiprintf_r+0x1d6>
 800fec6:	9b03      	ldr	r3, [sp, #12]
 800fec8:	3307      	adds	r3, #7
 800feca:	f023 0307 	bic.w	r3, r3, #7
 800fece:	3308      	adds	r3, #8
 800fed0:	9303      	str	r3, [sp, #12]
 800fed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800fed4:	443b      	add	r3, r7
 800fed6:	9309      	str	r3, [sp, #36]	@ 0x24
 800fed8:	e76a      	b.n	800fdb0 <_vfiprintf_r+0x78>
 800feda:	fb0c 3202 	mla	r2, ip, r2, r3
 800fede:	460c      	mov	r4, r1
 800fee0:	2001      	movs	r0, #1
 800fee2:	e7a8      	b.n	800fe36 <_vfiprintf_r+0xfe>
 800fee4:	2300      	movs	r3, #0
 800fee6:	3401      	adds	r4, #1
 800fee8:	9305      	str	r3, [sp, #20]
 800feea:	4619      	mov	r1, r3
 800feec:	f04f 0c0a 	mov.w	ip, #10
 800fef0:	4620      	mov	r0, r4
 800fef2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fef6:	3a30      	subs	r2, #48	@ 0x30
 800fef8:	2a09      	cmp	r2, #9
 800fefa:	d903      	bls.n	800ff04 <_vfiprintf_r+0x1cc>
 800fefc:	2b00      	cmp	r3, #0
 800fefe:	d0c6      	beq.n	800fe8e <_vfiprintf_r+0x156>
 800ff00:	9105      	str	r1, [sp, #20]
 800ff02:	e7c4      	b.n	800fe8e <_vfiprintf_r+0x156>
 800ff04:	fb0c 2101 	mla	r1, ip, r1, r2
 800ff08:	4604      	mov	r4, r0
 800ff0a:	2301      	movs	r3, #1
 800ff0c:	e7f0      	b.n	800fef0 <_vfiprintf_r+0x1b8>
 800ff0e:	ab03      	add	r3, sp, #12
 800ff10:	9300      	str	r3, [sp, #0]
 800ff12:	462a      	mov	r2, r5
 800ff14:	4b12      	ldr	r3, [pc, #72]	@ (800ff60 <_vfiprintf_r+0x228>)
 800ff16:	a904      	add	r1, sp, #16
 800ff18:	4630      	mov	r0, r6
 800ff1a:	f7fd f8fd 	bl	800d118 <_printf_float>
 800ff1e:	4607      	mov	r7, r0
 800ff20:	1c78      	adds	r0, r7, #1
 800ff22:	d1d6      	bne.n	800fed2 <_vfiprintf_r+0x19a>
 800ff24:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ff26:	07d9      	lsls	r1, r3, #31
 800ff28:	d405      	bmi.n	800ff36 <_vfiprintf_r+0x1fe>
 800ff2a:	89ab      	ldrh	r3, [r5, #12]
 800ff2c:	059a      	lsls	r2, r3, #22
 800ff2e:	d402      	bmi.n	800ff36 <_vfiprintf_r+0x1fe>
 800ff30:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ff32:	f7fd ff65 	bl	800de00 <__retarget_lock_release_recursive>
 800ff36:	89ab      	ldrh	r3, [r5, #12]
 800ff38:	065b      	lsls	r3, r3, #25
 800ff3a:	f53f af1f 	bmi.w	800fd7c <_vfiprintf_r+0x44>
 800ff3e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800ff40:	e71e      	b.n	800fd80 <_vfiprintf_r+0x48>
 800ff42:	ab03      	add	r3, sp, #12
 800ff44:	9300      	str	r3, [sp, #0]
 800ff46:	462a      	mov	r2, r5
 800ff48:	4b05      	ldr	r3, [pc, #20]	@ (800ff60 <_vfiprintf_r+0x228>)
 800ff4a:	a904      	add	r1, sp, #16
 800ff4c:	4630      	mov	r0, r6
 800ff4e:	f7fd fb7b 	bl	800d648 <_printf_i>
 800ff52:	e7e4      	b.n	800ff1e <_vfiprintf_r+0x1e6>
 800ff54:	080116c4 	.word	0x080116c4
 800ff58:	080116ce 	.word	0x080116ce
 800ff5c:	0800d119 	.word	0x0800d119
 800ff60:	0800fd15 	.word	0x0800fd15
 800ff64:	080116ca 	.word	0x080116ca

0800ff68 <__sflush_r>:
 800ff68:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ff6c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ff70:	0716      	lsls	r6, r2, #28
 800ff72:	4605      	mov	r5, r0
 800ff74:	460c      	mov	r4, r1
 800ff76:	d454      	bmi.n	8010022 <__sflush_r+0xba>
 800ff78:	684b      	ldr	r3, [r1, #4]
 800ff7a:	2b00      	cmp	r3, #0
 800ff7c:	dc02      	bgt.n	800ff84 <__sflush_r+0x1c>
 800ff7e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ff80:	2b00      	cmp	r3, #0
 800ff82:	dd48      	ble.n	8010016 <__sflush_r+0xae>
 800ff84:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ff86:	2e00      	cmp	r6, #0
 800ff88:	d045      	beq.n	8010016 <__sflush_r+0xae>
 800ff8a:	2300      	movs	r3, #0
 800ff8c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800ff90:	682f      	ldr	r7, [r5, #0]
 800ff92:	6a21      	ldr	r1, [r4, #32]
 800ff94:	602b      	str	r3, [r5, #0]
 800ff96:	d030      	beq.n	800fffa <__sflush_r+0x92>
 800ff98:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800ff9a:	89a3      	ldrh	r3, [r4, #12]
 800ff9c:	0759      	lsls	r1, r3, #29
 800ff9e:	d505      	bpl.n	800ffac <__sflush_r+0x44>
 800ffa0:	6863      	ldr	r3, [r4, #4]
 800ffa2:	1ad2      	subs	r2, r2, r3
 800ffa4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800ffa6:	b10b      	cbz	r3, 800ffac <__sflush_r+0x44>
 800ffa8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800ffaa:	1ad2      	subs	r2, r2, r3
 800ffac:	2300      	movs	r3, #0
 800ffae:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ffb0:	6a21      	ldr	r1, [r4, #32]
 800ffb2:	4628      	mov	r0, r5
 800ffb4:	47b0      	blx	r6
 800ffb6:	1c43      	adds	r3, r0, #1
 800ffb8:	89a3      	ldrh	r3, [r4, #12]
 800ffba:	d106      	bne.n	800ffca <__sflush_r+0x62>
 800ffbc:	6829      	ldr	r1, [r5, #0]
 800ffbe:	291d      	cmp	r1, #29
 800ffc0:	d82b      	bhi.n	801001a <__sflush_r+0xb2>
 800ffc2:	4a2a      	ldr	r2, [pc, #168]	@ (801006c <__sflush_r+0x104>)
 800ffc4:	40ca      	lsrs	r2, r1
 800ffc6:	07d6      	lsls	r6, r2, #31
 800ffc8:	d527      	bpl.n	801001a <__sflush_r+0xb2>
 800ffca:	2200      	movs	r2, #0
 800ffcc:	6062      	str	r2, [r4, #4]
 800ffce:	04d9      	lsls	r1, r3, #19
 800ffd0:	6922      	ldr	r2, [r4, #16]
 800ffd2:	6022      	str	r2, [r4, #0]
 800ffd4:	d504      	bpl.n	800ffe0 <__sflush_r+0x78>
 800ffd6:	1c42      	adds	r2, r0, #1
 800ffd8:	d101      	bne.n	800ffde <__sflush_r+0x76>
 800ffda:	682b      	ldr	r3, [r5, #0]
 800ffdc:	b903      	cbnz	r3, 800ffe0 <__sflush_r+0x78>
 800ffde:	6560      	str	r0, [r4, #84]	@ 0x54
 800ffe0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800ffe2:	602f      	str	r7, [r5, #0]
 800ffe4:	b1b9      	cbz	r1, 8010016 <__sflush_r+0xae>
 800ffe6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ffea:	4299      	cmp	r1, r3
 800ffec:	d002      	beq.n	800fff4 <__sflush_r+0x8c>
 800ffee:	4628      	mov	r0, r5
 800fff0:	f7fe fd76 	bl	800eae0 <_free_r>
 800fff4:	2300      	movs	r3, #0
 800fff6:	6363      	str	r3, [r4, #52]	@ 0x34
 800fff8:	e00d      	b.n	8010016 <__sflush_r+0xae>
 800fffa:	2301      	movs	r3, #1
 800fffc:	4628      	mov	r0, r5
 800fffe:	47b0      	blx	r6
 8010000:	4602      	mov	r2, r0
 8010002:	1c50      	adds	r0, r2, #1
 8010004:	d1c9      	bne.n	800ff9a <__sflush_r+0x32>
 8010006:	682b      	ldr	r3, [r5, #0]
 8010008:	2b00      	cmp	r3, #0
 801000a:	d0c6      	beq.n	800ff9a <__sflush_r+0x32>
 801000c:	2b1d      	cmp	r3, #29
 801000e:	d001      	beq.n	8010014 <__sflush_r+0xac>
 8010010:	2b16      	cmp	r3, #22
 8010012:	d11e      	bne.n	8010052 <__sflush_r+0xea>
 8010014:	602f      	str	r7, [r5, #0]
 8010016:	2000      	movs	r0, #0
 8010018:	e022      	b.n	8010060 <__sflush_r+0xf8>
 801001a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801001e:	b21b      	sxth	r3, r3
 8010020:	e01b      	b.n	801005a <__sflush_r+0xf2>
 8010022:	690f      	ldr	r7, [r1, #16]
 8010024:	2f00      	cmp	r7, #0
 8010026:	d0f6      	beq.n	8010016 <__sflush_r+0xae>
 8010028:	0793      	lsls	r3, r2, #30
 801002a:	680e      	ldr	r6, [r1, #0]
 801002c:	bf08      	it	eq
 801002e:	694b      	ldreq	r3, [r1, #20]
 8010030:	600f      	str	r7, [r1, #0]
 8010032:	bf18      	it	ne
 8010034:	2300      	movne	r3, #0
 8010036:	eba6 0807 	sub.w	r8, r6, r7
 801003a:	608b      	str	r3, [r1, #8]
 801003c:	f1b8 0f00 	cmp.w	r8, #0
 8010040:	dde9      	ble.n	8010016 <__sflush_r+0xae>
 8010042:	6a21      	ldr	r1, [r4, #32]
 8010044:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8010046:	4643      	mov	r3, r8
 8010048:	463a      	mov	r2, r7
 801004a:	4628      	mov	r0, r5
 801004c:	47b0      	blx	r6
 801004e:	2800      	cmp	r0, #0
 8010050:	dc08      	bgt.n	8010064 <__sflush_r+0xfc>
 8010052:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010056:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801005a:	81a3      	strh	r3, [r4, #12]
 801005c:	f04f 30ff 	mov.w	r0, #4294967295
 8010060:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8010064:	4407      	add	r7, r0
 8010066:	eba8 0800 	sub.w	r8, r8, r0
 801006a:	e7e7      	b.n	801003c <__sflush_r+0xd4>
 801006c:	20400001 	.word	0x20400001

08010070 <_fflush_r>:
 8010070:	b538      	push	{r3, r4, r5, lr}
 8010072:	690b      	ldr	r3, [r1, #16]
 8010074:	4605      	mov	r5, r0
 8010076:	460c      	mov	r4, r1
 8010078:	b913      	cbnz	r3, 8010080 <_fflush_r+0x10>
 801007a:	2500      	movs	r5, #0
 801007c:	4628      	mov	r0, r5
 801007e:	bd38      	pop	{r3, r4, r5, pc}
 8010080:	b118      	cbz	r0, 801008a <_fflush_r+0x1a>
 8010082:	6a03      	ldr	r3, [r0, #32]
 8010084:	b90b      	cbnz	r3, 801008a <_fflush_r+0x1a>
 8010086:	f7fd fc89 	bl	800d99c <__sinit>
 801008a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801008e:	2b00      	cmp	r3, #0
 8010090:	d0f3      	beq.n	801007a <_fflush_r+0xa>
 8010092:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8010094:	07d0      	lsls	r0, r2, #31
 8010096:	d404      	bmi.n	80100a2 <_fflush_r+0x32>
 8010098:	0599      	lsls	r1, r3, #22
 801009a:	d402      	bmi.n	80100a2 <_fflush_r+0x32>
 801009c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801009e:	f7fd feae 	bl	800ddfe <__retarget_lock_acquire_recursive>
 80100a2:	4628      	mov	r0, r5
 80100a4:	4621      	mov	r1, r4
 80100a6:	f7ff ff5f 	bl	800ff68 <__sflush_r>
 80100aa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80100ac:	07da      	lsls	r2, r3, #31
 80100ae:	4605      	mov	r5, r0
 80100b0:	d4e4      	bmi.n	801007c <_fflush_r+0xc>
 80100b2:	89a3      	ldrh	r3, [r4, #12]
 80100b4:	059b      	lsls	r3, r3, #22
 80100b6:	d4e1      	bmi.n	801007c <_fflush_r+0xc>
 80100b8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80100ba:	f7fd fea1 	bl	800de00 <__retarget_lock_release_recursive>
 80100be:	e7dd      	b.n	801007c <_fflush_r+0xc>

080100c0 <__swhatbuf_r>:
 80100c0:	b570      	push	{r4, r5, r6, lr}
 80100c2:	460c      	mov	r4, r1
 80100c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80100c8:	2900      	cmp	r1, #0
 80100ca:	b096      	sub	sp, #88	@ 0x58
 80100cc:	4615      	mov	r5, r2
 80100ce:	461e      	mov	r6, r3
 80100d0:	da0d      	bge.n	80100ee <__swhatbuf_r+0x2e>
 80100d2:	89a3      	ldrh	r3, [r4, #12]
 80100d4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80100d8:	f04f 0100 	mov.w	r1, #0
 80100dc:	bf14      	ite	ne
 80100de:	2340      	movne	r3, #64	@ 0x40
 80100e0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80100e4:	2000      	movs	r0, #0
 80100e6:	6031      	str	r1, [r6, #0]
 80100e8:	602b      	str	r3, [r5, #0]
 80100ea:	b016      	add	sp, #88	@ 0x58
 80100ec:	bd70      	pop	{r4, r5, r6, pc}
 80100ee:	466a      	mov	r2, sp
 80100f0:	f000 f848 	bl	8010184 <_fstat_r>
 80100f4:	2800      	cmp	r0, #0
 80100f6:	dbec      	blt.n	80100d2 <__swhatbuf_r+0x12>
 80100f8:	9901      	ldr	r1, [sp, #4]
 80100fa:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 80100fe:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8010102:	4259      	negs	r1, r3
 8010104:	4159      	adcs	r1, r3
 8010106:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801010a:	e7eb      	b.n	80100e4 <__swhatbuf_r+0x24>

0801010c <__smakebuf_r>:
 801010c:	898b      	ldrh	r3, [r1, #12]
 801010e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8010110:	079d      	lsls	r5, r3, #30
 8010112:	4606      	mov	r6, r0
 8010114:	460c      	mov	r4, r1
 8010116:	d507      	bpl.n	8010128 <__smakebuf_r+0x1c>
 8010118:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801011c:	6023      	str	r3, [r4, #0]
 801011e:	6123      	str	r3, [r4, #16]
 8010120:	2301      	movs	r3, #1
 8010122:	6163      	str	r3, [r4, #20]
 8010124:	b003      	add	sp, #12
 8010126:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8010128:	ab01      	add	r3, sp, #4
 801012a:	466a      	mov	r2, sp
 801012c:	f7ff ffc8 	bl	80100c0 <__swhatbuf_r>
 8010130:	9f00      	ldr	r7, [sp, #0]
 8010132:	4605      	mov	r5, r0
 8010134:	4639      	mov	r1, r7
 8010136:	4630      	mov	r0, r6
 8010138:	f7ff f880 	bl	800f23c <_malloc_r>
 801013c:	b948      	cbnz	r0, 8010152 <__smakebuf_r+0x46>
 801013e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8010142:	059a      	lsls	r2, r3, #22
 8010144:	d4ee      	bmi.n	8010124 <__smakebuf_r+0x18>
 8010146:	f023 0303 	bic.w	r3, r3, #3
 801014a:	f043 0302 	orr.w	r3, r3, #2
 801014e:	81a3      	strh	r3, [r4, #12]
 8010150:	e7e2      	b.n	8010118 <__smakebuf_r+0xc>
 8010152:	89a3      	ldrh	r3, [r4, #12]
 8010154:	6020      	str	r0, [r4, #0]
 8010156:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801015a:	81a3      	strh	r3, [r4, #12]
 801015c:	9b01      	ldr	r3, [sp, #4]
 801015e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8010162:	b15b      	cbz	r3, 801017c <__smakebuf_r+0x70>
 8010164:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8010168:	4630      	mov	r0, r6
 801016a:	f000 f81d 	bl	80101a8 <_isatty_r>
 801016e:	b128      	cbz	r0, 801017c <__smakebuf_r+0x70>
 8010170:	89a3      	ldrh	r3, [r4, #12]
 8010172:	f023 0303 	bic.w	r3, r3, #3
 8010176:	f043 0301 	orr.w	r3, r3, #1
 801017a:	81a3      	strh	r3, [r4, #12]
 801017c:	89a3      	ldrh	r3, [r4, #12]
 801017e:	431d      	orrs	r5, r3
 8010180:	81a5      	strh	r5, [r4, #12]
 8010182:	e7cf      	b.n	8010124 <__smakebuf_r+0x18>

08010184 <_fstat_r>:
 8010184:	b538      	push	{r3, r4, r5, lr}
 8010186:	4d07      	ldr	r5, [pc, #28]	@ (80101a4 <_fstat_r+0x20>)
 8010188:	2300      	movs	r3, #0
 801018a:	4604      	mov	r4, r0
 801018c:	4608      	mov	r0, r1
 801018e:	4611      	mov	r1, r2
 8010190:	602b      	str	r3, [r5, #0]
 8010192:	f7f3 f99f 	bl	80034d4 <_fstat>
 8010196:	1c43      	adds	r3, r0, #1
 8010198:	d102      	bne.n	80101a0 <_fstat_r+0x1c>
 801019a:	682b      	ldr	r3, [r5, #0]
 801019c:	b103      	cbz	r3, 80101a0 <_fstat_r+0x1c>
 801019e:	6023      	str	r3, [r4, #0]
 80101a0:	bd38      	pop	{r3, r4, r5, pc}
 80101a2:	bf00      	nop
 80101a4:	20000b20 	.word	0x20000b20

080101a8 <_isatty_r>:
 80101a8:	b538      	push	{r3, r4, r5, lr}
 80101aa:	4d06      	ldr	r5, [pc, #24]	@ (80101c4 <_isatty_r+0x1c>)
 80101ac:	2300      	movs	r3, #0
 80101ae:	4604      	mov	r4, r0
 80101b0:	4608      	mov	r0, r1
 80101b2:	602b      	str	r3, [r5, #0]
 80101b4:	f7f3 f99e 	bl	80034f4 <_isatty>
 80101b8:	1c43      	adds	r3, r0, #1
 80101ba:	d102      	bne.n	80101c2 <_isatty_r+0x1a>
 80101bc:	682b      	ldr	r3, [r5, #0]
 80101be:	b103      	cbz	r3, 80101c2 <_isatty_r+0x1a>
 80101c0:	6023      	str	r3, [r4, #0]
 80101c2:	bd38      	pop	{r3, r4, r5, pc}
 80101c4:	20000b20 	.word	0x20000b20

080101c8 <_sbrk_r>:
 80101c8:	b538      	push	{r3, r4, r5, lr}
 80101ca:	4d06      	ldr	r5, [pc, #24]	@ (80101e4 <_sbrk_r+0x1c>)
 80101cc:	2300      	movs	r3, #0
 80101ce:	4604      	mov	r4, r0
 80101d0:	4608      	mov	r0, r1
 80101d2:	602b      	str	r3, [r5, #0]
 80101d4:	f7f3 f9a6 	bl	8003524 <_sbrk>
 80101d8:	1c43      	adds	r3, r0, #1
 80101da:	d102      	bne.n	80101e2 <_sbrk_r+0x1a>
 80101dc:	682b      	ldr	r3, [r5, #0]
 80101de:	b103      	cbz	r3, 80101e2 <_sbrk_r+0x1a>
 80101e0:	6023      	str	r3, [r4, #0]
 80101e2:	bd38      	pop	{r3, r4, r5, pc}
 80101e4:	20000b20 	.word	0x20000b20

080101e8 <__assert_func>:
 80101e8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80101ea:	4614      	mov	r4, r2
 80101ec:	461a      	mov	r2, r3
 80101ee:	4b09      	ldr	r3, [pc, #36]	@ (8010214 <__assert_func+0x2c>)
 80101f0:	681b      	ldr	r3, [r3, #0]
 80101f2:	4605      	mov	r5, r0
 80101f4:	68d8      	ldr	r0, [r3, #12]
 80101f6:	b14c      	cbz	r4, 801020c <__assert_func+0x24>
 80101f8:	4b07      	ldr	r3, [pc, #28]	@ (8010218 <__assert_func+0x30>)
 80101fa:	9100      	str	r1, [sp, #0]
 80101fc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8010200:	4906      	ldr	r1, [pc, #24]	@ (801021c <__assert_func+0x34>)
 8010202:	462b      	mov	r3, r5
 8010204:	f000 f822 	bl	801024c <fiprintf>
 8010208:	f000 f832 	bl	8010270 <abort>
 801020c:	4b04      	ldr	r3, [pc, #16]	@ (8010220 <__assert_func+0x38>)
 801020e:	461c      	mov	r4, r3
 8010210:	e7f3      	b.n	80101fa <__assert_func+0x12>
 8010212:	bf00      	nop
 8010214:	20000228 	.word	0x20000228
 8010218:	080116d5 	.word	0x080116d5
 801021c:	080116e2 	.word	0x080116e2
 8010220:	08011710 	.word	0x08011710

08010224 <_calloc_r>:
 8010224:	b570      	push	{r4, r5, r6, lr}
 8010226:	fba1 5402 	umull	r5, r4, r1, r2
 801022a:	b934      	cbnz	r4, 801023a <_calloc_r+0x16>
 801022c:	4629      	mov	r1, r5
 801022e:	f7ff f805 	bl	800f23c <_malloc_r>
 8010232:	4606      	mov	r6, r0
 8010234:	b928      	cbnz	r0, 8010242 <_calloc_r+0x1e>
 8010236:	4630      	mov	r0, r6
 8010238:	bd70      	pop	{r4, r5, r6, pc}
 801023a:	220c      	movs	r2, #12
 801023c:	6002      	str	r2, [r0, #0]
 801023e:	2600      	movs	r6, #0
 8010240:	e7f9      	b.n	8010236 <_calloc_r+0x12>
 8010242:	462a      	mov	r2, r5
 8010244:	4621      	mov	r1, r4
 8010246:	f7fd fd27 	bl	800dc98 <memset>
 801024a:	e7f4      	b.n	8010236 <_calloc_r+0x12>

0801024c <fiprintf>:
 801024c:	b40e      	push	{r1, r2, r3}
 801024e:	b503      	push	{r0, r1, lr}
 8010250:	4601      	mov	r1, r0
 8010252:	ab03      	add	r3, sp, #12
 8010254:	4805      	ldr	r0, [pc, #20]	@ (801026c <fiprintf+0x20>)
 8010256:	f853 2b04 	ldr.w	r2, [r3], #4
 801025a:	6800      	ldr	r0, [r0, #0]
 801025c:	9301      	str	r3, [sp, #4]
 801025e:	f7ff fd6b 	bl	800fd38 <_vfiprintf_r>
 8010262:	b002      	add	sp, #8
 8010264:	f85d eb04 	ldr.w	lr, [sp], #4
 8010268:	b003      	add	sp, #12
 801026a:	4770      	bx	lr
 801026c:	20000228 	.word	0x20000228

08010270 <abort>:
 8010270:	b508      	push	{r3, lr}
 8010272:	2006      	movs	r0, #6
 8010274:	f000 f82c 	bl	80102d0 <raise>
 8010278:	2001      	movs	r0, #1
 801027a:	f7f3 f8f7 	bl	800346c <_exit>

0801027e <_raise_r>:
 801027e:	291f      	cmp	r1, #31
 8010280:	b538      	push	{r3, r4, r5, lr}
 8010282:	4605      	mov	r5, r0
 8010284:	460c      	mov	r4, r1
 8010286:	d904      	bls.n	8010292 <_raise_r+0x14>
 8010288:	2316      	movs	r3, #22
 801028a:	6003      	str	r3, [r0, #0]
 801028c:	f04f 30ff 	mov.w	r0, #4294967295
 8010290:	bd38      	pop	{r3, r4, r5, pc}
 8010292:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8010294:	b112      	cbz	r2, 801029c <_raise_r+0x1e>
 8010296:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801029a:	b94b      	cbnz	r3, 80102b0 <_raise_r+0x32>
 801029c:	4628      	mov	r0, r5
 801029e:	f000 f831 	bl	8010304 <_getpid_r>
 80102a2:	4622      	mov	r2, r4
 80102a4:	4601      	mov	r1, r0
 80102a6:	4628      	mov	r0, r5
 80102a8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80102ac:	f000 b818 	b.w	80102e0 <_kill_r>
 80102b0:	2b01      	cmp	r3, #1
 80102b2:	d00a      	beq.n	80102ca <_raise_r+0x4c>
 80102b4:	1c59      	adds	r1, r3, #1
 80102b6:	d103      	bne.n	80102c0 <_raise_r+0x42>
 80102b8:	2316      	movs	r3, #22
 80102ba:	6003      	str	r3, [r0, #0]
 80102bc:	2001      	movs	r0, #1
 80102be:	e7e7      	b.n	8010290 <_raise_r+0x12>
 80102c0:	2100      	movs	r1, #0
 80102c2:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80102c6:	4620      	mov	r0, r4
 80102c8:	4798      	blx	r3
 80102ca:	2000      	movs	r0, #0
 80102cc:	e7e0      	b.n	8010290 <_raise_r+0x12>
	...

080102d0 <raise>:
 80102d0:	4b02      	ldr	r3, [pc, #8]	@ (80102dc <raise+0xc>)
 80102d2:	4601      	mov	r1, r0
 80102d4:	6818      	ldr	r0, [r3, #0]
 80102d6:	f7ff bfd2 	b.w	801027e <_raise_r>
 80102da:	bf00      	nop
 80102dc:	20000228 	.word	0x20000228

080102e0 <_kill_r>:
 80102e0:	b538      	push	{r3, r4, r5, lr}
 80102e2:	4d07      	ldr	r5, [pc, #28]	@ (8010300 <_kill_r+0x20>)
 80102e4:	2300      	movs	r3, #0
 80102e6:	4604      	mov	r4, r0
 80102e8:	4608      	mov	r0, r1
 80102ea:	4611      	mov	r1, r2
 80102ec:	602b      	str	r3, [r5, #0]
 80102ee:	f7f3 f8ad 	bl	800344c <_kill>
 80102f2:	1c43      	adds	r3, r0, #1
 80102f4:	d102      	bne.n	80102fc <_kill_r+0x1c>
 80102f6:	682b      	ldr	r3, [r5, #0]
 80102f8:	b103      	cbz	r3, 80102fc <_kill_r+0x1c>
 80102fa:	6023      	str	r3, [r4, #0]
 80102fc:	bd38      	pop	{r3, r4, r5, pc}
 80102fe:	bf00      	nop
 8010300:	20000b20 	.word	0x20000b20

08010304 <_getpid_r>:
 8010304:	f7f3 b89a 	b.w	800343c <_getpid>

08010308 <atan2f>:
 8010308:	f000 b94c 	b.w	80105a4 <__ieee754_atan2f>

0801030c <sqrtf>:
 801030c:	b508      	push	{r3, lr}
 801030e:	ed2d 8b02 	vpush	{d8}
 8010312:	eeb0 8a40 	vmov.f32	s16, s0
 8010316:	f000 f8a1 	bl	801045c <__ieee754_sqrtf>
 801031a:	eeb4 8a48 	vcmp.f32	s16, s16
 801031e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010322:	d60c      	bvs.n	801033e <sqrtf+0x32>
 8010324:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8010344 <sqrtf+0x38>
 8010328:	eeb4 8ae8 	vcmpe.f32	s16, s17
 801032c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010330:	d505      	bpl.n	801033e <sqrtf+0x32>
 8010332:	f7fd fd39 	bl	800dda8 <__errno>
 8010336:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 801033a:	2321      	movs	r3, #33	@ 0x21
 801033c:	6003      	str	r3, [r0, #0]
 801033e:	ecbd 8b02 	vpop	{d8}
 8010342:	bd08      	pop	{r3, pc}
 8010344:	00000000 	.word	0x00000000

08010348 <cosf>:
 8010348:	ee10 3a10 	vmov	r3, s0
 801034c:	b507      	push	{r0, r1, r2, lr}
 801034e:	4a1e      	ldr	r2, [pc, #120]	@ (80103c8 <cosf+0x80>)
 8010350:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010354:	4293      	cmp	r3, r2
 8010356:	d806      	bhi.n	8010366 <cosf+0x1e>
 8010358:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 80103cc <cosf+0x84>
 801035c:	b003      	add	sp, #12
 801035e:	f85d eb04 	ldr.w	lr, [sp], #4
 8010362:	f000 b87f 	b.w	8010464 <__kernel_cosf>
 8010366:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801036a:	d304      	bcc.n	8010376 <cosf+0x2e>
 801036c:	ee30 0a40 	vsub.f32	s0, s0, s0
 8010370:	b003      	add	sp, #12
 8010372:	f85d fb04 	ldr.w	pc, [sp], #4
 8010376:	4668      	mov	r0, sp
 8010378:	f000 f9b4 	bl	80106e4 <__ieee754_rem_pio2f>
 801037c:	f000 0003 	and.w	r0, r0, #3
 8010380:	2801      	cmp	r0, #1
 8010382:	d009      	beq.n	8010398 <cosf+0x50>
 8010384:	2802      	cmp	r0, #2
 8010386:	d010      	beq.n	80103aa <cosf+0x62>
 8010388:	b9b0      	cbnz	r0, 80103b8 <cosf+0x70>
 801038a:	eddd 0a01 	vldr	s1, [sp, #4]
 801038e:	ed9d 0a00 	vldr	s0, [sp]
 8010392:	f000 f867 	bl	8010464 <__kernel_cosf>
 8010396:	e7eb      	b.n	8010370 <cosf+0x28>
 8010398:	eddd 0a01 	vldr	s1, [sp, #4]
 801039c:	ed9d 0a00 	vldr	s0, [sp]
 80103a0:	f000 f8b8 	bl	8010514 <__kernel_sinf>
 80103a4:	eeb1 0a40 	vneg.f32	s0, s0
 80103a8:	e7e2      	b.n	8010370 <cosf+0x28>
 80103aa:	eddd 0a01 	vldr	s1, [sp, #4]
 80103ae:	ed9d 0a00 	vldr	s0, [sp]
 80103b2:	f000 f857 	bl	8010464 <__kernel_cosf>
 80103b6:	e7f5      	b.n	80103a4 <cosf+0x5c>
 80103b8:	eddd 0a01 	vldr	s1, [sp, #4]
 80103bc:	ed9d 0a00 	vldr	s0, [sp]
 80103c0:	2001      	movs	r0, #1
 80103c2:	f000 f8a7 	bl	8010514 <__kernel_sinf>
 80103c6:	e7d3      	b.n	8010370 <cosf+0x28>
 80103c8:	3f490fd8 	.word	0x3f490fd8
 80103cc:	00000000 	.word	0x00000000

080103d0 <sinf>:
 80103d0:	ee10 3a10 	vmov	r3, s0
 80103d4:	b507      	push	{r0, r1, r2, lr}
 80103d6:	4a1f      	ldr	r2, [pc, #124]	@ (8010454 <sinf+0x84>)
 80103d8:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80103dc:	4293      	cmp	r3, r2
 80103de:	d807      	bhi.n	80103f0 <sinf+0x20>
 80103e0:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8010458 <sinf+0x88>
 80103e4:	2000      	movs	r0, #0
 80103e6:	b003      	add	sp, #12
 80103e8:	f85d eb04 	ldr.w	lr, [sp], #4
 80103ec:	f000 b892 	b.w	8010514 <__kernel_sinf>
 80103f0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80103f4:	d304      	bcc.n	8010400 <sinf+0x30>
 80103f6:	ee30 0a40 	vsub.f32	s0, s0, s0
 80103fa:	b003      	add	sp, #12
 80103fc:	f85d fb04 	ldr.w	pc, [sp], #4
 8010400:	4668      	mov	r0, sp
 8010402:	f000 f96f 	bl	80106e4 <__ieee754_rem_pio2f>
 8010406:	f000 0003 	and.w	r0, r0, #3
 801040a:	2801      	cmp	r0, #1
 801040c:	d00a      	beq.n	8010424 <sinf+0x54>
 801040e:	2802      	cmp	r0, #2
 8010410:	d00f      	beq.n	8010432 <sinf+0x62>
 8010412:	b9c0      	cbnz	r0, 8010446 <sinf+0x76>
 8010414:	eddd 0a01 	vldr	s1, [sp, #4]
 8010418:	ed9d 0a00 	vldr	s0, [sp]
 801041c:	2001      	movs	r0, #1
 801041e:	f000 f879 	bl	8010514 <__kernel_sinf>
 8010422:	e7ea      	b.n	80103fa <sinf+0x2a>
 8010424:	eddd 0a01 	vldr	s1, [sp, #4]
 8010428:	ed9d 0a00 	vldr	s0, [sp]
 801042c:	f000 f81a 	bl	8010464 <__kernel_cosf>
 8010430:	e7e3      	b.n	80103fa <sinf+0x2a>
 8010432:	eddd 0a01 	vldr	s1, [sp, #4]
 8010436:	ed9d 0a00 	vldr	s0, [sp]
 801043a:	2001      	movs	r0, #1
 801043c:	f000 f86a 	bl	8010514 <__kernel_sinf>
 8010440:	eeb1 0a40 	vneg.f32	s0, s0
 8010444:	e7d9      	b.n	80103fa <sinf+0x2a>
 8010446:	eddd 0a01 	vldr	s1, [sp, #4]
 801044a:	ed9d 0a00 	vldr	s0, [sp]
 801044e:	f000 f809 	bl	8010464 <__kernel_cosf>
 8010452:	e7f5      	b.n	8010440 <sinf+0x70>
 8010454:	3f490fd8 	.word	0x3f490fd8
 8010458:	00000000 	.word	0x00000000

0801045c <__ieee754_sqrtf>:
 801045c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8010460:	4770      	bx	lr
	...

08010464 <__kernel_cosf>:
 8010464:	ee10 3a10 	vmov	r3, s0
 8010468:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801046c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8010470:	eef0 6a40 	vmov.f32	s13, s0
 8010474:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010478:	d204      	bcs.n	8010484 <__kernel_cosf+0x20>
 801047a:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 801047e:	ee17 2a90 	vmov	r2, s15
 8010482:	b342      	cbz	r2, 80104d6 <__kernel_cosf+0x72>
 8010484:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8010488:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 80104f4 <__kernel_cosf+0x90>
 801048c:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 80104f8 <__kernel_cosf+0x94>
 8010490:	4a1a      	ldr	r2, [pc, #104]	@ (80104fc <__kernel_cosf+0x98>)
 8010492:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010496:	4293      	cmp	r3, r2
 8010498:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8010500 <__kernel_cosf+0x9c>
 801049c:	eee6 7a07 	vfma.f32	s15, s12, s14
 80104a0:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8010504 <__kernel_cosf+0xa0>
 80104a4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80104a8:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8010508 <__kernel_cosf+0xa4>
 80104ac:	eee6 7a07 	vfma.f32	s15, s12, s14
 80104b0:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 801050c <__kernel_cosf+0xa8>
 80104b4:	eea7 6a87 	vfma.f32	s12, s15, s14
 80104b8:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 80104bc:	ee26 6a07 	vmul.f32	s12, s12, s14
 80104c0:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80104c4:	eee7 0a06 	vfma.f32	s1, s14, s12
 80104c8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80104cc:	d804      	bhi.n	80104d8 <__kernel_cosf+0x74>
 80104ce:	ee77 7ae0 	vsub.f32	s15, s15, s1
 80104d2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80104d6:	4770      	bx	lr
 80104d8:	4a0d      	ldr	r2, [pc, #52]	@ (8010510 <__kernel_cosf+0xac>)
 80104da:	4293      	cmp	r3, r2
 80104dc:	bf9a      	itte	ls
 80104de:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 80104e2:	ee07 3a10 	vmovls	s14, r3
 80104e6:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 80104ea:	ee30 0a47 	vsub.f32	s0, s0, s14
 80104ee:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80104f2:	e7ec      	b.n	80104ce <__kernel_cosf+0x6a>
 80104f4:	ad47d74e 	.word	0xad47d74e
 80104f8:	310f74f6 	.word	0x310f74f6
 80104fc:	3e999999 	.word	0x3e999999
 8010500:	b493f27c 	.word	0xb493f27c
 8010504:	37d00d01 	.word	0x37d00d01
 8010508:	bab60b61 	.word	0xbab60b61
 801050c:	3d2aaaab 	.word	0x3d2aaaab
 8010510:	3f480000 	.word	0x3f480000

08010514 <__kernel_sinf>:
 8010514:	ee10 3a10 	vmov	r3, s0
 8010518:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801051c:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8010520:	d204      	bcs.n	801052c <__kernel_sinf+0x18>
 8010522:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8010526:	ee17 3a90 	vmov	r3, s15
 801052a:	b35b      	cbz	r3, 8010584 <__kernel_sinf+0x70>
 801052c:	ee20 7a00 	vmul.f32	s14, s0, s0
 8010530:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8010588 <__kernel_sinf+0x74>
 8010534:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 801058c <__kernel_sinf+0x78>
 8010538:	eea7 6a27 	vfma.f32	s12, s14, s15
 801053c:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8010590 <__kernel_sinf+0x7c>
 8010540:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010544:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8010594 <__kernel_sinf+0x80>
 8010548:	eea7 6a87 	vfma.f32	s12, s15, s14
 801054c:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8010598 <__kernel_sinf+0x84>
 8010550:	ee60 6a07 	vmul.f32	s13, s0, s14
 8010554:	eee6 7a07 	vfma.f32	s15, s12, s14
 8010558:	b930      	cbnz	r0, 8010568 <__kernel_sinf+0x54>
 801055a:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 801059c <__kernel_sinf+0x88>
 801055e:	eea7 6a27 	vfma.f32	s12, s14, s15
 8010562:	eea6 0a26 	vfma.f32	s0, s12, s13
 8010566:	4770      	bx	lr
 8010568:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 801056c:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8010570:	eee0 7a86 	vfma.f32	s15, s1, s12
 8010574:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8010578:	eddf 7a09 	vldr	s15, [pc, #36]	@ 80105a0 <__kernel_sinf+0x8c>
 801057c:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8010580:	ee30 0a60 	vsub.f32	s0, s0, s1
 8010584:	4770      	bx	lr
 8010586:	bf00      	nop
 8010588:	2f2ec9d3 	.word	0x2f2ec9d3
 801058c:	b2d72f34 	.word	0xb2d72f34
 8010590:	3638ef1b 	.word	0x3638ef1b
 8010594:	b9500d01 	.word	0xb9500d01
 8010598:	3c088889 	.word	0x3c088889
 801059c:	be2aaaab 	.word	0xbe2aaaab
 80105a0:	3e2aaaab 	.word	0x3e2aaaab

080105a4 <__ieee754_atan2f>:
 80105a4:	ee10 2a90 	vmov	r2, s1
 80105a8:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 80105ac:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 80105b0:	b510      	push	{r4, lr}
 80105b2:	eef0 7a40 	vmov.f32	s15, s0
 80105b6:	d806      	bhi.n	80105c6 <__ieee754_atan2f+0x22>
 80105b8:	ee10 0a10 	vmov	r0, s0
 80105bc:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 80105c0:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 80105c4:	d904      	bls.n	80105d0 <__ieee754_atan2f+0x2c>
 80105c6:	ee77 7aa0 	vadd.f32	s15, s15, s1
 80105ca:	eeb0 0a67 	vmov.f32	s0, s15
 80105ce:	bd10      	pop	{r4, pc}
 80105d0:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 80105d4:	d103      	bne.n	80105de <__ieee754_atan2f+0x3a>
 80105d6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80105da:	f000 b9b3 	b.w	8010944 <atanf>
 80105de:	1794      	asrs	r4, r2, #30
 80105e0:	f004 0402 	and.w	r4, r4, #2
 80105e4:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 80105e8:	b943      	cbnz	r3, 80105fc <__ieee754_atan2f+0x58>
 80105ea:	2c02      	cmp	r4, #2
 80105ec:	d05e      	beq.n	80106ac <__ieee754_atan2f+0x108>
 80105ee:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80106c0 <__ieee754_atan2f+0x11c>
 80105f2:	2c03      	cmp	r4, #3
 80105f4:	bf08      	it	eq
 80105f6:	eef0 7a47 	vmoveq.f32	s15, s14
 80105fa:	e7e6      	b.n	80105ca <__ieee754_atan2f+0x26>
 80105fc:	b941      	cbnz	r1, 8010610 <__ieee754_atan2f+0x6c>
 80105fe:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80106c4 <__ieee754_atan2f+0x120>
 8010602:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80106c8 <__ieee754_atan2f+0x124>
 8010606:	2800      	cmp	r0, #0
 8010608:	bfa8      	it	ge
 801060a:	eef0 7a47 	vmovge.f32	s15, s14
 801060e:	e7dc      	b.n	80105ca <__ieee754_atan2f+0x26>
 8010610:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8010614:	d110      	bne.n	8010638 <__ieee754_atan2f+0x94>
 8010616:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801061a:	f104 34ff 	add.w	r4, r4, #4294967295
 801061e:	d107      	bne.n	8010630 <__ieee754_atan2f+0x8c>
 8010620:	2c02      	cmp	r4, #2
 8010622:	d846      	bhi.n	80106b2 <__ieee754_atan2f+0x10e>
 8010624:	4b29      	ldr	r3, [pc, #164]	@ (80106cc <__ieee754_atan2f+0x128>)
 8010626:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801062a:	edd3 7a00 	vldr	s15, [r3]
 801062e:	e7cc      	b.n	80105ca <__ieee754_atan2f+0x26>
 8010630:	2c02      	cmp	r4, #2
 8010632:	d841      	bhi.n	80106b8 <__ieee754_atan2f+0x114>
 8010634:	4b26      	ldr	r3, [pc, #152]	@ (80106d0 <__ieee754_atan2f+0x12c>)
 8010636:	e7f6      	b.n	8010626 <__ieee754_atan2f+0x82>
 8010638:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 801063c:	d0df      	beq.n	80105fe <__ieee754_atan2f+0x5a>
 801063e:	1a5b      	subs	r3, r3, r1
 8010640:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 8010644:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8010648:	da1a      	bge.n	8010680 <__ieee754_atan2f+0xdc>
 801064a:	2a00      	cmp	r2, #0
 801064c:	da01      	bge.n	8010652 <__ieee754_atan2f+0xae>
 801064e:	313c      	adds	r1, #60	@ 0x3c
 8010650:	db19      	blt.n	8010686 <__ieee754_atan2f+0xe2>
 8010652:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 8010656:	f000 fa49 	bl	8010aec <fabsf>
 801065a:	f000 f973 	bl	8010944 <atanf>
 801065e:	eef0 7a40 	vmov.f32	s15, s0
 8010662:	2c01      	cmp	r4, #1
 8010664:	d012      	beq.n	801068c <__ieee754_atan2f+0xe8>
 8010666:	2c02      	cmp	r4, #2
 8010668:	d017      	beq.n	801069a <__ieee754_atan2f+0xf6>
 801066a:	2c00      	cmp	r4, #0
 801066c:	d0ad      	beq.n	80105ca <__ieee754_atan2f+0x26>
 801066e:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 80106d4 <__ieee754_atan2f+0x130>
 8010672:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010676:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 80106d8 <__ieee754_atan2f+0x134>
 801067a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801067e:	e7a4      	b.n	80105ca <__ieee754_atan2f+0x26>
 8010680:	eddf 7a11 	vldr	s15, [pc, #68]	@ 80106c8 <__ieee754_atan2f+0x124>
 8010684:	e7ed      	b.n	8010662 <__ieee754_atan2f+0xbe>
 8010686:	eddf 7a15 	vldr	s15, [pc, #84]	@ 80106dc <__ieee754_atan2f+0x138>
 801068a:	e7ea      	b.n	8010662 <__ieee754_atan2f+0xbe>
 801068c:	ee17 3a90 	vmov	r3, s15
 8010690:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8010694:	ee07 3a90 	vmov	s15, r3
 8010698:	e797      	b.n	80105ca <__ieee754_atan2f+0x26>
 801069a:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80106d4 <__ieee754_atan2f+0x130>
 801069e:	ee77 7a87 	vadd.f32	s15, s15, s14
 80106a2:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80106d8 <__ieee754_atan2f+0x134>
 80106a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80106aa:	e78e      	b.n	80105ca <__ieee754_atan2f+0x26>
 80106ac:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 80106d8 <__ieee754_atan2f+0x134>
 80106b0:	e78b      	b.n	80105ca <__ieee754_atan2f+0x26>
 80106b2:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 80106e0 <__ieee754_atan2f+0x13c>
 80106b6:	e788      	b.n	80105ca <__ieee754_atan2f+0x26>
 80106b8:	eddf 7a08 	vldr	s15, [pc, #32]	@ 80106dc <__ieee754_atan2f+0x138>
 80106bc:	e785      	b.n	80105ca <__ieee754_atan2f+0x26>
 80106be:	bf00      	nop
 80106c0:	c0490fdb 	.word	0xc0490fdb
 80106c4:	bfc90fdb 	.word	0xbfc90fdb
 80106c8:	3fc90fdb 	.word	0x3fc90fdb
 80106cc:	08011974 	.word	0x08011974
 80106d0:	08011968 	.word	0x08011968
 80106d4:	33bbbd2e 	.word	0x33bbbd2e
 80106d8:	40490fdb 	.word	0x40490fdb
 80106dc:	00000000 	.word	0x00000000
 80106e0:	3f490fdb 	.word	0x3f490fdb

080106e4 <__ieee754_rem_pio2f>:
 80106e4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80106e6:	ee10 6a10 	vmov	r6, s0
 80106ea:	4b88      	ldr	r3, [pc, #544]	@ (801090c <__ieee754_rem_pio2f+0x228>)
 80106ec:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 80106f0:	429d      	cmp	r5, r3
 80106f2:	b087      	sub	sp, #28
 80106f4:	4604      	mov	r4, r0
 80106f6:	d805      	bhi.n	8010704 <__ieee754_rem_pio2f+0x20>
 80106f8:	2300      	movs	r3, #0
 80106fa:	ed80 0a00 	vstr	s0, [r0]
 80106fe:	6043      	str	r3, [r0, #4]
 8010700:	2000      	movs	r0, #0
 8010702:	e022      	b.n	801074a <__ieee754_rem_pio2f+0x66>
 8010704:	4b82      	ldr	r3, [pc, #520]	@ (8010910 <__ieee754_rem_pio2f+0x22c>)
 8010706:	429d      	cmp	r5, r3
 8010708:	d83a      	bhi.n	8010780 <__ieee754_rem_pio2f+0x9c>
 801070a:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 801070e:	2e00      	cmp	r6, #0
 8010710:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 8010914 <__ieee754_rem_pio2f+0x230>
 8010714:	4a80      	ldr	r2, [pc, #512]	@ (8010918 <__ieee754_rem_pio2f+0x234>)
 8010716:	f023 030f 	bic.w	r3, r3, #15
 801071a:	dd18      	ble.n	801074e <__ieee754_rem_pio2f+0x6a>
 801071c:	4293      	cmp	r3, r2
 801071e:	ee70 7a47 	vsub.f32	s15, s0, s14
 8010722:	bf09      	itett	eq
 8010724:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 801091c <__ieee754_rem_pio2f+0x238>
 8010728:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8010920 <__ieee754_rem_pio2f+0x23c>
 801072c:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 8010924 <__ieee754_rem_pio2f+0x240>
 8010730:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 8010734:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8010738:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801073c:	ed80 7a00 	vstr	s14, [r0]
 8010740:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8010744:	edc0 7a01 	vstr	s15, [r0, #4]
 8010748:	2001      	movs	r0, #1
 801074a:	b007      	add	sp, #28
 801074c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801074e:	4293      	cmp	r3, r2
 8010750:	ee70 7a07 	vadd.f32	s15, s0, s14
 8010754:	bf09      	itett	eq
 8010756:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 801091c <__ieee754_rem_pio2f+0x238>
 801075a:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8010920 <__ieee754_rem_pio2f+0x23c>
 801075e:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 8010924 <__ieee754_rem_pio2f+0x240>
 8010762:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 8010766:	ee37 7aa6 	vadd.f32	s14, s15, s13
 801076a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801076e:	ed80 7a00 	vstr	s14, [r0]
 8010772:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010776:	edc0 7a01 	vstr	s15, [r0, #4]
 801077a:	f04f 30ff 	mov.w	r0, #4294967295
 801077e:	e7e4      	b.n	801074a <__ieee754_rem_pio2f+0x66>
 8010780:	4b69      	ldr	r3, [pc, #420]	@ (8010928 <__ieee754_rem_pio2f+0x244>)
 8010782:	429d      	cmp	r5, r3
 8010784:	d873      	bhi.n	801086e <__ieee754_rem_pio2f+0x18a>
 8010786:	f000 f9b1 	bl	8010aec <fabsf>
 801078a:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 801092c <__ieee754_rem_pio2f+0x248>
 801078e:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010792:	eee0 7a07 	vfma.f32	s15, s0, s14
 8010796:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801079a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 801079e:	ee17 0a90 	vmov	r0, s15
 80107a2:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8010914 <__ieee754_rem_pio2f+0x230>
 80107a6:	eea7 0a67 	vfms.f32	s0, s14, s15
 80107aa:	281f      	cmp	r0, #31
 80107ac:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8010920 <__ieee754_rem_pio2f+0x23c>
 80107b0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80107b4:	eeb1 6a47 	vneg.f32	s12, s14
 80107b8:	ee70 6a67 	vsub.f32	s13, s0, s15
 80107bc:	ee16 1a90 	vmov	r1, s13
 80107c0:	dc09      	bgt.n	80107d6 <__ieee754_rem_pio2f+0xf2>
 80107c2:	4a5b      	ldr	r2, [pc, #364]	@ (8010930 <__ieee754_rem_pio2f+0x24c>)
 80107c4:	1e47      	subs	r7, r0, #1
 80107c6:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 80107ca:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 80107ce:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80107d2:	4293      	cmp	r3, r2
 80107d4:	d107      	bne.n	80107e6 <__ieee754_rem_pio2f+0x102>
 80107d6:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 80107da:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 80107de:	2a08      	cmp	r2, #8
 80107e0:	ea4f 53e5 	mov.w	r3, r5, asr #23
 80107e4:	dc14      	bgt.n	8010810 <__ieee754_rem_pio2f+0x12c>
 80107e6:	6021      	str	r1, [r4, #0]
 80107e8:	ed94 7a00 	vldr	s14, [r4]
 80107ec:	ee30 0a47 	vsub.f32	s0, s0, s14
 80107f0:	2e00      	cmp	r6, #0
 80107f2:	ee30 0a67 	vsub.f32	s0, s0, s15
 80107f6:	ed84 0a01 	vstr	s0, [r4, #4]
 80107fa:	daa6      	bge.n	801074a <__ieee754_rem_pio2f+0x66>
 80107fc:	eeb1 7a47 	vneg.f32	s14, s14
 8010800:	eeb1 0a40 	vneg.f32	s0, s0
 8010804:	ed84 7a00 	vstr	s14, [r4]
 8010808:	ed84 0a01 	vstr	s0, [r4, #4]
 801080c:	4240      	negs	r0, r0
 801080e:	e79c      	b.n	801074a <__ieee754_rem_pio2f+0x66>
 8010810:	eddf 5a42 	vldr	s11, [pc, #264]	@ 801091c <__ieee754_rem_pio2f+0x238>
 8010814:	eef0 6a40 	vmov.f32	s13, s0
 8010818:	eee6 6a25 	vfma.f32	s13, s12, s11
 801081c:	ee70 7a66 	vsub.f32	s15, s0, s13
 8010820:	eee6 7a25 	vfma.f32	s15, s12, s11
 8010824:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8010924 <__ieee754_rem_pio2f+0x240>
 8010828:	eed7 7a25 	vfnms.f32	s15, s14, s11
 801082c:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8010830:	ee15 2a90 	vmov	r2, s11
 8010834:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8010838:	1a5b      	subs	r3, r3, r1
 801083a:	2b19      	cmp	r3, #25
 801083c:	dc04      	bgt.n	8010848 <__ieee754_rem_pio2f+0x164>
 801083e:	edc4 5a00 	vstr	s11, [r4]
 8010842:	eeb0 0a66 	vmov.f32	s0, s13
 8010846:	e7cf      	b.n	80107e8 <__ieee754_rem_pio2f+0x104>
 8010848:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 8010934 <__ieee754_rem_pio2f+0x250>
 801084c:	eeb0 0a66 	vmov.f32	s0, s13
 8010850:	eea6 0a25 	vfma.f32	s0, s12, s11
 8010854:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8010858:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8010938 <__ieee754_rem_pio2f+0x254>
 801085c:	eee6 7a25 	vfma.f32	s15, s12, s11
 8010860:	eed7 7a26 	vfnms.f32	s15, s14, s13
 8010864:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010868:	ed84 7a00 	vstr	s14, [r4]
 801086c:	e7bc      	b.n	80107e8 <__ieee754_rem_pio2f+0x104>
 801086e:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 8010872:	d306      	bcc.n	8010882 <__ieee754_rem_pio2f+0x19e>
 8010874:	ee70 7a40 	vsub.f32	s15, s0, s0
 8010878:	edc0 7a01 	vstr	s15, [r0, #4]
 801087c:	edc0 7a00 	vstr	s15, [r0]
 8010880:	e73e      	b.n	8010700 <__ieee754_rem_pio2f+0x1c>
 8010882:	15ea      	asrs	r2, r5, #23
 8010884:	3a86      	subs	r2, #134	@ 0x86
 8010886:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 801088a:	ee07 3a90 	vmov	s15, r3
 801088e:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 8010892:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 801093c <__ieee754_rem_pio2f+0x258>
 8010896:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 801089a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801089e:	ed8d 7a03 	vstr	s14, [sp, #12]
 80108a2:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80108a6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80108aa:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80108ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80108b2:	ed8d 7a04 	vstr	s14, [sp, #16]
 80108b6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80108ba:	eef5 7a40 	vcmp.f32	s15, #0.0
 80108be:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108c2:	edcd 7a05 	vstr	s15, [sp, #20]
 80108c6:	d11e      	bne.n	8010906 <__ieee754_rem_pio2f+0x222>
 80108c8:	eeb5 7a40 	vcmp.f32	s14, #0.0
 80108cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80108d0:	bf0c      	ite	eq
 80108d2:	2301      	moveq	r3, #1
 80108d4:	2302      	movne	r3, #2
 80108d6:	491a      	ldr	r1, [pc, #104]	@ (8010940 <__ieee754_rem_pio2f+0x25c>)
 80108d8:	9101      	str	r1, [sp, #4]
 80108da:	2102      	movs	r1, #2
 80108dc:	9100      	str	r1, [sp, #0]
 80108de:	a803      	add	r0, sp, #12
 80108e0:	4621      	mov	r1, r4
 80108e2:	f000 f90b 	bl	8010afc <__kernel_rem_pio2f>
 80108e6:	2e00      	cmp	r6, #0
 80108e8:	f6bf af2f 	bge.w	801074a <__ieee754_rem_pio2f+0x66>
 80108ec:	edd4 7a00 	vldr	s15, [r4]
 80108f0:	eef1 7a67 	vneg.f32	s15, s15
 80108f4:	edc4 7a00 	vstr	s15, [r4]
 80108f8:	edd4 7a01 	vldr	s15, [r4, #4]
 80108fc:	eef1 7a67 	vneg.f32	s15, s15
 8010900:	edc4 7a01 	vstr	s15, [r4, #4]
 8010904:	e782      	b.n	801080c <__ieee754_rem_pio2f+0x128>
 8010906:	2303      	movs	r3, #3
 8010908:	e7e5      	b.n	80108d6 <__ieee754_rem_pio2f+0x1f2>
 801090a:	bf00      	nop
 801090c:	3f490fd8 	.word	0x3f490fd8
 8010910:	4016cbe3 	.word	0x4016cbe3
 8010914:	3fc90f80 	.word	0x3fc90f80
 8010918:	3fc90fd0 	.word	0x3fc90fd0
 801091c:	37354400 	.word	0x37354400
 8010920:	37354443 	.word	0x37354443
 8010924:	2e85a308 	.word	0x2e85a308
 8010928:	43490f80 	.word	0x43490f80
 801092c:	3f22f984 	.word	0x3f22f984
 8010930:	08011980 	.word	0x08011980
 8010934:	2e85a300 	.word	0x2e85a300
 8010938:	248d3132 	.word	0x248d3132
 801093c:	43800000 	.word	0x43800000
 8010940:	08011a00 	.word	0x08011a00

08010944 <atanf>:
 8010944:	b538      	push	{r3, r4, r5, lr}
 8010946:	ee10 5a10 	vmov	r5, s0
 801094a:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 801094e:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 8010952:	eef0 7a40 	vmov.f32	s15, s0
 8010956:	d310      	bcc.n	801097a <atanf+0x36>
 8010958:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 801095c:	d904      	bls.n	8010968 <atanf+0x24>
 801095e:	ee70 7a00 	vadd.f32	s15, s0, s0
 8010962:	eeb0 0a67 	vmov.f32	s0, s15
 8010966:	bd38      	pop	{r3, r4, r5, pc}
 8010968:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 8010aa0 <atanf+0x15c>
 801096c:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8010aa4 <atanf+0x160>
 8010970:	2d00      	cmp	r5, #0
 8010972:	bfc8      	it	gt
 8010974:	eef0 7a47 	vmovgt.f32	s15, s14
 8010978:	e7f3      	b.n	8010962 <atanf+0x1e>
 801097a:	4b4b      	ldr	r3, [pc, #300]	@ (8010aa8 <atanf+0x164>)
 801097c:	429c      	cmp	r4, r3
 801097e:	d810      	bhi.n	80109a2 <atanf+0x5e>
 8010980:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 8010984:	d20a      	bcs.n	801099c <atanf+0x58>
 8010986:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8010aac <atanf+0x168>
 801098a:	ee30 7a07 	vadd.f32	s14, s0, s14
 801098e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8010992:	eeb4 7ae6 	vcmpe.f32	s14, s13
 8010996:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801099a:	dce2      	bgt.n	8010962 <atanf+0x1e>
 801099c:	f04f 33ff 	mov.w	r3, #4294967295
 80109a0:	e013      	b.n	80109ca <atanf+0x86>
 80109a2:	f000 f8a3 	bl	8010aec <fabsf>
 80109a6:	4b42      	ldr	r3, [pc, #264]	@ (8010ab0 <atanf+0x16c>)
 80109a8:	429c      	cmp	r4, r3
 80109aa:	d84f      	bhi.n	8010a4c <atanf+0x108>
 80109ac:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80109b0:	429c      	cmp	r4, r3
 80109b2:	d841      	bhi.n	8010a38 <atanf+0xf4>
 80109b4:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80109b8:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80109bc:	eea0 7a27 	vfma.f32	s14, s0, s15
 80109c0:	2300      	movs	r3, #0
 80109c2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80109c6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80109ca:	1c5a      	adds	r2, r3, #1
 80109cc:	ee27 6aa7 	vmul.f32	s12, s15, s15
 80109d0:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 8010ab4 <atanf+0x170>
 80109d4:	eddf 5a38 	vldr	s11, [pc, #224]	@ 8010ab8 <atanf+0x174>
 80109d8:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 8010abc <atanf+0x178>
 80109dc:	ee66 6a06 	vmul.f32	s13, s12, s12
 80109e0:	eee6 5a87 	vfma.f32	s11, s13, s14
 80109e4:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 8010ac0 <atanf+0x17c>
 80109e8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80109ec:	eddf 5a35 	vldr	s11, [pc, #212]	@ 8010ac4 <atanf+0x180>
 80109f0:	eee7 5a26 	vfma.f32	s11, s14, s13
 80109f4:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8010ac8 <atanf+0x184>
 80109f8:	eea5 7aa6 	vfma.f32	s14, s11, s13
 80109fc:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8010acc <atanf+0x188>
 8010a00:	eee7 5a26 	vfma.f32	s11, s14, s13
 8010a04:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8010ad0 <atanf+0x18c>
 8010a08:	eea6 5a87 	vfma.f32	s10, s13, s14
 8010a0c:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8010ad4 <atanf+0x190>
 8010a10:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010a14:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8010ad8 <atanf+0x194>
 8010a18:	eea7 5a26 	vfma.f32	s10, s14, s13
 8010a1c:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8010adc <atanf+0x198>
 8010a20:	eea5 7a26 	vfma.f32	s14, s10, s13
 8010a24:	ee27 7a26 	vmul.f32	s14, s14, s13
 8010a28:	eea5 7a86 	vfma.f32	s14, s11, s12
 8010a2c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8010a30:	d121      	bne.n	8010a76 <atanf+0x132>
 8010a32:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010a36:	e794      	b.n	8010962 <atanf+0x1e>
 8010a38:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8010a3c:	ee30 7a67 	vsub.f32	s14, s0, s15
 8010a40:	ee30 0a27 	vadd.f32	s0, s0, s15
 8010a44:	2301      	movs	r3, #1
 8010a46:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010a4a:	e7be      	b.n	80109ca <atanf+0x86>
 8010a4c:	4b24      	ldr	r3, [pc, #144]	@ (8010ae0 <atanf+0x19c>)
 8010a4e:	429c      	cmp	r4, r3
 8010a50:	d80b      	bhi.n	8010a6a <atanf+0x126>
 8010a52:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 8010a56:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8010a5a:	eea0 7a27 	vfma.f32	s14, s0, s15
 8010a5e:	2302      	movs	r3, #2
 8010a60:	ee70 6a67 	vsub.f32	s13, s0, s15
 8010a64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8010a68:	e7af      	b.n	80109ca <atanf+0x86>
 8010a6a:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 8010a6e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8010a72:	2303      	movs	r3, #3
 8010a74:	e7a9      	b.n	80109ca <atanf+0x86>
 8010a76:	4a1b      	ldr	r2, [pc, #108]	@ (8010ae4 <atanf+0x1a0>)
 8010a78:	491b      	ldr	r1, [pc, #108]	@ (8010ae8 <atanf+0x1a4>)
 8010a7a:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8010a7e:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 8010a82:	edd3 6a00 	vldr	s13, [r3]
 8010a86:	ee37 7a66 	vsub.f32	s14, s14, s13
 8010a8a:	2d00      	cmp	r5, #0
 8010a8c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8010a90:	edd2 7a00 	vldr	s15, [r2]
 8010a94:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010a98:	bfb8      	it	lt
 8010a9a:	eef1 7a67 	vneglt.f32	s15, s15
 8010a9e:	e760      	b.n	8010962 <atanf+0x1e>
 8010aa0:	bfc90fdb 	.word	0xbfc90fdb
 8010aa4:	3fc90fdb 	.word	0x3fc90fdb
 8010aa8:	3edfffff 	.word	0x3edfffff
 8010aac:	7149f2ca 	.word	0x7149f2ca
 8010ab0:	3f97ffff 	.word	0x3f97ffff
 8010ab4:	3c8569d7 	.word	0x3c8569d7
 8010ab8:	3d4bda59 	.word	0x3d4bda59
 8010abc:	bd6ef16b 	.word	0xbd6ef16b
 8010ac0:	3d886b35 	.word	0x3d886b35
 8010ac4:	3dba2e6e 	.word	0x3dba2e6e
 8010ac8:	3e124925 	.word	0x3e124925
 8010acc:	3eaaaaab 	.word	0x3eaaaaab
 8010ad0:	bd15a221 	.word	0xbd15a221
 8010ad4:	bd9d8795 	.word	0xbd9d8795
 8010ad8:	bde38e38 	.word	0xbde38e38
 8010adc:	be4ccccd 	.word	0xbe4ccccd
 8010ae0:	401bffff 	.word	0x401bffff
 8010ae4:	08011d28 	.word	0x08011d28
 8010ae8:	08011d18 	.word	0x08011d18

08010aec <fabsf>:
 8010aec:	ee10 3a10 	vmov	r3, s0
 8010af0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8010af4:	ee00 3a10 	vmov	s0, r3
 8010af8:	4770      	bx	lr
	...

08010afc <__kernel_rem_pio2f>:
 8010afc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b00:	ed2d 8b04 	vpush	{d8-d9}
 8010b04:	b0d9      	sub	sp, #356	@ 0x164
 8010b06:	4690      	mov	r8, r2
 8010b08:	9001      	str	r0, [sp, #4]
 8010b0a:	4ab6      	ldr	r2, [pc, #728]	@ (8010de4 <__kernel_rem_pio2f+0x2e8>)
 8010b0c:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8010b0e:	f118 0f04 	cmn.w	r8, #4
 8010b12:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 8010b16:	460f      	mov	r7, r1
 8010b18:	f103 3bff 	add.w	fp, r3, #4294967295
 8010b1c:	db26      	blt.n	8010b6c <__kernel_rem_pio2f+0x70>
 8010b1e:	f1b8 0203 	subs.w	r2, r8, #3
 8010b22:	bf48      	it	mi
 8010b24:	f108 0204 	addmi.w	r2, r8, #4
 8010b28:	10d2      	asrs	r2, r2, #3
 8010b2a:	1c55      	adds	r5, r2, #1
 8010b2c:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010b2e:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 8010df4 <__kernel_rem_pio2f+0x2f8>
 8010b32:	00e8      	lsls	r0, r5, #3
 8010b34:	eba2 060b 	sub.w	r6, r2, fp
 8010b38:	9002      	str	r0, [sp, #8]
 8010b3a:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8010b3e:	eb0a 0c0b 	add.w	ip, sl, fp
 8010b42:	ac1c      	add	r4, sp, #112	@ 0x70
 8010b44:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8010b48:	2000      	movs	r0, #0
 8010b4a:	4560      	cmp	r0, ip
 8010b4c:	dd10      	ble.n	8010b70 <__kernel_rem_pio2f+0x74>
 8010b4e:	a91c      	add	r1, sp, #112	@ 0x70
 8010b50:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 8010b54:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8010b58:	2600      	movs	r6, #0
 8010b5a:	4556      	cmp	r6, sl
 8010b5c:	dc24      	bgt.n	8010ba8 <__kernel_rem_pio2f+0xac>
 8010b5e:	f8dd e004 	ldr.w	lr, [sp, #4]
 8010b62:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 8010df4 <__kernel_rem_pio2f+0x2f8>
 8010b66:	4684      	mov	ip, r0
 8010b68:	2400      	movs	r4, #0
 8010b6a:	e016      	b.n	8010b9a <__kernel_rem_pio2f+0x9e>
 8010b6c:	2200      	movs	r2, #0
 8010b6e:	e7dc      	b.n	8010b2a <__kernel_rem_pio2f+0x2e>
 8010b70:	42c6      	cmn	r6, r0
 8010b72:	bf5d      	ittte	pl
 8010b74:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 8010b78:	ee07 1a90 	vmovpl	s15, r1
 8010b7c:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 8010b80:	eef0 7a47 	vmovmi.f32	s15, s14
 8010b84:	ece4 7a01 	vstmia	r4!, {s15}
 8010b88:	3001      	adds	r0, #1
 8010b8a:	e7de      	b.n	8010b4a <__kernel_rem_pio2f+0x4e>
 8010b8c:	ecfe 6a01 	vldmia	lr!, {s13}
 8010b90:	ed3c 7a01 	vldmdb	ip!, {s14}
 8010b94:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010b98:	3401      	adds	r4, #1
 8010b9a:	455c      	cmp	r4, fp
 8010b9c:	ddf6      	ble.n	8010b8c <__kernel_rem_pio2f+0x90>
 8010b9e:	ece9 7a01 	vstmia	r9!, {s15}
 8010ba2:	3601      	adds	r6, #1
 8010ba4:	3004      	adds	r0, #4
 8010ba6:	e7d8      	b.n	8010b5a <__kernel_rem_pio2f+0x5e>
 8010ba8:	a908      	add	r1, sp, #32
 8010baa:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8010bae:	9104      	str	r1, [sp, #16]
 8010bb0:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8010bb2:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8010df0 <__kernel_rem_pio2f+0x2f4>
 8010bb6:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8010dec <__kernel_rem_pio2f+0x2f0>
 8010bba:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 8010bbe:	9203      	str	r2, [sp, #12]
 8010bc0:	4654      	mov	r4, sl
 8010bc2:	00a2      	lsls	r2, r4, #2
 8010bc4:	9205      	str	r2, [sp, #20]
 8010bc6:	aa58      	add	r2, sp, #352	@ 0x160
 8010bc8:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8010bcc:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8010bd0:	a944      	add	r1, sp, #272	@ 0x110
 8010bd2:	aa08      	add	r2, sp, #32
 8010bd4:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8010bd8:	4694      	mov	ip, r2
 8010bda:	4626      	mov	r6, r4
 8010bdc:	2e00      	cmp	r6, #0
 8010bde:	dc4c      	bgt.n	8010c7a <__kernel_rem_pio2f+0x17e>
 8010be0:	4628      	mov	r0, r5
 8010be2:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8010be6:	f000 f9f1 	bl	8010fcc <scalbnf>
 8010bea:	eeb0 8a40 	vmov.f32	s16, s0
 8010bee:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 8010bf2:	ee28 0a00 	vmul.f32	s0, s16, s0
 8010bf6:	f000 fa4f 	bl	8011098 <floorf>
 8010bfa:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8010bfe:	eea0 8a67 	vfms.f32	s16, s0, s15
 8010c02:	2d00      	cmp	r5, #0
 8010c04:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8010c08:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8010c0c:	ee17 9a90 	vmov	r9, s15
 8010c10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010c14:	ee38 8a67 	vsub.f32	s16, s16, s15
 8010c18:	dd41      	ble.n	8010c9e <__kernel_rem_pio2f+0x1a2>
 8010c1a:	f104 3cff 	add.w	ip, r4, #4294967295
 8010c1e:	a908      	add	r1, sp, #32
 8010c20:	f1c5 0e08 	rsb	lr, r5, #8
 8010c24:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8010c28:	fa46 f00e 	asr.w	r0, r6, lr
 8010c2c:	4481      	add	r9, r0
 8010c2e:	fa00 f00e 	lsl.w	r0, r0, lr
 8010c32:	1a36      	subs	r6, r6, r0
 8010c34:	f1c5 0007 	rsb	r0, r5, #7
 8010c38:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8010c3c:	4106      	asrs	r6, r0
 8010c3e:	2e00      	cmp	r6, #0
 8010c40:	dd3c      	ble.n	8010cbc <__kernel_rem_pio2f+0x1c0>
 8010c42:	f04f 0e00 	mov.w	lr, #0
 8010c46:	f109 0901 	add.w	r9, r9, #1
 8010c4a:	4670      	mov	r0, lr
 8010c4c:	4574      	cmp	r4, lr
 8010c4e:	dc68      	bgt.n	8010d22 <__kernel_rem_pio2f+0x226>
 8010c50:	2d00      	cmp	r5, #0
 8010c52:	dd03      	ble.n	8010c5c <__kernel_rem_pio2f+0x160>
 8010c54:	2d01      	cmp	r5, #1
 8010c56:	d074      	beq.n	8010d42 <__kernel_rem_pio2f+0x246>
 8010c58:	2d02      	cmp	r5, #2
 8010c5a:	d07d      	beq.n	8010d58 <__kernel_rem_pio2f+0x25c>
 8010c5c:	2e02      	cmp	r6, #2
 8010c5e:	d12d      	bne.n	8010cbc <__kernel_rem_pio2f+0x1c0>
 8010c60:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010c64:	ee30 8a48 	vsub.f32	s16, s0, s16
 8010c68:	b340      	cbz	r0, 8010cbc <__kernel_rem_pio2f+0x1c0>
 8010c6a:	4628      	mov	r0, r5
 8010c6c:	9306      	str	r3, [sp, #24]
 8010c6e:	f000 f9ad 	bl	8010fcc <scalbnf>
 8010c72:	9b06      	ldr	r3, [sp, #24]
 8010c74:	ee38 8a40 	vsub.f32	s16, s16, s0
 8010c78:	e020      	b.n	8010cbc <__kernel_rem_pio2f+0x1c0>
 8010c7a:	ee60 7a28 	vmul.f32	s15, s0, s17
 8010c7e:	3e01      	subs	r6, #1
 8010c80:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010c84:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010c88:	eea7 0ac9 	vfms.f32	s0, s15, s18
 8010c8c:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010c90:	ecac 0a01 	vstmia	ip!, {s0}
 8010c94:	ed30 0a01 	vldmdb	r0!, {s0}
 8010c98:	ee37 0a80 	vadd.f32	s0, s15, s0
 8010c9c:	e79e      	b.n	8010bdc <__kernel_rem_pio2f+0xe0>
 8010c9e:	d105      	bne.n	8010cac <__kernel_rem_pio2f+0x1b0>
 8010ca0:	1e60      	subs	r0, r4, #1
 8010ca2:	a908      	add	r1, sp, #32
 8010ca4:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 8010ca8:	11f6      	asrs	r6, r6, #7
 8010caa:	e7c8      	b.n	8010c3e <__kernel_rem_pio2f+0x142>
 8010cac:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8010cb0:	eeb4 8ae7 	vcmpe.f32	s16, s15
 8010cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cb8:	da31      	bge.n	8010d1e <__kernel_rem_pio2f+0x222>
 8010cba:	2600      	movs	r6, #0
 8010cbc:	eeb5 8a40 	vcmp.f32	s16, #0.0
 8010cc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010cc4:	f040 8098 	bne.w	8010df8 <__kernel_rem_pio2f+0x2fc>
 8010cc8:	1e60      	subs	r0, r4, #1
 8010cca:	2200      	movs	r2, #0
 8010ccc:	4550      	cmp	r0, sl
 8010cce:	da4b      	bge.n	8010d68 <__kernel_rem_pio2f+0x26c>
 8010cd0:	2a00      	cmp	r2, #0
 8010cd2:	d065      	beq.n	8010da0 <__kernel_rem_pio2f+0x2a4>
 8010cd4:	3c01      	subs	r4, #1
 8010cd6:	ab08      	add	r3, sp, #32
 8010cd8:	3d08      	subs	r5, #8
 8010cda:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8010cde:	2b00      	cmp	r3, #0
 8010ce0:	d0f8      	beq.n	8010cd4 <__kernel_rem_pio2f+0x1d8>
 8010ce2:	4628      	mov	r0, r5
 8010ce4:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8010ce8:	f000 f970 	bl	8010fcc <scalbnf>
 8010cec:	1c63      	adds	r3, r4, #1
 8010cee:	aa44      	add	r2, sp, #272	@ 0x110
 8010cf0:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8010df0 <__kernel_rem_pio2f+0x2f4>
 8010cf4:	0099      	lsls	r1, r3, #2
 8010cf6:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8010cfa:	4623      	mov	r3, r4
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	f280 80a9 	bge.w	8010e54 <__kernel_rem_pio2f+0x358>
 8010d02:	4623      	mov	r3, r4
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	f2c0 80c7 	blt.w	8010e98 <__kernel_rem_pio2f+0x39c>
 8010d0a:	aa44      	add	r2, sp, #272	@ 0x110
 8010d0c:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8010d10:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8010de8 <__kernel_rem_pio2f+0x2ec>
 8010d14:	eddf 7a37 	vldr	s15, [pc, #220]	@ 8010df4 <__kernel_rem_pio2f+0x2f8>
 8010d18:	2000      	movs	r0, #0
 8010d1a:	1ae2      	subs	r2, r4, r3
 8010d1c:	e0b1      	b.n	8010e82 <__kernel_rem_pio2f+0x386>
 8010d1e:	2602      	movs	r6, #2
 8010d20:	e78f      	b.n	8010c42 <__kernel_rem_pio2f+0x146>
 8010d22:	f852 1b04 	ldr.w	r1, [r2], #4
 8010d26:	b948      	cbnz	r0, 8010d3c <__kernel_rem_pio2f+0x240>
 8010d28:	b121      	cbz	r1, 8010d34 <__kernel_rem_pio2f+0x238>
 8010d2a:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8010d2e:	f842 1c04 	str.w	r1, [r2, #-4]
 8010d32:	2101      	movs	r1, #1
 8010d34:	f10e 0e01 	add.w	lr, lr, #1
 8010d38:	4608      	mov	r0, r1
 8010d3a:	e787      	b.n	8010c4c <__kernel_rem_pio2f+0x150>
 8010d3c:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8010d40:	e7f5      	b.n	8010d2e <__kernel_rem_pio2f+0x232>
 8010d42:	f104 3cff 	add.w	ip, r4, #4294967295
 8010d46:	aa08      	add	r2, sp, #32
 8010d48:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8010d4c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8010d50:	a908      	add	r1, sp, #32
 8010d52:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 8010d56:	e781      	b.n	8010c5c <__kernel_rem_pio2f+0x160>
 8010d58:	f104 3cff 	add.w	ip, r4, #4294967295
 8010d5c:	aa08      	add	r2, sp, #32
 8010d5e:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8010d62:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8010d66:	e7f3      	b.n	8010d50 <__kernel_rem_pio2f+0x254>
 8010d68:	a908      	add	r1, sp, #32
 8010d6a:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 8010d6e:	3801      	subs	r0, #1
 8010d70:	430a      	orrs	r2, r1
 8010d72:	e7ab      	b.n	8010ccc <__kernel_rem_pio2f+0x1d0>
 8010d74:	3201      	adds	r2, #1
 8010d76:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 8010d7a:	2e00      	cmp	r6, #0
 8010d7c:	d0fa      	beq.n	8010d74 <__kernel_rem_pio2f+0x278>
 8010d7e:	9905      	ldr	r1, [sp, #20]
 8010d80:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 8010d84:	eb0d 0001 	add.w	r0, sp, r1
 8010d88:	18e6      	adds	r6, r4, r3
 8010d8a:	a91c      	add	r1, sp, #112	@ 0x70
 8010d8c:	f104 0c01 	add.w	ip, r4, #1
 8010d90:	384c      	subs	r0, #76	@ 0x4c
 8010d92:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 8010d96:	4422      	add	r2, r4
 8010d98:	4562      	cmp	r2, ip
 8010d9a:	da04      	bge.n	8010da6 <__kernel_rem_pio2f+0x2aa>
 8010d9c:	4614      	mov	r4, r2
 8010d9e:	e710      	b.n	8010bc2 <__kernel_rem_pio2f+0xc6>
 8010da0:	9804      	ldr	r0, [sp, #16]
 8010da2:	2201      	movs	r2, #1
 8010da4:	e7e7      	b.n	8010d76 <__kernel_rem_pio2f+0x27a>
 8010da6:	9903      	ldr	r1, [sp, #12]
 8010da8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8010dac:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 8010db0:	9105      	str	r1, [sp, #20]
 8010db2:	ee07 1a90 	vmov	s15, r1
 8010db6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010dba:	2400      	movs	r4, #0
 8010dbc:	ece6 7a01 	vstmia	r6!, {s15}
 8010dc0:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 8010df4 <__kernel_rem_pio2f+0x2f8>
 8010dc4:	46b1      	mov	r9, r6
 8010dc6:	455c      	cmp	r4, fp
 8010dc8:	dd04      	ble.n	8010dd4 <__kernel_rem_pio2f+0x2d8>
 8010dca:	ece0 7a01 	vstmia	r0!, {s15}
 8010dce:	f10c 0c01 	add.w	ip, ip, #1
 8010dd2:	e7e1      	b.n	8010d98 <__kernel_rem_pio2f+0x29c>
 8010dd4:	ecfe 6a01 	vldmia	lr!, {s13}
 8010dd8:	ed39 7a01 	vldmdb	r9!, {s14}
 8010ddc:	3401      	adds	r4, #1
 8010dde:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010de2:	e7f0      	b.n	8010dc6 <__kernel_rem_pio2f+0x2ca>
 8010de4:	08011d64 	.word	0x08011d64
 8010de8:	08011d38 	.word	0x08011d38
 8010dec:	43800000 	.word	0x43800000
 8010df0:	3b800000 	.word	0x3b800000
 8010df4:	00000000 	.word	0x00000000
 8010df8:	9b02      	ldr	r3, [sp, #8]
 8010dfa:	eeb0 0a48 	vmov.f32	s0, s16
 8010dfe:	eba3 0008 	sub.w	r0, r3, r8
 8010e02:	f000 f8e3 	bl	8010fcc <scalbnf>
 8010e06:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8010dec <__kernel_rem_pio2f+0x2f0>
 8010e0a:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8010e0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8010e12:	db19      	blt.n	8010e48 <__kernel_rem_pio2f+0x34c>
 8010e14:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8010df0 <__kernel_rem_pio2f+0x2f4>
 8010e18:	ee60 7a27 	vmul.f32	s15, s0, s15
 8010e1c:	aa08      	add	r2, sp, #32
 8010e1e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010e22:	3508      	adds	r5, #8
 8010e24:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010e28:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8010e2c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8010e30:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010e34:	ee10 3a10 	vmov	r3, s0
 8010e38:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8010e3c:	ee17 3a90 	vmov	r3, s15
 8010e40:	3401      	adds	r4, #1
 8010e42:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8010e46:	e74c      	b.n	8010ce2 <__kernel_rem_pio2f+0x1e6>
 8010e48:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8010e4c:	aa08      	add	r2, sp, #32
 8010e4e:	ee10 3a10 	vmov	r3, s0
 8010e52:	e7f6      	b.n	8010e42 <__kernel_rem_pio2f+0x346>
 8010e54:	a808      	add	r0, sp, #32
 8010e56:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8010e5a:	9001      	str	r0, [sp, #4]
 8010e5c:	ee07 0a90 	vmov	s15, r0
 8010e60:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8010e64:	3b01      	subs	r3, #1
 8010e66:	ee67 7a80 	vmul.f32	s15, s15, s0
 8010e6a:	ee20 0a07 	vmul.f32	s0, s0, s14
 8010e6e:	ed62 7a01 	vstmdb	r2!, {s15}
 8010e72:	e743      	b.n	8010cfc <__kernel_rem_pio2f+0x200>
 8010e74:	ecfc 6a01 	vldmia	ip!, {s13}
 8010e78:	ecb5 7a01 	vldmia	r5!, {s14}
 8010e7c:	eee6 7a87 	vfma.f32	s15, s13, s14
 8010e80:	3001      	adds	r0, #1
 8010e82:	4550      	cmp	r0, sl
 8010e84:	dc01      	bgt.n	8010e8a <__kernel_rem_pio2f+0x38e>
 8010e86:	4290      	cmp	r0, r2
 8010e88:	ddf4      	ble.n	8010e74 <__kernel_rem_pio2f+0x378>
 8010e8a:	a858      	add	r0, sp, #352	@ 0x160
 8010e8c:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 8010e90:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 8010e94:	3b01      	subs	r3, #1
 8010e96:	e735      	b.n	8010d04 <__kernel_rem_pio2f+0x208>
 8010e98:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8010e9a:	2b02      	cmp	r3, #2
 8010e9c:	dc09      	bgt.n	8010eb2 <__kernel_rem_pio2f+0x3b6>
 8010e9e:	2b00      	cmp	r3, #0
 8010ea0:	dc27      	bgt.n	8010ef2 <__kernel_rem_pio2f+0x3f6>
 8010ea2:	d040      	beq.n	8010f26 <__kernel_rem_pio2f+0x42a>
 8010ea4:	f009 0007 	and.w	r0, r9, #7
 8010ea8:	b059      	add	sp, #356	@ 0x164
 8010eaa:	ecbd 8b04 	vpop	{d8-d9}
 8010eae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010eb2:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 8010eb4:	2b03      	cmp	r3, #3
 8010eb6:	d1f5      	bne.n	8010ea4 <__kernel_rem_pio2f+0x3a8>
 8010eb8:	aa30      	add	r2, sp, #192	@ 0xc0
 8010eba:	1f0b      	subs	r3, r1, #4
 8010ebc:	4413      	add	r3, r2
 8010ebe:	461a      	mov	r2, r3
 8010ec0:	4620      	mov	r0, r4
 8010ec2:	2800      	cmp	r0, #0
 8010ec4:	dc50      	bgt.n	8010f68 <__kernel_rem_pio2f+0x46c>
 8010ec6:	4622      	mov	r2, r4
 8010ec8:	2a01      	cmp	r2, #1
 8010eca:	dc5d      	bgt.n	8010f88 <__kernel_rem_pio2f+0x48c>
 8010ecc:	ab30      	add	r3, sp, #192	@ 0xc0
 8010ece:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 8010df4 <__kernel_rem_pio2f+0x2f8>
 8010ed2:	440b      	add	r3, r1
 8010ed4:	2c01      	cmp	r4, #1
 8010ed6:	dc67      	bgt.n	8010fa8 <__kernel_rem_pio2f+0x4ac>
 8010ed8:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8010edc:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8010ee0:	2e00      	cmp	r6, #0
 8010ee2:	d167      	bne.n	8010fb4 <__kernel_rem_pio2f+0x4b8>
 8010ee4:	edc7 6a00 	vstr	s13, [r7]
 8010ee8:	ed87 7a01 	vstr	s14, [r7, #4]
 8010eec:	edc7 7a02 	vstr	s15, [r7, #8]
 8010ef0:	e7d8      	b.n	8010ea4 <__kernel_rem_pio2f+0x3a8>
 8010ef2:	ab30      	add	r3, sp, #192	@ 0xc0
 8010ef4:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 8010df4 <__kernel_rem_pio2f+0x2f8>
 8010ef8:	440b      	add	r3, r1
 8010efa:	4622      	mov	r2, r4
 8010efc:	2a00      	cmp	r2, #0
 8010efe:	da24      	bge.n	8010f4a <__kernel_rem_pio2f+0x44e>
 8010f00:	b34e      	cbz	r6, 8010f56 <__kernel_rem_pio2f+0x45a>
 8010f02:	eef1 7a47 	vneg.f32	s15, s14
 8010f06:	edc7 7a00 	vstr	s15, [r7]
 8010f0a:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8010f0e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010f12:	aa31      	add	r2, sp, #196	@ 0xc4
 8010f14:	2301      	movs	r3, #1
 8010f16:	429c      	cmp	r4, r3
 8010f18:	da20      	bge.n	8010f5c <__kernel_rem_pio2f+0x460>
 8010f1a:	b10e      	cbz	r6, 8010f20 <__kernel_rem_pio2f+0x424>
 8010f1c:	eef1 7a67 	vneg.f32	s15, s15
 8010f20:	edc7 7a01 	vstr	s15, [r7, #4]
 8010f24:	e7be      	b.n	8010ea4 <__kernel_rem_pio2f+0x3a8>
 8010f26:	ab30      	add	r3, sp, #192	@ 0xc0
 8010f28:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 8010df4 <__kernel_rem_pio2f+0x2f8>
 8010f2c:	440b      	add	r3, r1
 8010f2e:	2c00      	cmp	r4, #0
 8010f30:	da05      	bge.n	8010f3e <__kernel_rem_pio2f+0x442>
 8010f32:	b10e      	cbz	r6, 8010f38 <__kernel_rem_pio2f+0x43c>
 8010f34:	eef1 7a67 	vneg.f32	s15, s15
 8010f38:	edc7 7a00 	vstr	s15, [r7]
 8010f3c:	e7b2      	b.n	8010ea4 <__kernel_rem_pio2f+0x3a8>
 8010f3e:	ed33 7a01 	vldmdb	r3!, {s14}
 8010f42:	3c01      	subs	r4, #1
 8010f44:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010f48:	e7f1      	b.n	8010f2e <__kernel_rem_pio2f+0x432>
 8010f4a:	ed73 7a01 	vldmdb	r3!, {s15}
 8010f4e:	3a01      	subs	r2, #1
 8010f50:	ee37 7a27 	vadd.f32	s14, s14, s15
 8010f54:	e7d2      	b.n	8010efc <__kernel_rem_pio2f+0x400>
 8010f56:	eef0 7a47 	vmov.f32	s15, s14
 8010f5a:	e7d4      	b.n	8010f06 <__kernel_rem_pio2f+0x40a>
 8010f5c:	ecb2 7a01 	vldmia	r2!, {s14}
 8010f60:	3301      	adds	r3, #1
 8010f62:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010f66:	e7d6      	b.n	8010f16 <__kernel_rem_pio2f+0x41a>
 8010f68:	ed72 7a01 	vldmdb	r2!, {s15}
 8010f6c:	edd2 6a01 	vldr	s13, [r2, #4]
 8010f70:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8010f74:	3801      	subs	r0, #1
 8010f76:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010f7a:	ed82 7a00 	vstr	s14, [r2]
 8010f7e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010f82:	edc2 7a01 	vstr	s15, [r2, #4]
 8010f86:	e79c      	b.n	8010ec2 <__kernel_rem_pio2f+0x3c6>
 8010f88:	ed73 7a01 	vldmdb	r3!, {s15}
 8010f8c:	edd3 6a01 	vldr	s13, [r3, #4]
 8010f90:	ee37 7aa6 	vadd.f32	s14, s15, s13
 8010f94:	3a01      	subs	r2, #1
 8010f96:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8010f9a:	ed83 7a00 	vstr	s14, [r3]
 8010f9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8010fa2:	edc3 7a01 	vstr	s15, [r3, #4]
 8010fa6:	e78f      	b.n	8010ec8 <__kernel_rem_pio2f+0x3cc>
 8010fa8:	ed33 7a01 	vldmdb	r3!, {s14}
 8010fac:	3c01      	subs	r4, #1
 8010fae:	ee77 7a87 	vadd.f32	s15, s15, s14
 8010fb2:	e78f      	b.n	8010ed4 <__kernel_rem_pio2f+0x3d8>
 8010fb4:	eef1 6a66 	vneg.f32	s13, s13
 8010fb8:	eeb1 7a47 	vneg.f32	s14, s14
 8010fbc:	edc7 6a00 	vstr	s13, [r7]
 8010fc0:	ed87 7a01 	vstr	s14, [r7, #4]
 8010fc4:	eef1 7a67 	vneg.f32	s15, s15
 8010fc8:	e790      	b.n	8010eec <__kernel_rem_pio2f+0x3f0>
 8010fca:	bf00      	nop

08010fcc <scalbnf>:
 8010fcc:	ee10 3a10 	vmov	r3, s0
 8010fd0:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8010fd4:	d02b      	beq.n	801102e <scalbnf+0x62>
 8010fd6:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8010fda:	d302      	bcc.n	8010fe2 <scalbnf+0x16>
 8010fdc:	ee30 0a00 	vadd.f32	s0, s0, s0
 8010fe0:	4770      	bx	lr
 8010fe2:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8010fe6:	d123      	bne.n	8011030 <scalbnf+0x64>
 8010fe8:	4b24      	ldr	r3, [pc, #144]	@ (801107c <scalbnf+0xb0>)
 8010fea:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8011080 <scalbnf+0xb4>
 8010fee:	4298      	cmp	r0, r3
 8010ff0:	ee20 0a27 	vmul.f32	s0, s0, s15
 8010ff4:	db17      	blt.n	8011026 <scalbnf+0x5a>
 8010ff6:	ee10 3a10 	vmov	r3, s0
 8010ffa:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8010ffe:	3a19      	subs	r2, #25
 8011000:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8011004:	4288      	cmp	r0, r1
 8011006:	dd15      	ble.n	8011034 <scalbnf+0x68>
 8011008:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8011084 <scalbnf+0xb8>
 801100c:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8011088 <scalbnf+0xbc>
 8011010:	ee10 3a10 	vmov	r3, s0
 8011014:	eeb0 7a67 	vmov.f32	s14, s15
 8011018:	2b00      	cmp	r3, #0
 801101a:	bfb8      	it	lt
 801101c:	eef0 7a66 	vmovlt.f32	s15, s13
 8011020:	ee27 0a87 	vmul.f32	s0, s15, s14
 8011024:	4770      	bx	lr
 8011026:	eddf 7a19 	vldr	s15, [pc, #100]	@ 801108c <scalbnf+0xc0>
 801102a:	ee27 0a80 	vmul.f32	s0, s15, s0
 801102e:	4770      	bx	lr
 8011030:	0dd2      	lsrs	r2, r2, #23
 8011032:	e7e5      	b.n	8011000 <scalbnf+0x34>
 8011034:	4410      	add	r0, r2
 8011036:	28fe      	cmp	r0, #254	@ 0xfe
 8011038:	dce6      	bgt.n	8011008 <scalbnf+0x3c>
 801103a:	2800      	cmp	r0, #0
 801103c:	dd06      	ble.n	801104c <scalbnf+0x80>
 801103e:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8011042:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8011046:	ee00 3a10 	vmov	s0, r3
 801104a:	4770      	bx	lr
 801104c:	f110 0f16 	cmn.w	r0, #22
 8011050:	da09      	bge.n	8011066 <scalbnf+0x9a>
 8011052:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 801108c <scalbnf+0xc0>
 8011056:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8011090 <scalbnf+0xc4>
 801105a:	ee10 3a10 	vmov	r3, s0
 801105e:	eeb0 7a67 	vmov.f32	s14, s15
 8011062:	2b00      	cmp	r3, #0
 8011064:	e7d9      	b.n	801101a <scalbnf+0x4e>
 8011066:	3019      	adds	r0, #25
 8011068:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 801106c:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8011070:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8011094 <scalbnf+0xc8>
 8011074:	ee07 3a90 	vmov	s15, r3
 8011078:	e7d7      	b.n	801102a <scalbnf+0x5e>
 801107a:	bf00      	nop
 801107c:	ffff3cb0 	.word	0xffff3cb0
 8011080:	4c000000 	.word	0x4c000000
 8011084:	7149f2ca 	.word	0x7149f2ca
 8011088:	f149f2ca 	.word	0xf149f2ca
 801108c:	0da24260 	.word	0x0da24260
 8011090:	8da24260 	.word	0x8da24260
 8011094:	33000000 	.word	0x33000000

08011098 <floorf>:
 8011098:	ee10 3a10 	vmov	r3, s0
 801109c:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 80110a0:	3a7f      	subs	r2, #127	@ 0x7f
 80110a2:	2a16      	cmp	r2, #22
 80110a4:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80110a8:	dc2b      	bgt.n	8011102 <floorf+0x6a>
 80110aa:	2a00      	cmp	r2, #0
 80110ac:	da12      	bge.n	80110d4 <floorf+0x3c>
 80110ae:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8011114 <floorf+0x7c>
 80110b2:	ee30 0a27 	vadd.f32	s0, s0, s15
 80110b6:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80110ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110be:	dd06      	ble.n	80110ce <floorf+0x36>
 80110c0:	2b00      	cmp	r3, #0
 80110c2:	da24      	bge.n	801110e <floorf+0x76>
 80110c4:	2900      	cmp	r1, #0
 80110c6:	4b14      	ldr	r3, [pc, #80]	@ (8011118 <floorf+0x80>)
 80110c8:	bf08      	it	eq
 80110ca:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 80110ce:	ee00 3a10 	vmov	s0, r3
 80110d2:	4770      	bx	lr
 80110d4:	4911      	ldr	r1, [pc, #68]	@ (801111c <floorf+0x84>)
 80110d6:	4111      	asrs	r1, r2
 80110d8:	420b      	tst	r3, r1
 80110da:	d0fa      	beq.n	80110d2 <floorf+0x3a>
 80110dc:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8011114 <floorf+0x7c>
 80110e0:	ee30 0a27 	vadd.f32	s0, s0, s15
 80110e4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 80110e8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80110ec:	ddef      	ble.n	80110ce <floorf+0x36>
 80110ee:	2b00      	cmp	r3, #0
 80110f0:	bfbe      	ittt	lt
 80110f2:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 80110f6:	fa40 f202 	asrlt.w	r2, r0, r2
 80110fa:	189b      	addlt	r3, r3, r2
 80110fc:	ea23 0301 	bic.w	r3, r3, r1
 8011100:	e7e5      	b.n	80110ce <floorf+0x36>
 8011102:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8011106:	d3e4      	bcc.n	80110d2 <floorf+0x3a>
 8011108:	ee30 0a00 	vadd.f32	s0, s0, s0
 801110c:	4770      	bx	lr
 801110e:	2300      	movs	r3, #0
 8011110:	e7dd      	b.n	80110ce <floorf+0x36>
 8011112:	bf00      	nop
 8011114:	7149f2ca 	.word	0x7149f2ca
 8011118:	bf800000 	.word	0xbf800000
 801111c:	007fffff 	.word	0x007fffff

08011120 <_init>:
 8011120:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8011122:	bf00      	nop
 8011124:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011126:	bc08      	pop	{r3}
 8011128:	469e      	mov	lr, r3
 801112a:	4770      	bx	lr

0801112c <_fini>:
 801112c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801112e:	bf00      	nop
 8011130:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8011132:	bc08      	pop	{r3}
 8011134:	469e      	mov	lr, r3
 8011136:	4770      	bx	lr
