Version 4
SHEET 1 5196 728
WIRE 0 32 0 0
WIRE 128 32 128 0
WIRE 272 32 272 0
WIRE 816 128 816 80
WIRE 0 144 0 112
WIRE 128 144 128 112
WIRE 272 144 272 112
WIRE 432 208 304 208
WIRE 608 208 432 208
WIRE 976 208 896 208
WIRE 688 336 688 288
WIRE 816 336 816 288
WIRE 304 352 304 208
WIRE 304 544 304 432
FLAG 304 544 0
FLAG 0 144 0
FLAG 128 144 0
FLAG 0 0 Vp
FLAG 128 0 Vn
FLAG 816 80 Vp
FLAG 816 336 Vn
FLAG 976 208 OUT1
FLAG 272 144 0
FLAG 272 0 Vref
FLAG 688 336 Vref
FLAG 432 208 IN
SYMBOL voltage 304 336 R0
WINDOW 123 24 124 Left 2
WINDOW 39 0 0 Left 2
SYMATTR Value2 AC 1
SYMATTR InstName VIN

* Put Input Sine Values from design here
SYMATTR Value SINE(1.65, -350E-3, 20.6E3)

SYMBOL voltage 0 16 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V2

* Put Vp value from design here
SYMATTR Value 3.3

SYMBOL voltage 128 16 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V3

* Put Vn value from design here
SYMATTR Value 0

SYMBOL voltage 272 16 R0
WINDOW 123 0 0 Left 2
WINDOW 39 0 0 Left 2
SYMATTR InstName V1

* Put Vref valye from design here
SYMATTR Value 1.65

* put subCircuit Name here
SYMBOL StageA_BandPassDeliyannisFriendNoPosFB_LT6233 640 160 R0
WINDOW 39 -35 -155 Left 2
WINDOW 0 -36 -221 Left 2

SYMATTR InstName STAGE1

* put start and stop frequencies from frequency response plot here
TEXT 280 648 Left 2 !.ac dec 100 20594.816896261822 820594.8168962614 \n.save V(*?*) I(*?*)

* Leave this commented out
* TEXT 280 712 Left 2 !.param Vp = 5, Vn = -5, Vref = 0
* TEXT 280 680 Left 2 !.param inputMid = 0, inputAmplitude = 2.01, inputFreq = 1E3

* Begin Stage 2
SYMBOL StageC_BandPassDeliyannisFriendNoPosFB_LT6233 1280 160 R0
WINDOW 0 -35 -219 Left 2
WINDOW 39 -36 -158 Left 2
SYMATTR InstName STAGE2
WIRE 1456 128 1456 80
WIRE 1248 208 976 208
WIRE 1600 208 1536 208
WIRE 1328 336 1328 288
WIRE 1456 336 1456 288
FLAG 1600 208 OUT2
FLAG 1456 80 Vp
FLAG 1456 336 Vn
FLAG 1328 336 Vref
* End Stage 2

* Begin Stage 3
SYMBOL StageB_BandPassDeliyannisFriendNoPosFB_LT6233 1936 160 R0
WINDOW 0 -35 -219 Left 2
WINDOW 39 -35 -157 Left 2
SYMATTR InstName STAGE3
WIRE 2112 128 2112 80
WIRE 1904 208 1600 208
WIRE 2256 208 2192 208
WIRE 1984 336 1984 288
WIRE 2112 336 2112 288
FLAG 2256 208 OUT
FLAG 2112 80 Vp
FLAG 2112 336 Vn
FLAG 1984 336 Vref
* End Stage 3

TEXT 848 648 Left 2 ;If you're having trouble with simulation try the following:\n \n- Ensure that LTspice circuit folder is unzipped.  LTspice won't \nbe able to locate subcircuits if the folders are still zipped.\n \n- Update LTspice - devices that have been recently added to LTspice\nwon't be available unless you update by clicking Tools -> Sync Release.
