Analysis & Synthesis report for audio_test
Fri Nov 29 21:21:01 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. State Machine - |DE1_SOC_golden_top|setup
 11. Registers Removed During Synthesis
 12. Removed Registers Triggering Further Register Optimizations
 13. General Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 16. Source assignments for soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram
 17. Parameter Settings for User Entity Instance: soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer
 18. Parameter Settings for User Entity Instance: soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO
 19. Parameter Settings for User Entity Instance: soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO
 20. Parameter Settings for User Entity Instance: soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO
 21. Parameter Settings for User Entity Instance: soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO
 22. Parameter Settings for User Entity Instance: soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0|soc_audio_clk_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i
 23. scfifo Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0|soc_audio_clk_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"
 25. Port Connectivity Checks: "soc_audio:AUDIO"
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Elapsed Time Per Partition
 28. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 29 21:21:01 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; audio_test                                  ;
; Top-level Entity Name           ; DE1_SOC_golden_top                          ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 100                                         ;
; Total pins                      ; 241                                         ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 6,144                                       ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SOC_golden_top ; audio_test         ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                             ;
+------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------+
; File Name with User-Entered Path                                                                                       ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                           ; Library         ;
+------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------+
; DE1_SOC_golden_top.v                                                                                                   ; yes             ; User Verilog HDL File        ; C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v                                                            ;                 ;
; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio_lrclk/submodules/soc_audio_lrclk_intel_up_avalon_audio_clks_0.v ; yes             ; Auto-Found Verilog HDL File  ; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio_lrclk/submodules/soc_audio_lrclk_intel_up_avalon_audio_clks_0.v ; soc_audio_lrclk ;
; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio_clk/soc_audio_clk.v                                             ; yes             ; Auto-Found Verilog HDL File  ; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio_clk/soc_audio_clk.v                                             ; soc_audio_clk   ;
; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/altera_up_avalon_reset_from_locked_signal.v      ; yes             ; Auto-Found Verilog HDL File  ; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/altera_up_avalon_reset_from_locked_signal.v      ; soc_audio_clk   ;
; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/soc_audio_clk_audio_pll_0.v                      ; yes             ; Auto-Found Verilog HDL File  ; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/soc_audio_clk_audio_pll_0.v                      ; soc_audio_clk   ;
; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/soc_audio_clk_audio_pll_0_audio_pll.v            ; yes             ; Auto-Found Verilog HDL File  ; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/soc_audio_clk_audio_pll_0_audio_pll.v            ; soc_audio_clk   ;
; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/soc_audio_cfg_audio_and_video_config_0.v         ; yes             ; Auto-Found Verilog HDL File  ; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/soc_audio_cfg_audio_and_video_config_0.v         ; soc_audio_cfg   ;
; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio/soc_audio.v                                                     ; yes             ; Auto-Found Verilog HDL File  ; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio/soc_audio.v                                                     ; soc_audio       ;
; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_audio_out_serializer.v                     ; yes             ; Auto-Found Verilog HDL File  ; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_audio_out_serializer.v                     ; soc_audio       ;
; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_clock_edge.v                               ; yes             ; Auto-Found Verilog HDL File  ; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_clock_edge.v                               ; soc_audio       ;
; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_sync_fifo.v                                ; yes             ; Auto-Found Verilog HDL File  ; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_sync_fifo.v                                ; soc_audio       ;
; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio/submodules/soc_audio_audio_0.v                                  ; yes             ; Auto-Found Verilog HDL File  ; c:/users/wchen/documents/de1_soc_audio/db/ip/soc_audio/submodules/soc_audio_audio_0.v                                  ; soc_audio       ;
; scfifo.tdf                                                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf                                                      ;                 ;
; a_regfifo.inc                                                                                                          ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_regfifo.inc                                                   ;                 ;
; a_dpfifo.inc                                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_dpfifo.inc                                                    ;                 ;
; a_i2fifo.inc                                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_i2fifo.inc                                                    ;                 ;
; a_fffifo.inc                                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_fffifo.inc                                                    ;                 ;
; a_f2fifo.inc                                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_f2fifo.inc                                                    ;                 ;
; aglobal181.inc                                                                                                         ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                                                  ;                 ;
; db/scfifo_8ba1.tdf                                                                                                     ; yes             ; Auto-Generated Megafunction  ; C:/Users/wchen/Documents/de1_soc_audio/db/scfifo_8ba1.tdf                                                              ;                 ;
; db/a_dpfifo_r2a1.tdf                                                                                                   ; yes             ; Auto-Generated Megafunction  ; C:/Users/wchen/Documents/de1_soc_audio/db/a_dpfifo_r2a1.tdf                                                            ;                 ;
; db/altsyncram_p3i1.tdf                                                                                                 ; yes             ; Auto-Generated Megafunction  ; C:/Users/wchen/Documents/de1_soc_audio/db/altsyncram_p3i1.tdf                                                          ;                 ;
; db/cmpr_6l8.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/wchen/Documents/de1_soc_audio/db/cmpr_6l8.tdf                                                                 ;                 ;
; db/cntr_h2b.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/wchen/Documents/de1_soc_audio/db/cntr_h2b.tdf                                                                 ;                 ;
; db/cntr_u27.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/wchen/Documents/de1_soc_audio/db/cntr_u27.tdf                                                                 ;                 ;
; db/cntr_i2b.tdf                                                                                                        ; yes             ; Auto-Generated Megafunction  ; C:/Users/wchen/Documents/de1_soc_audio/db/cntr_i2b.tdf                                                                 ;                 ;
; altera_pll.v                                                                                                           ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altera_pll.v                                                    ;                 ;
+------------------------------------------------------------------------------------------------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------------------------------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                                                                    ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                                                                            ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimate of Logic utilization (ALMs needed) ; 79                                                                                                                                               ;
;                                             ;                                                                                                                                                  ;
; Combinational ALUT usage for logic          ; 137                                                                                                                                              ;
;     -- 7 input functions                    ; 0                                                                                                                                                ;
;     -- 6 input functions                    ; 20                                                                                                                                               ;
;     -- 5 input functions                    ; 46                                                                                                                                               ;
;     -- 4 input functions                    ; 10                                                                                                                                               ;
;     -- <=3 input functions                  ; 61                                                                                                                                               ;
;                                             ;                                                                                                                                                  ;
; Dedicated logic registers                   ; 100                                                                                                                                              ;
;                                             ;                                                                                                                                                  ;
; I/O pins                                    ; 241                                                                                                                                              ;
; Total MLAB memory bits                      ; 0                                                                                                                                                ;
; Total block memory bits                     ; 6144                                                                                                                                             ;
;                                             ;                                                                                                                                                  ;
; Total DSP Blocks                            ; 0                                                                                                                                                ;
;                                             ;                                                                                                                                                  ;
; Total PLLs                                  ; 1                                                                                                                                                ;
;     -- PLLs                                 ; 1                                                                                                                                                ;
;                                             ;                                                                                                                                                  ;
; Maximum fan-out node                        ; soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0|soc_audio_clk_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i|outclk_wire[0] ;
; Maximum fan-out                             ; 181                                                                                                                                              ;
; Total fan-out                               ; 2013                                                                                                                                             ;
; Average fan-out                             ; 2.33                                                                                                                                             ;
+---------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------+
; Compilation Hierarchy Node                                     ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                         ; Entity Name                         ; Library Name  ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------+
; |DE1_SOC_golden_top                                            ; 137 (4)             ; 100 (2)                   ; 6144              ; 0          ; 241  ; 0            ; |DE1_SOC_golden_top                                                                                                                                                                                                                                         ; DE1_SOC_golden_top                  ; work          ;
;    |soc_audio:AUDIO|                                           ; 133 (0)             ; 98 (0)                    ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO                                                                                                                                                                                                                         ; soc_audio                           ; soc_audio     ;
;       |soc_audio_audio_0:audio_0|                              ; 133 (3)             ; 98 (2)                    ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0                                                                                                                                                                                               ; soc_audio_audio_0                   ; soc_audio     ;
;          |altera_up_audio_out_serializer:Audio_Out_Serializer| ; 130 (35)            ; 92 (26)                   ; 6144              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer                                                                                                                                           ; altera_up_audio_out_serializer      ; soc_audio     ;
;             |altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|  ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO                                                                                           ; altera_up_sync_fifo                 ; soc_audio     ;
;                |scfifo:Sync_FIFO|                              ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO                                                                          ; scfifo                              ; work          ;
;                   |scfifo_8ba1:auto_generated|                 ; 48 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                               ; scfifo_8ba1                         ; work          ;
;                      |a_dpfifo_r2a1:dpfifo|                    ; 48 (26)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                          ; a_dpfifo_r2a1                       ; work          ;
;                         |altsyncram_p3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram  ; altsyncram_p3i1                     ; work          ;
;                         |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb      ; cntr_h2b                            ; work          ;
;                         |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr          ; cntr_i2b                            ; work          ;
;                         |cntr_u27:usedw_counter|               ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter   ; cntr_u27                            ; work          ;
;             |altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO| ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO                                                                                          ; altera_up_sync_fifo                 ; soc_audio     ;
;                |scfifo:Sync_FIFO|                              ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO                                                                         ; scfifo                              ; work          ;
;                   |scfifo_8ba1:auto_generated|                 ; 47 (0)              ; 33 (0)                    ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated                                              ; scfifo_8ba1                         ; work          ;
;                      |a_dpfifo_r2a1:dpfifo|                    ; 47 (25)             ; 33 (13)                   ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo                         ; a_dpfifo_r2a1                       ; work          ;
;                         |altsyncram_p3i1:FIFOram|              ; 0 (0)               ; 0 (0)                     ; 3072              ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ; altsyncram_p3i1                     ; work          ;
;                         |cntr_h2b:rd_ptr_msb|                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb     ; cntr_h2b                            ; work          ;
;                         |cntr_i2b:wr_ptr|                      ; 8 (8)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr         ; cntr_i2b                            ; work          ;
;                         |cntr_u27:usedw_counter|               ; 7 (7)               ; 7 (7)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter  ; cntr_u27                            ; work          ;
;          |altera_up_clock_edge:Bit_Clock_Edges|                ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges                                                                                                                                                          ; altera_up_clock_edge                ; soc_audio     ;
;          |altera_up_clock_edge:DAC_Left_Right_Clock_Edges|     ; 0 (0)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_clock_edge:DAC_Left_Right_Clock_Edges                                                                                                                                               ; altera_up_clock_edge                ; soc_audio     ;
;    |soc_audio_clk:comb_76|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio_clk:comb_76                                                                                                                                                                                                                   ; soc_audio_clk                       ; soc_audio_clk ;
;       |soc_audio_clk_audio_pll_0:audio_pll_0|                  ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0                                                                                                                                                                             ; soc_audio_clk_audio_pll_0           ; soc_audio_clk ;
;          |soc_audio_clk_audio_pll_0_audio_pll:audio_pll|       ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0|soc_audio_clk_audio_pll_0_audio_pll:audio_pll                                                                                                                               ; soc_audio_clk_audio_pll_0_audio_pll ; soc_audio_clk ;
;             |altera_pll:altera_pll_i|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SOC_golden_top|soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0|soc_audio_clk_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i                                                                                                       ; altera_pll                          ; work          ;
+----------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------+---------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                                                       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                                                                                                                                                                               ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM  ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
; soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 128          ; 24           ; 128          ; 24           ; 3072 ; None ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                 ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                           ; IP Include File                                           ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------------------------------------------------+
; N/A    ; Qsys         ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_golden_top|soc_audio:AUDIO       ; C:/Users/wchen/Documents/de1_soc_audio/soc_audio.qsys     ;
; N/A    ; altera_pll   ; 18.1    ; N/A          ; N/A          ; |DE1_SOC_golden_top|soc_audio_clk:comb_76 ; C:/Users/wchen/Documents/de1_soc_audio/soc_audio_clk.qsys ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------+-----------------------------------------------------------+


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |DE1_SOC_golden_top|setup            ;
+----------+----------+----------+----------+----------+
; Name     ; setup.11 ; setup.10 ; setup.01 ; setup.00 ;
+----------+----------+----------+----------+----------+
; setup.00 ; 0        ; 0        ; 0        ; 0        ;
; setup.01 ; 0        ; 0        ; 1        ; 1        ;
; setup.10 ; 0        ; 1        ; 0        ; 1        ;
; setup.11 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


+------------------------------------------------------------+
; Registers Removed During Synthesis                         ;
+---------------------------------------+--------------------+
; Register name                         ; Reason for Removal ;
+---------------------------------------+--------------------+
; setup~5                               ; Lost fanout        ;
; setup~6                               ; Lost fanout        ;
; setup.01                              ; Lost fanout        ;
; setup.10                              ; Lost fanout        ;
; setup.11                              ; Lost fanout        ;
; Total Number of Removed Registers = 5 ;                    ;
+---------------------------------------+--------------------+


+-----------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                 ;
+---------------+--------------------+----------------------------------------+
; Register name ; Reason for Removal ; Registers Removed due to This Register ;
+---------------+--------------------+----------------------------------------+
; setup~5       ; Lost Fanouts       ; setup.01, setup.11                     ;
+---------------+--------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 100   ;
; Number of registers using Synchronous Clear  ; 63    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 65    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+
; 6:1                ; 23 bits   ; 92 LEs        ; 46 LEs               ; 46 LEs                 ; Yes        ; |DE1_SOC_golden_top|soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|data_out_shift_reg[16] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE1_SOC_golden_top|audio_addr[0]                                                                                                        ;
; 4:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |DE1_SOC_golden_top|setup                                                                                                                ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                                                                               ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                                                                                ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
; DW             ; 23    ; Signed Integer                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 23    ; Signed Integer                                                                                                                                                    ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                    ;
; AW             ; 6     ; Signed Integer                                                                                                                                                    ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                      ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                                      ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                      ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                      ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                             ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                             ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                             ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                             ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                             ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                             ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                             ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                             ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                             ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                             ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                             ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                             ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                             ;
+-------------------------+-------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DW             ; 23    ; Signed Integer                                                                                                                                                     ;
; DATA_DEPTH     ; 128   ; Signed Integer                                                                                                                                                     ;
; AW             ; 6     ; Signed Integer                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name          ; Value       ; Type                                                                                                                                                                 ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS       ; ON          ; AUTO_CARRY                                                                                                                                                           ;
; IGNORE_CARRY_BUFFERS    ; OFF         ; IGNORE_CARRY                                                                                                                                                         ;
; AUTO_CASCADE_CHAINS     ; ON          ; AUTO_CASCADE                                                                                                                                                         ;
; IGNORE_CASCADE_BUFFERS  ; OFF         ; IGNORE_CASCADE                                                                                                                                                       ;
; lpm_width               ; 24          ; Signed Integer                                                                                                                                                       ;
; LPM_NUMWORDS            ; 128         ; Signed Integer                                                                                                                                                       ;
; LPM_WIDTHU              ; 7           ; Signed Integer                                                                                                                                                       ;
; LPM_SHOWAHEAD           ; ON          ; Untyped                                                                                                                                                              ;
; UNDERFLOW_CHECKING      ; OFF         ; Untyped                                                                                                                                                              ;
; OVERFLOW_CHECKING       ; OFF         ; Untyped                                                                                                                                                              ;
; ALLOW_RWCYCLE_WHEN_FULL ; OFF         ; Untyped                                                                                                                                                              ;
; ADD_RAM_OUTPUT_REGISTER ; OFF         ; Untyped                                                                                                                                                              ;
; ALMOST_FULL_VALUE       ; 0           ; Untyped                                                                                                                                                              ;
; ALMOST_EMPTY_VALUE      ; 0           ; Untyped                                                                                                                                                              ;
; ENABLE_ECC              ; FALSE       ; Untyped                                                                                                                                                              ;
; USE_EAB                 ; ON          ; Untyped                                                                                                                                                              ;
; MAXIMIZE_SPEED          ; 5           ; Untyped                                                                                                                                                              ;
; DEVICE_FAMILY           ; Cyclone V   ; Untyped                                                                                                                                                              ;
; OPTIMIZE_FOR_SPEED      ; 5           ; Untyped                                                                                                                                                              ;
; CBXI_PARAMETER          ; scfifo_8ba1 ; Untyped                                                                                                                                                              ;
+-------------------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0|soc_audio_clk_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value                  ; Type                                                                                                           ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------+
; reference_clock_frequency            ; 50.0 MHz               ; String                                                                                                         ;
; fractional_vco_multiplier            ; false                  ; String                                                                                                         ;
; pll_type                             ; General                ; String                                                                                                         ;
; pll_subtype                          ; General                ; String                                                                                                         ;
; number_of_clocks                     ; 1                      ; Signed Integer                                                                                                 ;
; operation_mode                       ; direct                 ; String                                                                                                         ;
; deserialization_factor               ; 4                      ; Signed Integer                                                                                                 ;
; data_rate                            ; 0                      ; Signed Integer                                                                                                 ;
; sim_additional_refclk_cycles_to_lock ; 0                      ; Signed Integer                                                                                                 ;
; output_clock_frequency0              ; 12.288135 MHz          ; String                                                                                                         ;
; phase_shift0                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle0                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency1              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift1                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle1                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency2              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift2                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle2                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency3              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift3                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle3                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency4              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift4                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle4                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency5              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift5                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle5                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency6              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift6                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle6                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency7              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift7                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle7                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency8              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift8                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle8                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency9              ; 0 MHz                  ; String                                                                                                         ;
; phase_shift9                         ; 0 ps                   ; String                                                                                                         ;
; duty_cycle9                          ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency10             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift10                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle10                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency11             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift11                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle11                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency12             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift12                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle12                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency13             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift13                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle13                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency14             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift14                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle14                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency15             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift15                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle15                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency16             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift16                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle16                         ; 50                     ; Signed Integer                                                                                                 ;
; output_clock_frequency17             ; 0 MHz                  ; String                                                                                                         ;
; phase_shift17                        ; 0 ps                   ; String                                                                                                         ;
; duty_cycle17                         ; 50                     ; Signed Integer                                                                                                 ;
; clock_name_0                         ;                        ; String                                                                                                         ;
; clock_name_1                         ;                        ; String                                                                                                         ;
; clock_name_2                         ;                        ; String                                                                                                         ;
; clock_name_3                         ;                        ; String                                                                                                         ;
; clock_name_4                         ;                        ; String                                                                                                         ;
; clock_name_5                         ;                        ; String                                                                                                         ;
; clock_name_6                         ;                        ; String                                                                                                         ;
; clock_name_7                         ;                        ; String                                                                                                         ;
; clock_name_8                         ;                        ; String                                                                                                         ;
; clock_name_global_0                  ; false                  ; String                                                                                                         ;
; clock_name_global_1                  ; false                  ; String                                                                                                         ;
; clock_name_global_2                  ; false                  ; String                                                                                                         ;
; clock_name_global_3                  ; false                  ; String                                                                                                         ;
; clock_name_global_4                  ; false                  ; String                                                                                                         ;
; clock_name_global_5                  ; false                  ; String                                                                                                         ;
; clock_name_global_6                  ; false                  ; String                                                                                                         ;
; clock_name_global_7                  ; false                  ; String                                                                                                         ;
; clock_name_global_8                  ; false                  ; String                                                                                                         ;
; m_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                 ;
; m_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                 ;
; m_cnt_bypass_en                      ; false                  ; String                                                                                                         ;
; m_cnt_odd_div_duty_en                ; false                  ; String                                                                                                         ;
; n_cnt_hi_div                         ; 1                      ; Signed Integer                                                                                                 ;
; n_cnt_lo_div                         ; 1                      ; Signed Integer                                                                                                 ;
; n_cnt_bypass_en                      ; false                  ; String                                                                                                         ;
; n_cnt_odd_div_duty_en                ; false                  ; String                                                                                                         ;
; c_cnt_hi_div0                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div0                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en0                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src0                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en0               ; false                  ; String                                                                                                         ;
; c_cnt_prst0                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst0                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div1                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div1                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en1                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src1                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en1               ; false                  ; String                                                                                                         ;
; c_cnt_prst1                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst1                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div2                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div2                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en2                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src2                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en2               ; false                  ; String                                                                                                         ;
; c_cnt_prst2                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst2                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div3                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div3                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en3                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src3                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en3               ; false                  ; String                                                                                                         ;
; c_cnt_prst3                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst3                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div4                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div4                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en4                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src4                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en4               ; false                  ; String                                                                                                         ;
; c_cnt_prst4                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst4                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div5                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div5                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en5                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src5                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en5               ; false                  ; String                                                                                                         ;
; c_cnt_prst5                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst5                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div6                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div6                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en6                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src6                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en6               ; false                  ; String                                                                                                         ;
; c_cnt_prst6                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst6                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div7                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div7                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en7                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src7                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en7               ; false                  ; String                                                                                                         ;
; c_cnt_prst7                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst7                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div8                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div8                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en8                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src8                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en8               ; false                  ; String                                                                                                         ;
; c_cnt_prst8                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst8                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div9                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div9                        ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en9                     ; false                  ; String                                                                                                         ;
; c_cnt_in_src9                        ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en9               ; false                  ; String                                                                                                         ;
; c_cnt_prst9                          ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst9                   ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div10                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div10                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en10                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src10                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en10              ; false                  ; String                                                                                                         ;
; c_cnt_prst10                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst10                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div11                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div11                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en11                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src11                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en11              ; false                  ; String                                                                                                         ;
; c_cnt_prst11                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst11                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div12                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div12                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en12                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src12                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en12              ; false                  ; String                                                                                                         ;
; c_cnt_prst12                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst12                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div13                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div13                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en13                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src13                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en13              ; false                  ; String                                                                                                         ;
; c_cnt_prst13                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst13                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div14                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div14                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en14                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src14                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en14              ; false                  ; String                                                                                                         ;
; c_cnt_prst14                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst14                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div15                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div15                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en15                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src15                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en15              ; false                  ; String                                                                                                         ;
; c_cnt_prst15                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst15                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div16                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div16                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en16                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src16                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en16              ; false                  ; String                                                                                                         ;
; c_cnt_prst16                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst16                  ; 0                      ; Signed Integer                                                                                                 ;
; c_cnt_hi_div17                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_lo_div17                       ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_bypass_en17                    ; false                  ; String                                                                                                         ;
; c_cnt_in_src17                       ; ph_mux_clk             ; String                                                                                                         ;
; c_cnt_odd_div_duty_en17              ; false                  ; String                                                                                                         ;
; c_cnt_prst17                         ; 1                      ; Signed Integer                                                                                                 ;
; c_cnt_ph_mux_prst17                  ; 0                      ; Signed Integer                                                                                                 ;
; pll_vco_div                          ; 1                      ; Signed Integer                                                                                                 ;
; pll_slf_rst                          ; false                  ; String                                                                                                         ;
; pll_bw_sel                           ; low                    ; String                                                                                                         ;
; pll_output_clk_frequency             ; 0 MHz                  ; String                                                                                                         ;
; pll_cp_current                       ; 0                      ; Signed Integer                                                                                                 ;
; pll_bwctrl                           ; 0                      ; Signed Integer                                                                                                 ;
; pll_fractional_division              ; 1                      ; Signed Integer                                                                                                 ;
; pll_fractional_cout                  ; 24                     ; Signed Integer                                                                                                 ;
; pll_dsm_out_sel                      ; 1st_order              ; String                                                                                                         ;
; mimic_fbclk_type                     ; gclk                   ; String                                                                                                         ;
; pll_fbclk_mux_1                      ; glb                    ; String                                                                                                         ;
; pll_fbclk_mux_2                      ; fb_1                   ; String                                                                                                         ;
; pll_m_cnt_in_src                     ; ph_mux_clk             ; String                                                                                                         ;
; pll_vcoph_div                        ; 1                      ; Signed Integer                                                                                                 ;
; refclk1_frequency                    ; 0 MHz                  ; String                                                                                                         ;
; pll_clkin_0_src                      ; clk_0                  ; String                                                                                                         ;
; pll_clkin_1_src                      ; clk_0                  ; String                                                                                                         ;
; pll_clk_loss_sw_en                   ; false                  ; String                                                                                                         ;
; pll_auto_clk_sw_en                   ; false                  ; String                                                                                                         ;
; pll_manu_clk_sw_en                   ; false                  ; String                                                                                                         ;
; pll_clk_sw_dly                       ; 0                      ; Signed Integer                                                                                                 ;
; pll_extclk_0_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                         ;
; pll_extclk_1_cnt_src                 ; pll_extclk_cnt_src_vss ; String                                                                                                         ;
+--------------------------------------+------------------------+----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; scfifo Parameter Settings by Entity Instance                                                                                                                                                 ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                       ; Value                                                                                                                                                           ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances ; 2                                                                                                                                                               ;
; Entity Instance            ; soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO  ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                    ;
;     -- lpm_width           ; 24                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
; Entity Instance            ; soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Right_Channel_FIFO|scfifo:Sync_FIFO ;
;     -- FIFO Type           ; Single Clock                                                                                                                                                    ;
;     -- lpm_width           ; 24                                                                                                                                                              ;
;     -- LPM_NUMWORDS        ; 128                                                                                                                                                             ;
;     -- LPM_SHOWAHEAD       ; ON                                                                                                                                                              ;
;     -- USE_EAB             ; ON                                                                                                                                                              ;
+----------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0|soc_audio_clk_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i"                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; fboutclk          ; Output ; Info     ; Explicitly unconnected                                                                                                                       ;
; fbclk             ; Input  ; Info     ; Stuck at GND                                                                                                                                 ;
; refclk1           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_en          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; updn              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; num_phase_shifts  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; scanclk           ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cntsel            ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; reconfig_to_pll   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; extswitch         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; adjpllin          ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; cclk              ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; phase_done        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; reconfig_from_pll ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; activeclk         ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; clkbad            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; phout             ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; lvds_clk          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; loaden            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; extclk_out        ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; cascade_out       ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; zdbfbclk          ; Bidir  ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "soc_audio:AUDIO"                                                                                                      ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                  ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+
; chipselect        ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; read              ; Input  ; Info     ; Stuck at GND                                                                                             ;
; write             ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; writedata[31..17] ; Input  ; Info     ; Stuck at GND                                                                                             ;
; writedata[7..6]   ; Input  ; Info     ; Stuck at GND                                                                                             ;
; writedata[15]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; writedata[13]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; writedata[10]     ; Input  ; Info     ; Stuck at GND                                                                                             ;
; writedata[3]      ; Input  ; Info     ; Stuck at VCC                                                                                             ;
; writedata[0]      ; Input  ; Info     ; Stuck at GND                                                                                             ;
; readdata          ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
; irq               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 100                         ;
;     ENA               ; 2                           ;
;     ENA SCLR          ; 63                          ;
;     plain             ; 35                          ;
; arriav_io_obuf        ; 96                          ;
; arriav_lcell_comb     ; 137                         ;
;     arith             ; 40                          ;
;         1 data inputs ; 28                          ;
;         2 data inputs ; 12                          ;
;     normal            ; 97                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 2                           ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 10                          ;
;         5 data inputs ; 46                          ;
;         6 data inputs ; 20                          ;
; boundary_port         ; 241                         ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.20                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 29 21:20:13 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off audio_test -c audio_test
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "soc_audio_lrclk.qsys"
Info (12250): 2019.11.29.21:20:27 Progress: Loading de1_soc_audio/soc_audio_lrclk.qsys
Info (12250): 2019.11.29.21:20:28 Progress: Reading input file
Info (12250): 2019.11.29.21:20:28 Progress: Adding intel_up_avalon_audio_clks_0 [intel_up_avalon_audio_clks 18.0]
Info (12250): 2019.11.29.21:20:29 Progress: Parameterizing module intel_up_avalon_audio_clks_0
Info (12250): 2019.11.29.21:20:29 Progress: Building connections
Info (12250): 2019.11.29.21:20:29 Progress: Parameterizing connections
Info (12250): 2019.11.29.21:20:29 Progress: Validating
Info (12250): 2019.11.29.21:20:29 Progress: Done reading input file
Info (12250): Soc_audio_lrclk: Generating soc_audio_lrclk "soc_audio_lrclk" for QUARTUS_SYNTH
Info (12250): Intel_up_avalon_audio_clks_0: Starting Generation of Audio LR Clock
Info (12250): Intel_up_avalon_audio_clks_0: "soc_audio_lrclk" instantiated intel_up_avalon_audio_clks "intel_up_avalon_audio_clks_0"
Info (12250): Soc_audio_lrclk: Done "soc_audio_lrclk" with 2 modules, 2 files
Info (12249): Finished elaborating Platform Designer system entity "soc_audio_lrclk.qsys"
Info (12248): Elaborating Platform Designer system entity "soc_audio_clk.qsys"
Info (12250): 2019.11.29.21:20:35 Progress: Loading de1_soc_audio/soc_audio_clk.qsys
Info (12250): 2019.11.29.21:20:36 Progress: Reading input file
Info (12250): 2019.11.29.21:20:36 Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 18.0]
Info (12250): 2019.11.29.21:20:36 Progress: Parameterizing module audio_pll_0
Info (12250): 2019.11.29.21:20:36 Progress: Building connections
Info (12250): 2019.11.29.21:20:36 Progress: Parameterizing connections
Info (12250): 2019.11.29.21:20:36 Progress: Validating
Info (12250): 2019.11.29.21:20:39 Progress: Done reading input file
Info (12250): Soc_audio_clk: Generating soc_audio_clk "soc_audio_clk" for QUARTUS_SYNTH
Info (12250): Audio_pll_0: "soc_audio_clk" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info (12250): Audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info (12250): Reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info (12250): Soc_audio_clk: Done "soc_audio_clk" with 4 modules, 5 files
Info (12249): Finished elaborating Platform Designer system entity "soc_audio_clk.qsys"
Info (12248): Elaborating Platform Designer system entity "soc_audio_cfg.qsys"
Info (12250): 2019.11.29.21:20:47 Progress: Loading de1_soc_audio/soc_audio_cfg.qsys
Info (12250): 2019.11.29.21:20:47 Progress: Reading input file
Info (12250): 2019.11.29.21:20:47 Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 18.0]
Info (12250): 2019.11.29.21:20:49 Progress: Parameterizing module audio_and_video_config_0
Info (12250): 2019.11.29.21:20:49 Progress: Building connections
Info (12250): 2019.11.29.21:20:49 Progress: Parameterizing connections
Info (12250): 2019.11.29.21:20:49 Progress: Validating
Info (12250): 2019.11.29.21:20:49 Progress: Done reading input file
Info (12250): Soc_audio_cfg: Generating soc_audio_cfg "soc_audio_cfg" for QUARTUS_SYNTH
Info (12250): Audio_and_video_config_0: Starting Generation of Audio and Video Config
Info (12250): Audio_and_video_config_0: "soc_audio_cfg" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info (12250): Soc_audio_cfg: Done "soc_audio_cfg" with 2 modules, 16 files
Info (12249): Finished elaborating Platform Designer system entity "soc_audio_cfg.qsys"
Info (12248): Elaborating Platform Designer system entity "soc_audio.qsys"
Info (12250): 2019.11.29.21:20:55 Progress: Loading de1_soc_audio/soc_audio.qsys
Info (12250): 2019.11.29.21:20:55 Progress: Reading input file
Info (12250): 2019.11.29.21:20:55 Progress: Adding audio_0 [altera_up_avalon_audio 18.0]
Info (12250): 2019.11.29.21:20:56 Progress: Parameterizing module audio_0
Info (12250): 2019.11.29.21:20:56 Progress: Building connections
Info (12250): 2019.11.29.21:20:56 Progress: Parameterizing connections
Info (12250): 2019.11.29.21:20:56 Progress: Validating
Info (12250): 2019.11.29.21:20:57 Progress: Done reading input file
Info (12250): Soc_audio: Generating soc_audio "soc_audio" for QUARTUS_SYNTH
Info (12250): Audio_0: Starting Generation of Audio Controller
Info (12250): Audio_0: "soc_audio" instantiated altera_up_avalon_audio "audio_0"
Info (12250): Soc_audio: Done "soc_audio" with 2 modules, 7 files
Info (12249): Finished elaborating Platform Designer system entity "soc_audio.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file de1_soc_golden_top.v
    Info (12023): Found entity 1: DE1_SOC_golden_top File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_lrclk/soc_audio_lrclk.v
    Info (12023): Found entity 1: soc_audio_lrclk File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_lrclk/soc_audio_lrclk.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_lrclk/submodules/soc_audio_lrclk_intel_up_avalon_audio_clks_0.v
    Info (12023): Found entity 1: soc_audio_lrclk_intel_up_avalon_audio_clks_0 File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_lrclk/submodules/soc_audio_lrclk_intel_up_avalon_audio_clks_0.v Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_clk/soc_audio_clk.v
    Info (12023): Found entity 1: soc_audio_clk File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_clk/soc_audio_clk.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_clk/submodules/altera_up_avalon_reset_from_locked_signal.v
    Info (12023): Found entity 1: altera_up_avalon_reset_from_locked_signal File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/altera_up_avalon_reset_from_locked_signal.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_clk/submodules/soc_audio_clk_audio_pll_0.v
    Info (12023): Found entity 1: soc_audio_clk_audio_pll_0 File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/soc_audio_clk_audio_pll_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_clk/submodules/soc_audio_clk_audio_pll_0_audio_pll.v
    Info (12023): Found entity 1: soc_audio_clk_audio_pll_0_audio_pll File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/soc_audio_clk_audio_pll_0_audio_pll.v Line: 2
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/soc_audio_cfg.v
    Info (12023): Found entity 1: soc_audio_cfg File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/soc_audio_cfg.v Line: 6
Warning (10238): Verilog Module Declaration warning at altera_up_av_config_auto_init.v(51): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "altera_up_av_config_auto_init" File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init.v Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_d5m.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_d5m File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_d5m.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_dc2.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_dc2 File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_dc2.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_lcm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_lcm File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_lcm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ltm.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ltm File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ltm.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_adv7180.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7180 File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_adv7180.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_adv7181.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_adv7181 File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_adv7181.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_audio.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_audio File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_audio.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_de10_standard.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de10_standard File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_de10_standard.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_de1_soc.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de1_soc File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_de1_soc.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_de2_115.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2_115 File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_de2_115.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_de2i_150.v
    Info (12023): Found entity 1: altera_up_av_config_auto_init_ob_de2i_150 File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_auto_init_ob_de2i_150.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_av_config_serial_bus_controller.v
    Info (12023): Found entity 1: altera_up_av_config_serial_bus_controller File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_av_config_serial_bus_controller.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/altera_up_slow_clock_generator.v
    Info (12023): Found entity 1: altera_up_slow_clock_generator File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/altera_up_slow_clock_generator.v Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio_cfg/submodules/soc_audio_cfg_audio_and_video_config_0.v
    Info (12023): Found entity 1: soc_audio_cfg_audio_and_video_config_0 File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_cfg/submodules/soc_audio_cfg_audio_and_video_config_0.v Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio/soc_audio.v
    Info (12023): Found entity 1: soc_audio File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/soc_audio.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio/submodules/altera_up_audio_bit_counter.v
    Info (12023): Found entity 1: altera_up_audio_bit_counter File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_audio_bit_counter.v Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio/submodules/altera_up_audio_in_deserializer.v
    Info (12023): Found entity 1: altera_up_audio_in_deserializer File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_audio_in_deserializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio/submodules/altera_up_audio_out_serializer.v
    Info (12023): Found entity 1: altera_up_audio_out_serializer File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_audio_out_serializer.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio/submodules/altera_up_clock_edge.v
    Info (12023): Found entity 1: altera_up_clock_edge File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_clock_edge.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio/submodules/altera_up_sync_fifo.v
    Info (12023): Found entity 1: altera_up_sync_fifo File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_sync_fifo.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/soc_audio/submodules/soc_audio_audio_0.v
    Info (12023): Found entity 1: soc_audio_audio_0 File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/submodules/soc_audio_audio_0.v Line: 30
Critical Warning (10846): Verilog HDL Instantiation warning at DE1_SOC_golden_top.v(325): instance has no name File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 325
Info (12127): Elaborating entity "DE1_SOC_golden_top" for the top level hierarchy
Warning (10230): Verilog HDL assignment warning at DE1_SOC_golden_top.v(279): truncated value with size 32 to match size of target (2) File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 279
Warning (10034): Output port "DRAM_ADDR" at DE1_SOC_golden_top.v(100) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
Warning (10034): Output port "DRAM_BA" at DE1_SOC_golden_top.v(101) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 101
Warning (10034): Output port "HEX0" at DE1_SOC_golden_top.v(133) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 133
Warning (10034): Output port "HEX1" at DE1_SOC_golden_top.v(134) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 134
Warning (10034): Output port "HEX2" at DE1_SOC_golden_top.v(135) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 135
Warning (10034): Output port "HEX3" at DE1_SOC_golden_top.v(136) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 136
Warning (10034): Output port "HEX4" at DE1_SOC_golden_top.v(137) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 137
Warning (10034): Output port "HEX5" at DE1_SOC_golden_top.v(138) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 138
Warning (10034): Output port "LEDR" at DE1_SOC_golden_top.v(210) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 210
Warning (10034): Output port "VGA_B" at DE1_SOC_golden_top.v(237) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 237
Warning (10034): Output port "VGA_G" at DE1_SOC_golden_top.v(240) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 240
Warning (10034): Output port "VGA_R" at DE1_SOC_golden_top.v(242) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 242
Warning (10034): Output port "ADC_CONVST" at DE1_SOC_golden_top.v(59) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 59
Warning (10034): Output port "ADC_DIN" at DE1_SOC_golden_top.v(60) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 60
Warning (10034): Output port "ADC_SCLK" at DE1_SOC_golden_top.v(62) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 62
Warning (10034): Output port "AUD_XCK" at DE1_SOC_golden_top.v(74) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 74
Warning (10034): Output port "DRAM_CAS_N" at DE1_SOC_golden_top.v(102) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 102
Warning (10034): Output port "DRAM_CKE" at DE1_SOC_golden_top.v(103) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 103
Warning (10034): Output port "DRAM_CLK" at DE1_SOC_golden_top.v(104) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 104
Warning (10034): Output port "DRAM_CS_N" at DE1_SOC_golden_top.v(105) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 105
Warning (10034): Output port "DRAM_LDQM" at DE1_SOC_golden_top.v(107) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 107
Warning (10034): Output port "DRAM_RAS_N" at DE1_SOC_golden_top.v(108) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 108
Warning (10034): Output port "DRAM_UDQM" at DE1_SOC_golden_top.v(109) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 109
Warning (10034): Output port "DRAM_WE_N" at DE1_SOC_golden_top.v(110) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 110
Warning (10034): Output port "FAN_CTRL" at DE1_SOC_golden_top.v(115) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 115
Warning (10034): Output port "FPGA_I2C_SCLK" at DE1_SOC_golden_top.v(120) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 120
Warning (10034): Output port "IRDA_TXD" at DE1_SOC_golden_top.v(200) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 200
Warning (10034): Output port "TD_RESET_N" at DE1_SOC_golden_top.v(231) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 231
Warning (10034): Output port "VGA_BLANK_N" at DE1_SOC_golden_top.v(238) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 238
Warning (10034): Output port "VGA_CLK" at DE1_SOC_golden_top.v(239) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 239
Warning (10034): Output port "VGA_HS" at DE1_SOC_golden_top.v(241) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 241
Warning (10034): Output port "VGA_SYNC_N" at DE1_SOC_golden_top.v(243) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 243
Warning (10034): Output port "VGA_VS" at DE1_SOC_golden_top.v(246) has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 246
Info (12128): Elaborating entity "soc_audio" for hierarchy "soc_audio:AUDIO" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 323
Info (12128): Elaborating entity "soc_audio_audio_0" for hierarchy "soc_audio:AUDIO|soc_audio_audio_0:audio_0" File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/soc_audio.v Line: 34
Info (12128): Elaborating entity "altera_up_clock_edge" for hierarchy "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_clock_edge:Bit_Clock_Edges" File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/submodules/soc_audio_audio_0.v Line: 218
Info (12128): Elaborating entity "altera_up_audio_out_serializer" for hierarchy "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer" File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/submodules/soc_audio_audio_0.v Line: 259
Info (12128): Elaborating entity "altera_up_sync_fifo" for hierarchy "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO" File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_audio_out_serializer.v Line: 210
Info (12128): Elaborating entity "scfifo" for hierarchy "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_sync_fifo.v Line: 138
Info (12130): Elaborated megafunction instantiation "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_sync_fifo.v Line: 138
Info (12133): Instantiated megafunction "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO" with the following parameter: File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio/submodules/altera_up_sync_fifo.v Line: 138
    Info (12134): Parameter "add_ram_output_register" = "OFF"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_numwords" = "128"
    Info (12134): Parameter "lpm_showahead" = "ON"
    Info (12134): Parameter "lpm_type" = "scfifo"
    Info (12134): Parameter "lpm_width" = "24"
    Info (12134): Parameter "lpm_widthu" = "7"
    Info (12134): Parameter "overflow_checking" = "OFF"
    Info (12134): Parameter "underflow_checking" = "OFF"
    Info (12134): Parameter "use_eab" = "ON"
Info (12021): Found 1 design units, including 1 entities, in source file db/scfifo_8ba1.tdf
    Info (12023): Found entity 1: scfifo_8ba1 File: C:/Users/wchen/Documents/de1_soc_audio/db/scfifo_8ba1.tdf Line: 24
Info (12128): Elaborating entity "scfifo_8ba1" for hierarchy "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/scfifo.tdf Line: 299
Info (12021): Found 1 design units, including 1 entities, in source file db/a_dpfifo_r2a1.tdf
    Info (12023): Found entity 1: a_dpfifo_r2a1 File: C:/Users/wchen/Documents/de1_soc_audio/db/a_dpfifo_r2a1.tdf Line: 32
Info (12128): Elaborating entity "a_dpfifo_r2a1" for hierarchy "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo" File: C:/Users/wchen/Documents/de1_soc_audio/db/scfifo_8ba1.tdf Line: 37
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p3i1.tdf
    Info (12023): Found entity 1: altsyncram_p3i1 File: C:/Users/wchen/Documents/de1_soc_audio/db/altsyncram_p3i1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p3i1" for hierarchy "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|altsyncram_p3i1:FIFOram" File: C:/Users/wchen/Documents/de1_soc_audio/db/a_dpfifo_r2a1.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_6l8.tdf
    Info (12023): Found entity 1: cmpr_6l8 File: C:/Users/wchen/Documents/de1_soc_audio/db/cmpr_6l8.tdf Line: 22
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:almost_full_comparer" File: C:/Users/wchen/Documents/de1_soc_audio/db/a_dpfifo_r2a1.tdf Line: 54
Info (12128): Elaborating entity "cmpr_6l8" for hierarchy "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cmpr_6l8:three_comparison" File: C:/Users/wchen/Documents/de1_soc_audio/db/a_dpfifo_r2a1.tdf Line: 55
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_h2b.tdf
    Info (12023): Found entity 1: cntr_h2b File: C:/Users/wchen/Documents/de1_soc_audio/db/cntr_h2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_h2b" for hierarchy "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_h2b:rd_ptr_msb" File: C:/Users/wchen/Documents/de1_soc_audio/db/a_dpfifo_r2a1.tdf Line: 56
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_u27.tdf
    Info (12023): Found entity 1: cntr_u27 File: C:/Users/wchen/Documents/de1_soc_audio/db/cntr_u27.tdf Line: 25
Info (12128): Elaborating entity "cntr_u27" for hierarchy "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_u27:usedw_counter" File: C:/Users/wchen/Documents/de1_soc_audio/db/a_dpfifo_r2a1.tdf Line: 57
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_i2b.tdf
    Info (12023): Found entity 1: cntr_i2b File: C:/Users/wchen/Documents/de1_soc_audio/db/cntr_i2b.tdf Line: 25
Info (12128): Elaborating entity "cntr_i2b" for hierarchy "soc_audio:AUDIO|soc_audio_audio_0:audio_0|altera_up_audio_out_serializer:Audio_Out_Serializer|altera_up_sync_fifo:Audio_Out_Left_Channel_FIFO|scfifo:Sync_FIFO|scfifo_8ba1:auto_generated|a_dpfifo_r2a1:dpfifo|cntr_i2b:wr_ptr" File: C:/Users/wchen/Documents/de1_soc_audio/db/a_dpfifo_r2a1.tdf Line: 58
Info (12128): Elaborating entity "soc_audio_clk" for hierarchy "soc_audio_clk:comb_76" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 325
Info (12128): Elaborating entity "soc_audio_clk_audio_pll_0" for hierarchy "soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0" File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_clk/soc_audio_clk.v Line: 18
Info (12128): Elaborating entity "soc_audio_clk_audio_pll_0_audio_pll" for hierarchy "soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0|soc_audio_clk_audio_pll_0_audio_pll:audio_pll" File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/soc_audio_clk_audio_pll_0.v Line: 23
Info (12128): Elaborating entity "altera_pll" for hierarchy "soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0|soc_audio_clk_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/soc_audio_clk_audio_pll_0_audio_pll.v Line: 85
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "wire_to_nowhere_64" into its bus
Info (12130): Elaborated megafunction instantiation "soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0|soc_audio_clk_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/soc_audio_clk_audio_pll_0_audio_pll.v Line: 85
Info (12133): Instantiated megafunction "soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0|soc_audio_clk_audio_pll_0_audio_pll:audio_pll|altera_pll:altera_pll_i" with the following parameter: File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/soc_audio_clk_audio_pll_0_audio_pll.v Line: 85
    Info (12134): Parameter "fractional_vco_multiplier" = "false"
    Info (12134): Parameter "reference_clock_frequency" = "50.0 MHz"
    Info (12134): Parameter "operation_mode" = "direct"
    Info (12134): Parameter "number_of_clocks" = "1"
    Info (12134): Parameter "output_clock_frequency0" = "12.288135 MHz"
    Info (12134): Parameter "phase_shift0" = "0 ps"
    Info (12134): Parameter "duty_cycle0" = "50"
    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"
    Info (12134): Parameter "phase_shift1" = "0 ps"
    Info (12134): Parameter "duty_cycle1" = "50"
    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"
    Info (12134): Parameter "phase_shift2" = "0 ps"
    Info (12134): Parameter "duty_cycle2" = "50"
    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"
    Info (12134): Parameter "phase_shift3" = "0 ps"
    Info (12134): Parameter "duty_cycle3" = "50"
    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"
    Info (12134): Parameter "phase_shift4" = "0 ps"
    Info (12134): Parameter "duty_cycle4" = "50"
    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"
    Info (12134): Parameter "phase_shift5" = "0 ps"
    Info (12134): Parameter "duty_cycle5" = "50"
    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"
    Info (12134): Parameter "phase_shift6" = "0 ps"
    Info (12134): Parameter "duty_cycle6" = "50"
    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"
    Info (12134): Parameter "phase_shift7" = "0 ps"
    Info (12134): Parameter "duty_cycle7" = "50"
    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"
    Info (12134): Parameter "phase_shift8" = "0 ps"
    Info (12134): Parameter "duty_cycle8" = "50"
    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"
    Info (12134): Parameter "phase_shift9" = "0 ps"
    Info (12134): Parameter "duty_cycle9" = "50"
    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"
    Info (12134): Parameter "phase_shift10" = "0 ps"
    Info (12134): Parameter "duty_cycle10" = "50"
    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"
    Info (12134): Parameter "phase_shift11" = "0 ps"
    Info (12134): Parameter "duty_cycle11" = "50"
    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"
    Info (12134): Parameter "phase_shift12" = "0 ps"
    Info (12134): Parameter "duty_cycle12" = "50"
    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"
    Info (12134): Parameter "phase_shift13" = "0 ps"
    Info (12134): Parameter "duty_cycle13" = "50"
    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"
    Info (12134): Parameter "phase_shift14" = "0 ps"
    Info (12134): Parameter "duty_cycle14" = "50"
    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"
    Info (12134): Parameter "phase_shift15" = "0 ps"
    Info (12134): Parameter "duty_cycle15" = "50"
    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"
    Info (12134): Parameter "phase_shift16" = "0 ps"
    Info (12134): Parameter "duty_cycle16" = "50"
    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"
    Info (12134): Parameter "phase_shift17" = "0 ps"
    Info (12134): Parameter "duty_cycle17" = "50"
    Info (12134): Parameter "pll_type" = "General"
    Info (12134): Parameter "pll_subtype" = "General"
Info (12128): Elaborating entity "altera_up_avalon_reset_from_locked_signal" for hierarchy "soc_audio_clk:comb_76|soc_audio_clk_audio_pll_0:audio_pll_0|altera_up_avalon_reset_from_locked_signal:reset_from_locked" File: C:/Users/wchen/Documents/de1_soc_audio/db/ip/soc_audio_clk/submodules/soc_audio_clk_audio_pll_0.v Line: 28
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "AUD_BCLK" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 71
    Warning (13040): bidirectional pin "AUD_DACLRCK" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 73
    Warning (13040): bidirectional pin "AUD_ADCLRCK" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 70
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 106
    Warning (13040): bidirectional pin "FPGA_I2C_SDAT" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 121
    Warning (13040): bidirectional pin "GPIO_0[0]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[1]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[2]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[3]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[4]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[5]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[6]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[7]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[8]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[9]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[10]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[11]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[12]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[13]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[14]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[15]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[16]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[17]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[18]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[19]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[20]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[21]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[22]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[23]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[24]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[25]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[26]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[27]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[28]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[29]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[30]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[31]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[32]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[33]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[34]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_0[35]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 126
    Warning (13040): bidirectional pin "GPIO_1[0]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[1]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[2]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[3]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[4]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[5]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[6]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[7]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[8]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[9]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[10]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[11]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[12]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[13]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[14]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[15]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[16]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[17]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[18]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[19]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[20]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[21]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[22]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[23]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[24]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[25]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[26]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[27]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[28]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[29]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[30]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[31]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[32]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[33]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[34]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "GPIO_1[35]" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 127
    Warning (13040): bidirectional pin "PS2_CLK" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 215
    Warning (13040): bidirectional pin "PS2_CLK2" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 216
    Warning (13040): bidirectional pin "PS2_DAT" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 217
    Warning (13040): bidirectional pin "PS2_DAT2" has no driver File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 218
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "ADC_CONVST" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 59
    Warning (13410): Pin "ADC_DIN" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 60
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 62
    Warning (13410): Pin "AUD_XCK" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 74
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 100
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 101
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 101
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 102
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 103
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 104
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 105
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 107
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 108
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 109
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 110
    Warning (13410): Pin "FAN_CTRL" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 115
    Warning (13410): Pin "FPGA_I2C_SCLK" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 120
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX0[6]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 133
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX1[6]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 134
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX2[6]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 135
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX3[6]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 136
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX4[6]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 137
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "HEX5[6]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 138
    Warning (13410): Pin "IRDA_TXD" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 200
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 210
    Warning (13410): Pin "TD_RESET_N" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 231
    Warning (13410): Pin "VGA_B[0]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[1]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[2]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[3]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[4]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[5]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[6]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_B[7]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 237
    Warning (13410): Pin "VGA_BLANK_N" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 238
    Warning (13410): Pin "VGA_CLK" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 239
    Warning (13410): Pin "VGA_G[0]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[1]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[2]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[3]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[4]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[5]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[6]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_G[7]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 240
    Warning (13410): Pin "VGA_HS" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 241
    Warning (13410): Pin "VGA_R[0]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[1]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[2]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[3]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[4]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[5]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[6]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_R[7]" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 242
    Warning (13410): Pin "VGA_SYNC_N" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 243
    Warning (13410): Pin "VGA_VS" is stuck at GND File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 246
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 19 assignments for entity "soc_audio_cfg" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "soc_audio_lrclk" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 30 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "ADC_DOUT" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 61
    Warning (15610): No output dependent on input pin "AUD_ADCDAT" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 69
    Warning (15610): No output dependent on input pin "CLOCK2_50" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 80
    Warning (15610): No output dependent on input pin "CLOCK3_50" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 85
    Warning (15610): No output dependent on input pin "CLOCK4_50" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 90
    Warning (15610): No output dependent on input pin "IRDA_RXD" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 199
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 205
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 223
    Warning (15610): No output dependent on input pin "TD_CLK27" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 228
    Warning (15610): No output dependent on input pin "TD_DATA[0]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[1]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[2]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[3]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[4]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[5]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[6]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_DATA[7]" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 229
    Warning (15610): No output dependent on input pin "TD_HS" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 230
    Warning (15610): No output dependent on input pin "TD_VS" File: C:/Users/wchen/Documents/de1_soc_audio/DE1_SOC_golden_top.v Line: 232
Info (21057): Implemented 431 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 32 input pins
    Info (21059): Implemented 113 output pins
    Info (21060): Implemented 96 bidirectional pins
    Info (21061): Implemented 141 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 281 warnings
    Info: Peak virtual memory: 729 megabytes
    Info: Processing ended: Fri Nov 29 21:21:01 2019
    Info: Elapsed time: 00:00:48
    Info: Total CPU time (on all processors): 00:01:51


