NEWPROJECT "/afs/athena.mit.edu/user/g/e/germainm/6.111/Final_Project/bodydrums/Final Project  Sound Analysis/Verilog Files/"
SETPROJECT "/afs/athena.mit.edu/user/g/e/germainm/6.111/Final_Project/bodydrums/Final Project  Sound Analysis/Verilog Files/"
SET BusFormat = BusFormatAngleBracketNotRipped
SET devicefamily = virtex2
SET device = xc2v6000
SET package = bf957
SET speedgrade = -4
SET FlowVendor = Foundation_iSE
SET VerilogSim = True
SET VHDLSim = True
