

================================================================
== Vivado HLS Report for 'calculation'
================================================================
* Date:           Thu Nov  7 01:35:05 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        tancoeff
* Solution:       tancoeff
* Product family: virtexuplus
* Target device:  xcvu9p-fsgd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   3.33|     2.433|        0.90|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   10|   10|   10|   10|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.43>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%ref_local_3_V_read_1 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %ref_local_3_V_read)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 4 'read' 'ref_local_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ref_local_2_V_read_1 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %ref_local_2_V_read)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 5 'read' 'ref_local_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%ref_local_1_V_read_1 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %ref_local_1_V_read)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 6 'read' 'ref_local_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%ref_local_0_V_read_1 = call i1024 @_ssdm_op_Read.ap_auto.i1024(i1024 %ref_local_0_V_read)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 7 'read' 'ref_local_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.21ns)   --->   "%data_num_0_i_read = call i6 @_ssdm_op_Read.ap_fifo.i6P(i6* %data_num_0_i)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 8 'read' 'data_num_0_i_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (1.21ns)   --->   "call void @_ssdm_op_Write.ap_fifo.i6P(i6* %data_num_0_i_out, i6 %data_num_0_i_read)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 9 'write' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%trunc_ln138 = trunc i6 %data_num_0_i_read to i2" [tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 10 'trunc' 'trunc_ln138' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.39ns)   --->   "%tmp = call i1024 @_ssdm_op_Mux.ap_auto.4i1024.i2(i1024 %ref_local_0_V_read_1, i1024 %ref_local_1_V_read_1, i1024 %ref_local_2_V_read_1, i1024 %ref_local_3_V_read_1, i2 %trunc_ln138)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 11 'mux' 'tmp' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (1.21ns)   --->   "%cmpr_local_0_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_0_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 12 'read' 'cmpr_local_0_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.35ns)   --->   "%and_ln1355 = and i1024 %cmpr_local_0_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 13 'and' 'and_ln1355' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (1.21ns)   --->   "%cmprpop_local_0_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_0_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 14 'read' 'cmprpop_local_0_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (1.21ns)   --->   "%cmpr_local_1_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_1_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 15 'read' 'cmpr_local_1_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.35ns)   --->   "%and_ln1355_1 = and i1024 %cmpr_local_1_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 16 'and' 'and_ln1355_1' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.21ns)   --->   "%cmprpop_local_1_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_1_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 17 'read' 'cmprpop_local_1_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 18 [1/1] (1.21ns)   --->   "%cmpr_local_2_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_2_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 18 'read' 'cmpr_local_2_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 19 [1/1] (0.35ns)   --->   "%and_ln1355_2 = and i1024 %cmpr_local_2_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 19 'and' 'and_ln1355_2' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (1.21ns)   --->   "%cmprpop_local_2_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_2_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 20 'read' 'cmprpop_local_2_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 21 [1/1] (1.21ns)   --->   "%cmpr_local_3_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_3_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 21 'read' 'cmpr_local_3_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 22 [1/1] (0.35ns)   --->   "%and_ln1355_3 = and i1024 %cmpr_local_3_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 22 'and' 'and_ln1355_3' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.21ns)   --->   "%cmprpop_local_3_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_3_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 23 'read' 'cmprpop_local_3_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 24 [1/1] (1.21ns)   --->   "%cmpr_local_4_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_4_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 24 'read' 'cmpr_local_4_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 25 [1/1] (0.35ns)   --->   "%and_ln1355_4 = and i1024 %cmpr_local_4_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 25 'and' 'and_ln1355_4' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (1.21ns)   --->   "%cmprpop_local_4_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_4_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 26 'read' 'cmprpop_local_4_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 27 [1/1] (1.21ns)   --->   "%cmpr_local_5_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_5_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 27 'read' 'cmpr_local_5_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 28 [1/1] (0.35ns)   --->   "%and_ln1355_5 = and i1024 %cmpr_local_5_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 28 'and' 'and_ln1355_5' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (1.21ns)   --->   "%cmprpop_local_5_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_5_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 29 'read' 'cmprpop_local_5_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 30 [1/1] (1.21ns)   --->   "%cmpr_local_6_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_6_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 30 'read' 'cmpr_local_6_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 31 [1/1] (0.35ns)   --->   "%and_ln1355_6 = and i1024 %cmpr_local_6_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 31 'and' 'and_ln1355_6' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (1.21ns)   --->   "%cmprpop_local_6_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_6_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 32 'read' 'cmprpop_local_6_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 33 [1/1] (1.21ns)   --->   "%cmpr_local_7_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_7_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 33 'read' 'cmpr_local_7_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 34 [1/1] (0.35ns)   --->   "%and_ln1355_7 = and i1024 %cmpr_local_7_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 34 'and' 'and_ln1355_7' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (1.21ns)   --->   "%cmprpop_local_7_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_7_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 35 'read' 'cmprpop_local_7_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 36 [1/1] (1.21ns)   --->   "%cmpr_local_8_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_8_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 36 'read' 'cmpr_local_8_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 37 [1/1] (0.35ns)   --->   "%and_ln1355_8 = and i1024 %cmpr_local_8_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 37 'and' 'and_ln1355_8' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.21ns)   --->   "%cmprpop_local_8_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_8_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 38 'read' 'cmprpop_local_8_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 39 [1/1] (1.21ns)   --->   "%cmpr_local_9_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_9_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 39 'read' 'cmpr_local_9_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 40 [1/1] (0.35ns)   --->   "%and_ln1355_9 = and i1024 %cmpr_local_9_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 40 'and' 'and_ln1355_9' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (1.21ns)   --->   "%cmprpop_local_9_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_9_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 41 'read' 'cmprpop_local_9_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 42 [1/1] (1.21ns)   --->   "%cmpr_local_10_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_10_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 42 'read' 'cmpr_local_10_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 43 [1/1] (0.35ns)   --->   "%and_ln1355_10 = and i1024 %cmpr_local_10_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 43 'and' 'and_ln1355_10' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (1.21ns)   --->   "%cmprpop_local_10_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_10_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 44 'read' 'cmprpop_local_10_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 45 [1/1] (1.21ns)   --->   "%cmpr_local_11_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_11_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 45 'read' 'cmpr_local_11_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (0.35ns)   --->   "%and_ln1355_11 = and i1024 %cmpr_local_11_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 46 'and' 'and_ln1355_11' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (1.21ns)   --->   "%cmprpop_local_11_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_11_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 47 'read' 'cmprpop_local_11_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (1.21ns)   --->   "%cmpr_local_12_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_12_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 48 'read' 'cmpr_local_12_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 49 [1/1] (0.35ns)   --->   "%and_ln1355_12 = and i1024 %cmpr_local_12_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 49 'and' 'and_ln1355_12' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.21ns)   --->   "%cmprpop_local_12_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_12_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 50 'read' 'cmprpop_local_12_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 51 [1/1] (1.21ns)   --->   "%cmpr_local_13_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_13_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 51 'read' 'cmpr_local_13_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 52 [1/1] (0.35ns)   --->   "%and_ln1355_13 = and i1024 %cmpr_local_13_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 52 'and' 'and_ln1355_13' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (1.21ns)   --->   "%cmprpop_local_13_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_13_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 53 'read' 'cmprpop_local_13_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 54 [1/1] (1.21ns)   --->   "%cmpr_local_14_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_14_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 54 'read' 'cmpr_local_14_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 55 [1/1] (0.35ns)   --->   "%and_ln1355_14 = and i1024 %cmpr_local_14_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 55 'and' 'and_ln1355_14' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (1.21ns)   --->   "%cmprpop_local_14_V_read = call i11 @_ssdm_op_Read.ap_fifo.i11P(i11* %cmprpop_local_14_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 56 'read' 'cmprpop_local_14_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>
ST_1 : Operation 57 [1/1] (1.21ns)   --->   "%cmpr_local_15_V_read = call i1024 @_ssdm_op_Read.ap_fifo.i1024P(i1024* %cmpr_local_15_V)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 57 'read' 'cmpr_local_15_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO_SRL">   --->   Core 36 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 58 [1/1] (0.35ns)   --->   "%and_ln1355_15 = and i1024 %cmpr_local_15_V_read, %tmp" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 58 'and' 'and_ln1355_15' <Predicate = true> <Delay = 0.35> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (1.21ns)   --->   "%cmprpop_local_15_V_read = call i10 @_ssdm_op_Read.ap_fifo.i10P(i10* %cmprpop_local_15_V)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 59 'read' 'cmprpop_local_15_V_read' <Predicate = true> <Delay = 1.21> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 10> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 60 [2/2] (2.43ns)   --->   "%op2_V_assign_0_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 60 'call' 'op2_V_assign_0_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 61 [2/2] (2.43ns)   --->   "%op2_V_assign_0_1_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_1)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 61 'call' 'op2_V_assign_0_1_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 62 [2/2] (2.43ns)   --->   "%op2_V_assign_0_2_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_2)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 62 'call' 'op2_V_assign_0_2_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [2/2] (2.43ns)   --->   "%op2_V_assign_0_3_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_3)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 63 'call' 'op2_V_assign_0_3_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 64 [2/2] (2.43ns)   --->   "%op2_V_assign_0_4_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_4)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 64 'call' 'op2_V_assign_0_4_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 65 [2/2] (2.43ns)   --->   "%op2_V_assign_0_5_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_5)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 65 'call' 'op2_V_assign_0_5_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [2/2] (2.43ns)   --->   "%op2_V_assign_0_6_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_6)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 66 'call' 'op2_V_assign_0_6_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 67 [2/2] (2.43ns)   --->   "%op2_V_assign_0_7_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_7)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 67 'call' 'op2_V_assign_0_7_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 68 [2/2] (2.43ns)   --->   "%op2_V_assign_0_8_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_8)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 68 'call' 'op2_V_assign_0_8_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [2/2] (2.43ns)   --->   "%op2_V_assign_0_9_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_9)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 69 'call' 'op2_V_assign_0_9_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 70 [2/2] (2.43ns)   --->   "%op2_V_assign_0_i_i_53 = call fastcc i11 @popcntdata(i1024 %and_ln1355_10)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 70 'call' 'op2_V_assign_0_i_i_53' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 71 [2/2] (2.43ns)   --->   "%op2_V_assign_0_10_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_11)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 71 'call' 'op2_V_assign_0_10_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 72 [2/2] (2.43ns)   --->   "%op2_V_assign_0_11_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_12)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 72 'call' 'op2_V_assign_0_11_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 73 [2/2] (2.43ns)   --->   "%op2_V_assign_0_12_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_13)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 73 'call' 'op2_V_assign_0_12_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 74 [2/2] (2.43ns)   --->   "%op2_V_assign_0_13_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_14)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 74 'call' 'op2_V_assign_0_13_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 75 [2/2] (2.43ns)   --->   "%op2_V_assign_0_14_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_15)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 75 'call' 'op2_V_assign_0_14_i_i' <Predicate = true> <Delay = 2.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 2.21>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_num_0_i, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 76 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 77 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 78 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 79 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 80 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 81 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 82 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 83 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 84 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 85 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 86 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 87 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 88 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 89 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 90 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 91 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i1024* %cmpr_local_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 92 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_0_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 93 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_1_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 94 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_2_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 95 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_3_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 96 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_4_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 97 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_5_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 98 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_6_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 99 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_7_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 100 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_8_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 101 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_9_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 102 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_10_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 103 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 104 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_11_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 104 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 105 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_12_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 105 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 106 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_13_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 106 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i11* %cmprpop_local_14_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 107 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i10* %cmprpop_local_15_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 108 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (0.00ns)   --->   "%refpop_local_3_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %refpop_local_3_V_read)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 109 'read' 'refpop_local_3_V_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%refpop_local_2_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %refpop_local_2_V_read)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 110 'read' 'refpop_local_2_V_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%refpop_local_1_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %refpop_local_1_V_read)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 111 'read' 'refpop_local_1_V_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%refpop_local_0_V_read_1 = call i11 @_ssdm_op_Read.ap_auto.i11(i11 %refpop_local_0_V_read)" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 112 'read' 'refpop_local_0_V_read_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i6* %data_num_0_i_out, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 113 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 114 [1/2] (0.54ns)   --->   "%op2_V_assign_0_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 114 'call' 'op2_V_assign_0_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 115 [1/1] (0.39ns)   --->   "%tmp_1 = call i11 @_ssdm_op_Mux.ap_auto.4i11.i2(i11 %refpop_local_0_V_read_1, i11 %refpop_local_1_V_read_1, i11 %refpop_local_2_V_read_1, i11 %refpop_local_3_V_read_1, i2 %trunc_ln138)" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 115 'mux' 'tmp_1' <Predicate = true> <Delay = 0.39> <Core = "MuxnS">   --->   Core 31 'MuxnS' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln215 = zext i11 %tmp_1 to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 116 'zext' 'zext_ln215' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 117 [1/1] (0.00ns)   --->   "%zext_ln215_1 = zext i11 %cmprpop_local_0_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 117 'zext' 'zext_ln215_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 118 [1/1] (0.53ns)   --->   "%add_ln1353 = add i12 %zext_ln215, %zext_ln215_1" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 118 'add' 'add_ln1353' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln215_2 = zext i12 %add_ln1353 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 119 'zext' 'zext_ln215_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln215_3 = zext i11 %op2_V_assign_0_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 120 'zext' 'zext_ln215_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.52ns)   --->   "%sub_ln1354 = sub i13 %zext_ln215_2, %zext_ln215_3" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 121 'sub' 'sub_ln1354' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 122 [1/1] (0.64ns)   --->   "%icmp_ln54 = icmp slt i13 %zext_ln215_3, %sub_ln1354" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 122 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.12ns)   --->   "%xor_ln54 = xor i1 %icmp_ln54, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 123 'xor' 'xor_ln54' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/2] (0.54ns)   --->   "%op2_V_assign_0_1_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_1)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 124 'call' 'op2_V_assign_0_1_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln215_4 = zext i11 %cmprpop_local_1_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 125 'zext' 'zext_ln215_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.53ns)   --->   "%add_ln1353_1 = add i12 %zext_ln215, %zext_ln215_4" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 126 'add' 'add_ln1353_1' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%zext_ln215_5 = zext i12 %add_ln1353_1 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 127 'zext' 'zext_ln215_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln215_6 = zext i11 %op2_V_assign_0_1_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 128 'zext' 'zext_ln215_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 129 [1/1] (0.52ns)   --->   "%sub_ln1354_1 = sub i13 %zext_ln215_5, %zext_ln215_6" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 129 'sub' 'sub_ln1354_1' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 130 [1/1] (0.64ns)   --->   "%icmp_ln54_1 = icmp slt i13 %zext_ln215_6, %sub_ln1354_1" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 130 'icmp' 'icmp_ln54_1' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.12ns)   --->   "%xor_ln54_1 = xor i1 %icmp_ln54_1, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 131 'xor' 'xor_ln54_1' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 132 [1/2] (0.54ns)   --->   "%op2_V_assign_0_2_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_2)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 132 'call' 'op2_V_assign_0_2_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln215_7 = zext i11 %cmprpop_local_2_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 133 'zext' 'zext_ln215_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.53ns)   --->   "%add_ln1353_2 = add i12 %zext_ln215, %zext_ln215_7" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 134 'add' 'add_ln1353_2' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%zext_ln215_8 = zext i12 %add_ln1353_2 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 135 'zext' 'zext_ln215_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln215_9 = zext i11 %op2_V_assign_0_2_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 136 'zext' 'zext_ln215_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.52ns)   --->   "%sub_ln1354_2 = sub i13 %zext_ln215_8, %zext_ln215_9" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 137 'sub' 'sub_ln1354_2' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 138 [1/1] (0.64ns)   --->   "%icmp_ln54_2 = icmp slt i13 %zext_ln215_9, %sub_ln1354_2" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 138 'icmp' 'icmp_ln54_2' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 139 [1/1] (0.12ns)   --->   "%xor_ln54_2 = xor i1 %icmp_ln54_2, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 139 'xor' 'xor_ln54_2' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/2] (0.54ns)   --->   "%op2_V_assign_0_3_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_3)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 140 'call' 'op2_V_assign_0_3_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln215_10 = zext i11 %cmprpop_local_3_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 141 'zext' 'zext_ln215_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 142 [1/1] (0.53ns)   --->   "%add_ln1353_3 = add i12 %zext_ln215, %zext_ln215_10" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 142 'add' 'add_ln1353_3' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln215_11 = zext i12 %add_ln1353_3 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 143 'zext' 'zext_ln215_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 144 [1/1] (0.00ns)   --->   "%zext_ln215_12 = zext i11 %op2_V_assign_0_3_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 144 'zext' 'zext_ln215_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 145 [1/1] (0.52ns)   --->   "%sub_ln1354_3 = sub i13 %zext_ln215_11, %zext_ln215_12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 145 'sub' 'sub_ln1354_3' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.64ns)   --->   "%icmp_ln54_3 = icmp slt i13 %zext_ln215_12, %sub_ln1354_3" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 146 'icmp' 'icmp_ln54_3' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 147 [1/1] (0.12ns)   --->   "%xor_ln54_3 = xor i1 %icmp_ln54_3, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 147 'xor' 'xor_ln54_3' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 148 [1/2] (0.54ns)   --->   "%op2_V_assign_0_4_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_4)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 148 'call' 'op2_V_assign_0_4_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln215_13 = zext i11 %cmprpop_local_4_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 149 'zext' 'zext_ln215_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 150 [1/1] (0.53ns)   --->   "%add_ln1353_4 = add i12 %zext_ln215, %zext_ln215_13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 150 'add' 'add_ln1353_4' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%zext_ln215_14 = zext i12 %add_ln1353_4 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 151 'zext' 'zext_ln215_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln215_15 = zext i11 %op2_V_assign_0_4_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 152 'zext' 'zext_ln215_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 153 [1/1] (0.52ns)   --->   "%sub_ln1354_4 = sub i13 %zext_ln215_14, %zext_ln215_15" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 153 'sub' 'sub_ln1354_4' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.64ns)   --->   "%icmp_ln54_4 = icmp slt i13 %zext_ln215_15, %sub_ln1354_4" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 154 'icmp' 'icmp_ln54_4' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.12ns)   --->   "%xor_ln54_4 = xor i1 %icmp_ln54_4, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 155 'xor' 'xor_ln54_4' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 156 [1/2] (0.54ns)   --->   "%op2_V_assign_0_5_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_5)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 156 'call' 'op2_V_assign_0_5_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln215_16 = zext i11 %cmprpop_local_5_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 157 'zext' 'zext_ln215_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 158 [1/1] (0.53ns)   --->   "%add_ln1353_5 = add i12 %zext_ln215, %zext_ln215_16" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 158 'add' 'add_ln1353_5' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln215_17 = zext i12 %add_ln1353_5 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 159 'zext' 'zext_ln215_17' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln215_18 = zext i11 %op2_V_assign_0_5_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 160 'zext' 'zext_ln215_18' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.52ns)   --->   "%sub_ln1354_5 = sub i13 %zext_ln215_17, %zext_ln215_18" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 161 'sub' 'sub_ln1354_5' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 162 [1/1] (0.64ns)   --->   "%icmp_ln54_5 = icmp slt i13 %zext_ln215_18, %sub_ln1354_5" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 162 'icmp' 'icmp_ln54_5' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 163 [1/1] (0.12ns)   --->   "%xor_ln54_5 = xor i1 %icmp_ln54_5, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 163 'xor' 'xor_ln54_5' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/2] (0.54ns)   --->   "%op2_V_assign_0_6_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_6)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 164 'call' 'op2_V_assign_0_6_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln215_19 = zext i11 %cmprpop_local_6_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 165 'zext' 'zext_ln215_19' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 166 [1/1] (0.53ns)   --->   "%add_ln1353_6 = add i12 %zext_ln215, %zext_ln215_19" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 166 'add' 'add_ln1353_6' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%zext_ln215_20 = zext i12 %add_ln1353_6 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 167 'zext' 'zext_ln215_20' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln215_21 = zext i11 %op2_V_assign_0_6_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 168 'zext' 'zext_ln215_21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 169 [1/1] (0.52ns)   --->   "%sub_ln1354_6 = sub i13 %zext_ln215_20, %zext_ln215_21" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 169 'sub' 'sub_ln1354_6' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.64ns)   --->   "%icmp_ln54_6 = icmp slt i13 %zext_ln215_21, %sub_ln1354_6" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 170 'icmp' 'icmp_ln54_6' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 171 [1/1] (0.12ns)   --->   "%xor_ln54_6 = xor i1 %icmp_ln54_6, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 171 'xor' 'xor_ln54_6' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 172 [1/2] (0.54ns)   --->   "%op2_V_assign_0_7_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_7)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 172 'call' 'op2_V_assign_0_7_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 173 [1/1] (0.00ns)   --->   "%zext_ln215_22 = zext i11 %cmprpop_local_7_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 173 'zext' 'zext_ln215_22' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 174 [1/1] (0.53ns)   --->   "%add_ln1353_7 = add i12 %zext_ln215, %zext_ln215_22" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 174 'add' 'add_ln1353_7' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln215_23 = zext i12 %add_ln1353_7 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 175 'zext' 'zext_ln215_23' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 176 [1/1] (0.00ns)   --->   "%zext_ln215_24 = zext i11 %op2_V_assign_0_7_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 176 'zext' 'zext_ln215_24' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 177 [1/1] (0.52ns)   --->   "%sub_ln1354_7 = sub i13 %zext_ln215_23, %zext_ln215_24" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 177 'sub' 'sub_ln1354_7' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 178 [1/1] (0.64ns)   --->   "%icmp_ln54_7 = icmp slt i13 %zext_ln215_24, %sub_ln1354_7" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 178 'icmp' 'icmp_ln54_7' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 179 [1/1] (0.12ns)   --->   "%xor_ln54_7 = xor i1 %icmp_ln54_7, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 179 'xor' 'xor_ln54_7' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 180 [1/2] (0.54ns)   --->   "%op2_V_assign_0_8_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_8)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 180 'call' 'op2_V_assign_0_8_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 181 [1/1] (0.00ns)   --->   "%zext_ln215_25 = zext i11 %cmprpop_local_8_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 181 'zext' 'zext_ln215_25' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 182 [1/1] (0.53ns)   --->   "%add_ln1353_8 = add i12 %zext_ln215, %zext_ln215_25" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 182 'add' 'add_ln1353_8' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln215_26 = zext i12 %add_ln1353_8 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 183 'zext' 'zext_ln215_26' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%zext_ln215_27 = zext i11 %op2_V_assign_0_8_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 184 'zext' 'zext_ln215_27' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.52ns)   --->   "%sub_ln1354_8 = sub i13 %zext_ln215_26, %zext_ln215_27" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 185 'sub' 'sub_ln1354_8' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 186 [1/1] (0.64ns)   --->   "%icmp_ln54_8 = icmp slt i13 %zext_ln215_27, %sub_ln1354_8" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 186 'icmp' 'icmp_ln54_8' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 187 [1/1] (0.12ns)   --->   "%xor_ln54_8 = xor i1 %icmp_ln54_8, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 187 'xor' 'xor_ln54_8' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 188 [1/2] (0.54ns)   --->   "%op2_V_assign_0_9_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_9)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 188 'call' 'op2_V_assign_0_9_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 189 [1/1] (0.00ns)   --->   "%zext_ln215_28 = zext i11 %cmprpop_local_9_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 189 'zext' 'zext_ln215_28' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 190 [1/1] (0.53ns)   --->   "%add_ln1353_9 = add i12 %zext_ln215, %zext_ln215_28" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 190 'add' 'add_ln1353_9' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln215_29 = zext i12 %add_ln1353_9 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 191 'zext' 'zext_ln215_29' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln215_30 = zext i11 %op2_V_assign_0_9_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 192 'zext' 'zext_ln215_30' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.52ns)   --->   "%sub_ln1354_9 = sub i13 %zext_ln215_29, %zext_ln215_30" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 193 'sub' 'sub_ln1354_9' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 194 [1/1] (0.64ns)   --->   "%icmp_ln54_9 = icmp slt i13 %zext_ln215_30, %sub_ln1354_9" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 194 'icmp' 'icmp_ln54_9' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 195 [1/1] (0.12ns)   --->   "%xor_ln54_9 = xor i1 %icmp_ln54_9, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 195 'xor' 'xor_ln54_9' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 196 [1/2] (0.54ns)   --->   "%op2_V_assign_0_i_i_53 = call fastcc i11 @popcntdata(i1024 %and_ln1355_10)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 196 'call' 'op2_V_assign_0_i_i_53' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln215_31 = zext i11 %cmprpop_local_10_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 197 'zext' 'zext_ln215_31' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 198 [1/1] (0.53ns)   --->   "%add_ln1353_10 = add i12 %zext_ln215, %zext_ln215_31" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 198 'add' 'add_ln1353_10' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 199 [1/1] (0.00ns)   --->   "%zext_ln215_32 = zext i12 %add_ln1353_10 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 199 'zext' 'zext_ln215_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln215_33 = zext i11 %op2_V_assign_0_i_i_53 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 200 'zext' 'zext_ln215_33' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 201 [1/1] (0.52ns)   --->   "%sub_ln1354_10 = sub i13 %zext_ln215_32, %zext_ln215_33" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 201 'sub' 'sub_ln1354_10' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 202 [1/1] (0.64ns)   --->   "%icmp_ln54_10 = icmp slt i13 %zext_ln215_33, %sub_ln1354_10" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 202 'icmp' 'icmp_ln54_10' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 203 [1/1] (0.12ns)   --->   "%xor_ln54_10 = xor i1 %icmp_ln54_10, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 203 'xor' 'xor_ln54_10' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 204 [1/2] (0.54ns)   --->   "%op2_V_assign_0_10_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_11)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 204 'call' 'op2_V_assign_0_10_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 205 [1/1] (0.00ns)   --->   "%zext_ln215_34 = zext i11 %cmprpop_local_11_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 205 'zext' 'zext_ln215_34' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 206 [1/1] (0.53ns)   --->   "%add_ln1353_11 = add i12 %zext_ln215, %zext_ln215_34" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 206 'add' 'add_ln1353_11' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 207 [1/1] (0.00ns)   --->   "%zext_ln215_35 = zext i12 %add_ln1353_11 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 207 'zext' 'zext_ln215_35' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 208 [1/1] (0.00ns)   --->   "%zext_ln215_36 = zext i11 %op2_V_assign_0_10_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 208 'zext' 'zext_ln215_36' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 209 [1/1] (0.52ns)   --->   "%sub_ln1354_11 = sub i13 %zext_ln215_35, %zext_ln215_36" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 209 'sub' 'sub_ln1354_11' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 210 [1/1] (0.64ns)   --->   "%icmp_ln54_11 = icmp slt i13 %zext_ln215_36, %sub_ln1354_11" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 210 'icmp' 'icmp_ln54_11' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 211 [1/1] (0.12ns)   --->   "%xor_ln54_11 = xor i1 %icmp_ln54_11, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 211 'xor' 'xor_ln54_11' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 212 [1/2] (0.54ns)   --->   "%op2_V_assign_0_11_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_12)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 212 'call' 'op2_V_assign_0_11_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 213 [1/1] (0.00ns)   --->   "%zext_ln215_37 = zext i11 %cmprpop_local_12_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 213 'zext' 'zext_ln215_37' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 214 [1/1] (0.53ns)   --->   "%add_ln1353_12 = add i12 %zext_ln215, %zext_ln215_37" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 214 'add' 'add_ln1353_12' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln215_38 = zext i12 %add_ln1353_12 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 215 'zext' 'zext_ln215_38' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 216 [1/1] (0.00ns)   --->   "%zext_ln215_39 = zext i11 %op2_V_assign_0_11_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 216 'zext' 'zext_ln215_39' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 217 [1/1] (0.52ns)   --->   "%sub_ln1354_12 = sub i13 %zext_ln215_38, %zext_ln215_39" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 217 'sub' 'sub_ln1354_12' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 218 [1/1] (0.64ns)   --->   "%icmp_ln54_12 = icmp slt i13 %zext_ln215_39, %sub_ln1354_12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 218 'icmp' 'icmp_ln54_12' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 219 [1/1] (0.12ns)   --->   "%xor_ln54_12 = xor i1 %icmp_ln54_12, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 219 'xor' 'xor_ln54_12' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 220 [1/2] (0.54ns)   --->   "%op2_V_assign_0_12_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_13)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 220 'call' 'op2_V_assign_0_12_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 221 [1/1] (0.00ns)   --->   "%zext_ln215_40 = zext i11 %cmprpop_local_13_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 221 'zext' 'zext_ln215_40' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 222 [1/1] (0.53ns)   --->   "%add_ln1353_13 = add i12 %zext_ln215, %zext_ln215_40" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 222 'add' 'add_ln1353_13' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 223 [1/1] (0.00ns)   --->   "%zext_ln215_41 = zext i12 %add_ln1353_13 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 223 'zext' 'zext_ln215_41' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 224 [1/1] (0.00ns)   --->   "%zext_ln215_42 = zext i11 %op2_V_assign_0_12_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 224 'zext' 'zext_ln215_42' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 225 [1/1] (0.52ns)   --->   "%sub_ln1354_13 = sub i13 %zext_ln215_41, %zext_ln215_42" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 225 'sub' 'sub_ln1354_13' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 226 [1/1] (0.64ns)   --->   "%icmp_ln54_13 = icmp slt i13 %zext_ln215_42, %sub_ln1354_13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 226 'icmp' 'icmp_ln54_13' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 227 [1/1] (0.12ns)   --->   "%xor_ln54_13 = xor i1 %icmp_ln54_13, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 227 'xor' 'xor_ln54_13' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 228 [1/2] (0.54ns)   --->   "%op2_V_assign_0_13_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_14)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 228 'call' 'op2_V_assign_0_13_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 229 [1/1] (0.00ns)   --->   "%zext_ln215_43 = zext i11 %cmprpop_local_14_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 229 'zext' 'zext_ln215_43' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 230 [1/1] (0.53ns)   --->   "%add_ln1353_14 = add i12 %zext_ln215, %zext_ln215_43" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 230 'add' 'add_ln1353_14' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln215_44 = zext i12 %add_ln1353_14 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 231 'zext' 'zext_ln215_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 232 [1/1] (0.00ns)   --->   "%zext_ln215_45 = zext i11 %op2_V_assign_0_13_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 232 'zext' 'zext_ln215_45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 233 [1/1] (0.52ns)   --->   "%sub_ln1354_14 = sub i13 %zext_ln215_44, %zext_ln215_45" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 233 'sub' 'sub_ln1354_14' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 234 [1/1] (0.64ns)   --->   "%icmp_ln54_14 = icmp slt i13 %zext_ln215_45, %sub_ln1354_14" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 234 'icmp' 'icmp_ln54_14' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 235 [1/1] (0.12ns)   --->   "%xor_ln54_14 = xor i1 %icmp_ln54_14, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 235 'xor' 'xor_ln54_14' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 236 [1/2] (0.54ns)   --->   "%op2_V_assign_0_14_i_i = call fastcc i11 @popcntdata(i1024 %and_ln1355_15)" [tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 236 'call' 'op2_V_assign_0_14_i_i' <Predicate = true> <Delay = 0.54> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln215_46 = zext i10 %cmprpop_local_15_V_read to i12" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 237 'zext' 'zext_ln215_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 238 [1/1] (0.53ns)   --->   "%add_ln1353_15 = add i12 %zext_ln215_46, %zext_ln215" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 238 'add' 'add_ln1353_15' <Predicate = true> <Delay = 0.53> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 239 [1/1] (0.00ns)   --->   "%zext_ln215_47 = zext i12 %add_ln1353_15 to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 239 'zext' 'zext_ln215_47' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln215_48 = zext i11 %op2_V_assign_0_14_i_i to i13" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 240 'zext' 'zext_ln215_48' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 241 [1/1] (0.52ns)   --->   "%sub_ln1354_15 = sub i13 %zext_ln215_47, %zext_ln215_48" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 241 'sub' 'sub_ln1354_15' <Predicate = true> <Delay = 0.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 0.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 242 [1/1] (0.64ns)   --->   "%icmp_ln54_15 = icmp slt i13 %zext_ln215_48, %sub_ln1354_15" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 242 'icmp' 'icmp_ln54_15' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.64> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 243 [1/1] (0.12ns)   --->   "%xor_ln54_15 = xor i1 %icmp_ln54_15, true" [tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 243 'xor' 'xor_ln54_15' <Predicate = true> <Delay = 0.12> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 244 [1/1] (0.00ns)   --->   "%mrv = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } undef, i1 %xor_ln54, 0" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 244 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 245 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv, i1 %xor_ln54_1, 1" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 245 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 246 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_1, i1 %xor_ln54_2, 2" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 246 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 247 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_2, i1 %xor_ln54_3, 3" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 247 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 248 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_3, i1 %xor_ln54_4, 4" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 248 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 249 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_4, i1 %xor_ln54_5, 5" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 249 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 250 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_5, i1 %xor_ln54_6, 6" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 250 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 251 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_6, i1 %xor_ln54_7, 7" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 251 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 252 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_7, i1 %xor_ln54_8, 8" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 252 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 253 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_8, i1 %xor_ln54_9, 9" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 253 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 254 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_9, i1 %xor_ln54_10, 10" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 254 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 255 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_10, i1 %xor_ln54_11, 11" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 255 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 256 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_11, i1 %xor_ln54_12, 12" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 256 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 257 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_12, i1 %xor_ln54_13, 13" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 257 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 258 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_13, i1 %xor_ln54_14, 14" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 258 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 259 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_14, i1 %xor_ln54_15, 15" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 259 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 260 [1/1] (0.00ns)   --->   "ret { i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1, i1 } %mrv_15" [tancoeff/tancoeff/tancalc.cpp:138]   --->   Operation 260 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 2.43ns
The critical path consists of the following:
	fifo read on port 'data_num_0_i' (tancoeff/tancoeff/tancalc.cpp:138) [84]  (1.22 ns)
	fifo write on port 'data_num_0_i_out' (tancoeff/tancoeff/tancalc.cpp:138) [86]  (1.22 ns)

 <State 2>: 2.43ns
The critical path consists of the following:
	'call' operation ('op2_V_assign_0_i_i', tancoeff/tancoeff/tancalc.cpp:53->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) to 'popcntdata' [91]  (2.43 ns)

 <State 3>: 2.22ns
The critical path consists of the following:
	wire read on port 'refpop_local_3_V_read' (tancoeff/tancoeff/tancalc.cpp:138) [76]  (0 ns)
	'mux' operation ('tmp_1', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [92]  (0.393 ns)
	'add' operation ('add_ln1353', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [96]  (0.534 ns)
	'sub' operation ('sub_ln1354', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [99]  (0.526 ns)
	'icmp' operation ('icmp_ln54', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [100]  (0.64 ns)
	'xor' operation ('result_local[0].V', tancoeff/tancoeff/tancalc.cpp:54->tancoeff/tancoeff/tancalc.cpp:138->tancoeff/tancoeff/tancalc.cpp:138) [101]  (0.122 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
