#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000ffe640 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v00000000013cc040_0 .var "CLK", 0 0;
v00000000013cbaa0_0 .var "RST", 0 0;
v00000000013cb8c0_0 .var/i "count", 31 0;
S_0000000000fb9180 .scope module, "cpu" "Simple_Single_CPU" 2 12, 3 2 0, S_0000000000ffe640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
L_0000000001362270 .functor AND 1, v00000000013c7a80_0, L_00000000013cc220, C4<1>, C4<1>;
L_00000000013627b0 .functor OR 1, L_00000000013c9310, v0000000001368760_0, C4<0>, C4<0>;
L_0000000001362350 .functor AND 1, L_00000000013c99f0, L_00000000013c93b0, C4<1>, C4<1>;
L_0000000001362820 .functor AND 1, v00000000013c7260_0, v000000000136a060_0, C4<1>, C4<1>;
v00000000013c6e00_0 .net "ALUCtrl", 3 0, v0000000001369160_0;  1 drivers
v00000000013c7c60_0 .net "ALUOp", 2 0, v00000000013c7120_0;  1 drivers
v00000000013c8020_0 .net "ALUSrc", 0 0, v00000000013c6a40_0;  1 drivers
v00000000013c6ea0_0 .net "ALUoutput", 31 0, v0000000001369ac0_0;  1 drivers
v00000000013c7bc0_0 .net "BranchType", 1 0, v00000000013c7940_0;  1 drivers
v00000000013c73a0_0 .net "Jump", 0 0, v00000000013c71c0_0;  1 drivers
v00000000013c7440_0 .net "MemIn_ctrl", 0 0, v00000000013681c0_0;  1 drivers
v00000000013c7580_0 .net "MemRead", 0 0, v00000000013c74e0_0;  1 drivers
v00000000013c7620_0 .net "MemToReg", 1 0, v00000000013c7ee0_0;  1 drivers
v00000000013c7f80_0 .net "MemWrite", 0 0, v00000000013c7e40_0;  1 drivers
v00000000013c80c0_0 .net "RS", 31 0, L_0000000001363070;  1 drivers
v00000000013c8200_0 .net "RT", 31 0, L_0000000001362190;  1 drivers
v00000000013c82a0_0 .net "Readdata", 31 0, v0000000001368c60_0;  1 drivers
v00000000013c8340_0 .net "RegDout", 4 0, v0000000001341f70_0;  1 drivers
v00000000013c6540_0 .net "RegDst", 1 0, v00000000013c6cc0_0;  1 drivers
v00000000013c6680_0 .net "RegWrite", 0 0, v00000000013c7a80_0;  1 drivers
v00000000013c65e0_0 .var "Reg_current_program", 31 0;
v00000000013caba0_0 .net "RtALU", 31 0, v0000000001341cf0_0;  1 drivers
v00000000013caa60_0 .net "SignExtend", 31 0, v00000000013c6f40_0;  1 drivers
v00000000013cb280_0 .net "WriteData", 31 0, v00000000013c8160_0;  1 drivers
v00000000013cbb40_0 .net "ZeroExtend", 31 0, L_00000000013ca170;  1 drivers
v00000000013ca740_0 .net *"_s19", 3 0, L_00000000013c91d0;  1 drivers
v00000000013cbbe0_0 .net *"_s21", 25 0, L_00000000013c9270;  1 drivers
L_00000000013cc690 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000013cb6e0_0 .net/2u *"_s22", 1 0, L_00000000013cc690;  1 drivers
v00000000013cb320_0 .net *"_s27", 0 0, L_00000000013c9310;  1 drivers
v00000000013cb640_0 .net *"_s31", 0 0, L_00000000013c9ef0;  1 drivers
v00000000013cb780_0 .net *"_s33", 0 0, L_00000000013c99f0;  1 drivers
v00000000013cb960_0 .net *"_s35", 0 0, L_00000000013c93b0;  1 drivers
L_00000000013cc720 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000013cb3c0_0 .net/2u *"_s48", 26 0, L_00000000013cc720;  1 drivers
v00000000013cbfa0_0 .net *"_s51", 4 0, L_00000000013c9f90;  1 drivers
v00000000013cc360_0 .net *"_s7", 0 0, L_00000000013cc220;  1 drivers
v00000000013cac40_0 .net "branch", 0 0, v00000000013c7260_0;  1 drivers
v00000000013cae20_0 .net "branch_address", 31 0, v0000000001369fc0_0;  1 drivers
v00000000013cbc80_0 .net "branch_judge", 0 0, v000000000136a060_0;  1 drivers
v00000000013ca6a0_0 .net "branch_or_jump", 31 0, v0000000000f358a0_0;  1 drivers
v00000000013ca7e0_0 .net "branch_select_pc_or_not", 31 0, v0000000001341a70_0;  1 drivers
v00000000013cb820_0 .net "clk_i", 0 0, v00000000013cc040_0;  1 drivers
v00000000013cbd20_0 .net "current_program", 31 0, v0000000001340710_0;  1 drivers
v00000000013cad80_0 .net "extend", 31 0, v0000000001340fd0_0;  1 drivers
v00000000013ca9c0_0 .net "extend_choose", 0 0, v00000000013c79e0_0;  1 drivers
v00000000013ca880_0 .net "extend_shift_two", 31 0, L_00000000013c98b0;  1 drivers
v00000000013ca920_0 .net "instruction", 31 0, v0000000001368d00_0;  1 drivers
v00000000013cbdc0_0 .net "jr_ctrl", 0 0, v00000000013689e0_0;  1 drivers
v00000000013cbe60_0 .net "next_address", 31 0, v0000000001369200_0;  1 drivers
v00000000013caec0_0 .net "now_address", 31 0, v0000000001341610_0;  1 drivers
v00000000013cc400_0 .net "result", 31 0, v0000000001341e30_0;  1 drivers
v00000000013cace0_0 .net "rst_i", 0 0, v00000000013cbaa0_0;  1 drivers
v00000000013cba00_0 .net "shamt", 31 0, v0000000001340990_0;  1 drivers
v00000000013cab00_0 .net "shamt_ctrl", 0 0, v00000000013686c0_0;  1 drivers
v00000000013cb460_0 .net "shifter_out", 31 0, v00000000013c6d60_0;  1 drivers
v00000000013caf60_0 .net "zero", 0 0, v0000000001368760_0;  1 drivers
E_000000000135ba00 .event edge, v0000000001340710_0;
L_00000000013ca600 .part v0000000001368d00_0, 21, 5;
L_00000000013cb140 .part v0000000001368d00_0, 16, 5;
L_00000000013cc220 .reduce/nor v00000000013689e0_0;
L_00000000013cc2c0 .part v0000000001368d00_0, 26, 6;
L_00000000013cb500 .part v0000000001368d00_0, 0, 6;
L_00000000013cb5a0 .part v0000000001368d00_0, 0, 16;
L_00000000013c9810 .part v0000000001368d00_0, 0, 16;
L_00000000013c91d0 .part v0000000001369200_0, 28, 4;
L_00000000013c9270 .part v0000000001368d00_0, 0, 26;
L_00000000013c9950 .concat [ 2 26 4 0], L_00000000013cc690, L_00000000013c9270, L_00000000013c91d0;
L_00000000013c9310 .part v0000000001341e30_0, 31, 1;
L_00000000013c9ef0 .part v0000000001341e30_0, 31, 1;
L_00000000013c99f0 .reduce/nor L_00000000013c9ef0;
L_00000000013c93b0 .reduce/nor v0000000001368760_0;
L_00000000013c9450 .reduce/nor v0000000001368760_0;
L_00000000013c9770 .part v0000000001368d00_0, 16, 5;
L_00000000013ca350 .part v0000000001368d00_0, 11, 5;
L_00000000013c9f90 .part v0000000001368d00_0, 6, 5;
L_00000000013ca0d0 .concat [ 5 27 0 0], L_00000000013c9f90, L_00000000013cc720;
S_0000000000fb9310 .scope module, "AC" "ALU_Ctrl" 3 106, 4 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i";
    .port_info 1 /INPUT 3 "ALUOp_i";
    .port_info 2 /OUTPUT 1 "MemIn_ctrl_o";
    .port_info 3 /OUTPUT 1 "shamt_ctrl_o";
    .port_info 4 /OUTPUT 1 "jr_ctrl_o";
    .port_info 5 /OUTPUT 4 "ALUCtrl_o";
v0000000001369160_0 .var "ALUCtrl_o", 3 0;
v0000000001369de0_0 .net "ALUOp_i", 2 0, v00000000013c7120_0;  alias, 1 drivers
v00000000013681c0_0 .var "MemIn_ctrl_o", 0 0;
v0000000001369c00_0 .net "funct_i", 5 0, L_00000000013cb500;  1 drivers
v00000000013689e0_0 .var "jr_ctrl_o", 0 0;
v00000000013686c0_0 .var "shamt_ctrl_o", 0 0;
E_000000000135c440 .event edge, v0000000001369de0_0, v0000000001369c00_0;
S_0000000000fa1f60 .scope module, "ALU_unit" "ALU" 3 126, 5 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ctrl_i";
    .port_info 3 /OUTPUT 32 "result_o";
    .port_info 4 /OUTPUT 1 "zero_o";
v00000000013690c0_0 .net "ctrl_i", 3 0, v0000000001369160_0;  alias, 1 drivers
v0000000001369ac0_0 .var "result_o", 31 0;
v00000000013697a0_0 .net "src1_i", 31 0, L_0000000001363070;  alias, 1 drivers
v0000000001369e80_0 .net "src2_i", 31 0, v0000000001341cf0_0;  alias, 1 drivers
v0000000001368760_0 .var "zero_o", 0 0;
E_000000000135d080 .event edge, v0000000001369160_0, v00000000013697a0_0, v0000000001369e80_0, v0000000001369ac0_0;
S_0000000000fa20f0 .scope module, "Adder1" "Adder" 3 61, 6 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0000000001369840_0 .net "src1_i", 31 0, v0000000001341610_0;  alias, 1 drivers
L_00000000013cc528 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000001368260_0 .net "src2_i", 31 0, L_00000000013cc528;  1 drivers
v0000000001369200_0 .var "sum_o", 31 0;
E_000000000135c680 .event edge, v0000000001369840_0, v0000000001368260_0;
S_0000000000f9eb20 .scope module, "Adder2" "Adder" 3 67, 6 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /OUTPUT 32 "sum_o";
v0000000001368620_0 .net "src1_i", 31 0, v0000000001369200_0;  alias, 1 drivers
v0000000001368a80_0 .net "src2_i", 31 0, L_00000000013c98b0;  alias, 1 drivers
v0000000001369fc0_0 .var "sum_o", 31 0;
E_000000000135ccc0 .event edge, v0000000001369200_0, v0000000001368a80_0;
S_0000000000f9ecb0 .scope module, "Branch_mux" "MUX_4to1" 3 177, 7 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "data0_i";
    .port_info 1 /INPUT 1 "data1_i";
    .port_info 2 /INPUT 1 "data2_i";
    .port_info 3 /INPUT 1 "data3_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 1 "data_o";
P_000000000135d040 .param/l "size" 0 7 11, +C4<00000000000000000000000000000001>;
v0000000001369f20_0 .net "data0_i", 0 0, v0000000001368760_0;  alias, 1 drivers
v0000000001369020_0 .net "data1_i", 0 0, L_00000000013627b0;  1 drivers
v0000000001369a20_0 .net "data2_i", 0 0, L_0000000001362350;  1 drivers
v00000000013684e0_0 .net "data3_i", 0 0, L_00000000013c9450;  1 drivers
v000000000136a060_0 .var "data_o", 0 0;
v00000000013695c0_0 .net "select_i", 1 0, v00000000013c7940_0;  alias, 1 drivers
E_000000000135c5c0/0 .event edge, v00000000013695c0_0, v0000000001368760_0, v0000000001369020_0, v0000000001369a20_0;
E_000000000135c5c0/1 .event edge, v00000000013684e0_0;
E_000000000135c5c0 .event/or E_000000000135c5c0/0, E_000000000135c5c0/1;
S_0000000000f9c6f0 .scope module, "Data_Memory" "Data_Memory" 3 147, 8 1 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 32 "addr_i";
    .port_info 2 /INPUT 32 "data_i";
    .port_info 3 /INPUT 1 "MemRead_i";
    .port_info 4 /INPUT 1 "MemWrite_i";
    .port_info 5 /OUTPUT 32 "data_o";
v0000000001368300 .array "Mem", 127 0, 7 0;
v0000000001368800_0 .net "MemRead_i", 0 0, v00000000013c74e0_0;  alias, 1 drivers
v0000000001368b20_0 .net "MemWrite_i", 0 0, v00000000013c7e40_0;  alias, 1 drivers
v0000000001368f80_0 .net "addr_i", 31 0, v0000000001341e30_0;  alias, 1 drivers
v0000000001368580_0 .net "clk_i", 0 0, v00000000013cc040_0;  alias, 1 drivers
v00000000013683a0_0 .net "data_i", 31 0, L_0000000001362190;  alias, 1 drivers
v0000000001368c60_0 .var "data_o", 31 0;
v00000000013698e0_0 .var/i "i", 31 0;
v0000000001368440 .array "memory", 31 0;
v0000000001368440_0 .net v0000000001368440 0, 31 0, L_00000000013c8870; 1 drivers
v0000000001368440_1 .net v0000000001368440 1, 31 0, L_00000000013c8cd0; 1 drivers
v0000000001368440_2 .net v0000000001368440 2, 31 0, L_00000000013c8550; 1 drivers
v0000000001368440_3 .net v0000000001368440 3, 31 0, L_00000000013c85f0; 1 drivers
v0000000001368440_4 .net v0000000001368440 4, 31 0, L_00000000013c96d0; 1 drivers
v0000000001368440_5 .net v0000000001368440 5, 31 0, L_00000000013ca2b0; 1 drivers
v0000000001368440_6 .net v0000000001368440 6, 31 0, L_00000000013c8690; 1 drivers
v0000000001368440_7 .net v0000000001368440 7, 31 0, L_00000000013c8910; 1 drivers
v0000000001368440_8 .net v0000000001368440 8, 31 0, L_00000000013c94f0; 1 drivers
v0000000001368440_9 .net v0000000001368440 9, 31 0, L_00000000013c9b30; 1 drivers
v0000000001368440_10 .net v0000000001368440 10, 31 0, L_00000000013c8730; 1 drivers
v0000000001368440_11 .net v0000000001368440 11, 31 0, L_00000000013c9db0; 1 drivers
v0000000001368440_12 .net v0000000001368440 12, 31 0, L_00000000013c9e50; 1 drivers
v0000000001368440_13 .net v0000000001368440 13, 31 0, L_00000000013c8d70; 1 drivers
v0000000001368440_14 .net v0000000001368440 14, 31 0, L_00000000013c89b0; 1 drivers
v0000000001368440_15 .net v0000000001368440 15, 31 0, L_00000000013c9c70; 1 drivers
v0000000001368440_16 .net v0000000001368440 16, 31 0, L_00000000013c8c30; 1 drivers
v0000000001368440_17 .net v0000000001368440 17, 31 0, L_00000000013c9d10; 1 drivers
v0000000001368440_18 .net v0000000001368440 18, 31 0, L_00000000013c8af0; 1 drivers
v0000000001368440_19 .net v0000000001368440 19, 31 0, L_00000000013c8e10; 1 drivers
v0000000001368440_20 .net v0000000001368440 20, 31 0, L_00000000013c8b90; 1 drivers
v0000000001368440_21 .net v0000000001368440 21, 31 0, L_00000000013c87d0; 1 drivers
v0000000001368440_22 .net v0000000001368440 22, 31 0, L_00000000013c8a50; 1 drivers
v0000000001368440_23 .net v0000000001368440 23, 31 0, L_00000000013c9a90; 1 drivers
v0000000001368440_24 .net v0000000001368440 24, 31 0, L_00000000013c8eb0; 1 drivers
v0000000001368440_25 .net v0000000001368440 25, 31 0, L_00000000013c8f50; 1 drivers
v0000000001368440_26 .net v0000000001368440 26, 31 0, L_00000000013c8ff0; 1 drivers
v0000000001368440_27 .net v0000000001368440 27, 31 0, L_00000000013c9090; 1 drivers
v0000000001368440_28 .net v0000000001368440 28, 31 0, L_00000000013c9590; 1 drivers
v0000000001368440_29 .net v0000000001368440 29, 31 0, L_00000000013c9bd0; 1 drivers
v0000000001368440_30 .net v0000000001368440 30, 31 0, L_00000000013c9130; 1 drivers
v0000000001368440_31 .net v0000000001368440 31, 31 0, L_00000000013c9630; 1 drivers
E_000000000135cd40 .event edge, v0000000001368800_0, v0000000001368f80_0;
E_000000000135c7c0 .event posedge, v0000000001368580_0;
v0000000001368300_0 .array/port v0000000001368300, 0;
v0000000001368300_1 .array/port v0000000001368300, 1;
v0000000001368300_2 .array/port v0000000001368300, 2;
v0000000001368300_3 .array/port v0000000001368300, 3;
L_00000000013c8870 .concat [ 8 8 8 8], v0000000001368300_0, v0000000001368300_1, v0000000001368300_2, v0000000001368300_3;
v0000000001368300_4 .array/port v0000000001368300, 4;
v0000000001368300_5 .array/port v0000000001368300, 5;
v0000000001368300_6 .array/port v0000000001368300, 6;
v0000000001368300_7 .array/port v0000000001368300, 7;
L_00000000013c8cd0 .concat [ 8 8 8 8], v0000000001368300_4, v0000000001368300_5, v0000000001368300_6, v0000000001368300_7;
v0000000001368300_8 .array/port v0000000001368300, 8;
v0000000001368300_9 .array/port v0000000001368300, 9;
v0000000001368300_10 .array/port v0000000001368300, 10;
v0000000001368300_11 .array/port v0000000001368300, 11;
L_00000000013c8550 .concat [ 8 8 8 8], v0000000001368300_8, v0000000001368300_9, v0000000001368300_10, v0000000001368300_11;
v0000000001368300_12 .array/port v0000000001368300, 12;
v0000000001368300_13 .array/port v0000000001368300, 13;
v0000000001368300_14 .array/port v0000000001368300, 14;
v0000000001368300_15 .array/port v0000000001368300, 15;
L_00000000013c85f0 .concat [ 8 8 8 8], v0000000001368300_12, v0000000001368300_13, v0000000001368300_14, v0000000001368300_15;
v0000000001368300_16 .array/port v0000000001368300, 16;
v0000000001368300_17 .array/port v0000000001368300, 17;
v0000000001368300_18 .array/port v0000000001368300, 18;
v0000000001368300_19 .array/port v0000000001368300, 19;
L_00000000013c96d0 .concat [ 8 8 8 8], v0000000001368300_16, v0000000001368300_17, v0000000001368300_18, v0000000001368300_19;
v0000000001368300_20 .array/port v0000000001368300, 20;
v0000000001368300_21 .array/port v0000000001368300, 21;
v0000000001368300_22 .array/port v0000000001368300, 22;
v0000000001368300_23 .array/port v0000000001368300, 23;
L_00000000013ca2b0 .concat [ 8 8 8 8], v0000000001368300_20, v0000000001368300_21, v0000000001368300_22, v0000000001368300_23;
v0000000001368300_24 .array/port v0000000001368300, 24;
v0000000001368300_25 .array/port v0000000001368300, 25;
v0000000001368300_26 .array/port v0000000001368300, 26;
v0000000001368300_27 .array/port v0000000001368300, 27;
L_00000000013c8690 .concat [ 8 8 8 8], v0000000001368300_24, v0000000001368300_25, v0000000001368300_26, v0000000001368300_27;
v0000000001368300_28 .array/port v0000000001368300, 28;
v0000000001368300_29 .array/port v0000000001368300, 29;
v0000000001368300_30 .array/port v0000000001368300, 30;
v0000000001368300_31 .array/port v0000000001368300, 31;
L_00000000013c8910 .concat [ 8 8 8 8], v0000000001368300_28, v0000000001368300_29, v0000000001368300_30, v0000000001368300_31;
v0000000001368300_32 .array/port v0000000001368300, 32;
v0000000001368300_33 .array/port v0000000001368300, 33;
v0000000001368300_34 .array/port v0000000001368300, 34;
v0000000001368300_35 .array/port v0000000001368300, 35;
L_00000000013c94f0 .concat [ 8 8 8 8], v0000000001368300_32, v0000000001368300_33, v0000000001368300_34, v0000000001368300_35;
v0000000001368300_36 .array/port v0000000001368300, 36;
v0000000001368300_37 .array/port v0000000001368300, 37;
v0000000001368300_38 .array/port v0000000001368300, 38;
v0000000001368300_39 .array/port v0000000001368300, 39;
L_00000000013c9b30 .concat [ 8 8 8 8], v0000000001368300_36, v0000000001368300_37, v0000000001368300_38, v0000000001368300_39;
v0000000001368300_40 .array/port v0000000001368300, 40;
v0000000001368300_41 .array/port v0000000001368300, 41;
v0000000001368300_42 .array/port v0000000001368300, 42;
v0000000001368300_43 .array/port v0000000001368300, 43;
L_00000000013c8730 .concat [ 8 8 8 8], v0000000001368300_40, v0000000001368300_41, v0000000001368300_42, v0000000001368300_43;
v0000000001368300_44 .array/port v0000000001368300, 44;
v0000000001368300_45 .array/port v0000000001368300, 45;
v0000000001368300_46 .array/port v0000000001368300, 46;
v0000000001368300_47 .array/port v0000000001368300, 47;
L_00000000013c9db0 .concat [ 8 8 8 8], v0000000001368300_44, v0000000001368300_45, v0000000001368300_46, v0000000001368300_47;
v0000000001368300_48 .array/port v0000000001368300, 48;
v0000000001368300_49 .array/port v0000000001368300, 49;
v0000000001368300_50 .array/port v0000000001368300, 50;
v0000000001368300_51 .array/port v0000000001368300, 51;
L_00000000013c9e50 .concat [ 8 8 8 8], v0000000001368300_48, v0000000001368300_49, v0000000001368300_50, v0000000001368300_51;
v0000000001368300_52 .array/port v0000000001368300, 52;
v0000000001368300_53 .array/port v0000000001368300, 53;
v0000000001368300_54 .array/port v0000000001368300, 54;
v0000000001368300_55 .array/port v0000000001368300, 55;
L_00000000013c8d70 .concat [ 8 8 8 8], v0000000001368300_52, v0000000001368300_53, v0000000001368300_54, v0000000001368300_55;
v0000000001368300_56 .array/port v0000000001368300, 56;
v0000000001368300_57 .array/port v0000000001368300, 57;
v0000000001368300_58 .array/port v0000000001368300, 58;
v0000000001368300_59 .array/port v0000000001368300, 59;
L_00000000013c89b0 .concat [ 8 8 8 8], v0000000001368300_56, v0000000001368300_57, v0000000001368300_58, v0000000001368300_59;
v0000000001368300_60 .array/port v0000000001368300, 60;
v0000000001368300_61 .array/port v0000000001368300, 61;
v0000000001368300_62 .array/port v0000000001368300, 62;
v0000000001368300_63 .array/port v0000000001368300, 63;
L_00000000013c9c70 .concat [ 8 8 8 8], v0000000001368300_60, v0000000001368300_61, v0000000001368300_62, v0000000001368300_63;
v0000000001368300_64 .array/port v0000000001368300, 64;
v0000000001368300_65 .array/port v0000000001368300, 65;
v0000000001368300_66 .array/port v0000000001368300, 66;
v0000000001368300_67 .array/port v0000000001368300, 67;
L_00000000013c8c30 .concat [ 8 8 8 8], v0000000001368300_64, v0000000001368300_65, v0000000001368300_66, v0000000001368300_67;
v0000000001368300_68 .array/port v0000000001368300, 68;
v0000000001368300_69 .array/port v0000000001368300, 69;
v0000000001368300_70 .array/port v0000000001368300, 70;
v0000000001368300_71 .array/port v0000000001368300, 71;
L_00000000013c9d10 .concat [ 8 8 8 8], v0000000001368300_68, v0000000001368300_69, v0000000001368300_70, v0000000001368300_71;
v0000000001368300_72 .array/port v0000000001368300, 72;
v0000000001368300_73 .array/port v0000000001368300, 73;
v0000000001368300_74 .array/port v0000000001368300, 74;
v0000000001368300_75 .array/port v0000000001368300, 75;
L_00000000013c8af0 .concat [ 8 8 8 8], v0000000001368300_72, v0000000001368300_73, v0000000001368300_74, v0000000001368300_75;
v0000000001368300_76 .array/port v0000000001368300, 76;
v0000000001368300_77 .array/port v0000000001368300, 77;
v0000000001368300_78 .array/port v0000000001368300, 78;
v0000000001368300_79 .array/port v0000000001368300, 79;
L_00000000013c8e10 .concat [ 8 8 8 8], v0000000001368300_76, v0000000001368300_77, v0000000001368300_78, v0000000001368300_79;
v0000000001368300_80 .array/port v0000000001368300, 80;
v0000000001368300_81 .array/port v0000000001368300, 81;
v0000000001368300_82 .array/port v0000000001368300, 82;
v0000000001368300_83 .array/port v0000000001368300, 83;
L_00000000013c8b90 .concat [ 8 8 8 8], v0000000001368300_80, v0000000001368300_81, v0000000001368300_82, v0000000001368300_83;
v0000000001368300_84 .array/port v0000000001368300, 84;
v0000000001368300_85 .array/port v0000000001368300, 85;
v0000000001368300_86 .array/port v0000000001368300, 86;
v0000000001368300_87 .array/port v0000000001368300, 87;
L_00000000013c87d0 .concat [ 8 8 8 8], v0000000001368300_84, v0000000001368300_85, v0000000001368300_86, v0000000001368300_87;
v0000000001368300_88 .array/port v0000000001368300, 88;
v0000000001368300_89 .array/port v0000000001368300, 89;
v0000000001368300_90 .array/port v0000000001368300, 90;
v0000000001368300_91 .array/port v0000000001368300, 91;
L_00000000013c8a50 .concat [ 8 8 8 8], v0000000001368300_88, v0000000001368300_89, v0000000001368300_90, v0000000001368300_91;
v0000000001368300_92 .array/port v0000000001368300, 92;
v0000000001368300_93 .array/port v0000000001368300, 93;
v0000000001368300_94 .array/port v0000000001368300, 94;
v0000000001368300_95 .array/port v0000000001368300, 95;
L_00000000013c9a90 .concat [ 8 8 8 8], v0000000001368300_92, v0000000001368300_93, v0000000001368300_94, v0000000001368300_95;
v0000000001368300_96 .array/port v0000000001368300, 96;
v0000000001368300_97 .array/port v0000000001368300, 97;
v0000000001368300_98 .array/port v0000000001368300, 98;
v0000000001368300_99 .array/port v0000000001368300, 99;
L_00000000013c8eb0 .concat [ 8 8 8 8], v0000000001368300_96, v0000000001368300_97, v0000000001368300_98, v0000000001368300_99;
v0000000001368300_100 .array/port v0000000001368300, 100;
v0000000001368300_101 .array/port v0000000001368300, 101;
v0000000001368300_102 .array/port v0000000001368300, 102;
v0000000001368300_103 .array/port v0000000001368300, 103;
L_00000000013c8f50 .concat [ 8 8 8 8], v0000000001368300_100, v0000000001368300_101, v0000000001368300_102, v0000000001368300_103;
v0000000001368300_104 .array/port v0000000001368300, 104;
v0000000001368300_105 .array/port v0000000001368300, 105;
v0000000001368300_106 .array/port v0000000001368300, 106;
v0000000001368300_107 .array/port v0000000001368300, 107;
L_00000000013c8ff0 .concat [ 8 8 8 8], v0000000001368300_104, v0000000001368300_105, v0000000001368300_106, v0000000001368300_107;
v0000000001368300_108 .array/port v0000000001368300, 108;
v0000000001368300_109 .array/port v0000000001368300, 109;
v0000000001368300_110 .array/port v0000000001368300, 110;
v0000000001368300_111 .array/port v0000000001368300, 111;
L_00000000013c9090 .concat [ 8 8 8 8], v0000000001368300_108, v0000000001368300_109, v0000000001368300_110, v0000000001368300_111;
v0000000001368300_112 .array/port v0000000001368300, 112;
v0000000001368300_113 .array/port v0000000001368300, 113;
v0000000001368300_114 .array/port v0000000001368300, 114;
v0000000001368300_115 .array/port v0000000001368300, 115;
L_00000000013c9590 .concat [ 8 8 8 8], v0000000001368300_112, v0000000001368300_113, v0000000001368300_114, v0000000001368300_115;
v0000000001368300_116 .array/port v0000000001368300, 116;
v0000000001368300_117 .array/port v0000000001368300, 117;
v0000000001368300_118 .array/port v0000000001368300, 118;
v0000000001368300_119 .array/port v0000000001368300, 119;
L_00000000013c9bd0 .concat [ 8 8 8 8], v0000000001368300_116, v0000000001368300_117, v0000000001368300_118, v0000000001368300_119;
v0000000001368300_120 .array/port v0000000001368300, 120;
v0000000001368300_121 .array/port v0000000001368300, 121;
v0000000001368300_122 .array/port v0000000001368300, 122;
v0000000001368300_123 .array/port v0000000001368300, 123;
L_00000000013c9130 .concat [ 8 8 8 8], v0000000001368300_120, v0000000001368300_121, v0000000001368300_122, v0000000001368300_123;
v0000000001368300_124 .array/port v0000000001368300, 124;
v0000000001368300_125 .array/port v0000000001368300, 125;
v0000000001368300_126 .array/port v0000000001368300, 126;
v0000000001368300_127 .array/port v0000000001368300, 127;
L_00000000013c9630 .concat [ 8 8 8 8], v0000000001368300_124, v0000000001368300_125, v0000000001368300_126, v0000000001368300_127;
S_0000000000f9c880 .scope module, "IM" "Instr_Memory" 3 73, 9 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "pc_addr_i";
    .port_info 1 /OUTPUT 32 "instr_o";
v0000000001368ee0 .array "Instr_Mem", 31 0, 31 0;
v0000000001369660_0 .var/i "i", 31 0;
v0000000001368d00_0 .var "instr_o", 31 0;
v00000000013688a0_0 .net "pc_addr_i", 31 0, v0000000001341610_0;  alias, 1 drivers
E_000000000135cb40 .event edge, v0000000001369840_0;
S_0000000000f92fb0 .scope module, "Jump_or_not" "MUX_2to1" 3 169, 10 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_000000000135c6c0 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v0000000001369340_0 .net "data0_i", 31 0, v0000000001341a70_0;  alias, 1 drivers
v0000000001369b60_0 .net "data1_i", 31 0, L_00000000013c9950;  1 drivers
v0000000000f358a0_0 .var "data_o", 31 0;
v00000000013416b0_0 .net "select_i", 0 0, v00000000013c71c0_0;  alias, 1 drivers
E_000000000135c700 .event edge, v00000000013416b0_0, v0000000001369b60_0, v0000000001369340_0;
S_0000000000f93140 .scope module, "MUX_MemIn" "MUX_2to1" 3 211, 10 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_000000000135cd80 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v0000000001340210_0 .net "data0_i", 31 0, v0000000001369ac0_0;  alias, 1 drivers
v0000000001341890_0 .net "data1_i", 31 0, v00000000013c6d60_0;  alias, 1 drivers
v0000000001341e30_0 .var "data_o", 31 0;
v0000000001341750_0 .net "select_i", 0 0, v00000000013681c0_0;  alias, 1 drivers
E_000000000135cf80 .event edge, v00000000013681c0_0, v0000000001341890_0, v0000000001369ac0_0;
S_0000000000f8fb70 .scope module, "Mux_ALUSrc" "MUX_2to1" 3 241, 10 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_000000000135c900 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v0000000001341930_0 .net "data0_i", 31 0, L_0000000001362190;  alias, 1 drivers
v0000000001341250_0 .net "data1_i", 31 0, v0000000001340fd0_0;  alias, 1 drivers
v0000000001341cf0_0 .var "data_o", 31 0;
v00000000013400d0_0 .net "select_i", 0 0, v00000000013c6a40_0;  alias, 1 drivers
E_000000000135c540 .event edge, v00000000013400d0_0, v0000000001341250_0, v00000000013683a0_0;
S_0000000000f8fd00 .scope module, "Mux_Extend" "MUX_2to1" 3 234, 10 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_000000000135c840 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000013408f0_0 .net "data0_i", 31 0, v00000000013c6f40_0;  alias, 1 drivers
v00000000013417f0_0 .net "data1_i", 31 0, L_00000000013ca170;  alias, 1 drivers
v0000000001340fd0_0 .var "data_o", 31 0;
v0000000001341ed0_0 .net "select_i", 0 0, v00000000013c79e0_0;  alias, 1 drivers
E_000000000135c3c0 .event edge, v0000000001341ed0_0, v00000000013417f0_0, v00000000013408f0_0;
S_0000000000f8a5a0 .scope module, "Mux_Write_Reg" "MUX_3to1" 3 195, 11 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data0_i";
    .port_info 1 /INPUT 5 "data1_i";
    .port_info 2 /INPUT 5 "data2_i";
    .port_info 3 /INPUT 2 "select_i";
    .port_info 4 /OUTPUT 5 "data_o";
P_000000000135cb80 .param/l "size" 0 11 10, +C4<00000000000000000000000000000101>;
v0000000001340a30_0 .net "data0_i", 4 0, L_00000000013c9770;  1 drivers
v0000000001341110_0 .net "data1_i", 4 0, L_00000000013ca350;  1 drivers
L_00000000013cc6d8 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v00000000013407b0_0 .net "data2_i", 4 0, L_00000000013cc6d8;  1 drivers
v0000000001341f70_0 .var "data_o", 4 0;
v00000000013419d0_0 .net "select_i", 1 0, v00000000013c6cc0_0;  alias, 1 drivers
E_000000000135ce40 .event edge, v00000000013419d0_0, v0000000001340a30_0, v0000000001341110_0, v00000000013407b0_0;
S_0000000000f8a730 .scope module, "Mux_branch_type" "MUX_2to1" 3 204, 10 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_000000000135c480 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v0000000001341d90_0 .net "data0_i", 31 0, v0000000001369200_0;  alias, 1 drivers
v00000000013403f0_0 .net "data1_i", 31 0, v0000000001369fc0_0;  alias, 1 drivers
v0000000001341a70_0 .var "data_o", 31 0;
v0000000001340170_0 .net "select_i", 0 0, L_0000000001362820;  1 drivers
E_000000000135d0c0 .event edge, v0000000001340170_0, v0000000001369fc0_0, v0000000001369200_0;
S_0000000000ff4690 .scope module, "Mux_jr" "MUX_2to1" 3 162, 10 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_000000000135cac0 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v0000000001341390_0 .net "data0_i", 31 0, v0000000000f358a0_0;  alias, 1 drivers
v0000000001340490_0 .net "data1_i", 31 0, L_0000000001363070;  alias, 1 drivers
v0000000001340710_0 .var "data_o", 31 0;
v0000000001340850_0 .net "select_i", 0 0, v00000000013689e0_0;  alias, 1 drivers
E_000000000135d140 .event edge, v00000000013689e0_0, v00000000013697a0_0, v0000000000f358a0_0;
S_0000000000ff41e0 .scope module, "Mux_shamt_src" "MUX_2to1" 3 219, 10 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 1 "select_i";
    .port_info 3 /OUTPUT 32 "data_o";
P_000000000135c740 .param/l "size" 0 10 9, +C4<00000000000000000000000000100000>;
v00000000013402b0_0 .net "data0_i", 31 0, L_00000000013ca0d0;  1 drivers
v0000000001341570_0 .net "data1_i", 31 0, L_0000000001363070;  alias, 1 drivers
v0000000001340990_0 .var "data_o", 31 0;
v0000000001341b10_0 .net "select_i", 0 0, v00000000013686c0_0;  alias, 1 drivers
E_000000000135c780 .event edge, v00000000013686c0_0, v00000000013697a0_0, v00000000013402b0_0;
S_0000000000ff4050 .scope module, "PC" "ProgramCounter" 3 54, 12 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 32 "pc_in_i";
    .port_info 3 /OUTPUT 32 "pc_out_o";
v0000000001340ad0_0 .net "clk_i", 0 0, v00000000013cc040_0;  alias, 1 drivers
v00000000013412f0_0 .net "pc_in_i", 31 0, v0000000001340710_0;  alias, 1 drivers
v0000000001341610_0 .var "pc_out_o", 31 0;
v0000000001340b70_0 .net "rst_i", 0 0, v00000000013cbaa0_0;  alias, 1 drivers
S_0000000000ff4820 .scope module, "RF" "Reg_File" 3 79, 13 1 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_i";
    .port_info 2 /INPUT 5 "RSaddr_i";
    .port_info 3 /INPUT 5 "RTaddr_i";
    .port_info 4 /INPUT 5 "RDaddr_i";
    .port_info 5 /INPUT 32 "RDdata_i";
    .port_info 6 /INPUT 1 "RegWrite_i";
    .port_info 7 /OUTPUT 32 "RSdata_o";
    .port_info 8 /OUTPUT 32 "RTdata_o";
L_0000000001363070 .functor BUFZ 32, L_00000000013cb0a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000000001362190 .functor BUFZ 32, L_00000000013ca560, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0000000001341bb0_0 .net "RDaddr_i", 4 0, v0000000001341f70_0;  alias, 1 drivers
v0000000001340c10_0 .net "RDdata_i", 31 0, v00000000013c8160_0;  alias, 1 drivers
v0000000001340350_0 .net "RSaddr_i", 4 0, L_00000000013ca600;  1 drivers
v0000000001341430_0 .net "RSdata_o", 31 0, L_0000000001363070;  alias, 1 drivers
v0000000001340530_0 .net "RTaddr_i", 4 0, L_00000000013cb140;  1 drivers
v0000000001341c50_0 .net "RTdata_o", 31 0, L_0000000001362190;  alias, 1 drivers
v00000000013405d0_0 .net "RegWrite_i", 0 0, L_0000000001362270;  1 drivers
v0000000001341070 .array/s "Reg_File", 31 0, 31 0;
v00000000013414d0_0 .net *"_s0", 31 0, L_00000000013cb0a0;  1 drivers
v0000000001340670_0 .net *"_s10", 6 0, L_00000000013cc180;  1 drivers
L_00000000013cc5b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001340cb0_0 .net *"_s13", 1 0, L_00000000013cc5b8;  1 drivers
v0000000001340df0_0 .net *"_s2", 6 0, L_00000000013cc0e0;  1 drivers
L_00000000013cc570 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000000001340e90_0 .net *"_s5", 1 0, L_00000000013cc570;  1 drivers
v0000000001340f30_0 .net *"_s8", 31 0, L_00000000013ca560;  1 drivers
v00000000013411b0_0 .net "clk_i", 0 0, v00000000013cc040_0;  alias, 1 drivers
v00000000013c6c20_0 .net "rst_i", 0 0, v00000000013cbaa0_0;  alias, 1 drivers
E_000000000135cd00 .event posedge, v0000000001368580_0, v0000000001340b70_0;
L_00000000013cb0a0 .array/port v0000000001341070, L_00000000013cc0e0;
L_00000000013cc0e0 .concat [ 5 2 0 0], L_00000000013ca600, L_00000000013cc570;
L_00000000013ca560 .array/port v0000000001341070, L_00000000013cc180;
L_00000000013cc180 .concat [ 5 2 0 0], L_00000000013cb140, L_00000000013cc5b8;
S_0000000000ff3a10 .scope module, "SE" "Sign_Extend" 3 115, 14 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v00000000013c6720_0 .net "data_i", 15 0, L_00000000013cb5a0;  1 drivers
v00000000013c6f40_0 .var "data_o", 31 0;
E_000000000135cdc0 .event edge, v00000000013c6720_0;
S_0000000000ff4370 .scope module, "Shifter01" "Shift_Left_Two_32" 3 134, 15 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
v00000000013c76c0_0 .net *"_s2", 29 0, L_00000000013ca210;  1 drivers
L_00000000013cc648 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000013c7300_0 .net *"_s4", 1 0, L_00000000013cc648;  1 drivers
v00000000013c78a0_0 .net "data_i", 31 0, v0000000001340fd0_0;  alias, 1 drivers
v00000000013c6b80_0 .net "data_o", 31 0, L_00000000013c98b0;  alias, 1 drivers
L_00000000013ca210 .part v0000000001340fd0_0, 0, 30;
L_00000000013c98b0 .concat [ 2 30 0 0], L_00000000013cc648, L_00000000013ca210;
S_0000000000ff3ba0 .scope module, "Shifter02" "Shifter_under" 3 139, 16 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "src1_i";
    .port_info 1 /INPUT 32 "src2_i";
    .port_info 2 /INPUT 4 "ALUCtrl_i";
    .port_info 3 /OUTPUT 32 "data_o";
v00000000013c7800_0 .net "ALUCtrl_i", 3 0, v0000000001369160_0;  alias, 1 drivers
v00000000013c6d60_0 .var "data_o", 31 0;
v00000000013c67c0_0 .net "src1_i", 31 0, v0000000001341cf0_0;  alias, 1 drivers
v00000000013c7b20_0 .net "src2_i", 31 0, v0000000001340990_0;  alias, 1 drivers
E_000000000135c340 .event edge, v0000000001369160_0, v0000000001369e80_0, v0000000001340990_0;
S_0000000000ff4500 .scope module, "Write_data_mux" "MUX_4to1" 3 186, 7 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data0_i";
    .port_info 1 /INPUT 32 "data1_i";
    .port_info 2 /INPUT 32 "data2_i";
    .port_info 3 /INPUT 32 "data3_i";
    .port_info 4 /INPUT 2 "select_i";
    .port_info 5 /OUTPUT 32 "data_o";
P_000000000135ce00 .param/l "size" 0 7 11, +C4<00000000000000000000000000100000>;
v00000000013c7080_0 .net "data0_i", 31 0, v0000000001341e30_0;  alias, 1 drivers
v00000000013c7da0_0 .net "data1_i", 31 0, v0000000001368c60_0;  alias, 1 drivers
v00000000013c7d00_0 .net "data2_i", 31 0, v00000000013c6f40_0;  alias, 1 drivers
v00000000013c7760_0 .net "data3_i", 31 0, v0000000001369200_0;  alias, 1 drivers
v00000000013c8160_0 .var "data_o", 31 0;
v00000000013c6860_0 .net "select_i", 1 0, v00000000013c7ee0_0;  alias, 1 drivers
E_000000000135c380/0 .event edge, v00000000013c6860_0, v0000000001368f80_0, v0000000001368c60_0, v00000000013408f0_0;
E_000000000135c380/1 .event edge, v0000000001369200_0;
E_000000000135c380 .event/or E_000000000135c380/0, E_000000000135c380/1;
S_0000000000ff3d30 .scope module, "Zf" "Zero_filled" 3 120, 17 2 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i";
    .port_info 1 /OUTPUT 32 "data_o";
L_00000000013622e0 .functor BUFZ 16, L_00000000013c9810, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v00000000013c6900_0 .net *"_s3", 15 0, L_00000000013622e0;  1 drivers
L_00000000013cc600 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000013c69a0_0 .net/2u *"_s7", 15 0, L_00000000013cc600;  1 drivers
v00000000013c6fe0_0 .net "data_i", 15 0, L_00000000013c9810;  1 drivers
v00000000013c83e0_0 .net "data_o", 31 0, L_00000000013ca170;  alias, 1 drivers
L_00000000013ca170 .concat8 [ 16 16 0 0], L_00000000013622e0, L_00000000013cc600;
S_0000000000ff3ec0 .scope module, "decode" "Decoder" 3 91, 18 3 0, S_0000000000fb9180;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "instr_op_i";
    .port_info 1 /OUTPUT 1 "RegWrite_o";
    .port_info 2 /OUTPUT 3 "ALU_op_o";
    .port_info 3 /OUTPUT 1 "ALUSrc_o";
    .port_info 4 /OUTPUT 2 "RegDst_o";
    .port_info 5 /OUTPUT 1 "Branch_o";
    .port_info 6 /OUTPUT 1 "Extend_mux";
    .port_info 7 /OUTPUT 2 "MemToReg_o";
    .port_info 8 /OUTPUT 2 "BranchType_o";
    .port_info 9 /OUTPUT 1 "Jump_o";
    .port_info 10 /OUTPUT 1 "MemRead_o";
    .port_info 11 /OUTPUT 1 "MemWrite_o";
v00000000013c6a40_0 .var "ALUSrc_o", 0 0;
v00000000013c7120_0 .var "ALU_op_o", 2 0;
v00000000013c7940_0 .var "BranchType_o", 1 0;
v00000000013c7260_0 .var "Branch_o", 0 0;
v00000000013c79e0_0 .var "Extend_mux", 0 0;
v00000000013c71c0_0 .var "Jump_o", 0 0;
v00000000013c74e0_0 .var "MemRead_o", 0 0;
v00000000013c7ee0_0 .var "MemToReg_o", 1 0;
v00000000013c7e40_0 .var "MemWrite_o", 0 0;
v00000000013c6cc0_0 .var "RegDst_o", 1 0;
v00000000013c7a80_0 .var "RegWrite_o", 0 0;
v00000000013c6ae0_0 .net "instr_op_i", 5 0, L_00000000013cc2c0;  1 drivers
E_000000000135c500 .event edge, v00000000013c6ae0_0;
S_0000000000f35e00 .scope module, "jr_or_not" "jr_or_not" 19 2;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ist_i";
    .port_info 1 /OUTPUT 1 "output_o";
L_0000000000f66090 .functor BUFZ 1, v00000000013cbf00_0, C4<0>, C4<0>, C4<0>;
o000000000137a5c8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000000013cb1e0_0 .net "ist_i", 31 0, o000000000137a5c8;  0 drivers
v00000000013cbf00_0 .var "out", 0 0;
v00000000013cb000_0 .net "output_o", 0 0, L_0000000000f66090;  1 drivers
E_000000000135c1c0 .event edge, v00000000013cb1e0_0;
    .scope S_0000000000ff4050;
T_0 ;
    %wait E_000000000135c7c0;
    %load/vec4 v0000000001340b70_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000001341610_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000013412f0_0;
    %assign/vec4 v0000000001341610_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000fa20f0;
T_1 ;
    %wait E_000000000135c680;
    %load/vec4 v0000000001369840_0;
    %load/vec4 v0000000001368260_0;
    %add;
    %assign/vec4 v0000000001369200_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0000000000f9eb20;
T_2 ;
    %wait E_000000000135ccc0;
    %load/vec4 v0000000001368620_0;
    %load/vec4 v0000000001368a80_0;
    %add;
    %assign/vec4 v0000000001369fc0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000f9c880;
T_3 ;
    %wait E_000000000135cb40;
    %load/vec4 v00000000013688a0_0;
    %pushi/vec4 4, 0, 32;
    %div;
    %ix/vec4 4;
    %load/vec4a v0000000001368ee0, 4;
    %store/vec4 v0000000001368d00_0, 0, 32;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000f9c880;
T_4 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000001369660_0, 0, 32;
T_4.0 ;
    %load/vec4 v0000000001369660_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000000001369660_0;
    %store/vec4a v0000000001368ee0, 4, 0;
    %load/vec4 v0000000001369660_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000001369660_0, 0, 32;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0000000000ff4820;
T_5 ;
    %wait E_000000000135cd00;
    %load/vec4 v00000000013c6c20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 2, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 3, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 6, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 8, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 4294967295, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 4294967294, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 128, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000000013405d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000000001340c10_0;
    %load/vec4 v0000000001341bb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000001341bb0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000001341070, 4;
    %load/vec4 v0000000001341bb0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001341070, 0, 4;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000ff3ec0;
T_6 ;
    %wait E_000000000135c500;
    %load/vec4 v00000000013c6ae0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.0 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000013c7120_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c6a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c7a80_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000013c6cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c79e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7e40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c7940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c71c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c7ee0_0, 0, 2;
    %jmp T_6.13;
T_6.1 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000013c7120_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c6a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c6cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c79e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7e40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c7940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c71c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c7ee0_0, 0, 2;
    %jmp T_6.13;
T_6.2 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v00000000013c7120_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c6a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c6cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c79e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7e40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c7940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c71c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c7ee0_0, 0, 2;
    %jmp T_6.13;
T_6.3 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000013c7120_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c6a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c6cc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c7260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c79e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7e40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c7940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c71c0_0, 0, 1;
    %jmp T_6.13;
T_6.4 ;
    %pushi/vec4 4, 0, 3;
    %assign/vec4 v00000000013c7120_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c6a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c6cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c79e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7e40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c7940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c71c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c7ee0_0, 0, 2;
    %jmp T_6.13;
T_6.5 ;
    %pushi/vec4 5, 0, 3;
    %assign/vec4 v00000000013c7120_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c6a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c6cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c79e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7e40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c7940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c71c0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c7ee0_0, 0, 2;
    %jmp T_6.13;
T_6.6 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000013c7120_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c6a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c6cc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c7260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c79e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7e40_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000013c7940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c71c0_0, 0, 1;
    %jmp T_6.13;
T_6.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000013c7120_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c6a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c6cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7260_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7e40_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c7940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c71c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c79e0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000013c7ee0_0, 0, 2;
    %jmp T_6.13;
T_6.8 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v00000000013c7120_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c6a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c6cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c74e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c7e40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c79e0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c7940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c71c0_0, 0, 1;
    %jmp T_6.13;
T_6.9 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000013c7120_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c6a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c6cc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c7260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c79e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7e40_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000013c7940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c71c0_0, 0, 1;
    %jmp T_6.13;
T_6.10 ;
    %pushi/vec4 3, 0, 3;
    %assign/vec4 v00000000013c7120_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c6a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c6cc0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c7260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c79e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7e40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000013c7940_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c71c0_0, 0, 1;
    %jmp T_6.13;
T_6.11 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000013c7120_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c6a40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7a80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000013c6cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c79e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7e40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000013c7940_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c71c0_0, 0, 1;
    %jmp T_6.13;
T_6.12 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000000013c7120_0, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c6a40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c7a80_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000013c6cc0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c79e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c74e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013c7e40_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000013c7940_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013c71c0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000013c7ee0_0, 0, 2;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000000000fb9310;
T_7 ;
    %wait E_000000000135c440;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013681c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013686c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013689e0_0, 0;
    %load/vec4 v0000000001369de0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v0000000001369c00_0;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.14, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_7.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.16, 6;
    %jmp T_7.17;
T_7.7 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %jmp T_7.17;
T_7.8 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %jmp T_7.17;
T_7.9 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %jmp T_7.17;
T_7.10 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %jmp T_7.17;
T_7.11 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %jmp T_7.17;
T_7.12 ;
    %pushi/vec4 14, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013681c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013686c0_0, 0;
    %jmp T_7.17;
T_7.13 ;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013681c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013686c0_0, 0;
    %jmp T_7.17;
T_7.14 ;
    %pushi/vec4 11, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013681c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000000013686c0_0, 0;
    %jmp T_7.17;
T_7.15 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %jmp T_7.17;
T_7.16 ;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013689e0_0, 0;
    %jmp T_7.17;
T_7.17 ;
    %pop/vec4 1;
    %jmp T_7.6;
T_7.1 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000000013681c0_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %jmp T_7.6;
T_7.5 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0000000001369160_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000000ff3a10;
T_8 ;
    %wait E_000000000135cdc0;
    %load/vec4 v00000000013c6720_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000013c6f40_0, 4, 16;
    %load/vec4 v00000000013c6720_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000000013c6f40_0, 4, 16;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000000fa1f60;
T_9 ;
    %wait E_000000000135d080;
    %load/vec4 v00000000013690c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %jmp T_9.8;
T_9.0 ;
    %load/vec4 v00000000013697a0_0;
    %load/vec4 v0000000001369e80_0;
    %and;
    %store/vec4 v0000000001369ac0_0, 0, 32;
    %jmp T_9.8;
T_9.1 ;
    %load/vec4 v00000000013697a0_0;
    %load/vec4 v0000000001369e80_0;
    %or;
    %store/vec4 v0000000001369ac0_0, 0, 32;
    %jmp T_9.8;
T_9.2 ;
    %load/vec4 v00000000013697a0_0;
    %load/vec4 v0000000001369e80_0;
    %add;
    %store/vec4 v0000000001369ac0_0, 0, 32;
    %jmp T_9.8;
T_9.3 ;
    %load/vec4 v00000000013697a0_0;
    %load/vec4 v0000000001369e80_0;
    %sub;
    %store/vec4 v0000000001369ac0_0, 0, 32;
    %load/vec4 v0000000001369ac0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_9.9, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_9.10, 8;
T_9.9 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.10, 8;
 ; End of false expr.
    %blend;
T_9.10;
    %pad/s 1;
    %store/vec4 v0000000001368760_0, 0, 1;
    %jmp T_9.8;
T_9.4 ;
    %load/vec4 v00000000013697a0_0;
    %load/vec4 v0000000001369e80_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_9.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.12, 8;
T_9.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.12, 8;
 ; End of false expr.
    %blend;
T_9.12;
    %store/vec4 v0000000001369ac0_0, 0, 32;
    %jmp T_9.8;
T_9.5 ;
    %load/vec4 v00000000013697a0_0;
    %load/vec4 v0000000001369e80_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_9.13, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_9.14, 8;
T_9.13 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_9.14, 8;
 ; End of false expr.
    %blend;
T_9.14;
    %store/vec4 v0000000001369ac0_0, 0, 32;
    %jmp T_9.8;
T_9.6 ;
    %load/vec4 v00000000013697a0_0;
    %load/vec4 v0000000001369e80_0;
    %mul;
    %store/vec4 v0000000001369ac0_0, 0, 32;
    %jmp T_9.8;
T_9.8 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000000000ff3ba0;
T_10 ;
    %wait E_000000000135c340;
    %load/vec4 v00000000013c7800_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013c6d60_0, 0, 32;
    %jmp T_10.5;
T_10.0 ;
    %load/vec4 v00000000013c67c0_0;
    %ix/getv 4, v00000000013c7b20_0;
    %shiftr/s 4;
    %store/vec4 v00000000013c6d60_0, 0, 32;
    %jmp T_10.5;
T_10.1 ;
    %load/vec4 v00000000013c67c0_0;
    %ix/getv 4, v00000000013c7b20_0;
    %shiftr/s 4;
    %store/vec4 v00000000013c6d60_0, 0, 32;
    %jmp T_10.5;
T_10.2 ;
    %load/vec4 v00000000013c67c0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000013c6d60_0, 0, 32;
    %jmp T_10.5;
T_10.3 ;
    %load/vec4 v00000000013c67c0_0;
    %ix/getv 4, v00000000013c7b20_0;
    %shiftl 4;
    %store/vec4 v00000000013c6d60_0, 0, 32;
    %jmp T_10.5;
T_10.5 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000000f9c6f0;
T_11 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013698e0_0, 0, 32;
T_11.0 ;
    %load/vec4 v00000000013698e0_0;
    %cmpi/s 128, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000000013698e0_0;
    %store/vec4a v0000000001368300, 4, 0;
    %load/vec4 v00000000013698e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000013698e0_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %pushi/vec4 4, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001368300, 4, 0;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001368300, 4, 0;
    %pushi/vec4 6, 0, 8;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001368300, 4, 0;
    %pushi/vec4 7, 0, 8;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001368300, 4, 0;
    %pushi/vec4 8, 0, 8;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001368300, 4, 0;
    %pushi/vec4 9, 0, 8;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001368300, 4, 0;
    %pushi/vec4 10, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001368300, 4, 0;
    %pushi/vec4 2, 0, 8;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001368300, 4, 0;
    %pushi/vec4 1, 0, 8;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001368300, 4, 0;
    %pushi/vec4 3, 0, 8;
    %ix/load 4, 36, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000000001368300, 4, 0;
    %end;
    .thread T_11;
    .scope S_0000000000f9c6f0;
T_12 ;
    %wait E_000000000135c7c0;
    %load/vec4 v0000000001368b20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000000013683a0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000000001368f80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001368300, 0, 4;
    %load/vec4 v00000000013683a0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000000001368f80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001368300, 0, 4;
    %load/vec4 v00000000013683a0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000000001368f80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001368300, 0, 4;
    %load/vec4 v00000000013683a0_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v0000000001368f80_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000001368300, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000f9c6f0;
T_13 ;
    %wait E_000000000135cd40;
    %load/vec4 v0000000001368800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v0000000001368f80_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000001368300, 4;
    %load/vec4 v0000000001368f80_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000001368300, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000000001368f80_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0000000001368300, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000000001368f80_0;
    %load/vec4a v0000000001368300, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000001368c60_0, 0, 32;
T_13.0 ;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000000000ff4690;
T_14 ;
    %wait E_000000000135d140;
    %load/vec4 v0000000001340850_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_14.0, 4;
    %load/vec4 v0000000001340490_0;
    %assign/vec4 v0000000001340710_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000001341390_0;
    %assign/vec4 v0000000001340710_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0000000000f92fb0;
T_15 ;
    %wait E_000000000135c700;
    %load/vec4 v00000000013416b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0000000001369b60_0;
    %assign/vec4 v0000000000f358a0_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000001369340_0;
    %assign/vec4 v0000000000f358a0_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0000000000f9ecb0;
T_16 ;
    %wait E_000000000135c5c0;
    %load/vec4 v00000000013695c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_16.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_16.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_16.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_16.3, 6;
    %jmp T_16.4;
T_16.0 ;
    %load/vec4 v0000000001369f20_0;
    %assign/vec4 v000000000136a060_0, 0;
    %jmp T_16.4;
T_16.1 ;
    %load/vec4 v0000000001369020_0;
    %assign/vec4 v000000000136a060_0, 0;
    %jmp T_16.4;
T_16.2 ;
    %load/vec4 v0000000001369a20_0;
    %assign/vec4 v000000000136a060_0, 0;
    %jmp T_16.4;
T_16.3 ;
    %load/vec4 v00000000013684e0_0;
    %assign/vec4 v000000000136a060_0, 0;
    %jmp T_16.4;
T_16.4 ;
    %pop/vec4 1;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0000000000ff4500;
T_17 ;
    %wait E_000000000135c380;
    %load/vec4 v00000000013c6860_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_17.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_17.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_17.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_17.3, 6;
    %jmp T_17.4;
T_17.0 ;
    %load/vec4 v00000000013c7080_0;
    %assign/vec4 v00000000013c8160_0, 0;
    %jmp T_17.4;
T_17.1 ;
    %load/vec4 v00000000013c7da0_0;
    %assign/vec4 v00000000013c8160_0, 0;
    %jmp T_17.4;
T_17.2 ;
    %load/vec4 v00000000013c7d00_0;
    %assign/vec4 v00000000013c8160_0, 0;
    %jmp T_17.4;
T_17.3 ;
    %load/vec4 v00000000013c7760_0;
    %assign/vec4 v00000000013c8160_0, 0;
    %jmp T_17.4;
T_17.4 ;
    %pop/vec4 1;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0000000000f8a5a0;
T_18 ;
    %wait E_000000000135ce40;
    %load/vec4 v00000000013419d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_18.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_18.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_18.2, 6;
    %jmp T_18.4;
T_18.0 ;
    %load/vec4 v0000000001340a30_0;
    %assign/vec4 v0000000001341f70_0, 0;
    %jmp T_18.4;
T_18.1 ;
    %load/vec4 v0000000001341110_0;
    %assign/vec4 v0000000001341f70_0, 0;
    %jmp T_18.4;
T_18.2 ;
    %load/vec4 v00000000013407b0_0;
    %assign/vec4 v0000000001341f70_0, 0;
    %jmp T_18.4;
T_18.4 ;
    %pop/vec4 1;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0000000000f8a730;
T_19 ;
    %wait E_000000000135d0c0;
    %load/vec4 v0000000001340170_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v00000000013403f0_0;
    %assign/vec4 v0000000001341a70_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000000001341d90_0;
    %assign/vec4 v0000000001341a70_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0000000000f93140;
T_20 ;
    %wait E_000000000135cf80;
    %load/vec4 v0000000001341750_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_20.0, 4;
    %load/vec4 v0000000001341890_0;
    %assign/vec4 v0000000001341e30_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %load/vec4 v0000000001340210_0;
    %assign/vec4 v0000000001341e30_0, 0;
T_20.1 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0000000000ff41e0;
T_21 ;
    %wait E_000000000135c780;
    %load/vec4 v0000000001341b10_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_21.0, 4;
    %load/vec4 v0000000001341570_0;
    %assign/vec4 v0000000001340990_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %load/vec4 v00000000013402b0_0;
    %assign/vec4 v0000000001340990_0, 0;
T_21.1 ;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0000000000f8fd00;
T_22 ;
    %wait E_000000000135c3c0;
    %load/vec4 v0000000001341ed0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_22.0, 4;
    %load/vec4 v00000000013417f0_0;
    %assign/vec4 v0000000001340fd0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %load/vec4 v00000000013408f0_0;
    %assign/vec4 v0000000001340fd0_0, 0;
T_22.1 ;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0000000000f8fb70;
T_23 ;
    %wait E_000000000135c540;
    %load/vec4 v00000000013400d0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_23.0, 4;
    %load/vec4 v0000000001341250_0;
    %assign/vec4 v0000000001341cf0_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %load/vec4 v0000000001341930_0;
    %assign/vec4 v0000000001341cf0_0, 0;
T_23.1 ;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0000000000fb9180;
T_24 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013c65e0_0, 0, 32;
    %end;
    .thread T_24;
    .scope S_0000000000fb9180;
T_25 ;
    %wait E_000000000135ba00;
    %load/vec4 v00000000013cbd20_0;
    %assign/vec4 v00000000013c65e0_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0000000000ffe640;
T_26 ;
    %delay 5, 0;
    %load/vec4 v00000000013cc040_0;
    %inv;
    %store/vec4 v00000000013cc040_0, 0, 1;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000ffe640;
T_27 ;
    %vpi_call 2 22 "$readmemb", "machine_code_answer.txt", v0000000001368ee0 {0 0 0};
    %vpi_call 2 23 "$dumpfile", "lab3_cpu.vcd" {0 0 0};
    %vpi_call 2 24 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000000000fb9180 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013cc040_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013cbaa0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000013cb8c0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013cbaa0_0, 0, 1;
    %end;
    .thread T_27;
    .scope S_0000000000ffe640;
T_28 ;
    %wait E_000000000135c7c0;
    %load/vec4 v00000000013cb8c0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000013cb8c0_0, 0, 32;
    %load/vec4 v00000000013cb8c0_0;
    %cmpi/e 600, 0, 32;
    %jmp/0xz  T_28.0, 4;
    %vpi_call 2 36 "$display", "r0 =%d | r1 =%d | r2 =%d | r3 =%d\012r4 =%d | r5 =%d | r6 =%d | r7 =%d\012r8 =%d | r9 =%d | r10=%d | r11=%d\012r29=%d | r31=%d\012", &A<v0000000001341070, 0>, &A<v0000000001341070, 1>, &A<v0000000001341070, 2>, &A<v0000000001341070, 3>, &A<v0000000001341070, 4>, &A<v0000000001341070, 5>, &A<v0000000001341070, 6>, &A<v0000000001341070, 7>, &A<v0000000001341070, 8>, &A<v0000000001341070, 9>, &A<v0000000001341070, 10>, &A<v0000000001341070, 11>, &A<v0000000001341070, 29>, &A<v0000000001341070, 31> {0 0 0};
    %vpi_call 2 42 "$display", "0x0  =%d | 0x4  =%d | 0x8  =%d | 0xc  =%d", v0000000001368440_0, v0000000001368440_1, v0000000001368440_2, v0000000001368440_3 {0 0 0};
    %vpi_call 2 44 "$display", "0x10 =%d | 0x14 =%d | 0x18 =%d | 0x1c =%d", v0000000001368440_4, v0000000001368440_5, v0000000001368440_6, v0000000001368440_7 {0 0 0};
    %vpi_call 2 46 "$display", "0x20 =%d | 0x24 =%d | 0x28 =%d | 0x2c =%d", v0000000001368440_8, v0000000001368440_9, v0000000001368440_10, v0000000001368440_11 {0 0 0};
    %vpi_call 2 48 "$finish" {0 0 0};
T_28.0 ;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000f35e00;
T_29 ;
    %wait E_000000000135c1c0;
    %load/vec4 v00000000013cb1e0_0;
    %parti/s 6, 26, 6;
    %pushi/vec4 0, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000013cb1e0_0;
    %parti/s 21, 0, 2;
    %pushi/vec4 8, 0, 21;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_29.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000013cbf00_0, 0, 1;
    %jmp T_29.1;
T_29.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000013cbf00_0, 0, 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29, $push;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "Test_Bench.v";
    "Simple_Single_CPU.v";
    "ALU_Ctrl.v";
    "ALU.v";
    "Adder.v";
    "MUX_4to1.v";
    "Data_Memory.v";
    "Instr_Memory.v";
    "MUX_2to1.v";
    "MUX_3to1.v";
    "ProgramCounter.v";
    "Reg_File.v";
    "Sign_Extend.v";
    "Shift_Left_Two_32.v";
    "Shifter_under.v";
    "Zero_filled.v";
    "Decoder.v";
    "jr_or_not.v";
