{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1465060166830 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FSM 5CSEMA4U23C6 " "Selected device 5CSEMA4U23C6 for design \"FSM\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1465060166840 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465060166945 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1465060166945 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1465060167428 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1465060167451 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1465060167561 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1465060176761 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "FPGA_CLK1_50~inputCLKENA0 367 global CLKCTRL_G6 " "FPGA_CLK1_50~inputCLKENA0 with 367 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1465060176811 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1465060176811 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465060176853 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1465060176861 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465060176863 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1465060176866 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1465060176868 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1465060176871 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1465060176873 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1465060176873 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1465060176878 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1465060176878 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:09 " "Fitter preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1465060176951 ""}
{ "Info" "ISTA_SDC_FOUND" "FSM.SDC " "Reading SDC File: 'FSM.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1465060185441 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FSM.sdc 14 altera_reserved_tck port or pin or register or keeper or net or combinational node or node " "Ignored filter at FSM.sdc(14): altera_reserved_tck could not be matched with a port or pin or register or keeper or net or combinational node or node" {  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465060185448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock FSM.sdc 14 Argument <targets> is not an object ID " "Ignored create_clock at FSM.sdc(14): Argument <targets> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\} " "create_clock -name \{altera_reserved_tck\} -period 40 \{altera_reserved_tck\}" {  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465060185448 ""}  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465060185448 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FSM.sdc 15 altera_reserved_tdi port " "Ignored filter at FSM.sdc(15): altera_reserved_tdi could not be matched with a port" {  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465060185448 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FSM.sdc 15 altera_reserved_tck clock " "Ignored filter at FSM.sdc(15): altera_reserved_tck could not be matched with a clock" {  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465060185448 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FSM.sdc 15 Argument <targets> is an empty collection " "Ignored set_input_delay at FSM.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tdi\]" {  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465060185451 ""}  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465060185451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FSM.sdc 15 Argument -clock is not an object ID " "Ignored set_input_delay at FSM.sdc(15): Argument -clock is not an object ID" {  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465060185451 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FSM.sdc 16 altera_reserved_tms port " "Ignored filter at FSM.sdc(16): altera_reserved_tms could not be matched with a port" {  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 16 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465060185451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FSM.sdc 16 Argument <targets> is an empty collection " "Ignored set_input_delay at FSM.sdc(16): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\] " "set_input_delay -clock altera_reserved_tck -clock_fall 3 \[get_ports altera_reserved_tms\]" {  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 16 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465060185451 ""}  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465060185451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay FSM.sdc 16 Argument -clock is not an object ID " "Ignored set_input_delay at FSM.sdc(16): Argument -clock is not an object ID" {  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 16 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465060185451 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "FSM.sdc 17 altera_reserved_tdo port " "Ignored filter at FSM.sdc(17): altera_reserved_tdo could not be matched with a port" {  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 17 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1465060185451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FSM.sdc 17 Argument <targets> is an empty collection " "Ignored set_output_delay at FSM.sdc(17): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\] " "set_output_delay -clock altera_reserved_tck 3 \[get_ports altera_reserved_tdo\]" {  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 17 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1465060185451 ""}  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465060185451 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay FSM.sdc 17 Argument -clock is not an object ID " "Ignored set_output_delay at FSM.sdc(17): Argument -clock is not an object ID" {  } { { "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" "" { Text "C:/Users/usuario/Documents/GitHub/WM243984/ece10243upb2016/Prof_Examples/2-3-IP_core_FP_ADD/FSM/FSM.sdc" 17 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1465060185451 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1465060185451 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1465060185461 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1465060185463 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465060185463 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465060185463 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK1_50 " "  20.000 FPGA_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465060185463 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK2_50 " "  20.000 FPGA_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465060185463 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 FPGA_CLK3_50 " "  20.000 FPGA_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1465060185463 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1465060185463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1465060185481 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using 