// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s (
        ap_clk,
        ap_rst,
        data_0_val,
        data_1_val,
        data_2_val,
        data_3_val,
        weights_0_val,
        weights_1_val,
        weights_2_val,
        weights_3_val,
        weights_4_val,
        weights_5_val,
        weights_6_val,
        weights_7_val,
        idx,
        ap_return_0,
        ap_return_1,
        ap_return_2,
        ap_return_3,
        ap_ce
);


input   ap_clk;
input   ap_rst;
input  [12:0] data_0_val;
input  [12:0] data_1_val;
input  [12:0] data_2_val;
input  [12:0] data_3_val;
input  [12:0] weights_0_val;
input  [12:0] weights_1_val;
input  [12:0] weights_2_val;
input  [12:0] weights_3_val;
input  [12:0] weights_4_val;
input  [12:0] weights_5_val;
input  [12:0] weights_6_val;
input  [12:0] weights_7_val;
input  [1:0] idx;
output  [12:0] ap_return_0;
output  [12:0] ap_return_1;
output  [12:0] ap_return_2;
output  [12:0] ap_return_3;
input   ap_ce;

reg[12:0] ap_return_0;
reg[12:0] ap_return_1;
reg[12:0] ap_return_2;
reg[12:0] ap_return_3;

wire   [12:0] add_ln42_fu_526_p2;
reg   [12:0] add_ln42_reg_2881;
wire    ap_block_pp0_stage0_11001;
wire   [0:0] and_ln42_59_fu_650_p2;
reg   [0:0] and_ln42_59_reg_2886;
wire   [0:0] or_ln42_25_fu_680_p2;
reg   [0:0] or_ln42_25_reg_2891;
wire   [12:0] add_ln42_8_fu_759_p2;
reg   [12:0] add_ln42_8_reg_2896;
wire   [0:0] and_ln42_66_fu_883_p2;
reg   [0:0] and_ln42_66_reg_2901;
wire   [0:0] or_ln42_28_fu_913_p2;
reg   [0:0] or_ln42_28_reg_2906;
wire   [12:0] add_ln42_9_fu_992_p2;
reg   [12:0] add_ln42_9_reg_2911;
wire   [0:0] and_ln42_73_fu_1116_p2;
reg   [0:0] and_ln42_73_reg_2916;
wire   [0:0] or_ln42_31_fu_1146_p2;
reg   [0:0] or_ln42_31_reg_2921;
wire   [12:0] add_ln42_10_fu_1225_p2;
reg   [12:0] add_ln42_10_reg_2926;
wire   [0:0] and_ln42_80_fu_1349_p2;
reg   [0:0] and_ln42_80_reg_2931;
wire   [0:0] or_ln42_34_fu_1379_p2;
reg   [0:0] or_ln42_34_reg_2936;
wire   [12:0] add_ln42_11_fu_1486_p2;
reg   [12:0] add_ln42_11_reg_2941;
wire   [0:0] and_ln42_87_fu_1610_p2;
reg   [0:0] and_ln42_87_reg_2946;
wire   [0:0] or_ln42_37_fu_1640_p2;
reg   [0:0] or_ln42_37_reg_2951;
wire   [12:0] add_ln42_12_fu_1719_p2;
reg   [12:0] add_ln42_12_reg_2956;
wire   [0:0] and_ln42_94_fu_1843_p2;
reg   [0:0] and_ln42_94_reg_2961;
wire   [0:0] or_ln42_40_fu_1873_p2;
reg   [0:0] or_ln42_40_reg_2966;
wire   [12:0] add_ln42_13_fu_1952_p2;
reg   [12:0] add_ln42_13_reg_2971;
wire   [0:0] and_ln42_101_fu_2076_p2;
reg   [0:0] and_ln42_101_reg_2976;
wire   [0:0] or_ln42_43_fu_2106_p2;
reg   [0:0] or_ln42_43_reg_2981;
wire   [12:0] add_ln42_14_fu_2185_p2;
reg   [12:0] add_ln42_14_reg_2986;
wire   [0:0] and_ln42_108_fu_2309_p2;
reg   [0:0] and_ln42_108_reg_2991;
wire   [0:0] or_ln42_46_fu_2339_p2;
reg   [0:0] or_ln42_46_reg_2996;
wire  signed [12:0] mul_ln73_10_fu_176_p0;
wire  signed [25:0] sext_ln73_fu_445_p1;
wire    ap_block_pp0_stage0;
wire  signed [12:0] mul_ln73_14_fu_177_p0;
wire  signed [25:0] sext_ln73_14_fu_1405_p1;
wire  signed [12:0] mul_ln73_12_fu_178_p0;
wire  signed [12:0] mul_ln73_13_fu_179_p0;
wire  signed [12:0] mul_ln73_8_fu_180_p0;
wire  signed [12:0] mul_ln73_11_fu_181_p0;
wire  signed [12:0] mul_ln73_9_fu_182_p0;
wire  signed [12:0] mul_ln73_fu_183_p0;
wire   [12:0] a_fu_425_p7;
wire   [12:0] a_fu_425_p9;
wire   [25:0] mul_ln73_fu_183_p2;
wire   [7:0] trunc_ln42_fu_492_p1;
wire   [0:0] tmp_866_fu_476_p3;
wire   [0:0] icmp_ln42_fu_496_p2;
wire   [0:0] or_ln42_fu_510_p2;
wire   [0:0] tmp_867_fu_484_p3;
wire   [0:0] and_ln42_fu_516_p2;
wire   [12:0] trunc_ln_fu_466_p4;
wire   [12:0] zext_ln42_fu_522_p1;
wire   [0:0] tmp_869_fu_532_p3;
wire   [0:0] tmp_868_fu_502_p3;
wire   [0:0] xor_ln42_fu_540_p2;
wire   [2:0] tmp_8_fu_552_p4;
wire   [3:0] tmp_s_fu_568_p4;
wire   [0:0] and_ln42_56_fu_546_p2;
wire   [0:0] icmp_ln42_33_fu_578_p2;
wire   [0:0] icmp_ln42_34_fu_584_p2;
wire   [0:0] tmp_870_fu_598_p3;
wire   [0:0] icmp_ln42_32_fu_562_p2;
wire   [0:0] xor_ln42_63_fu_606_p2;
wire   [0:0] and_ln42_57_fu_612_p2;
wire   [0:0] select_ln42_fu_590_p3;
wire   [0:0] xor_ln42_32_fu_632_p2;
wire   [0:0] tmp_fu_458_p3;
wire   [0:0] or_ln42_24_fu_638_p2;
wire   [0:0] xor_ln42_33_fu_644_p2;
wire   [0:0] select_ln42_32_fu_618_p3;
wire   [0:0] and_ln42_58_fu_626_p2;
wire   [0:0] and_ln42_60_fu_656_p2;
wire   [0:0] or_ln42_47_fu_662_p2;
wire   [0:0] xor_ln42_34_fu_668_p2;
wire   [0:0] and_ln42_61_fu_674_p2;
wire   [25:0] mul_ln73_8_fu_180_p2;
wire   [7:0] trunc_ln42_15_fu_725_p1;
wire   [0:0] tmp_872_fu_709_p3;
wire   [0:0] icmp_ln42_35_fu_729_p2;
wire   [0:0] or_ln42_26_fu_743_p2;
wire   [0:0] tmp_873_fu_717_p3;
wire   [0:0] and_ln42_62_fu_749_p2;
wire   [12:0] trunc_ln42_8_fu_699_p4;
wire   [12:0] zext_ln42_8_fu_755_p1;
wire   [0:0] tmp_875_fu_765_p3;
wire   [0:0] tmp_874_fu_735_p3;
wire   [0:0] xor_ln42_35_fu_773_p2;
wire   [2:0] tmp_315_fu_785_p4;
wire   [3:0] tmp_316_fu_801_p4;
wire   [0:0] and_ln42_63_fu_779_p2;
wire   [0:0] icmp_ln42_37_fu_811_p2;
wire   [0:0] icmp_ln42_38_fu_817_p2;
wire   [0:0] tmp_876_fu_831_p3;
wire   [0:0] icmp_ln42_36_fu_795_p2;
wire   [0:0] xor_ln42_64_fu_839_p2;
wire   [0:0] and_ln42_64_fu_845_p2;
wire   [0:0] select_ln42_35_fu_823_p3;
wire   [0:0] xor_ln42_36_fu_865_p2;
wire   [0:0] tmp_871_fu_691_p3;
wire   [0:0] or_ln42_27_fu_871_p2;
wire   [0:0] xor_ln42_37_fu_877_p2;
wire   [0:0] select_ln42_36_fu_851_p3;
wire   [0:0] and_ln42_65_fu_859_p2;
wire   [0:0] and_ln42_67_fu_889_p2;
wire   [0:0] or_ln42_48_fu_895_p2;
wire   [0:0] xor_ln42_38_fu_901_p2;
wire   [0:0] and_ln42_68_fu_907_p2;
wire   [25:0] mul_ln73_9_fu_182_p2;
wire   [7:0] trunc_ln42_16_fu_958_p1;
wire   [0:0] tmp_878_fu_942_p3;
wire   [0:0] icmp_ln42_39_fu_962_p2;
wire   [0:0] or_ln42_29_fu_976_p2;
wire   [0:0] tmp_879_fu_950_p3;
wire   [0:0] and_ln42_69_fu_982_p2;
wire   [12:0] trunc_ln42_9_fu_932_p4;
wire   [12:0] zext_ln42_9_fu_988_p1;
wire   [0:0] tmp_881_fu_998_p3;
wire   [0:0] tmp_880_fu_968_p3;
wire   [0:0] xor_ln42_39_fu_1006_p2;
wire   [2:0] tmp_317_fu_1018_p4;
wire   [3:0] tmp_318_fu_1034_p4;
wire   [0:0] and_ln42_70_fu_1012_p2;
wire   [0:0] icmp_ln42_41_fu_1044_p2;
wire   [0:0] icmp_ln42_42_fu_1050_p2;
wire   [0:0] tmp_882_fu_1064_p3;
wire   [0:0] icmp_ln42_40_fu_1028_p2;
wire   [0:0] xor_ln42_65_fu_1072_p2;
wire   [0:0] and_ln42_71_fu_1078_p2;
wire   [0:0] select_ln42_39_fu_1056_p3;
wire   [0:0] xor_ln42_40_fu_1098_p2;
wire   [0:0] tmp_877_fu_924_p3;
wire   [0:0] or_ln42_30_fu_1104_p2;
wire   [0:0] xor_ln42_41_fu_1110_p2;
wire   [0:0] select_ln42_40_fu_1084_p3;
wire   [0:0] and_ln42_72_fu_1092_p2;
wire   [0:0] and_ln42_74_fu_1122_p2;
wire   [0:0] or_ln42_49_fu_1128_p2;
wire   [0:0] xor_ln42_42_fu_1134_p2;
wire   [0:0] and_ln42_75_fu_1140_p2;
wire   [25:0] mul_ln73_10_fu_176_p2;
wire   [7:0] trunc_ln42_17_fu_1191_p1;
wire   [0:0] tmp_884_fu_1175_p3;
wire   [0:0] icmp_ln42_43_fu_1195_p2;
wire   [0:0] or_ln42_32_fu_1209_p2;
wire   [0:0] tmp_885_fu_1183_p3;
wire   [0:0] and_ln42_76_fu_1215_p2;
wire   [12:0] trunc_ln42_s_fu_1165_p4;
wire   [12:0] zext_ln42_10_fu_1221_p1;
wire   [0:0] tmp_887_fu_1231_p3;
wire   [0:0] tmp_886_fu_1201_p3;
wire   [0:0] xor_ln42_43_fu_1239_p2;
wire   [2:0] tmp_319_fu_1251_p4;
wire   [3:0] tmp_320_fu_1267_p4;
wire   [0:0] and_ln42_77_fu_1245_p2;
wire   [0:0] icmp_ln42_45_fu_1277_p2;
wire   [0:0] icmp_ln42_46_fu_1283_p2;
wire   [0:0] tmp_888_fu_1297_p3;
wire   [0:0] icmp_ln42_44_fu_1261_p2;
wire   [0:0] xor_ln42_66_fu_1305_p2;
wire   [0:0] and_ln42_78_fu_1311_p2;
wire   [0:0] select_ln42_43_fu_1289_p3;
wire   [0:0] xor_ln42_44_fu_1331_p2;
wire   [0:0] tmp_883_fu_1157_p3;
wire   [0:0] or_ln42_33_fu_1337_p2;
wire   [0:0] xor_ln42_45_fu_1343_p2;
wire   [0:0] select_ln42_44_fu_1317_p3;
wire   [0:0] and_ln42_79_fu_1325_p2;
wire   [0:0] and_ln42_81_fu_1355_p2;
wire   [0:0] or_ln42_50_fu_1361_p2;
wire   [0:0] xor_ln42_46_fu_1367_p2;
wire   [0:0] and_ln42_82_fu_1373_p2;
wire   [12:0] a_2_fu_1385_p7;
wire   [12:0] a_2_fu_1385_p9;
wire   [25:0] mul_ln73_11_fu_181_p2;
wire   [7:0] trunc_ln42_18_fu_1452_p1;
wire   [0:0] tmp_890_fu_1436_p3;
wire   [0:0] icmp_ln42_47_fu_1456_p2;
wire   [0:0] or_ln42_35_fu_1470_p2;
wire   [0:0] tmp_891_fu_1444_p3;
wire   [0:0] and_ln42_83_fu_1476_p2;
wire   [12:0] trunc_ln42_1_fu_1426_p4;
wire   [12:0] zext_ln42_11_fu_1482_p1;
wire   [0:0] tmp_893_fu_1492_p3;
wire   [0:0] tmp_892_fu_1462_p3;
wire   [0:0] xor_ln42_47_fu_1500_p2;
wire   [2:0] tmp_321_fu_1512_p4;
wire   [3:0] tmp_322_fu_1528_p4;
wire   [0:0] and_ln42_84_fu_1506_p2;
wire   [0:0] icmp_ln42_49_fu_1538_p2;
wire   [0:0] icmp_ln42_50_fu_1544_p2;
wire   [0:0] tmp_894_fu_1558_p3;
wire   [0:0] icmp_ln42_48_fu_1522_p2;
wire   [0:0] xor_ln42_67_fu_1566_p2;
wire   [0:0] and_ln42_85_fu_1572_p2;
wire   [0:0] select_ln42_47_fu_1550_p3;
wire   [0:0] xor_ln42_48_fu_1592_p2;
wire   [0:0] tmp_889_fu_1418_p3;
wire   [0:0] or_ln42_36_fu_1598_p2;
wire   [0:0] xor_ln42_49_fu_1604_p2;
wire   [0:0] select_ln42_48_fu_1578_p3;
wire   [0:0] and_ln42_86_fu_1586_p2;
wire   [0:0] and_ln42_88_fu_1616_p2;
wire   [0:0] or_ln42_51_fu_1622_p2;
wire   [0:0] xor_ln42_50_fu_1628_p2;
wire   [0:0] and_ln42_89_fu_1634_p2;
wire   [25:0] mul_ln73_12_fu_178_p2;
wire   [7:0] trunc_ln42_19_fu_1685_p1;
wire   [0:0] tmp_896_fu_1669_p3;
wire   [0:0] icmp_ln42_51_fu_1689_p2;
wire   [0:0] or_ln42_38_fu_1703_p2;
wire   [0:0] tmp_897_fu_1677_p3;
wire   [0:0] and_ln42_90_fu_1709_p2;
wire   [12:0] trunc_ln42_2_fu_1659_p4;
wire   [12:0] zext_ln42_12_fu_1715_p1;
wire   [0:0] tmp_899_fu_1725_p3;
wire   [0:0] tmp_898_fu_1695_p3;
wire   [0:0] xor_ln42_51_fu_1733_p2;
wire   [2:0] tmp_323_fu_1745_p4;
wire   [3:0] tmp_324_fu_1761_p4;
wire   [0:0] and_ln42_91_fu_1739_p2;
wire   [0:0] icmp_ln42_53_fu_1771_p2;
wire   [0:0] icmp_ln42_54_fu_1777_p2;
wire   [0:0] tmp_900_fu_1791_p3;
wire   [0:0] icmp_ln42_52_fu_1755_p2;
wire   [0:0] xor_ln42_68_fu_1799_p2;
wire   [0:0] and_ln42_92_fu_1805_p2;
wire   [0:0] select_ln42_51_fu_1783_p3;
wire   [0:0] xor_ln42_52_fu_1825_p2;
wire   [0:0] tmp_895_fu_1651_p3;
wire   [0:0] or_ln42_39_fu_1831_p2;
wire   [0:0] xor_ln42_53_fu_1837_p2;
wire   [0:0] select_ln42_52_fu_1811_p3;
wire   [0:0] and_ln42_93_fu_1819_p2;
wire   [0:0] and_ln42_95_fu_1849_p2;
wire   [0:0] or_ln42_52_fu_1855_p2;
wire   [0:0] xor_ln42_54_fu_1861_p2;
wire   [0:0] and_ln42_96_fu_1867_p2;
wire   [25:0] mul_ln73_13_fu_179_p2;
wire   [7:0] trunc_ln42_20_fu_1918_p1;
wire   [0:0] tmp_902_fu_1902_p3;
wire   [0:0] icmp_ln42_55_fu_1922_p2;
wire   [0:0] or_ln42_41_fu_1936_p2;
wire   [0:0] tmp_903_fu_1910_p3;
wire   [0:0] and_ln42_97_fu_1942_p2;
wire   [12:0] trunc_ln42_3_fu_1892_p4;
wire   [12:0] zext_ln42_13_fu_1948_p1;
wire   [0:0] tmp_905_fu_1958_p3;
wire   [0:0] tmp_904_fu_1928_p3;
wire   [0:0] xor_ln42_55_fu_1966_p2;
wire   [2:0] tmp_325_fu_1978_p4;
wire   [3:0] tmp_326_fu_1994_p4;
wire   [0:0] and_ln42_98_fu_1972_p2;
wire   [0:0] icmp_ln42_57_fu_2004_p2;
wire   [0:0] icmp_ln42_58_fu_2010_p2;
wire   [0:0] tmp_906_fu_2024_p3;
wire   [0:0] icmp_ln42_56_fu_1988_p2;
wire   [0:0] xor_ln42_69_fu_2032_p2;
wire   [0:0] and_ln42_99_fu_2038_p2;
wire   [0:0] select_ln42_55_fu_2016_p3;
wire   [0:0] xor_ln42_56_fu_2058_p2;
wire   [0:0] tmp_901_fu_1884_p3;
wire   [0:0] or_ln42_42_fu_2064_p2;
wire   [0:0] xor_ln42_57_fu_2070_p2;
wire   [0:0] select_ln42_56_fu_2044_p3;
wire   [0:0] and_ln42_100_fu_2052_p2;
wire   [0:0] and_ln42_102_fu_2082_p2;
wire   [0:0] or_ln42_53_fu_2088_p2;
wire   [0:0] xor_ln42_58_fu_2094_p2;
wire   [0:0] and_ln42_103_fu_2100_p2;
wire   [25:0] mul_ln73_14_fu_177_p2;
wire   [7:0] trunc_ln42_21_fu_2151_p1;
wire   [0:0] tmp_908_fu_2135_p3;
wire   [0:0] icmp_ln42_59_fu_2155_p2;
wire   [0:0] or_ln42_44_fu_2169_p2;
wire   [0:0] tmp_909_fu_2143_p3;
wire   [0:0] and_ln42_104_fu_2175_p2;
wire   [12:0] trunc_ln42_4_fu_2125_p4;
wire   [12:0] zext_ln42_14_fu_2181_p1;
wire   [0:0] tmp_911_fu_2191_p3;
wire   [0:0] tmp_910_fu_2161_p3;
wire   [0:0] xor_ln42_59_fu_2199_p2;
wire   [2:0] tmp_327_fu_2211_p4;
wire   [3:0] tmp_328_fu_2227_p4;
wire   [0:0] and_ln42_105_fu_2205_p2;
wire   [0:0] icmp_ln42_61_fu_2237_p2;
wire   [0:0] icmp_ln42_62_fu_2243_p2;
wire   [0:0] tmp_912_fu_2257_p3;
wire   [0:0] icmp_ln42_60_fu_2221_p2;
wire   [0:0] xor_ln42_70_fu_2265_p2;
wire   [0:0] and_ln42_106_fu_2271_p2;
wire   [0:0] select_ln42_59_fu_2249_p3;
wire   [0:0] xor_ln42_60_fu_2291_p2;
wire   [0:0] tmp_907_fu_2117_p3;
wire   [0:0] or_ln42_45_fu_2297_p2;
wire   [0:0] xor_ln42_61_fu_2303_p2;
wire   [0:0] select_ln42_60_fu_2277_p3;
wire   [0:0] and_ln42_107_fu_2285_p2;
wire   [0:0] and_ln42_109_fu_2315_p2;
wire   [0:0] or_ln42_54_fu_2321_p2;
wire   [0:0] xor_ln42_62_fu_2327_p2;
wire   [0:0] and_ln42_110_fu_2333_p2;
wire   [12:0] select_ln42_33_fu_2345_p3;
wire   [12:0] select_ln42_37_fu_2358_p3;
wire   [12:0] select_ln42_41_fu_2371_p3;
wire   [12:0] select_ln42_45_fu_2384_p3;
wire   [12:0] select_ln42_49_fu_2397_p3;
wire   [12:0] select_ln42_53_fu_2410_p3;
wire   [12:0] select_ln42_57_fu_2423_p3;
wire   [12:0] select_ln42_61_fu_2436_p3;
wire  signed [12:0] select_ln42_34_fu_2352_p3;
wire  signed [12:0] select_ln42_50_fu_2404_p3;
wire  signed [13:0] sext_ln58_8_fu_2453_p1;
wire  signed [13:0] sext_ln58_fu_2449_p1;
wire   [13:0] add_ln58_fu_2463_p2;
wire   [12:0] add_ln58_8_fu_2457_p2;
wire   [0:0] tmp_913_fu_2469_p3;
wire   [0:0] tmp_914_fu_2477_p3;
wire   [0:0] xor_ln58_fu_2485_p2;
wire   [0:0] xor_ln58_16_fu_2497_p2;
wire   [0:0] xor_ln58_17_fu_2509_p2;
wire   [0:0] and_ln58_fu_2491_p2;
wire   [0:0] xor_ln58_18_fu_2515_p2;
wire   [0:0] and_ln58_8_fu_2503_p2;
wire   [0:0] or_ln58_fu_2521_p2;
wire   [12:0] select_ln58_fu_2527_p3;
wire   [12:0] select_ln58_12_fu_2535_p3;
wire  signed [12:0] select_ln42_38_fu_2365_p3;
wire  signed [12:0] select_ln42_54_fu_2417_p3;
wire  signed [13:0] sext_ln58_10_fu_2555_p1;
wire  signed [13:0] sext_ln58_9_fu_2551_p1;
wire   [13:0] add_ln58_4_fu_2565_p2;
wire   [12:0] add_ln58_9_fu_2559_p2;
wire   [0:0] tmp_915_fu_2571_p3;
wire   [0:0] tmp_916_fu_2579_p3;
wire   [0:0] xor_ln58_19_fu_2587_p2;
wire   [0:0] xor_ln58_20_fu_2599_p2;
wire   [0:0] xor_ln58_21_fu_2611_p2;
wire   [0:0] and_ln58_9_fu_2593_p2;
wire   [0:0] xor_ln58_22_fu_2617_p2;
wire   [0:0] and_ln58_10_fu_2605_p2;
wire   [0:0] or_ln58_4_fu_2623_p2;
wire   [12:0] select_ln58_14_fu_2629_p3;
wire   [12:0] select_ln58_15_fu_2637_p3;
wire  signed [12:0] select_ln42_42_fu_2378_p3;
wire  signed [12:0] select_ln42_58_fu_2430_p3;
wire  signed [13:0] sext_ln58_12_fu_2657_p1;
wire  signed [13:0] sext_ln58_11_fu_2653_p1;
wire   [13:0] add_ln58_5_fu_2667_p2;
wire   [12:0] add_ln58_10_fu_2661_p2;
wire   [0:0] tmp_917_fu_2673_p3;
wire   [0:0] tmp_918_fu_2681_p3;
wire   [0:0] xor_ln58_23_fu_2689_p2;
wire   [0:0] xor_ln58_24_fu_2701_p2;
wire   [0:0] xor_ln58_25_fu_2713_p2;
wire   [0:0] and_ln58_11_fu_2695_p2;
wire   [0:0] xor_ln58_26_fu_2719_p2;
wire   [0:0] and_ln58_12_fu_2707_p2;
wire   [0:0] or_ln58_5_fu_2725_p2;
wire   [12:0] select_ln58_17_fu_2731_p3;
wire   [12:0] select_ln58_18_fu_2739_p3;
wire  signed [12:0] select_ln42_46_fu_2391_p3;
wire  signed [12:0] select_ln42_62_fu_2443_p3;
wire  signed [13:0] sext_ln58_14_fu_2759_p1;
wire  signed [13:0] sext_ln58_13_fu_2755_p1;
wire   [13:0] add_ln58_6_fu_2769_p2;
wire   [12:0] add_ln58_11_fu_2763_p2;
wire   [0:0] tmp_919_fu_2775_p3;
wire   [0:0] tmp_920_fu_2783_p3;
wire   [0:0] xor_ln58_27_fu_2791_p2;
wire   [0:0] xor_ln58_28_fu_2803_p2;
wire   [0:0] xor_ln58_29_fu_2815_p2;
wire   [0:0] and_ln58_13_fu_2797_p2;
wire   [0:0] xor_ln58_30_fu_2821_p2;
wire   [0:0] and_ln58_14_fu_2809_p2;
wire   [0:0] or_ln58_6_fu_2827_p2;
wire   [12:0] select_ln58_20_fu_2833_p3;
wire   [12:0] select_ln58_21_fu_2841_p3;
wire   [12:0] select_ln58_13_fu_2543_p3;
wire   [12:0] select_ln58_16_fu_2645_p3;
wire   [12:0] select_ln58_19_fu_2747_p3;
wire   [12:0] select_ln58_22_fu_2849_p3;
reg    ap_ce_reg;
reg   [12:0] ap_return_0_int_reg;
reg   [12:0] ap_return_1_int_reg;
reg   [12:0] ap_return_2_int_reg;
reg   [12:0] ap_return_3_int_reg;
wire   [1:0] a_fu_425_p1;
wire   [1:0] a_fu_425_p3;
wire  signed [1:0] a_fu_425_p5;
wire   [1:0] a_2_fu_1385_p1;
wire   [1:0] a_2_fu_1385_p3;
wire  signed [1:0] a_2_fu_1385_p5;

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U243(
    .din0(mul_ln73_10_fu_176_p0),
    .din1(weights_3_val),
    .dout(mul_ln73_10_fu_176_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U244(
    .din0(mul_ln73_14_fu_177_p0),
    .din1(weights_7_val),
    .dout(mul_ln73_14_fu_177_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U245(
    .din0(mul_ln73_12_fu_178_p0),
    .din1(weights_5_val),
    .dout(mul_ln73_12_fu_178_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U246(
    .din0(mul_ln73_13_fu_179_p0),
    .din1(weights_6_val),
    .dout(mul_ln73_13_fu_179_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U247(
    .din0(mul_ln73_8_fu_180_p0),
    .din1(weights_1_val),
    .dout(mul_ln73_8_fu_180_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U248(
    .din0(mul_ln73_11_fu_181_p0),
    .din1(weights_4_val),
    .dout(mul_ln73_11_fu_181_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U249(
    .din0(mul_ln73_9_fu_182_p0),
    .din1(weights_2_val),
    .dout(mul_ln73_9_fu_182_p2)
);

myproject_mul_13s_13s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 26 ))
mul_13s_13s_26_1_1_U250(
    .din0(mul_ln73_fu_183_p0),
    .din1(weights_0_val),
    .dout(mul_ln73_fu_183_p2)
);

myproject_sparsemux_7_2_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_7_2_13_1_0_U251(
    .din0(data_0_val),
    .din1(data_1_val),
    .din2(data_2_val),
    .def(a_fu_425_p7),
    .sel(idx),
    .dout(a_fu_425_p9)
);

myproject_sparsemux_7_2_13_1_0 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .CASE0( 2'h0 ),
    .din0_WIDTH( 13 ),
    .CASE1( 2'h1 ),
    .din1_WIDTH( 13 ),
    .CASE2( 2'h2 ),
    .din2_WIDTH( 13 ),
    .def_WIDTH( 13 ),
    .sel_WIDTH( 2 ),
    .dout_WIDTH( 13 ))
sparsemux_7_2_13_1_0_U252(
    .din0(data_1_val),
    .din1(data_2_val),
    .din2(data_3_val),
    .def(a_2_fu_1385_p7),
    .sel(idx),
    .dout(a_2_fu_1385_p9)
);

always @ (posedge ap_clk) begin
    ap_ce_reg <= ap_ce;
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == 1'b1))) begin
        add_ln42_10_reg_2926 <= add_ln42_10_fu_1225_p2;
        add_ln42_11_reg_2941 <= add_ln42_11_fu_1486_p2;
        add_ln42_12_reg_2956 <= add_ln42_12_fu_1719_p2;
        add_ln42_13_reg_2971 <= add_ln42_13_fu_1952_p2;
        add_ln42_14_reg_2986 <= add_ln42_14_fu_2185_p2;
        add_ln42_8_reg_2896 <= add_ln42_8_fu_759_p2;
        add_ln42_9_reg_2911 <= add_ln42_9_fu_992_p2;
        add_ln42_reg_2881 <= add_ln42_fu_526_p2;
        and_ln42_101_reg_2976 <= and_ln42_101_fu_2076_p2;
        and_ln42_108_reg_2991 <= and_ln42_108_fu_2309_p2;
        and_ln42_59_reg_2886 <= and_ln42_59_fu_650_p2;
        and_ln42_66_reg_2901 <= and_ln42_66_fu_883_p2;
        and_ln42_73_reg_2916 <= and_ln42_73_fu_1116_p2;
        and_ln42_80_reg_2931 <= and_ln42_80_fu_1349_p2;
        and_ln42_87_reg_2946 <= and_ln42_87_fu_1610_p2;
        and_ln42_94_reg_2961 <= and_ln42_94_fu_1843_p2;
        or_ln42_25_reg_2891 <= or_ln42_25_fu_680_p2;
        or_ln42_28_reg_2906 <= or_ln42_28_fu_913_p2;
        or_ln42_31_reg_2921 <= or_ln42_31_fu_1146_p2;
        or_ln42_34_reg_2936 <= or_ln42_34_fu_1379_p2;
        or_ln42_37_reg_2951 <= or_ln42_37_fu_1640_p2;
        or_ln42_40_reg_2966 <= or_ln42_40_fu_1873_p2;
        or_ln42_43_reg_2981 <= or_ln42_43_fu_2106_p2;
        or_ln42_46_reg_2996 <= or_ln42_46_fu_2339_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce_reg)) begin
        ap_return_0_int_reg <= select_ln58_13_fu_2543_p3;
        ap_return_1_int_reg <= select_ln58_16_fu_2645_p3;
        ap_return_2_int_reg <= select_ln58_19_fu_2747_p3;
        ap_return_3_int_reg <= select_ln58_22_fu_2849_p3;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_0 = ap_return_0_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_0 = select_ln58_13_fu_2543_p3;
    end else begin
        ap_return_0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_1 = ap_return_1_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_1 = select_ln58_16_fu_2645_p3;
    end else begin
        ap_return_1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_2 = ap_return_2_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_2 = select_ln58_19_fu_2747_p3;
    end else begin
        ap_return_2 = 'bx;
    end
end

always @ (*) begin
    if ((1'b0 == ap_ce_reg)) begin
        ap_return_3 = ap_return_3_int_reg;
    end else if ((1'b1 == ap_ce_reg)) begin
        ap_return_3 = select_ln58_22_fu_2849_p3;
    end else begin
        ap_return_3 = 'bx;
    end
end

assign a_2_fu_1385_p7 = 'bx;

assign a_fu_425_p7 = 'bx;

assign add_ln42_10_fu_1225_p2 = (trunc_ln42_s_fu_1165_p4 + zext_ln42_10_fu_1221_p1);

assign add_ln42_11_fu_1486_p2 = (trunc_ln42_1_fu_1426_p4 + zext_ln42_11_fu_1482_p1);

assign add_ln42_12_fu_1719_p2 = (trunc_ln42_2_fu_1659_p4 + zext_ln42_12_fu_1715_p1);

assign add_ln42_13_fu_1952_p2 = (trunc_ln42_3_fu_1892_p4 + zext_ln42_13_fu_1948_p1);

assign add_ln42_14_fu_2185_p2 = (trunc_ln42_4_fu_2125_p4 + zext_ln42_14_fu_2181_p1);

assign add_ln42_8_fu_759_p2 = (trunc_ln42_8_fu_699_p4 + zext_ln42_8_fu_755_p1);

assign add_ln42_9_fu_992_p2 = (trunc_ln42_9_fu_932_p4 + zext_ln42_9_fu_988_p1);

assign add_ln42_fu_526_p2 = (trunc_ln_fu_466_p4 + zext_ln42_fu_522_p1);

assign add_ln58_10_fu_2661_p2 = ($signed(select_ln42_58_fu_2430_p3) + $signed(select_ln42_42_fu_2378_p3));

assign add_ln58_11_fu_2763_p2 = ($signed(select_ln42_62_fu_2443_p3) + $signed(select_ln42_46_fu_2391_p3));

assign add_ln58_4_fu_2565_p2 = ($signed(sext_ln58_10_fu_2555_p1) + $signed(sext_ln58_9_fu_2551_p1));

assign add_ln58_5_fu_2667_p2 = ($signed(sext_ln58_12_fu_2657_p1) + $signed(sext_ln58_11_fu_2653_p1));

assign add_ln58_6_fu_2769_p2 = ($signed(sext_ln58_14_fu_2759_p1) + $signed(sext_ln58_13_fu_2755_p1));

assign add_ln58_8_fu_2457_p2 = ($signed(select_ln42_50_fu_2404_p3) + $signed(select_ln42_34_fu_2352_p3));

assign add_ln58_9_fu_2559_p2 = ($signed(select_ln42_54_fu_2417_p3) + $signed(select_ln42_38_fu_2365_p3));

assign add_ln58_fu_2463_p2 = ($signed(sext_ln58_8_fu_2453_p1) + $signed(sext_ln58_fu_2449_p1));

assign and_ln42_100_fu_2052_p2 = (icmp_ln42_57_fu_2004_p2 & and_ln42_98_fu_1972_p2);

assign and_ln42_101_fu_2076_p2 = (xor_ln42_57_fu_2070_p2 & or_ln42_42_fu_2064_p2);

assign and_ln42_102_fu_2082_p2 = (tmp_905_fu_1958_p3 & select_ln42_56_fu_2044_p3);

assign and_ln42_103_fu_2100_p2 = (xor_ln42_58_fu_2094_p2 & tmp_901_fu_1884_p3);

assign and_ln42_104_fu_2175_p2 = (tmp_909_fu_2143_p3 & or_ln42_44_fu_2169_p2);

assign and_ln42_105_fu_2205_p2 = (xor_ln42_59_fu_2199_p2 & tmp_910_fu_2161_p3);

assign and_ln42_106_fu_2271_p2 = (xor_ln42_70_fu_2265_p2 & icmp_ln42_60_fu_2221_p2);

assign and_ln42_107_fu_2285_p2 = (icmp_ln42_61_fu_2237_p2 & and_ln42_105_fu_2205_p2);

assign and_ln42_108_fu_2309_p2 = (xor_ln42_61_fu_2303_p2 & or_ln42_45_fu_2297_p2);

assign and_ln42_109_fu_2315_p2 = (tmp_911_fu_2191_p3 & select_ln42_60_fu_2277_p3);

assign and_ln42_110_fu_2333_p2 = (xor_ln42_62_fu_2327_p2 & tmp_907_fu_2117_p3);

assign and_ln42_56_fu_546_p2 = (xor_ln42_fu_540_p2 & tmp_868_fu_502_p3);

assign and_ln42_57_fu_612_p2 = (xor_ln42_63_fu_606_p2 & icmp_ln42_32_fu_562_p2);

assign and_ln42_58_fu_626_p2 = (icmp_ln42_33_fu_578_p2 & and_ln42_56_fu_546_p2);

assign and_ln42_59_fu_650_p2 = (xor_ln42_33_fu_644_p2 & or_ln42_24_fu_638_p2);

assign and_ln42_60_fu_656_p2 = (tmp_869_fu_532_p3 & select_ln42_32_fu_618_p3);

assign and_ln42_61_fu_674_p2 = (xor_ln42_34_fu_668_p2 & tmp_fu_458_p3);

assign and_ln42_62_fu_749_p2 = (tmp_873_fu_717_p3 & or_ln42_26_fu_743_p2);

assign and_ln42_63_fu_779_p2 = (xor_ln42_35_fu_773_p2 & tmp_874_fu_735_p3);

assign and_ln42_64_fu_845_p2 = (xor_ln42_64_fu_839_p2 & icmp_ln42_36_fu_795_p2);

assign and_ln42_65_fu_859_p2 = (icmp_ln42_37_fu_811_p2 & and_ln42_63_fu_779_p2);

assign and_ln42_66_fu_883_p2 = (xor_ln42_37_fu_877_p2 & or_ln42_27_fu_871_p2);

assign and_ln42_67_fu_889_p2 = (tmp_875_fu_765_p3 & select_ln42_36_fu_851_p3);

assign and_ln42_68_fu_907_p2 = (xor_ln42_38_fu_901_p2 & tmp_871_fu_691_p3);

assign and_ln42_69_fu_982_p2 = (tmp_879_fu_950_p3 & or_ln42_29_fu_976_p2);

assign and_ln42_70_fu_1012_p2 = (xor_ln42_39_fu_1006_p2 & tmp_880_fu_968_p3);

assign and_ln42_71_fu_1078_p2 = (xor_ln42_65_fu_1072_p2 & icmp_ln42_40_fu_1028_p2);

assign and_ln42_72_fu_1092_p2 = (icmp_ln42_41_fu_1044_p2 & and_ln42_70_fu_1012_p2);

assign and_ln42_73_fu_1116_p2 = (xor_ln42_41_fu_1110_p2 & or_ln42_30_fu_1104_p2);

assign and_ln42_74_fu_1122_p2 = (tmp_881_fu_998_p3 & select_ln42_40_fu_1084_p3);

assign and_ln42_75_fu_1140_p2 = (xor_ln42_42_fu_1134_p2 & tmp_877_fu_924_p3);

assign and_ln42_76_fu_1215_p2 = (tmp_885_fu_1183_p3 & or_ln42_32_fu_1209_p2);

assign and_ln42_77_fu_1245_p2 = (xor_ln42_43_fu_1239_p2 & tmp_886_fu_1201_p3);

assign and_ln42_78_fu_1311_p2 = (xor_ln42_66_fu_1305_p2 & icmp_ln42_44_fu_1261_p2);

assign and_ln42_79_fu_1325_p2 = (icmp_ln42_45_fu_1277_p2 & and_ln42_77_fu_1245_p2);

assign and_ln42_80_fu_1349_p2 = (xor_ln42_45_fu_1343_p2 & or_ln42_33_fu_1337_p2);

assign and_ln42_81_fu_1355_p2 = (tmp_887_fu_1231_p3 & select_ln42_44_fu_1317_p3);

assign and_ln42_82_fu_1373_p2 = (xor_ln42_46_fu_1367_p2 & tmp_883_fu_1157_p3);

assign and_ln42_83_fu_1476_p2 = (tmp_891_fu_1444_p3 & or_ln42_35_fu_1470_p2);

assign and_ln42_84_fu_1506_p2 = (xor_ln42_47_fu_1500_p2 & tmp_892_fu_1462_p3);

assign and_ln42_85_fu_1572_p2 = (xor_ln42_67_fu_1566_p2 & icmp_ln42_48_fu_1522_p2);

assign and_ln42_86_fu_1586_p2 = (icmp_ln42_49_fu_1538_p2 & and_ln42_84_fu_1506_p2);

assign and_ln42_87_fu_1610_p2 = (xor_ln42_49_fu_1604_p2 & or_ln42_36_fu_1598_p2);

assign and_ln42_88_fu_1616_p2 = (tmp_893_fu_1492_p3 & select_ln42_48_fu_1578_p3);

assign and_ln42_89_fu_1634_p2 = (xor_ln42_50_fu_1628_p2 & tmp_889_fu_1418_p3);

assign and_ln42_90_fu_1709_p2 = (tmp_897_fu_1677_p3 & or_ln42_38_fu_1703_p2);

assign and_ln42_91_fu_1739_p2 = (xor_ln42_51_fu_1733_p2 & tmp_898_fu_1695_p3);

assign and_ln42_92_fu_1805_p2 = (xor_ln42_68_fu_1799_p2 & icmp_ln42_52_fu_1755_p2);

assign and_ln42_93_fu_1819_p2 = (icmp_ln42_53_fu_1771_p2 & and_ln42_91_fu_1739_p2);

assign and_ln42_94_fu_1843_p2 = (xor_ln42_53_fu_1837_p2 & or_ln42_39_fu_1831_p2);

assign and_ln42_95_fu_1849_p2 = (tmp_899_fu_1725_p3 & select_ln42_52_fu_1811_p3);

assign and_ln42_96_fu_1867_p2 = (xor_ln42_54_fu_1861_p2 & tmp_895_fu_1651_p3);

assign and_ln42_97_fu_1942_p2 = (tmp_903_fu_1910_p3 & or_ln42_41_fu_1936_p2);

assign and_ln42_98_fu_1972_p2 = (xor_ln42_55_fu_1966_p2 & tmp_904_fu_1928_p3);

assign and_ln42_99_fu_2038_p2 = (xor_ln42_69_fu_2032_p2 & icmp_ln42_56_fu_1988_p2);

assign and_ln42_fu_516_p2 = (tmp_867_fu_484_p3 & or_ln42_fu_510_p2);

assign and_ln58_10_fu_2605_p2 = (xor_ln58_20_fu_2599_p2 & tmp_915_fu_2571_p3);

assign and_ln58_11_fu_2695_p2 = (xor_ln58_23_fu_2689_p2 & tmp_918_fu_2681_p3);

assign and_ln58_12_fu_2707_p2 = (xor_ln58_24_fu_2701_p2 & tmp_917_fu_2673_p3);

assign and_ln58_13_fu_2797_p2 = (xor_ln58_27_fu_2791_p2 & tmp_920_fu_2783_p3);

assign and_ln58_14_fu_2809_p2 = (xor_ln58_28_fu_2803_p2 & tmp_919_fu_2775_p3);

assign and_ln58_8_fu_2503_p2 = (xor_ln58_16_fu_2497_p2 & tmp_913_fu_2469_p3);

assign and_ln58_9_fu_2593_p2 = (xor_ln58_19_fu_2587_p2 & tmp_916_fu_2579_p3);

assign and_ln58_fu_2491_p2 = (xor_ln58_fu_2485_p2 & tmp_914_fu_2477_p3);

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign icmp_ln42_32_fu_562_p2 = ((tmp_8_fu_552_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_33_fu_578_p2 = ((tmp_s_fu_568_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_34_fu_584_p2 = ((tmp_s_fu_568_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_35_fu_729_p2 = ((trunc_ln42_15_fu_725_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_36_fu_795_p2 = ((tmp_315_fu_785_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_37_fu_811_p2 = ((tmp_316_fu_801_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_38_fu_817_p2 = ((tmp_316_fu_801_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_39_fu_962_p2 = ((trunc_ln42_16_fu_958_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_40_fu_1028_p2 = ((tmp_317_fu_1018_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_41_fu_1044_p2 = ((tmp_318_fu_1034_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_42_fu_1050_p2 = ((tmp_318_fu_1034_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_43_fu_1195_p2 = ((trunc_ln42_17_fu_1191_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_44_fu_1261_p2 = ((tmp_319_fu_1251_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_45_fu_1277_p2 = ((tmp_320_fu_1267_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_46_fu_1283_p2 = ((tmp_320_fu_1267_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_47_fu_1456_p2 = ((trunc_ln42_18_fu_1452_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_48_fu_1522_p2 = ((tmp_321_fu_1512_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_49_fu_1538_p2 = ((tmp_322_fu_1528_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_50_fu_1544_p2 = ((tmp_322_fu_1528_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_51_fu_1689_p2 = ((trunc_ln42_19_fu_1685_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_52_fu_1755_p2 = ((tmp_323_fu_1745_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_53_fu_1771_p2 = ((tmp_324_fu_1761_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_54_fu_1777_p2 = ((tmp_324_fu_1761_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_55_fu_1922_p2 = ((trunc_ln42_20_fu_1918_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_56_fu_1988_p2 = ((tmp_325_fu_1978_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_57_fu_2004_p2 = ((tmp_326_fu_1994_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_58_fu_2010_p2 = ((tmp_326_fu_1994_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_59_fu_2155_p2 = ((trunc_ln42_21_fu_2151_p1 != 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_60_fu_2221_p2 = ((tmp_327_fu_2211_p4 == 3'd7) ? 1'b1 : 1'b0);

assign icmp_ln42_61_fu_2237_p2 = ((tmp_328_fu_2227_p4 == 4'd15) ? 1'b1 : 1'b0);

assign icmp_ln42_62_fu_2243_p2 = ((tmp_328_fu_2227_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln42_fu_496_p2 = ((trunc_ln42_fu_492_p1 != 8'd0) ? 1'b1 : 1'b0);

assign mul_ln73_10_fu_176_p0 = sext_ln73_fu_445_p1;

assign mul_ln73_11_fu_181_p0 = sext_ln73_14_fu_1405_p1;

assign mul_ln73_12_fu_178_p0 = sext_ln73_14_fu_1405_p1;

assign mul_ln73_13_fu_179_p0 = sext_ln73_14_fu_1405_p1;

assign mul_ln73_14_fu_177_p0 = sext_ln73_14_fu_1405_p1;

assign mul_ln73_8_fu_180_p0 = sext_ln73_fu_445_p1;

assign mul_ln73_9_fu_182_p0 = sext_ln73_fu_445_p1;

assign mul_ln73_fu_183_p0 = sext_ln73_fu_445_p1;

assign or_ln42_24_fu_638_p2 = (xor_ln42_32_fu_632_p2 | tmp_869_fu_532_p3);

assign or_ln42_25_fu_680_p2 = (and_ln42_61_fu_674_p2 | and_ln42_59_fu_650_p2);

assign or_ln42_26_fu_743_p2 = (tmp_872_fu_709_p3 | icmp_ln42_35_fu_729_p2);

assign or_ln42_27_fu_871_p2 = (xor_ln42_36_fu_865_p2 | tmp_875_fu_765_p3);

assign or_ln42_28_fu_913_p2 = (and_ln42_68_fu_907_p2 | and_ln42_66_fu_883_p2);

assign or_ln42_29_fu_976_p2 = (tmp_878_fu_942_p3 | icmp_ln42_39_fu_962_p2);

assign or_ln42_30_fu_1104_p2 = (xor_ln42_40_fu_1098_p2 | tmp_881_fu_998_p3);

assign or_ln42_31_fu_1146_p2 = (and_ln42_75_fu_1140_p2 | and_ln42_73_fu_1116_p2);

assign or_ln42_32_fu_1209_p2 = (tmp_884_fu_1175_p3 | icmp_ln42_43_fu_1195_p2);

assign or_ln42_33_fu_1337_p2 = (xor_ln42_44_fu_1331_p2 | tmp_887_fu_1231_p3);

assign or_ln42_34_fu_1379_p2 = (and_ln42_82_fu_1373_p2 | and_ln42_80_fu_1349_p2);

assign or_ln42_35_fu_1470_p2 = (tmp_890_fu_1436_p3 | icmp_ln42_47_fu_1456_p2);

assign or_ln42_36_fu_1598_p2 = (xor_ln42_48_fu_1592_p2 | tmp_893_fu_1492_p3);

assign or_ln42_37_fu_1640_p2 = (and_ln42_89_fu_1634_p2 | and_ln42_87_fu_1610_p2);

assign or_ln42_38_fu_1703_p2 = (tmp_896_fu_1669_p3 | icmp_ln42_51_fu_1689_p2);

assign or_ln42_39_fu_1831_p2 = (xor_ln42_52_fu_1825_p2 | tmp_899_fu_1725_p3);

assign or_ln42_40_fu_1873_p2 = (and_ln42_96_fu_1867_p2 | and_ln42_94_fu_1843_p2);

assign or_ln42_41_fu_1936_p2 = (tmp_902_fu_1902_p3 | icmp_ln42_55_fu_1922_p2);

assign or_ln42_42_fu_2064_p2 = (xor_ln42_56_fu_2058_p2 | tmp_905_fu_1958_p3);

assign or_ln42_43_fu_2106_p2 = (and_ln42_103_fu_2100_p2 | and_ln42_101_fu_2076_p2);

assign or_ln42_44_fu_2169_p2 = (tmp_908_fu_2135_p3 | icmp_ln42_59_fu_2155_p2);

assign or_ln42_45_fu_2297_p2 = (xor_ln42_60_fu_2291_p2 | tmp_911_fu_2191_p3);

assign or_ln42_46_fu_2339_p2 = (and_ln42_110_fu_2333_p2 | and_ln42_108_fu_2309_p2);

assign or_ln42_47_fu_662_p2 = (and_ln42_60_fu_656_p2 | and_ln42_58_fu_626_p2);

assign or_ln42_48_fu_895_p2 = (and_ln42_67_fu_889_p2 | and_ln42_65_fu_859_p2);

assign or_ln42_49_fu_1128_p2 = (and_ln42_74_fu_1122_p2 | and_ln42_72_fu_1092_p2);

assign or_ln42_50_fu_1361_p2 = (and_ln42_81_fu_1355_p2 | and_ln42_79_fu_1325_p2);

assign or_ln42_51_fu_1622_p2 = (and_ln42_88_fu_1616_p2 | and_ln42_86_fu_1586_p2);

assign or_ln42_52_fu_1855_p2 = (and_ln42_95_fu_1849_p2 | and_ln42_93_fu_1819_p2);

assign or_ln42_53_fu_2088_p2 = (and_ln42_102_fu_2082_p2 | and_ln42_100_fu_2052_p2);

assign or_ln42_54_fu_2321_p2 = (and_ln42_109_fu_2315_p2 | and_ln42_107_fu_2285_p2);

assign or_ln42_fu_510_p2 = (tmp_866_fu_476_p3 | icmp_ln42_fu_496_p2);

assign or_ln58_4_fu_2623_p2 = (xor_ln58_22_fu_2617_p2 | and_ln58_9_fu_2593_p2);

assign or_ln58_5_fu_2725_p2 = (xor_ln58_26_fu_2719_p2 | and_ln58_11_fu_2695_p2);

assign or_ln58_6_fu_2827_p2 = (xor_ln58_30_fu_2821_p2 | and_ln58_13_fu_2797_p2);

assign or_ln58_fu_2521_p2 = (xor_ln58_18_fu_2515_p2 | and_ln58_fu_2491_p2);

assign select_ln42_32_fu_618_p3 = ((and_ln42_56_fu_546_p2[0:0] == 1'b1) ? and_ln42_57_fu_612_p2 : icmp_ln42_33_fu_578_p2);

assign select_ln42_33_fu_2345_p3 = ((and_ln42_59_reg_2886[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_34_fu_2352_p3 = ((or_ln42_25_reg_2891[0:0] == 1'b1) ? select_ln42_33_fu_2345_p3 : add_ln42_reg_2881);

assign select_ln42_35_fu_823_p3 = ((and_ln42_63_fu_779_p2[0:0] == 1'b1) ? icmp_ln42_37_fu_811_p2 : icmp_ln42_38_fu_817_p2);

assign select_ln42_36_fu_851_p3 = ((and_ln42_63_fu_779_p2[0:0] == 1'b1) ? and_ln42_64_fu_845_p2 : icmp_ln42_37_fu_811_p2);

assign select_ln42_37_fu_2358_p3 = ((and_ln42_66_reg_2901[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_38_fu_2365_p3 = ((or_ln42_28_reg_2906[0:0] == 1'b1) ? select_ln42_37_fu_2358_p3 : add_ln42_8_reg_2896);

assign select_ln42_39_fu_1056_p3 = ((and_ln42_70_fu_1012_p2[0:0] == 1'b1) ? icmp_ln42_41_fu_1044_p2 : icmp_ln42_42_fu_1050_p2);

assign select_ln42_40_fu_1084_p3 = ((and_ln42_70_fu_1012_p2[0:0] == 1'b1) ? and_ln42_71_fu_1078_p2 : icmp_ln42_41_fu_1044_p2);

assign select_ln42_41_fu_2371_p3 = ((and_ln42_73_reg_2916[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_42_fu_2378_p3 = ((or_ln42_31_reg_2921[0:0] == 1'b1) ? select_ln42_41_fu_2371_p3 : add_ln42_9_reg_2911);

assign select_ln42_43_fu_1289_p3 = ((and_ln42_77_fu_1245_p2[0:0] == 1'b1) ? icmp_ln42_45_fu_1277_p2 : icmp_ln42_46_fu_1283_p2);

assign select_ln42_44_fu_1317_p3 = ((and_ln42_77_fu_1245_p2[0:0] == 1'b1) ? and_ln42_78_fu_1311_p2 : icmp_ln42_45_fu_1277_p2);

assign select_ln42_45_fu_2384_p3 = ((and_ln42_80_reg_2931[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_46_fu_2391_p3 = ((or_ln42_34_reg_2936[0:0] == 1'b1) ? select_ln42_45_fu_2384_p3 : add_ln42_10_reg_2926);

assign select_ln42_47_fu_1550_p3 = ((and_ln42_84_fu_1506_p2[0:0] == 1'b1) ? icmp_ln42_49_fu_1538_p2 : icmp_ln42_50_fu_1544_p2);

assign select_ln42_48_fu_1578_p3 = ((and_ln42_84_fu_1506_p2[0:0] == 1'b1) ? and_ln42_85_fu_1572_p2 : icmp_ln42_49_fu_1538_p2);

assign select_ln42_49_fu_2397_p3 = ((and_ln42_87_reg_2946[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_50_fu_2404_p3 = ((or_ln42_37_reg_2951[0:0] == 1'b1) ? select_ln42_49_fu_2397_p3 : add_ln42_11_reg_2941);

assign select_ln42_51_fu_1783_p3 = ((and_ln42_91_fu_1739_p2[0:0] == 1'b1) ? icmp_ln42_53_fu_1771_p2 : icmp_ln42_54_fu_1777_p2);

assign select_ln42_52_fu_1811_p3 = ((and_ln42_91_fu_1739_p2[0:0] == 1'b1) ? and_ln42_92_fu_1805_p2 : icmp_ln42_53_fu_1771_p2);

assign select_ln42_53_fu_2410_p3 = ((and_ln42_94_reg_2961[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_54_fu_2417_p3 = ((or_ln42_40_reg_2966[0:0] == 1'b1) ? select_ln42_53_fu_2410_p3 : add_ln42_12_reg_2956);

assign select_ln42_55_fu_2016_p3 = ((and_ln42_98_fu_1972_p2[0:0] == 1'b1) ? icmp_ln42_57_fu_2004_p2 : icmp_ln42_58_fu_2010_p2);

assign select_ln42_56_fu_2044_p3 = ((and_ln42_98_fu_1972_p2[0:0] == 1'b1) ? and_ln42_99_fu_2038_p2 : icmp_ln42_57_fu_2004_p2);

assign select_ln42_57_fu_2423_p3 = ((and_ln42_101_reg_2976[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_58_fu_2430_p3 = ((or_ln42_43_reg_2981[0:0] == 1'b1) ? select_ln42_57_fu_2423_p3 : add_ln42_13_reg_2971);

assign select_ln42_59_fu_2249_p3 = ((and_ln42_105_fu_2205_p2[0:0] == 1'b1) ? icmp_ln42_61_fu_2237_p2 : icmp_ln42_62_fu_2243_p2);

assign select_ln42_60_fu_2277_p3 = ((and_ln42_105_fu_2205_p2[0:0] == 1'b1) ? and_ln42_106_fu_2271_p2 : icmp_ln42_61_fu_2237_p2);

assign select_ln42_61_fu_2436_p3 = ((and_ln42_108_reg_2991[0:0] == 1'b1) ? 13'd4095 : 13'd4096);

assign select_ln42_62_fu_2443_p3 = ((or_ln42_46_reg_2996[0:0] == 1'b1) ? select_ln42_61_fu_2436_p3 : add_ln42_14_reg_2986);

assign select_ln42_fu_590_p3 = ((and_ln42_56_fu_546_p2[0:0] == 1'b1) ? icmp_ln42_33_fu_578_p2 : icmp_ln42_34_fu_584_p2);

assign select_ln58_12_fu_2535_p3 = ((and_ln58_8_fu_2503_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_8_fu_2457_p2);

assign select_ln58_13_fu_2543_p3 = ((or_ln58_fu_2521_p2[0:0] == 1'b1) ? select_ln58_fu_2527_p3 : select_ln58_12_fu_2535_p3);

assign select_ln58_14_fu_2629_p3 = ((xor_ln58_21_fu_2611_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_9_fu_2559_p2);

assign select_ln58_15_fu_2637_p3 = ((and_ln58_10_fu_2605_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_9_fu_2559_p2);

assign select_ln58_16_fu_2645_p3 = ((or_ln58_4_fu_2623_p2[0:0] == 1'b1) ? select_ln58_14_fu_2629_p3 : select_ln58_15_fu_2637_p3);

assign select_ln58_17_fu_2731_p3 = ((xor_ln58_25_fu_2713_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_10_fu_2661_p2);

assign select_ln58_18_fu_2739_p3 = ((and_ln58_12_fu_2707_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_10_fu_2661_p2);

assign select_ln58_19_fu_2747_p3 = ((or_ln58_5_fu_2725_p2[0:0] == 1'b1) ? select_ln58_17_fu_2731_p3 : select_ln58_18_fu_2739_p3);

assign select_ln58_20_fu_2833_p3 = ((xor_ln58_29_fu_2815_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_11_fu_2763_p2);

assign select_ln58_21_fu_2841_p3 = ((and_ln58_14_fu_2809_p2[0:0] == 1'b1) ? 13'd4096 : add_ln58_11_fu_2763_p2);

assign select_ln58_22_fu_2849_p3 = ((or_ln58_6_fu_2827_p2[0:0] == 1'b1) ? select_ln58_20_fu_2833_p3 : select_ln58_21_fu_2841_p3);

assign select_ln58_fu_2527_p3 = ((xor_ln58_17_fu_2509_p2[0:0] == 1'b1) ? 13'd4095 : add_ln58_8_fu_2457_p2);

assign sext_ln58_10_fu_2555_p1 = select_ln42_54_fu_2417_p3;

assign sext_ln58_11_fu_2653_p1 = select_ln42_42_fu_2378_p3;

assign sext_ln58_12_fu_2657_p1 = select_ln42_58_fu_2430_p3;

assign sext_ln58_13_fu_2755_p1 = select_ln42_46_fu_2391_p3;

assign sext_ln58_14_fu_2759_p1 = select_ln42_62_fu_2443_p3;

assign sext_ln58_8_fu_2453_p1 = select_ln42_50_fu_2404_p3;

assign sext_ln58_9_fu_2551_p1 = select_ln42_38_fu_2365_p3;

assign sext_ln58_fu_2449_p1 = select_ln42_34_fu_2352_p3;

assign sext_ln73_14_fu_1405_p1 = $signed(a_2_fu_1385_p9);

assign sext_ln73_fu_445_p1 = $signed(a_fu_425_p9);

assign tmp_315_fu_785_p4 = {{mul_ln73_8_fu_180_p2[25:23]}};

assign tmp_316_fu_801_p4 = {{mul_ln73_8_fu_180_p2[25:22]}};

assign tmp_317_fu_1018_p4 = {{mul_ln73_9_fu_182_p2[25:23]}};

assign tmp_318_fu_1034_p4 = {{mul_ln73_9_fu_182_p2[25:22]}};

assign tmp_319_fu_1251_p4 = {{mul_ln73_10_fu_176_p2[25:23]}};

assign tmp_320_fu_1267_p4 = {{mul_ln73_10_fu_176_p2[25:22]}};

assign tmp_321_fu_1512_p4 = {{mul_ln73_11_fu_181_p2[25:23]}};

assign tmp_322_fu_1528_p4 = {{mul_ln73_11_fu_181_p2[25:22]}};

assign tmp_323_fu_1745_p4 = {{mul_ln73_12_fu_178_p2[25:23]}};

assign tmp_324_fu_1761_p4 = {{mul_ln73_12_fu_178_p2[25:22]}};

assign tmp_325_fu_1978_p4 = {{mul_ln73_13_fu_179_p2[25:23]}};

assign tmp_326_fu_1994_p4 = {{mul_ln73_13_fu_179_p2[25:22]}};

assign tmp_327_fu_2211_p4 = {{mul_ln73_14_fu_177_p2[25:23]}};

assign tmp_328_fu_2227_p4 = {{mul_ln73_14_fu_177_p2[25:22]}};

assign tmp_866_fu_476_p3 = mul_ln73_fu_183_p2[32'd9];

assign tmp_867_fu_484_p3 = mul_ln73_fu_183_p2[32'd8];

assign tmp_868_fu_502_p3 = mul_ln73_fu_183_p2[32'd21];

assign tmp_869_fu_532_p3 = add_ln42_fu_526_p2[32'd12];

assign tmp_870_fu_598_p3 = mul_ln73_fu_183_p2[32'd22];

assign tmp_871_fu_691_p3 = mul_ln73_8_fu_180_p2[32'd25];

assign tmp_872_fu_709_p3 = mul_ln73_8_fu_180_p2[32'd9];

assign tmp_873_fu_717_p3 = mul_ln73_8_fu_180_p2[32'd8];

assign tmp_874_fu_735_p3 = mul_ln73_8_fu_180_p2[32'd21];

assign tmp_875_fu_765_p3 = add_ln42_8_fu_759_p2[32'd12];

assign tmp_876_fu_831_p3 = mul_ln73_8_fu_180_p2[32'd22];

assign tmp_877_fu_924_p3 = mul_ln73_9_fu_182_p2[32'd25];

assign tmp_878_fu_942_p3 = mul_ln73_9_fu_182_p2[32'd9];

assign tmp_879_fu_950_p3 = mul_ln73_9_fu_182_p2[32'd8];

assign tmp_880_fu_968_p3 = mul_ln73_9_fu_182_p2[32'd21];

assign tmp_881_fu_998_p3 = add_ln42_9_fu_992_p2[32'd12];

assign tmp_882_fu_1064_p3 = mul_ln73_9_fu_182_p2[32'd22];

assign tmp_883_fu_1157_p3 = mul_ln73_10_fu_176_p2[32'd25];

assign tmp_884_fu_1175_p3 = mul_ln73_10_fu_176_p2[32'd9];

assign tmp_885_fu_1183_p3 = mul_ln73_10_fu_176_p2[32'd8];

assign tmp_886_fu_1201_p3 = mul_ln73_10_fu_176_p2[32'd21];

assign tmp_887_fu_1231_p3 = add_ln42_10_fu_1225_p2[32'd12];

assign tmp_888_fu_1297_p3 = mul_ln73_10_fu_176_p2[32'd22];

assign tmp_889_fu_1418_p3 = mul_ln73_11_fu_181_p2[32'd25];

assign tmp_890_fu_1436_p3 = mul_ln73_11_fu_181_p2[32'd9];

assign tmp_891_fu_1444_p3 = mul_ln73_11_fu_181_p2[32'd8];

assign tmp_892_fu_1462_p3 = mul_ln73_11_fu_181_p2[32'd21];

assign tmp_893_fu_1492_p3 = add_ln42_11_fu_1486_p2[32'd12];

assign tmp_894_fu_1558_p3 = mul_ln73_11_fu_181_p2[32'd22];

assign tmp_895_fu_1651_p3 = mul_ln73_12_fu_178_p2[32'd25];

assign tmp_896_fu_1669_p3 = mul_ln73_12_fu_178_p2[32'd9];

assign tmp_897_fu_1677_p3 = mul_ln73_12_fu_178_p2[32'd8];

assign tmp_898_fu_1695_p3 = mul_ln73_12_fu_178_p2[32'd21];

assign tmp_899_fu_1725_p3 = add_ln42_12_fu_1719_p2[32'd12];

assign tmp_8_fu_552_p4 = {{mul_ln73_fu_183_p2[25:23]}};

assign tmp_900_fu_1791_p3 = mul_ln73_12_fu_178_p2[32'd22];

assign tmp_901_fu_1884_p3 = mul_ln73_13_fu_179_p2[32'd25];

assign tmp_902_fu_1902_p3 = mul_ln73_13_fu_179_p2[32'd9];

assign tmp_903_fu_1910_p3 = mul_ln73_13_fu_179_p2[32'd8];

assign tmp_904_fu_1928_p3 = mul_ln73_13_fu_179_p2[32'd21];

assign tmp_905_fu_1958_p3 = add_ln42_13_fu_1952_p2[32'd12];

assign tmp_906_fu_2024_p3 = mul_ln73_13_fu_179_p2[32'd22];

assign tmp_907_fu_2117_p3 = mul_ln73_14_fu_177_p2[32'd25];

assign tmp_908_fu_2135_p3 = mul_ln73_14_fu_177_p2[32'd9];

assign tmp_909_fu_2143_p3 = mul_ln73_14_fu_177_p2[32'd8];

assign tmp_910_fu_2161_p3 = mul_ln73_14_fu_177_p2[32'd21];

assign tmp_911_fu_2191_p3 = add_ln42_14_fu_2185_p2[32'd12];

assign tmp_912_fu_2257_p3 = mul_ln73_14_fu_177_p2[32'd22];

assign tmp_913_fu_2469_p3 = add_ln58_fu_2463_p2[32'd13];

assign tmp_914_fu_2477_p3 = add_ln58_8_fu_2457_p2[32'd12];

assign tmp_915_fu_2571_p3 = add_ln58_4_fu_2565_p2[32'd13];

assign tmp_916_fu_2579_p3 = add_ln58_9_fu_2559_p2[32'd12];

assign tmp_917_fu_2673_p3 = add_ln58_5_fu_2667_p2[32'd13];

assign tmp_918_fu_2681_p3 = add_ln58_10_fu_2661_p2[32'd12];

assign tmp_919_fu_2775_p3 = add_ln58_6_fu_2769_p2[32'd13];

assign tmp_920_fu_2783_p3 = add_ln58_11_fu_2763_p2[32'd12];

assign tmp_fu_458_p3 = mul_ln73_fu_183_p2[32'd25];

assign tmp_s_fu_568_p4 = {{mul_ln73_fu_183_p2[25:22]}};

assign trunc_ln42_15_fu_725_p1 = mul_ln73_8_fu_180_p2[7:0];

assign trunc_ln42_16_fu_958_p1 = mul_ln73_9_fu_182_p2[7:0];

assign trunc_ln42_17_fu_1191_p1 = mul_ln73_10_fu_176_p2[7:0];

assign trunc_ln42_18_fu_1452_p1 = mul_ln73_11_fu_181_p2[7:0];

assign trunc_ln42_19_fu_1685_p1 = mul_ln73_12_fu_178_p2[7:0];

assign trunc_ln42_1_fu_1426_p4 = {{mul_ln73_11_fu_181_p2[21:9]}};

assign trunc_ln42_20_fu_1918_p1 = mul_ln73_13_fu_179_p2[7:0];

assign trunc_ln42_21_fu_2151_p1 = mul_ln73_14_fu_177_p2[7:0];

assign trunc_ln42_2_fu_1659_p4 = {{mul_ln73_12_fu_178_p2[21:9]}};

assign trunc_ln42_3_fu_1892_p4 = {{mul_ln73_13_fu_179_p2[21:9]}};

assign trunc_ln42_4_fu_2125_p4 = {{mul_ln73_14_fu_177_p2[21:9]}};

assign trunc_ln42_8_fu_699_p4 = {{mul_ln73_8_fu_180_p2[21:9]}};

assign trunc_ln42_9_fu_932_p4 = {{mul_ln73_9_fu_182_p2[21:9]}};

assign trunc_ln42_fu_492_p1 = mul_ln73_fu_183_p2[7:0];

assign trunc_ln42_s_fu_1165_p4 = {{mul_ln73_10_fu_176_p2[21:9]}};

assign trunc_ln_fu_466_p4 = {{mul_ln73_fu_183_p2[21:9]}};

assign xor_ln42_32_fu_632_p2 = (select_ln42_fu_590_p3 ^ 1'd1);

assign xor_ln42_33_fu_644_p2 = (tmp_fu_458_p3 ^ 1'd1);

assign xor_ln42_34_fu_668_p2 = (or_ln42_47_fu_662_p2 ^ 1'd1);

assign xor_ln42_35_fu_773_p2 = (tmp_875_fu_765_p3 ^ 1'd1);

assign xor_ln42_36_fu_865_p2 = (select_ln42_35_fu_823_p3 ^ 1'd1);

assign xor_ln42_37_fu_877_p2 = (tmp_871_fu_691_p3 ^ 1'd1);

assign xor_ln42_38_fu_901_p2 = (or_ln42_48_fu_895_p2 ^ 1'd1);

assign xor_ln42_39_fu_1006_p2 = (tmp_881_fu_998_p3 ^ 1'd1);

assign xor_ln42_40_fu_1098_p2 = (select_ln42_39_fu_1056_p3 ^ 1'd1);

assign xor_ln42_41_fu_1110_p2 = (tmp_877_fu_924_p3 ^ 1'd1);

assign xor_ln42_42_fu_1134_p2 = (or_ln42_49_fu_1128_p2 ^ 1'd1);

assign xor_ln42_43_fu_1239_p2 = (tmp_887_fu_1231_p3 ^ 1'd1);

assign xor_ln42_44_fu_1331_p2 = (select_ln42_43_fu_1289_p3 ^ 1'd1);

assign xor_ln42_45_fu_1343_p2 = (tmp_883_fu_1157_p3 ^ 1'd1);

assign xor_ln42_46_fu_1367_p2 = (or_ln42_50_fu_1361_p2 ^ 1'd1);

assign xor_ln42_47_fu_1500_p2 = (tmp_893_fu_1492_p3 ^ 1'd1);

assign xor_ln42_48_fu_1592_p2 = (select_ln42_47_fu_1550_p3 ^ 1'd1);

assign xor_ln42_49_fu_1604_p2 = (tmp_889_fu_1418_p3 ^ 1'd1);

assign xor_ln42_50_fu_1628_p2 = (or_ln42_51_fu_1622_p2 ^ 1'd1);

assign xor_ln42_51_fu_1733_p2 = (tmp_899_fu_1725_p3 ^ 1'd1);

assign xor_ln42_52_fu_1825_p2 = (select_ln42_51_fu_1783_p3 ^ 1'd1);

assign xor_ln42_53_fu_1837_p2 = (tmp_895_fu_1651_p3 ^ 1'd1);

assign xor_ln42_54_fu_1861_p2 = (or_ln42_52_fu_1855_p2 ^ 1'd1);

assign xor_ln42_55_fu_1966_p2 = (tmp_905_fu_1958_p3 ^ 1'd1);

assign xor_ln42_56_fu_2058_p2 = (select_ln42_55_fu_2016_p3 ^ 1'd1);

assign xor_ln42_57_fu_2070_p2 = (tmp_901_fu_1884_p3 ^ 1'd1);

assign xor_ln42_58_fu_2094_p2 = (or_ln42_53_fu_2088_p2 ^ 1'd1);

assign xor_ln42_59_fu_2199_p2 = (tmp_911_fu_2191_p3 ^ 1'd1);

assign xor_ln42_60_fu_2291_p2 = (select_ln42_59_fu_2249_p3 ^ 1'd1);

assign xor_ln42_61_fu_2303_p2 = (tmp_907_fu_2117_p3 ^ 1'd1);

assign xor_ln42_62_fu_2327_p2 = (or_ln42_54_fu_2321_p2 ^ 1'd1);

assign xor_ln42_63_fu_606_p2 = (tmp_870_fu_598_p3 ^ 1'd1);

assign xor_ln42_64_fu_839_p2 = (tmp_876_fu_831_p3 ^ 1'd1);

assign xor_ln42_65_fu_1072_p2 = (tmp_882_fu_1064_p3 ^ 1'd1);

assign xor_ln42_66_fu_1305_p2 = (tmp_888_fu_1297_p3 ^ 1'd1);

assign xor_ln42_67_fu_1566_p2 = (tmp_894_fu_1558_p3 ^ 1'd1);

assign xor_ln42_68_fu_1799_p2 = (tmp_900_fu_1791_p3 ^ 1'd1);

assign xor_ln42_69_fu_2032_p2 = (tmp_906_fu_2024_p3 ^ 1'd1);

assign xor_ln42_70_fu_2265_p2 = (tmp_912_fu_2257_p3 ^ 1'd1);

assign xor_ln42_fu_540_p2 = (tmp_869_fu_532_p3 ^ 1'd1);

assign xor_ln58_16_fu_2497_p2 = (tmp_914_fu_2477_p3 ^ 1'd1);

assign xor_ln58_17_fu_2509_p2 = (tmp_914_fu_2477_p3 ^ tmp_913_fu_2469_p3);

assign xor_ln58_18_fu_2515_p2 = (xor_ln58_17_fu_2509_p2 ^ 1'd1);

assign xor_ln58_19_fu_2587_p2 = (tmp_915_fu_2571_p3 ^ 1'd1);

assign xor_ln58_20_fu_2599_p2 = (tmp_916_fu_2579_p3 ^ 1'd1);

assign xor_ln58_21_fu_2611_p2 = (tmp_916_fu_2579_p3 ^ tmp_915_fu_2571_p3);

assign xor_ln58_22_fu_2617_p2 = (xor_ln58_21_fu_2611_p2 ^ 1'd1);

assign xor_ln58_23_fu_2689_p2 = (tmp_917_fu_2673_p3 ^ 1'd1);

assign xor_ln58_24_fu_2701_p2 = (tmp_918_fu_2681_p3 ^ 1'd1);

assign xor_ln58_25_fu_2713_p2 = (tmp_918_fu_2681_p3 ^ tmp_917_fu_2673_p3);

assign xor_ln58_26_fu_2719_p2 = (xor_ln58_25_fu_2713_p2 ^ 1'd1);

assign xor_ln58_27_fu_2791_p2 = (tmp_919_fu_2775_p3 ^ 1'd1);

assign xor_ln58_28_fu_2803_p2 = (tmp_920_fu_2783_p3 ^ 1'd1);

assign xor_ln58_29_fu_2815_p2 = (tmp_920_fu_2783_p3 ^ tmp_919_fu_2775_p3);

assign xor_ln58_30_fu_2821_p2 = (xor_ln58_29_fu_2815_p2 ^ 1'd1);

assign xor_ln58_fu_2485_p2 = (tmp_913_fu_2469_p3 ^ 1'd1);

assign zext_ln42_10_fu_1221_p1 = and_ln42_76_fu_1215_p2;

assign zext_ln42_11_fu_1482_p1 = and_ln42_83_fu_1476_p2;

assign zext_ln42_12_fu_1715_p1 = and_ln42_90_fu_1709_p2;

assign zext_ln42_13_fu_1948_p1 = and_ln42_97_fu_1942_p2;

assign zext_ln42_14_fu_2181_p1 = and_ln42_104_fu_2175_p2;

assign zext_ln42_8_fu_755_p1 = and_ln42_62_fu_749_p2;

assign zext_ln42_9_fu_988_p1 = and_ln42_69_fu_982_p2;

assign zext_ln42_fu_522_p1 = and_ln42_fu_516_p2;

endmodule //myproject_dense_latency_ap_fixed_13_4_4_0_0_ap_fixed_13_4_4_0_0_config5_dense_s
