-DesignTarget: cache
        -CacheAccessMode: Normal

        -Capacity (B): 32768
        -Associativity (for cache only): 128
        -WordWidth (bit): 262144


        -ProcessNode: 22

        -DeviceRoadmap: LSTP

        -LocalWireType: LocalAggressive
        -LocalWireRepeaterType: RepeatedNone
        -LocalWireUseLowSwing: No

        -GlobalWireType: GlobalAggressive
        -GlobalWireRepeaterType: RepeatedNone
        -GlobalWireUseLowSwing: No

        -Routing: H-tree
        //-Routing: Non-H-tree

        -InternalSensing: true

        -MemoryCellInputFile: /afs/ece.cmu.edu/class/ece344/opt/destiny/config/sample_SRAM.cell

        -Temperature (K): 350

        //-OptimizationTarget: WriteEDP
        -OptimizationTarget: LeakagePower
        //-OptimizationTarget: Full
        //-OptimizationTarget: ReadLatency
        //-OptimizationTarget: ReadDynamicEnergy
        -EnablePruning: Yes

        -BufferDesignOptimization: latency

        //-ForceBank3D (Total AxBxC, Active DxE): 4x4x4, 1x1
        //-ForceBank (Total AxB, Active CxD): 1x1, 1x1
        //-ForceMat (Total AxB, Active CxD): 1x1, 1x1
        //-ForceMuxSenseAmp: 128
        //-ForceMuxOutputLev1: 1
        //-ForceMuxOutputLev2: 1

        -StackedDieCount: 1
        //-PartitionGranularity: 0
        //-LocalTSVProjection: 0
        //-GlobalTSVProjection: 0
        //-TSVRedundancy: 1.0
        