#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000174815a9a30 .scope module, "MIPS_CPU" "MIPS_CPU" 2 2;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /OUTPUT 32 "result";
v000001748165a300_0 .net "alu_op", 1 0, v00000174815a6a90_0;  1 drivers
v000001748165a8a0_0 .net "alu_src", 0 0, v00000174815a9080_0;  1 drivers
o0000017481609208 .functor BUFZ 1, C4<z>; HiZ drive
v000001748165a940_0 .net "clk", 0 0, o0000017481609208;  0 drivers
o0000017481609268 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001748165aa80_0 .net "instruction", 31 0, o0000017481609268;  0 drivers
v000001748165ab20_0 .net "reg_write", 0 0, v00000174815a92f0_0;  1 drivers
o00000174816098f8 .functor BUFZ 1, C4<z>; HiZ drive
v000001748165a3a0_0 .net "reset", 0 0, o00000174816098f8;  0 drivers
v000001748165ada0_0 .net "result", 31 0, v000001748165ac60_0;  1 drivers
L_000001748165cad0 .part o0000017481609268, 26, 6;
L_000001748165cf30 .part o0000017481609268, 0, 6;
S_00000174815a8ef0 .scope module, "ctrl" "Controller" 2 28, 2 95 0, S_00000174815a9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /OUTPUT 1 "alu_src";
    .port_info 3 /OUTPUT 1 "reg_write";
    .port_info 4 /OUTPUT 2 "alu_op";
v00000174815a6a90_0 .var "alu_op", 1 0;
v00000174815a9080_0 .var "alu_src", 0 0;
v00000174815a9bc0_0 .net "funct", 5 0, L_000001748165cf30;  1 drivers
v00000174815a9250_0 .net "opcode", 5 0, L_000001748165cad0;  1 drivers
v00000174815a92f0_0 .var "reg_write", 0 0;
E_00000174815f0b60 .event anyedge, v00000174815a9250_0, v00000174815a9bc0_0;
S_00000174815a9390 .scope module, "dp" "Datapath" 2 17, 2 39 0, S_00000174815a9a30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "instruction";
    .port_info 3 /INPUT 1 "alu_src";
    .port_info 4 /INPUT 1 "reg_write";
    .port_info 5 /INPUT 2 "alu_op";
    .port_info 6 /OUTPUT 32 "result";
v000001748165a580_0 .net *"_ivl_10", 15 0, L_000001748165c210;  1 drivers
v000001748165ae40_0 .net *"_ivl_9", 0 0, L_000001748165bc70;  1 drivers
v000001748165a9e0_0 .var "alu_input1", 31 0;
v000001748165a120_0 .var "alu_input2", 31 0;
v000001748165ad00_0 .net "alu_op", 1 0, v00000174815a6a90_0;  alias, 1 drivers
v000001748165a440_0 .net "alu_src", 0 0, v00000174815a9080_0;  alias, 1 drivers
v000001748165af80_0 .net "clk", 0 0, o0000017481609208;  alias, 0 drivers
v000001748165a4e0_0 .net "immediate", 15 0, L_000001748165bbd0;  1 drivers
v000001748165a620_0 .net "instruction", 31 0, o0000017481609268;  alias, 0 drivers
v000001748165abc0_0 .var "program_counter", 31 0;
v000001748165a6c0_0 .net "rd", 4 0, L_000001748165b950;  1 drivers
v000001748165a1c0_0 .net "reg_write", 0 0, v00000174815a92f0_0;  alias, 1 drivers
v000001748165a760 .array "registers", 31 0, 31 0;
v000001748165a080_0 .net "reset", 0 0, o00000174816098f8;  alias, 0 drivers
v000001748165ac60_0 .var "result", 31 0;
v000001748165a800_0 .net "rs", 4 0, L_000001748165b810;  1 drivers
v000001748165aee0_0 .net "rt", 4 0, L_000001748165bb30;  1 drivers
v000001748165a260_0 .net "sign_ext_imm", 31 0, L_000001748165b9f0;  1 drivers
E_00000174815f0f20 .event posedge, v000001748165af80_0;
E_00000174815f15a0 .event posedge, v000001748165a080_0, v000001748165af80_0;
v000001748165a760_0 .array/port v000001748165a760, 0;
v000001748165a760_1 .array/port v000001748165a760, 1;
v000001748165a760_2 .array/port v000001748165a760, 2;
E_00000174815f0fa0/0 .event anyedge, v000001748165a800_0, v000001748165a760_0, v000001748165a760_1, v000001748165a760_2;
v000001748165a760_3 .array/port v000001748165a760, 3;
v000001748165a760_4 .array/port v000001748165a760, 4;
v000001748165a760_5 .array/port v000001748165a760, 5;
v000001748165a760_6 .array/port v000001748165a760, 6;
E_00000174815f0fa0/1 .event anyedge, v000001748165a760_3, v000001748165a760_4, v000001748165a760_5, v000001748165a760_6;
v000001748165a760_7 .array/port v000001748165a760, 7;
v000001748165a760_8 .array/port v000001748165a760, 8;
v000001748165a760_9 .array/port v000001748165a760, 9;
v000001748165a760_10 .array/port v000001748165a760, 10;
E_00000174815f0fa0/2 .event anyedge, v000001748165a760_7, v000001748165a760_8, v000001748165a760_9, v000001748165a760_10;
v000001748165a760_11 .array/port v000001748165a760, 11;
v000001748165a760_12 .array/port v000001748165a760, 12;
v000001748165a760_13 .array/port v000001748165a760, 13;
v000001748165a760_14 .array/port v000001748165a760, 14;
E_00000174815f0fa0/3 .event anyedge, v000001748165a760_11, v000001748165a760_12, v000001748165a760_13, v000001748165a760_14;
v000001748165a760_15 .array/port v000001748165a760, 15;
v000001748165a760_16 .array/port v000001748165a760, 16;
v000001748165a760_17 .array/port v000001748165a760, 17;
v000001748165a760_18 .array/port v000001748165a760, 18;
E_00000174815f0fa0/4 .event anyedge, v000001748165a760_15, v000001748165a760_16, v000001748165a760_17, v000001748165a760_18;
v000001748165a760_19 .array/port v000001748165a760, 19;
v000001748165a760_20 .array/port v000001748165a760, 20;
v000001748165a760_21 .array/port v000001748165a760, 21;
v000001748165a760_22 .array/port v000001748165a760, 22;
E_00000174815f0fa0/5 .event anyedge, v000001748165a760_19, v000001748165a760_20, v000001748165a760_21, v000001748165a760_22;
v000001748165a760_23 .array/port v000001748165a760, 23;
v000001748165a760_24 .array/port v000001748165a760, 24;
v000001748165a760_25 .array/port v000001748165a760, 25;
v000001748165a760_26 .array/port v000001748165a760, 26;
E_00000174815f0fa0/6 .event anyedge, v000001748165a760_23, v000001748165a760_24, v000001748165a760_25, v000001748165a760_26;
v000001748165a760_27 .array/port v000001748165a760, 27;
v000001748165a760_28 .array/port v000001748165a760, 28;
v000001748165a760_29 .array/port v000001748165a760, 29;
v000001748165a760_30 .array/port v000001748165a760, 30;
E_00000174815f0fa0/7 .event anyedge, v000001748165a760_27, v000001748165a760_28, v000001748165a760_29, v000001748165a760_30;
v000001748165a760_31 .array/port v000001748165a760, 31;
E_00000174815f0fa0/8 .event anyedge, v000001748165a760_31, v00000174815a9080_0, v000001748165a260_0, v000001748165aee0_0;
E_00000174815f0fa0 .event/or E_00000174815f0fa0/0, E_00000174815f0fa0/1, E_00000174815f0fa0/2, E_00000174815f0fa0/3, E_00000174815f0fa0/4, E_00000174815f0fa0/5, E_00000174815f0fa0/6, E_00000174815f0fa0/7, E_00000174815f0fa0/8;
L_000001748165b810 .part o0000017481609268, 21, 5;
L_000001748165bb30 .part o0000017481609268, 16, 5;
L_000001748165b950 .part o0000017481609268, 11, 5;
L_000001748165bbd0 .part o0000017481609268, 0, 16;
L_000001748165bc70 .part L_000001748165bbd0, 15, 1;
LS_000001748165c210_0_0 .concat [ 1 1 1 1], L_000001748165bc70, L_000001748165bc70, L_000001748165bc70, L_000001748165bc70;
LS_000001748165c210_0_4 .concat [ 1 1 1 1], L_000001748165bc70, L_000001748165bc70, L_000001748165bc70, L_000001748165bc70;
LS_000001748165c210_0_8 .concat [ 1 1 1 1], L_000001748165bc70, L_000001748165bc70, L_000001748165bc70, L_000001748165bc70;
LS_000001748165c210_0_12 .concat [ 1 1 1 1], L_000001748165bc70, L_000001748165bc70, L_000001748165bc70, L_000001748165bc70;
L_000001748165c210 .concat [ 4 4 4 4], LS_000001748165c210_0_0, LS_000001748165c210_0_4, LS_000001748165c210_0_8, LS_000001748165c210_0_12;
L_000001748165b9f0 .concat [ 16 16 0 0], L_000001748165bbd0, L_000001748165c210;
    .scope S_00000174815a9390;
T_0 ;
    %wait E_00000174815f0fa0;
    %load/vec4 v000001748165a800_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001748165a760, 4;
    %store/vec4 v000001748165a9e0_0, 0, 32;
    %load/vec4 v000001748165a440_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %load/vec4 v000001748165a260_0;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %load/vec4 v000001748165aee0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001748165a760, 4;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %store/vec4 v000001748165a120_0, 0, 32;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000174815a9390;
T_1 ;
    %wait E_00000174815f15a0;
    %load/vec4 v000001748165a080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001748165abc0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001748165ac60_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001748165abc0_0;
    %addi 4, 0, 32;
    %assign/vec4 v000001748165abc0_0, 0;
    %load/vec4 v000001748165ad00_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001748165ac60_0, 0;
    %jmp T_1.7;
T_1.2 ;
    %load/vec4 v000001748165a9e0_0;
    %load/vec4 v000001748165a120_0;
    %add;
    %assign/vec4 v000001748165ac60_0, 0;
    %jmp T_1.7;
T_1.3 ;
    %load/vec4 v000001748165a9e0_0;
    %load/vec4 v000001748165a120_0;
    %sub;
    %assign/vec4 v000001748165ac60_0, 0;
    %jmp T_1.7;
T_1.4 ;
    %load/vec4 v000001748165a9e0_0;
    %load/vec4 v000001748165a120_0;
    %and;
    %assign/vec4 v000001748165ac60_0, 0;
    %jmp T_1.7;
T_1.5 ;
    %load/vec4 v000001748165a9e0_0;
    %load/vec4 v000001748165a120_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %assign/vec4 v000001748165ac60_0, 0;
    %jmp T_1.7;
T_1.7 ;
    %pop/vec4 1;
    %load/vec4 v000001748165a1c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %load/vec4 v000001748165ac60_0;
    %load/vec4 v000001748165a6c0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001748165a760, 0, 4;
T_1.10 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000174815a9390;
T_2 ;
    %wait E_00000174815f0f20;
    %load/vec4 v000001748165a620_0;
    %parti/s 6, 26, 6;
    %cmpi/e 0, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_2.2, 4;
    %load/vec4 v000001748165a620_0;
    %parti/s 6, 0, 2;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001748165a800_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v000001748165a760, 4;
    %assign/vec4 v000001748165abc0_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000174815a8ef0;
T_3 ;
    %wait E_00000174815f0b60;
    %load/vec4 v00000174815a9250_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174815a9080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174815a92f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000174815a6a90_0, 0, 2;
    %jmp T_3.7;
T_3.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174815a9080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174815a92f0_0, 0, 1;
    %load/vec4 v00000174815a9bc0_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000174815a6a90_0, 0, 2;
    %jmp T_3.14;
T_3.8 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000174815a6a90_0, 0, 2;
    %jmp T_3.14;
T_3.9 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000174815a6a90_0, 0, 2;
    %jmp T_3.14;
T_3.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000174815a6a90_0, 0, 2;
    %jmp T_3.14;
T_3.11 ;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000174815a6a90_0, 0, 2;
    %jmp T_3.14;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174815a9080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174815a92f0_0, 0, 1;
    %jmp T_3.14;
T_3.14 ;
    %pop/vec4 1;
    %jmp T_3.7;
T_3.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174815a9080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000174815a92f0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000174815a6a90_0, 0, 2;
    %jmp T_3.7;
T_3.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174815a9080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174815a92f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000174815a6a90_0, 0, 2;
    %jmp T_3.7;
T_3.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174815a9080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174815a92f0_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000174815a6a90_0, 0, 2;
    %jmp T_3.7;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174815a9080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174815a92f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000174815a6a90_0, 0, 2;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174815a9080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000174815a92f0_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000174815a6a90_0, 0, 2;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "MIPS_NonPipe.v";
