    </div></td><td width="32">Â </td></tr><tr><td valign="top"><div class="es-jasper-simpleCalendar" baseurl="/lkml/"></div><div class="threadlist">Messages in this thread</div><ul class="threadlist"><li class="root"><a href="/lkml/2012/9/14/99">First message in thread</a></li><li><a href="/lkml/2012/9/24/477">Borislav Petkov</a><ul><li><a href="/lkml/2012/9/24/673">Mike Galbraith</a><ul><li class="origin"><a href="/lkml/2012/9/24/694">Linus Torvalds</a><ul><li><a href="/lkml/2012/9/24/694">Mike Galbraith</a><ul><li><a href="/lkml/2012/9/24/700">Linus Torvalds</a></li></ul></li><li><a href="/lkml/2012/9/25/260">Peter Zijlstra</a><ul><li><a href="/lkml/2012/9/25/313">Borislav Petkov</a></li></ul></li></ul></li></ul></li></ul></li></ul></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerl.gif" width="32" height="32" alt="/" /></td><td class="c" rowspan="2" valign="top" style="padding-top: 1em"><table><tr><td colspan="2"><!--BuySellAds Zone Code--><div id="bsap_1297613" class="bsarocks bsap_5aa49c00cc06c882289a1dd6a5e50b62"></div><!--End BuySellAds Zone Code--></td></tr><tr><td><table><tr><td class="lp">From</td><td class="rp" itemprop="author">Linus Torvalds &lt;&gt;</td></tr><tr><td class="lp">Date</td><td class="rp" itemprop="datePublished">Mon, 24 Sep 2012 19:11:49 -0700</td></tr><tr><td class="lp">Subject</td><td class="rp" itemprop="name">Re: 20% performance drop on PostgreSQL 9.2 from kernel 3.5.3 to 3.6-rc5 on AMD chipsets - bisected</td></tr></table></td><td><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></td></tr></table><pre itemprop="articleBody">On Mon, Sep 24, 2012 at 6:57 PM, Mike Galbraith &lt;efault&#64;gmx.de&gt; wrote:<br />&gt;<br />&gt; If those L2 siblings are cores, oh yeah.  Do any modern packages have<br />&gt; multi-core shared L2?<br /><br />The upcoming AMD "steamroller" is supposed to have enough of<br />separation between the cores sharing the L2 cache to probably be worth<br />splitting them up (they do share the FP unit, and some ifetch).<br /><br />That's still somewhere in between HT and true multi-core, but it looks<br />to be closer to multi-core than HT (the current bulldozer/piledriver<br />is too, but it shares so much of the instruction decoder that I think<br />it's better to think of it as HT than as really multiple cores -<br />there's way too much sharing going on).<br /><br />In the not-so-distant past, we had the intel "Dunnington" Xeon, which<br />was iirc basically three Core 2 duo's bolted together (ie three<br />clusters of two cores sharing L2, and a fully shared L3). So that was<br />a true multi-core with fairly big shared L2, and it really would be<br />sad to not use the second core aggressively.<br /><br />So it's not very common, but it's not unheard of either.<br /><br />            Linus<br /><br /><br /></pre><div align="center"><div class="shariff" data-services="[&quot;reddit&quot;]" data-theme="grey" data-lang="en" data-backend-url="//shariff.lkml.org/index.php"></div></div></td><td width="32" rowspan="2" class="c" valign="top"><img src="/images/icornerr.gif" width="32" height="32" alt="\" /></td></tr><tr><td align="right" valign="bottom">
