
*** Running vivado
    with args -log ex4_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ex4_blk_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ex4_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:14 ; elapsed = 00:00:20 . Memory (MB): peak = 293.090 ; gain = 83.543
INFO: [Synth 8-638] synthesizing module 'ex4_blk_mem_gen_0_0' [c:/Users/fmcta/Desktop/CR/aula6/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_blk_mem_gen_0_0/synth/ex4_blk_mem_gen_0_0.vhd:69]
INFO: [Synth 8-256] done synthesizing module 'ex4_blk_mem_gen_0_0' (9#1) [c:/Users/fmcta/Desktop/CR/aula6/ex4/ex4.srcs/sources_1/bd/ex4/ip/ex4_blk_mem_gen_0_0/synth/ex4_blk_mem_gen_0_0.vhd:69]
Finished RTL Elaboration : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 491.793 ; gain = 282.246
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:13 ; elapsed = 00:01:22 . Memory (MB): peak = 491.793 ; gain = 282.246
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 559.891 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:24 ; elapsed = 00:01:35 . Memory (MB): peak = 559.891 ; gain = 350.344
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:24 ; elapsed = 00:01:35 . Memory (MB): peak = 559.891 ; gain = 350.344
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:24 ; elapsed = 00:01:35 . Memory (MB): peak = 559.891 ; gain = 350.344
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:25 ; elapsed = 00:01:35 . Memory (MB): peak = 559.891 ; gain = 350.344
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:25 ; elapsed = 00:01:36 . Memory (MB): peak = 559.891 ; gain = 350.344
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:37 ; elapsed = 00:01:48 . Memory (MB): peak = 580.969 ; gain = 371.422
Finished Timing Optimization : Time (s): cpu = 00:01:37 ; elapsed = 00:01:48 . Memory (MB): peak = 580.969 ; gain = 371.422
Finished Technology Mapping : Time (s): cpu = 00:01:37 ; elapsed = 00:01:48 . Memory (MB): peak = 590.637 ; gain = 381.090
Finished IO Insertion : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 590.637 ; gain = 381.090
Finished Renaming Generated Instances : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 590.637 ; gain = 381.090
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 590.637 ; gain = 381.090
Finished Renaming Generated Ports : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 590.637 ; gain = 381.090
Finished Handling Custom Attributes : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 590.637 ; gain = 381.090
Finished Renaming Generated Nets : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 590.637 ; gain = 381.090

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:38 ; elapsed = 00:01:48 . Memory (MB): peak = 590.637 ; gain = 381.090
synth_design: Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 621.348 ; gain = 405.727
