

================================================================
== Vitis HLS Report for 'test_state_buffer_Pipeline_VITIS_LOOP_39_2'
================================================================
* Date:           Wed Jul 24 18:56:11 2024

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        pdes_fpga_2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu9p-flga2104-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  1.299 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       66|       66|  0.330 us|  0.330 us|   66|   66|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_39_2  |       64|       64|         1|          1|          1|    64|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.38ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 5 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17.i"   --->   Operation 6 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_1 = load i7 %i" [cpp/StateBuffer.hpp:40]   --->   Operation 7 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 8 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.59ns)   --->   "%icmp_ln39 = icmp_eq  i7 %i_1, i7 64" [cpp/StateBuffer.hpp:39]   --->   Operation 9 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 0.59> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.59> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.70ns)   --->   "%add_ln39 = add i7 %i_1, i7 1" [cpp/StateBuffer.hpp:39]   --->   Operation 11 'add' 'add_ln39' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln39 = br i1 %icmp_ln39, void %for.inc17.i.split, void %_ZN11StateBufferC2Ev.exit.exitStub" [cpp/StateBuffer.hpp:39]   --->   Operation 12 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specloopname_ln39 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [cpp/StateBuffer.hpp:39]   --->   Operation 13 'specloopname' 'specloopname_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %i_1, i32 1, i32 5" [cpp/StateBuffer.hpp:40]   --->   Operation 14 'partselect' 'lshr_ln' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln40 = zext i5 %lshr_ln" [cpp/StateBuffer.hpp:40]   --->   Operation 15 'zext' 'zext_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%buffer_lp_heads_addr = getelementptr i32 %buffer_lp_heads, i64 0, i64 %zext_ln40" [cpp/StateBuffer.hpp:40]   --->   Operation 16 'getelementptr' 'buffer_lp_heads_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%buffer_lp_heads_2_addr = getelementptr i32 %buffer_lp_heads_2, i64 0, i64 %zext_ln40" [cpp/StateBuffer.hpp:40]   --->   Operation 17 'getelementptr' 'buffer_lp_heads_2_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln40 = trunc i7 %i_1" [cpp/StateBuffer.hpp:40]   --->   Operation 18 'trunc' 'trunc_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln40 = br i1 %trunc_ln40, void %arrayidx143.i.case.0, void %arrayidx143.i.case.1" [cpp/StateBuffer.hpp:40]   --->   Operation 19 'br' 'br_ln40' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 4294967295, i5 %buffer_lp_heads_addr" [cpp/StateBuffer.hpp:40]   --->   Operation 20 'store' 'store_ln40' <Predicate = (!icmp_ln39 & !trunc_ln40)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx143.i.exit" [cpp/StateBuffer.hpp:40]   --->   Operation 21 'br' 'br_ln40' <Predicate = (!icmp_ln39 & !trunc_ln40)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.69ns)   --->   "%store_ln40 = store i32 4294967295, i5 %buffer_lp_heads_2_addr" [cpp/StateBuffer.hpp:40]   --->   Operation 22 'store' 'store_ln40' <Predicate = (!icmp_ln39 & trunc_ln40)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln40 = br void %arrayidx143.i.exit" [cpp/StateBuffer.hpp:40]   --->   Operation 23 'br' 'br_ln40' <Predicate = (!icmp_ln39 & trunc_ln40)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%buffer_lp_sizes_addr = getelementptr i32 %buffer_lp_sizes, i64 0, i64 %zext_ln40" [cpp/StateBuffer.hpp:41]   --->   Operation 24 'getelementptr' 'buffer_lp_sizes_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%buffer_lp_sizes_2_addr = getelementptr i32 %buffer_lp_sizes_2, i64 0, i64 %zext_ln40" [cpp/StateBuffer.hpp:41]   --->   Operation 25 'getelementptr' 'buffer_lp_sizes_2_addr' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln41 = br i1 %trunc_ln40, void %arrayidx164.i.case.0, void %arrayidx164.i.case.1" [cpp/StateBuffer.hpp:41]   --->   Operation 26 'br' 'br_ln41' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.69ns)   --->   "%store_ln41 = store i32 0, i5 %buffer_lp_sizes_addr" [cpp/StateBuffer.hpp:41]   --->   Operation 27 'store' 'store_ln41' <Predicate = (!icmp_ln39 & !trunc_ln40)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx164.i.exit" [cpp/StateBuffer.hpp:41]   --->   Operation 28 'br' 'br_ln41' <Predicate = (!icmp_ln39 & !trunc_ln40)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.69ns)   --->   "%store_ln41 = store i32 0, i5 %buffer_lp_sizes_2_addr" [cpp/StateBuffer.hpp:41]   --->   Operation 29 'store' 'store_ln41' <Predicate = (!icmp_ln39 & trunc_ln40)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32> <RAM>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln41 = br void %arrayidx164.i.exit" [cpp/StateBuffer.hpp:41]   --->   Operation 30 'br' 'br_ln41' <Predicate = (!icmp_ln39 & trunc_ln40)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.38ns)   --->   "%store_ln39 = store i7 %add_ln39, i7 %i" [cpp/StateBuffer.hpp:39]   --->   Operation 31 'store' 'store_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.38>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.inc17.i" [cpp/StateBuffer.hpp:39]   --->   Operation 32 'br' 'br_ln39' <Predicate = (!icmp_ln39)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 33 'ret' 'ret_ln0' <Predicate = (icmp_ln39)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', cpp/StateBuffer.hpp:40) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln39', cpp/StateBuffer.hpp:39) [13]  (0.706 ns)
	'store' operation ('store_ln39', cpp/StateBuffer.hpp:39) of variable 'add_ln39', cpp/StateBuffer.hpp:39 on local variable 'i' [40]  (0.387 ns)
	blocking operation 0.206 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
