CHIP_BARTS	,	V_53
ring	,	V_6
uint64_t	,	T_1
radeon_device	,	V_1
CHIP_VERDE	,	V_57
radeon_uvd_resume	,	F_9
upper_32_bits	,	F_5
CHIP_PALM	,	V_51
UVD_VCPU_CACHE_OFFSET2	,	V_36
CHIP_SUMO2	,	V_50
UVD_VCPU_CACHE_OFFSET1	,	V_31
lower_32_bits	,	F_4
UVD_VCPU_CACHE_OFFSET0	,	V_28
UVD_GPCOM_VCPU_DATA0	,	V_12
chip_id	,	V_21
UVD_GPCOM_VCPU_DATA1	,	V_13
CHIP_CAYMAN	,	V_52
radeon_ring	,	V_5
CHIP_TAHITI	,	V_56
PACKET0	,	F_3
CHIP_CYPRESS	,	V_44
CHIP_RV740	,	V_43
uvd_v2_2_resume	,	F_7
UVD_SEMA_ADDR_LOW	,	V_18
radeon_semaphore	,	V_15
UVD_GPCOM_VCPU_CMD	,	V_14
CHIP_ARUBA	,	V_60
UVD_VCPU_CHIP_ID	,	V_61
radeon_ring_write	,	F_2
radeon_fence	,	V_3
CHIP_CEDAR	,	V_48
fence_drv	,	V_8
uvd_v2_2_semaphore_emit	,	F_6
CHIP_REDWOOD	,	V_47
size	,	V_22
UVD_CONTEXT_ID	,	V_10
semaphore	,	V_16
CHIP_RV730	,	V_42
CHIP_HEMLOCK	,	V_45
CHIP_RV770	,	V_25
UVD_LMI_ADDR_EXT	,	V_38
CHIP_JUNIPER	,	V_46
CHIP_OLAND	,	V_59
WREG32	,	F_11
gpu_addr	,	V_9
UVD_LMI_EXT40_ADDR	,	V_39
RADEON_UVD_HEAP_SIZE	,	V_30
UVD_SEMA_CMD	,	V_20
max_handles	,	V_35
emit_wait	,	V_17
RADEON_GPU_PAGE_ALIGN	,	F_10
rdev	,	V_2
RADEON_UVD_SESSION_SIZE	,	V_34
uvd_v2_2_fence_emit	,	F_1
UVD_SEMA_ADDR_HIGH	,	V_19
addr	,	V_7
RADEON_UVD_STACK_SIZE	,	V_33
seq	,	V_11
CHIP_SUMO	,	V_49
uvd	,	V_26
CHIP_TURKS	,	V_54
CHIP_PITCAIRN	,	V_58
UVD_VCPU_CACHE_SIZE0	,	V_29
uint32_t	,	T_2
UVD_VCPU_CACHE_SIZE2	,	V_37
UVD_VCPU_CACHE_SIZE1	,	V_32
EINVAL	,	V_40
CHIP_CAICOS	,	V_55
r	,	V_23
uvd_v1_0_resume	,	F_8
CHIP_RV710	,	V_41
uvd_fw	,	V_27
family	,	V_24
fence	,	V_4
