
Balancer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001e4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000b27c  080001e4  080001e4  000101e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  0800b460  0800b460  0001b460  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .init_array   00000004  0800b514  0800b514  0001b514  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  0800b518  0800b518  0001b518  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         0000015c  20000000  0800b51c  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .bss          00003570  2000015c  0800b678  0002015c  2**2
                  ALLOC
  7 ._user_heap_stack 00000600  200036cc  0800b678  000236cc  2**0
                  ALLOC
  8 .ARM.attributes 00000029  00000000  00000000  0002015c  2**0
                  CONTENTS, READONLY
  9 .debug_line   0000f6d6  00000000  00000000  00020185  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_info   0002db70  00000000  00000000  0002f85b  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00005c86  00000000  00000000  0005d3cb  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00001c68  00000000  00000000  00063058  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 000019f0  00000000  00000000  00064cc0  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_str    000081ed  00000000  00000000  000666b0  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .comment      0000007c  00000000  00000000  0006e89d  2**0
                  CONTENTS, READONLY
 16 .debug_frame  000073c4  00000000  00000000  0006e91c  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e4 <__do_global_dtors_aux>:
 80001e4:	b510      	push	{r4, lr}
 80001e6:	4c05      	ldr	r4, [pc, #20]	; (80001fc <__do_global_dtors_aux+0x18>)
 80001e8:	7823      	ldrb	r3, [r4, #0]
 80001ea:	b933      	cbnz	r3, 80001fa <__do_global_dtors_aux+0x16>
 80001ec:	4b04      	ldr	r3, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x1c>)
 80001ee:	b113      	cbz	r3, 80001f6 <__do_global_dtors_aux+0x12>
 80001f0:	4804      	ldr	r0, [pc, #16]	; (8000204 <__do_global_dtors_aux+0x20>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	2301      	movs	r3, #1
 80001f8:	7023      	strb	r3, [r4, #0]
 80001fa:	bd10      	pop	{r4, pc}
 80001fc:	2000015c 	.word	0x2000015c
 8000200:	00000000 	.word	0x00000000
 8000204:	0800b448 	.word	0x0800b448

08000208 <frame_dummy>:
 8000208:	b508      	push	{r3, lr}
 800020a:	4b03      	ldr	r3, [pc, #12]	; (8000218 <frame_dummy+0x10>)
 800020c:	b11b      	cbz	r3, 8000216 <frame_dummy+0xe>
 800020e:	4903      	ldr	r1, [pc, #12]	; (800021c <frame_dummy+0x14>)
 8000210:	4803      	ldr	r0, [pc, #12]	; (8000220 <frame_dummy+0x18>)
 8000212:	f3af 8000 	nop.w
 8000216:	bd08      	pop	{r3, pc}
 8000218:	00000000 	.word	0x00000000
 800021c:	20000160 	.word	0x20000160
 8000220:	0800b448 	.word	0x0800b448

08000224 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  movs r1, #0
 8000224:	2100      	movs	r1, #0
  b LoopCopyDataInit
 8000226:	e003      	b.n	8000230 <LoopCopyDataInit>

08000228 <CopyDataInit>:

CopyDataInit:
  ldr r3, =_sidata
 8000228:	4b0b      	ldr	r3, [pc, #44]	; (8000258 <LoopFillZerobss+0x14>)
  ldr r3, [r3, r1]
 800022a:	585b      	ldr	r3, [r3, r1]
  str r3, [r0, r1]
 800022c:	5043      	str	r3, [r0, r1]
  adds r1, r1, #4
 800022e:	3104      	adds	r1, #4

08000230 <LoopCopyDataInit>:

LoopCopyDataInit:
  ldr r0, =_sdata
 8000230:	480a      	ldr	r0, [pc, #40]	; (800025c <LoopFillZerobss+0x18>)
  ldr r3, =_edata
 8000232:	4b0b      	ldr	r3, [pc, #44]	; (8000260 <LoopFillZerobss+0x1c>)
  adds r2, r0, r1
 8000234:	1842      	adds	r2, r0, r1
  cmp r2, r3
 8000236:	429a      	cmp	r2, r3
  bcc CopyDataInit
 8000238:	d3f6      	bcc.n	8000228 <CopyDataInit>
  ldr r2, =_sbss
 800023a:	4a0a      	ldr	r2, [pc, #40]	; (8000264 <LoopFillZerobss+0x20>)
  b LoopFillZerobss
 800023c:	e002      	b.n	8000244 <LoopFillZerobss>

0800023e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
  movs r3, #0
 800023e:	2300      	movs	r3, #0
  str r3, [r2], #4
 8000240:	f842 3b04 	str.w	r3, [r2], #4

08000244 <LoopFillZerobss>:

LoopFillZerobss:
  ldr r3, = _ebss
 8000244:	4b08      	ldr	r3, [pc, #32]	; (8000268 <LoopFillZerobss+0x24>)
  cmp r2, r3
 8000246:	429a      	cmp	r2, r3
  bcc FillZerobss
 8000248:	d3f9      	bcc.n	800023e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 800024a:	f00a fbe7 	bl	800aa1c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800024e:	f00b f8c3 	bl	800b3d8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000252:	f00a f903 	bl	800a45c <main>
  bx lr
 8000256:	4770      	bx	lr
  ldr r3, =_sidata
 8000258:	0800b51c 	.word	0x0800b51c
  ldr r0, =_sdata
 800025c:	20000000 	.word	0x20000000
  ldr r3, =_edata
 8000260:	2000015c 	.word	0x2000015c
  ldr r2, =_sbss
 8000264:	2000015c 	.word	0x2000015c
  ldr r3, = _ebss
 8000268:	200036cc 	.word	0x200036cc

0800026c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 800026c:	e7fe      	b.n	800026c <ADC1_2_IRQHandler>
	...

08000270 <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000270:	b580      	push	{r7, lr}
 8000272:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000274:	4a08      	ldr	r2, [pc, #32]	; (8000298 <HAL_Init+0x28>)
 8000276:	4b08      	ldr	r3, [pc, #32]	; (8000298 <HAL_Init+0x28>)
 8000278:	681b      	ldr	r3, [r3, #0]
 800027a:	f043 0310 	orr.w	r3, r3, #16
 800027e:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000280:	2003      	movs	r0, #3
 8000282:	f000 fe0f 	bl	8000ea4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000286:	200f      	movs	r0, #15
 8000288:	f000 f808 	bl	800029c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800028c:	f00a fa94 	bl	800a7b8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000290:	2300      	movs	r3, #0
}
 8000292:	4618      	mov	r0, r3
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	40022000 	.word	0x40022000

0800029c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b082      	sub	sp, #8
 80002a0:	af00      	add	r7, sp, #0
 80002a2:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 80002a4:	f004 fc6e 	bl	8004b84 <HAL_RCC_GetHCLKFreq>
 80002a8:	4602      	mov	r2, r0
 80002aa:	4b09      	ldr	r3, [pc, #36]	; (80002d0 <HAL_InitTick+0x34>)
 80002ac:	fba3 2302 	umull	r2, r3, r3, r2
 80002b0:	099b      	lsrs	r3, r3, #6
 80002b2:	4618      	mov	r0, r3
 80002b4:	f000 fe2b 	bl	8000f0e <HAL_SYSTICK_Config>

  /*Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority ,0);
 80002b8:	2200      	movs	r2, #0
 80002ba:	6879      	ldr	r1, [r7, #4]
 80002bc:	f04f 30ff 	mov.w	r0, #4294967295
 80002c0:	f000 fdfb 	bl	8000eba <HAL_NVIC_SetPriority>

   /* Return function status */
  return HAL_OK;
 80002c4:	2300      	movs	r3, #0
}
 80002c6:	4618      	mov	r0, r3
 80002c8:	3708      	adds	r7, #8
 80002ca:	46bd      	mov	sp, r7
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	10624dd3 	.word	0x10624dd3

080002d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80002d4:	b480      	push	{r7}
 80002d6:	af00      	add	r7, sp, #0
  uwTick++;
 80002d8:	4b04      	ldr	r3, [pc, #16]	; (80002ec <HAL_IncTick+0x18>)
 80002da:	681b      	ldr	r3, [r3, #0]
 80002dc:	3301      	adds	r3, #1
 80002de:	4a03      	ldr	r2, [pc, #12]	; (80002ec <HAL_IncTick+0x18>)
 80002e0:	6013      	str	r3, [r2, #0]
}
 80002e2:	bf00      	nop
 80002e4:	46bd      	mov	sp, r7
 80002e6:	bc80      	pop	{r7}
 80002e8:	4770      	bx	lr
 80002ea:	bf00      	nop
 80002ec:	20000178 	.word	0x20000178

080002f0 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80002f0:	b480      	push	{r7}
 80002f2:	af00      	add	r7, sp, #0
  return uwTick;
 80002f4:	4b02      	ldr	r3, [pc, #8]	; (8000300 <HAL_GetTick+0x10>)
 80002f6:	681b      	ldr	r3, [r3, #0]
}
 80002f8:	4618      	mov	r0, r3
 80002fa:	46bd      	mov	sp, r7
 80002fc:	bc80      	pop	{r7}
 80002fe:	4770      	bx	lr
 8000300:	20000178 	.word	0x20000178

08000304 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(__IO uint32_t Delay)
{
 8000304:	b580      	push	{r7, lr}
 8000306:	b084      	sub	sp, #16
 8000308:	af00      	add	r7, sp, #0
 800030a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 800030c:	2300      	movs	r3, #0
 800030e:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 8000310:	f7ff ffee 	bl	80002f0 <HAL_GetTick>
 8000314:	60f8      	str	r0, [r7, #12]
  while((HAL_GetTick() - tickstart) < Delay)
 8000316:	bf00      	nop
 8000318:	f7ff ffea 	bl	80002f0 <HAL_GetTick>
 800031c:	4602      	mov	r2, r0
 800031e:	68fb      	ldr	r3, [r7, #12]
 8000320:	1ad2      	subs	r2, r2, r3
 8000322:	687b      	ldr	r3, [r7, #4]
 8000324:	429a      	cmp	r2, r3
 8000326:	d3f7      	bcc.n	8000318 <HAL_Delay+0x14>
  {
  }
}
 8000328:	bf00      	nop
 800032a:	3710      	adds	r7, #16
 800032c:	46bd      	mov	sp, r7
 800032e:	bd80      	pop	{r7, pc}

08000330 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000330:	b580      	push	{r7, lr}
 8000332:	b08c      	sub	sp, #48	; 0x30
 8000334:	af00      	add	r7, sp, #0
 8000336:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000338:	2300      	movs	r3, #0
 800033a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  uint32_t tmp_cr1 = 0;
 800033e:	2300      	movs	r3, #0
 8000340:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t tmp_cr2 = 0;
 8000342:	2300      	movs	r3, #0
 8000344:	623b      	str	r3, [r7, #32]
  uint32_t tmp_sqr1 = 0;
 8000346:	2300      	movs	r3, #0
 8000348:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Check ADC handle */
  if(hadc == NULL)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	2b00      	cmp	r3, #0
 800034e:	d101      	bne.n	8000354 <HAL_ADC_Init+0x24>
  {
    return HAL_ERROR;
 8000350:	2301      	movs	r3, #1
 8000352:	e0f3      	b.n	800053c <HAL_ADC_Init+0x20c>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8000354:	687b      	ldr	r3, [r7, #4]
 8000356:	689b      	ldr	r3, [r3, #8]
 8000358:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800035a:	687b      	ldr	r3, [r7, #4]
 800035c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800035e:	2b00      	cmp	r3, #0
 8000360:	d109      	bne.n	8000376 <HAL_ADC_Init+0x46>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000362:	687b      	ldr	r3, [r7, #4]
 8000364:	2200      	movs	r2, #0
 8000366:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000368:	687b      	ldr	r3, [r7, #4]
 800036a:	2200      	movs	r2, #0
 800036c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000370:	6878      	ldr	r0, [r7, #4]
 8000372:	f00a fa63 	bl	800a83c <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000376:	6878      	ldr	r0, [r7, #4]
 8000378:	f000 fb92 	bl	8000aa0 <ADC_ConversionStop_Disable>
 800037c:	4603      	mov	r3, r0
 800037e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000382:	687b      	ldr	r3, [r7, #4]
 8000384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000386:	f003 0310 	and.w	r3, r3, #16
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 80cb 	bne.w	8000526 <HAL_ADC_Init+0x1f6>
 8000390:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8000394:	2b00      	cmp	r3, #0
 8000396:	f040 80c6 	bne.w	8000526 <HAL_ADC_Init+0x1f6>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800039a:	687b      	ldr	r3, [r7, #4]
 800039c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800039e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80003a2:	f023 0302 	bic.w	r3, r3, #2
 80003a6:	f043 0202 	orr.w	r2, r3, #2
 80003aa:	687b      	ldr	r3, [r7, #4]
 80003ac:	629a      	str	r2, [r3, #40]	; 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80003ae:	687b      	ldr	r3, [r7, #4]
 80003b0:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80003b2:	687b      	ldr	r3, [r7, #4]
 80003b4:	681b      	ldr	r3, [r3, #0]
 80003b6:	4963      	ldr	r1, [pc, #396]	; (8000544 <HAL_ADC_Init+0x214>)
 80003b8:	428b      	cmp	r3, r1
 80003ba:	d10a      	bne.n	80003d2 <HAL_ADC_Init+0xa2>
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	69db      	ldr	r3, [r3, #28]
 80003c0:	f5b3 2f40 	cmp.w	r3, #786432	; 0xc0000
 80003c4:	d002      	beq.n	80003cc <HAL_ADC_Init+0x9c>
 80003c6:	687b      	ldr	r3, [r7, #4]
 80003c8:	69db      	ldr	r3, [r3, #28]
 80003ca:	e004      	b.n	80003d6 <HAL_ADC_Init+0xa6>
 80003cc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 80003d0:	e001      	b.n	80003d6 <HAL_ADC_Init+0xa6>
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80003d6:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS(hadc->Init.ContinuousConvMode)   );
 80003d8:	687b      	ldr	r3, [r7, #4]
 80003da:	68d9      	ldr	r1, [r3, #12]
 80003dc:	2302      	movs	r3, #2
 80003de:	61fb      	str	r3, [r7, #28]
__attribute__((always_inline)) __STATIC_INLINE uint32_t __RBIT(uint32_t value)
{
  uint32_t result;

#if       (__CORTEX_M >= 0x03U) || (__CORTEX_SC >= 300U)
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80003e0:	69fb      	ldr	r3, [r7, #28]
 80003e2:	fa93 f3a3 	rbit	r3, r3
 80003e6:	61bb      	str	r3, [r7, #24]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return(result);
 80003e8:	69bb      	ldr	r3, [r7, #24]
 80003ea:	fab3 f383 	clz	r3, r3
 80003ee:	fa01 f303 	lsl.w	r3, r1, r3
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv) |
 80003f2:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                               |
 80003f4:	6a3a      	ldr	r2, [r7, #32]
 80003f6:	4313      	orrs	r3, r2
 80003f8:	623b      	str	r3, [r7, #32]
    
    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	689b      	ldr	r3, [r3, #8]
 80003fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8000402:	d003      	beq.n	800040c <HAL_ADC_Init+0xdc>
 8000404:	687b      	ldr	r3, [r7, #4]
 8000406:	689b      	ldr	r3, [r3, #8]
 8000408:	2b01      	cmp	r3, #1
 800040a:	d102      	bne.n	8000412 <HAL_ADC_Init+0xe2>
 800040c:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000410:	e000      	b.n	8000414 <HAL_ADC_Init+0xe4>
 8000412:	2300      	movs	r3, #0
 8000414:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000416:	4313      	orrs	r3, r2
 8000418:	62bb      	str	r3, [r7, #40]	; 0x28
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 800041a:	687b      	ldr	r3, [r7, #4]
 800041c:	695b      	ldr	r3, [r3, #20]
 800041e:	2b01      	cmp	r3, #1
 8000420:	d124      	bne.n	800046c <HAL_ADC_Init+0x13c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000422:	687b      	ldr	r3, [r7, #4]
 8000424:	68db      	ldr	r3, [r3, #12]
 8000426:	2b00      	cmp	r3, #0
 8000428:	d114      	bne.n	8000454 <HAL_ADC_Init+0x124>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 800042a:	687b      	ldr	r3, [r7, #4]
 800042c:	699b      	ldr	r3, [r3, #24]
 800042e:	1e5a      	subs	r2, r3, #1
 8000430:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000434:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000436:	697b      	ldr	r3, [r7, #20]
 8000438:	fa93 f3a3 	rbit	r3, r3
 800043c:	613b      	str	r3, [r7, #16]
  return(result);
 800043e:	693b      	ldr	r3, [r7, #16]
 8000440:	fab3 f383 	clz	r3, r3
 8000444:	fa02 f303 	lsl.w	r3, r2, r3
 8000448:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800044c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800044e:	4313      	orrs	r3, r2
 8000450:	62bb      	str	r3, [r7, #40]	; 0x28
 8000452:	e00b      	b.n	800046c <HAL_ADC_Init+0x13c>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000454:	687b      	ldr	r3, [r7, #4]
 8000456:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000458:	f043 0220 	orr.w	r2, r3, #32
 800045c:	687b      	ldr	r3, [r7, #4]
 800045e:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000460:	687b      	ldr	r3, [r7, #4]
 8000462:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000464:	f043 0201 	orr.w	r2, r3, #1
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 800046c:	687b      	ldr	r3, [r7, #4]
 800046e:	681b      	ldr	r3, [r3, #0]
 8000470:	687a      	ldr	r2, [r7, #4]
 8000472:	6812      	ldr	r2, [r2, #0]
 8000474:	6852      	ldr	r2, [r2, #4]
 8000476:	f422 4169 	bic.w	r1, r2, #59648	; 0xe900
 800047a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800047c:	430a      	orrs	r2, r1
 800047e:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 8000480:	687b      	ldr	r3, [r7, #4]
 8000482:	681a      	ldr	r2, [r3, #0]
 8000484:	687b      	ldr	r3, [r7, #4]
 8000486:	681b      	ldr	r3, [r3, #0]
 8000488:	6899      	ldr	r1, [r3, #8]
 800048a:	4b2f      	ldr	r3, [pc, #188]	; (8000548 <HAL_ADC_Init+0x218>)
 800048c:	400b      	ands	r3, r1
 800048e:	6a39      	ldr	r1, [r7, #32]
 8000490:	430b      	orrs	r3, r1
 8000492:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	689b      	ldr	r3, [r3, #8]
 8000498:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800049c:	d003      	beq.n	80004a6 <HAL_ADC_Init+0x176>
 800049e:	687b      	ldr	r3, [r7, #4]
 80004a0:	689b      	ldr	r3, [r3, #8]
 80004a2:	2b01      	cmp	r3, #1
 80004a4:	d10f      	bne.n	80004c6 <HAL_ADC_Init+0x196>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 80004a6:	687b      	ldr	r3, [r7, #4]
 80004a8:	691b      	ldr	r3, [r3, #16]
 80004aa:	1e5a      	subs	r2, r3, #1
 80004ac:	f44f 0370 	mov.w	r3, #15728640	; 0xf00000
 80004b0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80004b2:	68fb      	ldr	r3, [r7, #12]
 80004b4:	fa93 f3a3 	rbit	r3, r3
 80004b8:	60bb      	str	r3, [r7, #8]
  return(result);
 80004ba:	68bb      	ldr	r3, [r7, #8]
 80004bc:	fab3 f383 	clz	r3, r3
 80004c0:	fa02 f303 	lsl.w	r3, r2, r3
 80004c4:	627b      	str	r3, [r7, #36]	; 0x24
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 80004c6:	687b      	ldr	r3, [r7, #4]
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	687a      	ldr	r2, [r7, #4]
 80004cc:	6812      	ldr	r2, [r2, #0]
 80004ce:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80004d0:	f422 0170 	bic.w	r1, r2, #15728640	; 0xf00000
 80004d4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80004d6:	430a      	orrs	r2, r1
 80004d8:	62da      	str	r2, [r3, #44]	; 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 80004da:	687b      	ldr	r3, [r7, #4]
 80004dc:	681b      	ldr	r3, [r3, #0]
 80004de:	689a      	ldr	r2, [r3, #8]
 80004e0:	4b1a      	ldr	r3, [pc, #104]	; (800054c <HAL_ADC_Init+0x21c>)
 80004e2:	4013      	ands	r3, r2
 80004e4:	6a3a      	ldr	r2, [r7, #32]
 80004e6:	4293      	cmp	r3, r2
 80004e8:	d10b      	bne.n	8000502 <HAL_ADC_Init+0x1d2>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 80004ea:	687b      	ldr	r3, [r7, #4]
 80004ec:	2200      	movs	r2, #0
 80004ee:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80004f4:	f023 0303 	bic.w	r3, r3, #3
 80004f8:	f043 0201 	orr.w	r2, r3, #1
 80004fc:	687b      	ldr	r3, [r7, #4]
 80004fe:	629a      	str	r2, [r3, #40]	; 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000500:	e01a      	b.n	8000538 <HAL_ADC_Init+0x208>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000502:	687b      	ldr	r3, [r7, #4]
 8000504:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000506:	f023 0312 	bic.w	r3, r3, #18
 800050a:	f043 0210 	orr.w	r2, r3, #16
 800050e:	687b      	ldr	r3, [r7, #4]
 8000510:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000512:	687b      	ldr	r3, [r7, #4]
 8000514:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000516:	f043 0201 	orr.w	r2, r3, #1
 800051a:	687b      	ldr	r3, [r7, #4]
 800051c:	62da      	str	r2, [r3, #44]	; 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800051e:	2301      	movs	r3, #1
 8000520:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8000524:	e008      	b.n	8000538 <HAL_ADC_Init+0x208>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800052a:	f043 0210 	orr.w	r2, r3, #16
 800052e:	687b      	ldr	r3, [r7, #4]
 8000530:	629a      	str	r2, [r3, #40]	; 0x28
        
    tmp_hal_status = HAL_ERROR;
 8000532:	2301      	movs	r3, #1
 8000534:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000538:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800053c:	4618      	mov	r0, r3
 800053e:	3730      	adds	r7, #48	; 0x30
 8000540:	46bd      	mov	sp, r7
 8000542:	bd80      	pop	{r7, pc}
 8000544:	40013c00 	.word	0x40013c00
 8000548:	ffe1f7fd 	.word	0xffe1f7fd
 800054c:	ff1f0efe 	.word	0xff1f0efe

08000550 <HAL_ADC_Start_DMA>:
  * @param  pData: The destination Buffer address.
  * @param  Length: The length of data to be transferred from ADC peripheral to memory.
  * @retval None
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8000550:	b580      	push	{r7, lr}
 8000552:	b086      	sub	sp, #24
 8000554:	af00      	add	r7, sp, #0
 8000556:	60f8      	str	r0, [r7, #12]
 8000558:	60b9      	str	r1, [r7, #8]
 800055a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800055c:	2300      	movs	r3, #0
 800055e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_ADC_DMA_CAPABILITY_INSTANCE(hadc->Instance));
    
  /* Verification if multimode is disabled (for devices with several ADC)     */
  /* If multimode is enabled, dedicated function multimode conversion         */
  /* start DMA must be used.                                                  */
  if(ADC_MULTIMODE_IS_ENABLE(hadc) == RESET)
 8000560:	68fb      	ldr	r3, [r7, #12]
 8000562:	681b      	ldr	r3, [r3, #0]
 8000564:	4a64      	ldr	r2, [pc, #400]	; (80006f8 <HAL_ADC_Start_DMA+0x1a8>)
 8000566:	4293      	cmp	r3, r2
 8000568:	d004      	beq.n	8000574 <HAL_ADC_Start_DMA+0x24>
 800056a:	68fb      	ldr	r3, [r7, #12]
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	4a63      	ldr	r2, [pc, #396]	; (80006fc <HAL_ADC_Start_DMA+0x1ac>)
 8000570:	4293      	cmp	r3, r2
 8000572:	d106      	bne.n	8000582 <HAL_ADC_Start_DMA+0x32>
 8000574:	4b60      	ldr	r3, [pc, #384]	; (80006f8 <HAL_ADC_Start_DMA+0x1a8>)
 8000576:	685b      	ldr	r3, [r3, #4]
 8000578:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 800057c:	2b00      	cmp	r3, #0
 800057e:	f040 80b3 	bne.w	80006e8 <HAL_ADC_Start_DMA+0x198>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8000582:	68fb      	ldr	r3, [r7, #12]
 8000584:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000588:	2b01      	cmp	r3, #1
 800058a:	d101      	bne.n	8000590 <HAL_ADC_Start_DMA+0x40>
 800058c:	2302      	movs	r3, #2
 800058e:	e0ae      	b.n	80006ee <HAL_ADC_Start_DMA+0x19e>
 8000590:	68fb      	ldr	r3, [r7, #12]
 8000592:	2201      	movs	r2, #1
 8000594:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    
    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8000598:	68f8      	ldr	r0, [r7, #12]
 800059a:	f000 fa2f 	bl	80009fc <ADC_Enable>
 800059e:	4603      	mov	r3, r0
 80005a0:	75fb      	strb	r3, [r7, #23]
    
    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80005a2:	7dfb      	ldrb	r3, [r7, #23]
 80005a4:	2b00      	cmp	r3, #0
 80005a6:	f040 809a 	bne.w	80006de <HAL_ADC_Start_DMA+0x18e>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80005aa:	68fb      	ldr	r3, [r7, #12]
 80005ac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005ae:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80005b2:	f023 0301 	bic.w	r3, r3, #1
 80005b6:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80005ba:	68fb      	ldr	r3, [r7, #12]
 80005bc:	629a      	str	r2, [r3, #40]	; 0x28
                        HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80005be:	68fb      	ldr	r3, [r7, #12]
 80005c0:	681b      	ldr	r3, [r3, #0]
 80005c2:	4a4e      	ldr	r2, [pc, #312]	; (80006fc <HAL_ADC_Start_DMA+0x1ac>)
 80005c4:	4293      	cmp	r3, r2
 80005c6:	d105      	bne.n	80005d4 <HAL_ADC_Start_DMA+0x84>
 80005c8:	4b4b      	ldr	r3, [pc, #300]	; (80006f8 <HAL_ADC_Start_DMA+0x1a8>)
 80005ca:	685b      	ldr	r3, [r3, #4]
 80005cc:	f403 2370 	and.w	r3, r3, #983040	; 0xf0000
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d115      	bne.n	8000600 <HAL_ADC_Start_DMA+0xb0>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80005d4:	68fb      	ldr	r3, [r7, #12]
 80005d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005d8:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80005dc:	68fb      	ldr	r3, [r7, #12]
 80005de:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80005e0:	68fb      	ldr	r3, [r7, #12]
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	685b      	ldr	r3, [r3, #4]
 80005e6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d026      	beq.n	800063c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80005ee:	68fb      	ldr	r3, [r7, #12]
 80005f0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80005f2:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 80005f6:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 80005fa:	68fb      	ldr	r3, [r7, #12]
 80005fc:	629a      	str	r2, [r3, #40]	; 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80005fe:	e01d      	b.n	800063c <HAL_ADC_Start_DMA+0xec>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8000600:	68fb      	ldr	r3, [r7, #12]
 8000602:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000604:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800060c:	68fb      	ldr	r3, [r7, #12]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a39      	ldr	r2, [pc, #228]	; (80006f8 <HAL_ADC_Start_DMA+0x1a8>)
 8000612:	4293      	cmp	r3, r2
 8000614:	d004      	beq.n	8000620 <HAL_ADC_Start_DMA+0xd0>
 8000616:	68fb      	ldr	r3, [r7, #12]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4a38      	ldr	r2, [pc, #224]	; (80006fc <HAL_ADC_Start_DMA+0x1ac>)
 800061c:	4293      	cmp	r3, r2
 800061e:	d10d      	bne.n	800063c <HAL_ADC_Start_DMA+0xec>
 8000620:	4b35      	ldr	r3, [pc, #212]	; (80006f8 <HAL_ADC_Start_DMA+0x1a8>)
 8000622:	685b      	ldr	r3, [r3, #4]
 8000624:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000628:	2b00      	cmp	r3, #0
 800062a:	d007      	beq.n	800063c <HAL_ADC_Start_DMA+0xec>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000630:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8000634:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8000638:	68fb      	ldr	r3, [r7, #12]
 800063a:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
      
      /* State machine update: Check if an injected conversion is ongoing */
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800063c:	68fb      	ldr	r3, [r7, #12]
 800063e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000640:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000644:	2b00      	cmp	r3, #0
 8000646:	d006      	beq.n	8000656 <HAL_ADC_Start_DMA+0x106>
      {
        /* Reset ADC error code fields related to conversions on group regular */
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8000648:	68fb      	ldr	r3, [r7, #12]
 800064a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800064c:	f023 0206 	bic.w	r2, r3, #6
 8000650:	68fb      	ldr	r3, [r7, #12]
 8000652:	62da      	str	r2, [r3, #44]	; 0x2c
 8000654:	e002      	b.n	800065c <HAL_ADC_Start_DMA+0x10c>
      }
      else
      {
        /* Reset ADC all error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
 8000656:	68fb      	ldr	r3, [r7, #12]
 8000658:	2200      	movs	r2, #0
 800065a:	62da      	str	r2, [r3, #44]	; 0x2c
      }
      
      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 800065c:	68fb      	ldr	r3, [r7, #12]
 800065e:	2200      	movs	r2, #0
 8000660:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8000664:	68fb      	ldr	r3, [r7, #12]
 8000666:	6a1b      	ldr	r3, [r3, #32]
 8000668:	4a25      	ldr	r2, [pc, #148]	; (8000700 <HAL_ADC_Start_DMA+0x1b0>)
 800066a:	629a      	str	r2, [r3, #40]	; 0x28

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800066c:	68fb      	ldr	r3, [r7, #12]
 800066e:	6a1b      	ldr	r3, [r3, #32]
 8000670:	4a24      	ldr	r2, [pc, #144]	; (8000704 <HAL_ADC_Start_DMA+0x1b4>)
 8000672:	62da      	str	r2, [r3, #44]	; 0x2c
      
      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8000674:	68fb      	ldr	r3, [r7, #12]
 8000676:	6a1b      	ldr	r3, [r3, #32]
 8000678:	4a23      	ldr	r2, [pc, #140]	; (8000708 <HAL_ADC_Start_DMA+0x1b8>)
 800067a:	631a      	str	r2, [r3, #48]	; 0x30
      /* start (in case of SW start):                                         */
      
      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 800067c:	68fb      	ldr	r3, [r7, #12]
 800067e:	681b      	ldr	r3, [r3, #0]
 8000680:	f06f 0202 	mvn.w	r2, #2
 8000684:	601a      	str	r2, [r3, #0]
      
      /* Enable ADC DMA mode */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8000686:	68fb      	ldr	r3, [r7, #12]
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	68fa      	ldr	r2, [r7, #12]
 800068c:	6812      	ldr	r2, [r2, #0]
 800068e:	6892      	ldr	r2, [r2, #8]
 8000690:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8000694:	609a      	str	r2, [r3, #8]
      
      /* Start the DMA channel */
      HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8000696:	68fb      	ldr	r3, [r7, #12]
 8000698:	6a18      	ldr	r0, [r3, #32]
 800069a:	68fb      	ldr	r3, [r7, #12]
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	334c      	adds	r3, #76	; 0x4c
 80006a0:	4619      	mov	r1, r3
 80006a2:	68ba      	ldr	r2, [r7, #8]
 80006a4:	687b      	ldr	r3, [r7, #4]
 80006a6:	f000 fca5 	bl	8000ff4 <HAL_DMA_Start_IT>
      
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      if (ADC_IS_SOFTWARE_START_REGULAR(hadc))
 80006aa:	68fb      	ldr	r3, [r7, #12]
 80006ac:	681b      	ldr	r3, [r3, #0]
 80006ae:	689b      	ldr	r3, [r3, #8]
 80006b0:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 80006b4:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 80006b8:	d108      	bne.n	80006cc <HAL_ADC_Start_DMA+0x17c>
      {
        /* Start ADC conversion on regular group with SW start */
        SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80006ba:	68fb      	ldr	r3, [r7, #12]
 80006bc:	681b      	ldr	r3, [r3, #0]
 80006be:	68fa      	ldr	r2, [r7, #12]
 80006c0:	6812      	ldr	r2, [r2, #0]
 80006c2:	6892      	ldr	r2, [r2, #8]
 80006c4:	f442 02a0 	orr.w	r2, r2, #5242880	; 0x500000
 80006c8:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80006ca:	e00f      	b.n	80006ec <HAL_ADC_Start_DMA+0x19c>
      }
      else
      {
        /* Start ADC conversion on regular group with external trigger */
        SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80006cc:	68fb      	ldr	r3, [r7, #12]
 80006ce:	681b      	ldr	r3, [r3, #0]
 80006d0:	68fa      	ldr	r2, [r7, #12]
 80006d2:	6812      	ldr	r2, [r2, #0]
 80006d4:	6892      	ldr	r2, [r2, #8]
 80006d6:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 80006da:	609a      	str	r2, [r3, #8]
    if (tmp_hal_status == HAL_OK)
 80006dc:	e006      	b.n	80006ec <HAL_ADC_Start_DMA+0x19c>
      }
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 80006de:	68fb      	ldr	r3, [r7, #12]
 80006e0:	2200      	movs	r2, #0
 80006e2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    if (tmp_hal_status == HAL_OK)
 80006e6:	e001      	b.n	80006ec <HAL_ADC_Start_DMA+0x19c>
    }
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80006e8:	2301      	movs	r3, #1
 80006ea:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 80006ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80006ee:	4618      	mov	r0, r3
 80006f0:	3718      	adds	r7, #24
 80006f2:	46bd      	mov	sp, r7
 80006f4:	bd80      	pop	{r7, pc}
 80006f6:	bf00      	nop
 80006f8:	40012400 	.word	0x40012400
 80006fc:	40012800 	.word	0x40012800
 8000700:	08000b15 	.word	0x08000b15
 8000704:	08000b91 	.word	0x08000b91
 8000708:	08000bad 	.word	0x08000bad

0800070c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 800070c:	b480      	push	{r7}
 800070e:	b083      	sub	sp, #12
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8000714:	bf00      	nop
 8000716:	370c      	adds	r7, #12
 8000718:	46bd      	mov	sp, r7
 800071a:	bc80      	pop	{r7}
 800071c:	4770      	bx	lr

0800071e <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non blocking mode 
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 800071e:	b480      	push	{r7}
 8000720:	b083      	sub	sp, #12
 8000722:	af00      	add	r7, sp, #0
 8000724:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8000726:	bf00      	nop
 8000728:	370c      	adds	r7, #12
 800072a:	46bd      	mov	sp, r7
 800072c:	bc80      	pop	{r7}
 800072e:	4770      	bx	lr

08000730 <HAL_ADC_ErrorCallback>:
  *        (ADC conversion with interruption or transfer by DMA)
  * @param  hadc: ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8000730:	b480      	push	{r7}
 8000732:	b083      	sub	sp, #12
 8000734:	af00      	add	r7, sp, #0
 8000736:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8000738:	bf00      	nop
 800073a:	370c      	adds	r7, #12
 800073c:	46bd      	mov	sp, r7
 800073e:	bc80      	pop	{r7}
 8000740:	4770      	bx	lr
	...

08000744 <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 8000744:	b490      	push	{r4, r7}
 8000746:	b098      	sub	sp, #96	; 0x60
 8000748:	af00      	add	r7, sp, #0
 800074a:	6078      	str	r0, [r7, #4]
 800074c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800074e:	2300      	movs	r3, #0
 8000750:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  __IO uint32_t wait_loop_index = 0;
 8000754:	2300      	movs	r3, #0
 8000756:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800075e:	2b01      	cmp	r3, #1
 8000760:	d101      	bne.n	8000766 <HAL_ADC_ConfigChannel+0x22>
 8000762:	2302      	movs	r3, #2
 8000764:	e13e      	b.n	80009e4 <HAL_ADC_ConfigChannel+0x2a0>
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	2201      	movs	r2, #1
 800076a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 800076e:	683b      	ldr	r3, [r7, #0]
 8000770:	685b      	ldr	r3, [r3, #4]
 8000772:	2b06      	cmp	r3, #6
 8000774:	d830      	bhi.n	80007d8 <HAL_ADC_ConfigChannel+0x94>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 8000776:	687b      	ldr	r3, [r7, #4]
 8000778:	681b      	ldr	r3, [r3, #0]
 800077a:	687a      	ldr	r2, [r7, #4]
 800077c:	6812      	ldr	r2, [r2, #0]
 800077e:	6b51      	ldr	r1, [r2, #52]	; 0x34
 8000780:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8000784:	653a      	str	r2, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000786:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 8000788:	fa92 f2a2 	rbit	r2, r2
 800078c:	64fa      	str	r2, [r7, #76]	; 0x4c
  return(result);
 800078e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8000790:	fab2 f282 	clz	r2, r2
 8000794:	4610      	mov	r0, r2
 8000796:	683a      	ldr	r2, [r7, #0]
 8000798:	6852      	ldr	r2, [r2, #4]
 800079a:	3a01      	subs	r2, #1
 800079c:	fb02 f200 	mul.w	r2, r2, r0
 80007a0:	201f      	movs	r0, #31
 80007a2:	fa00 f202 	lsl.w	r2, r0, r2
 80007a6:	43d2      	mvns	r2, r2
 80007a8:	4011      	ands	r1, r2
 80007aa:	683a      	ldr	r2, [r7, #0]
 80007ac:	6810      	ldr	r0, [r2, #0]
 80007ae:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80007b2:	65ba      	str	r2, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007b4:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80007b6:	fa92 f2a2 	rbit	r2, r2
 80007ba:	657a      	str	r2, [r7, #84]	; 0x54
  return(result);
 80007bc:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 80007be:	fab2 f282 	clz	r2, r2
 80007c2:	4614      	mov	r4, r2
 80007c4:	683a      	ldr	r2, [r7, #0]
 80007c6:	6852      	ldr	r2, [r2, #4]
 80007c8:	3a01      	subs	r2, #1
 80007ca:	fb02 f204 	mul.w	r2, r2, r4
 80007ce:	fa00 f202 	lsl.w	r2, r0, r2
 80007d2:	430a      	orrs	r2, r1
 80007d4:	635a      	str	r2, [r3, #52]	; 0x34
 80007d6:	e064      	b.n	80008a2 <HAL_ADC_ConfigChannel+0x15e>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 80007d8:	683b      	ldr	r3, [r7, #0]
 80007da:	685b      	ldr	r3, [r3, #4]
 80007dc:	2b0c      	cmp	r3, #12
 80007de:	d830      	bhi.n	8000842 <HAL_ADC_ConfigChannel+0xfe>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	681b      	ldr	r3, [r3, #0]
 80007e4:	687a      	ldr	r2, [r7, #4]
 80007e6:	6812      	ldr	r2, [r2, #0]
 80007e8:	6b11      	ldr	r1, [r2, #48]	; 0x30
 80007ea:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 80007ee:	643a      	str	r2, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80007f0:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80007f2:	fa92 f2a2 	rbit	r2, r2
 80007f6:	63fa      	str	r2, [r7, #60]	; 0x3c
  return(result);
 80007f8:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80007fa:	fab2 f282 	clz	r2, r2
 80007fe:	4610      	mov	r0, r2
 8000800:	683a      	ldr	r2, [r7, #0]
 8000802:	6852      	ldr	r2, [r2, #4]
 8000804:	3a07      	subs	r2, #7
 8000806:	fb02 f200 	mul.w	r2, r2, r0
 800080a:	201f      	movs	r0, #31
 800080c:	fa00 f202 	lsl.w	r2, r0, r2
 8000810:	43d2      	mvns	r2, r2
 8000812:	4011      	ands	r1, r2
 8000814:	683a      	ldr	r2, [r7, #0]
 8000816:	6810      	ldr	r0, [r2, #0]
 8000818:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800081c:	64ba      	str	r2, [r7, #72]	; 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800081e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8000820:	fa92 f2a2 	rbit	r2, r2
 8000824:	647a      	str	r2, [r7, #68]	; 0x44
  return(result);
 8000826:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8000828:	fab2 f282 	clz	r2, r2
 800082c:	4614      	mov	r4, r2
 800082e:	683a      	ldr	r2, [r7, #0]
 8000830:	6852      	ldr	r2, [r2, #4]
 8000832:	3a07      	subs	r2, #7
 8000834:	fb02 f204 	mul.w	r2, r2, r4
 8000838:	fa00 f202 	lsl.w	r2, r0, r2
 800083c:	430a      	orrs	r2, r1
 800083e:	631a      	str	r2, [r3, #48]	; 0x30
 8000840:	e02f      	b.n	80008a2 <HAL_ADC_ConfigChannel+0x15e>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8000842:	687b      	ldr	r3, [r7, #4]
 8000844:	681b      	ldr	r3, [r3, #0]
 8000846:	687a      	ldr	r2, [r7, #4]
 8000848:	6812      	ldr	r2, [r2, #0]
 800084a:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800084c:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 8000850:	633a      	str	r2, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000852:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8000854:	fa92 f2a2 	rbit	r2, r2
 8000858:	62fa      	str	r2, [r7, #44]	; 0x2c
  return(result);
 800085a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800085c:	fab2 f282 	clz	r2, r2
 8000860:	4610      	mov	r0, r2
 8000862:	683a      	ldr	r2, [r7, #0]
 8000864:	6852      	ldr	r2, [r2, #4]
 8000866:	3a0d      	subs	r2, #13
 8000868:	fb02 f200 	mul.w	r2, r2, r0
 800086c:	201f      	movs	r0, #31
 800086e:	fa00 f202 	lsl.w	r2, r0, r2
 8000872:	43d2      	mvns	r2, r2
 8000874:	4011      	ands	r1, r2
 8000876:	683a      	ldr	r2, [r7, #0]
 8000878:	6810      	ldr	r0, [r2, #0]
 800087a:	f44f 7278 	mov.w	r2, #992	; 0x3e0
 800087e:	63ba      	str	r2, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000880:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000882:	fa92 f2a2 	rbit	r2, r2
 8000886:	637a      	str	r2, [r7, #52]	; 0x34
  return(result);
 8000888:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800088a:	fab2 f282 	clz	r2, r2
 800088e:	4614      	mov	r4, r2
 8000890:	683a      	ldr	r2, [r7, #0]
 8000892:	6852      	ldr	r2, [r2, #4]
 8000894:	3a0d      	subs	r2, #13
 8000896:	fb02 f204 	mul.w	r2, r2, r4
 800089a:	fa00 f202 	lsl.w	r2, r0, r2
 800089e:	430a      	orrs	r2, r1
 80008a0:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 80008a2:	683b      	ldr	r3, [r7, #0]
 80008a4:	681b      	ldr	r3, [r3, #0]
 80008a6:	2b09      	cmp	r3, #9
 80008a8:	d92e      	bls.n	8000908 <HAL_ADC_ConfigChannel+0x1c4>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 80008aa:	687b      	ldr	r3, [r7, #4]
 80008ac:	681b      	ldr	r3, [r3, #0]
 80008ae:	687a      	ldr	r2, [r7, #4]
 80008b0:	6812      	ldr	r2, [r2, #0]
 80008b2:	68d1      	ldr	r1, [r2, #12]
 80008b4:	2238      	movs	r2, #56	; 0x38
 80008b6:	623a      	str	r2, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008b8:	6a3a      	ldr	r2, [r7, #32]
 80008ba:	fa92 f2a2 	rbit	r2, r2
 80008be:	61fa      	str	r2, [r7, #28]
  return(result);
 80008c0:	69fa      	ldr	r2, [r7, #28]
 80008c2:	fab2 f282 	clz	r2, r2
 80008c6:	4610      	mov	r0, r2
 80008c8:	683a      	ldr	r2, [r7, #0]
 80008ca:	6812      	ldr	r2, [r2, #0]
 80008cc:	3a0a      	subs	r2, #10
 80008ce:	fb02 f200 	mul.w	r2, r2, r0
 80008d2:	2007      	movs	r0, #7
 80008d4:	fa00 f202 	lsl.w	r2, r0, r2
 80008d8:	43d2      	mvns	r2, r2
 80008da:	4011      	ands	r1, r2
 80008dc:	683a      	ldr	r2, [r7, #0]
 80008de:	6890      	ldr	r0, [r2, #8]
 80008e0:	2238      	movs	r2, #56	; 0x38
 80008e2:	62ba      	str	r2, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80008e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80008e6:	fa92 f2a2 	rbit	r2, r2
 80008ea:	627a      	str	r2, [r7, #36]	; 0x24
  return(result);
 80008ec:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80008ee:	fab2 f282 	clz	r2, r2
 80008f2:	4614      	mov	r4, r2
 80008f4:	683a      	ldr	r2, [r7, #0]
 80008f6:	6812      	ldr	r2, [r2, #0]
 80008f8:	3a0a      	subs	r2, #10
 80008fa:	fb02 f204 	mul.w	r2, r2, r4
 80008fe:	fa00 f202 	lsl.w	r2, r0, r2
 8000902:	430a      	orrs	r2, r1
 8000904:	60da      	str	r2, [r3, #12]
 8000906:	e02b      	b.n	8000960 <HAL_ADC_ConfigChannel+0x21c>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	687a      	ldr	r2, [r7, #4]
 800090e:	6812      	ldr	r2, [r2, #0]
 8000910:	6911      	ldr	r1, [r2, #16]
 8000912:	2238      	movs	r2, #56	; 0x38
 8000914:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000916:	693a      	ldr	r2, [r7, #16]
 8000918:	fa92 f2a2 	rbit	r2, r2
 800091c:	60fa      	str	r2, [r7, #12]
  return(result);
 800091e:	68fa      	ldr	r2, [r7, #12]
 8000920:	fab2 f282 	clz	r2, r2
 8000924:	4610      	mov	r0, r2
 8000926:	683a      	ldr	r2, [r7, #0]
 8000928:	6812      	ldr	r2, [r2, #0]
 800092a:	fb02 f200 	mul.w	r2, r2, r0
 800092e:	2007      	movs	r0, #7
 8000930:	fa00 f202 	lsl.w	r2, r0, r2
 8000934:	43d2      	mvns	r2, r2
 8000936:	4011      	ands	r1, r2
 8000938:	683a      	ldr	r2, [r7, #0]
 800093a:	6890      	ldr	r0, [r2, #8]
 800093c:	2238      	movs	r2, #56	; 0x38
 800093e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000940:	69ba      	ldr	r2, [r7, #24]
 8000942:	fa92 f2a2 	rbit	r2, r2
 8000946:	617a      	str	r2, [r7, #20]
  return(result);
 8000948:	697a      	ldr	r2, [r7, #20]
 800094a:	fab2 f282 	clz	r2, r2
 800094e:	4614      	mov	r4, r2
 8000950:	683a      	ldr	r2, [r7, #0]
 8000952:	6812      	ldr	r2, [r2, #0]
 8000954:	fb02 f204 	mul.w	r2, r2, r4
 8000958:	fa00 f202 	lsl.w	r2, r0, r2
 800095c:	430a      	orrs	r2, r1
 800095e:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 8000960:	683b      	ldr	r3, [r7, #0]
 8000962:	681b      	ldr	r3, [r3, #0]
 8000964:	2b10      	cmp	r3, #16
 8000966:	d003      	beq.n	8000970 <HAL_ADC_ConfigChannel+0x22c>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 8000968:	683b      	ldr	r3, [r7, #0]
 800096a:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 800096c:	2b11      	cmp	r3, #17
 800096e:	d133      	bne.n	80009d8 <HAL_ADC_ConfigChannel+0x294>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 8000970:	687b      	ldr	r3, [r7, #4]
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	4a1e      	ldr	r2, [pc, #120]	; (80009f0 <HAL_ADC_ConfigChannel+0x2ac>)
 8000976:	4293      	cmp	r3, r2
 8000978:	d125      	bne.n	80009c6 <HAL_ADC_ConfigChannel+0x282>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	681b      	ldr	r3, [r3, #0]
 800097e:	689b      	ldr	r3, [r3, #8]
 8000980:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8000984:	2b00      	cmp	r3, #0
 8000986:	d127      	bne.n	80009d8 <HAL_ADC_ConfigChannel+0x294>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	687a      	ldr	r2, [r7, #4]
 800098e:	6812      	ldr	r2, [r2, #0]
 8000990:	6892      	ldr	r2, [r2, #8]
 8000992:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 8000996:	609a      	str	r2, [r3, #8]
        
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8000998:	683b      	ldr	r3, [r7, #0]
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	2b10      	cmp	r3, #16
 800099e:	d11b      	bne.n	80009d8 <HAL_ADC_ConfigChannel+0x294>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 80009a0:	4b14      	ldr	r3, [pc, #80]	; (80009f4 <HAL_ADC_ConfigChannel+0x2b0>)
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	4a14      	ldr	r2, [pc, #80]	; (80009f8 <HAL_ADC_ConfigChannel+0x2b4>)
 80009a6:	fba2 2303 	umull	r2, r3, r2, r3
 80009aa:	0c9a      	lsrs	r2, r3, #18
 80009ac:	4613      	mov	r3, r2
 80009ae:	009b      	lsls	r3, r3, #2
 80009b0:	4413      	add	r3, r2
 80009b2:	005b      	lsls	r3, r3, #1
 80009b4:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80009b6:	e002      	b.n	80009be <HAL_ADC_ConfigChannel+0x27a>
          {
            wait_loop_index--;
 80009b8:	68bb      	ldr	r3, [r7, #8]
 80009ba:	3b01      	subs	r3, #1
 80009bc:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0)
 80009be:	68bb      	ldr	r3, [r7, #8]
 80009c0:	2b00      	cmp	r3, #0
 80009c2:	d1f9      	bne.n	80009b8 <HAL_ADC_ConfigChannel+0x274>
 80009c4:	e008      	b.n	80009d8 <HAL_ADC_ConfigChannel+0x294>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80009c6:	687b      	ldr	r3, [r7, #4]
 80009c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80009ca:	f043 0220 	orr.w	r2, r3, #32
 80009ce:	687b      	ldr	r3, [r7, #4]
 80009d0:	629a      	str	r2, [r3, #40]	; 0x28
      
      tmp_hal_status = HAL_ERROR;
 80009d2:	2301      	movs	r3, #1
 80009d4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	2200      	movs	r2, #0
 80009dc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 80009e0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80009e4:	4618      	mov	r0, r3
 80009e6:	3760      	adds	r7, #96	; 0x60
 80009e8:	46bd      	mov	sp, r7
 80009ea:	bc90      	pop	{r4, r7}
 80009ec:	4770      	bx	lr
 80009ee:	bf00      	nop
 80009f0:	40012400 	.word	0x40012400
 80009f4:	20000114 	.word	0x20000114
 80009f8:	431bde83 	.word	0x431bde83

080009fc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	b084      	sub	sp, #16
 8000a00:	af00      	add	r7, sp, #0
 8000a02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8000a04:	2300      	movs	r3, #0
 8000a06:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	689b      	ldr	r3, [r3, #8]
 8000a12:	f003 0301 	and.w	r3, r3, #1
 8000a16:	2b01      	cmp	r3, #1
 8000a18:	d039      	beq.n	8000a8e <ADC_Enable+0x92>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8000a1a:	687b      	ldr	r3, [r7, #4]
 8000a1c:	681b      	ldr	r3, [r3, #0]
 8000a1e:	687a      	ldr	r2, [r7, #4]
 8000a20:	6812      	ldr	r2, [r2, #0]
 8000a22:	6892      	ldr	r2, [r2, #8]
 8000a24:	f042 0201 	orr.w	r2, r2, #1
 8000a28:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8000a2a:	4b1b      	ldr	r3, [pc, #108]	; (8000a98 <ADC_Enable+0x9c>)
 8000a2c:	681b      	ldr	r3, [r3, #0]
 8000a2e:	4a1b      	ldr	r2, [pc, #108]	; (8000a9c <ADC_Enable+0xa0>)
 8000a30:	fba2 2303 	umull	r2, r3, r2, r3
 8000a34:	0c9b      	lsrs	r3, r3, #18
 8000a36:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8000a38:	e002      	b.n	8000a40 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8000a3a:	68bb      	ldr	r3, [r7, #8]
 8000a3c:	3b01      	subs	r3, #1
 8000a3e:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0)
 8000a40:	68bb      	ldr	r3, [r7, #8]
 8000a42:	2b00      	cmp	r3, #0
 8000a44:	d1f9      	bne.n	8000a3a <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000a46:	f7ff fc53 	bl	80002f0 <HAL_GetTick>
 8000a4a:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000a4c:	e018      	b.n	8000a80 <ADC_Enable+0x84>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8000a4e:	f7ff fc4f 	bl	80002f0 <HAL_GetTick>
 8000a52:	4602      	mov	r2, r0
 8000a54:	68fb      	ldr	r3, [r7, #12]
 8000a56:	1ad3      	subs	r3, r2, r3
 8000a58:	2b02      	cmp	r3, #2
 8000a5a:	d911      	bls.n	8000a80 <ADC_Enable+0x84>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000a60:	f043 0210 	orr.w	r2, r3, #16
 8000a64:	687b      	ldr	r3, [r7, #4]
 8000a66:	629a      	str	r2, [r3, #40]	; 0x28
      
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000a6c:	f043 0201 	orr.w	r2, r3, #1
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	62da      	str	r2, [r3, #44]	; 0x2c
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	2200      	movs	r2, #0
 8000a78:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
      
        return HAL_ERROR;
 8000a7c:	2301      	movs	r3, #1
 8000a7e:	e007      	b.n	8000a90 <ADC_Enable+0x94>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8000a80:	687b      	ldr	r3, [r7, #4]
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	689b      	ldr	r3, [r3, #8]
 8000a86:	f003 0301 	and.w	r3, r3, #1
 8000a8a:	2b01      	cmp	r3, #1
 8000a8c:	d1df      	bne.n	8000a4e <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8000a8e:	2300      	movs	r3, #0
}
 8000a90:	4618      	mov	r0, r3
 8000a92:	3710      	adds	r7, #16
 8000a94:	46bd      	mov	sp, r7
 8000a96:	bd80      	pop	{r7, pc}
 8000a98:	20000114 	.word	0x20000114
 8000a9c:	431bde83 	.word	0x431bde83

08000aa0 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b084      	sub	sp, #16
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	681b      	ldr	r3, [r3, #0]
 8000ab0:	689b      	ldr	r3, [r3, #8]
 8000ab2:	f003 0301 	and.w	r3, r3, #1
 8000ab6:	2b01      	cmp	r3, #1
 8000ab8:	d127      	bne.n	8000b0a <ADC_ConversionStop_Disable+0x6a>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8000aba:	687b      	ldr	r3, [r7, #4]
 8000abc:	681b      	ldr	r3, [r3, #0]
 8000abe:	687a      	ldr	r2, [r7, #4]
 8000ac0:	6812      	ldr	r2, [r2, #0]
 8000ac2:	6892      	ldr	r2, [r2, #8]
 8000ac4:	f022 0201 	bic.w	r2, r2, #1
 8000ac8:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8000aca:	f7ff fc11 	bl	80002f0 <HAL_GetTick>
 8000ace:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000ad0:	e014      	b.n	8000afc <ADC_ConversionStop_Disable+0x5c>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8000ad2:	f7ff fc0d 	bl	80002f0 <HAL_GetTick>
 8000ad6:	4602      	mov	r2, r0
 8000ad8:	68fb      	ldr	r3, [r7, #12]
 8000ada:	1ad3      	subs	r3, r2, r3
 8000adc:	2b02      	cmp	r3, #2
 8000ade:	d90d      	bls.n	8000afc <ADC_ConversionStop_Disable+0x5c>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000ae0:	687b      	ldr	r3, [r7, #4]
 8000ae2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ae4:	f043 0210 	orr.w	r2, r3, #16
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	629a      	str	r2, [r3, #40]	; 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000af0:	f043 0201 	orr.w	r2, r3, #1
 8000af4:	687b      	ldr	r3, [r7, #4]
 8000af6:	62da      	str	r2, [r3, #44]	; 0x2c
        
        return HAL_ERROR;
 8000af8:	2301      	movs	r3, #1
 8000afa:	e007      	b.n	8000b0c <ADC_ConversionStop_Disable+0x6c>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8000afc:	687b      	ldr	r3, [r7, #4]
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	689b      	ldr	r3, [r3, #8]
 8000b02:	f003 0301 	and.w	r3, r3, #1
 8000b06:	2b01      	cmp	r3, #1
 8000b08:	d0e3      	beq.n	8000ad2 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8000b0a:	2300      	movs	r3, #0
}
 8000b0c:	4618      	mov	r0, r3
 8000b0e:	3710      	adds	r7, #16
 8000b10:	46bd      	mov	sp, r7
 8000b12:	bd80      	pop	{r7, pc}

08000b14 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8000b14:	b580      	push	{r7, lr}
 8000b16:	b084      	sub	sp, #16
 8000b18:	af00      	add	r7, sp, #0
 8000b1a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000b1c:	687b      	ldr	r3, [r7, #4]
 8000b1e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b20:	60fb      	str	r3, [r7, #12]
 
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8000b22:	68fb      	ldr	r3, [r7, #12]
 8000b24:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b26:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8000b2a:	2b00      	cmp	r3, #0
 8000b2c:	d127      	bne.n	8000b7e <ADC_DMAConvCplt+0x6a>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8000b2e:	68fb      	ldr	r3, [r7, #12]
 8000b30:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b32:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8000b36:	68fb      	ldr	r3, [r7, #12]
 8000b38:	629a      	str	r2, [r3, #40]	; 0x28
    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going.        */
    /* Note: On STM32F1 devices, in case of sequencer enabled                 */
    /*       (several ranks selected), end of conversion flag is raised       */
    /*       at the end of the sequence.                                      */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000b3a:	68fb      	ldr	r3, [r7, #12]
 8000b3c:	681b      	ldr	r3, [r3, #0]
 8000b3e:	689b      	ldr	r3, [r3, #8]
 8000b40:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
 8000b44:	f5b3 2f60 	cmp.w	r3, #917504	; 0xe0000
 8000b48:	d115      	bne.n	8000b76 <ADC_DMAConvCplt+0x62>
       (hadc->Init.ContinuousConvMode == DISABLE)   )
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	68db      	ldr	r3, [r3, #12]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d111      	bne.n	8000b76 <ADC_DMAConvCplt+0x62>
    {
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8000b52:	68fb      	ldr	r3, [r7, #12]
 8000b54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b56:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8000b5a:	68fb      	ldr	r3, [r7, #12]
 8000b5c:	629a      	str	r2, [r3, #40]	; 0x28
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8000b5e:	68fb      	ldr	r3, [r7, #12]
 8000b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b62:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b66:	2b00      	cmp	r3, #0
 8000b68:	d105      	bne.n	8000b76 <ADC_DMAConvCplt+0x62>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8000b6a:	68fb      	ldr	r3, [r7, #12]
 8000b6c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000b6e:	f043 0201 	orr.w	r2, r3, #1
 8000b72:	68fb      	ldr	r3, [r7, #12]
 8000b74:	629a      	str	r2, [r3, #40]	; 0x28
      }
    }
    
    /* Conversion complete callback */
    HAL_ADC_ConvCpltCallback(hadc); 
 8000b76:	68f8      	ldr	r0, [r7, #12]
 8000b78:	f7ff fdc8 	bl	800070c <HAL_ADC_ConvCpltCallback>
  else
  {
    /* Call DMA error callback */
    hadc->DMA_Handle->XferErrorCallback(hdma);
  }
}
 8000b7c:	e004      	b.n	8000b88 <ADC_DMAConvCplt+0x74>
    hadc->DMA_Handle->XferErrorCallback(hdma);
 8000b7e:	68fb      	ldr	r3, [r7, #12]
 8000b80:	6a1b      	ldr	r3, [r3, #32]
 8000b82:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b84:	6878      	ldr	r0, [r7, #4]
 8000b86:	4798      	blx	r3
}
 8000b88:	bf00      	nop
 8000b8a:	3710      	adds	r7, #16
 8000b8c:	46bd      	mov	sp, r7
 8000b8e:	bd80      	pop	{r7, pc}

08000b90 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback. 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000b9c:	60fb      	str	r3, [r7, #12]
  
  /* Half conversion callback */
  HAL_ADC_ConvHalfCpltCallback(hadc); 
 8000b9e:	68f8      	ldr	r0, [r7, #12]
 8000ba0:	f7ff fdbd 	bl	800071e <HAL_ADC_ConvHalfCpltCallback>
}
 8000ba4:	bf00      	nop
 8000ba6:	3710      	adds	r7, #16
 8000ba8:	46bd      	mov	sp, r7
 8000baa:	bd80      	pop	{r7, pc}

08000bac <ADC_DMAError>:
  * @brief  DMA error callback 
  * @param  hdma: pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8000bac:	b580      	push	{r7, lr}
 8000bae:	b084      	sub	sp, #16
 8000bb0:	af00      	add	r7, sp, #0
 8000bb2:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8000bb4:	687b      	ldr	r3, [r7, #4]
 8000bb6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000bb8:	60fb      	str	r3, [r7, #12]
  
  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8000bba:	68fb      	ldr	r3, [r7, #12]
 8000bbc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000bbe:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000bc2:	68fb      	ldr	r3, [r7, #12]
 8000bc4:	629a      	str	r2, [r3, #40]	; 0x28
  
  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8000bc6:	68fb      	ldr	r3, [r7, #12]
 8000bc8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000bca:	f043 0204 	orr.w	r2, r3, #4
 8000bce:	68fb      	ldr	r3, [r7, #12]
 8000bd0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Error callback */
  HAL_ADC_ErrorCallback(hadc); 
 8000bd2:	68f8      	ldr	r0, [r7, #12]
 8000bd4:	f7ff fdac 	bl	8000730 <HAL_ADC_ErrorCallback>
}
 8000bd8:	bf00      	nop
 8000bda:	3710      	adds	r7, #16
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}

08000be0 <HAL_ADCEx_Calibration_Start>:
  *         the completion of this function.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef* hadc)
{
 8000be0:	b590      	push	{r4, r7, lr}
 8000be2:	b087      	sub	sp, #28
 8000be4:	af00      	add	r7, sp, #0
 8000be6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000be8:	2300      	movs	r3, #0
 8000bea:	75fb      	strb	r3, [r7, #23]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0;
 8000bec:	2300      	movs	r3, #0
 8000bee:	60fb      	str	r3, [r7, #12]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8000bf6:	2b01      	cmp	r3, #1
 8000bf8:	d101      	bne.n	8000bfe <HAL_ADCEx_Calibration_Start+0x1e>
 8000bfa:	2302      	movs	r3, #2
 8000bfc:	e086      	b.n	8000d0c <HAL_ADCEx_Calibration_Start+0x12c>
 8000bfe:	687b      	ldr	r3, [r7, #4]
 8000c00:	2201      	movs	r2, #1
 8000c02:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  /* 1. Calibration prerequisite:                                             */
  /*    - ADC must be disabled for at least two ADC clock cycles in disable   */
  /*      mode before ADC enable                                              */
  /* Stop potential conversion on going, on regular and injected groups       */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8000c06:	6878      	ldr	r0, [r7, #4]
 8000c08:	f7ff ff4a 	bl	8000aa0 <ADC_ConversionStop_Disable>
 8000c0c:	4603      	mov	r3, r0
 8000c0e:	75fb      	strb	r3, [r7, #23]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8000c10:	7dfb      	ldrb	r3, [r7, #23]
 8000c12:	2b00      	cmp	r3, #0
 8000c14:	d175      	bne.n	8000d02 <HAL_ADCEx_Calibration_Start+0x122>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000c16:	687b      	ldr	r3, [r7, #4]
 8000c18:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c1a:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8000c1e:	f023 0302 	bic.w	r3, r3, #2
 8000c22:	f043 0202 	orr.w	r2, r3, #2
 8000c26:	687b      	ldr	r3, [r7, #4]
 8000c28:	629a      	str	r2, [r3, #40]	; 0x28
    
    /* Hardware prerequisite: delay before starting the calibration.          */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles.  */
    /*  - Wait for the expected ADC clock cycles delay */
    wait_loop_index = ((SystemCoreClock
                        / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 8000c2a:	4b3a      	ldr	r3, [pc, #232]	; (8000d14 <HAL_ADCEx_Calibration_Start+0x134>)
 8000c2c:	681c      	ldr	r4, [r3, #0]
 8000c2e:	2002      	movs	r0, #2
 8000c30:	f004 f8da 	bl	8004de8 <HAL_RCCEx_GetPeriphCLKFreq>
 8000c34:	4603      	mov	r3, r0
 8000c36:	fbb4 f3f3 	udiv	r3, r4, r3
                       * ADC_PRECALIBRATION_DELAY_ADCCLOCKCYCLES        );
 8000c3a:	005b      	lsls	r3, r3, #1
    wait_loop_index = ((SystemCoreClock
 8000c3c:	60fb      	str	r3, [r7, #12]

    while(wait_loop_index != 0)
 8000c3e:	e002      	b.n	8000c46 <HAL_ADCEx_Calibration_Start+0x66>
    {
      wait_loop_index--;
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	3b01      	subs	r3, #1
 8000c44:	60fb      	str	r3, [r7, #12]
    while(wait_loop_index != 0)
 8000c46:	68fb      	ldr	r3, [r7, #12]
 8000c48:	2b00      	cmp	r3, #0
 8000c4a:	d1f9      	bne.n	8000c40 <HAL_ADCEx_Calibration_Start+0x60>
    }
    
    /* 2. Enable the ADC peripheral */
    ADC_Enable(hadc);
 8000c4c:	6878      	ldr	r0, [r7, #4]
 8000c4e:	f7ff fed5 	bl	80009fc <ADC_Enable>
    
    /* 3. Resets ADC calibration registers */  
    SET_BIT(hadc->Instance->CR2, ADC_CR2_RSTCAL);
 8000c52:	687b      	ldr	r3, [r7, #4]
 8000c54:	681b      	ldr	r3, [r3, #0]
 8000c56:	687a      	ldr	r2, [r7, #4]
 8000c58:	6812      	ldr	r2, [r2, #0]
 8000c5a:	6892      	ldr	r2, [r2, #8]
 8000c5c:	f042 0208 	orr.w	r2, r2, #8
 8000c60:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000c62:	f7ff fb45 	bl	80002f0 <HAL_GetTick>
 8000c66:	6138      	str	r0, [r7, #16]

    /* Wait for calibration reset completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000c68:	e014      	b.n	8000c94 <HAL_ADCEx_Calibration_Start+0xb4>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000c6a:	f7ff fb41 	bl	80002f0 <HAL_GetTick>
 8000c6e:	4602      	mov	r2, r0
 8000c70:	693b      	ldr	r3, [r7, #16]
 8000c72:	1ad3      	subs	r3, r2, r3
 8000c74:	2b0a      	cmp	r3, #10
 8000c76:	d90d      	bls.n	8000c94 <HAL_ADCEx_Calibration_Start+0xb4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c7c:	f023 0312 	bic.w	r3, r3, #18
 8000c80:	f043 0210 	orr.w	r2, r3, #16
 8000c84:	687b      	ldr	r3, [r7, #4]
 8000c86:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	2200      	movs	r2, #0
 8000c8c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8000c90:	2301      	movs	r3, #1
 8000c92:	e03b      	b.n	8000d0c <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_RSTCAL))
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	681b      	ldr	r3, [r3, #0]
 8000c98:	689b      	ldr	r3, [r3, #8]
 8000c9a:	f003 0308 	and.w	r3, r3, #8
 8000c9e:	2b00      	cmp	r3, #0
 8000ca0:	d1e3      	bne.n	8000c6a <HAL_ADCEx_Calibration_Start+0x8a>
      }
    }
    
    
    /* 4. Start ADC calibration */
    SET_BIT(hadc->Instance->CR2, ADC_CR2_CAL);
 8000ca2:	687b      	ldr	r3, [r7, #4]
 8000ca4:	681b      	ldr	r3, [r3, #0]
 8000ca6:	687a      	ldr	r2, [r7, #4]
 8000ca8:	6812      	ldr	r2, [r2, #0]
 8000caa:	6892      	ldr	r2, [r2, #8]
 8000cac:	f042 0204 	orr.w	r2, r2, #4
 8000cb0:	609a      	str	r2, [r3, #8]
    
    tickstart = HAL_GetTick();  
 8000cb2:	f7ff fb1d 	bl	80002f0 <HAL_GetTick>
 8000cb6:	6138      	str	r0, [r7, #16]

    /* Wait for calibration completion */
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8000cb8:	e014      	b.n	8000ce4 <HAL_ADCEx_Calibration_Start+0x104>
    {
      if((HAL_GetTick() - tickstart) > ADC_CALIBRATION_TIMEOUT)
 8000cba:	f7ff fb19 	bl	80002f0 <HAL_GetTick>
 8000cbe:	4602      	mov	r2, r0
 8000cc0:	693b      	ldr	r3, [r7, #16]
 8000cc2:	1ad3      	subs	r3, r2, r3
 8000cc4:	2b0a      	cmp	r3, #10
 8000cc6:	d90d      	bls.n	8000ce4 <HAL_ADCEx_Calibration_Start+0x104>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8000cc8:	687b      	ldr	r3, [r7, #4]
 8000cca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000ccc:	f023 0312 	bic.w	r3, r3, #18
 8000cd0:	f043 0210 	orr.w	r2, r3, #16
 8000cd4:	687b      	ldr	r3, [r7, #4]
 8000cd6:	629a      	str	r2, [r3, #40]	; 0x28
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);
        
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	2200      	movs	r2, #0
 8000cdc:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
        
        return HAL_ERROR;
 8000ce0:	2301      	movs	r3, #1
 8000ce2:	e013      	b.n	8000d0c <HAL_ADCEx_Calibration_Start+0x12c>
    while(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_CAL))
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	681b      	ldr	r3, [r3, #0]
 8000ce8:	689b      	ldr	r3, [r3, #8]
 8000cea:	f003 0304 	and.w	r3, r3, #4
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d1e3      	bne.n	8000cba <HAL_ADCEx_Calibration_Start+0xda>
      }
    }
    
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000cf2:	687b      	ldr	r3, [r7, #4]
 8000cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000cf6:	f023 0303 	bic.w	r3, r3, #3
 8000cfa:	f043 0201 	orr.w	r2, r3, #1
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	629a      	str	r2, [r3, #40]	; 0x28
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	2200      	movs	r2, #0
 8000d06:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8000d0a:	7dfb      	ldrb	r3, [r7, #23]
}
 8000d0c:	4618      	mov	r0, r3
 8000d0e:	371c      	adds	r7, #28
 8000d10:	46bd      	mov	sp, r7
 8000d12:	bd90      	pop	{r4, r7, pc}
 8000d14:	20000114 	.word	0x20000114

08000d18 <NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d18:	b480      	push	{r7}
 8000d1a:	b085      	sub	sp, #20
 8000d1c:	af00      	add	r7, sp, #0
 8000d1e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d20:	687b      	ldr	r3, [r7, #4]
 8000d22:	f003 0307 	and.w	r3, r3, #7
 8000d26:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d28:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <NVIC_SetPriorityGrouping+0x44>)
 8000d2a:	68db      	ldr	r3, [r3, #12]
 8000d2c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d2e:	68ba      	ldr	r2, [r7, #8]
 8000d30:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d34:	4013      	ands	r3, r2
 8000d36:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << 8U)                      );              /* Insert write key and priorty group */
 8000d38:	68fb      	ldr	r3, [r7, #12]
 8000d3a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d3c:	68bb      	ldr	r3, [r7, #8]
 8000d3e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d40:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d44:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d48:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d4a:	4a04      	ldr	r2, [pc, #16]	; (8000d5c <NVIC_SetPriorityGrouping+0x44>)
 8000d4c:	68bb      	ldr	r3, [r7, #8]
 8000d4e:	60d3      	str	r3, [r2, #12]
}
 8000d50:	bf00      	nop
 8000d52:	3714      	adds	r7, #20
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bc80      	pop	{r7}
 8000d58:	4770      	bx	lr
 8000d5a:	bf00      	nop
 8000d5c:	e000ed00 	.word	0xe000ed00

08000d60 <NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
{
 8000d60:	b480      	push	{r7}
 8000d62:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d64:	4b04      	ldr	r3, [pc, #16]	; (8000d78 <NVIC_GetPriorityGrouping+0x18>)
 8000d66:	68db      	ldr	r3, [r3, #12]
 8000d68:	0a1b      	lsrs	r3, r3, #8
 8000d6a:	f003 0307 	and.w	r3, r3, #7
}
 8000d6e:	4618      	mov	r0, r3
 8000d70:	46bd      	mov	sp, r7
 8000d72:	bc80      	pop	{r7}
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop
 8000d78:	e000ed00 	.word	0xe000ed00

08000d7c <NVIC_EnableIRQ>:
  \brief   Enable External Interrupt
  \details Enables a device-specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  External interrupt number. Value cannot be negative.
 */
__STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	b083      	sub	sp, #12
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	4603      	mov	r3, r0
 8000d84:	71fb      	strb	r3, [r7, #7]
  NVIC->ISER[(((uint32_t)(int32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)(int32_t)IRQn) & 0x1FUL));
 8000d86:	4908      	ldr	r1, [pc, #32]	; (8000da8 <NVIC_EnableIRQ+0x2c>)
 8000d88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d8c:	095b      	lsrs	r3, r3, #5
 8000d8e:	79fa      	ldrb	r2, [r7, #7]
 8000d90:	f002 021f 	and.w	r2, r2, #31
 8000d94:	2001      	movs	r0, #1
 8000d96:	fa00 f202 	lsl.w	r2, r0, r2
 8000d9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d9e:	bf00      	nop
 8000da0:	370c      	adds	r7, #12
 8000da2:	46bd      	mov	sp, r7
 8000da4:	bc80      	pop	{r7}
 8000da6:	4770      	bx	lr
 8000da8:	e000e100 	.word	0xe000e100

08000dac <NVIC_SetPriority>:
  \note    The priority cannot be set for every core interrupt.
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
 */
__STATIC_INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000dac:	b480      	push	{r7}
 8000dae:	b083      	sub	sp, #12
 8000db0:	af00      	add	r7, sp, #0
 8000db2:	4603      	mov	r3, r0
 8000db4:	6039      	str	r1, [r7, #0]
 8000db6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) < 0)
 8000db8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dbc:	2b00      	cmp	r3, #0
 8000dbe:	da0b      	bge.n	8000dd8 <NVIC_SetPriority+0x2c>
  {
    SCB->SHP[(((uint32_t)(int32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dc0:	490d      	ldr	r1, [pc, #52]	; (8000df8 <NVIC_SetPriority+0x4c>)
 8000dc2:	79fb      	ldrb	r3, [r7, #7]
 8000dc4:	f003 030f 	and.w	r3, r3, #15
 8000dc8:	3b04      	subs	r3, #4
 8000dca:	683a      	ldr	r2, [r7, #0]
 8000dcc:	b2d2      	uxtb	r2, r2
 8000dce:	0112      	lsls	r2, r2, #4
 8000dd0:	b2d2      	uxtb	r2, r2
 8000dd2:	440b      	add	r3, r1
 8000dd4:	761a      	strb	r2, [r3, #24]
  }
  else
  {
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000dd6:	e009      	b.n	8000dec <NVIC_SetPriority+0x40>
    NVIC->IP[((uint32_t)(int32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dd8:	4908      	ldr	r1, [pc, #32]	; (8000dfc <NVIC_SetPriority+0x50>)
 8000dda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dde:	683a      	ldr	r2, [r7, #0]
 8000de0:	b2d2      	uxtb	r2, r2
 8000de2:	0112      	lsls	r2, r2, #4
 8000de4:	b2d2      	uxtb	r2, r2
 8000de6:	440b      	add	r3, r1
 8000de8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000dec:	bf00      	nop
 8000dee:	370c      	adds	r7, #12
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bc80      	pop	{r7}
 8000df4:	4770      	bx	lr
 8000df6:	bf00      	nop
 8000df8:	e000ed00 	.word	0xe000ed00
 8000dfc:	e000e100 	.word	0xe000e100

08000e00 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e00:	b480      	push	{r7}
 8000e02:	b089      	sub	sp, #36	; 0x24
 8000e04:	af00      	add	r7, sp, #0
 8000e06:	60f8      	str	r0, [r7, #12]
 8000e08:	60b9      	str	r1, [r7, #8]
 8000e0a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e0c:	68fb      	ldr	r3, [r7, #12]
 8000e0e:	f003 0307 	and.w	r3, r3, #7
 8000e12:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e14:	69fb      	ldr	r3, [r7, #28]
 8000e16:	f1c3 0307 	rsb	r3, r3, #7
 8000e1a:	2b04      	cmp	r3, #4
 8000e1c:	bf28      	it	cs
 8000e1e:	2304      	movcs	r3, #4
 8000e20:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e22:	69fb      	ldr	r3, [r7, #28]
 8000e24:	3304      	adds	r3, #4
 8000e26:	2b06      	cmp	r3, #6
 8000e28:	d902      	bls.n	8000e30 <NVIC_EncodePriority+0x30>
 8000e2a:	69fb      	ldr	r3, [r7, #28]
 8000e2c:	3b03      	subs	r3, #3
 8000e2e:	e000      	b.n	8000e32 <NVIC_EncodePriority+0x32>
 8000e30:	2300      	movs	r3, #0
 8000e32:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e34:	2201      	movs	r2, #1
 8000e36:	69bb      	ldr	r3, [r7, #24]
 8000e38:	fa02 f303 	lsl.w	r3, r2, r3
 8000e3c:	1e5a      	subs	r2, r3, #1
 8000e3e:	68bb      	ldr	r3, [r7, #8]
 8000e40:	401a      	ands	r2, r3
 8000e42:	697b      	ldr	r3, [r7, #20]
 8000e44:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e46:	2101      	movs	r1, #1
 8000e48:	697b      	ldr	r3, [r7, #20]
 8000e4a:	fa01 f303 	lsl.w	r3, r1, r3
 8000e4e:	1e59      	subs	r1, r3, #1
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e54:	4313      	orrs	r3, r2
         );
}
 8000e56:	4618      	mov	r0, r3
 8000e58:	3724      	adds	r7, #36	; 0x24
 8000e5a:	46bd      	mov	sp, r7
 8000e5c:	bc80      	pop	{r7}
 8000e5e:	4770      	bx	lr

08000e60 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	3b01      	subs	r3, #1
 8000e6c:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000e70:	d301      	bcc.n	8000e76 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000e72:	2301      	movs	r3, #1
 8000e74:	e00f      	b.n	8000e96 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000e76:	4a0a      	ldr	r2, [pc, #40]	; (8000ea0 <SysTick_Config+0x40>)
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	3b01      	subs	r3, #1
 8000e7c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000e7e:	210f      	movs	r1, #15
 8000e80:	f04f 30ff 	mov.w	r0, #4294967295
 8000e84:	f7ff ff92 	bl	8000dac <NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000e88:	4b05      	ldr	r3, [pc, #20]	; (8000ea0 <SysTick_Config+0x40>)
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000e8e:	4b04      	ldr	r3, [pc, #16]	; (8000ea0 <SysTick_Config+0x40>)
 8000e90:	2207      	movs	r2, #7
 8000e92:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000e94:	2300      	movs	r3, #0
}
 8000e96:	4618      	mov	r0, r3
 8000e98:	3708      	adds	r7, #8
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	e000e010 	.word	0xe000e010

08000ea4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea4:	b580      	push	{r7, lr}
 8000ea6:	b082      	sub	sp, #8
 8000ea8:	af00      	add	r7, sp, #0
 8000eaa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f7ff ff33 	bl	8000d18 <NVIC_SetPriorityGrouping>
}
 8000eb2:	bf00      	nop
 8000eb4:	3708      	adds	r7, #8
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}

08000eba <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000eba:	b580      	push	{r7, lr}
 8000ebc:	b086      	sub	sp, #24
 8000ebe:	af00      	add	r7, sp, #0
 8000ec0:	4603      	mov	r3, r0
 8000ec2:	60b9      	str	r1, [r7, #8]
 8000ec4:	607a      	str	r2, [r7, #4]
 8000ec6:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000ec8:	2300      	movs	r3, #0
 8000eca:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000ecc:	f7ff ff48 	bl	8000d60 <NVIC_GetPriorityGrouping>
 8000ed0:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000ed2:	687a      	ldr	r2, [r7, #4]
 8000ed4:	68b9      	ldr	r1, [r7, #8]
 8000ed6:	6978      	ldr	r0, [r7, #20]
 8000ed8:	f7ff ff92 	bl	8000e00 <NVIC_EncodePriority>
 8000edc:	4602      	mov	r2, r0
 8000ede:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000ee2:	4611      	mov	r1, r2
 8000ee4:	4618      	mov	r0, r3
 8000ee6:	f7ff ff61 	bl	8000dac <NVIC_SetPriority>
}
 8000eea:	bf00      	nop
 8000eec:	3718      	adds	r7, #24
 8000eee:	46bd      	mov	sp, r7
 8000ef0:	bd80      	pop	{r7, pc}

08000ef2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ef2:	b580      	push	{r7, lr}
 8000ef4:	b082      	sub	sp, #8
 8000ef6:	af00      	add	r7, sp, #0
 8000ef8:	4603      	mov	r3, r0
 8000efa:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000efc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f00:	4618      	mov	r0, r3
 8000f02:	f7ff ff3b 	bl	8000d7c <NVIC_EnableIRQ>
}
 8000f06:	bf00      	nop
 8000f08:	3708      	adds	r7, #8
 8000f0a:	46bd      	mov	sp, r7
 8000f0c:	bd80      	pop	{r7, pc}

08000f0e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f0e:	b580      	push	{r7, lr}
 8000f10:	b082      	sub	sp, #8
 8000f12:	af00      	add	r7, sp, #0
 8000f14:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f16:	6878      	ldr	r0, [r7, #4]
 8000f18:	f7ff ffa2 	bl	8000e60 <SysTick_Config>
 8000f1c:	4603      	mov	r3, r0
}
 8000f1e:	4618      	mov	r0, r3
 8000f20:	3708      	adds	r7, #8
 8000f22:	46bd      	mov	sp, r7
 8000f24:	bd80      	pop	{r7, pc}
	...

08000f28 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8000f28:	b480      	push	{r7}
 8000f2a:	b083      	sub	sp, #12
 8000f2c:	af00      	add	r7, sp, #0
 8000f2e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  if (CLKSource == SYSTICK_CLKSOURCE_HCLK)
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	2b04      	cmp	r3, #4
 8000f34:	d106      	bne.n	8000f44 <HAL_SYSTICK_CLKSourceConfig+0x1c>
  {
    SysTick->CTRL |= SYSTICK_CLKSOURCE_HCLK;
 8000f36:	4a09      	ldr	r2, [pc, #36]	; (8000f5c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f38:	4b08      	ldr	r3, [pc, #32]	; (8000f5c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f3a:	681b      	ldr	r3, [r3, #0]
 8000f3c:	f043 0304 	orr.w	r3, r3, #4
 8000f40:	6013      	str	r3, [r2, #0]
  }
  else
  {
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
  }
}
 8000f42:	e005      	b.n	8000f50 <HAL_SYSTICK_CLKSourceConfig+0x28>
    SysTick->CTRL &= ~SYSTICK_CLKSOURCE_HCLK;
 8000f44:	4a05      	ldr	r2, [pc, #20]	; (8000f5c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f46:	4b05      	ldr	r3, [pc, #20]	; (8000f5c <HAL_SYSTICK_CLKSourceConfig+0x34>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	f023 0304 	bic.w	r3, r3, #4
 8000f4e:	6013      	str	r3, [r2, #0]
}
 8000f50:	bf00      	nop
 8000f52:	370c      	adds	r7, #12
 8000f54:	46bd      	mov	sp, r7
 8000f56:	bc80      	pop	{r7}
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	e000e010 	.word	0xe000e010

08000f60 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{ 
 8000f60:	b480      	push	{r7}
 8000f62:	b085      	sub	sp, #20
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0;
 8000f68:	2300      	movs	r3, #0
 8000f6a:	60fb      	str	r3, [r7, #12]
  
  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	2b00      	cmp	r3, #0
 8000f70:	d101      	bne.n	8000f76 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000f72:	2301      	movs	r3, #1
 8000f74:	e039      	b.n	8000fea <HAL_DMA_Init+0x8a>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));
  
  if(hdma->State == HAL_DMA_STATE_RESET)
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000f7c:	2b00      	cmp	r3, #0
 8000f7e:	d103      	bne.n	8000f88 <HAL_DMA_Init+0x28>
  {  
    /* Allocate lock resource and initialize it */
    hdma->Lock = HAL_UNLOCKED;
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	2200      	movs	r2, #0
 8000f84:	f883 2020 	strb.w	r2, [r3, #32]
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2202      	movs	r2, #2
 8000f8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	681b      	ldr	r3, [r3, #0]
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	60fb      	str	r3, [r7, #12]
  
  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000f98:	68fb      	ldr	r3, [r7, #12]
 8000f9a:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000f9e:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000fa2:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));
  
  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000fa4:	687b      	ldr	r3, [r7, #4]
 8000fa6:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000fac:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	68db      	ldr	r3, [r3, #12]
 8000fb2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000fb8:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fba:	687b      	ldr	r3, [r7, #4]
 8000fbc:	695b      	ldr	r3, [r3, #20]
 8000fbe:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000fc4:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000fc6:	687b      	ldr	r3, [r7, #4]
 8000fc8:	69db      	ldr	r3, [r3, #28]
 8000fca:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000fcc:	68fa      	ldr	r2, [r7, #12]
 8000fce:	4313      	orrs	r3, r2
 8000fd0:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;  
 8000fd2:	687b      	ldr	r3, [r7, #4]
 8000fd4:	681b      	ldr	r3, [r3, #0]
 8000fd6:	68fa      	ldr	r2, [r7, #12]
 8000fd8:	601a      	str	r2, [r3, #0]
  
  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	2200      	movs	r2, #0
 8000fde:	635a      	str	r2, [r3, #52]	; 0x34

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2201      	movs	r2, #1
 8000fe4:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  
  return HAL_OK;
 8000fe8:	2300      	movs	r3, #0
}
 8000fea:	4618      	mov	r0, r3
 8000fec:	3714      	adds	r7, #20
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	bc80      	pop	{r7}
 8000ff2:	4770      	bx	lr

08000ff4 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	b084      	sub	sp, #16
 8000ff8:	af00      	add	r7, sp, #0
 8000ffa:	60f8      	str	r0, [r7, #12]
 8000ffc:	60b9      	str	r1, [r7, #8]
 8000ffe:	607a      	str	r2, [r7, #4]
 8001000:	603b      	str	r3, [r7, #0]
  /* Process locked */
  __HAL_LOCK(hdma);
 8001002:	68fb      	ldr	r3, [r7, #12]
 8001004:	f893 3020 	ldrb.w	r3, [r3, #32]
 8001008:	2b01      	cmp	r3, #1
 800100a:	d101      	bne.n	8001010 <HAL_DMA_Start_IT+0x1c>
 800100c:	2302      	movs	r3, #2
 800100e:	e036      	b.n	800107e <HAL_DMA_Start_IT+0x8a>
 8001010:	68fb      	ldr	r3, [r7, #12]
 8001012:	2201      	movs	r2, #1
 8001014:	f883 2020 	strb.w	r2, [r3, #32]

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8001018:	68fb      	ldr	r3, [r7, #12]
 800101a:	2202      	movs	r2, #2
 800101c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

   /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	681b      	ldr	r3, [r3, #0]
 8001024:	68fa      	ldr	r2, [r7, #12]
 8001026:	6812      	ldr	r2, [r2, #0]
 8001028:	6812      	ldr	r2, [r2, #0]
 800102a:	f022 0201 	bic.w	r2, r2, #1
 800102e:	601a      	str	r2, [r3, #0]
  
  /* Configure the source, destination address and the data length */
  DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	687a      	ldr	r2, [r7, #4]
 8001034:	68b9      	ldr	r1, [r7, #8]
 8001036:	68f8      	ldr	r0, [r7, #12]
 8001038:	f000 fe08 	bl	8001c4c <DMA_SetConfig>
  
  /* Enable the transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TC);
 800103c:	68fb      	ldr	r3, [r7, #12]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	68fa      	ldr	r2, [r7, #12]
 8001042:	6812      	ldr	r2, [r2, #0]
 8001044:	6812      	ldr	r2, [r2, #0]
 8001046:	f042 0202 	orr.w	r2, r2, #2
 800104a:	601a      	str	r2, [r3, #0]

  /* Enable the Half transfer complete interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_HT);  
 800104c:	68fb      	ldr	r3, [r7, #12]
 800104e:	681b      	ldr	r3, [r3, #0]
 8001050:	68fa      	ldr	r2, [r7, #12]
 8001052:	6812      	ldr	r2, [r2, #0]
 8001054:	6812      	ldr	r2, [r2, #0]
 8001056:	f042 0204 	orr.w	r2, r2, #4
 800105a:	601a      	str	r2, [r3, #0]

  /* Enable the transfer Error interrupt */
  __HAL_DMA_ENABLE_IT(hdma, DMA_IT_TE);
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	68fa      	ldr	r2, [r7, #12]
 8001062:	6812      	ldr	r2, [r2, #0]
 8001064:	6812      	ldr	r2, [r2, #0]
 8001066:	f042 0208 	orr.w	r2, r2, #8
 800106a:	601a      	str	r2, [r3, #0]
  
   /* Enable the Peripheral */
  __HAL_DMA_ENABLE(hdma);
 800106c:	68fb      	ldr	r3, [r7, #12]
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	68fa      	ldr	r2, [r7, #12]
 8001072:	6812      	ldr	r2, [r2, #0]
 8001074:	6812      	ldr	r2, [r2, #0]
 8001076:	f042 0201 	orr.w	r2, r2, #1
 800107a:	601a      	str	r2, [r3, #0]
  
  return HAL_OK;
 800107c:	2300      	movs	r3, #0
} 
 800107e:	4618      	mov	r0, r3
 8001080:	3710      	adds	r7, #16
 8001082:	46bd      	mov	sp, r7
 8001084:	bd80      	pop	{r7, pc}
	...

08001088 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	b082      	sub	sp, #8
 800108c:	af00      	add	r7, sp, #0
 800108e:	6078      	str	r0, [r7, #4]
  /* Transfer Error Interrupt management ***************************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma)) != RESET)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	461a      	mov	r2, r3
 8001096:	4b9f      	ldr	r3, [pc, #636]	; (8001314 <HAL_DMA_IRQHandler+0x28c>)
 8001098:	429a      	cmp	r2, r3
 800109a:	d969      	bls.n	8001170 <HAL_DMA_IRQHandler+0xe8>
 800109c:	4b9e      	ldr	r3, [pc, #632]	; (8001318 <HAL_DMA_IRQHandler+0x290>)
 800109e:	681a      	ldr	r2, [r3, #0]
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	681b      	ldr	r3, [r3, #0]
 80010a4:	4619      	mov	r1, r3
 80010a6:	4b9d      	ldr	r3, [pc, #628]	; (800131c <HAL_DMA_IRQHandler+0x294>)
 80010a8:	4299      	cmp	r1, r3
 80010aa:	d059      	beq.n	8001160 <HAL_DMA_IRQHandler+0xd8>
 80010ac:	687b      	ldr	r3, [r7, #4]
 80010ae:	681b      	ldr	r3, [r3, #0]
 80010b0:	4619      	mov	r1, r3
 80010b2:	4b9b      	ldr	r3, [pc, #620]	; (8001320 <HAL_DMA_IRQHandler+0x298>)
 80010b4:	4299      	cmp	r1, r3
 80010b6:	d051      	beq.n	800115c <HAL_DMA_IRQHandler+0xd4>
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	681b      	ldr	r3, [r3, #0]
 80010bc:	4619      	mov	r1, r3
 80010be:	4b99      	ldr	r3, [pc, #612]	; (8001324 <HAL_DMA_IRQHandler+0x29c>)
 80010c0:	4299      	cmp	r1, r3
 80010c2:	d048      	beq.n	8001156 <HAL_DMA_IRQHandler+0xce>
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4619      	mov	r1, r3
 80010ca:	4b97      	ldr	r3, [pc, #604]	; (8001328 <HAL_DMA_IRQHandler+0x2a0>)
 80010cc:	4299      	cmp	r1, r3
 80010ce:	d03f      	beq.n	8001150 <HAL_DMA_IRQHandler+0xc8>
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	4619      	mov	r1, r3
 80010d6:	4b95      	ldr	r3, [pc, #596]	; (800132c <HAL_DMA_IRQHandler+0x2a4>)
 80010d8:	4299      	cmp	r1, r3
 80010da:	d036      	beq.n	800114a <HAL_DMA_IRQHandler+0xc2>
 80010dc:	687b      	ldr	r3, [r7, #4]
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	4619      	mov	r1, r3
 80010e2:	4b93      	ldr	r3, [pc, #588]	; (8001330 <HAL_DMA_IRQHandler+0x2a8>)
 80010e4:	4299      	cmp	r1, r3
 80010e6:	d02d      	beq.n	8001144 <HAL_DMA_IRQHandler+0xbc>
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	681b      	ldr	r3, [r3, #0]
 80010ec:	4619      	mov	r1, r3
 80010ee:	4b89      	ldr	r3, [pc, #548]	; (8001314 <HAL_DMA_IRQHandler+0x28c>)
 80010f0:	4299      	cmp	r1, r3
 80010f2:	d024      	beq.n	800113e <HAL_DMA_IRQHandler+0xb6>
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	681b      	ldr	r3, [r3, #0]
 80010f8:	4619      	mov	r1, r3
 80010fa:	4b8e      	ldr	r3, [pc, #568]	; (8001334 <HAL_DMA_IRQHandler+0x2ac>)
 80010fc:	4299      	cmp	r1, r3
 80010fe:	d01c      	beq.n	800113a <HAL_DMA_IRQHandler+0xb2>
 8001100:	687b      	ldr	r3, [r7, #4]
 8001102:	681b      	ldr	r3, [r3, #0]
 8001104:	4619      	mov	r1, r3
 8001106:	4b8c      	ldr	r3, [pc, #560]	; (8001338 <HAL_DMA_IRQHandler+0x2b0>)
 8001108:	4299      	cmp	r1, r3
 800110a:	d014      	beq.n	8001136 <HAL_DMA_IRQHandler+0xae>
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	681b      	ldr	r3, [r3, #0]
 8001110:	4619      	mov	r1, r3
 8001112:	4b8a      	ldr	r3, [pc, #552]	; (800133c <HAL_DMA_IRQHandler+0x2b4>)
 8001114:	4299      	cmp	r1, r3
 8001116:	d00b      	beq.n	8001130 <HAL_DMA_IRQHandler+0xa8>
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4619      	mov	r1, r3
 800111e:	4b88      	ldr	r3, [pc, #544]	; (8001340 <HAL_DMA_IRQHandler+0x2b8>)
 8001120:	4299      	cmp	r1, r3
 8001122:	d102      	bne.n	800112a <HAL_DMA_IRQHandler+0xa2>
 8001124:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001128:	e01b      	b.n	8001162 <HAL_DMA_IRQHandler+0xda>
 800112a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800112e:	e018      	b.n	8001162 <HAL_DMA_IRQHandler+0xda>
 8001130:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001134:	e015      	b.n	8001162 <HAL_DMA_IRQHandler+0xda>
 8001136:	2380      	movs	r3, #128	; 0x80
 8001138:	e013      	b.n	8001162 <HAL_DMA_IRQHandler+0xda>
 800113a:	2308      	movs	r3, #8
 800113c:	e011      	b.n	8001162 <HAL_DMA_IRQHandler+0xda>
 800113e:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001142:	e00e      	b.n	8001162 <HAL_DMA_IRQHandler+0xda>
 8001144:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001148:	e00b      	b.n	8001162 <HAL_DMA_IRQHandler+0xda>
 800114a:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 800114e:	e008      	b.n	8001162 <HAL_DMA_IRQHandler+0xda>
 8001150:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001154:	e005      	b.n	8001162 <HAL_DMA_IRQHandler+0xda>
 8001156:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800115a:	e002      	b.n	8001162 <HAL_DMA_IRQHandler+0xda>
 800115c:	2380      	movs	r3, #128	; 0x80
 800115e:	e000      	b.n	8001162 <HAL_DMA_IRQHandler+0xda>
 8001160:	2308      	movs	r3, #8
 8001162:	4013      	ands	r3, r2
 8001164:	2b00      	cmp	r3, #0
 8001166:	bf14      	ite	ne
 8001168:	2301      	movne	r3, #1
 800116a:	2300      	moveq	r3, #0
 800116c:	b2db      	uxtb	r3, r3
 800116e:	e068      	b.n	8001242 <HAL_DMA_IRQHandler+0x1ba>
 8001170:	4b74      	ldr	r3, [pc, #464]	; (8001344 <HAL_DMA_IRQHandler+0x2bc>)
 8001172:	681a      	ldr	r2, [r3, #0]
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	4619      	mov	r1, r3
 800117a:	4b68      	ldr	r3, [pc, #416]	; (800131c <HAL_DMA_IRQHandler+0x294>)
 800117c:	4299      	cmp	r1, r3
 800117e:	d059      	beq.n	8001234 <HAL_DMA_IRQHandler+0x1ac>
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	681b      	ldr	r3, [r3, #0]
 8001184:	4619      	mov	r1, r3
 8001186:	4b66      	ldr	r3, [pc, #408]	; (8001320 <HAL_DMA_IRQHandler+0x298>)
 8001188:	4299      	cmp	r1, r3
 800118a:	d051      	beq.n	8001230 <HAL_DMA_IRQHandler+0x1a8>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	681b      	ldr	r3, [r3, #0]
 8001190:	4619      	mov	r1, r3
 8001192:	4b64      	ldr	r3, [pc, #400]	; (8001324 <HAL_DMA_IRQHandler+0x29c>)
 8001194:	4299      	cmp	r1, r3
 8001196:	d048      	beq.n	800122a <HAL_DMA_IRQHandler+0x1a2>
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	681b      	ldr	r3, [r3, #0]
 800119c:	4619      	mov	r1, r3
 800119e:	4b62      	ldr	r3, [pc, #392]	; (8001328 <HAL_DMA_IRQHandler+0x2a0>)
 80011a0:	4299      	cmp	r1, r3
 80011a2:	d03f      	beq.n	8001224 <HAL_DMA_IRQHandler+0x19c>
 80011a4:	687b      	ldr	r3, [r7, #4]
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	4619      	mov	r1, r3
 80011aa:	4b60      	ldr	r3, [pc, #384]	; (800132c <HAL_DMA_IRQHandler+0x2a4>)
 80011ac:	4299      	cmp	r1, r3
 80011ae:	d036      	beq.n	800121e <HAL_DMA_IRQHandler+0x196>
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	4619      	mov	r1, r3
 80011b6:	4b5e      	ldr	r3, [pc, #376]	; (8001330 <HAL_DMA_IRQHandler+0x2a8>)
 80011b8:	4299      	cmp	r1, r3
 80011ba:	d02d      	beq.n	8001218 <HAL_DMA_IRQHandler+0x190>
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	681b      	ldr	r3, [r3, #0]
 80011c0:	4619      	mov	r1, r3
 80011c2:	4b54      	ldr	r3, [pc, #336]	; (8001314 <HAL_DMA_IRQHandler+0x28c>)
 80011c4:	4299      	cmp	r1, r3
 80011c6:	d024      	beq.n	8001212 <HAL_DMA_IRQHandler+0x18a>
 80011c8:	687b      	ldr	r3, [r7, #4]
 80011ca:	681b      	ldr	r3, [r3, #0]
 80011cc:	4619      	mov	r1, r3
 80011ce:	4b59      	ldr	r3, [pc, #356]	; (8001334 <HAL_DMA_IRQHandler+0x2ac>)
 80011d0:	4299      	cmp	r1, r3
 80011d2:	d01c      	beq.n	800120e <HAL_DMA_IRQHandler+0x186>
 80011d4:	687b      	ldr	r3, [r7, #4]
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4619      	mov	r1, r3
 80011da:	4b57      	ldr	r3, [pc, #348]	; (8001338 <HAL_DMA_IRQHandler+0x2b0>)
 80011dc:	4299      	cmp	r1, r3
 80011de:	d014      	beq.n	800120a <HAL_DMA_IRQHandler+0x182>
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4619      	mov	r1, r3
 80011e6:	4b55      	ldr	r3, [pc, #340]	; (800133c <HAL_DMA_IRQHandler+0x2b4>)
 80011e8:	4299      	cmp	r1, r3
 80011ea:	d00b      	beq.n	8001204 <HAL_DMA_IRQHandler+0x17c>
 80011ec:	687b      	ldr	r3, [r7, #4]
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4619      	mov	r1, r3
 80011f2:	4b53      	ldr	r3, [pc, #332]	; (8001340 <HAL_DMA_IRQHandler+0x2b8>)
 80011f4:	4299      	cmp	r1, r3
 80011f6:	d102      	bne.n	80011fe <HAL_DMA_IRQHandler+0x176>
 80011f8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80011fc:	e01b      	b.n	8001236 <HAL_DMA_IRQHandler+0x1ae>
 80011fe:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001202:	e018      	b.n	8001236 <HAL_DMA_IRQHandler+0x1ae>
 8001204:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001208:	e015      	b.n	8001236 <HAL_DMA_IRQHandler+0x1ae>
 800120a:	2380      	movs	r3, #128	; 0x80
 800120c:	e013      	b.n	8001236 <HAL_DMA_IRQHandler+0x1ae>
 800120e:	2308      	movs	r3, #8
 8001210:	e011      	b.n	8001236 <HAL_DMA_IRQHandler+0x1ae>
 8001212:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001216:	e00e      	b.n	8001236 <HAL_DMA_IRQHandler+0x1ae>
 8001218:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800121c:	e00b      	b.n	8001236 <HAL_DMA_IRQHandler+0x1ae>
 800121e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001222:	e008      	b.n	8001236 <HAL_DMA_IRQHandler+0x1ae>
 8001224:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001228:	e005      	b.n	8001236 <HAL_DMA_IRQHandler+0x1ae>
 800122a:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800122e:	e002      	b.n	8001236 <HAL_DMA_IRQHandler+0x1ae>
 8001230:	2380      	movs	r3, #128	; 0x80
 8001232:	e000      	b.n	8001236 <HAL_DMA_IRQHandler+0x1ae>
 8001234:	2308      	movs	r3, #8
 8001236:	4013      	ands	r3, r2
 8001238:	2b00      	cmp	r3, #0
 800123a:	bf14      	ite	ne
 800123c:	2301      	movne	r3, #1
 800123e:	2300      	moveq	r3, #0
 8001240:	b2db      	uxtb	r3, r3
 8001242:	2b00      	cmp	r3, #0
 8001244:	f000 810d 	beq.w	8001462 <HAL_DMA_IRQHandler+0x3da>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	681b      	ldr	r3, [r3, #0]
 800124c:	681b      	ldr	r3, [r3, #0]
 800124e:	f003 0308 	and.w	r3, r3, #8
 8001252:	2b08      	cmp	r3, #8
 8001254:	f040 8105 	bne.w	8001462 <HAL_DMA_IRQHandler+0x3da>
    {
      /* Disable the transfer error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE);
 8001258:	687b      	ldr	r3, [r7, #4]
 800125a:	681b      	ldr	r3, [r3, #0]
 800125c:	687a      	ldr	r2, [r7, #4]
 800125e:	6812      	ldr	r2, [r2, #0]
 8001260:	6812      	ldr	r2, [r2, #0]
 8001262:	f022 0208 	bic.w	r2, r2, #8
 8001266:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TE_FLAG_INDEX(hdma));
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	681b      	ldr	r3, [r3, #0]
 800126c:	461a      	mov	r2, r3
 800126e:	4b29      	ldr	r3, [pc, #164]	; (8001314 <HAL_DMA_IRQHandler+0x28c>)
 8001270:	429a      	cmp	r2, r3
 8001272:	d97d      	bls.n	8001370 <HAL_DMA_IRQHandler+0x2e8>
 8001274:	4a28      	ldr	r2, [pc, #160]	; (8001318 <HAL_DMA_IRQHandler+0x290>)
 8001276:	687b      	ldr	r3, [r7, #4]
 8001278:	681b      	ldr	r3, [r3, #0]
 800127a:	4619      	mov	r1, r3
 800127c:	4b27      	ldr	r3, [pc, #156]	; (800131c <HAL_DMA_IRQHandler+0x294>)
 800127e:	4299      	cmp	r1, r3
 8001280:	d073      	beq.n	800136a <HAL_DMA_IRQHandler+0x2e2>
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	681b      	ldr	r3, [r3, #0]
 8001286:	4619      	mov	r1, r3
 8001288:	4b25      	ldr	r3, [pc, #148]	; (8001320 <HAL_DMA_IRQHandler+0x298>)
 800128a:	4299      	cmp	r1, r3
 800128c:	d06b      	beq.n	8001366 <HAL_DMA_IRQHandler+0x2de>
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	681b      	ldr	r3, [r3, #0]
 8001292:	4619      	mov	r1, r3
 8001294:	4b23      	ldr	r3, [pc, #140]	; (8001324 <HAL_DMA_IRQHandler+0x29c>)
 8001296:	4299      	cmp	r1, r3
 8001298:	d062      	beq.n	8001360 <HAL_DMA_IRQHandler+0x2d8>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	681b      	ldr	r3, [r3, #0]
 800129e:	4619      	mov	r1, r3
 80012a0:	4b21      	ldr	r3, [pc, #132]	; (8001328 <HAL_DMA_IRQHandler+0x2a0>)
 80012a2:	4299      	cmp	r1, r3
 80012a4:	d059      	beq.n	800135a <HAL_DMA_IRQHandler+0x2d2>
 80012a6:	687b      	ldr	r3, [r7, #4]
 80012a8:	681b      	ldr	r3, [r3, #0]
 80012aa:	4619      	mov	r1, r3
 80012ac:	4b1f      	ldr	r3, [pc, #124]	; (800132c <HAL_DMA_IRQHandler+0x2a4>)
 80012ae:	4299      	cmp	r1, r3
 80012b0:	d050      	beq.n	8001354 <HAL_DMA_IRQHandler+0x2cc>
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	681b      	ldr	r3, [r3, #0]
 80012b6:	4619      	mov	r1, r3
 80012b8:	4b1d      	ldr	r3, [pc, #116]	; (8001330 <HAL_DMA_IRQHandler+0x2a8>)
 80012ba:	4299      	cmp	r1, r3
 80012bc:	d047      	beq.n	800134e <HAL_DMA_IRQHandler+0x2c6>
 80012be:	687b      	ldr	r3, [r7, #4]
 80012c0:	681b      	ldr	r3, [r3, #0]
 80012c2:	4619      	mov	r1, r3
 80012c4:	4b13      	ldr	r3, [pc, #76]	; (8001314 <HAL_DMA_IRQHandler+0x28c>)
 80012c6:	4299      	cmp	r1, r3
 80012c8:	d03e      	beq.n	8001348 <HAL_DMA_IRQHandler+0x2c0>
 80012ca:	687b      	ldr	r3, [r7, #4]
 80012cc:	681b      	ldr	r3, [r3, #0]
 80012ce:	4619      	mov	r1, r3
 80012d0:	4b18      	ldr	r3, [pc, #96]	; (8001334 <HAL_DMA_IRQHandler+0x2ac>)
 80012d2:	4299      	cmp	r1, r3
 80012d4:	d01c      	beq.n	8001310 <HAL_DMA_IRQHandler+0x288>
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	681b      	ldr	r3, [r3, #0]
 80012da:	4619      	mov	r1, r3
 80012dc:	4b16      	ldr	r3, [pc, #88]	; (8001338 <HAL_DMA_IRQHandler+0x2b0>)
 80012de:	4299      	cmp	r1, r3
 80012e0:	d014      	beq.n	800130c <HAL_DMA_IRQHandler+0x284>
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	681b      	ldr	r3, [r3, #0]
 80012e6:	4619      	mov	r1, r3
 80012e8:	4b14      	ldr	r3, [pc, #80]	; (800133c <HAL_DMA_IRQHandler+0x2b4>)
 80012ea:	4299      	cmp	r1, r3
 80012ec:	d00b      	beq.n	8001306 <HAL_DMA_IRQHandler+0x27e>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	4619      	mov	r1, r3
 80012f4:	4b12      	ldr	r3, [pc, #72]	; (8001340 <HAL_DMA_IRQHandler+0x2b8>)
 80012f6:	4299      	cmp	r1, r3
 80012f8:	d102      	bne.n	8001300 <HAL_DMA_IRQHandler+0x278>
 80012fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80012fe:	e035      	b.n	800136c <HAL_DMA_IRQHandler+0x2e4>
 8001300:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001304:	e032      	b.n	800136c <HAL_DMA_IRQHandler+0x2e4>
 8001306:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800130a:	e02f      	b.n	800136c <HAL_DMA_IRQHandler+0x2e4>
 800130c:	2380      	movs	r3, #128	; 0x80
 800130e:	e02d      	b.n	800136c <HAL_DMA_IRQHandler+0x2e4>
 8001310:	2308      	movs	r3, #8
 8001312:	e02b      	b.n	800136c <HAL_DMA_IRQHandler+0x2e4>
 8001314:	40020080 	.word	0x40020080
 8001318:	40020400 	.word	0x40020400
 800131c:	40020008 	.word	0x40020008
 8001320:	4002001c 	.word	0x4002001c
 8001324:	40020030 	.word	0x40020030
 8001328:	40020044 	.word	0x40020044
 800132c:	40020058 	.word	0x40020058
 8001330:	4002006c 	.word	0x4002006c
 8001334:	40020408 	.word	0x40020408
 8001338:	4002041c 	.word	0x4002041c
 800133c:	40020430 	.word	0x40020430
 8001340:	40020444 	.word	0x40020444
 8001344:	40020000 	.word	0x40020000
 8001348:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800134c:	e00e      	b.n	800136c <HAL_DMA_IRQHandler+0x2e4>
 800134e:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8001352:	e00b      	b.n	800136c <HAL_DMA_IRQHandler+0x2e4>
 8001354:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001358:	e008      	b.n	800136c <HAL_DMA_IRQHandler+0x2e4>
 800135a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800135e:	e005      	b.n	800136c <HAL_DMA_IRQHandler+0x2e4>
 8001360:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001364:	e002      	b.n	800136c <HAL_DMA_IRQHandler+0x2e4>
 8001366:	2380      	movs	r3, #128	; 0x80
 8001368:	e000      	b.n	800136c <HAL_DMA_IRQHandler+0x2e4>
 800136a:	2308      	movs	r3, #8
 800136c:	6053      	str	r3, [r2, #4]
 800136e:	e062      	b.n	8001436 <HAL_DMA_IRQHandler+0x3ae>
 8001370:	4a9e      	ldr	r2, [pc, #632]	; (80015ec <HAL_DMA_IRQHandler+0x564>)
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	4619      	mov	r1, r3
 8001378:	4b9d      	ldr	r3, [pc, #628]	; (80015f0 <HAL_DMA_IRQHandler+0x568>)
 800137a:	4299      	cmp	r1, r3
 800137c:	d059      	beq.n	8001432 <HAL_DMA_IRQHandler+0x3aa>
 800137e:	687b      	ldr	r3, [r7, #4]
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	4619      	mov	r1, r3
 8001384:	4b9b      	ldr	r3, [pc, #620]	; (80015f4 <HAL_DMA_IRQHandler+0x56c>)
 8001386:	4299      	cmp	r1, r3
 8001388:	d051      	beq.n	800142e <HAL_DMA_IRQHandler+0x3a6>
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	681b      	ldr	r3, [r3, #0]
 800138e:	4619      	mov	r1, r3
 8001390:	4b99      	ldr	r3, [pc, #612]	; (80015f8 <HAL_DMA_IRQHandler+0x570>)
 8001392:	4299      	cmp	r1, r3
 8001394:	d048      	beq.n	8001428 <HAL_DMA_IRQHandler+0x3a0>
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	4619      	mov	r1, r3
 800139c:	4b97      	ldr	r3, [pc, #604]	; (80015fc <HAL_DMA_IRQHandler+0x574>)
 800139e:	4299      	cmp	r1, r3
 80013a0:	d03f      	beq.n	8001422 <HAL_DMA_IRQHandler+0x39a>
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4619      	mov	r1, r3
 80013a8:	4b95      	ldr	r3, [pc, #596]	; (8001600 <HAL_DMA_IRQHandler+0x578>)
 80013aa:	4299      	cmp	r1, r3
 80013ac:	d036      	beq.n	800141c <HAL_DMA_IRQHandler+0x394>
 80013ae:	687b      	ldr	r3, [r7, #4]
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4619      	mov	r1, r3
 80013b4:	4b93      	ldr	r3, [pc, #588]	; (8001604 <HAL_DMA_IRQHandler+0x57c>)
 80013b6:	4299      	cmp	r1, r3
 80013b8:	d02d      	beq.n	8001416 <HAL_DMA_IRQHandler+0x38e>
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	681b      	ldr	r3, [r3, #0]
 80013be:	4619      	mov	r1, r3
 80013c0:	4b91      	ldr	r3, [pc, #580]	; (8001608 <HAL_DMA_IRQHandler+0x580>)
 80013c2:	4299      	cmp	r1, r3
 80013c4:	d024      	beq.n	8001410 <HAL_DMA_IRQHandler+0x388>
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	4619      	mov	r1, r3
 80013cc:	4b8f      	ldr	r3, [pc, #572]	; (800160c <HAL_DMA_IRQHandler+0x584>)
 80013ce:	4299      	cmp	r1, r3
 80013d0:	d01c      	beq.n	800140c <HAL_DMA_IRQHandler+0x384>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	681b      	ldr	r3, [r3, #0]
 80013d6:	4619      	mov	r1, r3
 80013d8:	4b8d      	ldr	r3, [pc, #564]	; (8001610 <HAL_DMA_IRQHandler+0x588>)
 80013da:	4299      	cmp	r1, r3
 80013dc:	d014      	beq.n	8001408 <HAL_DMA_IRQHandler+0x380>
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	4619      	mov	r1, r3
 80013e4:	4b8b      	ldr	r3, [pc, #556]	; (8001614 <HAL_DMA_IRQHandler+0x58c>)
 80013e6:	4299      	cmp	r1, r3
 80013e8:	d00b      	beq.n	8001402 <HAL_DMA_IRQHandler+0x37a>
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	681b      	ldr	r3, [r3, #0]
 80013ee:	4619      	mov	r1, r3
 80013f0:	4b89      	ldr	r3, [pc, #548]	; (8001618 <HAL_DMA_IRQHandler+0x590>)
 80013f2:	4299      	cmp	r1, r3
 80013f4:	d102      	bne.n	80013fc <HAL_DMA_IRQHandler+0x374>
 80013f6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80013fa:	e01b      	b.n	8001434 <HAL_DMA_IRQHandler+0x3ac>
 80013fc:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001400:	e018      	b.n	8001434 <HAL_DMA_IRQHandler+0x3ac>
 8001402:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001406:	e015      	b.n	8001434 <HAL_DMA_IRQHandler+0x3ac>
 8001408:	2380      	movs	r3, #128	; 0x80
 800140a:	e013      	b.n	8001434 <HAL_DMA_IRQHandler+0x3ac>
 800140c:	2308      	movs	r3, #8
 800140e:	e011      	b.n	8001434 <HAL_DMA_IRQHandler+0x3ac>
 8001410:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 8001414:	e00e      	b.n	8001434 <HAL_DMA_IRQHandler+0x3ac>
 8001416:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 800141a:	e00b      	b.n	8001434 <HAL_DMA_IRQHandler+0x3ac>
 800141c:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8001420:	e008      	b.n	8001434 <HAL_DMA_IRQHandler+0x3ac>
 8001422:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001426:	e005      	b.n	8001434 <HAL_DMA_IRQHandler+0x3ac>
 8001428:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800142c:	e002      	b.n	8001434 <HAL_DMA_IRQHandler+0x3ac>
 800142e:	2380      	movs	r3, #128	; 0x80
 8001430:	e000      	b.n	8001434 <HAL_DMA_IRQHandler+0x3ac>
 8001432:	2308      	movs	r3, #8
 8001434:	6053      	str	r3, [r2, #4]
      
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_TE);
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800143a:	f043 0201 	orr.w	r2, r3, #1
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	635a      	str	r2, [r3, #52]	; 0x34
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_ERROR;
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	2204      	movs	r2, #4
 8001446:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      
      /* Process Unlocked */
      __HAL_UNLOCK(hdma); 
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2200      	movs	r2, #0
 800144e:	f883 2020 	strb.w	r2, [r3, #32]
      
      if (hdma->XferErrorCallback != NULL)
 8001452:	687b      	ldr	r3, [r7, #4]
 8001454:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001456:	2b00      	cmp	r3, #0
 8001458:	d003      	beq.n	8001462 <HAL_DMA_IRQHandler+0x3da>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800145e:	6878      	ldr	r0, [r7, #4]
 8001460:	4798      	blx	r3
      }
    }
  }

  /* Half Transfer Complete Interrupt management ******************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma)) != RESET)
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	681b      	ldr	r3, [r3, #0]
 8001466:	461a      	mov	r2, r3
 8001468:	4b67      	ldr	r3, [pc, #412]	; (8001608 <HAL_DMA_IRQHandler+0x580>)
 800146a:	429a      	cmp	r2, r3
 800146c:	d969      	bls.n	8001542 <HAL_DMA_IRQHandler+0x4ba>
 800146e:	4b6b      	ldr	r3, [pc, #428]	; (800161c <HAL_DMA_IRQHandler+0x594>)
 8001470:	681a      	ldr	r2, [r3, #0]
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	681b      	ldr	r3, [r3, #0]
 8001476:	4619      	mov	r1, r3
 8001478:	4b5d      	ldr	r3, [pc, #372]	; (80015f0 <HAL_DMA_IRQHandler+0x568>)
 800147a:	4299      	cmp	r1, r3
 800147c:	d059      	beq.n	8001532 <HAL_DMA_IRQHandler+0x4aa>
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	4619      	mov	r1, r3
 8001484:	4b5b      	ldr	r3, [pc, #364]	; (80015f4 <HAL_DMA_IRQHandler+0x56c>)
 8001486:	4299      	cmp	r1, r3
 8001488:	d051      	beq.n	800152e <HAL_DMA_IRQHandler+0x4a6>
 800148a:	687b      	ldr	r3, [r7, #4]
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	4619      	mov	r1, r3
 8001490:	4b59      	ldr	r3, [pc, #356]	; (80015f8 <HAL_DMA_IRQHandler+0x570>)
 8001492:	4299      	cmp	r1, r3
 8001494:	d048      	beq.n	8001528 <HAL_DMA_IRQHandler+0x4a0>
 8001496:	687b      	ldr	r3, [r7, #4]
 8001498:	681b      	ldr	r3, [r3, #0]
 800149a:	4619      	mov	r1, r3
 800149c:	4b57      	ldr	r3, [pc, #348]	; (80015fc <HAL_DMA_IRQHandler+0x574>)
 800149e:	4299      	cmp	r1, r3
 80014a0:	d03f      	beq.n	8001522 <HAL_DMA_IRQHandler+0x49a>
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	4619      	mov	r1, r3
 80014a8:	4b55      	ldr	r3, [pc, #340]	; (8001600 <HAL_DMA_IRQHandler+0x578>)
 80014aa:	4299      	cmp	r1, r3
 80014ac:	d036      	beq.n	800151c <HAL_DMA_IRQHandler+0x494>
 80014ae:	687b      	ldr	r3, [r7, #4]
 80014b0:	681b      	ldr	r3, [r3, #0]
 80014b2:	4619      	mov	r1, r3
 80014b4:	4b53      	ldr	r3, [pc, #332]	; (8001604 <HAL_DMA_IRQHandler+0x57c>)
 80014b6:	4299      	cmp	r1, r3
 80014b8:	d02d      	beq.n	8001516 <HAL_DMA_IRQHandler+0x48e>
 80014ba:	687b      	ldr	r3, [r7, #4]
 80014bc:	681b      	ldr	r3, [r3, #0]
 80014be:	4619      	mov	r1, r3
 80014c0:	4b51      	ldr	r3, [pc, #324]	; (8001608 <HAL_DMA_IRQHandler+0x580>)
 80014c2:	4299      	cmp	r1, r3
 80014c4:	d024      	beq.n	8001510 <HAL_DMA_IRQHandler+0x488>
 80014c6:	687b      	ldr	r3, [r7, #4]
 80014c8:	681b      	ldr	r3, [r3, #0]
 80014ca:	4619      	mov	r1, r3
 80014cc:	4b4f      	ldr	r3, [pc, #316]	; (800160c <HAL_DMA_IRQHandler+0x584>)
 80014ce:	4299      	cmp	r1, r3
 80014d0:	d01c      	beq.n	800150c <HAL_DMA_IRQHandler+0x484>
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4619      	mov	r1, r3
 80014d8:	4b4d      	ldr	r3, [pc, #308]	; (8001610 <HAL_DMA_IRQHandler+0x588>)
 80014da:	4299      	cmp	r1, r3
 80014dc:	d014      	beq.n	8001508 <HAL_DMA_IRQHandler+0x480>
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	4619      	mov	r1, r3
 80014e4:	4b4b      	ldr	r3, [pc, #300]	; (8001614 <HAL_DMA_IRQHandler+0x58c>)
 80014e6:	4299      	cmp	r1, r3
 80014e8:	d00b      	beq.n	8001502 <HAL_DMA_IRQHandler+0x47a>
 80014ea:	687b      	ldr	r3, [r7, #4]
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	4619      	mov	r1, r3
 80014f0:	4b49      	ldr	r3, [pc, #292]	; (8001618 <HAL_DMA_IRQHandler+0x590>)
 80014f2:	4299      	cmp	r1, r3
 80014f4:	d102      	bne.n	80014fc <HAL_DMA_IRQHandler+0x474>
 80014f6:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80014fa:	e01b      	b.n	8001534 <HAL_DMA_IRQHandler+0x4ac>
 80014fc:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001500:	e018      	b.n	8001534 <HAL_DMA_IRQHandler+0x4ac>
 8001502:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001506:	e015      	b.n	8001534 <HAL_DMA_IRQHandler+0x4ac>
 8001508:	2340      	movs	r3, #64	; 0x40
 800150a:	e013      	b.n	8001534 <HAL_DMA_IRQHandler+0x4ac>
 800150c:	2304      	movs	r3, #4
 800150e:	e011      	b.n	8001534 <HAL_DMA_IRQHandler+0x4ac>
 8001510:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 8001514:	e00e      	b.n	8001534 <HAL_DMA_IRQHandler+0x4ac>
 8001516:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800151a:	e00b      	b.n	8001534 <HAL_DMA_IRQHandler+0x4ac>
 800151c:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001520:	e008      	b.n	8001534 <HAL_DMA_IRQHandler+0x4ac>
 8001522:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001526:	e005      	b.n	8001534 <HAL_DMA_IRQHandler+0x4ac>
 8001528:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800152c:	e002      	b.n	8001534 <HAL_DMA_IRQHandler+0x4ac>
 800152e:	2340      	movs	r3, #64	; 0x40
 8001530:	e000      	b.n	8001534 <HAL_DMA_IRQHandler+0x4ac>
 8001532:	2304      	movs	r3, #4
 8001534:	4013      	ands	r3, r2
 8001536:	2b00      	cmp	r3, #0
 8001538:	bf14      	ite	ne
 800153a:	2301      	movne	r3, #1
 800153c:	2300      	moveq	r3, #0
 800153e:	b2db      	uxtb	r3, r3
 8001540:	e083      	b.n	800164a <HAL_DMA_IRQHandler+0x5c2>
 8001542:	4b2a      	ldr	r3, [pc, #168]	; (80015ec <HAL_DMA_IRQHandler+0x564>)
 8001544:	681a      	ldr	r2, [r3, #0]
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4619      	mov	r1, r3
 800154c:	4b28      	ldr	r3, [pc, #160]	; (80015f0 <HAL_DMA_IRQHandler+0x568>)
 800154e:	4299      	cmp	r1, r3
 8001550:	d074      	beq.n	800163c <HAL_DMA_IRQHandler+0x5b4>
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	4619      	mov	r1, r3
 8001558:	4b26      	ldr	r3, [pc, #152]	; (80015f4 <HAL_DMA_IRQHandler+0x56c>)
 800155a:	4299      	cmp	r1, r3
 800155c:	d06c      	beq.n	8001638 <HAL_DMA_IRQHandler+0x5b0>
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4619      	mov	r1, r3
 8001564:	4b24      	ldr	r3, [pc, #144]	; (80015f8 <HAL_DMA_IRQHandler+0x570>)
 8001566:	4299      	cmp	r1, r3
 8001568:	d063      	beq.n	8001632 <HAL_DMA_IRQHandler+0x5aa>
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4619      	mov	r1, r3
 8001570:	4b22      	ldr	r3, [pc, #136]	; (80015fc <HAL_DMA_IRQHandler+0x574>)
 8001572:	4299      	cmp	r1, r3
 8001574:	d05a      	beq.n	800162c <HAL_DMA_IRQHandler+0x5a4>
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	681b      	ldr	r3, [r3, #0]
 800157a:	4619      	mov	r1, r3
 800157c:	4b20      	ldr	r3, [pc, #128]	; (8001600 <HAL_DMA_IRQHandler+0x578>)
 800157e:	4299      	cmp	r1, r3
 8001580:	d051      	beq.n	8001626 <HAL_DMA_IRQHandler+0x59e>
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	4619      	mov	r1, r3
 8001588:	4b1e      	ldr	r3, [pc, #120]	; (8001604 <HAL_DMA_IRQHandler+0x57c>)
 800158a:	4299      	cmp	r1, r3
 800158c:	d048      	beq.n	8001620 <HAL_DMA_IRQHandler+0x598>
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	4619      	mov	r1, r3
 8001594:	4b1c      	ldr	r3, [pc, #112]	; (8001608 <HAL_DMA_IRQHandler+0x580>)
 8001596:	4299      	cmp	r1, r3
 8001598:	d024      	beq.n	80015e4 <HAL_DMA_IRQHandler+0x55c>
 800159a:	687b      	ldr	r3, [r7, #4]
 800159c:	681b      	ldr	r3, [r3, #0]
 800159e:	4619      	mov	r1, r3
 80015a0:	4b1a      	ldr	r3, [pc, #104]	; (800160c <HAL_DMA_IRQHandler+0x584>)
 80015a2:	4299      	cmp	r1, r3
 80015a4:	d01c      	beq.n	80015e0 <HAL_DMA_IRQHandler+0x558>
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	4619      	mov	r1, r3
 80015ac:	4b18      	ldr	r3, [pc, #96]	; (8001610 <HAL_DMA_IRQHandler+0x588>)
 80015ae:	4299      	cmp	r1, r3
 80015b0:	d014      	beq.n	80015dc <HAL_DMA_IRQHandler+0x554>
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	4619      	mov	r1, r3
 80015b8:	4b16      	ldr	r3, [pc, #88]	; (8001614 <HAL_DMA_IRQHandler+0x58c>)
 80015ba:	4299      	cmp	r1, r3
 80015bc:	d00b      	beq.n	80015d6 <HAL_DMA_IRQHandler+0x54e>
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	4619      	mov	r1, r3
 80015c4:	4b14      	ldr	r3, [pc, #80]	; (8001618 <HAL_DMA_IRQHandler+0x590>)
 80015c6:	4299      	cmp	r1, r3
 80015c8:	d102      	bne.n	80015d0 <HAL_DMA_IRQHandler+0x548>
 80015ca:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80015ce:	e036      	b.n	800163e <HAL_DMA_IRQHandler+0x5b6>
 80015d0:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80015d4:	e033      	b.n	800163e <HAL_DMA_IRQHandler+0x5b6>
 80015d6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80015da:	e030      	b.n	800163e <HAL_DMA_IRQHandler+0x5b6>
 80015dc:	2340      	movs	r3, #64	; 0x40
 80015de:	e02e      	b.n	800163e <HAL_DMA_IRQHandler+0x5b6>
 80015e0:	2304      	movs	r3, #4
 80015e2:	e02c      	b.n	800163e <HAL_DMA_IRQHandler+0x5b6>
 80015e4:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80015e8:	e029      	b.n	800163e <HAL_DMA_IRQHandler+0x5b6>
 80015ea:	bf00      	nop
 80015ec:	40020000 	.word	0x40020000
 80015f0:	40020008 	.word	0x40020008
 80015f4:	4002001c 	.word	0x4002001c
 80015f8:	40020030 	.word	0x40020030
 80015fc:	40020044 	.word	0x40020044
 8001600:	40020058 	.word	0x40020058
 8001604:	4002006c 	.word	0x4002006c
 8001608:	40020080 	.word	0x40020080
 800160c:	40020408 	.word	0x40020408
 8001610:	4002041c 	.word	0x4002041c
 8001614:	40020430 	.word	0x40020430
 8001618:	40020444 	.word	0x40020444
 800161c:	40020400 	.word	0x40020400
 8001620:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001624:	e00b      	b.n	800163e <HAL_DMA_IRQHandler+0x5b6>
 8001626:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800162a:	e008      	b.n	800163e <HAL_DMA_IRQHandler+0x5b6>
 800162c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001630:	e005      	b.n	800163e <HAL_DMA_IRQHandler+0x5b6>
 8001632:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001636:	e002      	b.n	800163e <HAL_DMA_IRQHandler+0x5b6>
 8001638:	2340      	movs	r3, #64	; 0x40
 800163a:	e000      	b.n	800163e <HAL_DMA_IRQHandler+0x5b6>
 800163c:	2304      	movs	r3, #4
 800163e:	4013      	ands	r3, r2
 8001640:	2b00      	cmp	r3, #0
 8001642:	bf14      	ite	ne
 8001644:	2301      	movne	r3, #1
 8001646:	2300      	moveq	r3, #0
 8001648:	b2db      	uxtb	r3, r3
 800164a:	2b00      	cmp	r3, #0
 800164c:	f000 80f0 	beq.w	8001830 <HAL_DMA_IRQHandler+0x7a8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	681b      	ldr	r3, [r3, #0]
 8001656:	f003 0304 	and.w	r3, r3, #4
 800165a:	2b04      	cmp	r3, #4
 800165c:	f040 80e8 	bne.w	8001830 <HAL_DMA_IRQHandler+0x7a8>
    { 
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	681b      	ldr	r3, [r3, #0]
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f003 0320 	and.w	r3, r3, #32
 800166a:	2b00      	cmp	r3, #0
 800166c:	d107      	bne.n	800167e <HAL_DMA_IRQHandler+0x5f6>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	687a      	ldr	r2, [r7, #4]
 8001674:	6812      	ldr	r2, [r2, #0]
 8001676:	6812      	ldr	r2, [r2, #0]
 8001678:	f022 0204 	bic.w	r2, r2, #4
 800167c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	461a      	mov	r2, r3
 8001684:	4b9f      	ldr	r3, [pc, #636]	; (8001904 <HAL_DMA_IRQHandler+0x87c>)
 8001686:	429a      	cmp	r2, r3
 8001688:	d963      	bls.n	8001752 <HAL_DMA_IRQHandler+0x6ca>
 800168a:	4a9f      	ldr	r2, [pc, #636]	; (8001908 <HAL_DMA_IRQHandler+0x880>)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	4619      	mov	r1, r3
 8001692:	4b9e      	ldr	r3, [pc, #632]	; (800190c <HAL_DMA_IRQHandler+0x884>)
 8001694:	4299      	cmp	r1, r3
 8001696:	d059      	beq.n	800174c <HAL_DMA_IRQHandler+0x6c4>
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	4619      	mov	r1, r3
 800169e:	4b9c      	ldr	r3, [pc, #624]	; (8001910 <HAL_DMA_IRQHandler+0x888>)
 80016a0:	4299      	cmp	r1, r3
 80016a2:	d051      	beq.n	8001748 <HAL_DMA_IRQHandler+0x6c0>
 80016a4:	687b      	ldr	r3, [r7, #4]
 80016a6:	681b      	ldr	r3, [r3, #0]
 80016a8:	4619      	mov	r1, r3
 80016aa:	4b9a      	ldr	r3, [pc, #616]	; (8001914 <HAL_DMA_IRQHandler+0x88c>)
 80016ac:	4299      	cmp	r1, r3
 80016ae:	d048      	beq.n	8001742 <HAL_DMA_IRQHandler+0x6ba>
 80016b0:	687b      	ldr	r3, [r7, #4]
 80016b2:	681b      	ldr	r3, [r3, #0]
 80016b4:	4619      	mov	r1, r3
 80016b6:	4b98      	ldr	r3, [pc, #608]	; (8001918 <HAL_DMA_IRQHandler+0x890>)
 80016b8:	4299      	cmp	r1, r3
 80016ba:	d03f      	beq.n	800173c <HAL_DMA_IRQHandler+0x6b4>
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	4619      	mov	r1, r3
 80016c2:	4b96      	ldr	r3, [pc, #600]	; (800191c <HAL_DMA_IRQHandler+0x894>)
 80016c4:	4299      	cmp	r1, r3
 80016c6:	d036      	beq.n	8001736 <HAL_DMA_IRQHandler+0x6ae>
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	4619      	mov	r1, r3
 80016ce:	4b94      	ldr	r3, [pc, #592]	; (8001920 <HAL_DMA_IRQHandler+0x898>)
 80016d0:	4299      	cmp	r1, r3
 80016d2:	d02d      	beq.n	8001730 <HAL_DMA_IRQHandler+0x6a8>
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	4619      	mov	r1, r3
 80016da:	4b8a      	ldr	r3, [pc, #552]	; (8001904 <HAL_DMA_IRQHandler+0x87c>)
 80016dc:	4299      	cmp	r1, r3
 80016de:	d024      	beq.n	800172a <HAL_DMA_IRQHandler+0x6a2>
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	4619      	mov	r1, r3
 80016e6:	4b8f      	ldr	r3, [pc, #572]	; (8001924 <HAL_DMA_IRQHandler+0x89c>)
 80016e8:	4299      	cmp	r1, r3
 80016ea:	d01c      	beq.n	8001726 <HAL_DMA_IRQHandler+0x69e>
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	681b      	ldr	r3, [r3, #0]
 80016f0:	4619      	mov	r1, r3
 80016f2:	4b8d      	ldr	r3, [pc, #564]	; (8001928 <HAL_DMA_IRQHandler+0x8a0>)
 80016f4:	4299      	cmp	r1, r3
 80016f6:	d014      	beq.n	8001722 <HAL_DMA_IRQHandler+0x69a>
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4619      	mov	r1, r3
 80016fe:	4b8b      	ldr	r3, [pc, #556]	; (800192c <HAL_DMA_IRQHandler+0x8a4>)
 8001700:	4299      	cmp	r1, r3
 8001702:	d00b      	beq.n	800171c <HAL_DMA_IRQHandler+0x694>
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	681b      	ldr	r3, [r3, #0]
 8001708:	4619      	mov	r1, r3
 800170a:	4b89      	ldr	r3, [pc, #548]	; (8001930 <HAL_DMA_IRQHandler+0x8a8>)
 800170c:	4299      	cmp	r1, r3
 800170e:	d102      	bne.n	8001716 <HAL_DMA_IRQHandler+0x68e>
 8001710:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001714:	e01b      	b.n	800174e <HAL_DMA_IRQHandler+0x6c6>
 8001716:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800171a:	e018      	b.n	800174e <HAL_DMA_IRQHandler+0x6c6>
 800171c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001720:	e015      	b.n	800174e <HAL_DMA_IRQHandler+0x6c6>
 8001722:	2340      	movs	r3, #64	; 0x40
 8001724:	e013      	b.n	800174e <HAL_DMA_IRQHandler+0x6c6>
 8001726:	2304      	movs	r3, #4
 8001728:	e011      	b.n	800174e <HAL_DMA_IRQHandler+0x6c6>
 800172a:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 800172e:	e00e      	b.n	800174e <HAL_DMA_IRQHandler+0x6c6>
 8001730:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001734:	e00b      	b.n	800174e <HAL_DMA_IRQHandler+0x6c6>
 8001736:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 800173a:	e008      	b.n	800174e <HAL_DMA_IRQHandler+0x6c6>
 800173c:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001740:	e005      	b.n	800174e <HAL_DMA_IRQHandler+0x6c6>
 8001742:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001746:	e002      	b.n	800174e <HAL_DMA_IRQHandler+0x6c6>
 8001748:	2340      	movs	r3, #64	; 0x40
 800174a:	e000      	b.n	800174e <HAL_DMA_IRQHandler+0x6c6>
 800174c:	2304      	movs	r3, #4
 800174e:	6053      	str	r3, [r2, #4]
 8001750:	e062      	b.n	8001818 <HAL_DMA_IRQHandler+0x790>
 8001752:	4a78      	ldr	r2, [pc, #480]	; (8001934 <HAL_DMA_IRQHandler+0x8ac>)
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	4619      	mov	r1, r3
 800175a:	4b6c      	ldr	r3, [pc, #432]	; (800190c <HAL_DMA_IRQHandler+0x884>)
 800175c:	4299      	cmp	r1, r3
 800175e:	d059      	beq.n	8001814 <HAL_DMA_IRQHandler+0x78c>
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	4619      	mov	r1, r3
 8001766:	4b6a      	ldr	r3, [pc, #424]	; (8001910 <HAL_DMA_IRQHandler+0x888>)
 8001768:	4299      	cmp	r1, r3
 800176a:	d051      	beq.n	8001810 <HAL_DMA_IRQHandler+0x788>
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	4619      	mov	r1, r3
 8001772:	4b68      	ldr	r3, [pc, #416]	; (8001914 <HAL_DMA_IRQHandler+0x88c>)
 8001774:	4299      	cmp	r1, r3
 8001776:	d048      	beq.n	800180a <HAL_DMA_IRQHandler+0x782>
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	4619      	mov	r1, r3
 800177e:	4b66      	ldr	r3, [pc, #408]	; (8001918 <HAL_DMA_IRQHandler+0x890>)
 8001780:	4299      	cmp	r1, r3
 8001782:	d03f      	beq.n	8001804 <HAL_DMA_IRQHandler+0x77c>
 8001784:	687b      	ldr	r3, [r7, #4]
 8001786:	681b      	ldr	r3, [r3, #0]
 8001788:	4619      	mov	r1, r3
 800178a:	4b64      	ldr	r3, [pc, #400]	; (800191c <HAL_DMA_IRQHandler+0x894>)
 800178c:	4299      	cmp	r1, r3
 800178e:	d036      	beq.n	80017fe <HAL_DMA_IRQHandler+0x776>
 8001790:	687b      	ldr	r3, [r7, #4]
 8001792:	681b      	ldr	r3, [r3, #0]
 8001794:	4619      	mov	r1, r3
 8001796:	4b62      	ldr	r3, [pc, #392]	; (8001920 <HAL_DMA_IRQHandler+0x898>)
 8001798:	4299      	cmp	r1, r3
 800179a:	d02d      	beq.n	80017f8 <HAL_DMA_IRQHandler+0x770>
 800179c:	687b      	ldr	r3, [r7, #4]
 800179e:	681b      	ldr	r3, [r3, #0]
 80017a0:	4619      	mov	r1, r3
 80017a2:	4b58      	ldr	r3, [pc, #352]	; (8001904 <HAL_DMA_IRQHandler+0x87c>)
 80017a4:	4299      	cmp	r1, r3
 80017a6:	d024      	beq.n	80017f2 <HAL_DMA_IRQHandler+0x76a>
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	4619      	mov	r1, r3
 80017ae:	4b5d      	ldr	r3, [pc, #372]	; (8001924 <HAL_DMA_IRQHandler+0x89c>)
 80017b0:	4299      	cmp	r1, r3
 80017b2:	d01c      	beq.n	80017ee <HAL_DMA_IRQHandler+0x766>
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	4619      	mov	r1, r3
 80017ba:	4b5b      	ldr	r3, [pc, #364]	; (8001928 <HAL_DMA_IRQHandler+0x8a0>)
 80017bc:	4299      	cmp	r1, r3
 80017be:	d014      	beq.n	80017ea <HAL_DMA_IRQHandler+0x762>
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	4619      	mov	r1, r3
 80017c6:	4b59      	ldr	r3, [pc, #356]	; (800192c <HAL_DMA_IRQHandler+0x8a4>)
 80017c8:	4299      	cmp	r1, r3
 80017ca:	d00b      	beq.n	80017e4 <HAL_DMA_IRQHandler+0x75c>
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	4619      	mov	r1, r3
 80017d2:	4b57      	ldr	r3, [pc, #348]	; (8001930 <HAL_DMA_IRQHandler+0x8a8>)
 80017d4:	4299      	cmp	r1, r3
 80017d6:	d102      	bne.n	80017de <HAL_DMA_IRQHandler+0x756>
 80017d8:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80017dc:	e01b      	b.n	8001816 <HAL_DMA_IRQHandler+0x78e>
 80017de:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 80017e2:	e018      	b.n	8001816 <HAL_DMA_IRQHandler+0x78e>
 80017e4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80017e8:	e015      	b.n	8001816 <HAL_DMA_IRQHandler+0x78e>
 80017ea:	2340      	movs	r3, #64	; 0x40
 80017ec:	e013      	b.n	8001816 <HAL_DMA_IRQHandler+0x78e>
 80017ee:	2304      	movs	r3, #4
 80017f0:	e011      	b.n	8001816 <HAL_DMA_IRQHandler+0x78e>
 80017f2:	f04f 6380 	mov.w	r3, #67108864	; 0x4000000
 80017f6:	e00e      	b.n	8001816 <HAL_DMA_IRQHandler+0x78e>
 80017f8:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80017fc:	e00b      	b.n	8001816 <HAL_DMA_IRQHandler+0x78e>
 80017fe:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8001802:	e008      	b.n	8001816 <HAL_DMA_IRQHandler+0x78e>
 8001804:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001808:	e005      	b.n	8001816 <HAL_DMA_IRQHandler+0x78e>
 800180a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800180e:	e002      	b.n	8001816 <HAL_DMA_IRQHandler+0x78e>
 8001810:	2340      	movs	r3, #64	; 0x40
 8001812:	e000      	b.n	8001816 <HAL_DMA_IRQHandler+0x78e>
 8001814:	2304      	movs	r3, #4
 8001816:	6053      	str	r3, [r2, #4]

      /* Change DMA peripheral state */
      hdma->State = HAL_DMA_STATE_READY_HALF;
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	2211      	movs	r2, #17
 800181c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

      if(hdma->XferHalfCpltCallback != NULL)
 8001820:	687b      	ldr	r3, [r7, #4]
 8001822:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001824:	2b00      	cmp	r3, #0
 8001826:	d003      	beq.n	8001830 <HAL_DMA_IRQHandler+0x7a8>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8001828:	687b      	ldr	r3, [r7, #4]
 800182a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800182c:	6878      	ldr	r0, [r7, #4]
 800182e:	4798      	blx	r3
      }
    }
  }
  
  /* Transfer Complete Interrupt management ***********************************/
  if(__HAL_DMA_GET_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma)) != RESET)
 8001830:	687b      	ldr	r3, [r7, #4]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	461a      	mov	r2, r3
 8001836:	4b33      	ldr	r3, [pc, #204]	; (8001904 <HAL_DMA_IRQHandler+0x87c>)
 8001838:	429a      	cmp	r2, r3
 800183a:	f240 8085 	bls.w	8001948 <HAL_DMA_IRQHandler+0x8c0>
 800183e:	4b32      	ldr	r3, [pc, #200]	; (8001908 <HAL_DMA_IRQHandler+0x880>)
 8001840:	681a      	ldr	r2, [r3, #0]
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	4619      	mov	r1, r3
 8001848:	4b30      	ldr	r3, [pc, #192]	; (800190c <HAL_DMA_IRQHandler+0x884>)
 800184a:	4299      	cmp	r1, r3
 800184c:	d074      	beq.n	8001938 <HAL_DMA_IRQHandler+0x8b0>
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	681b      	ldr	r3, [r3, #0]
 8001852:	4619      	mov	r1, r3
 8001854:	4b2e      	ldr	r3, [pc, #184]	; (8001910 <HAL_DMA_IRQHandler+0x888>)
 8001856:	4299      	cmp	r1, r3
 8001858:	d051      	beq.n	80018fe <HAL_DMA_IRQHandler+0x876>
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4619      	mov	r1, r3
 8001860:	4b2c      	ldr	r3, [pc, #176]	; (8001914 <HAL_DMA_IRQHandler+0x88c>)
 8001862:	4299      	cmp	r1, r3
 8001864:	d048      	beq.n	80018f8 <HAL_DMA_IRQHandler+0x870>
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	681b      	ldr	r3, [r3, #0]
 800186a:	4619      	mov	r1, r3
 800186c:	4b2a      	ldr	r3, [pc, #168]	; (8001918 <HAL_DMA_IRQHandler+0x890>)
 800186e:	4299      	cmp	r1, r3
 8001870:	d03f      	beq.n	80018f2 <HAL_DMA_IRQHandler+0x86a>
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	4619      	mov	r1, r3
 8001878:	4b28      	ldr	r3, [pc, #160]	; (800191c <HAL_DMA_IRQHandler+0x894>)
 800187a:	4299      	cmp	r1, r3
 800187c:	d036      	beq.n	80018ec <HAL_DMA_IRQHandler+0x864>
 800187e:	687b      	ldr	r3, [r7, #4]
 8001880:	681b      	ldr	r3, [r3, #0]
 8001882:	4619      	mov	r1, r3
 8001884:	4b26      	ldr	r3, [pc, #152]	; (8001920 <HAL_DMA_IRQHandler+0x898>)
 8001886:	4299      	cmp	r1, r3
 8001888:	d02d      	beq.n	80018e6 <HAL_DMA_IRQHandler+0x85e>
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	4619      	mov	r1, r3
 8001890:	4b1c      	ldr	r3, [pc, #112]	; (8001904 <HAL_DMA_IRQHandler+0x87c>)
 8001892:	4299      	cmp	r1, r3
 8001894:	d024      	beq.n	80018e0 <HAL_DMA_IRQHandler+0x858>
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	681b      	ldr	r3, [r3, #0]
 800189a:	4619      	mov	r1, r3
 800189c:	4b21      	ldr	r3, [pc, #132]	; (8001924 <HAL_DMA_IRQHandler+0x89c>)
 800189e:	4299      	cmp	r1, r3
 80018a0:	d01c      	beq.n	80018dc <HAL_DMA_IRQHandler+0x854>
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	4619      	mov	r1, r3
 80018a8:	4b1f      	ldr	r3, [pc, #124]	; (8001928 <HAL_DMA_IRQHandler+0x8a0>)
 80018aa:	4299      	cmp	r1, r3
 80018ac:	d014      	beq.n	80018d8 <HAL_DMA_IRQHandler+0x850>
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4619      	mov	r1, r3
 80018b4:	4b1d      	ldr	r3, [pc, #116]	; (800192c <HAL_DMA_IRQHandler+0x8a4>)
 80018b6:	4299      	cmp	r1, r3
 80018b8:	d00b      	beq.n	80018d2 <HAL_DMA_IRQHandler+0x84a>
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4619      	mov	r1, r3
 80018c0:	4b1b      	ldr	r3, [pc, #108]	; (8001930 <HAL_DMA_IRQHandler+0x8a8>)
 80018c2:	4299      	cmp	r1, r3
 80018c4:	d102      	bne.n	80018cc <HAL_DMA_IRQHandler+0x844>
 80018c6:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018ca:	e036      	b.n	800193a <HAL_DMA_IRQHandler+0x8b2>
 80018cc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018d0:	e033      	b.n	800193a <HAL_DMA_IRQHandler+0x8b2>
 80018d2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018d6:	e030      	b.n	800193a <HAL_DMA_IRQHandler+0x8b2>
 80018d8:	2320      	movs	r3, #32
 80018da:	e02e      	b.n	800193a <HAL_DMA_IRQHandler+0x8b2>
 80018dc:	2302      	movs	r3, #2
 80018de:	e02c      	b.n	800193a <HAL_DMA_IRQHandler+0x8b2>
 80018e0:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80018e4:	e029      	b.n	800193a <HAL_DMA_IRQHandler+0x8b2>
 80018e6:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80018ea:	e026      	b.n	800193a <HAL_DMA_IRQHandler+0x8b2>
 80018ec:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80018f0:	e023      	b.n	800193a <HAL_DMA_IRQHandler+0x8b2>
 80018f2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80018f6:	e020      	b.n	800193a <HAL_DMA_IRQHandler+0x8b2>
 80018f8:	f44f 7300 	mov.w	r3, #512	; 0x200
 80018fc:	e01d      	b.n	800193a <HAL_DMA_IRQHandler+0x8b2>
 80018fe:	2320      	movs	r3, #32
 8001900:	e01b      	b.n	800193a <HAL_DMA_IRQHandler+0x8b2>
 8001902:	bf00      	nop
 8001904:	40020080 	.word	0x40020080
 8001908:	40020400 	.word	0x40020400
 800190c:	40020008 	.word	0x40020008
 8001910:	4002001c 	.word	0x4002001c
 8001914:	40020030 	.word	0x40020030
 8001918:	40020044 	.word	0x40020044
 800191c:	40020058 	.word	0x40020058
 8001920:	4002006c 	.word	0x4002006c
 8001924:	40020408 	.word	0x40020408
 8001928:	4002041c 	.word	0x4002041c
 800192c:	40020430 	.word	0x40020430
 8001930:	40020444 	.word	0x40020444
 8001934:	40020000 	.word	0x40020000
 8001938:	2302      	movs	r3, #2
 800193a:	4013      	ands	r3, r2
 800193c:	2b00      	cmp	r3, #0
 800193e:	bf14      	ite	ne
 8001940:	2301      	movne	r3, #1
 8001942:	2300      	moveq	r3, #0
 8001944:	b2db      	uxtb	r3, r3
 8001946:	e068      	b.n	8001a1a <HAL_DMA_IRQHandler+0x992>
 8001948:	4b9f      	ldr	r3, [pc, #636]	; (8001bc8 <HAL_DMA_IRQHandler+0xb40>)
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	681b      	ldr	r3, [r3, #0]
 8001950:	4619      	mov	r1, r3
 8001952:	4b9e      	ldr	r3, [pc, #632]	; (8001bcc <HAL_DMA_IRQHandler+0xb44>)
 8001954:	4299      	cmp	r1, r3
 8001956:	d059      	beq.n	8001a0c <HAL_DMA_IRQHandler+0x984>
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	4619      	mov	r1, r3
 800195e:	4b9c      	ldr	r3, [pc, #624]	; (8001bd0 <HAL_DMA_IRQHandler+0xb48>)
 8001960:	4299      	cmp	r1, r3
 8001962:	d051      	beq.n	8001a08 <HAL_DMA_IRQHandler+0x980>
 8001964:	687b      	ldr	r3, [r7, #4]
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	4619      	mov	r1, r3
 800196a:	4b9a      	ldr	r3, [pc, #616]	; (8001bd4 <HAL_DMA_IRQHandler+0xb4c>)
 800196c:	4299      	cmp	r1, r3
 800196e:	d048      	beq.n	8001a02 <HAL_DMA_IRQHandler+0x97a>
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	4619      	mov	r1, r3
 8001976:	4b98      	ldr	r3, [pc, #608]	; (8001bd8 <HAL_DMA_IRQHandler+0xb50>)
 8001978:	4299      	cmp	r1, r3
 800197a:	d03f      	beq.n	80019fc <HAL_DMA_IRQHandler+0x974>
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	681b      	ldr	r3, [r3, #0]
 8001980:	4619      	mov	r1, r3
 8001982:	4b96      	ldr	r3, [pc, #600]	; (8001bdc <HAL_DMA_IRQHandler+0xb54>)
 8001984:	4299      	cmp	r1, r3
 8001986:	d036      	beq.n	80019f6 <HAL_DMA_IRQHandler+0x96e>
 8001988:	687b      	ldr	r3, [r7, #4]
 800198a:	681b      	ldr	r3, [r3, #0]
 800198c:	4619      	mov	r1, r3
 800198e:	4b94      	ldr	r3, [pc, #592]	; (8001be0 <HAL_DMA_IRQHandler+0xb58>)
 8001990:	4299      	cmp	r1, r3
 8001992:	d02d      	beq.n	80019f0 <HAL_DMA_IRQHandler+0x968>
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	4619      	mov	r1, r3
 800199a:	4b92      	ldr	r3, [pc, #584]	; (8001be4 <HAL_DMA_IRQHandler+0xb5c>)
 800199c:	4299      	cmp	r1, r3
 800199e:	d024      	beq.n	80019ea <HAL_DMA_IRQHandler+0x962>
 80019a0:	687b      	ldr	r3, [r7, #4]
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4619      	mov	r1, r3
 80019a6:	4b90      	ldr	r3, [pc, #576]	; (8001be8 <HAL_DMA_IRQHandler+0xb60>)
 80019a8:	4299      	cmp	r1, r3
 80019aa:	d01c      	beq.n	80019e6 <HAL_DMA_IRQHandler+0x95e>
 80019ac:	687b      	ldr	r3, [r7, #4]
 80019ae:	681b      	ldr	r3, [r3, #0]
 80019b0:	4619      	mov	r1, r3
 80019b2:	4b8e      	ldr	r3, [pc, #568]	; (8001bec <HAL_DMA_IRQHandler+0xb64>)
 80019b4:	4299      	cmp	r1, r3
 80019b6:	d014      	beq.n	80019e2 <HAL_DMA_IRQHandler+0x95a>
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	4619      	mov	r1, r3
 80019be:	4b8c      	ldr	r3, [pc, #560]	; (8001bf0 <HAL_DMA_IRQHandler+0xb68>)
 80019c0:	4299      	cmp	r1, r3
 80019c2:	d00b      	beq.n	80019dc <HAL_DMA_IRQHandler+0x954>
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4619      	mov	r1, r3
 80019ca:	4b8a      	ldr	r3, [pc, #552]	; (8001bf4 <HAL_DMA_IRQHandler+0xb6c>)
 80019cc:	4299      	cmp	r1, r3
 80019ce:	d102      	bne.n	80019d6 <HAL_DMA_IRQHandler+0x94e>
 80019d0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80019d4:	e01b      	b.n	8001a0e <HAL_DMA_IRQHandler+0x986>
 80019d6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019da:	e018      	b.n	8001a0e <HAL_DMA_IRQHandler+0x986>
 80019dc:	f44f 7300 	mov.w	r3, #512	; 0x200
 80019e0:	e015      	b.n	8001a0e <HAL_DMA_IRQHandler+0x986>
 80019e2:	2320      	movs	r3, #32
 80019e4:	e013      	b.n	8001a0e <HAL_DMA_IRQHandler+0x986>
 80019e6:	2302      	movs	r3, #2
 80019e8:	e011      	b.n	8001a0e <HAL_DMA_IRQHandler+0x986>
 80019ea:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80019ee:	e00e      	b.n	8001a0e <HAL_DMA_IRQHandler+0x986>
 80019f0:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 80019f4:	e00b      	b.n	8001a0e <HAL_DMA_IRQHandler+0x986>
 80019f6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80019fa:	e008      	b.n	8001a0e <HAL_DMA_IRQHandler+0x986>
 80019fc:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001a00:	e005      	b.n	8001a0e <HAL_DMA_IRQHandler+0x986>
 8001a02:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a06:	e002      	b.n	8001a0e <HAL_DMA_IRQHandler+0x986>
 8001a08:	2320      	movs	r3, #32
 8001a0a:	e000      	b.n	8001a0e <HAL_DMA_IRQHandler+0x986>
 8001a0c:	2302      	movs	r3, #2
 8001a0e:	4013      	ands	r3, r2
 8001a10:	2b00      	cmp	r3, #0
 8001a12:	bf14      	ite	ne
 8001a14:	2301      	movne	r3, #1
 8001a16:	2300      	moveq	r3, #0
 8001a18:	b2db      	uxtb	r3, r3
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	f000 8112 	beq.w	8001c44 <HAL_DMA_IRQHandler+0xbbc>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	f003 0302 	and.w	r3, r3, #2
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	f040 810a 	bne.w	8001c44 <HAL_DMA_IRQHandler+0xbbc>
    {
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	f003 0320 	and.w	r3, r3, #32
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d107      	bne.n	8001a4e <HAL_DMA_IRQHandler+0x9c6>
      {
        /* Disable the transfer complete interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TC);
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	687a      	ldr	r2, [r7, #4]
 8001a44:	6812      	ldr	r2, [r2, #0]
 8001a46:	6812      	ldr	r2, [r2, #0]
 8001a48:	f022 0202 	bic.w	r2, r2, #2
 8001a4c:	601a      	str	r2, [r3, #0]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	681b      	ldr	r3, [r3, #0]
 8001a52:	461a      	mov	r2, r3
 8001a54:	4b63      	ldr	r3, [pc, #396]	; (8001be4 <HAL_DMA_IRQHandler+0xb5c>)
 8001a56:	429a      	cmp	r2, r3
 8001a58:	d963      	bls.n	8001b22 <HAL_DMA_IRQHandler+0xa9a>
 8001a5a:	4a67      	ldr	r2, [pc, #412]	; (8001bf8 <HAL_DMA_IRQHandler+0xb70>)
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	4619      	mov	r1, r3
 8001a62:	4b5a      	ldr	r3, [pc, #360]	; (8001bcc <HAL_DMA_IRQHandler+0xb44>)
 8001a64:	4299      	cmp	r1, r3
 8001a66:	d059      	beq.n	8001b1c <HAL_DMA_IRQHandler+0xa94>
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	4619      	mov	r1, r3
 8001a6e:	4b58      	ldr	r3, [pc, #352]	; (8001bd0 <HAL_DMA_IRQHandler+0xb48>)
 8001a70:	4299      	cmp	r1, r3
 8001a72:	d051      	beq.n	8001b18 <HAL_DMA_IRQHandler+0xa90>
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	681b      	ldr	r3, [r3, #0]
 8001a78:	4619      	mov	r1, r3
 8001a7a:	4b56      	ldr	r3, [pc, #344]	; (8001bd4 <HAL_DMA_IRQHandler+0xb4c>)
 8001a7c:	4299      	cmp	r1, r3
 8001a7e:	d048      	beq.n	8001b12 <HAL_DMA_IRQHandler+0xa8a>
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	4619      	mov	r1, r3
 8001a86:	4b54      	ldr	r3, [pc, #336]	; (8001bd8 <HAL_DMA_IRQHandler+0xb50>)
 8001a88:	4299      	cmp	r1, r3
 8001a8a:	d03f      	beq.n	8001b0c <HAL_DMA_IRQHandler+0xa84>
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4619      	mov	r1, r3
 8001a92:	4b52      	ldr	r3, [pc, #328]	; (8001bdc <HAL_DMA_IRQHandler+0xb54>)
 8001a94:	4299      	cmp	r1, r3
 8001a96:	d036      	beq.n	8001b06 <HAL_DMA_IRQHandler+0xa7e>
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	4619      	mov	r1, r3
 8001a9e:	4b50      	ldr	r3, [pc, #320]	; (8001be0 <HAL_DMA_IRQHandler+0xb58>)
 8001aa0:	4299      	cmp	r1, r3
 8001aa2:	d02d      	beq.n	8001b00 <HAL_DMA_IRQHandler+0xa78>
 8001aa4:	687b      	ldr	r3, [r7, #4]
 8001aa6:	681b      	ldr	r3, [r3, #0]
 8001aa8:	4619      	mov	r1, r3
 8001aaa:	4b4e      	ldr	r3, [pc, #312]	; (8001be4 <HAL_DMA_IRQHandler+0xb5c>)
 8001aac:	4299      	cmp	r1, r3
 8001aae:	d024      	beq.n	8001afa <HAL_DMA_IRQHandler+0xa72>
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	681b      	ldr	r3, [r3, #0]
 8001ab4:	4619      	mov	r1, r3
 8001ab6:	4b4c      	ldr	r3, [pc, #304]	; (8001be8 <HAL_DMA_IRQHandler+0xb60>)
 8001ab8:	4299      	cmp	r1, r3
 8001aba:	d01c      	beq.n	8001af6 <HAL_DMA_IRQHandler+0xa6e>
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	681b      	ldr	r3, [r3, #0]
 8001ac0:	4619      	mov	r1, r3
 8001ac2:	4b4a      	ldr	r3, [pc, #296]	; (8001bec <HAL_DMA_IRQHandler+0xb64>)
 8001ac4:	4299      	cmp	r1, r3
 8001ac6:	d014      	beq.n	8001af2 <HAL_DMA_IRQHandler+0xa6a>
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	4619      	mov	r1, r3
 8001ace:	4b48      	ldr	r3, [pc, #288]	; (8001bf0 <HAL_DMA_IRQHandler+0xb68>)
 8001ad0:	4299      	cmp	r1, r3
 8001ad2:	d00b      	beq.n	8001aec <HAL_DMA_IRQHandler+0xa64>
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	681b      	ldr	r3, [r3, #0]
 8001ad8:	4619      	mov	r1, r3
 8001ada:	4b46      	ldr	r3, [pc, #280]	; (8001bf4 <HAL_DMA_IRQHandler+0xb6c>)
 8001adc:	4299      	cmp	r1, r3
 8001ade:	d102      	bne.n	8001ae6 <HAL_DMA_IRQHandler+0xa5e>
 8001ae0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001ae4:	e01b      	b.n	8001b1e <HAL_DMA_IRQHandler+0xa96>
 8001ae6:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001aea:	e018      	b.n	8001b1e <HAL_DMA_IRQHandler+0xa96>
 8001aec:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001af0:	e015      	b.n	8001b1e <HAL_DMA_IRQHandler+0xa96>
 8001af2:	2320      	movs	r3, #32
 8001af4:	e013      	b.n	8001b1e <HAL_DMA_IRQHandler+0xa96>
 8001af6:	2302      	movs	r3, #2
 8001af8:	e011      	b.n	8001b1e <HAL_DMA_IRQHandler+0xa96>
 8001afa:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001afe:	e00e      	b.n	8001b1e <HAL_DMA_IRQHandler+0xa96>
 8001b00:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001b04:	e00b      	b.n	8001b1e <HAL_DMA_IRQHandler+0xa96>
 8001b06:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001b0a:	e008      	b.n	8001b1e <HAL_DMA_IRQHandler+0xa96>
 8001b0c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b10:	e005      	b.n	8001b1e <HAL_DMA_IRQHandler+0xa96>
 8001b12:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001b16:	e002      	b.n	8001b1e <HAL_DMA_IRQHandler+0xa96>
 8001b18:	2320      	movs	r3, #32
 8001b1a:	e000      	b.n	8001b1e <HAL_DMA_IRQHandler+0xa96>
 8001b1c:	2302      	movs	r3, #2
 8001b1e:	6053      	str	r3, [r2, #4]
 8001b20:	e07c      	b.n	8001c1c <HAL_DMA_IRQHandler+0xb94>
 8001b22:	4a29      	ldr	r2, [pc, #164]	; (8001bc8 <HAL_DMA_IRQHandler+0xb40>)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	681b      	ldr	r3, [r3, #0]
 8001b28:	4619      	mov	r1, r3
 8001b2a:	4b28      	ldr	r3, [pc, #160]	; (8001bcc <HAL_DMA_IRQHandler+0xb44>)
 8001b2c:	4299      	cmp	r1, r3
 8001b2e:	d073      	beq.n	8001c18 <HAL_DMA_IRQHandler+0xb90>
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681b      	ldr	r3, [r3, #0]
 8001b34:	4619      	mov	r1, r3
 8001b36:	4b26      	ldr	r3, [pc, #152]	; (8001bd0 <HAL_DMA_IRQHandler+0xb48>)
 8001b38:	4299      	cmp	r1, r3
 8001b3a:	d06b      	beq.n	8001c14 <HAL_DMA_IRQHandler+0xb8c>
 8001b3c:	687b      	ldr	r3, [r7, #4]
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	4619      	mov	r1, r3
 8001b42:	4b24      	ldr	r3, [pc, #144]	; (8001bd4 <HAL_DMA_IRQHandler+0xb4c>)
 8001b44:	4299      	cmp	r1, r3
 8001b46:	d062      	beq.n	8001c0e <HAL_DMA_IRQHandler+0xb86>
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	681b      	ldr	r3, [r3, #0]
 8001b4c:	4619      	mov	r1, r3
 8001b4e:	4b22      	ldr	r3, [pc, #136]	; (8001bd8 <HAL_DMA_IRQHandler+0xb50>)
 8001b50:	4299      	cmp	r1, r3
 8001b52:	d059      	beq.n	8001c08 <HAL_DMA_IRQHandler+0xb80>
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4619      	mov	r1, r3
 8001b5a:	4b20      	ldr	r3, [pc, #128]	; (8001bdc <HAL_DMA_IRQHandler+0xb54>)
 8001b5c:	4299      	cmp	r1, r3
 8001b5e:	d050      	beq.n	8001c02 <HAL_DMA_IRQHandler+0xb7a>
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	681b      	ldr	r3, [r3, #0]
 8001b64:	4619      	mov	r1, r3
 8001b66:	4b1e      	ldr	r3, [pc, #120]	; (8001be0 <HAL_DMA_IRQHandler+0xb58>)
 8001b68:	4299      	cmp	r1, r3
 8001b6a:	d047      	beq.n	8001bfc <HAL_DMA_IRQHandler+0xb74>
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	681b      	ldr	r3, [r3, #0]
 8001b70:	4619      	mov	r1, r3
 8001b72:	4b1c      	ldr	r3, [pc, #112]	; (8001be4 <HAL_DMA_IRQHandler+0xb5c>)
 8001b74:	4299      	cmp	r1, r3
 8001b76:	d024      	beq.n	8001bc2 <HAL_DMA_IRQHandler+0xb3a>
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4619      	mov	r1, r3
 8001b7e:	4b1a      	ldr	r3, [pc, #104]	; (8001be8 <HAL_DMA_IRQHandler+0xb60>)
 8001b80:	4299      	cmp	r1, r3
 8001b82:	d01c      	beq.n	8001bbe <HAL_DMA_IRQHandler+0xb36>
 8001b84:	687b      	ldr	r3, [r7, #4]
 8001b86:	681b      	ldr	r3, [r3, #0]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	4b18      	ldr	r3, [pc, #96]	; (8001bec <HAL_DMA_IRQHandler+0xb64>)
 8001b8c:	4299      	cmp	r1, r3
 8001b8e:	d014      	beq.n	8001bba <HAL_DMA_IRQHandler+0xb32>
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4619      	mov	r1, r3
 8001b96:	4b16      	ldr	r3, [pc, #88]	; (8001bf0 <HAL_DMA_IRQHandler+0xb68>)
 8001b98:	4299      	cmp	r1, r3
 8001b9a:	d00b      	beq.n	8001bb4 <HAL_DMA_IRQHandler+0xb2c>
 8001b9c:	687b      	ldr	r3, [r7, #4]
 8001b9e:	681b      	ldr	r3, [r3, #0]
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	4b14      	ldr	r3, [pc, #80]	; (8001bf4 <HAL_DMA_IRQHandler+0xb6c>)
 8001ba4:	4299      	cmp	r1, r3
 8001ba6:	d102      	bne.n	8001bae <HAL_DMA_IRQHandler+0xb26>
 8001ba8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001bac:	e035      	b.n	8001c1a <HAL_DMA_IRQHandler+0xb92>
 8001bae:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001bb2:	e032      	b.n	8001c1a <HAL_DMA_IRQHandler+0xb92>
 8001bb4:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001bb8:	e02f      	b.n	8001c1a <HAL_DMA_IRQHandler+0xb92>
 8001bba:	2320      	movs	r3, #32
 8001bbc:	e02d      	b.n	8001c1a <HAL_DMA_IRQHandler+0xb92>
 8001bbe:	2302      	movs	r3, #2
 8001bc0:	e02b      	b.n	8001c1a <HAL_DMA_IRQHandler+0xb92>
 8001bc2:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8001bc6:	e028      	b.n	8001c1a <HAL_DMA_IRQHandler+0xb92>
 8001bc8:	40020000 	.word	0x40020000
 8001bcc:	40020008 	.word	0x40020008
 8001bd0:	4002001c 	.word	0x4002001c
 8001bd4:	40020030 	.word	0x40020030
 8001bd8:	40020044 	.word	0x40020044
 8001bdc:	40020058 	.word	0x40020058
 8001be0:	4002006c 	.word	0x4002006c
 8001be4:	40020080 	.word	0x40020080
 8001be8:	40020408 	.word	0x40020408
 8001bec:	4002041c 	.word	0x4002041c
 8001bf0:	40020430 	.word	0x40020430
 8001bf4:	40020444 	.word	0x40020444
 8001bf8:	40020400 	.word	0x40020400
 8001bfc:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8001c00:	e00b      	b.n	8001c1a <HAL_DMA_IRQHandler+0xb92>
 8001c02:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8001c06:	e008      	b.n	8001c1a <HAL_DMA_IRQHandler+0xb92>
 8001c08:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001c0c:	e005      	b.n	8001c1a <HAL_DMA_IRQHandler+0xb92>
 8001c0e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c12:	e002      	b.n	8001c1a <HAL_DMA_IRQHandler+0xb92>
 8001c14:	2320      	movs	r3, #32
 8001c16:	e000      	b.n	8001c1a <HAL_DMA_IRQHandler+0xb92>
 8001c18:	2302      	movs	r3, #2
 8001c1a:	6053      	str	r3, [r2, #4]
    
      /* Update error code */
      SET_BIT(hdma->ErrorCode, HAL_DMA_ERROR_NONE);
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	635a      	str	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	2201      	movs	r2, #1
 8001c28:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    
      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2200      	movs	r2, #0
 8001c30:	f883 2020 	strb.w	r2, [r3, #32]
    
      if(hdma->XferCpltCallback != NULL)
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c38:	2b00      	cmp	r3, #0
 8001c3a:	d003      	beq.n	8001c44 <HAL_DMA_IRQHandler+0xbbc>
      {       
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001c40:	6878      	ldr	r0, [r7, #4]
 8001c42:	4798      	blx	r3
      }
    }
  }
}
 8001c44:	bf00      	nop
 8001c46:	3708      	adds	r7, #8
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bd80      	pop	{r7, pc}

08001c4c <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8001c4c:	b480      	push	{r7}
 8001c4e:	b085      	sub	sp, #20
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	60f8      	str	r0, [r7, #12]
 8001c54:	60b9      	str	r1, [r7, #8]
 8001c56:	607a      	str	r2, [r7, #4]
 8001c58:	603b      	str	r3, [r7, #0]
  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	683a      	ldr	r2, [r7, #0]
 8001c60:	605a      	str	r2, [r3, #4]
  
  /* Peripheral to Memory */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8001c62:	68fb      	ldr	r3, [r7, #12]
 8001c64:	685b      	ldr	r3, [r3, #4]
 8001c66:	2b10      	cmp	r3, #16
 8001c68:	d108      	bne.n	8001c7c <DMA_SetConfig+0x30>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8001c6a:	68fb      	ldr	r3, [r7, #12]
 8001c6c:	681b      	ldr	r3, [r3, #0]
 8001c6e:	687a      	ldr	r2, [r7, #4]
 8001c70:	609a      	str	r2, [r3, #8]
    
    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	68ba      	ldr	r2, [r7, #8]
 8001c78:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;
    
    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8001c7a:	e007      	b.n	8001c8c <DMA_SetConfig+0x40>
    hdma->Instance->CPAR = SrcAddress;
 8001c7c:	68fb      	ldr	r3, [r7, #12]
 8001c7e:	681b      	ldr	r3, [r3, #0]
 8001c80:	68ba      	ldr	r2, [r7, #8]
 8001c82:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8001c84:	68fb      	ldr	r3, [r7, #12]
 8001c86:	681b      	ldr	r3, [r3, #0]
 8001c88:	687a      	ldr	r2, [r7, #4]
 8001c8a:	60da      	str	r2, [r3, #12]
}
 8001c8c:	bf00      	nop
 8001c8e:	3714      	adds	r7, #20
 8001c90:	46bd      	mov	sp, r7
 8001c92:	bc80      	pop	{r7}
 8001c94:	4770      	bx	lr
	...

08001c98 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c98:	b480      	push	{r7}
 8001c9a:	b08b      	sub	sp, #44	; 0x2c
 8001c9c:	af00      	add	r7, sp, #0
 8001c9e:	6078      	str	r0, [r7, #4]
 8001ca0:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00;
 8001ca2:	2300      	movs	r3, #0
 8001ca4:	61fb      	str	r3, [r7, #28]
  uint32_t iocurrent = 0x00;
 8001ca6:	2300      	movs	r3, #0
 8001ca8:	61bb      	str	r3, [r7, #24]
  uint32_t temp = 0x00;
 8001caa:	2300      	movs	r3, #0
 8001cac:	617b      	str	r3, [r7, #20]
  uint32_t config = 0x00;
 8001cae:	2300      	movs	r3, #0
 8001cb0:	623b      	str	r3, [r7, #32]
  __IO uint32_t *configregister; /* Store the address of CRL or CRH register based on pin number */
  uint32_t registeroffset = 0; /* offset used during computation of CNF and MODE bits placement inside CRL or CRH register */
 8001cb2:	2300      	movs	r3, #0
 8001cb4:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001cb6:	2300      	movs	r3, #0
 8001cb8:	627b      	str	r3, [r7, #36]	; 0x24
 8001cba:	e133      	b.n	8001f24 <HAL_GPIO_Init+0x28c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	61fb      	str	r3, [r7, #28]
    
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001cc6:	683b      	ldr	r3, [r7, #0]
 8001cc8:	681a      	ldr	r2, [r3, #0]
 8001cca:	69fb      	ldr	r3, [r7, #28]
 8001ccc:	4013      	ands	r3, r2
 8001cce:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001cd0:	69ba      	ldr	r2, [r7, #24]
 8001cd2:	69fb      	ldr	r3, [r7, #28]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	f040 8122 	bne.w	8001f1e <HAL_GPIO_Init+0x286>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	685b      	ldr	r3, [r3, #4]
 8001cde:	2b12      	cmp	r3, #18
 8001ce0:	d034      	beq.n	8001d4c <HAL_GPIO_Init+0xb4>
 8001ce2:	2b12      	cmp	r3, #18
 8001ce4:	d80d      	bhi.n	8001d02 <HAL_GPIO_Init+0x6a>
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d02b      	beq.n	8001d42 <HAL_GPIO_Init+0xaa>
 8001cea:	2b02      	cmp	r3, #2
 8001cec:	d804      	bhi.n	8001cf8 <HAL_GPIO_Init+0x60>
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d031      	beq.n	8001d56 <HAL_GPIO_Init+0xbe>
 8001cf2:	2b01      	cmp	r3, #1
 8001cf4:	d01c      	beq.n	8001d30 <HAL_GPIO_Init+0x98>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;
        
        /* Parameters are checked with assert_param */
        default:
          break;
 8001cf6:	e048      	b.n	8001d8a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001cf8:	2b03      	cmp	r3, #3
 8001cfa:	d043      	beq.n	8001d84 <HAL_GPIO_Init+0xec>
 8001cfc:	2b11      	cmp	r3, #17
 8001cfe:	d01b      	beq.n	8001d38 <HAL_GPIO_Init+0xa0>
          break;
 8001d00:	e043      	b.n	8001d8a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001d02:	4a8d      	ldr	r2, [pc, #564]	; (8001f38 <HAL_GPIO_Init+0x2a0>)
 8001d04:	4293      	cmp	r3, r2
 8001d06:	d026      	beq.n	8001d56 <HAL_GPIO_Init+0xbe>
 8001d08:	4a8b      	ldr	r2, [pc, #556]	; (8001f38 <HAL_GPIO_Init+0x2a0>)
 8001d0a:	4293      	cmp	r3, r2
 8001d0c:	d806      	bhi.n	8001d1c <HAL_GPIO_Init+0x84>
 8001d0e:	4a8b      	ldr	r2, [pc, #556]	; (8001f3c <HAL_GPIO_Init+0x2a4>)
 8001d10:	4293      	cmp	r3, r2
 8001d12:	d020      	beq.n	8001d56 <HAL_GPIO_Init+0xbe>
 8001d14:	4a8a      	ldr	r2, [pc, #552]	; (8001f40 <HAL_GPIO_Init+0x2a8>)
 8001d16:	4293      	cmp	r3, r2
 8001d18:	d01d      	beq.n	8001d56 <HAL_GPIO_Init+0xbe>
          break;
 8001d1a:	e036      	b.n	8001d8a <HAL_GPIO_Init+0xf2>
      switch (GPIO_Init->Mode)
 8001d1c:	4a89      	ldr	r2, [pc, #548]	; (8001f44 <HAL_GPIO_Init+0x2ac>)
 8001d1e:	4293      	cmp	r3, r2
 8001d20:	d019      	beq.n	8001d56 <HAL_GPIO_Init+0xbe>
 8001d22:	4a89      	ldr	r2, [pc, #548]	; (8001f48 <HAL_GPIO_Init+0x2b0>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d016      	beq.n	8001d56 <HAL_GPIO_Init+0xbe>
 8001d28:	4a88      	ldr	r2, [pc, #544]	; (8001f4c <HAL_GPIO_Init+0x2b4>)
 8001d2a:	4293      	cmp	r3, r2
 8001d2c:	d013      	beq.n	8001d56 <HAL_GPIO_Init+0xbe>
          break;
 8001d2e:	e02c      	b.n	8001d8a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001d30:	683b      	ldr	r3, [r7, #0]
 8001d32:	68db      	ldr	r3, [r3, #12]
 8001d34:	623b      	str	r3, [r7, #32]
          break;
 8001d36:	e028      	b.n	8001d8a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001d38:	683b      	ldr	r3, [r7, #0]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	3304      	adds	r3, #4
 8001d3e:	623b      	str	r3, [r7, #32]
          break;
 8001d40:	e023      	b.n	8001d8a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001d42:	683b      	ldr	r3, [r7, #0]
 8001d44:	68db      	ldr	r3, [r3, #12]
 8001d46:	3308      	adds	r3, #8
 8001d48:	623b      	str	r3, [r7, #32]
          break;
 8001d4a:	e01e      	b.n	8001d8a <HAL_GPIO_Init+0xf2>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	68db      	ldr	r3, [r3, #12]
 8001d50:	330c      	adds	r3, #12
 8001d52:	623b      	str	r3, [r7, #32]
          break;
 8001d54:	e019      	b.n	8001d8a <HAL_GPIO_Init+0xf2>
          if(GPIO_Init->Pull == GPIO_NOPULL)
 8001d56:	683b      	ldr	r3, [r7, #0]
 8001d58:	689b      	ldr	r3, [r3, #8]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	d102      	bne.n	8001d64 <HAL_GPIO_Init+0xcc>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001d5e:	2304      	movs	r3, #4
 8001d60:	623b      	str	r3, [r7, #32]
          break; 
 8001d62:	e012      	b.n	8001d8a <HAL_GPIO_Init+0xf2>
          else if(GPIO_Init->Pull == GPIO_PULLUP)
 8001d64:	683b      	ldr	r3, [r7, #0]
 8001d66:	689b      	ldr	r3, [r3, #8]
 8001d68:	2b01      	cmp	r3, #1
 8001d6a:	d105      	bne.n	8001d78 <HAL_GPIO_Init+0xe0>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d6c:	2308      	movs	r3, #8
 8001d6e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	69fa      	ldr	r2, [r7, #28]
 8001d74:	611a      	str	r2, [r3, #16]
          break; 
 8001d76:	e008      	b.n	8001d8a <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001d78:	2308      	movs	r3, #8
 8001d7a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	69fa      	ldr	r2, [r7, #28]
 8001d80:	615a      	str	r2, [r3, #20]
          break; 
 8001d82:	e002      	b.n	8001d8a <HAL_GPIO_Init+0xf2>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001d84:	2300      	movs	r3, #0
 8001d86:	623b      	str	r3, [r7, #32]
          break;
 8001d88:	bf00      	nop
      }
      
      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001d8a:	69bb      	ldr	r3, [r7, #24]
 8001d8c:	2bff      	cmp	r3, #255	; 0xff
 8001d8e:	d801      	bhi.n	8001d94 <HAL_GPIO_Init+0xfc>
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	e001      	b.n	8001d98 <HAL_GPIO_Init+0x100>
 8001d94:	687b      	ldr	r3, [r7, #4]
 8001d96:	3304      	adds	r3, #4
 8001d98:	60fb      	str	r3, [r7, #12]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2) : ((position - 8) << 2);
 8001d9a:	69bb      	ldr	r3, [r7, #24]
 8001d9c:	2bff      	cmp	r3, #255	; 0xff
 8001d9e:	d802      	bhi.n	8001da6 <HAL_GPIO_Init+0x10e>
 8001da0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	e002      	b.n	8001dac <HAL_GPIO_Init+0x114>
 8001da6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001da8:	3b08      	subs	r3, #8
 8001daa:	009b      	lsls	r3, r3, #2
 8001dac:	613b      	str	r3, [r7, #16]
      
      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset ), (config << registeroffset));
 8001dae:	68fb      	ldr	r3, [r7, #12]
 8001db0:	681a      	ldr	r2, [r3, #0]
 8001db2:	210f      	movs	r1, #15
 8001db4:	693b      	ldr	r3, [r7, #16]
 8001db6:	fa01 f303 	lsl.w	r3, r1, r3
 8001dba:	43db      	mvns	r3, r3
 8001dbc:	401a      	ands	r2, r3
 8001dbe:	6a39      	ldr	r1, [r7, #32]
 8001dc0:	693b      	ldr	r3, [r7, #16]
 8001dc2:	fa01 f303 	lsl.w	r3, r1, r3
 8001dc6:	431a      	orrs	r2, r3
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	601a      	str	r2, [r3, #0]
      
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8001dcc:	683b      	ldr	r3, [r7, #0]
 8001dce:	685b      	ldr	r3, [r3, #4]
 8001dd0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	f000 80a2 	beq.w	8001f1e <HAL_GPIO_Init+0x286>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001dda:	4a5d      	ldr	r2, [pc, #372]	; (8001f50 <HAL_GPIO_Init+0x2b8>)
 8001ddc:	4b5c      	ldr	r3, [pc, #368]	; (8001f50 <HAL_GPIO_Init+0x2b8>)
 8001dde:	699b      	ldr	r3, [r3, #24]
 8001de0:	f043 0301 	orr.w	r3, r3, #1
 8001de4:	6193      	str	r3, [r2, #24]
 8001de6:	4b5a      	ldr	r3, [pc, #360]	; (8001f50 <HAL_GPIO_Init+0x2b8>)
 8001de8:	699b      	ldr	r3, [r3, #24]
 8001dea:	f003 0301 	and.w	r3, r3, #1
 8001dee:	60bb      	str	r3, [r7, #8]
 8001df0:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2];
 8001df2:	4a58      	ldr	r2, [pc, #352]	; (8001f54 <HAL_GPIO_Init+0x2bc>)
 8001df4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df6:	089b      	lsrs	r3, r3, #2
 8001df8:	3302      	adds	r3, #2
 8001dfa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001dfe:	617b      	str	r3, [r7, #20]
        CLEAR_BIT(temp, ((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001e00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e02:	f003 0303 	and.w	r3, r3, #3
 8001e06:	009b      	lsls	r3, r3, #2
 8001e08:	220f      	movs	r2, #15
 8001e0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e0e:	43db      	mvns	r3, r3
 8001e10:	697a      	ldr	r2, [r7, #20]
 8001e12:	4013      	ands	r3, r2
 8001e14:	617b      	str	r3, [r7, #20]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001e16:	687b      	ldr	r3, [r7, #4]
 8001e18:	4a4f      	ldr	r2, [pc, #316]	; (8001f58 <HAL_GPIO_Init+0x2c0>)
 8001e1a:	4293      	cmp	r3, r2
 8001e1c:	d01f      	beq.n	8001e5e <HAL_GPIO_Init+0x1c6>
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	4a4e      	ldr	r2, [pc, #312]	; (8001f5c <HAL_GPIO_Init+0x2c4>)
 8001e22:	4293      	cmp	r3, r2
 8001e24:	d019      	beq.n	8001e5a <HAL_GPIO_Init+0x1c2>
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	4a4d      	ldr	r2, [pc, #308]	; (8001f60 <HAL_GPIO_Init+0x2c8>)
 8001e2a:	4293      	cmp	r3, r2
 8001e2c:	d013      	beq.n	8001e56 <HAL_GPIO_Init+0x1be>
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	4a4c      	ldr	r2, [pc, #304]	; (8001f64 <HAL_GPIO_Init+0x2cc>)
 8001e32:	4293      	cmp	r3, r2
 8001e34:	d00d      	beq.n	8001e52 <HAL_GPIO_Init+0x1ba>
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	4a4b      	ldr	r2, [pc, #300]	; (8001f68 <HAL_GPIO_Init+0x2d0>)
 8001e3a:	4293      	cmp	r3, r2
 8001e3c:	d007      	beq.n	8001e4e <HAL_GPIO_Init+0x1b6>
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	4a4a      	ldr	r2, [pc, #296]	; (8001f6c <HAL_GPIO_Init+0x2d4>)
 8001e42:	4293      	cmp	r3, r2
 8001e44:	d101      	bne.n	8001e4a <HAL_GPIO_Init+0x1b2>
 8001e46:	2305      	movs	r3, #5
 8001e48:	e00a      	b.n	8001e60 <HAL_GPIO_Init+0x1c8>
 8001e4a:	2306      	movs	r3, #6
 8001e4c:	e008      	b.n	8001e60 <HAL_GPIO_Init+0x1c8>
 8001e4e:	2304      	movs	r3, #4
 8001e50:	e006      	b.n	8001e60 <HAL_GPIO_Init+0x1c8>
 8001e52:	2303      	movs	r3, #3
 8001e54:	e004      	b.n	8001e60 <HAL_GPIO_Init+0x1c8>
 8001e56:	2302      	movs	r3, #2
 8001e58:	e002      	b.n	8001e60 <HAL_GPIO_Init+0x1c8>
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	e000      	b.n	8001e60 <HAL_GPIO_Init+0x1c8>
 8001e5e:	2300      	movs	r3, #0
 8001e60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001e62:	f002 0203 	and.w	r2, r2, #3
 8001e66:	0092      	lsls	r2, r2, #2
 8001e68:	4093      	lsls	r3, r2
 8001e6a:	697a      	ldr	r2, [r7, #20]
 8001e6c:	4313      	orrs	r3, r2
 8001e6e:	617b      	str	r3, [r7, #20]
        AFIO->EXTICR[position >> 2] = temp;
 8001e70:	4938      	ldr	r1, [pc, #224]	; (8001f54 <HAL_GPIO_Init+0x2bc>)
 8001e72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001e74:	089b      	lsrs	r3, r3, #2
 8001e76:	3302      	adds	r3, #2
 8001e78:	697a      	ldr	r2, [r7, #20]
 8001e7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
        

        /* Configure the interrupt mask */
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001e7e:	683b      	ldr	r3, [r7, #0]
 8001e80:	685b      	ldr	r3, [r3, #4]
 8001e82:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d006      	beq.n	8001e98 <HAL_GPIO_Init+0x200>
        {
          SET_BIT(EXTI->IMR, iocurrent); 
 8001e8a:	4939      	ldr	r1, [pc, #228]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001e8c:	4b38      	ldr	r3, [pc, #224]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001e8e:	681a      	ldr	r2, [r3, #0]
 8001e90:	69bb      	ldr	r3, [r7, #24]
 8001e92:	4313      	orrs	r3, r2
 8001e94:	600b      	str	r3, [r1, #0]
 8001e96:	e006      	b.n	8001ea6 <HAL_GPIO_Init+0x20e>
        } 
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent); 
 8001e98:	4935      	ldr	r1, [pc, #212]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001e9a:	4b35      	ldr	r3, [pc, #212]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001e9c:	681a      	ldr	r2, [r3, #0]
 8001e9e:	69bb      	ldr	r3, [r7, #24]
 8001ea0:	43db      	mvns	r3, r3
 8001ea2:	4013      	ands	r3, r2
 8001ea4:	600b      	str	r3, [r1, #0]
        } 
        
        /* Configure the event mask */
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	685b      	ldr	r3, [r3, #4]
 8001eaa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d006      	beq.n	8001ec0 <HAL_GPIO_Init+0x228>
        {
          SET_BIT(EXTI->EMR, iocurrent); 
 8001eb2:	492f      	ldr	r1, [pc, #188]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001eb4:	4b2e      	ldr	r3, [pc, #184]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001eb6:	685a      	ldr	r2, [r3, #4]
 8001eb8:	69bb      	ldr	r3, [r7, #24]
 8001eba:	4313      	orrs	r3, r2
 8001ebc:	604b      	str	r3, [r1, #4]
 8001ebe:	e006      	b.n	8001ece <HAL_GPIO_Init+0x236>
        } 
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent); 
 8001ec0:	492b      	ldr	r1, [pc, #172]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001ec2:	4b2b      	ldr	r3, [pc, #172]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001ec4:	685a      	ldr	r2, [r3, #4]
 8001ec6:	69bb      	ldr	r3, [r7, #24]
 8001ec8:	43db      	mvns	r3, r3
 8001eca:	4013      	ands	r3, r2
 8001ecc:	604b      	str	r3, [r1, #4]
        }
        
        /* Enable or disable the rising trigger */
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001ece:	683b      	ldr	r3, [r7, #0]
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001ed6:	2b00      	cmp	r3, #0
 8001ed8:	d006      	beq.n	8001ee8 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(EXTI->RTSR, iocurrent); 
 8001eda:	4925      	ldr	r1, [pc, #148]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001edc:	4b24      	ldr	r3, [pc, #144]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001ede:	689a      	ldr	r2, [r3, #8]
 8001ee0:	69bb      	ldr	r3, [r7, #24]
 8001ee2:	4313      	orrs	r3, r2
 8001ee4:	608b      	str	r3, [r1, #8]
 8001ee6:	e006      	b.n	8001ef6 <HAL_GPIO_Init+0x25e>
        } 
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent); 
 8001ee8:	4921      	ldr	r1, [pc, #132]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001eea:	4b21      	ldr	r3, [pc, #132]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001eec:	689a      	ldr	r2, [r3, #8]
 8001eee:	69bb      	ldr	r3, [r7, #24]
 8001ef0:	43db      	mvns	r3, r3
 8001ef2:	4013      	ands	r3, r2
 8001ef4:	608b      	str	r3, [r1, #8]
        }
        
        /* Enable or disable the falling trigger */
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001ef6:	683b      	ldr	r3, [r7, #0]
 8001ef8:	685b      	ldr	r3, [r3, #4]
 8001efa:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d006      	beq.n	8001f10 <HAL_GPIO_Init+0x278>
        {
          SET_BIT(EXTI->FTSR, iocurrent); 
 8001f02:	491b      	ldr	r1, [pc, #108]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001f04:	4b1a      	ldr	r3, [pc, #104]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001f06:	68da      	ldr	r2, [r3, #12]
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	4313      	orrs	r3, r2
 8001f0c:	60cb      	str	r3, [r1, #12]
 8001f0e:	e006      	b.n	8001f1e <HAL_GPIO_Init+0x286>
        } 
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent); 
 8001f10:	4917      	ldr	r1, [pc, #92]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001f12:	4b17      	ldr	r3, [pc, #92]	; (8001f70 <HAL_GPIO_Init+0x2d8>)
 8001f14:	68da      	ldr	r2, [r3, #12]
 8001f16:	69bb      	ldr	r3, [r7, #24]
 8001f18:	43db      	mvns	r3, r3
 8001f1a:	4013      	ands	r3, r2
 8001f1c:	60cb      	str	r3, [r1, #12]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001f1e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f20:	3301      	adds	r3, #1
 8001f22:	627b      	str	r3, [r7, #36]	; 0x24
 8001f24:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001f26:	2b0f      	cmp	r3, #15
 8001f28:	f67f aec8 	bls.w	8001cbc <HAL_GPIO_Init+0x24>
        }
      }
    }
  }
}
 8001f2c:	bf00      	nop
 8001f2e:	372c      	adds	r7, #44	; 0x2c
 8001f30:	46bd      	mov	sp, r7
 8001f32:	bc80      	pop	{r7}
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	10210000 	.word	0x10210000
 8001f3c:	10110000 	.word	0x10110000
 8001f40:	10120000 	.word	0x10120000
 8001f44:	10310000 	.word	0x10310000
 8001f48:	10320000 	.word	0x10320000
 8001f4c:	10220000 	.word	0x10220000
 8001f50:	40021000 	.word	0x40021000
 8001f54:	40010000 	.word	0x40010000
 8001f58:	40010800 	.word	0x40010800
 8001f5c:	40010c00 	.word	0x40010c00
 8001f60:	40011000 	.word	0x40011000
 8001f64:	40011400 	.word	0x40011400
 8001f68:	40011800 	.word	0x40011800
 8001f6c:	40011c00 	.word	0x40011c00
 8001f70:	40010400 	.word	0x40010400

08001f74 <HAL_GPIO_WritePin>:
  *            @arg GPIO_BIT_RESET: to clear the port pin
  *            @arg GPIO_BIT_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f74:	b480      	push	{r7}
 8001f76:	b083      	sub	sp, #12
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	460b      	mov	r3, r1
 8001f7e:	807b      	strh	r3, [r7, #2]
 8001f80:	4613      	mov	r3, r2
 8001f82:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f84:	787b      	ldrb	r3, [r7, #1]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	d003      	beq.n	8001f92 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f8a:	887a      	ldrh	r2, [r7, #2]
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001f90:	e003      	b.n	8001f9a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001f92:	887b      	ldrh	r3, [r7, #2]
 8001f94:	041a      	lsls	r2, r3, #16
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	611a      	str	r2, [r3, #16]
}
 8001f9a:	bf00      	nop
 8001f9c:	370c      	adds	r7, #12
 8001f9e:	46bd      	mov	sp, r7
 8001fa0:	bc80      	pop	{r7}
 8001fa2:	4770      	bx	lr

08001fa4 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral 
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001fa4:	b480      	push	{r7}
 8001fa6:	b083      	sub	sp, #12
 8001fa8:	af00      	add	r7, sp, #0
 8001faa:	6078      	str	r0, [r7, #4]
 8001fac:	460b      	mov	r3, r1
 8001fae:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  GPIOx->ODR ^= GPIO_Pin;
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	68da      	ldr	r2, [r3, #12]
 8001fb4:	887b      	ldrh	r3, [r7, #2]
 8001fb6:	405a      	eors	r2, r3
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	60da      	str	r2, [r3, #12]
}
 8001fbc:	bf00      	nop
 8001fbe:	370c      	adds	r7, #12
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	bc80      	pop	{r7}
 8001fc4:	4770      	bx	lr
	...

08001fc8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fc8:	b590      	push	{r4, r7, lr}
 8001fca:	b085      	sub	sp, #20
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange = 0;
 8001fd0:	2300      	movs	r3, #0
 8001fd2:	60fb      	str	r3, [r7, #12]
  uint32_t pclk1 = 0;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	60bb      	str	r3, [r7, #8]

  /* Check the I2C handle allocation */
  if(hi2c == NULL)
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2b00      	cmp	r3, #0
 8001fdc:	d101      	bne.n	8001fe2 <HAL_I2C_Init+0x1a>
  {
    return HAL_ERROR;
 8001fde:	2301      	movs	r3, #1
 8001fe0:	e06e      	b.n	80020c0 <HAL_I2C_Init+0xf8>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if(hi2c->State == HAL_I2C_STATE_RESET)
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d106      	bne.n	8001ffc <HAL_I2C_Init+0x34>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2200      	movs	r2, #0
 8001ff2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8001ff6:	6878      	ldr	r0, [r7, #4]
 8001ff8:	f008 fc82 	bl	800a900 <HAL_I2C_MspInit>
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	2224      	movs	r2, #36	; 0x24
 8002000:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	681b      	ldr	r3, [r3, #0]
 8002008:	687a      	ldr	r2, [r7, #4]
 800200a:	6812      	ldr	r2, [r2, #0]
 800200c:	6812      	ldr	r2, [r2, #0]
 800200e:	f022 0201 	bic.w	r2, r2, #1
 8002012:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002014:	f002 fdc0 	bl	8004b98 <HAL_RCC_GetPCLK1Freq>
 8002018:	60b8      	str	r0, [r7, #8]

  /* Calculate frequency range */
  freqrange = I2C_FREQ_RANGE(pclk1);
 800201a:	68bb      	ldr	r3, [r7, #8]
 800201c:	4a2a      	ldr	r2, [pc, #168]	; (80020c8 <HAL_I2C_Init+0x100>)
 800201e:	fba2 2303 	umull	r2, r3, r2, r3
 8002022:	0c9b      	lsrs	r3, r3, #18
 8002024:	60fb      	str	r3, [r7, #12]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->CR2 = freqrange;
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	68fa      	ldr	r2, [r7, #12]
 800202c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  hi2c->Instance->TRISE = I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed);
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	4925      	ldr	r1, [pc, #148]	; (80020cc <HAL_I2C_Init+0x104>)
 8002038:	428b      	cmp	r3, r1
 800203a:	d802      	bhi.n	8002042 <HAL_I2C_Init+0x7a>
 800203c:	68fb      	ldr	r3, [r7, #12]
 800203e:	3301      	adds	r3, #1
 8002040:	e009      	b.n	8002056 <HAL_I2C_Init+0x8e>
 8002042:	68fb      	ldr	r3, [r7, #12]
 8002044:	f44f 7196 	mov.w	r1, #300	; 0x12c
 8002048:	fb01 f303 	mul.w	r3, r1, r3
 800204c:	4920      	ldr	r1, [pc, #128]	; (80020d0 <HAL_I2C_Init+0x108>)
 800204e:	fba1 1303 	umull	r1, r3, r1, r3
 8002052:	099b      	lsrs	r3, r3, #6
 8002054:	3301      	adds	r3, #1
 8002056:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  hi2c->Instance->CCR = I2C_Configure_Speed(hi2c, pclk1);
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681c      	ldr	r4, [r3, #0]
 800205c:	68b9      	ldr	r1, [r7, #8]
 800205e:	6878      	ldr	r0, [r7, #4]
 8002060:	f000 fbfe 	bl	8002860 <I2C_Configure_Speed>
 8002064:	4603      	mov	r3, r0
 8002066:	61e3      	str	r3, [r4, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002068:	687b      	ldr	r3, [r7, #4]
 800206a:	681b      	ldr	r3, [r3, #0]
 800206c:	687a      	ldr	r2, [r7, #4]
 800206e:	69d1      	ldr	r1, [r2, #28]
 8002070:	687a      	ldr	r2, [r7, #4]
 8002072:	6a12      	ldr	r2, [r2, #32]
 8002074:	430a      	orrs	r2, r1
 8002076:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  hi2c->Instance->OAR1 = (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1);
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	687a      	ldr	r2, [r7, #4]
 800207e:	6911      	ldr	r1, [r2, #16]
 8002080:	687a      	ldr	r2, [r7, #4]
 8002082:	68d2      	ldr	r2, [r2, #12]
 8002084:	430a      	orrs	r2, r1
 8002086:	609a      	str	r2, [r3, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	687a      	ldr	r2, [r7, #4]
 800208e:	6951      	ldr	r1, [r2, #20]
 8002090:	687a      	ldr	r2, [r7, #4]
 8002092:	6992      	ldr	r2, [r2, #24]
 8002094:	430a      	orrs	r2, r1
 8002096:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	687a      	ldr	r2, [r7, #4]
 800209e:	6812      	ldr	r2, [r2, #0]
 80020a0:	6812      	ldr	r2, [r2, #0]
 80020a2:	f042 0201 	orr.w	r2, r2, #1
 80020a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	2200      	movs	r2, #0
 80020ac:	639a      	str	r2, [r3, #56]	; 0x38
  hi2c->State = HAL_I2C_STATE_READY;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2220      	movs	r2, #32
 80020b2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80020b6:	687b      	ldr	r3, [r7, #4]
 80020b8:	2200      	movs	r2, #0
 80020ba:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

  return HAL_OK;
 80020be:	2300      	movs	r3, #0
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	3714      	adds	r7, #20
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd90      	pop	{r4, r7, pc}
 80020c8:	431bde83 	.word	0x431bde83
 80020cc:	000186a0 	.word	0x000186a0
 80020d0:	10624dd3 	.word	0x10624dd3

080020d4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80020d4:	b580      	push	{r7, lr}
 80020d6:	b086      	sub	sp, #24
 80020d8:	af02      	add	r7, sp, #8
 80020da:	60f8      	str	r0, [r7, #12]
 80020dc:	4608      	mov	r0, r1
 80020de:	4611      	mov	r1, r2
 80020e0:	461a      	mov	r2, r3
 80020e2:	4603      	mov	r3, r0
 80020e4:	817b      	strh	r3, [r7, #10]
 80020e6:	460b      	mov	r3, r1
 80020e8:	813b      	strh	r3, [r7, #8]
 80020ea:	4613      	mov	r3, r2
 80020ec:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 80020ee:	68fb      	ldr	r3, [r7, #12]
 80020f0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80020f4:	b2db      	uxtb	r3, r3
 80020f6:	2b20      	cmp	r3, #32
 80020f8:	f040 80b3 	bne.w	8002262 <HAL_I2C_Mem_Write+0x18e>
  {
    if((pData == NULL) || (Size == 0))
 80020fc:	69bb      	ldr	r3, [r7, #24]
 80020fe:	2b00      	cmp	r3, #0
 8002100:	d002      	beq.n	8002108 <HAL_I2C_Mem_Write+0x34>
 8002102:	8bbb      	ldrh	r3, [r7, #28]
 8002104:	2b00      	cmp	r3, #0
 8002106:	d101      	bne.n	800210c <HAL_I2C_Mem_Write+0x38>
    {
      return  HAL_ERROR;
 8002108:	2301      	movs	r3, #1
 800210a:	e0ab      	b.n	8002264 <HAL_I2C_Mem_Write+0x190>
    }

    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG) != HAL_OK)
 800210c:	f242 7310 	movw	r3, #10000	; 0x2710
 8002110:	2201      	movs	r2, #1
 8002112:	4956      	ldr	r1, [pc, #344]	; (800226c <HAL_I2C_Mem_Write+0x198>)
 8002114:	68f8      	ldr	r0, [r7, #12]
 8002116:	f000 fbf1 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 800211a:	4603      	mov	r3, r0
 800211c:	2b00      	cmp	r3, #0
 800211e:	d001      	beq.n	8002124 <HAL_I2C_Mem_Write+0x50>
    {
      return HAL_BUSY;
 8002120:	2302      	movs	r3, #2
 8002122:	e09f      	b.n	8002264 <HAL_I2C_Mem_Write+0x190>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002124:	68fb      	ldr	r3, [r7, #12]
 8002126:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800212a:	2b01      	cmp	r3, #1
 800212c:	d101      	bne.n	8002132 <HAL_I2C_Mem_Write+0x5e>
 800212e:	2302      	movs	r3, #2
 8002130:	e098      	b.n	8002264 <HAL_I2C_Mem_Write+0x190>
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	2201      	movs	r2, #1
 8002136:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	68fa      	ldr	r2, [r7, #12]
 8002140:	6812      	ldr	r2, [r2, #0]
 8002142:	6812      	ldr	r2, [r2, #0]
 8002144:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002148:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_TX;
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	2221      	movs	r2, #33	; 0x21
 800214e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_MEM;
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	2240      	movs	r2, #64	; 0x40
 8002156:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800215a:	68fb      	ldr	r3, [r7, #12]
 800215c:	2200      	movs	r2, #0
 800215e:	639a      	str	r2, [r3, #56]	; 0x38

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 8002160:	88f8      	ldrh	r0, [r7, #6]
 8002162:	893a      	ldrh	r2, [r7, #8]
 8002164:	8979      	ldrh	r1, [r7, #10]
 8002166:	6a3b      	ldr	r3, [r7, #32]
 8002168:	9300      	str	r3, [sp, #0]
 800216a:	4603      	mov	r3, r0
 800216c:	68f8      	ldr	r0, [r7, #12]
 800216e:	f000 fa15 	bl	800259c <I2C_RequestMemoryWrite>
 8002172:	4603      	mov	r3, r0
 8002174:	2b00      	cmp	r3, #0
 8002176:	d044      	beq.n	8002202 <HAL_I2C_Mem_Write+0x12e>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800217c:	2b04      	cmp	r3, #4
 800217e:	d105      	bne.n	800218c <HAL_I2C_Mem_Write+0xb8>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002180:	68fb      	ldr	r3, [r7, #12]
 8002182:	2200      	movs	r2, #0
 8002184:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 8002188:	2301      	movs	r3, #1
 800218a:	e06b      	b.n	8002264 <HAL_I2C_Mem_Write+0x190>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	2200      	movs	r2, #0
 8002190:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 8002194:	2303      	movs	r3, #3
 8002196:	e065      	b.n	8002264 <HAL_I2C_Mem_Write+0x190>
    }

    while(Size > 0)
    {
      /* Wait until TXE flag is set */
      if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8002198:	6a39      	ldr	r1, [r7, #32]
 800219a:	68f8      	ldr	r0, [r7, #12]
 800219c:	f000 fca6 	bl	8002aec <I2C_WaitOnTXEFlagUntilTimeout>
 80021a0:	4603      	mov	r3, r0
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d00f      	beq.n	80021c6 <HAL_I2C_Mem_Write+0xf2>
      {
        if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80021a6:	68fb      	ldr	r3, [r7, #12]
 80021a8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80021aa:	2b04      	cmp	r3, #4
 80021ac:	d109      	bne.n	80021c2 <HAL_I2C_Mem_Write+0xee>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	68fa      	ldr	r2, [r7, #12]
 80021b4:	6812      	ldr	r2, [r2, #0]
 80021b6:	6812      	ldr	r2, [r2, #0]
 80021b8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80021bc:	601a      	str	r2, [r3, #0]
          return HAL_ERROR;
 80021be:	2301      	movs	r3, #1
 80021c0:	e050      	b.n	8002264 <HAL_I2C_Mem_Write+0x190>
        }
        else
        {
          return HAL_TIMEOUT;
 80021c2:	2303      	movs	r3, #3
 80021c4:	e04e      	b.n	8002264 <HAL_I2C_Mem_Write+0x190>
        }
      }

      /* Write data to DR */
      hi2c->Instance->DR = (*pData++);
 80021c6:	68fb      	ldr	r3, [r7, #12]
 80021c8:	681a      	ldr	r2, [r3, #0]
 80021ca:	69bb      	ldr	r3, [r7, #24]
 80021cc:	1c59      	adds	r1, r3, #1
 80021ce:	61b9      	str	r1, [r7, #24]
 80021d0:	781b      	ldrb	r3, [r3, #0]
 80021d2:	6113      	str	r3, [r2, #16]
      Size--;
 80021d4:	8bbb      	ldrh	r3, [r7, #28]
 80021d6:	3b01      	subs	r3, #1
 80021d8:	83bb      	strh	r3, [r7, #28]

      if((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (Size != 0))
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	695b      	ldr	r3, [r3, #20]
 80021e0:	f003 0304 	and.w	r3, r3, #4
 80021e4:	2b04      	cmp	r3, #4
 80021e6:	d10c      	bne.n	8002202 <HAL_I2C_Mem_Write+0x12e>
 80021e8:	8bbb      	ldrh	r3, [r7, #28]
 80021ea:	2b00      	cmp	r3, #0
 80021ec:	d009      	beq.n	8002202 <HAL_I2C_Mem_Write+0x12e>
      {
        /* Write data to DR */
        hi2c->Instance->DR = (*pData++);
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	681a      	ldr	r2, [r3, #0]
 80021f2:	69bb      	ldr	r3, [r7, #24]
 80021f4:	1c59      	adds	r1, r3, #1
 80021f6:	61b9      	str	r1, [r7, #24]
 80021f8:	781b      	ldrb	r3, [r3, #0]
 80021fa:	6113      	str	r3, [r2, #16]
        Size--;
 80021fc:	8bbb      	ldrh	r3, [r7, #28]
 80021fe:	3b01      	subs	r3, #1
 8002200:	83bb      	strh	r3, [r7, #28]
    while(Size > 0)
 8002202:	8bbb      	ldrh	r3, [r7, #28]
 8002204:	2b00      	cmp	r3, #0
 8002206:	d1c7      	bne.n	8002198 <HAL_I2C_Mem_Write+0xc4>
      }
    }

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8002208:	6a39      	ldr	r1, [r7, #32]
 800220a:	68f8      	ldr	r0, [r7, #12]
 800220c:	f000 fc6e 	bl	8002aec <I2C_WaitOnTXEFlagUntilTimeout>
 8002210:	4603      	mov	r3, r0
 8002212:	2b00      	cmp	r3, #0
 8002214:	d00f      	beq.n	8002236 <HAL_I2C_Mem_Write+0x162>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800221a:	2b04      	cmp	r3, #4
 800221c:	d109      	bne.n	8002232 <HAL_I2C_Mem_Write+0x15e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 800221e:	68fb      	ldr	r3, [r7, #12]
 8002220:	681b      	ldr	r3, [r3, #0]
 8002222:	68fa      	ldr	r2, [r7, #12]
 8002224:	6812      	ldr	r2, [r2, #0]
 8002226:	6812      	ldr	r2, [r2, #0]
 8002228:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800222c:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 800222e:	2301      	movs	r3, #1
 8002230:	e018      	b.n	8002264 <HAL_I2C_Mem_Write+0x190>
      }
      else
      {
        return HAL_TIMEOUT;
 8002232:	2303      	movs	r3, #3
 8002234:	e016      	b.n	8002264 <HAL_I2C_Mem_Write+0x190>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002236:	68fb      	ldr	r3, [r7, #12]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	68fa      	ldr	r2, [r7, #12]
 800223c:	6812      	ldr	r2, [r2, #0]
 800223e:	6812      	ldr	r2, [r2, #0]
 8002240:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002244:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002246:	68fb      	ldr	r3, [r7, #12]
 8002248:	2220      	movs	r2, #32
 800224a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800224e:	68fb      	ldr	r3, [r7, #12]
 8002250:	2200      	movs	r2, #0
 8002252:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	2200      	movs	r2, #0
 800225a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800225e:	2300      	movs	r3, #0
 8002260:	e000      	b.n	8002264 <HAL_I2C_Mem_Write+0x190>
  }
  else
  {
    return HAL_BUSY;
 8002262:	2302      	movs	r3, #2
  }
}
 8002264:	4618      	mov	r0, r3
 8002266:	3710      	adds	r7, #16
 8002268:	46bd      	mov	sp, r7
 800226a:	bd80      	pop	{r7, pc}
 800226c:	00100002 	.word	0x00100002

08002270 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b08a      	sub	sp, #40	; 0x28
 8002274:	af02      	add	r7, sp, #8
 8002276:	60f8      	str	r0, [r7, #12]
 8002278:	4608      	mov	r0, r1
 800227a:	4611      	mov	r1, r2
 800227c:	461a      	mov	r2, r3
 800227e:	4603      	mov	r3, r0
 8002280:	817b      	strh	r3, [r7, #10]
 8002282:	460b      	mov	r3, r1
 8002284:	813b      	strh	r3, [r7, #8]
 8002286:	4613      	mov	r3, r2
 8002288:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if(hi2c->State == HAL_I2C_STATE_READY)
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002290:	b2db      	uxtb	r3, r3
 8002292:	2b20      	cmp	r3, #32
 8002294:	f040 817c 	bne.w	8002590 <HAL_I2C_Mem_Read+0x320>
  {
    if((pData == NULL) || (Size == 0))
 8002298:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800229a:	2b00      	cmp	r3, #0
 800229c:	d002      	beq.n	80022a4 <HAL_I2C_Mem_Read+0x34>
 800229e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d101      	bne.n	80022a8 <HAL_I2C_Mem_Read+0x38>
    {
      return  HAL_ERROR;
 80022a4:	2301      	movs	r3, #1
 80022a6:	e174      	b.n	8002592 <HAL_I2C_Mem_Read+0x322>
    }

    /* Wait until BUSY flag is reset */
    if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG) != HAL_OK)
 80022a8:	f242 7310 	movw	r3, #10000	; 0x2710
 80022ac:	2201      	movs	r2, #1
 80022ae:	4997      	ldr	r1, [pc, #604]	; (800250c <HAL_I2C_Mem_Read+0x29c>)
 80022b0:	68f8      	ldr	r0, [r7, #12]
 80022b2:	f000 fb23 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 80022b6:	4603      	mov	r3, r0
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d001      	beq.n	80022c0 <HAL_I2C_Mem_Read+0x50>
    {
      return HAL_BUSY;
 80022bc:	2302      	movs	r3, #2
 80022be:	e168      	b.n	8002592 <HAL_I2C_Mem_Read+0x322>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80022c0:	68fb      	ldr	r3, [r7, #12]
 80022c2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80022c6:	2b01      	cmp	r3, #1
 80022c8:	d101      	bne.n	80022ce <HAL_I2C_Mem_Read+0x5e>
 80022ca:	2302      	movs	r3, #2
 80022cc:	e161      	b.n	8002592 <HAL_I2C_Mem_Read+0x322>
 80022ce:	68fb      	ldr	r3, [r7, #12]
 80022d0:	2201      	movs	r2, #1
 80022d2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	68fa      	ldr	r2, [r7, #12]
 80022dc:	6812      	ldr	r2, [r2, #0]
 80022de:	6812      	ldr	r2, [r2, #0]
 80022e0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80022e4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY_RX;
 80022e6:	68fb      	ldr	r3, [r7, #12]
 80022e8:	2222      	movs	r2, #34	; 0x22
 80022ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_MEM;
 80022ee:	68fb      	ldr	r3, [r7, #12]
 80022f0:	2240      	movs	r2, #64	; 0x40
 80022f2:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80022f6:	68fb      	ldr	r3, [r7, #12]
 80022f8:	2200      	movs	r2, #0
 80022fa:	639a      	str	r2, [r3, #56]	; 0x38

    /* Send Slave Address and Memory Address */
    if(I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout) != HAL_OK)
 80022fc:	88f8      	ldrh	r0, [r7, #6]
 80022fe:	893a      	ldrh	r2, [r7, #8]
 8002300:	8979      	ldrh	r1, [r7, #10]
 8002302:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002304:	9300      	str	r3, [sp, #0]
 8002306:	4603      	mov	r3, r0
 8002308:	68f8      	ldr	r0, [r7, #12]
 800230a:	f000 f9d3 	bl	80026b4 <I2C_RequestMemoryRead>
 800230e:	4603      	mov	r3, r0
 8002310:	2b00      	cmp	r3, #0
 8002312:	d00f      	beq.n	8002334 <HAL_I2C_Mem_Read+0xc4>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002318:	2b04      	cmp	r3, #4
 800231a:	d105      	bne.n	8002328 <HAL_I2C_Mem_Read+0xb8>
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800231c:	68fb      	ldr	r3, [r7, #12]
 800231e:	2200      	movs	r2, #0
 8002320:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_ERROR;
 8002324:	2301      	movs	r3, #1
 8002326:	e134      	b.n	8002592 <HAL_I2C_Mem_Read+0x322>
      }
      else
      {
        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	2200      	movs	r2, #0
 800232c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        return HAL_TIMEOUT;
 8002330:	2303      	movs	r3, #3
 8002332:	e12e      	b.n	8002592 <HAL_I2C_Mem_Read+0x322>
      }
    }

    if(Size == 1)
 8002334:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002336:	2b01      	cmp	r3, #1
 8002338:	d11b      	bne.n	8002372 <HAL_I2C_Mem_Read+0x102>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800233a:	68fb      	ldr	r3, [r7, #12]
 800233c:	681b      	ldr	r3, [r3, #0]
 800233e:	68fa      	ldr	r2, [r7, #12]
 8002340:	6812      	ldr	r2, [r2, #0]
 8002342:	6812      	ldr	r2, [r2, #0]
 8002344:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002348:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800234a:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	695b      	ldr	r3, [r3, #20]
 8002352:	61fb      	str	r3, [r7, #28]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681b      	ldr	r3, [r3, #0]
 8002358:	699b      	ldr	r3, [r3, #24]
 800235a:	61fb      	str	r3, [r7, #28]
 800235c:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	681b      	ldr	r3, [r3, #0]
 8002362:	68fa      	ldr	r2, [r7, #12]
 8002364:	6812      	ldr	r2, [r2, #0]
 8002366:	6812      	ldr	r2, [r2, #0]
 8002368:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800236c:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 800236e:	b662      	cpsie	i
 8002370:	e0fc      	b.n	800256c <HAL_I2C_Mem_Read+0x2fc>

      /* Re-enable IRQs */
      __enable_irq(); 
    }
    else if(Size == 2)
 8002372:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002374:	2b02      	cmp	r3, #2
 8002376:	d11b      	bne.n	80023b0 <HAL_I2C_Mem_Read+0x140>
    {
      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681b      	ldr	r3, [r3, #0]
 800237c:	68fa      	ldr	r2, [r7, #12]
 800237e:	6812      	ldr	r2, [r2, #0]
 8002380:	6812      	ldr	r2, [r2, #0]
 8002382:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002386:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 8002388:	b672      	cpsid	i
      /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
         software sequence must complete before the current byte end of transfer */
      __disable_irq();

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800238a:	68fb      	ldr	r3, [r7, #12]
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	695b      	ldr	r3, [r3, #20]
 8002390:	61bb      	str	r3, [r7, #24]
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	681b      	ldr	r3, [r3, #0]
 8002396:	699b      	ldr	r3, [r3, #24]
 8002398:	61bb      	str	r3, [r7, #24]
 800239a:	69bb      	ldr	r3, [r7, #24]

      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800239c:	68fb      	ldr	r3, [r7, #12]
 800239e:	681b      	ldr	r3, [r3, #0]
 80023a0:	68fa      	ldr	r2, [r7, #12]
 80023a2:	6812      	ldr	r2, [r2, #0]
 80023a4:	6812      	ldr	r2, [r2, #0]
 80023a6:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80023aa:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsie i" : : : "memory");
 80023ac:	b662      	cpsie	i
 80023ae:	e0dd      	b.n	800256c <HAL_I2C_Mem_Read+0x2fc>
       __enable_irq(); 
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	68fa      	ldr	r2, [r7, #12]
 80023b6:	6812      	ldr	r2, [r2, #0]
 80023b8:	6812      	ldr	r2, [r2, #0]
 80023ba:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80023be:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	695b      	ldr	r3, [r3, #20]
 80023c6:	617b      	str	r3, [r7, #20]
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	681b      	ldr	r3, [r3, #0]
 80023cc:	699b      	ldr	r3, [r3, #24]
 80023ce:	617b      	str	r3, [r7, #20]
 80023d0:	697b      	ldr	r3, [r7, #20]
    }

    while(Size > 0)
 80023d2:	e0cb      	b.n	800256c <HAL_I2C_Mem_Read+0x2fc>
    {
      if(Size <= 3)
 80023d4:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80023d6:	2b03      	cmp	r3, #3
 80023d8:	f200 809c 	bhi.w	8002514 <HAL_I2C_Mem_Read+0x2a4>
      {
        /* One byte */
        if(Size== 1)
 80023dc:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80023de:	2b01      	cmp	r3, #1
 80023e0:	d11a      	bne.n	8002418 <HAL_I2C_Mem_Read+0x1a8>
        {
          /* Wait until RXNE flag is set */
          if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)      
 80023e2:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80023e4:	68f8      	ldr	r0, [r7, #12]
 80023e6:	f000 fbbd 	bl	8002b64 <I2C_WaitOnRXNEFlagUntilTimeout>
 80023ea:	4603      	mov	r3, r0
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d007      	beq.n	8002400 <HAL_I2C_Mem_Read+0x190>
          {
            if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 80023f0:	68fb      	ldr	r3, [r7, #12]
 80023f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80023f4:	2b20      	cmp	r3, #32
 80023f6:	d101      	bne.n	80023fc <HAL_I2C_Mem_Read+0x18c>
            {
              return HAL_TIMEOUT;
 80023f8:	2303      	movs	r3, #3
 80023fa:	e0ca      	b.n	8002592 <HAL_I2C_Mem_Read+0x322>
            }
            else
            {
              return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e0c8      	b.n	8002592 <HAL_I2C_Mem_Read+0x322>
            }
          }

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002400:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002402:	1c5a      	adds	r2, r3, #1
 8002404:	62ba      	str	r2, [r7, #40]	; 0x28
 8002406:	68fa      	ldr	r2, [r7, #12]
 8002408:	6812      	ldr	r2, [r2, #0]
 800240a:	6912      	ldr	r2, [r2, #16]
 800240c:	b2d2      	uxtb	r2, r2
 800240e:	701a      	strb	r2, [r3, #0]
          Size--;
 8002410:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002412:	3b01      	subs	r3, #1
 8002414:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8002416:	e0a9      	b.n	800256c <HAL_I2C_Mem_Read+0x2fc>
        }
        /* Two bytes */
        else if(Size == 2)
 8002418:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800241a:	2b02      	cmp	r3, #2
 800241c:	d12b      	bne.n	8002476 <HAL_I2C_Mem_Read+0x206>
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 800241e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002420:	2200      	movs	r2, #0
 8002422:	493b      	ldr	r1, [pc, #236]	; (8002510 <HAL_I2C_Mem_Read+0x2a0>)
 8002424:	68f8      	ldr	r0, [r7, #12]
 8002426:	f000 fa69 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 800242a:	4603      	mov	r3, r0
 800242c:	2b00      	cmp	r3, #0
 800242e:	d001      	beq.n	8002434 <HAL_I2C_Mem_Read+0x1c4>
          {
            return HAL_TIMEOUT;
 8002430:	2303      	movs	r3, #3
 8002432:	e0ae      	b.n	8002592 <HAL_I2C_Mem_Read+0x322>
  __ASM volatile ("cpsid i" : : : "memory");
 8002434:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
           __disable_irq();

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002436:	68fb      	ldr	r3, [r7, #12]
 8002438:	681b      	ldr	r3, [r3, #0]
 800243a:	68fa      	ldr	r2, [r7, #12]
 800243c:	6812      	ldr	r2, [r2, #0]
 800243e:	6812      	ldr	r2, [r2, #0]
 8002440:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002444:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002446:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002448:	1c5a      	adds	r2, r3, #1
 800244a:	62ba      	str	r2, [r7, #40]	; 0x28
 800244c:	68fa      	ldr	r2, [r7, #12]
 800244e:	6812      	ldr	r2, [r2, #0]
 8002450:	6912      	ldr	r2, [r2, #16]
 8002452:	b2d2      	uxtb	r2, r2
 8002454:	701a      	strb	r2, [r3, #0]
          Size--;
 8002456:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002458:	3b01      	subs	r3, #1
 800245a:	85bb      	strh	r3, [r7, #44]	; 0x2c
  __ASM volatile ("cpsie i" : : : "memory");
 800245c:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq();

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 800245e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002460:	1c5a      	adds	r2, r3, #1
 8002462:	62ba      	str	r2, [r7, #40]	; 0x28
 8002464:	68fa      	ldr	r2, [r7, #12]
 8002466:	6812      	ldr	r2, [r2, #0]
 8002468:	6912      	ldr	r2, [r2, #16]
 800246a:	b2d2      	uxtb	r2, r2
 800246c:	701a      	strb	r2, [r3, #0]
          Size--;
 800246e:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002470:	3b01      	subs	r3, #1
 8002472:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8002474:	e07a      	b.n	800256c <HAL_I2C_Mem_Read+0x2fc>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 8002476:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002478:	2200      	movs	r2, #0
 800247a:	4925      	ldr	r1, [pc, #148]	; (8002510 <HAL_I2C_Mem_Read+0x2a0>)
 800247c:	68f8      	ldr	r0, [r7, #12]
 800247e:	f000 fa3d 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 8002482:	4603      	mov	r3, r0
 8002484:	2b00      	cmp	r3, #0
 8002486:	d001      	beq.n	800248c <HAL_I2C_Mem_Read+0x21c>
          {
            return HAL_TIMEOUT;
 8002488:	2303      	movs	r3, #3
 800248a:	e082      	b.n	8002592 <HAL_I2C_Mem_Read+0x322>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800248c:	68fb      	ldr	r3, [r7, #12]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	68fa      	ldr	r2, [r7, #12]
 8002492:	6812      	ldr	r2, [r2, #0]
 8002494:	6812      	ldr	r2, [r2, #0]
 8002496:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800249a:	601a      	str	r2, [r3, #0]
  __ASM volatile ("cpsid i" : : : "memory");
 800249c:	b672      	cpsid	i
          /* Disable all active IRQs around ADDR clearing and STOP programming because the EV6_3
             software sequence must complete before the current byte end of transfer */
          __disable_irq();

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 800249e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024a0:	1c5a      	adds	r2, r3, #1
 80024a2:	62ba      	str	r2, [r7, #40]	; 0x28
 80024a4:	68fa      	ldr	r2, [r7, #12]
 80024a6:	6812      	ldr	r2, [r2, #0]
 80024a8:	6912      	ldr	r2, [r2, #16]
 80024aa:	b2d2      	uxtb	r2, r2
 80024ac:	701a      	strb	r2, [r3, #0]
          Size--;
 80024ae:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80024b0:	3b01      	subs	r3, #1
 80024b2:	85bb      	strh	r3, [r7, #44]	; 0x2c

          /* Wait until BTF flag is set */
          if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout) != HAL_OK)
 80024b4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80024b6:	2200      	movs	r2, #0
 80024b8:	4915      	ldr	r1, [pc, #84]	; (8002510 <HAL_I2C_Mem_Read+0x2a0>)
 80024ba:	68f8      	ldr	r0, [r7, #12]
 80024bc:	f000 fa1e 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 80024c0:	4603      	mov	r3, r0
 80024c2:	2b00      	cmp	r3, #0
 80024c4:	d001      	beq.n	80024ca <HAL_I2C_Mem_Read+0x25a>
          {
            return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e063      	b.n	8002592 <HAL_I2C_Mem_Read+0x322>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	68fa      	ldr	r2, [r7, #12]
 80024d0:	6812      	ldr	r2, [r2, #0]
 80024d2:	6812      	ldr	r2, [r2, #0]
 80024d4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80024d8:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80024da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024dc:	1c5a      	adds	r2, r3, #1
 80024de:	62ba      	str	r2, [r7, #40]	; 0x28
 80024e0:	68fa      	ldr	r2, [r7, #12]
 80024e2:	6812      	ldr	r2, [r2, #0]
 80024e4:	6912      	ldr	r2, [r2, #16]
 80024e6:	b2d2      	uxtb	r2, r2
 80024e8:	701a      	strb	r2, [r3, #0]
          Size--;
 80024ea:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 80024ec:	3b01      	subs	r3, #1
 80024ee:	85bb      	strh	r3, [r7, #44]	; 0x2c
  __ASM volatile ("cpsie i" : : : "memory");
 80024f0:	b662      	cpsie	i

          /* Re-enable IRQs */
          __enable_irq(); 

          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 80024f2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024f4:	1c5a      	adds	r2, r3, #1
 80024f6:	62ba      	str	r2, [r7, #40]	; 0x28
 80024f8:	68fa      	ldr	r2, [r7, #12]
 80024fa:	6812      	ldr	r2, [r2, #0]
 80024fc:	6912      	ldr	r2, [r2, #16]
 80024fe:	b2d2      	uxtb	r2, r2
 8002500:	701a      	strb	r2, [r3, #0]
          Size--;
 8002502:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002504:	3b01      	subs	r3, #1
 8002506:	85bb      	strh	r3, [r7, #44]	; 0x2c
 8002508:	e030      	b.n	800256c <HAL_I2C_Mem_Read+0x2fc>
 800250a:	bf00      	nop
 800250c:	00100002 	.word	0x00100002
 8002510:	00010004 	.word	0x00010004
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if(I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)      
 8002514:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002516:	68f8      	ldr	r0, [r7, #12]
 8002518:	f000 fb24 	bl	8002b64 <I2C_WaitOnRXNEFlagUntilTimeout>
 800251c:	4603      	mov	r3, r0
 800251e:	2b00      	cmp	r3, #0
 8002520:	d007      	beq.n	8002532 <HAL_I2C_Mem_Read+0x2c2>
        {
          if(hi2c->ErrorCode == HAL_I2C_ERROR_TIMEOUT)
 8002522:	68fb      	ldr	r3, [r7, #12]
 8002524:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002526:	2b20      	cmp	r3, #32
 8002528:	d101      	bne.n	800252e <HAL_I2C_Mem_Read+0x2be>
          {
            return HAL_TIMEOUT;
 800252a:	2303      	movs	r3, #3
 800252c:	e031      	b.n	8002592 <HAL_I2C_Mem_Read+0x322>
          }
          else
          {
            return HAL_ERROR;
 800252e:	2301      	movs	r3, #1
 8002530:	e02f      	b.n	8002592 <HAL_I2C_Mem_Read+0x322>
          }
        }

        /* Read data from DR */
        (*pData++) = hi2c->Instance->DR;
 8002532:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002534:	1c5a      	adds	r2, r3, #1
 8002536:	62ba      	str	r2, [r7, #40]	; 0x28
 8002538:	68fa      	ldr	r2, [r7, #12]
 800253a:	6812      	ldr	r2, [r2, #0]
 800253c:	6912      	ldr	r2, [r2, #16]
 800253e:	b2d2      	uxtb	r2, r2
 8002540:	701a      	strb	r2, [r3, #0]
        Size--;
 8002542:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002544:	3b01      	subs	r3, #1
 8002546:	85bb      	strh	r3, [r7, #44]	; 0x2c

        if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002548:	68fb      	ldr	r3, [r7, #12]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	695b      	ldr	r3, [r3, #20]
 800254e:	f003 0304 	and.w	r3, r3, #4
 8002552:	2b04      	cmp	r3, #4
 8002554:	d10a      	bne.n	800256c <HAL_I2C_Mem_Read+0x2fc>
        {
          /* Read data from DR */
          (*pData++) = hi2c->Instance->DR;
 8002556:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002558:	1c5a      	adds	r2, r3, #1
 800255a:	62ba      	str	r2, [r7, #40]	; 0x28
 800255c:	68fa      	ldr	r2, [r7, #12]
 800255e:	6812      	ldr	r2, [r2, #0]
 8002560:	6912      	ldr	r2, [r2, #16]
 8002562:	b2d2      	uxtb	r2, r2
 8002564:	701a      	strb	r2, [r3, #0]
          Size--;
 8002566:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8002568:	3b01      	subs	r3, #1
 800256a:	85bb      	strh	r3, [r7, #44]	; 0x2c
    while(Size > 0)
 800256c:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 800256e:	2b00      	cmp	r3, #0
 8002570:	f47f af30 	bne.w	80023d4 <HAL_I2C_Mem_Read+0x164>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002574:	68fb      	ldr	r3, [r7, #12]
 8002576:	2220      	movs	r2, #32
 8002578:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800257c:	68fb      	ldr	r3, [r7, #12]
 800257e:	2200      	movs	r2, #0
 8002580:	f883 2036 	strb.w	r2, [r3, #54]	; 0x36

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	2200      	movs	r2, #0
 8002588:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_OK;
 800258c:	2300      	movs	r3, #0
 800258e:	e000      	b.n	8002592 <HAL_I2C_Mem_Read+0x322>
  }
  else
  {
    return HAL_BUSY;
 8002590:	2302      	movs	r3, #2
  }
}
 8002592:	4618      	mov	r0, r3
 8002594:	3720      	adds	r7, #32
 8002596:	46bd      	mov	sp, r7
 8002598:	bd80      	pop	{r7, pc}
 800259a:	bf00      	nop

0800259c <I2C_RequestMemoryWrite>:
  * @param  MemAddSize Size of internal memory address
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 800259c:	b580      	push	{r7, lr}
 800259e:	b086      	sub	sp, #24
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	60f8      	str	r0, [r7, #12]
 80025a4:	4608      	mov	r0, r1
 80025a6:	4611      	mov	r1, r2
 80025a8:	461a      	mov	r2, r3
 80025aa:	4603      	mov	r3, r0
 80025ac:	817b      	strh	r3, [r7, #10]
 80025ae:	460b      	mov	r3, r1
 80025b0:	813b      	strh	r3, [r7, #8]
 80025b2:	4613      	mov	r3, r2
 80025b4:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80025b6:	68fb      	ldr	r3, [r7, #12]
 80025b8:	681b      	ldr	r3, [r3, #0]
 80025ba:	68fa      	ldr	r2, [r7, #12]
 80025bc:	6812      	ldr	r2, [r2, #0]
 80025be:	6812      	ldr	r2, [r2, #0]
 80025c0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80025c4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 80025c6:	6a3b      	ldr	r3, [r7, #32]
 80025c8:	2200      	movs	r2, #0
 80025ca:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80025ce:	68f8      	ldr	r0, [r7, #12]
 80025d0:	f000 f994 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 80025d4:	4603      	mov	r3, r0
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d001      	beq.n	80025de <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_TIMEOUT;
 80025da:	2303      	movs	r3, #3
 80025dc:	e063      	b.n	80026a6 <I2C_RequestMemoryWrite+0x10a>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	897a      	ldrh	r2, [r7, #10]
 80025e4:	b2d2      	uxtb	r2, r2
 80025e6:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80025ea:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 80025ec:	6a3a      	ldr	r2, [r7, #32]
 80025ee:	4930      	ldr	r1, [pc, #192]	; (80026b0 <I2C_RequestMemoryWrite+0x114>)
 80025f0:	68f8      	ldr	r0, [r7, #12]
 80025f2:	f000 fa0c 	bl	8002a0e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80025f6:	4603      	mov	r3, r0
 80025f8:	2b00      	cmp	r3, #0
 80025fa:	d007      	beq.n	800260c <I2C_RequestMemoryWrite+0x70>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002600:	2b04      	cmp	r3, #4
 8002602:	d101      	bne.n	8002608 <I2C_RequestMemoryWrite+0x6c>
    {
      return HAL_ERROR;
 8002604:	2301      	movs	r3, #1
 8002606:	e04e      	b.n	80026a6 <I2C_RequestMemoryWrite+0x10a>
    }
    else
    {
      return HAL_TIMEOUT;
 8002608:	2303      	movs	r3, #3
 800260a:	e04c      	b.n	80026a6 <I2C_RequestMemoryWrite+0x10a>
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800260c:	68fb      	ldr	r3, [r7, #12]
 800260e:	681b      	ldr	r3, [r3, #0]
 8002610:	695b      	ldr	r3, [r3, #20]
 8002612:	617b      	str	r3, [r7, #20]
 8002614:	68fb      	ldr	r3, [r7, #12]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	699b      	ldr	r3, [r3, #24]
 800261a:	617b      	str	r3, [r7, #20]
 800261c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 800261e:	6a39      	ldr	r1, [r7, #32]
 8002620:	68f8      	ldr	r0, [r7, #12]
 8002622:	f000 fa63 	bl	8002aec <I2C_WaitOnTXEFlagUntilTimeout>
 8002626:	4603      	mov	r3, r0
 8002628:	2b00      	cmp	r3, #0
 800262a:	d00f      	beq.n	800264c <I2C_RequestMemoryWrite+0xb0>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002630:	2b04      	cmp	r3, #4
 8002632:	d109      	bne.n	8002648 <I2C_RequestMemoryWrite+0xac>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	68fa      	ldr	r2, [r7, #12]
 800263a:	6812      	ldr	r2, [r2, #0]
 800263c:	6812      	ldr	r2, [r2, #0]
 800263e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002642:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 8002644:	2301      	movs	r3, #1
 8002646:	e02e      	b.n	80026a6 <I2C_RequestMemoryWrite+0x10a>
    }
    else
    {
      return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e02c      	b.n	80026a6 <I2C_RequestMemoryWrite+0x10a>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800264c:	88fb      	ldrh	r3, [r7, #6]
 800264e:	2b01      	cmp	r3, #1
 8002650:	d105      	bne.n	800265e <I2C_RequestMemoryWrite+0xc2>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	893a      	ldrh	r2, [r7, #8]
 8002658:	b2d2      	uxtb	r2, r2
 800265a:	611a      	str	r2, [r3, #16]
 800265c:	e022      	b.n	80026a4 <I2C_RequestMemoryWrite+0x108>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	893a      	ldrh	r2, [r7, #8]
 8002664:	0a12      	lsrs	r2, r2, #8
 8002666:	b292      	uxth	r2, r2
 8002668:	b2d2      	uxtb	r2, r2
 800266a:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 800266c:	6a39      	ldr	r1, [r7, #32]
 800266e:	68f8      	ldr	r0, [r7, #12]
 8002670:	f000 fa3c 	bl	8002aec <I2C_WaitOnTXEFlagUntilTimeout>
 8002674:	4603      	mov	r3, r0
 8002676:	2b00      	cmp	r3, #0
 8002678:	d00f      	beq.n	800269a <I2C_RequestMemoryWrite+0xfe>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800267a:	68fb      	ldr	r3, [r7, #12]
 800267c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800267e:	2b04      	cmp	r3, #4
 8002680:	d109      	bne.n	8002696 <I2C_RequestMemoryWrite+0xfa>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	68fa      	ldr	r2, [r7, #12]
 8002688:	6812      	ldr	r2, [r2, #0]
 800268a:	6812      	ldr	r2, [r2, #0]
 800268c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002690:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 8002692:	2301      	movs	r3, #1
 8002694:	e007      	b.n	80026a6 <I2C_RequestMemoryWrite+0x10a>
      }
      else
      {
        return HAL_TIMEOUT;
 8002696:	2303      	movs	r3, #3
 8002698:	e005      	b.n	80026a6 <I2C_RequestMemoryWrite+0x10a>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800269a:	68fb      	ldr	r3, [r7, #12]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	893a      	ldrh	r2, [r7, #8]
 80026a0:	b2d2      	uxtb	r2, r2
 80026a2:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 80026a4:	2300      	movs	r3, #0
}
 80026a6:	4618      	mov	r0, r3
 80026a8:	3718      	adds	r7, #24
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bd80      	pop	{r7, pc}
 80026ae:	bf00      	nop
 80026b0:	00010002 	.word	0x00010002

080026b4 <I2C_RequestMemoryRead>:
  * @param  MemAddSize Size of internal memory address
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b086      	sub	sp, #24
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	60f8      	str	r0, [r7, #12]
 80026bc:	4608      	mov	r0, r1
 80026be:	4611      	mov	r1, r2
 80026c0:	461a      	mov	r2, r3
 80026c2:	4603      	mov	r3, r0
 80026c4:	817b      	strh	r3, [r7, #10]
 80026c6:	460b      	mov	r3, r1
 80026c8:	813b      	strh	r3, [r7, #8]
 80026ca:	4613      	mov	r3, r2
 80026cc:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80026ce:	68fb      	ldr	r3, [r7, #12]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	68fa      	ldr	r2, [r7, #12]
 80026d4:	6812      	ldr	r2, [r2, #0]
 80026d6:	6812      	ldr	r2, [r2, #0]
 80026d8:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80026dc:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	68fa      	ldr	r2, [r7, #12]
 80026e4:	6812      	ldr	r2, [r2, #0]
 80026e6:	6812      	ldr	r2, [r2, #0]
 80026e8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80026ec:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 80026ee:	6a3b      	ldr	r3, [r7, #32]
 80026f0:	2200      	movs	r2, #0
 80026f2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80026f6:	68f8      	ldr	r0, [r7, #12]
 80026f8:	f000 f900 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 80026fc:	4603      	mov	r3, r0
 80026fe:	2b00      	cmp	r3, #0
 8002700:	d001      	beq.n	8002706 <I2C_RequestMemoryRead+0x52>
  {
    return HAL_TIMEOUT;
 8002702:	2303      	movs	r3, #3
 8002704:	e0a6      	b.n	8002854 <I2C_RequestMemoryRead+0x1a0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	897a      	ldrh	r2, [r7, #10]
 800270c:	b2d2      	uxtb	r2, r2
 800270e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002712:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 8002714:	6a3a      	ldr	r2, [r7, #32]
 8002716:	4951      	ldr	r1, [pc, #324]	; (800285c <I2C_RequestMemoryRead+0x1a8>)
 8002718:	68f8      	ldr	r0, [r7, #12]
 800271a:	f000 f978 	bl	8002a0e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800271e:	4603      	mov	r3, r0
 8002720:	2b00      	cmp	r3, #0
 8002722:	d007      	beq.n	8002734 <I2C_RequestMemoryRead+0x80>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002728:	2b04      	cmp	r3, #4
 800272a:	d101      	bne.n	8002730 <I2C_RequestMemoryRead+0x7c>
    {
      return HAL_ERROR;
 800272c:	2301      	movs	r3, #1
 800272e:	e091      	b.n	8002854 <I2C_RequestMemoryRead+0x1a0>
    }
    else
    {
      return HAL_TIMEOUT;
 8002730:	2303      	movs	r3, #3
 8002732:	e08f      	b.n	8002854 <I2C_RequestMemoryRead+0x1a0>
    }
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002734:	68fb      	ldr	r3, [r7, #12]
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	695b      	ldr	r3, [r3, #20]
 800273a:	617b      	str	r3, [r7, #20]
 800273c:	68fb      	ldr	r3, [r7, #12]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	699b      	ldr	r3, [r3, #24]
 8002742:	617b      	str	r3, [r7, #20]
 8002744:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8002746:	6a39      	ldr	r1, [r7, #32]
 8002748:	68f8      	ldr	r0, [r7, #12]
 800274a:	f000 f9cf 	bl	8002aec <I2C_WaitOnTXEFlagUntilTimeout>
 800274e:	4603      	mov	r3, r0
 8002750:	2b00      	cmp	r3, #0
 8002752:	d00f      	beq.n	8002774 <I2C_RequestMemoryRead+0xc0>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002754:	68fb      	ldr	r3, [r7, #12]
 8002756:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002758:	2b04      	cmp	r3, #4
 800275a:	d109      	bne.n	8002770 <I2C_RequestMemoryRead+0xbc>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	68fa      	ldr	r2, [r7, #12]
 8002762:	6812      	ldr	r2, [r2, #0]
 8002764:	6812      	ldr	r2, [r2, #0]
 8002766:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800276a:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 800276c:	2301      	movs	r3, #1
 800276e:	e071      	b.n	8002854 <I2C_RequestMemoryRead+0x1a0>
    }
    else
    {
      return HAL_TIMEOUT;
 8002770:	2303      	movs	r3, #3
 8002772:	e06f      	b.n	8002854 <I2C_RequestMemoryRead+0x1a0>
    }
  }

  /* If Memory address size is 8Bit */
  if(MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002774:	88fb      	ldrh	r3, [r7, #6]
 8002776:	2b01      	cmp	r3, #1
 8002778:	d105      	bne.n	8002786 <I2C_RequestMemoryRead+0xd2>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	893a      	ldrh	r2, [r7, #8]
 8002780:	b2d2      	uxtb	r2, r2
 8002782:	611a      	str	r2, [r3, #16]
 8002784:	e022      	b.n	80027cc <I2C_RequestMemoryRead+0x118>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	893a      	ldrh	r2, [r7, #8]
 800278c:	0a12      	lsrs	r2, r2, #8
 800278e:	b292      	uxth	r2, r2
 8002790:	b2d2      	uxtb	r2, r2
 8002792:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 8002794:	6a39      	ldr	r1, [r7, #32]
 8002796:	68f8      	ldr	r0, [r7, #12]
 8002798:	f000 f9a8 	bl	8002aec <I2C_WaitOnTXEFlagUntilTimeout>
 800279c:	4603      	mov	r3, r0
 800279e:	2b00      	cmp	r3, #0
 80027a0:	d00f      	beq.n	80027c2 <I2C_RequestMemoryRead+0x10e>
    {
      if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027a2:	68fb      	ldr	r3, [r7, #12]
 80027a4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027a6:	2b04      	cmp	r3, #4
 80027a8:	d109      	bne.n	80027be <I2C_RequestMemoryRead+0x10a>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	681b      	ldr	r3, [r3, #0]
 80027ae:	68fa      	ldr	r2, [r7, #12]
 80027b0:	6812      	ldr	r2, [r2, #0]
 80027b2:	6812      	ldr	r2, [r2, #0]
 80027b4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027b8:	601a      	str	r2, [r3, #0]
        return HAL_ERROR;
 80027ba:	2301      	movs	r3, #1
 80027bc:	e04a      	b.n	8002854 <I2C_RequestMemoryRead+0x1a0>
      }
      else
      {
        return HAL_TIMEOUT;
 80027be:	2303      	movs	r3, #3
 80027c0:	e048      	b.n	8002854 <I2C_RequestMemoryRead+0x1a0>
      }
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	681b      	ldr	r3, [r3, #0]
 80027c6:	893a      	ldrh	r2, [r7, #8]
 80027c8:	b2d2      	uxtb	r2, r2
 80027ca:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if(I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout) != HAL_OK)
 80027cc:	6a39      	ldr	r1, [r7, #32]
 80027ce:	68f8      	ldr	r0, [r7, #12]
 80027d0:	f000 f98c 	bl	8002aec <I2C_WaitOnTXEFlagUntilTimeout>
 80027d4:	4603      	mov	r3, r0
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d00f      	beq.n	80027fa <I2C_RequestMemoryRead+0x146>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027de:	2b04      	cmp	r3, #4
 80027e0:	d109      	bne.n	80027f6 <I2C_RequestMemoryRead+0x142>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1,I2C_CR1_STOP);
 80027e2:	68fb      	ldr	r3, [r7, #12]
 80027e4:	681b      	ldr	r3, [r3, #0]
 80027e6:	68fa      	ldr	r2, [r7, #12]
 80027e8:	6812      	ldr	r2, [r2, #0]
 80027ea:	6812      	ldr	r2, [r2, #0]
 80027ec:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027f0:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	e02e      	b.n	8002854 <I2C_RequestMemoryRead+0x1a0>
    }
    else
    {
      return HAL_TIMEOUT;
 80027f6:	2303      	movs	r3, #3
 80027f8:	e02c      	b.n	8002854 <I2C_RequestMemoryRead+0x1a0>
    }
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	68fa      	ldr	r2, [r7, #12]
 8002800:	6812      	ldr	r2, [r2, #0]
 8002802:	6812      	ldr	r2, [r2, #0]
 8002804:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002808:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if(I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout) != HAL_OK)
 800280a:	6a3b      	ldr	r3, [r7, #32]
 800280c:	2200      	movs	r2, #0
 800280e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8002812:	68f8      	ldr	r0, [r7, #12]
 8002814:	f000 f872 	bl	80028fc <I2C_WaitOnFlagUntilTimeout>
 8002818:	4603      	mov	r3, r0
 800281a:	2b00      	cmp	r3, #0
 800281c:	d001      	beq.n	8002822 <I2C_RequestMemoryRead+0x16e>
  {
    return HAL_TIMEOUT;
 800281e:	2303      	movs	r3, #3
 8002820:	e018      	b.n	8002854 <I2C_RequestMemoryRead+0x1a0>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8002822:	68fb      	ldr	r3, [r7, #12]
 8002824:	681b      	ldr	r3, [r3, #0]
 8002826:	897a      	ldrh	r2, [r7, #10]
 8002828:	b2d2      	uxtb	r2, r2
 800282a:	f042 0201 	orr.w	r2, r2, #1
 800282e:	b2d2      	uxtb	r2, r2
 8002830:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if(I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout) != HAL_OK)
 8002832:	6a3a      	ldr	r2, [r7, #32]
 8002834:	4909      	ldr	r1, [pc, #36]	; (800285c <I2C_RequestMemoryRead+0x1a8>)
 8002836:	68f8      	ldr	r0, [r7, #12]
 8002838:	f000 f8e9 	bl	8002a0e <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800283c:	4603      	mov	r3, r0
 800283e:	2b00      	cmp	r3, #0
 8002840:	d007      	beq.n	8002852 <I2C_RequestMemoryRead+0x19e>
  {
    if(hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002846:	2b04      	cmp	r3, #4
 8002848:	d101      	bne.n	800284e <I2C_RequestMemoryRead+0x19a>
    {
      return HAL_ERROR;
 800284a:	2301      	movs	r3, #1
 800284c:	e002      	b.n	8002854 <I2C_RequestMemoryRead+0x1a0>
    }
    else
    {
      return HAL_TIMEOUT;
 800284e:	2303      	movs	r3, #3
 8002850:	e000      	b.n	8002854 <I2C_RequestMemoryRead+0x1a0>
    }
  }

  return HAL_OK;
 8002852:	2300      	movs	r3, #0
}
 8002854:	4618      	mov	r0, r3
 8002856:	3718      	adds	r7, #24
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	00010002 	.word	0x00010002

08002860 <I2C_Configure_Speed>:
  *                the configuration information for the specified I2C.
  * @param  I2CClkSrcFreq: PCLK frequency from RCC.
  * @retval CCR Speed: Speed to set in I2C CCR Register
  */
static uint32_t I2C_Configure_Speed(I2C_HandleTypeDef *hi2c, uint32_t I2CClkSrcFreq)
{
 8002860:	b480      	push	{r7}
 8002862:	b085      	sub	sp, #20
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
 8002868:	6039      	str	r1, [r7, #0]
  uint32_t tmp1 = 0;
 800286a:	2300      	movs	r3, #0
 800286c:	60fb      	str	r3, [r7, #12]
  
  /* Clock Standard Mode */
  if(hi2c->Init.ClockSpeed <= I2C_STANDARD_MODE_MAX_CLK)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	685b      	ldr	r3, [r3, #4]
 8002872:	4a21      	ldr	r2, [pc, #132]	; (80028f8 <I2C_Configure_Speed+0x98>)
 8002874:	4293      	cmp	r3, r2
 8002876:	d80f      	bhi.n	8002898 <I2C_Configure_Speed+0x38>
  {
    /* Calculate Value to be set in CCR register */
    tmp1 = (I2CClkSrcFreq/(hi2c->Init.ClockSpeed << 1));
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	005b      	lsls	r3, r3, #1
 800287e:	683a      	ldr	r2, [r7, #0]
 8002880:	fbb2 f3f3 	udiv	r3, r2, r3
 8002884:	60fb      	str	r3, [r7, #12]
    
    /* The minimum allowed value set in CCR register is 0x04 for Standard Mode */
    if( (tmp1 & I2C_CCR_CCR) < 4 )
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800288c:	2b03      	cmp	r3, #3
 800288e:	d801      	bhi.n	8002894 <I2C_Configure_Speed+0x34>
    {
      return 4;
 8002890:	2304      	movs	r3, #4
 8002892:	e02b      	b.n	80028ec <I2C_Configure_Speed+0x8c>
    }
    else
    {
      return tmp1;
 8002894:	68fb      	ldr	r3, [r7, #12]
 8002896:	e029      	b.n	80028ec <I2C_Configure_Speed+0x8c>
    }
  }
  else
  {
    /* Clock Fast Mode */
    tmp1 = I2C_CCR_FS;
 8002898:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800289c:	60fb      	str	r3, [r7, #12]
    
    /* Duty Cylce tLow/tHigh = 2 */
    if(hi2c->Init.DutyCycle == I2C_DUTYCYCLE_2)
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	689b      	ldr	r3, [r3, #8]
 80028a2:	2b00      	cmp	r3, #0
 80028a4:	d10b      	bne.n	80028be <I2C_Configure_Speed+0x5e>
    {
      tmp1 |= (I2CClkSrcFreq/(hi2c->Init.ClockSpeed * 3)) | I2C_DUTYCYCLE_2; 
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685a      	ldr	r2, [r3, #4]
 80028aa:	4613      	mov	r3, r2
 80028ac:	005b      	lsls	r3, r3, #1
 80028ae:	4413      	add	r3, r2
 80028b0:	683a      	ldr	r2, [r7, #0]
 80028b2:	fbb2 f3f3 	udiv	r3, r2, r3
 80028b6:	68fa      	ldr	r2, [r7, #12]
 80028b8:	4313      	orrs	r3, r2
 80028ba:	60fb      	str	r3, [r7, #12]
 80028bc:	e00e      	b.n	80028dc <I2C_Configure_Speed+0x7c>
    }
    else /* Duty Cylce tLow/tHigh = 16/9 */
    {
      tmp1 |= (I2CClkSrcFreq/(hi2c->Init.ClockSpeed * 25)) | I2C_DUTYCYCLE_16_9;
 80028be:	687b      	ldr	r3, [r7, #4]
 80028c0:	685a      	ldr	r2, [r3, #4]
 80028c2:	4613      	mov	r3, r2
 80028c4:	009b      	lsls	r3, r3, #2
 80028c6:	4413      	add	r3, r2
 80028c8:	009a      	lsls	r2, r3, #2
 80028ca:	4413      	add	r3, r2
 80028cc:	683a      	ldr	r2, [r7, #0]
 80028ce:	fbb2 f2f3 	udiv	r2, r2, r3
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	4313      	orrs	r3, r2
 80028d6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80028da:	60fb      	str	r3, [r7, #12]
    }

    /* The minimum allowed value set in CCR register is 0x01 for Fast Mode */
    if( (tmp1 & I2C_CCR_CCR) < 1 )
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80028e2:	2b00      	cmp	r3, #0
 80028e4:	d101      	bne.n	80028ea <I2C_Configure_Speed+0x8a>
    {
      return 1;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e000      	b.n	80028ec <I2C_Configure_Speed+0x8c>
    }
    else
    {
      return tmp1;
 80028ea:	68fb      	ldr	r3, [r7, #12]
    }
  }
}
 80028ec:	4618      	mov	r0, r3
 80028ee:	3714      	adds	r7, #20
 80028f0:	46bd      	mov	sp, r7
 80028f2:	bc80      	pop	{r7}
 80028f4:	4770      	bx	lr
 80028f6:	bf00      	nop
 80028f8:	000186a0 	.word	0x000186a0

080028fc <I2C_WaitOnFlagUntilTimeout>:
  * @param  Status: The new Flag status (SET or RESET).
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	b086      	sub	sp, #24
 8002900:	af00      	add	r7, sp, #0
 8002902:	60f8      	str	r0, [r7, #12]
 8002904:	60b9      	str	r1, [r7, #8]
 8002906:	603b      	str	r3, [r7, #0]
 8002908:	4613      	mov	r3, r2
 800290a:	71fb      	strb	r3, [r7, #7]
  uint32_t tickstart = 0;
 800290c:	2300      	movs	r3, #0
 800290e:	617b      	str	r3, [r7, #20]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002910:	f7fd fcee 	bl	80002f0 <HAL_GetTick>
 8002914:	6178      	str	r0, [r7, #20]

  /* Wait until flag is set */
  if(Status == RESET)
 8002916:	79fb      	ldrb	r3, [r7, #7]
 8002918:	2b00      	cmp	r3, #0
 800291a:	d153      	bne.n	80029c4 <I2C_WaitOnFlagUntilTimeout+0xc8>
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800291c:	e018      	b.n	8002950 <I2C_WaitOnFlagUntilTimeout+0x54>
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 800291e:	683b      	ldr	r3, [r7, #0]
 8002920:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002924:	d014      	beq.n	8002950 <I2C_WaitOnFlagUntilTimeout+0x54>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8002926:	683b      	ldr	r3, [r7, #0]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d007      	beq.n	800293c <I2C_WaitOnFlagUntilTimeout+0x40>
 800292c:	f7fd fce0 	bl	80002f0 <HAL_GetTick>
 8002930:	4602      	mov	r2, r0
 8002932:	697b      	ldr	r3, [r7, #20]
 8002934:	1ad2      	subs	r2, r2, r3
 8002936:	683b      	ldr	r3, [r7, #0]
 8002938:	429a      	cmp	r2, r3
 800293a:	d909      	bls.n	8002950 <I2C_WaitOnFlagUntilTimeout+0x54>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	2220      	movs	r2, #32
 8002940:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	2200      	movs	r2, #0
 8002948:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 800294c:	2303      	movs	r3, #3
 800294e:	e05a      	b.n	8002a06 <I2C_WaitOnFlagUntilTimeout+0x10a>
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002950:	68bb      	ldr	r3, [r7, #8]
 8002952:	0c1b      	lsrs	r3, r3, #16
 8002954:	b2db      	uxtb	r3, r3
 8002956:	2b01      	cmp	r3, #1
 8002958:	d10c      	bne.n	8002974 <I2C_WaitOnFlagUntilTimeout+0x78>
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	681b      	ldr	r3, [r3, #0]
 800295e:	695b      	ldr	r3, [r3, #20]
 8002960:	43da      	mvns	r2, r3
 8002962:	68bb      	ldr	r3, [r7, #8]
 8002964:	4013      	ands	r3, r2
 8002966:	b29b      	uxth	r3, r3
 8002968:	2b00      	cmp	r3, #0
 800296a:	bf14      	ite	ne
 800296c:	2301      	movne	r3, #1
 800296e:	2300      	moveq	r3, #0
 8002970:	b2db      	uxtb	r3, r3
 8002972:	e00b      	b.n	800298c <I2C_WaitOnFlagUntilTimeout+0x90>
 8002974:	68fb      	ldr	r3, [r7, #12]
 8002976:	681b      	ldr	r3, [r3, #0]
 8002978:	699b      	ldr	r3, [r3, #24]
 800297a:	43da      	mvns	r2, r3
 800297c:	68bb      	ldr	r3, [r7, #8]
 800297e:	4013      	ands	r3, r2
 8002980:	b29b      	uxth	r3, r3
 8002982:	2b00      	cmp	r3, #0
 8002984:	bf14      	ite	ne
 8002986:	2301      	movne	r3, #1
 8002988:	2300      	moveq	r3, #0
 800298a:	b2db      	uxtb	r3, r3
 800298c:	2b00      	cmp	r3, #0
 800298e:	d1c6      	bne.n	800291e <I2C_WaitOnFlagUntilTimeout+0x22>
 8002990:	e038      	b.n	8002a04 <I2C_WaitOnFlagUntilTimeout+0x108>
  else
  {
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
    {
      /* Check for the Timeout */
      if(Timeout != HAL_MAX_DELAY)
 8002992:	683b      	ldr	r3, [r7, #0]
 8002994:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002998:	d014      	beq.n	80029c4 <I2C_WaitOnFlagUntilTimeout+0xc8>
      {
        if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 800299a:	683b      	ldr	r3, [r7, #0]
 800299c:	2b00      	cmp	r3, #0
 800299e:	d007      	beq.n	80029b0 <I2C_WaitOnFlagUntilTimeout+0xb4>
 80029a0:	f7fd fca6 	bl	80002f0 <HAL_GetTick>
 80029a4:	4602      	mov	r2, r0
 80029a6:	697b      	ldr	r3, [r7, #20]
 80029a8:	1ad2      	subs	r2, r2, r3
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	429a      	cmp	r2, r3
 80029ae:	d909      	bls.n	80029c4 <I2C_WaitOnFlagUntilTimeout+0xc8>
        {
          hi2c->State= HAL_I2C_STATE_READY;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	2220      	movs	r2, #32
 80029b4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	2200      	movs	r2, #0
 80029bc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          return HAL_TIMEOUT;
 80029c0:	2303      	movs	r3, #3
 80029c2:	e020      	b.n	8002a06 <I2C_WaitOnFlagUntilTimeout+0x10a>
    while(__HAL_I2C_GET_FLAG(hi2c, Flag) != RESET)
 80029c4:	68bb      	ldr	r3, [r7, #8]
 80029c6:	0c1b      	lsrs	r3, r3, #16
 80029c8:	b2db      	uxtb	r3, r3
 80029ca:	2b01      	cmp	r3, #1
 80029cc:	d10c      	bne.n	80029e8 <I2C_WaitOnFlagUntilTimeout+0xec>
 80029ce:	68fb      	ldr	r3, [r7, #12]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	695b      	ldr	r3, [r3, #20]
 80029d4:	43da      	mvns	r2, r3
 80029d6:	68bb      	ldr	r3, [r7, #8]
 80029d8:	4013      	ands	r3, r2
 80029da:	b29b      	uxth	r3, r3
 80029dc:	2b00      	cmp	r3, #0
 80029de:	bf0c      	ite	eq
 80029e0:	2301      	moveq	r3, #1
 80029e2:	2300      	movne	r3, #0
 80029e4:	b2db      	uxtb	r3, r3
 80029e6:	e00b      	b.n	8002a00 <I2C_WaitOnFlagUntilTimeout+0x104>
 80029e8:	68fb      	ldr	r3, [r7, #12]
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	699b      	ldr	r3, [r3, #24]
 80029ee:	43da      	mvns	r2, r3
 80029f0:	68bb      	ldr	r3, [r7, #8]
 80029f2:	4013      	ands	r3, r2
 80029f4:	b29b      	uxth	r3, r3
 80029f6:	2b00      	cmp	r3, #0
 80029f8:	bf0c      	ite	eq
 80029fa:	2301      	moveq	r3, #1
 80029fc:	2300      	movne	r3, #0
 80029fe:	b2db      	uxtb	r3, r3
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d1c6      	bne.n	8002992 <I2C_WaitOnFlagUntilTimeout+0x96>
        }
      }
    }
  }
  return HAL_OK;
 8002a04:	2300      	movs	r3, #0
}
 8002a06:	4618      	mov	r0, r3
 8002a08:	3718      	adds	r7, #24
 8002a0a:	46bd      	mov	sp, r7
 8002a0c:	bd80      	pop	{r7, pc}

08002a0e <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Flag: specifies the I2C flag to check.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout)
{
 8002a0e:	b580      	push	{r7, lr}
 8002a10:	b086      	sub	sp, #24
 8002a12:	af00      	add	r7, sp, #0
 8002a14:	60f8      	str	r0, [r7, #12]
 8002a16:	60b9      	str	r1, [r7, #8]
 8002a18:	607a      	str	r2, [r7, #4]
  uint32_t tickstart = 0;
 8002a1a:	2300      	movs	r3, #0
 8002a1c:	617b      	str	r3, [r7, #20]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002a1e:	f7fd fc67 	bl	80002f0 <HAL_GetTick>
 8002a22:	6178      	str	r0, [r7, #20]

  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002a24:	e03d      	b.n	8002aa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x94>
  {
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	695b      	ldr	r3, [r3, #20]
 8002a2c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a30:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a34:	d11c      	bne.n	8002a70 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x62>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	68fa      	ldr	r2, [r7, #12]
 8002a3c:	6812      	ldr	r2, [r2, #0]
 8002a3e:	6812      	ldr	r2, [r2, #0]
 8002a40:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a44:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	681b      	ldr	r3, [r3, #0]
 8002a4a:	68fa      	ldr	r2, [r7, #12]
 8002a4c:	6812      	ldr	r2, [r2, #0]
 8002a4e:	6952      	ldr	r2, [r2, #20]
 8002a50:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002a54:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	2204      	movs	r2, #4
 8002a5a:	639a      	str	r2, [r3, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	2220      	movs	r2, #32
 8002a60:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	2200      	movs	r2, #0
 8002a68:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_ERROR;
 8002a6c:	2301      	movs	r3, #1
 8002a6e:	e039      	b.n	8002ae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd6>
    }

    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a76:	d014      	beq.n	8002aa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x94>
    {
      if((Timeout == 0)||((HAL_GetTick() - tickstart ) > Timeout))
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d007      	beq.n	8002a8e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x80>
 8002a7e:	f7fd fc37 	bl	80002f0 <HAL_GetTick>
 8002a82:	4602      	mov	r2, r0
 8002a84:	697b      	ldr	r3, [r7, #20]
 8002a86:	1ad2      	subs	r2, r2, r3
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	429a      	cmp	r2, r3
 8002a8c:	d909      	bls.n	8002aa2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x94>
      {
        hi2c->State= HAL_I2C_STATE_READY;
 8002a8e:	68fb      	ldr	r3, [r7, #12]
 8002a90:	2220      	movs	r2, #32
 8002a92:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	2200      	movs	r2, #0
 8002a9a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002a9e:	2303      	movs	r3, #3
 8002aa0:	e020      	b.n	8002ae4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd6>
  while(__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8002aa2:	68bb      	ldr	r3, [r7, #8]
 8002aa4:	0c1b      	lsrs	r3, r3, #16
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	2b01      	cmp	r3, #1
 8002aaa:	d10c      	bne.n	8002ac6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb8>
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	695b      	ldr	r3, [r3, #20]
 8002ab2:	43da      	mvns	r2, r3
 8002ab4:	68bb      	ldr	r3, [r7, #8]
 8002ab6:	4013      	ands	r3, r2
 8002ab8:	b29b      	uxth	r3, r3
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	bf14      	ite	ne
 8002abe:	2301      	movne	r3, #1
 8002ac0:	2300      	moveq	r3, #0
 8002ac2:	b2db      	uxtb	r3, r3
 8002ac4:	e00b      	b.n	8002ade <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd0>
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	699b      	ldr	r3, [r3, #24]
 8002acc:	43da      	mvns	r2, r3
 8002ace:	68bb      	ldr	r3, [r7, #8]
 8002ad0:	4013      	ands	r3, r2
 8002ad2:	b29b      	uxth	r3, r3
 8002ad4:	2b00      	cmp	r3, #0
 8002ad6:	bf14      	ite	ne
 8002ad8:	2301      	movne	r3, #1
 8002ada:	2300      	moveq	r3, #0
 8002adc:	b2db      	uxtb	r3, r3
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d1a1      	bne.n	8002a26 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x18>
      }
    }
  }
  return HAL_OK;
 8002ae2:	2300      	movs	r3, #0
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	3718      	adds	r7, #24
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bd80      	pop	{r7, pc}

08002aec <I2C_WaitOnTXEFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)  
{  
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b084      	sub	sp, #16
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	6078      	str	r0, [r7, #4]
 8002af4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = HAL_GetTick();
 8002af6:	f7fd fbfb 	bl	80002f0 <HAL_GetTick>
 8002afa:	60f8      	str	r0, [r7, #12]
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002afc:	e026      	b.n	8002b4c <I2C_WaitOnTXEFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if(I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8002afe:	6878      	ldr	r0, [r7, #4]
 8002b00:	f000 f87e 	bl	8002c00 <I2C_IsAcknowledgeFailed>
 8002b04:	4603      	mov	r3, r0
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d001      	beq.n	8002b0e <I2C_WaitOnTXEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002b0a:	2301      	movs	r3, #1
 8002b0c:	e026      	b.n	8002b5c <I2C_WaitOnTXEFlagUntilTimeout+0x70>
    }
		
    /* Check for the Timeout */
    if(Timeout != HAL_MAX_DELAY)
 8002b0e:	683b      	ldr	r3, [r7, #0]
 8002b10:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b14:	d01a      	beq.n	8002b4c <I2C_WaitOnTXEFlagUntilTimeout+0x60>
    {
      if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	2b00      	cmp	r3, #0
 8002b1a:	d007      	beq.n	8002b2c <I2C_WaitOnTXEFlagUntilTimeout+0x40>
 8002b1c:	f7fd fbe8 	bl	80002f0 <HAL_GetTick>
 8002b20:	4602      	mov	r2, r0
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	1ad2      	subs	r2, r2, r3
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	429a      	cmp	r2, r3
 8002b2a:	d90f      	bls.n	8002b4c <I2C_WaitOnTXEFlagUntilTimeout+0x60>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002b30:	f043 0220 	orr.w	r2, r3, #32
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	639a      	str	r2, [r3, #56]	; 0x38
        hi2c->State= HAL_I2C_STATE_READY;
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2220      	movs	r2, #32
 8002b3c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	2200      	movs	r2, #0
 8002b44:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        return HAL_TIMEOUT;
 8002b48:	2303      	movs	r3, #3
 8002b4a:	e007      	b.n	8002b5c <I2C_WaitOnTXEFlagUntilTimeout+0x70>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002b4c:	687b      	ldr	r3, [r7, #4]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	695b      	ldr	r3, [r3, #20]
 8002b52:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002b56:	2b80      	cmp	r3, #128	; 0x80
 8002b58:	d1d1      	bne.n	8002afe <I2C_WaitOnTXEFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;      
 8002b5a:	2300      	movs	r3, #0
}
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	3710      	adds	r7, #16
 8002b60:	46bd      	mov	sp, r7
 8002b62:	bd80      	pop	{r7, pc}

08002b64 <I2C_WaitOnRXNEFlagUntilTimeout>:
  *                the configuration information for the specified I2C.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout)
{  
 8002b64:	b580      	push	{r7, lr}
 8002b66:	b084      	sub	sp, #16
 8002b68:	af00      	add	r7, sp, #0
 8002b6a:	6078      	str	r0, [r7, #4]
 8002b6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0x00;
 8002b6e:	2300      	movs	r3, #0
 8002b70:	60fb      	str	r3, [r7, #12]
  tickstart = HAL_GetTick();
 8002b72:	f7fd fbbd 	bl	80002f0 <HAL_GetTick>
 8002b76:	60f8      	str	r0, [r7, #12]
  
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002b78:	e036      	b.n	8002be8 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
  {
    /* Check if a STOPF is detected */
    if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	695b      	ldr	r3, [r3, #20]
 8002b80:	f003 0310 	and.w	r3, r3, #16
 8002b84:	2b10      	cmp	r3, #16
 8002b86:	d114      	bne.n	8002bb2 <I2C_WaitOnRXNEFlagUntilTimeout+0x4e>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	681b      	ldr	r3, [r3, #0]
 8002b8c:	687a      	ldr	r2, [r7, #4]
 8002b8e:	6812      	ldr	r2, [r2, #0]
 8002b90:	6952      	ldr	r2, [r2, #20]
 8002b92:	f022 0210 	bic.w	r2, r2, #16
 8002b96:	615a      	str	r2, [r3, #20]

      hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	2200      	movs	r2, #0
 8002b9c:	639a      	str	r2, [r3, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2220      	movs	r2, #32
 8002ba2:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_ERROR;
 8002bae:	2301      	movs	r3, #1
 8002bb0:	e022      	b.n	8002bf8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    }
		
    /* Check for the Timeout */
    if((Timeout == 0) || ((HAL_GetTick()-tickstart) > Timeout))
 8002bb2:	683b      	ldr	r3, [r7, #0]
 8002bb4:	2b00      	cmp	r3, #0
 8002bb6:	d007      	beq.n	8002bc8 <I2C_WaitOnRXNEFlagUntilTimeout+0x64>
 8002bb8:	f7fd fb9a 	bl	80002f0 <HAL_GetTick>
 8002bbc:	4602      	mov	r2, r0
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	1ad2      	subs	r2, r2, r3
 8002bc2:	683b      	ldr	r3, [r7, #0]
 8002bc4:	429a      	cmp	r2, r3
 8002bc6:	d90f      	bls.n	8002be8 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002bcc:	f043 0220 	orr.w	r2, r3, #32
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	639a      	str	r2, [r3, #56]	; 0x38
      hi2c->State= HAL_I2C_STATE_READY;
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	2220      	movs	r2, #32
 8002bd8:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	2200      	movs	r2, #0
 8002be0:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      return HAL_TIMEOUT;
 8002be4:	2303      	movs	r3, #3
 8002be6:	e007      	b.n	8002bf8 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  while(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	695b      	ldr	r3, [r3, #20]
 8002bee:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002bf2:	2b40      	cmp	r3, #64	; 0x40
 8002bf4:	d1c1      	bne.n	8002b7a <I2C_WaitOnRXNEFlagUntilTimeout+0x16>
    }
  }
  return HAL_OK;
 8002bf6:	2300      	movs	r3, #0
}
 8002bf8:	4618      	mov	r0, r3
 8002bfa:	3710      	adds	r7, #16
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bd80      	pop	{r7, pc}

08002c00 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8002c00:	b480      	push	{r7}
 8002c02:	b083      	sub	sp, #12
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  if(__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	695b      	ldr	r3, [r3, #20]
 8002c0e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002c12:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002c16:	d114      	bne.n	8002c42 <I2C_IsAcknowledgeFailed+0x42>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	687a      	ldr	r2, [r7, #4]
 8002c1e:	6812      	ldr	r2, [r2, #0]
 8002c20:	6952      	ldr	r2, [r2, #20]
 8002c22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c26:	615a      	str	r2, [r3, #20]

    hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	2204      	movs	r2, #4
 8002c2c:	639a      	str	r2, [r3, #56]	; 0x38
    hi2c->State= HAL_I2C_STATE_READY;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	2220      	movs	r2, #32
 8002c32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	2200      	movs	r2, #0
 8002c3a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    return HAL_ERROR;
 8002c3e:	2301      	movs	r3, #1
 8002c40:	e000      	b.n	8002c44 <I2C_IsAcknowledgeFailed+0x44>
  }
  return HAL_OK;
 8002c42:	2300      	movs	r3, #0
}
 8002c44:	4618      	mov	r0, r3
 8002c46:	370c      	adds	r7, #12
 8002c48:	46bd      	mov	sp, r7
 8002c4a:	bc80      	pop	{r7}
 8002c4c:	4770      	bx	lr

08002c4e <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and create the associated handle.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8002c4e:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002c50:	b08b      	sub	sp, #44	; 0x2c
 8002c52:	af06      	add	r7, sp, #24
 8002c54:	6078      	str	r0, [r7, #4]
  uint32_t index = 0;
 8002c56:	2300      	movs	r3, #0
 8002c58:	60fb      	str	r3, [r7, #12]
  
  /* Check the PCD handle allocation */
  if(hpcd == NULL)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d101      	bne.n	8002c64 <HAL_PCD_Init+0x16>
  {
    return HAL_ERROR;
 8002c60:	2301      	movs	r3, #1
 8002c62:	e0ca      	b.n	8002dfa <HAL_PCD_Init+0x1ac>
  }
  
  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if(hpcd->State == HAL_PCD_STATE_RESET)
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f893 33e9 	ldrb.w	r3, [r3, #1001]	; 0x3e9
 8002c6a:	b2db      	uxtb	r3, r3
 8002c6c:	2b00      	cmp	r3, #0
 8002c6e:	d106      	bne.n	8002c7e <HAL_PCD_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	2200      	movs	r2, #0
 8002c74:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8002c78:	6878      	ldr	r0, [r7, #4]
 8002c7a:	f007 ffcb 	bl	800ac14 <HAL_PCD_MspInit>
  }
  
  hpcd->State = HAL_PCD_STATE_BUSY;
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	2203      	movs	r2, #3
 8002c82:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
  
  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8002c86:	687b      	ldr	r3, [r7, #4]
 8002c88:	681b      	ldr	r3, [r3, #0]
 8002c8a:	4618      	mov	r0, r3
 8002c8c:	f002 ff81 	bl	8005b92 <USB_DisableGlobalInt>
  
  /*Init the Core (common init.) */
  USB_CoreInit(hpcd->Instance, hpcd->Init);
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	603b      	str	r3, [r7, #0]
 8002c96:	687e      	ldr	r6, [r7, #4]
 8002c98:	466d      	mov	r5, sp
 8002c9a:	f106 0410 	add.w	r4, r6, #16
 8002c9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002ca0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002ca2:	6823      	ldr	r3, [r4, #0]
 8002ca4:	602b      	str	r3, [r5, #0]
 8002ca6:	1d33      	adds	r3, r6, #4
 8002ca8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002caa:	6838      	ldr	r0, [r7, #0]
 8002cac:	f002 ff47 	bl	8005b3e <USB_CoreInit>
 
  /* Force Device Mode*/
  USB_SetCurrentMode(hpcd->Instance , USB_DEVICE_MODE);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	2100      	movs	r1, #0
 8002cb6:	4618      	mov	r0, r3
 8002cb8:	f002 ff87 	bl	8005bca <USB_SetCurrentMode>
 
  /* Init endpoints structures */
  for (index = 0; index < 15 ; index++)
 8002cbc:	2300      	movs	r3, #0
 8002cbe:	60fb      	str	r3, [r7, #12]
 8002cc0:	e037      	b.n	8002d32 <HAL_PCD_Init+0xe4>
  {
    /* Init ep structure */
    hpcd->IN_ep[index].is_in = 1;
 8002cc2:	687a      	ldr	r2, [r7, #4]
 8002cc4:	68fb      	ldr	r3, [r7, #12]
 8002cc6:	015b      	lsls	r3, r3, #5
 8002cc8:	4413      	add	r3, r2
 8002cca:	3329      	adds	r3, #41	; 0x29
 8002ccc:	2201      	movs	r2, #1
 8002cce:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].num = index;
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	b2d9      	uxtb	r1, r3
 8002cd4:	687a      	ldr	r2, [r7, #4]
 8002cd6:	68fb      	ldr	r3, [r7, #12]
 8002cd8:	015b      	lsls	r3, r3, #5
 8002cda:	4413      	add	r3, r2
 8002cdc:	3328      	adds	r3, #40	; 0x28
 8002cde:	460a      	mov	r2, r1
 8002ce0:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 8002ce2:	68fb      	ldr	r3, [r7, #12]
 8002ce4:	b299      	uxth	r1, r3
 8002ce6:	687a      	ldr	r2, [r7, #4]
 8002ce8:	68fb      	ldr	r3, [r7, #12]
 8002cea:	015b      	lsls	r3, r3, #5
 8002cec:	4413      	add	r3, r2
 8002cee:	3334      	adds	r3, #52	; 0x34
 8002cf0:	460a      	mov	r2, r1
 8002cf2:	801a      	strh	r2, [r3, #0]
    /* Control until ep is actvated */
    hpcd->IN_ep[index].type = EP_TYPE_CTRL;
 8002cf4:	687a      	ldr	r2, [r7, #4]
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	015b      	lsls	r3, r3, #5
 8002cfa:	4413      	add	r3, r2
 8002cfc:	332b      	adds	r3, #43	; 0x2b
 8002cfe:	2200      	movs	r2, #0
 8002d00:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].maxpacket =  0;
 8002d02:	687a      	ldr	r2, [r7, #4]
 8002d04:	68fb      	ldr	r3, [r7, #12]
 8002d06:	015b      	lsls	r3, r3, #5
 8002d08:	4413      	add	r3, r2
 8002d0a:	3338      	adds	r3, #56	; 0x38
 8002d0c:	2200      	movs	r2, #0
 8002d0e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_buff = 0;
 8002d10:	687a      	ldr	r2, [r7, #4]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	015b      	lsls	r3, r3, #5
 8002d16:	4413      	add	r3, r2
 8002d18:	333c      	adds	r3, #60	; 0x3c
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[index].xfer_len = 0;
 8002d1e:	687a      	ldr	r2, [r7, #4]
 8002d20:	68fb      	ldr	r3, [r7, #12]
 8002d22:	3302      	adds	r3, #2
 8002d24:	015b      	lsls	r3, r3, #5
 8002d26:	4413      	add	r3, r2
 8002d28:	2200      	movs	r2, #0
 8002d2a:	601a      	str	r2, [r3, #0]
  for (index = 0; index < 15 ; index++)
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	3301      	adds	r3, #1
 8002d30:	60fb      	str	r3, [r7, #12]
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	2b0e      	cmp	r3, #14
 8002d36:	d9c4      	bls.n	8002cc2 <HAL_PCD_Init+0x74>
  }
  
  for (index = 0; index < 15 ; index++)
 8002d38:	2300      	movs	r3, #0
 8002d3a:	60fb      	str	r3, [r7, #12]
 8002d3c:	e03c      	b.n	8002db8 <HAL_PCD_Init+0x16a>
  {
    hpcd->OUT_ep[index].is_in = 0;
 8002d3e:	687a      	ldr	r2, [r7, #4]
 8002d40:	68fb      	ldr	r3, [r7, #12]
 8002d42:	015b      	lsls	r3, r3, #5
 8002d44:	4413      	add	r3, r2
 8002d46:	f203 2309 	addw	r3, r3, #521	; 0x209
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].num = index;
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	b2d9      	uxtb	r1, r3
 8002d52:	687a      	ldr	r2, [r7, #4]
 8002d54:	68fb      	ldr	r3, [r7, #12]
 8002d56:	015b      	lsls	r3, r3, #5
 8002d58:	4413      	add	r3, r2
 8002d5a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8002d5e:	460a      	mov	r2, r1
 8002d60:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[index].tx_fifo_num = index;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	b299      	uxth	r1, r3
 8002d66:	687a      	ldr	r2, [r7, #4]
 8002d68:	68fb      	ldr	r3, [r7, #12]
 8002d6a:	015b      	lsls	r3, r3, #5
 8002d6c:	4413      	add	r3, r2
 8002d6e:	3334      	adds	r3, #52	; 0x34
 8002d70:	460a      	mov	r2, r1
 8002d72:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[index].type = EP_TYPE_CTRL;
 8002d74:	687a      	ldr	r2, [r7, #4]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	015b      	lsls	r3, r3, #5
 8002d7a:	4413      	add	r3, r2
 8002d7c:	f203 230b 	addw	r3, r3, #523	; 0x20b
 8002d80:	2200      	movs	r2, #0
 8002d82:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[index].maxpacket = 0;
 8002d84:	687a      	ldr	r2, [r7, #4]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	015b      	lsls	r3, r3, #5
 8002d8a:	4413      	add	r3, r2
 8002d8c:	f503 7306 	add.w	r3, r3, #536	; 0x218
 8002d90:	2200      	movs	r2, #0
 8002d92:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_buff = 0;
 8002d94:	687a      	ldr	r2, [r7, #4]
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	015b      	lsls	r3, r3, #5
 8002d9a:	4413      	add	r3, r2
 8002d9c:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[index].xfer_len = 0;
 8002da4:	687a      	ldr	r2, [r7, #4]
 8002da6:	68fb      	ldr	r3, [r7, #12]
 8002da8:	3311      	adds	r3, #17
 8002daa:	015b      	lsls	r3, r3, #5
 8002dac:	4413      	add	r3, r2
 8002dae:	2200      	movs	r2, #0
 8002db0:	601a      	str	r2, [r3, #0]
  for (index = 0; index < 15 ; index++)
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	3301      	adds	r3, #1
 8002db6:	60fb      	str	r3, [r7, #12]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	2b0e      	cmp	r3, #14
 8002dbc:	d9bf      	bls.n	8002d3e <HAL_PCD_Init+0xf0>
  }
  
  /* Init Device */
  USB_DevInit(hpcd->Instance, hpcd->Init);
 8002dbe:	687b      	ldr	r3, [r7, #4]
 8002dc0:	681b      	ldr	r3, [r3, #0]
 8002dc2:	603b      	str	r3, [r7, #0]
 8002dc4:	687e      	ldr	r6, [r7, #4]
 8002dc6:	466d      	mov	r5, sp
 8002dc8:	f106 0410 	add.w	r4, r6, #16
 8002dcc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8002dce:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002dd0:	6823      	ldr	r3, [r4, #0]
 8002dd2:	602b      	str	r3, [r5, #0]
 8002dd4:	1d33      	adds	r3, r6, #4
 8002dd6:	cb0e      	ldmia	r3, {r1, r2, r3}
 8002dd8:	6838      	ldr	r0, [r7, #0]
 8002dda:	f002 ff02 	bl	8005be2 <USB_DevInit>
  
  hpcd->USB_Address = 0;
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	2200      	movs	r2, #0
 8002de2:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  hpcd->State= HAL_PCD_STATE_READY;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	2201      	movs	r2, #1
 8002dea:	f883 23e9 	strb.w	r2, [r3, #1001]	; 0x3e9
  
  USB_DevDisconnect (hpcd->Instance);  
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	4618      	mov	r0, r3
 8002df4:	f003 fefb 	bl	8006bee <USB_DevDisconnect>
  return HAL_OK;
 8002df8:	2300      	movs	r3, #0
}
 8002dfa:	4618      	mov	r0, r3
 8002dfc:	3714      	adds	r7, #20
 8002dfe:	46bd      	mov	sp, r7
 8002e00:	bdf0      	pop	{r4, r5, r6, r7, pc}

08002e02 <HAL_PCD_Start>:
  * @brief  Start The USB Device.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8002e02:	b580      	push	{r7, lr}
 8002e04:	b082      	sub	sp, #8
 8002e06:	af00      	add	r7, sp, #0
 8002e08:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8002e10:	2b01      	cmp	r3, #1
 8002e12:	d101      	bne.n	8002e18 <HAL_PCD_Start+0x16>
 8002e14:	2302      	movs	r3, #2
 8002e16:	e016      	b.n	8002e46 <HAL_PCD_Start+0x44>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	2201      	movs	r2, #1
 8002e1c:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  HAL_PCDEx_SetConnectionState (hpcd, 1);
 8002e20:	2101      	movs	r1, #1
 8002e22:	6878      	ldr	r0, [r7, #4]
 8002e24:	f008 fa1d 	bl	800b262 <HAL_PCDEx_SetConnectionState>
  USB_DevConnect (hpcd->Instance);
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	681b      	ldr	r3, [r3, #0]
 8002e2c:	4618      	mov	r0, r3
 8002e2e:	f003 fed4 	bl	8006bda <USB_DevConnect>
  __HAL_PCD_ENABLE(hpcd);
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	4618      	mov	r0, r3
 8002e38:	f002 fe91 	bl	8005b5e <USB_EnableGlobalInt>
  __HAL_UNLOCK(hpcd);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	2200      	movs	r2, #0
 8002e40:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  return HAL_OK;
 8002e44:	2300      	movs	r3, #0
}
 8002e46:	4618      	mov	r0, r3
 8002e48:	3708      	adds	r7, #8
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}

08002e4e <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8002e4e:	b580      	push	{r7, lr}
 8002e50:	b084      	sub	sp, #16
 8002e52:	af00      	add	r7, sp, #0
 8002e54:	6078      	str	r0, [r7, #4]
  uint32_t wInterrupt_Mask = 0;
 8002e56:	2300      	movs	r3, #0
 8002e58:	60fb      	str	r3, [r7, #12]
  
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_CTR))
 8002e5a:	687b      	ldr	r3, [r7, #4]
 8002e5c:	681b      	ldr	r3, [r3, #0]
 8002e5e:	4618      	mov	r0, r3
 8002e60:	f003 fecf 	bl	8006c02 <USB_ReadInterrupts>
 8002e64:	4603      	mov	r3, r0
 8002e66:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002e6a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002e6e:	d102      	bne.n	8002e76 <HAL_PCD_IRQHandler+0x28>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    PCD_EP_ISR_Handler(hpcd);
 8002e70:	6878      	ldr	r0, [r7, #4]
 8002e72:	f000 faf3 	bl	800345c <PCD_EP_ISR_Handler>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_RESET))
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	4618      	mov	r0, r3
 8002e7c:	f003 fec1 	bl	8006c02 <USB_ReadInterrupts>
 8002e80:	4603      	mov	r3, r0
 8002e82:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e86:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002e8a:	d112      	bne.n	8002eb2 <HAL_PCD_IRQHandler+0x64>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	687a      	ldr	r2, [r7, #4]
 8002e92:	6812      	ldr	r2, [r2, #0]
 8002e94:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002e98:	b292      	uxth	r2, r2
 8002e9a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002e9e:	b292      	uxth	r2, r2
 8002ea0:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8002ea4:	6878      	ldr	r0, [r7, #4]
 8002ea6:	f007 ff2a 	bl	800acfe <HAL_PCD_ResetCallback>
    HAL_PCD_SetAddress(hpcd, 0);
 8002eaa:	2100      	movs	r1, #0
 8002eac:	6878      	ldr	r0, [r7, #4]
 8002eae:	f000 f8cf 	bl	8003050 <HAL_PCD_SetAddress>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_PMAOVR))
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	4618      	mov	r0, r3
 8002eb8:	f003 fea3 	bl	8006c02 <USB_ReadInterrupts>
 8002ebc:	4603      	mov	r3, r0
 8002ebe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002ec2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002ec6:	d10b      	bne.n	8002ee0 <HAL_PCD_IRQHandler+0x92>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);    
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	687a      	ldr	r2, [r7, #4]
 8002ece:	6812      	ldr	r2, [r2, #0]
 8002ed0:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002ed4:	b292      	uxth	r2, r2
 8002ed6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8002eda:	b292      	uxth	r2, r2
 8002edc:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ERR))
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	4618      	mov	r0, r3
 8002ee6:	f003 fe8c 	bl	8006c02 <USB_ReadInterrupts>
 8002eea:	4603      	mov	r3, r0
 8002eec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8002ef0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002ef4:	d10b      	bne.n	8002f0e <HAL_PCD_IRQHandler+0xc0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR); 
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	687a      	ldr	r2, [r7, #4]
 8002efc:	6812      	ldr	r2, [r2, #0]
 8002efe:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002f02:	b292      	uxth	r2, r2
 8002f04:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8002f08:	b292      	uxth	r2, r2
 8002f0a:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP))
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	4618      	mov	r0, r3
 8002f14:	f003 fe75 	bl	8006c02 <USB_ReadInterrupts>
 8002f18:	4603      	mov	r3, r0
 8002f1a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002f1e:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002f22:	d123      	bne.n	8002f6c <HAL_PCD_IRQHandler+0x11e>
  {  
    hpcd->Instance->CNTR &= ~(USB_CNTR_LP_MODE);
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	681b      	ldr	r3, [r3, #0]
 8002f28:	687a      	ldr	r2, [r7, #4]
 8002f2a:	6812      	ldr	r2, [r2, #0]
 8002f2c:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8002f30:	b292      	uxth	r2, r2
 8002f32:	f022 0204 	bic.w	r2, r2, #4
 8002f36:	b292      	uxth	r2, r2
 8002f38:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    /*set wInterrupt_Mask global variable*/
    wInterrupt_Mask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 8002f3c:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 8002f40:	60fb      	str	r3, [r7, #12]
      | USB_CNTR_ESOFM | USB_CNTR_RESETM;
    
    /*Set interrupt mask*/
    hpcd->Instance->CNTR = wInterrupt_Mask;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	68fa      	ldr	r2, [r7, #12]
 8002f48:	b292      	uxth	r2, r2
 8002f4a:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    
    HAL_PCD_ResumeCallback(hpcd);
 8002f4e:	6878      	ldr	r0, [r7, #4]
 8002f50:	f007 ff12 	bl	800ad78 <HAL_PCD_ResumeCallback>
    
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);     
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	6812      	ldr	r2, [r2, #0]
 8002f5c:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002f60:	b292      	uxth	r2, r2
 8002f62:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 8002f66:	b292      	uxth	r2, r2
 8002f68:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SUSP))
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	681b      	ldr	r3, [r3, #0]
 8002f70:	4618      	mov	r0, r3
 8002f72:	f003 fe46 	bl	8006c02 <USB_ReadInterrupts>
 8002f76:	4603      	mov	r3, r0
 8002f78:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002f7c:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8002f80:	d131      	bne.n	8002fe6 <HAL_PCD_IRQHandler+0x198>
  {
    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);  
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	687a      	ldr	r2, [r7, #4]
 8002f88:	6812      	ldr	r2, [r2, #0]
 8002f8a:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8002f8e:	b292      	uxth	r2, r2
 8002f90:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f94:	b292      	uxth	r2, r2
 8002f96:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= USB_CNTR_FSUSP;
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	687a      	ldr	r2, [r7, #4]
 8002fa0:	6812      	ldr	r2, [r2, #0]
 8002fa2:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8002fa6:	b292      	uxth	r2, r2
 8002fa8:	f042 0208 	orr.w	r2, r2, #8
 8002fac:	b292      	uxth	r2, r2
 8002fae:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    hpcd->Instance->CNTR |= USB_CNTR_LP_MODE;
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	687a      	ldr	r2, [r7, #4]
 8002fb8:	6812      	ldr	r2, [r2, #0]
 8002fba:	f8b2 2040 	ldrh.w	r2, [r2, #64]	; 0x40
 8002fbe:	b292      	uxth	r2, r2
 8002fc0:	f042 0204 	orr.w	r2, r2, #4
 8002fc4:	b292      	uxth	r2, r2
 8002fc6:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
    if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_WKUP) == 0)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4618      	mov	r0, r3
 8002fd0:	f003 fe17 	bl	8006c02 <USB_ReadInterrupts>
 8002fd4:	4603      	mov	r3, r0
 8002fd6:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002fda:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002fde:	d002      	beq.n	8002fe6 <HAL_PCD_IRQHandler+0x198>
    {
      HAL_PCD_SuspendCallback(hpcd);
 8002fe0:	6878      	ldr	r0, [r7, #4]
 8002fe2:	f007 feaf 	bl	800ad44 <HAL_PCD_SuspendCallback>
    }
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_SOF))
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4618      	mov	r0, r3
 8002fec:	f003 fe09 	bl	8006c02 <USB_ReadInterrupts>
 8002ff0:	4603      	mov	r3, r0
 8002ff2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8002ff6:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002ffa:	d10e      	bne.n	800301a <HAL_PCD_IRQHandler+0x1cc>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF); 
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	681b      	ldr	r3, [r3, #0]
 8003000:	687a      	ldr	r2, [r7, #4]
 8003002:	6812      	ldr	r2, [r2, #0]
 8003004:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 8003008:	b292      	uxth	r2, r2
 800300a:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800300e:	b292      	uxth	r2, r2
 8003010:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f007 fe64 	bl	800ace2 <HAL_PCD_SOFCallback>
  }

  if (__HAL_PCD_GET_FLAG (hpcd, USB_ISTR_ESOF))
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	4618      	mov	r0, r3
 8003020:	f003 fdef 	bl	8006c02 <USB_ReadInterrupts>
 8003024:	4603      	mov	r3, r0
 8003026:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800302a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800302e:	d10b      	bne.n	8003048 <HAL_PCD_IRQHandler+0x1fa>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF); 
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	681b      	ldr	r3, [r3, #0]
 8003034:	687a      	ldr	r2, [r7, #4]
 8003036:	6812      	ldr	r2, [r2, #0]
 8003038:	f8b2 2044 	ldrh.w	r2, [r2, #68]	; 0x44
 800303c:	b292      	uxth	r2, r2
 800303e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003042:	b292      	uxth	r2, r2
 8003044:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  }
}
 8003048:	bf00      	nop
 800304a:	3710      	adds	r7, #16
 800304c:	46bd      	mov	sp, r7
 800304e:	bd80      	pop	{r7, pc}

08003050 <HAL_PCD_SetAddress>:
  * @param  hpcd: PCD handle
  * @param  address: new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8003050:	b580      	push	{r7, lr}
 8003052:	b082      	sub	sp, #8
 8003054:	af00      	add	r7, sp, #0
 8003056:	6078      	str	r0, [r7, #4]
 8003058:	460b      	mov	r3, r1
 800305a:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800305c:	687b      	ldr	r3, [r7, #4]
 800305e:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8003062:	2b01      	cmp	r3, #1
 8003064:	d101      	bne.n	800306a <HAL_PCD_SetAddress+0x1a>
 8003066:	2302      	movs	r3, #2
 8003068:	e013      	b.n	8003092 <HAL_PCD_SetAddress+0x42>
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	2201      	movs	r2, #1
 800306e:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  hpcd->USB_Address = address;
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	78fa      	ldrb	r2, [r7, #3]
 8003076:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  USB_SetDevAddress(hpcd->Instance, address);
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	78fa      	ldrb	r2, [r7, #3]
 8003080:	4611      	mov	r1, r2
 8003082:	4618      	mov	r0, r3
 8003084:	f003 fd96 	bl	8006bb4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  return HAL_OK;
 8003090:	2300      	movs	r3, #0
}
 8003092:	4618      	mov	r0, r3
 8003094:	3708      	adds	r7, #8
 8003096:	46bd      	mov	sp, r7
 8003098:	bd80      	pop	{r7, pc}

0800309a <HAL_PCD_EP_Open>:
  * @param  ep_mps: endpoint max packet size
  * @param  ep_type: endpoint type   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint16_t ep_mps, uint8_t ep_type)
{
 800309a:	b580      	push	{r7, lr}
 800309c:	b084      	sub	sp, #16
 800309e:	af00      	add	r7, sp, #0
 80030a0:	6078      	str	r0, [r7, #4]
 80030a2:	4608      	mov	r0, r1
 80030a4:	4611      	mov	r1, r2
 80030a6:	461a      	mov	r2, r3
 80030a8:	4603      	mov	r3, r0
 80030aa:	70fb      	strb	r3, [r7, #3]
 80030ac:	460b      	mov	r3, r1
 80030ae:	803b      	strh	r3, [r7, #0]
 80030b0:	4613      	mov	r3, r2
 80030b2:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 80030b4:	2300      	movs	r3, #0
 80030b6:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 80030b8:	2300      	movs	r3, #0
 80030ba:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80) == 0x80)
 80030bc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	da08      	bge.n	80030d6 <HAL_PCD_EP_Open+0x3c>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80030c4:	78fb      	ldrb	r3, [r7, #3]
 80030c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030ca:	015b      	lsls	r3, r3, #5
 80030cc:	3328      	adds	r3, #40	; 0x28
 80030ce:	687a      	ldr	r2, [r7, #4]
 80030d0:	4413      	add	r3, r2
 80030d2:	60fb      	str	r3, [r7, #12]
 80030d4:	e008      	b.n	80030e8 <HAL_PCD_EP_Open+0x4e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80030d6:	78fb      	ldrb	r3, [r7, #3]
 80030d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030dc:	015b      	lsls	r3, r3, #5
 80030de:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80030e2:	687a      	ldr	r2, [r7, #4]
 80030e4:	4413      	add	r3, r2
 80030e6:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 80030e8:	78fb      	ldrb	r3, [r7, #3]
 80030ea:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80030ee:	b2da      	uxtb	r2, r3
 80030f0:	68fb      	ldr	r3, [r7, #12]
 80030f2:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 80030f4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80030f8:	b2db      	uxtb	r3, r3
 80030fa:	09db      	lsrs	r3, r3, #7
 80030fc:	b2db      	uxtb	r3, r3
 80030fe:	461a      	mov	r2, r3
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	705a      	strb	r2, [r3, #1]
  ep->maxpacket = ep_mps;
 8003104:	883a      	ldrh	r2, [r7, #0]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	78ba      	ldrb	r2, [r7, #2]
 800310e:	70da      	strb	r2, [r3, #3]
    
  __HAL_LOCK(hpcd);
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8003116:	2b01      	cmp	r3, #1
 8003118:	d101      	bne.n	800311e <HAL_PCD_EP_Open+0x84>
 800311a:	2302      	movs	r3, #2
 800311c:	e00e      	b.n	800313c <HAL_PCD_EP_Open+0xa2>
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	2201      	movs	r2, #1
 8003122:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  USB_ActivateEndpoint(hpcd->Instance , ep);
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	681b      	ldr	r3, [r3, #0]
 800312a:	68f9      	ldr	r1, [r7, #12]
 800312c:	4618      	mov	r0, r3
 800312e:	f002 fd79 	bl	8005c24 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	2200      	movs	r2, #0
 8003136:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  return ret;
 800313a:	7afb      	ldrb	r3, [r7, #11]
}
 800313c:	4618      	mov	r0, r3
 800313e:	3710      	adds	r7, #16
 8003140:	46bd      	mov	sp, r7
 8003142:	bd80      	pop	{r7, pc}

08003144 <HAL_PCD_EP_Close>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{  
 8003144:	b580      	push	{r7, lr}
 8003146:	b084      	sub	sp, #16
 8003148:	af00      	add	r7, sp, #0
 800314a:	6078      	str	r0, [r7, #4]
 800314c:	460b      	mov	r3, r1
 800314e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8003150:	2300      	movs	r3, #0
 8003152:	60fb      	str	r3, [r7, #12]
  
  if ((ep_addr & 0x80) == 0x80)
 8003154:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003158:	2b00      	cmp	r3, #0
 800315a:	da08      	bge.n	800316e <HAL_PCD_EP_Close+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800315c:	78fb      	ldrb	r3, [r7, #3]
 800315e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003162:	015b      	lsls	r3, r3, #5
 8003164:	3328      	adds	r3, #40	; 0x28
 8003166:	687a      	ldr	r2, [r7, #4]
 8003168:	4413      	add	r3, r2
 800316a:	60fb      	str	r3, [r7, #12]
 800316c:	e008      	b.n	8003180 <HAL_PCD_EP_Close+0x3c>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 800316e:	78fb      	ldrb	r3, [r7, #3]
 8003170:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003174:	015b      	lsls	r3, r3, #5
 8003176:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800317a:	687a      	ldr	r2, [r7, #4]
 800317c:	4413      	add	r3, r2
 800317e:	60fb      	str	r3, [r7, #12]
  }
  ep->num   = ep_addr & 0x7F;
 8003180:	78fb      	ldrb	r3, [r7, #3]
 8003182:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003186:	b2da      	uxtb	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	701a      	strb	r2, [r3, #0]
  
  ep->is_in = (0x80 & ep_addr) != 0;
 800318c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003190:	b2db      	uxtb	r3, r3
 8003192:	09db      	lsrs	r3, r3, #7
 8003194:	b2db      	uxtb	r3, r3
 8003196:	461a      	mov	r2, r3
 8003198:	68fb      	ldr	r3, [r7, #12]
 800319a:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 80031a2:	2b01      	cmp	r3, #1
 80031a4:	d101      	bne.n	80031aa <HAL_PCD_EP_Close+0x66>
 80031a6:	2302      	movs	r3, #2
 80031a8:	e00e      	b.n	80031c8 <HAL_PCD_EP_Close+0x84>
 80031aa:	687b      	ldr	r3, [r7, #4]
 80031ac:	2201      	movs	r2, #1
 80031ae:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  USB_DeactivateEndpoint(hpcd->Instance , ep);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	68f9      	ldr	r1, [r7, #12]
 80031b8:	4618      	mov	r0, r3
 80031ba:	f002 fffb 	bl	80061b4 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	2200      	movs	r2, #0
 80031c2:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  return HAL_OK;
 80031c6:	2300      	movs	r3, #0
}
 80031c8:	4618      	mov	r0, r3
 80031ca:	3710      	adds	r7, #16
 80031cc:	46bd      	mov	sp, r7
 80031ce:	bd80      	pop	{r7, pc}

080031d0 <HAL_PCD_EP_Receive>:
  * @param  pBuf: pointer to the reception buffer
  * @param  len: amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80031d0:	b580      	push	{r7, lr}
 80031d2:	b086      	sub	sp, #24
 80031d4:	af00      	add	r7, sp, #0
 80031d6:	60f8      	str	r0, [r7, #12]
 80031d8:	607a      	str	r2, [r7, #4]
 80031da:	603b      	str	r3, [r7, #0]
 80031dc:	460b      	mov	r3, r1
 80031de:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 80031e0:	2300      	movs	r3, #0
 80031e2:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->OUT_ep[ep_addr & 0x7F];
 80031e4:	7afb      	ldrb	r3, [r7, #11]
 80031e6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80031ea:	015b      	lsls	r3, r3, #5
 80031ec:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80031f0:	68fa      	ldr	r2, [r7, #12]
 80031f2:	4413      	add	r3, r2
 80031f4:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80031f6:	697b      	ldr	r3, [r7, #20]
 80031f8:	687a      	ldr	r2, [r7, #4]
 80031fa:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80031fc:	697b      	ldr	r3, [r7, #20]
 80031fe:	683a      	ldr	r2, [r7, #0]
 8003200:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0;
 8003202:	697b      	ldr	r3, [r7, #20]
 8003204:	2200      	movs	r2, #0
 8003206:	61da      	str	r2, [r3, #28]
  ep->is_in = 0;
 8003208:	697b      	ldr	r3, [r7, #20]
 800320a:	2200      	movs	r2, #0
 800320c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 800320e:	7afb      	ldrb	r3, [r7, #11]
 8003210:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003214:	b2da      	uxtb	r2, r3
 8003216:	697b      	ldr	r3, [r7, #20]
 8003218:	701a      	strb	r2, [r3, #0]
  
  __HAL_LOCK(hpcd);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8003220:	2b01      	cmp	r3, #1
 8003222:	d101      	bne.n	8003228 <HAL_PCD_EP_Receive+0x58>
 8003224:	2302      	movs	r3, #2
 8003226:	e01a      	b.n	800325e <HAL_PCD_EP_Receive+0x8e>
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	2201      	movs	r2, #1
 800322c:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
 8003230:	7afb      	ldrb	r3, [r7, #11]
 8003232:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003236:	2b00      	cmp	r3, #0
 8003238:	d106      	bne.n	8003248 <HAL_PCD_EP_Receive+0x78>
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	6979      	ldr	r1, [r7, #20]
 8003240:	4618      	mov	r0, r3
 8003242:	f003 f93f 	bl	80064c4 <USB_EPStartXfer>
 8003246:	e005      	b.n	8003254 <HAL_PCD_EP_Receive+0x84>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 8003248:	68fb      	ldr	r3, [r7, #12]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	6979      	ldr	r1, [r7, #20]
 800324e:	4618      	mov	r0, r3
 8003250:	f003 f938 	bl	80064c4 <USB_EPStartXfer>
  }
  __HAL_UNLOCK(hpcd);
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	2200      	movs	r2, #0
 8003258:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  
  return HAL_OK;
 800325c:	2300      	movs	r3, #0
}
 800325e:	4618      	mov	r0, r3
 8003260:	3718      	adds	r7, #24
 8003262:	46bd      	mov	sp, r7
 8003264:	bd80      	pop	{r7, pc}

08003266 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval Data Size
  */
uint16_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003266:	b480      	push	{r7}
 8003268:	b083      	sub	sp, #12
 800326a:	af00      	add	r7, sp, #0
 800326c:	6078      	str	r0, [r7, #4]
 800326e:	460b      	mov	r3, r1
 8003270:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & 0x7F].xfer_count;
 8003272:	78fb      	ldrb	r3, [r7, #3]
 8003274:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003278:	687a      	ldr	r2, [r7, #4]
 800327a:	3311      	adds	r3, #17
 800327c:	015b      	lsls	r3, r3, #5
 800327e:	4413      	add	r3, r2
 8003280:	3304      	adds	r3, #4
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	b29b      	uxth	r3, r3
}
 8003286:	4618      	mov	r0, r3
 8003288:	370c      	adds	r7, #12
 800328a:	46bd      	mov	sp, r7
 800328c:	bc80      	pop	{r7}
 800328e:	4770      	bx	lr

08003290 <HAL_PCD_EP_Transmit>:
  * @param  pBuf: pointer to the transmission buffer
  * @param  len: amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8003290:	b580      	push	{r7, lr}
 8003292:	b086      	sub	sp, #24
 8003294:	af00      	add	r7, sp, #0
 8003296:	60f8      	str	r0, [r7, #12]
 8003298:	607a      	str	r2, [r7, #4]
 800329a:	603b      	str	r3, [r7, #0]
 800329c:	460b      	mov	r3, r1
 800329e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep = NULL;
 80032a0:	2300      	movs	r3, #0
 80032a2:	617b      	str	r3, [r7, #20]
  
  ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80032a4:	7afb      	ldrb	r3, [r7, #11]
 80032a6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032aa:	015b      	lsls	r3, r3, #5
 80032ac:	3328      	adds	r3, #40	; 0x28
 80032ae:	68fa      	ldr	r2, [r7, #12]
 80032b0:	4413      	add	r3, r2
 80032b2:	617b      	str	r3, [r7, #20]
  
  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;  
 80032b4:	697b      	ldr	r3, [r7, #20]
 80032b6:	687a      	ldr	r2, [r7, #4]
 80032b8:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 80032ba:	697b      	ldr	r3, [r7, #20]
 80032bc:	683a      	ldr	r2, [r7, #0]
 80032be:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0;
 80032c0:	697b      	ldr	r3, [r7, #20]
 80032c2:	2200      	movs	r2, #0
 80032c4:	61da      	str	r2, [r3, #28]
  ep->is_in = 1;
 80032c6:	697b      	ldr	r3, [r7, #20]
 80032c8:	2201      	movs	r2, #1
 80032ca:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & 0x7F;
 80032cc:	7afb      	ldrb	r3, [r7, #11]
 80032ce:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032d2:	b2da      	uxtb	r2, r3
 80032d4:	697b      	ldr	r3, [r7, #20]
 80032d6:	701a      	strb	r2, [r3, #0]
  
  __HAL_LOCK(hpcd);
 80032d8:	68fb      	ldr	r3, [r7, #12]
 80032da:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 80032de:	2b01      	cmp	r3, #1
 80032e0:	d101      	bne.n	80032e6 <HAL_PCD_EP_Transmit+0x56>
 80032e2:	2302      	movs	r3, #2
 80032e4:	e01a      	b.n	800331c <HAL_PCD_EP_Transmit+0x8c>
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  
  if ((ep_addr & 0x7F) == 0 )
 80032ee:	7afb      	ldrb	r3, [r7, #11]
 80032f0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80032f4:	2b00      	cmp	r3, #0
 80032f6:	d106      	bne.n	8003306 <HAL_PCD_EP_Transmit+0x76>
  {
    USB_EP0StartXfer(hpcd->Instance , ep);
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	6979      	ldr	r1, [r7, #20]
 80032fe:	4618      	mov	r0, r3
 8003300:	f003 f8e0 	bl	80064c4 <USB_EPStartXfer>
 8003304:	e005      	b.n	8003312 <HAL_PCD_EP_Transmit+0x82>
  }
  else
  {
    USB_EPStartXfer(hpcd->Instance , ep);
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	6979      	ldr	r1, [r7, #20]
 800330c:	4618      	mov	r0, r3
 800330e:	f003 f8d9 	bl	80064c4 <USB_EPStartXfer>
  }
  
  __HAL_UNLOCK(hpcd);
 8003312:	68fb      	ldr	r3, [r7, #12]
 8003314:	2200      	movs	r2, #0
 8003316:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  
  return HAL_OK;
 800331a:	2300      	movs	r3, #0
}
 800331c:	4618      	mov	r0, r3
 800331e:	3718      	adds	r7, #24
 8003320:	46bd      	mov	sp, r7
 8003322:	bd80      	pop	{r7, pc}

08003324 <HAL_PCD_EP_SetStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8003324:	b580      	push	{r7, lr}
 8003326:	b084      	sub	sp, #16
 8003328:	af00      	add	r7, sp, #0
 800332a:	6078      	str	r0, [r7, #4]
 800332c:	460b      	mov	r3, r1
 800332e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 8003330:	2300      	movs	r3, #0
 8003332:	60fb      	str	r3, [r7, #12]
  
  if ((0x80 & ep_addr) == 0x80)
 8003334:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003338:	2b00      	cmp	r3, #0
 800333a:	da08      	bge.n	800334e <HAL_PCD_EP_SetStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 800333c:	78fb      	ldrb	r3, [r7, #3]
 800333e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003342:	015b      	lsls	r3, r3, #5
 8003344:	3328      	adds	r3, #40	; 0x28
 8003346:	687a      	ldr	r2, [r7, #4]
 8003348:	4413      	add	r3, r2
 800334a:	60fb      	str	r3, [r7, #12]
 800334c:	e006      	b.n	800335c <HAL_PCD_EP_SetStall+0x38>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800334e:	78fb      	ldrb	r3, [r7, #3]
 8003350:	015b      	lsls	r3, r3, #5
 8003352:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003356:	687a      	ldr	r2, [r7, #4]
 8003358:	4413      	add	r3, r2
 800335a:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 1;
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	2201      	movs	r2, #1
 8003360:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7F;
 8003362:	78fb      	ldrb	r3, [r7, #3]
 8003364:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003368:	b2da      	uxtb	r2, r3
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 800336e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8003372:	b2db      	uxtb	r3, r3
 8003374:	09db      	lsrs	r3, r3, #7
 8003376:	b2db      	uxtb	r3, r3
 8003378:	461a      	mov	r2, r3
 800337a:	68fb      	ldr	r3, [r7, #12]
 800337c:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd);
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 8003384:	2b01      	cmp	r3, #1
 8003386:	d101      	bne.n	800338c <HAL_PCD_EP_SetStall+0x68>
 8003388:	2302      	movs	r3, #2
 800338a:	e01c      	b.n	80033c6 <HAL_PCD_EP_SetStall+0xa2>
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	2201      	movs	r2, #1
 8003390:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  USB_EPSetStall(hpcd->Instance , ep);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	68f9      	ldr	r1, [r7, #12]
 800339a:	4618      	mov	r0, r3
 800339c:	f003 fb20 	bl	80069e0 <USB_EPSetStall>
  if((ep_addr & 0x7F) == 0)
 80033a0:	78fb      	ldrb	r3, [r7, #3]
 80033a2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d108      	bne.n	80033bc <HAL_PCD_EP_SetStall+0x98>
  {
    USB_EP0_OutStart(hpcd->Instance, (uint8_t *)hpcd->Setup);
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	f503 737b 	add.w	r3, r3, #1004	; 0x3ec
 80033b4:	4619      	mov	r1, r3
 80033b6:	4610      	mov	r0, r2
 80033b8:	f003 fc34 	bl	8006c24 <USB_EP0_OutStart>
  }
  __HAL_UNLOCK(hpcd); 
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	2200      	movs	r2, #0
 80033c0:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  
  return HAL_OK;
 80033c4:	2300      	movs	r3, #0
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}

080033ce <HAL_PCD_EP_ClrStall>:
  * @param  hpcd: PCD handle
  * @param  ep_addr: endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80033ce:	b580      	push	{r7, lr}
 80033d0:	b084      	sub	sp, #16
 80033d2:	af00      	add	r7, sp, #0
 80033d4:	6078      	str	r0, [r7, #4]
 80033d6:	460b      	mov	r3, r1
 80033d8:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep = NULL;
 80033da:	2300      	movs	r3, #0
 80033dc:	60fb      	str	r3, [r7, #12]
  
  if ((0x80 & ep_addr) == 0x80)
 80033de:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80033e2:	2b00      	cmp	r3, #0
 80033e4:	da08      	bge.n	80033f8 <HAL_PCD_EP_ClrStall+0x2a>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 80033e6:	78fb      	ldrb	r3, [r7, #3]
 80033e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033ec:	015b      	lsls	r3, r3, #5
 80033ee:	3328      	adds	r3, #40	; 0x28
 80033f0:	687a      	ldr	r2, [r7, #4]
 80033f2:	4413      	add	r3, r2
 80033f4:	60fb      	str	r3, [r7, #12]
 80033f6:	e006      	b.n	8003406 <HAL_PCD_EP_ClrStall+0x38>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80033f8:	78fb      	ldrb	r3, [r7, #3]
 80033fa:	015b      	lsls	r3, r3, #5
 80033fc:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003400:	687a      	ldr	r2, [r7, #4]
 8003402:	4413      	add	r3, r2
 8003404:	60fb      	str	r3, [r7, #12]
  }
  
  ep->is_stall = 0;
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	2200      	movs	r2, #0
 800340a:	709a      	strb	r2, [r3, #2]
  ep->num   = ep_addr & 0x7F;
 800340c:	78fb      	ldrb	r3, [r7, #3]
 800340e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003412:	b2da      	uxtb	r2, r3
 8003414:	68fb      	ldr	r3, [r7, #12]
 8003416:	701a      	strb	r2, [r3, #0]
  ep->is_in = ((ep_addr & 0x80) == 0x80);
 8003418:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800341c:	b2db      	uxtb	r3, r3
 800341e:	09db      	lsrs	r3, r3, #7
 8003420:	b2db      	uxtb	r3, r3
 8003422:	461a      	mov	r2, r3
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	705a      	strb	r2, [r3, #1]
  
  __HAL_LOCK(hpcd); 
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	f893 33e8 	ldrb.w	r3, [r3, #1000]	; 0x3e8
 800342e:	2b01      	cmp	r3, #1
 8003430:	d101      	bne.n	8003436 <HAL_PCD_EP_ClrStall+0x68>
 8003432:	2302      	movs	r3, #2
 8003434:	e00e      	b.n	8003454 <HAL_PCD_EP_ClrStall+0x86>
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2201      	movs	r2, #1
 800343a:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  USB_EPClearStall(hpcd->Instance , ep);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	68f9      	ldr	r1, [r7, #12]
 8003444:	4618      	mov	r0, r3
 8003446:	f003 fb2b 	bl	8006aa0 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd); 
 800344a:	687b      	ldr	r3, [r7, #4]
 800344c:	2200      	movs	r2, #0
 800344e:	f883 23e8 	strb.w	r2, [r3, #1000]	; 0x3e8
  
  return HAL_OK;
 8003452:	2300      	movs	r3, #0
}
 8003454:	4618      	mov	r0, r3
 8003456:	3710      	adds	r7, #16
 8003458:	46bd      	mov	sp, r7
 800345a:	bd80      	pop	{r7, pc}

0800345c <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd: PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 800345c:	b590      	push	{r4, r7, lr}
 800345e:	b089      	sub	sp, #36	; 0x24
 8003460:	af00      	add	r7, sp, #0
 8003462:	6078      	str	r0, [r7, #4]
  PCD_EPTypeDef *ep = NULL;
 8003464:	2300      	movs	r3, #0
 8003466:	61bb      	str	r3, [r7, #24]
  uint16_t count = 0;
 8003468:	2300      	movs	r3, #0
 800346a:	83fb      	strh	r3, [r7, #30]
  uint8_t epindex = 0;
 800346c:	2300      	movs	r3, #0
 800346e:	75fb      	strb	r3, [r7, #23]
  __IO uint16_t wIstr = 0;  
 8003470:	2300      	movs	r3, #0
 8003472:	81fb      	strh	r3, [r7, #14]
  __IO uint16_t wEPVal = 0;
 8003474:	2300      	movs	r3, #0
 8003476:	81bb      	strh	r3, [r7, #12]
  
  /* stay in loop while pending interrupts */
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8003478:	e313      	b.n	8003aa2 <PCD_EP_ISR_Handler+0x646>
  {
    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 800347a:	89fb      	ldrh	r3, [r7, #14]
 800347c:	b29b      	uxth	r3, r3
 800347e:	b2db      	uxtb	r3, r3
 8003480:	f003 030f 	and.w	r3, r3, #15
 8003484:	75fb      	strb	r3, [r7, #23]
    
    if (epindex == 0)
 8003486:	7dfb      	ldrb	r3, [r7, #23]
 8003488:	2b00      	cmp	r3, #0
 800348a:	f040 812e 	bne.w	80036ea <PCD_EP_ISR_Handler+0x28e>
    {
      /* Decode and service control endpoint interrupt */
      
      /* DIR bit = origin of the interrupt */   
      if ((wIstr & USB_ISTR_DIR) == 0)
 800348e:	89fb      	ldrh	r3, [r7, #14]
 8003490:	b29b      	uxth	r3, r3
 8003492:	f003 0310 	and.w	r3, r3, #16
 8003496:	2b00      	cmp	r3, #0
 8003498:	d14e      	bne.n	8003538 <PCD_EP_ISR_Handler+0xdc>
      {
        /* DIR = 0 */
        
        /* DIR = 0      => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always  */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	681a      	ldr	r2, [r3, #0]
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	881b      	ldrh	r3, [r3, #0]
 80034a4:	b29b      	uxth	r3, r3
 80034a6:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80034aa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80034ae:	b29b      	uxth	r3, r3
 80034b0:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	3328      	adds	r3, #40	; 0x28
 80034b6:	61bb      	str	r3, [r7, #24]
        
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80034b8:	687b      	ldr	r3, [r7, #4]
 80034ba:	681b      	ldr	r3, [r3, #0]
 80034bc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80034c0:	b29b      	uxth	r3, r3
 80034c2:	461a      	mov	r2, r3
 80034c4:	69bb      	ldr	r3, [r7, #24]
 80034c6:	781b      	ldrb	r3, [r3, #0]
 80034c8:	00db      	lsls	r3, r3, #3
 80034ca:	4413      	add	r3, r2
 80034cc:	3302      	adds	r3, #2
 80034ce:	005b      	lsls	r3, r3, #1
 80034d0:	461a      	mov	r2, r3
 80034d2:	687b      	ldr	r3, [r7, #4]
 80034d4:	681b      	ldr	r3, [r3, #0]
 80034d6:	4413      	add	r3, r2
 80034d8:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	b29b      	uxth	r3, r3
 80034e0:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 80034e8:	69bb      	ldr	r3, [r7, #24]
 80034ea:	695a      	ldr	r2, [r3, #20]
 80034ec:	69bb      	ldr	r3, [r7, #24]
 80034ee:	69db      	ldr	r3, [r3, #28]
 80034f0:	441a      	add	r2, r3
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	615a      	str	r2, [r3, #20]
 
        /* TX COMPLETE */
        HAL_PCD_DataInStageCallback(hpcd, 0);
 80034f6:	2100      	movs	r1, #0
 80034f8:	6878      	ldr	r0, [r7, #4]
 80034fa:	f007 fbdb 	bl	800acb4 <HAL_PCD_DataInStageCallback>
        
        
        if((hpcd->USB_Address > 0)&& ( ep->xfer_len == 0))
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8003504:	b2db      	uxtb	r3, r3
 8003506:	2b00      	cmp	r3, #0
 8003508:	f000 82cb 	beq.w	8003aa2 <PCD_EP_ISR_Handler+0x646>
 800350c:	69bb      	ldr	r3, [r7, #24]
 800350e:	699b      	ldr	r3, [r3, #24]
 8003510:	2b00      	cmp	r3, #0
 8003512:	f040 82c6 	bne.w	8003aa2 <PCD_EP_ISR_Handler+0x646>
        {
          hpcd->Instance->DADDR = (hpcd->USB_Address | USB_DADDR_EF);
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	681b      	ldr	r3, [r3, #0]
 800351a:	687a      	ldr	r2, [r7, #4]
 800351c:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 8003520:	b2d2      	uxtb	r2, r2
 8003522:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8003526:	b2d2      	uxtb	r2, r2
 8003528:	b292      	uxth	r2, r2
 800352a:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
          hpcd->USB_Address = 0;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	2200      	movs	r2, #0
 8003532:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
 8003536:	e2b4      	b.n	8003aa2 <PCD_EP_ISR_Handler+0x646>
      {
        /* DIR = 1 */
        
        /* DIR = 1 & CTR_RX       => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	f503 7302 	add.w	r3, r3, #520	; 0x208
 800353e:	61bb      	str	r3, [r7, #24]
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	881b      	ldrh	r3, [r3, #0]
 8003546:	b29b      	uxth	r3, r3
 8003548:	81bb      	strh	r3, [r7, #12]
        
        if ((wEPVal & USB_EP_SETUP) != 0)
 800354a:	89bb      	ldrh	r3, [r7, #12]
 800354c:	b29b      	uxth	r3, r3
 800354e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003552:	2b00      	cmp	r3, #0
 8003554:	d032      	beq.n	80035bc <PCD_EP_ISR_Handler+0x160>
        {
          /* Get SETUP Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800355e:	b29b      	uxth	r3, r3
 8003560:	461a      	mov	r2, r3
 8003562:	69bb      	ldr	r3, [r7, #24]
 8003564:	781b      	ldrb	r3, [r3, #0]
 8003566:	00db      	lsls	r3, r3, #3
 8003568:	4413      	add	r3, r2
 800356a:	3306      	adds	r3, #6
 800356c:	005b      	lsls	r3, r3, #1
 800356e:	461a      	mov	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	4413      	add	r3, r2
 8003576:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	b29b      	uxth	r3, r3
 800357e:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003582:	69bb      	ldr	r3, [r7, #24]
 8003584:	61da      	str	r2, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t*)hpcd->Setup ,ep->pmaadress , ep->xfer_count);       
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6818      	ldr	r0, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	f503 717b 	add.w	r1, r3, #1004	; 0x3ec
 8003590:	69bb      	ldr	r3, [r7, #24]
 8003592:	889a      	ldrh	r2, [r3, #4]
 8003594:	69bb      	ldr	r3, [r7, #24]
 8003596:	69db      	ldr	r3, [r3, #28]
 8003598:	b29b      	uxth	r3, r3
 800359a:	f003 fb94 	bl	8006cc6 <USB_ReadPMA>
          /* SETUP bit kept frozen while CTR_RX = 1*/ 
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0); 
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	681a      	ldr	r2, [r3, #0]
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	681b      	ldr	r3, [r3, #0]
 80035a6:	881b      	ldrh	r3, [r3, #0]
 80035a8:	b299      	uxth	r1, r3
 80035aa:	f640 738f 	movw	r3, #3983	; 0xf8f
 80035ae:	400b      	ands	r3, r1
 80035b0:	b29b      	uxth	r3, r3
 80035b2:	8013      	strh	r3, [r2, #0]
          
          /* Process SETUP Packet*/
          HAL_PCD_SetupStageCallback(hpcd);
 80035b4:	6878      	ldr	r0, [r7, #4]
 80035b6:	f007 fb53 	bl	800ac60 <HAL_PCD_SetupStageCallback>
 80035ba:	e272      	b.n	8003aa2 <PCD_EP_ISR_Handler+0x646>
        }
        
        else if ((wEPVal & USB_EP_CTR_RX) != 0)
 80035bc:	89bb      	ldrh	r3, [r7, #12]
 80035be:	b29b      	uxth	r3, r3
 80035c0:	b21b      	sxth	r3, r3
 80035c2:	2b00      	cmp	r3, #0
 80035c4:	f280 826d 	bge.w	8003aa2 <PCD_EP_ISR_Handler+0x646>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	681a      	ldr	r2, [r3, #0]
 80035cc:	687b      	ldr	r3, [r7, #4]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	881b      	ldrh	r3, [r3, #0]
 80035d2:	b299      	uxth	r1, r3
 80035d4:	f640 738f 	movw	r3, #3983	; 0xf8f
 80035d8:	400b      	ands	r3, r1
 80035da:	b29b      	uxth	r3, r3
 80035dc:	8013      	strh	r3, [r2, #0]
          /* Get Control Data OUT Packet*/
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80035de:	687b      	ldr	r3, [r7, #4]
 80035e0:	681b      	ldr	r3, [r3, #0]
 80035e2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80035e6:	b29b      	uxth	r3, r3
 80035e8:	461a      	mov	r2, r3
 80035ea:	69bb      	ldr	r3, [r7, #24]
 80035ec:	781b      	ldrb	r3, [r3, #0]
 80035ee:	00db      	lsls	r3, r3, #3
 80035f0:	4413      	add	r3, r2
 80035f2:	3306      	adds	r3, #6
 80035f4:	005b      	lsls	r3, r3, #1
 80035f6:	461a      	mov	r2, r3
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	4413      	add	r3, r2
 80035fe:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	b29b      	uxth	r3, r3
 8003606:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800360a:	69bb      	ldr	r3, [r7, #24]
 800360c:	61da      	str	r2, [r3, #28]
          
          if (ep->xfer_count != 0)
 800360e:	69bb      	ldr	r3, [r7, #24]
 8003610:	69db      	ldr	r3, [r3, #28]
 8003612:	2b00      	cmp	r3, #0
 8003614:	d011      	beq.n	800363a <PCD_EP_ISR_Handler+0x1de>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	6818      	ldr	r0, [r3, #0]
 800361a:	69bb      	ldr	r3, [r7, #24]
 800361c:	6959      	ldr	r1, [r3, #20]
 800361e:	69bb      	ldr	r3, [r7, #24]
 8003620:	889a      	ldrh	r2, [r3, #4]
 8003622:	69bb      	ldr	r3, [r7, #24]
 8003624:	69db      	ldr	r3, [r3, #28]
 8003626:	b29b      	uxth	r3, r3
 8003628:	f003 fb4d 	bl	8006cc6 <USB_ReadPMA>
            ep->xfer_buff+=ep->xfer_count;
 800362c:	69bb      	ldr	r3, [r7, #24]
 800362e:	695a      	ldr	r2, [r3, #20]
 8003630:	69bb      	ldr	r3, [r7, #24]
 8003632:	69db      	ldr	r3, [r3, #28]
 8003634:	441a      	add	r2, r3
 8003636:	69bb      	ldr	r3, [r7, #24]
 8003638:	615a      	str	r2, [r3, #20]
          }
          
          /* Process Control Data OUT Packet*/
           HAL_PCD_DataOutStageCallback(hpcd, 0);
 800363a:	2100      	movs	r1, #0
 800363c:	6878      	ldr	r0, [r7, #4]
 800363e:	f007 fb21 	bl	800ac84 <HAL_PCD_DataOutStageCallback>
          
          PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800364a:	b29b      	uxth	r3, r3
 800364c:	3306      	adds	r3, #6
 800364e:	005b      	lsls	r3, r3, #1
 8003650:	461a      	mov	r2, r3
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	4413      	add	r3, r2
 8003658:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800365c:	613b      	str	r3, [r7, #16]
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	691b      	ldr	r3, [r3, #16]
 8003662:	2b3e      	cmp	r3, #62	; 0x3e
 8003664:	d918      	bls.n	8003698 <PCD_EP_ISR_Handler+0x23c>
 8003666:	69bb      	ldr	r3, [r7, #24]
 8003668:	691b      	ldr	r3, [r3, #16]
 800366a:	095b      	lsrs	r3, r3, #5
 800366c:	83bb      	strh	r3, [r7, #28]
 800366e:	69bb      	ldr	r3, [r7, #24]
 8003670:	691b      	ldr	r3, [r3, #16]
 8003672:	f003 031f 	and.w	r3, r3, #31
 8003676:	2b00      	cmp	r3, #0
 8003678:	d102      	bne.n	8003680 <PCD_EP_ISR_Handler+0x224>
 800367a:	8bbb      	ldrh	r3, [r7, #28]
 800367c:	3b01      	subs	r3, #1
 800367e:	83bb      	strh	r3, [r7, #28]
 8003680:	8bbb      	ldrh	r3, [r7, #28]
 8003682:	029b      	lsls	r3, r3, #10
 8003684:	b29b      	uxth	r3, r3
 8003686:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800368a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800368e:	b29b      	uxth	r3, r3
 8003690:	461a      	mov	r2, r3
 8003692:	693b      	ldr	r3, [r7, #16]
 8003694:	601a      	str	r2, [r3, #0]
 8003696:	e012      	b.n	80036be <PCD_EP_ISR_Handler+0x262>
 8003698:	69bb      	ldr	r3, [r7, #24]
 800369a:	691b      	ldr	r3, [r3, #16]
 800369c:	085b      	lsrs	r3, r3, #1
 800369e:	83bb      	strh	r3, [r7, #28]
 80036a0:	69bb      	ldr	r3, [r7, #24]
 80036a2:	691b      	ldr	r3, [r3, #16]
 80036a4:	f003 0301 	and.w	r3, r3, #1
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d002      	beq.n	80036b2 <PCD_EP_ISR_Handler+0x256>
 80036ac:	8bbb      	ldrh	r3, [r7, #28]
 80036ae:	3301      	adds	r3, #1
 80036b0:	83bb      	strh	r3, [r7, #28]
 80036b2:	8bbb      	ldrh	r3, [r7, #28]
 80036b4:	029b      	lsls	r3, r3, #10
 80036b6:	b29b      	uxth	r3, r3
 80036b8:	461a      	mov	r2, r3
 80036ba:	693b      	ldr	r3, [r7, #16]
 80036bc:	601a      	str	r2, [r3, #0]
          PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	881b      	ldrh	r3, [r3, #0]
 80036c4:	b29b      	uxth	r3, r3
 80036c6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80036ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80036ce:	b29c      	uxth	r4, r3
 80036d0:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80036d4:	b29c      	uxth	r4, r3
 80036d6:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80036da:	b29c      	uxth	r4, r3
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	681a      	ldr	r2, [r3, #0]
 80036e0:	4b9a      	ldr	r3, [pc, #616]	; (800394c <PCD_EP_ISR_Handler+0x4f0>)
 80036e2:	4323      	orrs	r3, r4
 80036e4:	b29b      	uxth	r3, r3
 80036e6:	8013      	strh	r3, [r2, #0]
 80036e8:	e1db      	b.n	8003aa2 <PCD_EP_ISR_Handler+0x646>
    else
    {
      /* Decode and service non control endpoints interrupt  */
	  
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	461a      	mov	r2, r3
 80036f0:	7dfb      	ldrb	r3, [r7, #23]
 80036f2:	009b      	lsls	r3, r3, #2
 80036f4:	4413      	add	r3, r2
 80036f6:	881b      	ldrh	r3, [r3, #0]
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	81bb      	strh	r3, [r7, #12]
      if ((wEPVal & USB_EP_CTR_RX) != 0)
 80036fc:	89bb      	ldrh	r3, [r7, #12]
 80036fe:	b29b      	uxth	r3, r3
 8003700:	b21b      	sxth	r3, r3
 8003702:	2b00      	cmp	r3, #0
 8003704:	f280 80d3 	bge.w	80038ae <PCD_EP_ISR_Handler+0x452>
      {  
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	461a      	mov	r2, r3
 800370e:	7dfb      	ldrb	r3, [r7, #23]
 8003710:	009b      	lsls	r3, r3, #2
 8003712:	441a      	add	r2, r3
 8003714:	687b      	ldr	r3, [r7, #4]
 8003716:	681b      	ldr	r3, [r3, #0]
 8003718:	4619      	mov	r1, r3
 800371a:	7dfb      	ldrb	r3, [r7, #23]
 800371c:	009b      	lsls	r3, r3, #2
 800371e:	440b      	add	r3, r1
 8003720:	881b      	ldrh	r3, [r3, #0]
 8003722:	b299      	uxth	r1, r3
 8003724:	f640 738f 	movw	r3, #3983	; 0xf8f
 8003728:	400b      	ands	r3, r1
 800372a:	b29b      	uxth	r3, r3
 800372c:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->OUT_ep[epindex];
 800372e:	7dfb      	ldrb	r3, [r7, #23]
 8003730:	015b      	lsls	r3, r3, #5
 8003732:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003736:	687a      	ldr	r2, [r7, #4]
 8003738:	4413      	add	r3, r2
 800373a:	61bb      	str	r3, [r7, #24]
        
        /* OUT double Buffering*/
        if (ep->doublebuffer == 0)
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	7a9b      	ldrb	r3, [r3, #10]
 8003740:	2b00      	cmp	r3, #0
 8003742:	d123      	bne.n	800378c <PCD_EP_ISR_Handler+0x330>
        {
          count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8003744:	687b      	ldr	r3, [r7, #4]
 8003746:	681b      	ldr	r3, [r3, #0]
 8003748:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800374c:	b29b      	uxth	r3, r3
 800374e:	461a      	mov	r2, r3
 8003750:	69bb      	ldr	r3, [r7, #24]
 8003752:	781b      	ldrb	r3, [r3, #0]
 8003754:	00db      	lsls	r3, r3, #3
 8003756:	4413      	add	r3, r2
 8003758:	3306      	adds	r3, #6
 800375a:	005b      	lsls	r3, r3, #1
 800375c:	461a      	mov	r2, r3
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4413      	add	r3, r2
 8003764:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003768:	681b      	ldr	r3, [r3, #0]
 800376a:	b29b      	uxth	r3, r3
 800376c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003770:	83fb      	strh	r3, [r7, #30]
          if (count != 0)
 8003772:	8bfb      	ldrh	r3, [r7, #30]
 8003774:	2b00      	cmp	r3, #0
 8003776:	d075      	beq.n	8003864 <PCD_EP_ISR_Handler+0x408>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8003778:	687b      	ldr	r3, [r7, #4]
 800377a:	6818      	ldr	r0, [r3, #0]
 800377c:	69bb      	ldr	r3, [r7, #24]
 800377e:	6959      	ldr	r1, [r3, #20]
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	889a      	ldrh	r2, [r3, #4]
 8003784:	8bfb      	ldrh	r3, [r7, #30]
 8003786:	f003 fa9e 	bl	8006cc6 <USB_ReadPMA>
 800378a:	e06b      	b.n	8003864 <PCD_EP_ISR_Handler+0x408>
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX)
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	681b      	ldr	r3, [r3, #0]
 8003790:	461a      	mov	r2, r3
 8003792:	69bb      	ldr	r3, [r7, #24]
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	009b      	lsls	r3, r3, #2
 8003798:	4413      	add	r3, r2
 800379a:	881b      	ldrh	r3, [r3, #0]
 800379c:	b29b      	uxth	r3, r3
 800379e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80037a2:	2b00      	cmp	r3, #0
 80037a4:	d023      	beq.n	80037ee <PCD_EP_ISR_Handler+0x392>
          {
            /*read from endpoint BUF0Addr buffer*/
            count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80037ae:	b29b      	uxth	r3, r3
 80037b0:	461a      	mov	r2, r3
 80037b2:	69bb      	ldr	r3, [r7, #24]
 80037b4:	781b      	ldrb	r3, [r3, #0]
 80037b6:	00db      	lsls	r3, r3, #3
 80037b8:	4413      	add	r3, r2
 80037ba:	3302      	adds	r3, #2
 80037bc:	005b      	lsls	r3, r3, #1
 80037be:	461a      	mov	r2, r3
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	4413      	add	r3, r2
 80037c6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80037ca:	681b      	ldr	r3, [r3, #0]
 80037cc:	b29b      	uxth	r3, r3
 80037ce:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80037d2:	83fb      	strh	r3, [r7, #30]
            if (count != 0)
 80037d4:	8bfb      	ldrh	r3, [r7, #30]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d02c      	beq.n	8003834 <PCD_EP_ISR_Handler+0x3d8>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	6818      	ldr	r0, [r3, #0]
 80037de:	69bb      	ldr	r3, [r7, #24]
 80037e0:	6959      	ldr	r1, [r3, #20]
 80037e2:	69bb      	ldr	r3, [r7, #24]
 80037e4:	88da      	ldrh	r2, [r3, #6]
 80037e6:	8bfb      	ldrh	r3, [r7, #30]
 80037e8:	f003 fa6d 	bl	8006cc6 <USB_ReadPMA>
 80037ec:	e022      	b.n	8003834 <PCD_EP_ISR_Handler+0x3d8>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80037ee:	687b      	ldr	r3, [r7, #4]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80037f6:	b29b      	uxth	r3, r3
 80037f8:	461a      	mov	r2, r3
 80037fa:	69bb      	ldr	r3, [r7, #24]
 80037fc:	781b      	ldrb	r3, [r3, #0]
 80037fe:	00db      	lsls	r3, r3, #3
 8003800:	4413      	add	r3, r2
 8003802:	3306      	adds	r3, #6
 8003804:	005b      	lsls	r3, r3, #1
 8003806:	461a      	mov	r2, r3
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4413      	add	r3, r2
 800380e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	b29b      	uxth	r3, r3
 8003816:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800381a:	83fb      	strh	r3, [r7, #30]
            if (count != 0)
 800381c:	8bfb      	ldrh	r3, [r7, #30]
 800381e:	2b00      	cmp	r3, #0
 8003820:	d008      	beq.n	8003834 <PCD_EP_ISR_Handler+0x3d8>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	6818      	ldr	r0, [r3, #0]
 8003826:	69bb      	ldr	r3, [r7, #24]
 8003828:	6959      	ldr	r1, [r3, #20]
 800382a:	69bb      	ldr	r3, [r7, #24]
 800382c:	891a      	ldrh	r2, [r3, #8]
 800382e:	8bfb      	ldrh	r3, [r7, #30]
 8003830:	f003 fa49 	bl	8006cc6 <USB_ReadPMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_OUT);  
 8003834:	687b      	ldr	r3, [r7, #4]
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	461a      	mov	r2, r3
 800383a:	69bb      	ldr	r3, [r7, #24]
 800383c:	781b      	ldrb	r3, [r3, #0]
 800383e:	009b      	lsls	r3, r3, #2
 8003840:	441a      	add	r2, r3
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	4619      	mov	r1, r3
 8003848:	69bb      	ldr	r3, [r7, #24]
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	009b      	lsls	r3, r3, #2
 800384e:	440b      	add	r3, r1
 8003850:	881b      	ldrh	r3, [r3, #0]
 8003852:	b299      	uxth	r1, r3
 8003854:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003858:	400b      	ands	r3, r1
 800385a:	b299      	uxth	r1, r3
 800385c:	4b3c      	ldr	r3, [pc, #240]	; (8003950 <PCD_EP_ISR_Handler+0x4f4>)
 800385e:	430b      	orrs	r3, r1
 8003860:	b29b      	uxth	r3, r3
 8003862:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control OUT endpoint*/
        ep->xfer_count+=count;
 8003864:	69bb      	ldr	r3, [r7, #24]
 8003866:	69da      	ldr	r2, [r3, #28]
 8003868:	8bfb      	ldrh	r3, [r7, #30]
 800386a:	441a      	add	r2, r3
 800386c:	69bb      	ldr	r3, [r7, #24]
 800386e:	61da      	str	r2, [r3, #28]
        ep->xfer_buff+=count;
 8003870:	69bb      	ldr	r3, [r7, #24]
 8003872:	695a      	ldr	r2, [r3, #20]
 8003874:	8bfb      	ldrh	r3, [r7, #30]
 8003876:	441a      	add	r2, r3
 8003878:	69bb      	ldr	r3, [r7, #24]
 800387a:	615a      	str	r2, [r3, #20]
       
        if ((ep->xfer_len == 0) || (count < ep->maxpacket))
 800387c:	69bb      	ldr	r3, [r7, #24]
 800387e:	699b      	ldr	r3, [r3, #24]
 8003880:	2b00      	cmp	r3, #0
 8003882:	d004      	beq.n	800388e <PCD_EP_ISR_Handler+0x432>
 8003884:	8bfa      	ldrh	r2, [r7, #30]
 8003886:	69bb      	ldr	r3, [r7, #24]
 8003888:	691b      	ldr	r3, [r3, #16]
 800388a:	429a      	cmp	r2, r3
 800388c:	d206      	bcs.n	800389c <PCD_EP_ISR_Handler+0x440>
        {
          /* RX COMPLETE */
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 800388e:	69bb      	ldr	r3, [r7, #24]
 8003890:	781b      	ldrb	r3, [r3, #0]
 8003892:	4619      	mov	r1, r3
 8003894:	6878      	ldr	r0, [r7, #4]
 8003896:	f007 f9f5 	bl	800ac84 <HAL_PCD_DataOutStageCallback>
 800389a:	e008      	b.n	80038ae <PCD_EP_ISR_Handler+0x452>
        }
        else
        {
          HAL_PCD_EP_Receive(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 800389c:	69bb      	ldr	r3, [r7, #24]
 800389e:	7819      	ldrb	r1, [r3, #0]
 80038a0:	69bb      	ldr	r3, [r7, #24]
 80038a2:	695a      	ldr	r2, [r3, #20]
 80038a4:	69bb      	ldr	r3, [r7, #24]
 80038a6:	699b      	ldr	r3, [r3, #24]
 80038a8:	6878      	ldr	r0, [r7, #4]
 80038aa:	f7ff fc91 	bl	80031d0 <HAL_PCD_EP_Receive>
        }
        
      } /* if((wEPVal & EP_CTR_RX) */
      
      if ((wEPVal & USB_EP_CTR_TX) != 0)
 80038ae:	89bb      	ldrh	r3, [r7, #12]
 80038b0:	b29b      	uxth	r3, r3
 80038b2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	f000 80f3 	beq.w	8003aa2 <PCD_EP_ISR_Handler+0x646>
      {
        ep = &hpcd->IN_ep[epindex];
 80038bc:	7dfb      	ldrb	r3, [r7, #23]
 80038be:	015b      	lsls	r3, r3, #5
 80038c0:	3328      	adds	r3, #40	; 0x28
 80038c2:	687a      	ldr	r2, [r7, #4]
 80038c4:	4413      	add	r3, r2
 80038c6:	61bb      	str	r3, [r7, #24]
        
        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	681b      	ldr	r3, [r3, #0]
 80038cc:	461a      	mov	r2, r3
 80038ce:	7dfb      	ldrb	r3, [r7, #23]
 80038d0:	009b      	lsls	r3, r3, #2
 80038d2:	441a      	add	r2, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4619      	mov	r1, r3
 80038da:	7dfb      	ldrb	r3, [r7, #23]
 80038dc:	009b      	lsls	r3, r3, #2
 80038de:	440b      	add	r3, r1
 80038e0:	881b      	ldrh	r3, [r3, #0]
 80038e2:	b29b      	uxth	r3, r3
 80038e4:	f423 43e1 	bic.w	r3, r3, #28800	; 0x7080
 80038e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80038ec:	b29b      	uxth	r3, r3
 80038ee:	8013      	strh	r3, [r2, #0]
        
        /* IN double Buffering*/
        if (ep->doublebuffer == 0)
 80038f0:	69bb      	ldr	r3, [r7, #24]
 80038f2:	7a9b      	ldrb	r3, [r3, #10]
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d12d      	bne.n	8003954 <PCD_EP_ISR_Handler+0x4f8>
        {
          ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 80038f8:	687b      	ldr	r3, [r7, #4]
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003900:	b29b      	uxth	r3, r3
 8003902:	461a      	mov	r2, r3
 8003904:	69bb      	ldr	r3, [r7, #24]
 8003906:	781b      	ldrb	r3, [r3, #0]
 8003908:	00db      	lsls	r3, r3, #3
 800390a:	4413      	add	r3, r2
 800390c:	3302      	adds	r3, #2
 800390e:	005b      	lsls	r3, r3, #1
 8003910:	461a      	mov	r2, r3
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	4413      	add	r3, r2
 8003918:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	b29b      	uxth	r3, r3
 8003920:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003924:	69bb      	ldr	r3, [r7, #24]
 8003926:	61da      	str	r2, [r3, #28]
          if (ep->xfer_count != 0)
 8003928:	69bb      	ldr	r3, [r7, #24]
 800392a:	69db      	ldr	r3, [r3, #28]
 800392c:	2b00      	cmp	r3, #0
 800392e:	f000 8085 	beq.w	8003a3c <PCD_EP_ISR_Handler+0x5e0>
          {
            USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, ep->xfer_count);
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6818      	ldr	r0, [r3, #0]
 8003936:	69bb      	ldr	r3, [r7, #24]
 8003938:	6959      	ldr	r1, [r3, #20]
 800393a:	69bb      	ldr	r3, [r7, #24]
 800393c:	889a      	ldrh	r2, [r3, #4]
 800393e:	69bb      	ldr	r3, [r7, #24]
 8003940:	69db      	ldr	r3, [r3, #28]
 8003942:	b29b      	uxth	r3, r3
 8003944:	f003 f979 	bl	8006c3a <USB_WritePMA>
 8003948:	e078      	b.n	8003a3c <PCD_EP_ISR_Handler+0x5e0>
 800394a:	bf00      	nop
 800394c:	ffff8080 	.word	0xffff8080
 8003950:	ffff80c0 	.word	0xffff80c0
          }
        }
        else
        {
          if (PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_TX)
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	461a      	mov	r2, r3
 800395a:	69bb      	ldr	r3, [r7, #24]
 800395c:	781b      	ldrb	r3, [r3, #0]
 800395e:	009b      	lsls	r3, r3, #2
 8003960:	4413      	add	r3, r2
 8003962:	881b      	ldrh	r3, [r3, #0]
 8003964:	b29b      	uxth	r3, r3
 8003966:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800396a:	2b00      	cmp	r3, #0
 800396c:	d027      	beq.n	80039be <PCD_EP_ISR_Handler+0x562>
          {
            /*read from endpoint BUF0Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003976:	b29b      	uxth	r3, r3
 8003978:	461a      	mov	r2, r3
 800397a:	69bb      	ldr	r3, [r7, #24]
 800397c:	781b      	ldrb	r3, [r3, #0]
 800397e:	00db      	lsls	r3, r3, #3
 8003980:	4413      	add	r3, r2
 8003982:	3302      	adds	r3, #2
 8003984:	005b      	lsls	r3, r3, #1
 8003986:	461a      	mov	r2, r3
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	4413      	add	r3, r2
 800398e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003992:	681b      	ldr	r3, [r3, #0]
 8003994:	b29b      	uxth	r3, r3
 8003996:	f3c3 0209 	ubfx	r2, r3, #0, #10
 800399a:	69bb      	ldr	r3, [r7, #24]
 800399c:	61da      	str	r2, [r3, #28]
            if (ep->xfer_count != 0)
 800399e:	69bb      	ldr	r3, [r7, #24]
 80039a0:	69db      	ldr	r3, [r3, #28]
 80039a2:	2b00      	cmp	r3, #0
 80039a4:	d032      	beq.n	8003a0c <PCD_EP_ISR_Handler+0x5b0>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, ep->xfer_count);
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	6818      	ldr	r0, [r3, #0]
 80039aa:	69bb      	ldr	r3, [r7, #24]
 80039ac:	6959      	ldr	r1, [r3, #20]
 80039ae:	69bb      	ldr	r3, [r7, #24]
 80039b0:	88da      	ldrh	r2, [r3, #6]
 80039b2:	69bb      	ldr	r3, [r7, #24]
 80039b4:	69db      	ldr	r3, [r3, #28]
 80039b6:	b29b      	uxth	r3, r3
 80039b8:	f003 f93f 	bl	8006c3a <USB_WritePMA>
 80039bc:	e026      	b.n	8003a0c <PCD_EP_ISR_Handler+0x5b0>
            }
          }
          else
          {
            /*read from endpoint BUF1Addr buffer*/
            ep->xfer_count = PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80039c6:	b29b      	uxth	r3, r3
 80039c8:	461a      	mov	r2, r3
 80039ca:	69bb      	ldr	r3, [r7, #24]
 80039cc:	781b      	ldrb	r3, [r3, #0]
 80039ce:	00db      	lsls	r3, r3, #3
 80039d0:	4413      	add	r3, r2
 80039d2:	3306      	adds	r3, #6
 80039d4:	005b      	lsls	r3, r3, #1
 80039d6:	461a      	mov	r2, r3
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	4413      	add	r3, r2
 80039de:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	b29b      	uxth	r3, r3
 80039e6:	f3c3 0209 	ubfx	r2, r3, #0, #10
 80039ea:	69bb      	ldr	r3, [r7, #24]
 80039ec:	61da      	str	r2, [r3, #28]
            if (ep->xfer_count != 0)
 80039ee:	69bb      	ldr	r3, [r7, #24]
 80039f0:	69db      	ldr	r3, [r3, #28]
 80039f2:	2b00      	cmp	r3, #0
 80039f4:	d00a      	beq.n	8003a0c <PCD_EP_ISR_Handler+0x5b0>
            {
              USB_WritePMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, ep->xfer_count);
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6818      	ldr	r0, [r3, #0]
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	6959      	ldr	r1, [r3, #20]
 80039fe:	69bb      	ldr	r3, [r7, #24]
 8003a00:	891a      	ldrh	r2, [r3, #8]
 8003a02:	69bb      	ldr	r3, [r7, #24]
 8003a04:	69db      	ldr	r3, [r3, #28]
 8003a06:	b29b      	uxth	r3, r3
 8003a08:	f003 f917 	bl	8006c3a <USB_WritePMA>
            }
          }
          PCD_FreeUserBuffer(hpcd->Instance, ep->num, PCD_EP_DBUF_IN);  
 8003a0c:	687b      	ldr	r3, [r7, #4]
 8003a0e:	681b      	ldr	r3, [r3, #0]
 8003a10:	461a      	mov	r2, r3
 8003a12:	69bb      	ldr	r3, [r7, #24]
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	009b      	lsls	r3, r3, #2
 8003a18:	441a      	add	r2, r3
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	4619      	mov	r1, r3
 8003a20:	69bb      	ldr	r3, [r7, #24]
 8003a22:	781b      	ldrb	r3, [r3, #0]
 8003a24:	009b      	lsls	r3, r3, #2
 8003a26:	440b      	add	r3, r1
 8003a28:	881b      	ldrh	r3, [r3, #0]
 8003a2a:	b299      	uxth	r1, r3
 8003a2c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8003a30:	400b      	ands	r3, r1
 8003a32:	b299      	uxth	r1, r3
 8003a34:	4b23      	ldr	r3, [pc, #140]	; (8003ac4 <PCD_EP_ISR_Handler+0x668>)
 8003a36:	430b      	orrs	r3, r1
 8003a38:	b29b      	uxth	r3, r3
 8003a3a:	8013      	strh	r3, [r2, #0]
        }
        /*multi-packet on the NON control IN endpoint*/
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8003a44:	b29b      	uxth	r3, r3
 8003a46:	461a      	mov	r2, r3
 8003a48:	69bb      	ldr	r3, [r7, #24]
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	00db      	lsls	r3, r3, #3
 8003a4e:	4413      	add	r3, r2
 8003a50:	3302      	adds	r3, #2
 8003a52:	005b      	lsls	r3, r3, #1
 8003a54:	461a      	mov	r2, r3
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4413      	add	r3, r2
 8003a5c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	b29b      	uxth	r3, r3
 8003a64:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	61da      	str	r2, [r3, #28]
        ep->xfer_buff+=ep->xfer_count;
 8003a6c:	69bb      	ldr	r3, [r7, #24]
 8003a6e:	695a      	ldr	r2, [r3, #20]
 8003a70:	69bb      	ldr	r3, [r7, #24]
 8003a72:	69db      	ldr	r3, [r3, #28]
 8003a74:	441a      	add	r2, r3
 8003a76:	69bb      	ldr	r3, [r7, #24]
 8003a78:	615a      	str	r2, [r3, #20]
       
        /* Zero Length Packet? */
        if (ep->xfer_len == 0)
 8003a7a:	69bb      	ldr	r3, [r7, #24]
 8003a7c:	699b      	ldr	r3, [r3, #24]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d106      	bne.n	8003a90 <PCD_EP_ISR_Handler+0x634>
        {
          /* TX COMPLETE */
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8003a82:	69bb      	ldr	r3, [r7, #24]
 8003a84:	781b      	ldrb	r3, [r3, #0]
 8003a86:	4619      	mov	r1, r3
 8003a88:	6878      	ldr	r0, [r7, #4]
 8003a8a:	f007 f913 	bl	800acb4 <HAL_PCD_DataInStageCallback>
 8003a8e:	e008      	b.n	8003aa2 <PCD_EP_ISR_Handler+0x646>
        }
        else
        {
          HAL_PCD_EP_Transmit(hpcd, ep->num, ep->xfer_buff, ep->xfer_len);
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	7819      	ldrb	r1, [r3, #0]
 8003a94:	69bb      	ldr	r3, [r7, #24]
 8003a96:	695a      	ldr	r2, [r3, #20]
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	699b      	ldr	r3, [r3, #24]
 8003a9c:	6878      	ldr	r0, [r7, #4]
 8003a9e:	f7ff fbf7 	bl	8003290 <HAL_PCD_EP_Transmit>
  while (((wIstr = hpcd->Instance->ISTR) & USB_ISTR_CTR) != 0)
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	461a      	mov	r2, r3
 8003aae:	81fa      	strh	r2, [r7, #14]
 8003ab0:	b21b      	sxth	r3, r3
 8003ab2:	2b00      	cmp	r3, #0
 8003ab4:	f6ff ace1 	blt.w	800347a <PCD_EP_ISR_Handler+0x1e>
        }
      } 
    }
  }
  return HAL_OK;
 8003ab8:	2300      	movs	r3, #0
}
 8003aba:	4618      	mov	r0, r3
 8003abc:	3724      	adds	r7, #36	; 0x24
 8003abe:	46bd      	mov	sp, r7
 8003ac0:	bd90      	pop	{r4, r7, pc}
 8003ac2:	bf00      	nop
 8003ac4:	ffffc080 	.word	0xffffc080

08003ac8 <HAL_PCDEx_PMAConfig>:
HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, 
                                       uint16_t ep_addr,
                                       uint16_t ep_kind,
                                       uint32_t pmaadress)

{
 8003ac8:	b480      	push	{r7}
 8003aca:	b087      	sub	sp, #28
 8003acc:	af00      	add	r7, sp, #0
 8003ace:	60f8      	str	r0, [r7, #12]
 8003ad0:	607b      	str	r3, [r7, #4]
 8003ad2:	460b      	mov	r3, r1
 8003ad4:	817b      	strh	r3, [r7, #10]
 8003ad6:	4613      	mov	r3, r2
 8003ad8:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep = NULL;
 8003ada:	2300      	movs	r3, #0
 8003adc:	617b      	str	r3, [r7, #20]
  
  /* initialize ep structure*/
  if ((0x80 & ep_addr) == 0x80)
 8003ade:	897b      	ldrh	r3, [r7, #10]
 8003ae0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003ae4:	b29b      	uxth	r3, r3
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d008      	beq.n	8003afc <HAL_PCDEx_PMAConfig+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & 0x7F];
 8003aea:	897b      	ldrh	r3, [r7, #10]
 8003aec:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003af0:	015b      	lsls	r3, r3, #5
 8003af2:	3328      	adds	r3, #40	; 0x28
 8003af4:	68fa      	ldr	r2, [r7, #12]
 8003af6:	4413      	add	r3, r2
 8003af8:	617b      	str	r3, [r7, #20]
 8003afa:	e006      	b.n	8003b0a <HAL_PCDEx_PMAConfig+0x42>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8003afc:	897b      	ldrh	r3, [r7, #10]
 8003afe:	015b      	lsls	r3, r3, #5
 8003b00:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8003b04:	68fa      	ldr	r2, [r7, #12]
 8003b06:	4413      	add	r3, r2
 8003b08:	617b      	str	r3, [r7, #20]
  }
  
  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8003b0a:	893b      	ldrh	r3, [r7, #8]
 8003b0c:	2b00      	cmp	r3, #0
 8003b0e:	d107      	bne.n	8003b20 <HAL_PCDEx_PMAConfig+0x58>
  {
    /*Single Buffer*/
    ep->doublebuffer = 0;
 8003b10:	697b      	ldr	r3, [r7, #20]
 8003b12:	2200      	movs	r2, #0
 8003b14:	729a      	strb	r2, [r3, #10]
    /*Configure te PMA*/
    ep->pmaadress = (uint16_t)pmaadress;
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	b29a      	uxth	r2, r3
 8003b1a:	697b      	ldr	r3, [r7, #20]
 8003b1c:	809a      	strh	r2, [r3, #4]
 8003b1e:	e00b      	b.n	8003b38 <HAL_PCDEx_PMAConfig+0x70>
  }
  else /*USB_DBL_BUF*/
  {
    /*Double Buffer Endpoint*/
    ep->doublebuffer = 1;
 8003b20:	697b      	ldr	r3, [r7, #20]
 8003b22:	2201      	movs	r2, #1
 8003b24:	729a      	strb	r2, [r3, #10]
    /*Configure the PMA*/
    ep->pmaaddr0 =  pmaadress & 0xFFFF;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	b29a      	uxth	r2, r3
 8003b2a:	697b      	ldr	r3, [r7, #20]
 8003b2c:	80da      	strh	r2, [r3, #6]
    ep->pmaaddr1 =  (pmaadress & 0xFFFF0000) >> 16;
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	0c1b      	lsrs	r3, r3, #16
 8003b32:	b29a      	uxth	r2, r3
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	811a      	strh	r2, [r3, #8]
  }
  
  return HAL_OK; 
 8003b38:	2300      	movs	r3, #0
}
 8003b3a:	4618      	mov	r0, r3
 8003b3c:	371c      	adds	r7, #28
 8003b3e:	46bd      	mov	sp, r7
 8003b40:	bc80      	pop	{r7}
 8003b42:	4770      	bx	lr

08003b44 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003b44:	b580      	push	{r7, lr}
 8003b46:	b0e4      	sub	sp, #400	; 0x190
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	1d3b      	adds	r3, r7, #4
 8003b4c:	6018      	str	r0, [r3, #0]
   uint32_t tickstart = 0;
 8003b4e:	2300      	movs	r3, #0
 8003b50:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  
  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003b54:	1d3b      	adds	r3, r7, #4
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0301 	and.w	r3, r3, #1
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	f000 8140 	beq.w	8003de4 <HAL_RCC_OscConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
        
    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8003b64:	4bb8      	ldr	r3, [pc, #736]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003b66:	685b      	ldr	r3, [r3, #4]
 8003b68:	f003 030c 	and.w	r3, r3, #12
 8003b6c:	2b04      	cmp	r3, #4
 8003b6e:	d00c      	beq.n	8003b8a <HAL_RCC_OscConfig+0x46>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003b70:	4bb5      	ldr	r3, [pc, #724]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	f003 030c 	and.w	r3, r3, #12
 8003b78:	2b08      	cmp	r3, #8
 8003b7a:	d14f      	bne.n	8003c1c <HAL_RCC_OscConfig+0xd8>
 8003b7c:	4bb2      	ldr	r3, [pc, #712]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003b7e:	685b      	ldr	r3, [r3, #4]
 8003b80:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003b88:	d148      	bne.n	8003c1c <HAL_RCC_OscConfig+0xd8>
 8003b8a:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003b8e:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b92:	f8d7 3188 	ldr.w	r3, [r7, #392]	; 0x188
 8003b96:	fa93 f3a3 	rbit	r3, r3
 8003b9a:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
  return(result);
 8003b9e:	f8d7 3184 	ldr.w	r3, [r7, #388]	; 0x184
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003ba2:	fab3 f383 	clz	r3, r3
 8003ba6:	b2db      	uxtb	r3, r3
 8003ba8:	095b      	lsrs	r3, r3, #5
 8003baa:	b2db      	uxtb	r3, r3
 8003bac:	f043 0301 	orr.w	r3, r3, #1
 8003bb0:	b2db      	uxtb	r3, r3
 8003bb2:	2b01      	cmp	r3, #1
 8003bb4:	d102      	bne.n	8003bbc <HAL_RCC_OscConfig+0x78>
 8003bb6:	4ba4      	ldr	r3, [pc, #656]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	e00b      	b.n	8003bd4 <HAL_RCC_OscConfig+0x90>
 8003bbc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003bc0:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003bc4:	f8d7 3180 	ldr.w	r3, [r7, #384]	; 0x180
 8003bc8:	fa93 f3a3 	rbit	r3, r3
 8003bcc:	f8c7 317c 	str.w	r3, [r7, #380]	; 0x17c
 8003bd0:	4b9d      	ldr	r3, [pc, #628]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003bd2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003bd4:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003bd8:	f8c7 2178 	str.w	r2, [r7, #376]	; 0x178
 8003bdc:	f8d7 2178 	ldr.w	r2, [r7, #376]	; 0x178
 8003be0:	fa92 f2a2 	rbit	r2, r2
 8003be4:	f8c7 2174 	str.w	r2, [r7, #372]	; 0x174
  return(result);
 8003be8:	f8d7 2174 	ldr.w	r2, [r7, #372]	; 0x174
 8003bec:	fab2 f282 	clz	r2, r2
 8003bf0:	b252      	sxtb	r2, r2
 8003bf2:	f042 0220 	orr.w	r2, r2, #32
 8003bf6:	b252      	sxtb	r2, r2
 8003bf8:	b2d2      	uxtb	r2, r2
 8003bfa:	f002 021f 	and.w	r2, r2, #31
 8003bfe:	40d3      	lsrs	r3, r2
 8003c00:	f003 0301 	and.w	r3, r3, #1
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	f000 80ec 	beq.w	8003de2 <HAL_RCC_OscConfig+0x29e>
 8003c0a:	1d3b      	adds	r3, r7, #4
 8003c0c:	681b      	ldr	r3, [r3, #0]
 8003c0e:	685b      	ldr	r3, [r3, #4]
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	f040 80e6 	bne.w	8003de2 <HAL_RCC_OscConfig+0x29e>
      {
        return HAL_ERROR;
 8003c16:	2301      	movs	r3, #1
 8003c18:	f000 bdab 	b.w	8004772 <HAL_RCC_OscConfig+0xc2e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003c1c:	1d3b      	adds	r3, r7, #4
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	685b      	ldr	r3, [r3, #4]
 8003c22:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003c26:	d106      	bne.n	8003c36 <HAL_RCC_OscConfig+0xf2>
 8003c28:	4a87      	ldr	r2, [pc, #540]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c2a:	4b87      	ldr	r3, [pc, #540]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c32:	6013      	str	r3, [r2, #0]
 8003c34:	e030      	b.n	8003c98 <HAL_RCC_OscConfig+0x154>
 8003c36:	1d3b      	adds	r3, r7, #4
 8003c38:	681b      	ldr	r3, [r3, #0]
 8003c3a:	685b      	ldr	r3, [r3, #4]
 8003c3c:	2b00      	cmp	r3, #0
 8003c3e:	d10c      	bne.n	8003c5a <HAL_RCC_OscConfig+0x116>
 8003c40:	4a81      	ldr	r2, [pc, #516]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c42:	4b81      	ldr	r3, [pc, #516]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c44:	681b      	ldr	r3, [r3, #0]
 8003c46:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c4a:	6013      	str	r3, [r2, #0]
 8003c4c:	4a7e      	ldr	r2, [pc, #504]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c4e:	4b7e      	ldr	r3, [pc, #504]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c50:	681b      	ldr	r3, [r3, #0]
 8003c52:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c56:	6013      	str	r3, [r2, #0]
 8003c58:	e01e      	b.n	8003c98 <HAL_RCC_OscConfig+0x154>
 8003c5a:	1d3b      	adds	r3, r7, #4
 8003c5c:	681b      	ldr	r3, [r3, #0]
 8003c5e:	685b      	ldr	r3, [r3, #4]
 8003c60:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003c64:	d10c      	bne.n	8003c80 <HAL_RCC_OscConfig+0x13c>
 8003c66:	4a78      	ldr	r2, [pc, #480]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c68:	4b77      	ldr	r3, [pc, #476]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c6a:	681b      	ldr	r3, [r3, #0]
 8003c6c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003c70:	6013      	str	r3, [r2, #0]
 8003c72:	4a75      	ldr	r2, [pc, #468]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c74:	4b74      	ldr	r3, [pc, #464]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003c7c:	6013      	str	r3, [r2, #0]
 8003c7e:	e00b      	b.n	8003c98 <HAL_RCC_OscConfig+0x154>
 8003c80:	4a71      	ldr	r2, [pc, #452]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c82:	4b71      	ldr	r3, [pc, #452]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003c8a:	6013      	str	r3, [r2, #0]
 8003c8c:	4a6e      	ldr	r2, [pc, #440]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c8e:	4b6e      	ldr	r3, [pc, #440]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003c96:	6013      	str	r3, [r2, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003c98:	1d3b      	adds	r3, r7, #4
 8003c9a:	681b      	ldr	r3, [r3, #0]
 8003c9c:	685b      	ldr	r3, [r3, #4]
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d04f      	beq.n	8003d42 <HAL_RCC_OscConfig+0x1fe>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ca2:	f7fc fb25 	bl	80002f0 <HAL_GetTick>
 8003ca6:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003caa:	e00a      	b.n	8003cc2 <HAL_RCC_OscConfig+0x17e>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003cac:	f7fc fb20 	bl	80002f0 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8003cb6:	1ad3      	subs	r3, r2, r3
 8003cb8:	2b64      	cmp	r3, #100	; 0x64
 8003cba:	d902      	bls.n	8003cc2 <HAL_RCC_OscConfig+0x17e>
          {
            return HAL_TIMEOUT;
 8003cbc:	2303      	movs	r3, #3
 8003cbe:	f000 bd58 	b.w	8004772 <HAL_RCC_OscConfig+0xc2e>
 8003cc2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003cc6:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cca:	f8d7 3170 	ldr.w	r3, [r7, #368]	; 0x170
 8003cce:	fa93 f3a3 	rbit	r3, r3
 8003cd2:	f8c7 316c 	str.w	r3, [r7, #364]	; 0x16c
  return(result);
 8003cd6:	f8d7 316c 	ldr.w	r3, [r7, #364]	; 0x16c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003cda:	fab3 f383 	clz	r3, r3
 8003cde:	b2db      	uxtb	r3, r3
 8003ce0:	095b      	lsrs	r3, r3, #5
 8003ce2:	b2db      	uxtb	r3, r3
 8003ce4:	f043 0301 	orr.w	r3, r3, #1
 8003ce8:	b2db      	uxtb	r3, r3
 8003cea:	2b01      	cmp	r3, #1
 8003cec:	d102      	bne.n	8003cf4 <HAL_RCC_OscConfig+0x1b0>
 8003cee:	4b56      	ldr	r3, [pc, #344]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	e00b      	b.n	8003d0c <HAL_RCC_OscConfig+0x1c8>
 8003cf4:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003cf8:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003cfc:	f8d7 3168 	ldr.w	r3, [r7, #360]	; 0x168
 8003d00:	fa93 f3a3 	rbit	r3, r3
 8003d04:	f8c7 3164 	str.w	r3, [r7, #356]	; 0x164
 8003d08:	4b4f      	ldr	r3, [pc, #316]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d0c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003d10:	f8c7 2160 	str.w	r2, [r7, #352]	; 0x160
 8003d14:	f8d7 2160 	ldr.w	r2, [r7, #352]	; 0x160
 8003d18:	fa92 f2a2 	rbit	r2, r2
 8003d1c:	f8c7 215c 	str.w	r2, [r7, #348]	; 0x15c
  return(result);
 8003d20:	f8d7 215c 	ldr.w	r2, [r7, #348]	; 0x15c
 8003d24:	fab2 f282 	clz	r2, r2
 8003d28:	b252      	sxtb	r2, r2
 8003d2a:	f042 0220 	orr.w	r2, r2, #32
 8003d2e:	b252      	sxtb	r2, r2
 8003d30:	b2d2      	uxtb	r2, r2
 8003d32:	f002 021f 	and.w	r2, r2, #31
 8003d36:	40d3      	lsrs	r3, r2
 8003d38:	f003 0301 	and.w	r3, r3, #1
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d0b5      	beq.n	8003cac <HAL_RCC_OscConfig+0x168>
 8003d40:	e050      	b.n	8003de4 <HAL_RCC_OscConfig+0x2a0>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d42:	f7fc fad5 	bl	80002f0 <HAL_GetTick>
 8003d46:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d4a:	e00a      	b.n	8003d62 <HAL_RCC_OscConfig+0x21e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003d4c:	f7fc fad0 	bl	80002f0 <HAL_GetTick>
 8003d50:	4602      	mov	r2, r0
 8003d52:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8003d56:	1ad3      	subs	r3, r2, r3
 8003d58:	2b64      	cmp	r3, #100	; 0x64
 8003d5a:	d902      	bls.n	8003d62 <HAL_RCC_OscConfig+0x21e>
          {
            return HAL_TIMEOUT;
 8003d5c:	2303      	movs	r3, #3
 8003d5e:	f000 bd08 	b.w	8004772 <HAL_RCC_OscConfig+0xc2e>
 8003d62:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d66:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d6a:	f8d7 3158 	ldr.w	r3, [r7, #344]	; 0x158
 8003d6e:	fa93 f3a3 	rbit	r3, r3
 8003d72:	f8c7 3154 	str.w	r3, [r7, #340]	; 0x154
  return(result);
 8003d76:	f8d7 3154 	ldr.w	r3, [r7, #340]	; 0x154
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003d7a:	fab3 f383 	clz	r3, r3
 8003d7e:	b2db      	uxtb	r3, r3
 8003d80:	095b      	lsrs	r3, r3, #5
 8003d82:	b2db      	uxtb	r3, r3
 8003d84:	f043 0301 	orr.w	r3, r3, #1
 8003d88:	b2db      	uxtb	r3, r3
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d102      	bne.n	8003d94 <HAL_RCC_OscConfig+0x250>
 8003d8e:	4b2e      	ldr	r3, [pc, #184]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	e00b      	b.n	8003dac <HAL_RCC_OscConfig+0x268>
 8003d94:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8003d98:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d9c:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 8003da0:	fa93 f3a3 	rbit	r3, r3
 8003da4:	f8c7 314c 	str.w	r3, [r7, #332]	; 0x14c
 8003da8:	4b27      	ldr	r3, [pc, #156]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003daa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003dac:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8003db0:	f8c7 2148 	str.w	r2, [r7, #328]	; 0x148
 8003db4:	f8d7 2148 	ldr.w	r2, [r7, #328]	; 0x148
 8003db8:	fa92 f2a2 	rbit	r2, r2
 8003dbc:	f8c7 2144 	str.w	r2, [r7, #324]	; 0x144
  return(result);
 8003dc0:	f8d7 2144 	ldr.w	r2, [r7, #324]	; 0x144
 8003dc4:	fab2 f282 	clz	r2, r2
 8003dc8:	b252      	sxtb	r2, r2
 8003dca:	f042 0220 	orr.w	r2, r2, #32
 8003dce:	b252      	sxtb	r2, r2
 8003dd0:	b2d2      	uxtb	r2, r2
 8003dd2:	f002 021f 	and.w	r2, r2, #31
 8003dd6:	40d3      	lsrs	r3, r2
 8003dd8:	f003 0301 	and.w	r3, r3, #1
 8003ddc:	2b00      	cmp	r3, #0
 8003dde:	d1b5      	bne.n	8003d4c <HAL_RCC_OscConfig+0x208>
 8003de0:	e000      	b.n	8003de4 <HAL_RCC_OscConfig+0x2a0>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003de2:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003de4:	1d3b      	adds	r3, r7, #4
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	f003 0302 	and.w	r3, r3, #2
 8003dee:	2b00      	cmp	r3, #0
 8003df0:	f000 8152 	beq.w	8004098 <HAL_RCC_OscConfig+0x554>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8003df4:	4b14      	ldr	r3, [pc, #80]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	f003 030c 	and.w	r3, r3, #12
 8003dfc:	2b00      	cmp	r3, #0
 8003dfe:	d00b      	beq.n	8003e18 <HAL_RCC_OscConfig+0x2d4>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003e00:	4b11      	ldr	r3, [pc, #68]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003e02:	685b      	ldr	r3, [r3, #4]
 8003e04:	f003 030c 	and.w	r3, r3, #12
 8003e08:	2b08      	cmp	r3, #8
 8003e0a:	d165      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x394>
 8003e0c:	4b0e      	ldr	r3, [pc, #56]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003e0e:	685b      	ldr	r3, [r3, #4]
 8003e10:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003e14:	2b00      	cmp	r3, #0
 8003e16:	d15f      	bne.n	8003ed8 <HAL_RCC_OscConfig+0x394>
 8003e18:	2302      	movs	r3, #2
 8003e1a:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e1e:	f8d7 3140 	ldr.w	r3, [r7, #320]	; 0x140
 8003e22:	fa93 f3a3 	rbit	r3, r3
 8003e26:	f8c7 313c 	str.w	r3, [r7, #316]	; 0x13c
  return(result);
 8003e2a:	f8d7 313c 	ldr.w	r3, [r7, #316]	; 0x13c
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003e2e:	fab3 f383 	clz	r3, r3
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	095b      	lsrs	r3, r3, #5
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	f043 0301 	orr.w	r3, r3, #1
 8003e3c:	b2db      	uxtb	r3, r3
 8003e3e:	2b01      	cmp	r3, #1
 8003e40:	d104      	bne.n	8003e4c <HAL_RCC_OscConfig+0x308>
 8003e42:	4b01      	ldr	r3, [pc, #4]	; (8003e48 <HAL_RCC_OscConfig+0x304>)
 8003e44:	681b      	ldr	r3, [r3, #0]
 8003e46:	e00c      	b.n	8003e62 <HAL_RCC_OscConfig+0x31e>
 8003e48:	40021000 	.word	0x40021000
 8003e4c:	2302      	movs	r3, #2
 8003e4e:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003e52:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 8003e56:	fa93 f3a3 	rbit	r3, r3
 8003e5a:	f8c7 3134 	str.w	r3, [r7, #308]	; 0x134
 8003e5e:	4bd1      	ldr	r3, [pc, #836]	; (80041a4 <HAL_RCC_OscConfig+0x660>)
 8003e60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e62:	2202      	movs	r2, #2
 8003e64:	f8c7 2130 	str.w	r2, [r7, #304]	; 0x130
 8003e68:	f8d7 2130 	ldr.w	r2, [r7, #304]	; 0x130
 8003e6c:	fa92 f2a2 	rbit	r2, r2
 8003e70:	f8c7 212c 	str.w	r2, [r7, #300]	; 0x12c
  return(result);
 8003e74:	f8d7 212c 	ldr.w	r2, [r7, #300]	; 0x12c
 8003e78:	fab2 f282 	clz	r2, r2
 8003e7c:	b252      	sxtb	r2, r2
 8003e7e:	f042 0220 	orr.w	r2, r2, #32
 8003e82:	b252      	sxtb	r2, r2
 8003e84:	b2d2      	uxtb	r2, r2
 8003e86:	f002 021f 	and.w	r2, r2, #31
 8003e8a:	40d3      	lsrs	r3, r2
 8003e8c:	f003 0301 	and.w	r3, r3, #1
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d007      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x360>
 8003e94:	1d3b      	adds	r3, r7, #4
 8003e96:	681b      	ldr	r3, [r3, #0]
 8003e98:	691b      	ldr	r3, [r3, #16]
 8003e9a:	2b01      	cmp	r3, #1
 8003e9c:	d002      	beq.n	8003ea4 <HAL_RCC_OscConfig+0x360>
      {
        return HAL_ERROR;
 8003e9e:	2301      	movs	r3, #1
 8003ea0:	f000 bc67 	b.w	8004772 <HAL_RCC_OscConfig+0xc2e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003ea4:	48bf      	ldr	r0, [pc, #764]	; (80041a4 <HAL_RCC_OscConfig+0x660>)
 8003ea6:	4bbf      	ldr	r3, [pc, #764]	; (80041a4 <HAL_RCC_OscConfig+0x660>)
 8003ea8:	681b      	ldr	r3, [r3, #0]
 8003eaa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003eae:	1d3b      	adds	r3, r7, #4
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	6959      	ldr	r1, [r3, #20]
 8003eb4:	23f8      	movs	r3, #248	; 0xf8
 8003eb6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003eba:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 8003ebe:	fa93 f3a3 	rbit	r3, r3
 8003ec2:	f8c7 3124 	str.w	r3, [r7, #292]	; 0x124
  return(result);
 8003ec6:	f8d7 3124 	ldr.w	r3, [r7, #292]	; 0x124
 8003eca:	fab3 f383 	clz	r3, r3
 8003ece:	fa01 f303 	lsl.w	r3, r1, r3
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	6003      	str	r3, [r0, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ed6:	e0df      	b.n	8004098 <HAL_RCC_OscConfig+0x554>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003ed8:	1d3b      	adds	r3, r7, #4
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	691b      	ldr	r3, [r3, #16]
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d07a      	beq.n	8003fd8 <HAL_RCC_OscConfig+0x494>
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ee8:	f8d7 3120 	ldr.w	r3, [r7, #288]	; 0x120
 8003eec:	fa93 f3a3 	rbit	r3, r3
 8003ef0:	f8c7 311c 	str.w	r3, [r7, #284]	; 0x11c
  return(result);
 8003ef4:	f8d7 311c 	ldr.w	r3, [r7, #284]	; 0x11c
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ef8:	fab3 f383 	clz	r3, r3
 8003efc:	009b      	lsls	r3, r3, #2
 8003efe:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8003f02:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8003f06:	461a      	mov	r2, r3
 8003f08:	2301      	movs	r3, #1
 8003f0a:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003f0c:	f7fc f9f0 	bl	80002f0 <HAL_GetTick>
 8003f10:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f14:	e00a      	b.n	8003f2c <HAL_RCC_OscConfig+0x3e8>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003f16:	f7fc f9eb 	bl	80002f0 <HAL_GetTick>
 8003f1a:	4602      	mov	r2, r0
 8003f1c:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8003f20:	1ad3      	subs	r3, r2, r3
 8003f22:	2b02      	cmp	r3, #2
 8003f24:	d902      	bls.n	8003f2c <HAL_RCC_OscConfig+0x3e8>
          {
            return HAL_TIMEOUT;
 8003f26:	2303      	movs	r3, #3
 8003f28:	f000 bc23 	b.w	8004772 <HAL_RCC_OscConfig+0xc2e>
 8003f2c:	2302      	movs	r3, #2
 8003f2e:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f32:	f8d7 3118 	ldr.w	r3, [r7, #280]	; 0x118
 8003f36:	fa93 f3a3 	rbit	r3, r3
 8003f3a:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
  return(result);
 8003f3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	; 0x114
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f42:	fab3 f383 	clz	r3, r3
 8003f46:	b2db      	uxtb	r3, r3
 8003f48:	095b      	lsrs	r3, r3, #5
 8003f4a:	b2db      	uxtb	r3, r3
 8003f4c:	f043 0301 	orr.w	r3, r3, #1
 8003f50:	b2db      	uxtb	r3, r3
 8003f52:	2b01      	cmp	r3, #1
 8003f54:	d102      	bne.n	8003f5c <HAL_RCC_OscConfig+0x418>
 8003f56:	4b93      	ldr	r3, [pc, #588]	; (80041a4 <HAL_RCC_OscConfig+0x660>)
 8003f58:	681b      	ldr	r3, [r3, #0]
 8003f5a:	e00a      	b.n	8003f72 <HAL_RCC_OscConfig+0x42e>
 8003f5c:	2302      	movs	r3, #2
 8003f5e:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f62:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
 8003f66:	fa93 f3a3 	rbit	r3, r3
 8003f6a:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8003f6e:	4b8d      	ldr	r3, [pc, #564]	; (80041a4 <HAL_RCC_OscConfig+0x660>)
 8003f70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003f72:	2202      	movs	r2, #2
 8003f74:	f8c7 2108 	str.w	r2, [r7, #264]	; 0x108
 8003f78:	f8d7 2108 	ldr.w	r2, [r7, #264]	; 0x108
 8003f7c:	fa92 f2a2 	rbit	r2, r2
 8003f80:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
  return(result);
 8003f84:	f8d7 2104 	ldr.w	r2, [r7, #260]	; 0x104
 8003f88:	fab2 f282 	clz	r2, r2
 8003f8c:	b252      	sxtb	r2, r2
 8003f8e:	f042 0220 	orr.w	r2, r2, #32
 8003f92:	b252      	sxtb	r2, r2
 8003f94:	b2d2      	uxtb	r2, r2
 8003f96:	f002 021f 	and.w	r2, r2, #31
 8003f9a:	40d3      	lsrs	r3, r2
 8003f9c:	f003 0301 	and.w	r3, r3, #1
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d0b8      	beq.n	8003f16 <HAL_RCC_OscConfig+0x3d2>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003fa4:	487f      	ldr	r0, [pc, #508]	; (80041a4 <HAL_RCC_OscConfig+0x660>)
 8003fa6:	4b7f      	ldr	r3, [pc, #508]	; (80041a4 <HAL_RCC_OscConfig+0x660>)
 8003fa8:	681b      	ldr	r3, [r3, #0]
 8003faa:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003fae:	1d3b      	adds	r3, r7, #4
 8003fb0:	681b      	ldr	r3, [r3, #0]
 8003fb2:	6959      	ldr	r1, [r3, #20]
 8003fb4:	23f8      	movs	r3, #248	; 0xf8
 8003fb6:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fba:	f8d7 3100 	ldr.w	r3, [r7, #256]	; 0x100
 8003fbe:	fa93 f3a3 	rbit	r3, r3
 8003fc2:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
  return(result);
 8003fc6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8003fca:	fab3 f383 	clz	r3, r3
 8003fce:	fa01 f303 	lsl.w	r3, r1, r3
 8003fd2:	4313      	orrs	r3, r2
 8003fd4:	6003      	str	r3, [r0, #0]
 8003fd6:	e05f      	b.n	8004098 <HAL_RCC_OscConfig+0x554>
 8003fd8:	2301      	movs	r3, #1
 8003fda:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003fde:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003fe2:	fa93 f3a3 	rbit	r3, r3
 8003fe6:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
  return(result);
 8003fea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003fee:	fab3 f383 	clz	r3, r3
 8003ff2:	009b      	lsls	r3, r3, #2
 8003ff4:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 8003ff8:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 8003ffc:	461a      	mov	r2, r3
 8003ffe:	2300      	movs	r3, #0
 8004000:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004002:	f7fc f975 	bl	80002f0 <HAL_GetTick>
 8004006:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800400a:	e009      	b.n	8004020 <HAL_RCC_OscConfig+0x4dc>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800400c:	f7fc f970 	bl	80002f0 <HAL_GetTick>
 8004010:	4602      	mov	r2, r0
 8004012:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004016:	1ad3      	subs	r3, r2, r3
 8004018:	2b02      	cmp	r3, #2
 800401a:	d901      	bls.n	8004020 <HAL_RCC_OscConfig+0x4dc>
          {
            return HAL_TIMEOUT;
 800401c:	2303      	movs	r3, #3
 800401e:	e3a8      	b.n	8004772 <HAL_RCC_OscConfig+0xc2e>
 8004020:	2302      	movs	r3, #2
 8004022:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004026:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800402a:	fa93 f3a3 	rbit	r3, r3
 800402e:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
  return(result);
 8004032:	f8d7 30ec 	ldr.w	r3, [r7, #236]	; 0xec
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8004036:	fab3 f383 	clz	r3, r3
 800403a:	b2db      	uxtb	r3, r3
 800403c:	095b      	lsrs	r3, r3, #5
 800403e:	b2db      	uxtb	r3, r3
 8004040:	f043 0301 	orr.w	r3, r3, #1
 8004044:	b2db      	uxtb	r3, r3
 8004046:	2b01      	cmp	r3, #1
 8004048:	d102      	bne.n	8004050 <HAL_RCC_OscConfig+0x50c>
 800404a:	4b56      	ldr	r3, [pc, #344]	; (80041a4 <HAL_RCC_OscConfig+0x660>)
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	e00a      	b.n	8004066 <HAL_RCC_OscConfig+0x522>
 8004050:	2302      	movs	r3, #2
 8004052:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004056:	f8d7 30e8 	ldr.w	r3, [r7, #232]	; 0xe8
 800405a:	fa93 f3a3 	rbit	r3, r3
 800405e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004062:	4b50      	ldr	r3, [pc, #320]	; (80041a4 <HAL_RCC_OscConfig+0x660>)
 8004064:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004066:	2202      	movs	r2, #2
 8004068:	f8c7 20e0 	str.w	r2, [r7, #224]	; 0xe0
 800406c:	f8d7 20e0 	ldr.w	r2, [r7, #224]	; 0xe0
 8004070:	fa92 f2a2 	rbit	r2, r2
 8004074:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
  return(result);
 8004078:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 800407c:	fab2 f282 	clz	r2, r2
 8004080:	b252      	sxtb	r2, r2
 8004082:	f042 0220 	orr.w	r2, r2, #32
 8004086:	b252      	sxtb	r2, r2
 8004088:	b2d2      	uxtb	r2, r2
 800408a:	f002 021f 	and.w	r2, r2, #31
 800408e:	40d3      	lsrs	r3, r2
 8004090:	f003 0301 	and.w	r3, r3, #1
 8004094:	2b00      	cmp	r3, #0
 8004096:	d1b9      	bne.n	800400c <HAL_RCC_OscConfig+0x4c8>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8004098:	1d3b      	adds	r3, r7, #4
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	f003 0308 	and.w	r3, r3, #8
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	f000 80b0 	beq.w	8004208 <HAL_RCC_OscConfig+0x6c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80040a8:	1d3b      	adds	r3, r7, #4
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	699b      	ldr	r3, [r3, #24]
 80040ae:	2b00      	cmp	r3, #0
 80040b0:	d054      	beq.n	800415c <HAL_RCC_OscConfig+0x618>
 80040b2:	2301      	movs	r3, #1
 80040b4:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040b8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80040bc:	fa93 f3a3 	rbit	r3, r3
 80040c0:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
  return(result);
 80040c4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80040c8:	fab3 f383 	clz	r3, r3
 80040cc:	009b      	lsls	r3, r3, #2
 80040ce:	461a      	mov	r2, r3
 80040d0:	4b35      	ldr	r3, [pc, #212]	; (80041a8 <HAL_RCC_OscConfig+0x664>)
 80040d2:	4413      	add	r3, r2
 80040d4:	461a      	mov	r2, r3
 80040d6:	2301      	movs	r3, #1
 80040d8:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80040da:	f7fc f909 	bl	80002f0 <HAL_GetTick>
 80040de:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80040e2:	e009      	b.n	80040f8 <HAL_RCC_OscConfig+0x5b4>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80040e4:	f7fc f904 	bl	80002f0 <HAL_GetTick>
 80040e8:	4602      	mov	r2, r0
 80040ea:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80040ee:	1ad3      	subs	r3, r2, r3
 80040f0:	2b02      	cmp	r3, #2
 80040f2:	d901      	bls.n	80040f8 <HAL_RCC_OscConfig+0x5b4>
        {
          return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e33c      	b.n	8004772 <HAL_RCC_OscConfig+0xc2e>
 80040f8:	2302      	movs	r3, #2
 80040fa:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80040fe:	f8d7 30d0 	ldr.w	r3, [r7, #208]	; 0xd0
 8004102:	fa93 f3a3 	rbit	r3, r3
 8004106:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 800410a:	2302      	movs	r3, #2
 800410c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004110:	f8d7 30c8 	ldr.w	r3, [r7, #200]	; 0xc8
 8004114:	fa93 f3a3 	rbit	r3, r3
 8004118:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800411c:	4b21      	ldr	r3, [pc, #132]	; (80041a4 <HAL_RCC_OscConfig+0x660>)
 800411e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8004120:	2302      	movs	r3, #2
 8004122:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004126:	f8d7 30c0 	ldr.w	r3, [r7, #192]	; 0xc0
 800412a:	fa93 f3a3 	rbit	r3, r3
 800412e:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
  return(result);
 8004132:	f8d7 30bc 	ldr.w	r3, [r7, #188]	; 0xbc
 8004136:	fab3 f383 	clz	r3, r3
 800413a:	b25b      	sxtb	r3, r3
 800413c:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 8004140:	b25b      	sxtb	r3, r3
 8004142:	b2db      	uxtb	r3, r3
 8004144:	f003 031f 	and.w	r3, r3, #31
 8004148:	fa22 f303 	lsr.w	r3, r2, r3
 800414c:	f003 0301 	and.w	r3, r3, #1
 8004150:	2b00      	cmp	r3, #0
 8004152:	d0c7      	beq.n	80040e4 <HAL_RCC_OscConfig+0x5a0>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms 
          should be added.*/
      HAL_Delay(1);
 8004154:	2001      	movs	r0, #1
 8004156:	f7fc f8d5 	bl	8000304 <HAL_Delay>
 800415a:	e055      	b.n	8004208 <HAL_RCC_OscConfig+0x6c4>
 800415c:	2301      	movs	r3, #1
 800415e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004162:	f8d7 30b8 	ldr.w	r3, [r7, #184]	; 0xb8
 8004166:	fa93 f3a3 	rbit	r3, r3
 800416a:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  return(result);
 800416e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	; 0xb4
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004172:	fab3 f383 	clz	r3, r3
 8004176:	009b      	lsls	r3, r3, #2
 8004178:	461a      	mov	r2, r3
 800417a:	4b0b      	ldr	r3, [pc, #44]	; (80041a8 <HAL_RCC_OscConfig+0x664>)
 800417c:	4413      	add	r3, r2
 800417e:	461a      	mov	r2, r3
 8004180:	2300      	movs	r3, #0
 8004182:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004184:	f7fc f8b4 	bl	80002f0 <HAL_GetTick>
 8004188:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800418c:	e00e      	b.n	80041ac <HAL_RCC_OscConfig+0x668>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800418e:	f7fc f8af 	bl	80002f0 <HAL_GetTick>
 8004192:	4602      	mov	r2, r0
 8004194:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004198:	1ad3      	subs	r3, r2, r3
 800419a:	2b02      	cmp	r3, #2
 800419c:	d906      	bls.n	80041ac <HAL_RCC_OscConfig+0x668>
        {
          return HAL_TIMEOUT;
 800419e:	2303      	movs	r3, #3
 80041a0:	e2e7      	b.n	8004772 <HAL_RCC_OscConfig+0xc2e>
 80041a2:	bf00      	nop
 80041a4:	40021000 	.word	0x40021000
 80041a8:	42420480 	.word	0x42420480
 80041ac:	2302      	movs	r3, #2
 80041ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80041b2:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 80041b6:	fa93 f3a3 	rbit	r3, r3
 80041ba:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80041be:	2302      	movs	r3, #2
 80041c0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80041c4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80041c8:	fa93 f3a3 	rbit	r3, r3
 80041cc:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80041d0:	4bb7      	ldr	r3, [pc, #732]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 80041d2:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80041d4:	2302      	movs	r3, #2
 80041d6:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80041da:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 80041de:	fa93 f3a3 	rbit	r3, r3
 80041e2:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
  return(result);
 80041e6:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80041ea:	fab3 f383 	clz	r3, r3
 80041ee:	b25b      	sxtb	r3, r3
 80041f0:	f043 0360 	orr.w	r3, r3, #96	; 0x60
 80041f4:	b25b      	sxtb	r3, r3
 80041f6:	b2db      	uxtb	r3, r3
 80041f8:	f003 031f 	and.w	r3, r3, #31
 80041fc:	fa22 f303 	lsr.w	r3, r2, r3
 8004200:	f003 0301 	and.w	r3, r3, #1
 8004204:	2b00      	cmp	r3, #0
 8004206:	d1c2      	bne.n	800418e <HAL_RCC_OscConfig+0x64a>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004208:	1d3b      	adds	r3, r7, #4
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	681b      	ldr	r3, [r3, #0]
 800420e:	f003 0304 	and.w	r3, r3, #4
 8004212:	2b00      	cmp	r3, #0
 8004214:	f000 811a 	beq.w	800444c <HAL_RCC_OscConfig+0x908>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8004218:	4aa5      	ldr	r2, [pc, #660]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 800421a:	4ba5      	ldr	r3, [pc, #660]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 800421c:	69db      	ldr	r3, [r3, #28]
 800421e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004222:	61d3      	str	r3, [r2, #28]
 8004224:	4ba2      	ldr	r3, [pc, #648]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 8004226:	69db      	ldr	r3, [r3, #28]
 8004228:	f003 5280 	and.w	r2, r3, #268435456	; 0x10000000
 800422c:	f107 0308 	add.w	r3, r7, #8
 8004230:	601a      	str	r2, [r3, #0]
 8004232:	f107 0308 	add.w	r3, r7, #8
 8004236:	681b      	ldr	r3, [r3, #0]
    
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004238:	4a9e      	ldr	r2, [pc, #632]	; (80044b4 <HAL_RCC_OscConfig+0x970>)
 800423a:	4b9e      	ldr	r3, [pc, #632]	; (80044b4 <HAL_RCC_OscConfig+0x970>)
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004242:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004244:	f7fc f854 	bl	80002f0 <HAL_GetTick>
 8004248:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800424c:	e009      	b.n	8004262 <HAL_RCC_OscConfig+0x71e>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800424e:	f7fc f84f 	bl	80002f0 <HAL_GetTick>
 8004252:	4602      	mov	r2, r0
 8004254:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004258:	1ad3      	subs	r3, r2, r3
 800425a:	2b64      	cmp	r3, #100	; 0x64
 800425c:	d901      	bls.n	8004262 <HAL_RCC_OscConfig+0x71e>
        {
          return HAL_TIMEOUT;
 800425e:	2303      	movs	r3, #3
 8004260:	e287      	b.n	8004772 <HAL_RCC_OscConfig+0xc2e>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004262:	4b94      	ldr	r3, [pc, #592]	; (80044b4 <HAL_RCC_OscConfig+0x970>)
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800426a:	2b00      	cmp	r3, #0
 800426c:	d0ef      	beq.n	800424e <HAL_RCC_OscConfig+0x70a>
        }
      }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800426e:	1d3b      	adds	r3, r7, #4
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	68db      	ldr	r3, [r3, #12]
 8004274:	2b01      	cmp	r3, #1
 8004276:	d106      	bne.n	8004286 <HAL_RCC_OscConfig+0x742>
 8004278:	4a8d      	ldr	r2, [pc, #564]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 800427a:	4b8d      	ldr	r3, [pc, #564]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 800427c:	6a1b      	ldr	r3, [r3, #32]
 800427e:	f043 0301 	orr.w	r3, r3, #1
 8004282:	6213      	str	r3, [r2, #32]
 8004284:	e02f      	b.n	80042e6 <HAL_RCC_OscConfig+0x7a2>
 8004286:	1d3b      	adds	r3, r7, #4
 8004288:	681b      	ldr	r3, [r3, #0]
 800428a:	68db      	ldr	r3, [r3, #12]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d10c      	bne.n	80042aa <HAL_RCC_OscConfig+0x766>
 8004290:	4a87      	ldr	r2, [pc, #540]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 8004292:	4b87      	ldr	r3, [pc, #540]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 8004294:	6a1b      	ldr	r3, [r3, #32]
 8004296:	f023 0301 	bic.w	r3, r3, #1
 800429a:	6213      	str	r3, [r2, #32]
 800429c:	4a84      	ldr	r2, [pc, #528]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 800429e:	4b84      	ldr	r3, [pc, #528]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 80042a0:	6a1b      	ldr	r3, [r3, #32]
 80042a2:	f023 0304 	bic.w	r3, r3, #4
 80042a6:	6213      	str	r3, [r2, #32]
 80042a8:	e01d      	b.n	80042e6 <HAL_RCC_OscConfig+0x7a2>
 80042aa:	1d3b      	adds	r3, r7, #4
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	68db      	ldr	r3, [r3, #12]
 80042b0:	2b05      	cmp	r3, #5
 80042b2:	d10c      	bne.n	80042ce <HAL_RCC_OscConfig+0x78a>
 80042b4:	4a7e      	ldr	r2, [pc, #504]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 80042b6:	4b7e      	ldr	r3, [pc, #504]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 80042b8:	6a1b      	ldr	r3, [r3, #32]
 80042ba:	f043 0304 	orr.w	r3, r3, #4
 80042be:	6213      	str	r3, [r2, #32]
 80042c0:	4a7b      	ldr	r2, [pc, #492]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 80042c2:	4b7b      	ldr	r3, [pc, #492]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 80042c4:	6a1b      	ldr	r3, [r3, #32]
 80042c6:	f043 0301 	orr.w	r3, r3, #1
 80042ca:	6213      	str	r3, [r2, #32]
 80042cc:	e00b      	b.n	80042e6 <HAL_RCC_OscConfig+0x7a2>
 80042ce:	4a78      	ldr	r2, [pc, #480]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 80042d0:	4b77      	ldr	r3, [pc, #476]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 80042d2:	6a1b      	ldr	r3, [r3, #32]
 80042d4:	f023 0301 	bic.w	r3, r3, #1
 80042d8:	6213      	str	r3, [r2, #32]
 80042da:	4a75      	ldr	r2, [pc, #468]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 80042dc:	4b74      	ldr	r3, [pc, #464]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 80042de:	6a1b      	ldr	r3, [r3, #32]
 80042e0:	f023 0304 	bic.w	r3, r3, #4
 80042e4:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80042e6:	1d3b      	adds	r3, r7, #4
 80042e8:	681b      	ldr	r3, [r3, #0]
 80042ea:	68db      	ldr	r3, [r3, #12]
 80042ec:	2b00      	cmp	r3, #0
 80042ee:	d055      	beq.n	800439c <HAL_RCC_OscConfig+0x858>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042f0:	f7fb fffe 	bl	80002f0 <HAL_GetTick>
 80042f4:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042f8:	e00b      	b.n	8004312 <HAL_RCC_OscConfig+0x7ce>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80042fa:	f7fb fff9 	bl	80002f0 <HAL_GetTick>
 80042fe:	4602      	mov	r2, r0
 8004300:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 8004304:	1ad3      	subs	r3, r2, r3
 8004306:	f241 3288 	movw	r2, #5000	; 0x1388
 800430a:	4293      	cmp	r3, r2
 800430c:	d901      	bls.n	8004312 <HAL_RCC_OscConfig+0x7ce>
        {
          return HAL_TIMEOUT;
 800430e:	2303      	movs	r3, #3
 8004310:	e22f      	b.n	8004772 <HAL_RCC_OscConfig+0xc2e>
 8004312:	2302      	movs	r3, #2
 8004314:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004318:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 800431c:	fa93 f3a3 	rbit	r3, r3
 8004320:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004324:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004328:	2202      	movs	r2, #2
 800432a:	601a      	str	r2, [r3, #0]
 800432c:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8004330:	681b      	ldr	r3, [r3, #0]
 8004332:	fa93 f2a3 	rbit	r2, r3
 8004336:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 800433a:	601a      	str	r2, [r3, #0]
  return(result);
 800433c:	f107 038c 	add.w	r3, r7, #140	; 0x8c
 8004340:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004342:	fab3 f383 	clz	r3, r3
 8004346:	b2db      	uxtb	r3, r3
 8004348:	095b      	lsrs	r3, r3, #5
 800434a:	b2db      	uxtb	r3, r3
 800434c:	f043 0302 	orr.w	r3, r3, #2
 8004350:	b2db      	uxtb	r3, r3
 8004352:	2b02      	cmp	r3, #2
 8004354:	d102      	bne.n	800435c <HAL_RCC_OscConfig+0x818>
 8004356:	4b56      	ldr	r3, [pc, #344]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 8004358:	6a1b      	ldr	r3, [r3, #32]
 800435a:	e001      	b.n	8004360 <HAL_RCC_OscConfig+0x81c>
 800435c:	4b54      	ldr	r3, [pc, #336]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 800435e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004360:	f107 0288 	add.w	r2, r7, #136	; 0x88
 8004364:	2102      	movs	r1, #2
 8004366:	6011      	str	r1, [r2, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004368:	f107 0288 	add.w	r2, r7, #136	; 0x88
 800436c:	6812      	ldr	r2, [r2, #0]
 800436e:	fa92 f1a2 	rbit	r1, r2
 8004372:	f107 0284 	add.w	r2, r7, #132	; 0x84
 8004376:	6011      	str	r1, [r2, #0]
  return(result);
 8004378:	f107 0284 	add.w	r2, r7, #132	; 0x84
 800437c:	6812      	ldr	r2, [r2, #0]
 800437e:	fab2 f282 	clz	r2, r2
 8004382:	b252      	sxtb	r2, r2
 8004384:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004388:	b252      	sxtb	r2, r2
 800438a:	b2d2      	uxtb	r2, r2
 800438c:	f002 021f 	and.w	r2, r2, #31
 8004390:	40d3      	lsrs	r3, r2
 8004392:	f003 0301 	and.w	r3, r3, #1
 8004396:	2b00      	cmp	r3, #0
 8004398:	d0af      	beq.n	80042fa <HAL_RCC_OscConfig+0x7b6>
 800439a:	e057      	b.n	800444c <HAL_RCC_OscConfig+0x908>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800439c:	f7fb ffa8 	bl	80002f0 <HAL_GetTick>
 80043a0:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043a4:	e00b      	b.n	80043be <HAL_RCC_OscConfig+0x87a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80043a6:	f7fb ffa3 	bl	80002f0 <HAL_GetTick>
 80043aa:	4602      	mov	r2, r0
 80043ac:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80043b0:	1ad3      	subs	r3, r2, r3
 80043b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80043b6:	4293      	cmp	r3, r2
 80043b8:	d901      	bls.n	80043be <HAL_RCC_OscConfig+0x87a>
        {
          return HAL_TIMEOUT;
 80043ba:	2303      	movs	r3, #3
 80043bc:	e1d9      	b.n	8004772 <HAL_RCC_OscConfig+0xc2e>
 80043be:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80043c2:	2202      	movs	r2, #2
 80043c4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043c6:	f107 0380 	add.w	r3, r7, #128	; 0x80
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	fa93 f2a3 	rbit	r2, r3
 80043d0:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 80043d4:	601a      	str	r2, [r3, #0]
 80043d6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80043da:	2202      	movs	r2, #2
 80043dc:	601a      	str	r2, [r3, #0]
 80043de:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80043e2:	681b      	ldr	r3, [r3, #0]
 80043e4:	fa93 f2a3 	rbit	r2, r3
 80043e8:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80043ec:	601a      	str	r2, [r3, #0]
  return(result);
 80043ee:	f107 0374 	add.w	r3, r7, #116	; 0x74
 80043f2:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043f4:	fab3 f383 	clz	r3, r3
 80043f8:	b2db      	uxtb	r3, r3
 80043fa:	095b      	lsrs	r3, r3, #5
 80043fc:	b2db      	uxtb	r3, r3
 80043fe:	f043 0302 	orr.w	r3, r3, #2
 8004402:	b2db      	uxtb	r3, r3
 8004404:	2b02      	cmp	r3, #2
 8004406:	d102      	bne.n	800440e <HAL_RCC_OscConfig+0x8ca>
 8004408:	4b29      	ldr	r3, [pc, #164]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 800440a:	6a1b      	ldr	r3, [r3, #32]
 800440c:	e001      	b.n	8004412 <HAL_RCC_OscConfig+0x8ce>
 800440e:	4b28      	ldr	r3, [pc, #160]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 8004410:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004412:	f107 0270 	add.w	r2, r7, #112	; 0x70
 8004416:	2102      	movs	r1, #2
 8004418:	6011      	str	r1, [r2, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800441a:	f107 0270 	add.w	r2, r7, #112	; 0x70
 800441e:	6812      	ldr	r2, [r2, #0]
 8004420:	fa92 f1a2 	rbit	r1, r2
 8004424:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 8004428:	6011      	str	r1, [r2, #0]
  return(result);
 800442a:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800442e:	6812      	ldr	r2, [r2, #0]
 8004430:	fab2 f282 	clz	r2, r2
 8004434:	b252      	sxtb	r2, r2
 8004436:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800443a:	b252      	sxtb	r2, r2
 800443c:	b2d2      	uxtb	r2, r2
 800443e:	f002 021f 	and.w	r2, r2, #31
 8004442:	40d3      	lsrs	r3, r2
 8004444:	f003 0301 	and.w	r3, r3, #1
 8004448:	2b00      	cmp	r3, #0
 800444a:	d1ac      	bne.n	80043a6 <HAL_RCC_OscConfig+0x862>

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800444c:	1d3b      	adds	r3, r7, #4
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	69db      	ldr	r3, [r3, #28]
 8004452:	2b00      	cmp	r3, #0
 8004454:	f000 818c 	beq.w	8004770 <HAL_RCC_OscConfig+0xc2c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004458:	4b15      	ldr	r3, [pc, #84]	; (80044b0 <HAL_RCC_OscConfig+0x96c>)
 800445a:	685b      	ldr	r3, [r3, #4]
 800445c:	f003 030c 	and.w	r3, r3, #12
 8004460:	2b08      	cmp	r3, #8
 8004462:	f000 8183 	beq.w	800476c <HAL_RCC_OscConfig+0xc28>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004466:	1d3b      	adds	r3, r7, #4
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	69db      	ldr	r3, [r3, #28]
 800446c:	2b02      	cmp	r3, #2
 800446e:	f040 8109 	bne.w	8004684 <HAL_RCC_OscConfig+0xb40>
 8004472:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004476:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800447a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800447c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 8004480:	681b      	ldr	r3, [r3, #0]
 8004482:	fa93 f2a3 	rbit	r2, r3
 8004486:	f107 0364 	add.w	r3, r7, #100	; 0x64
 800448a:	601a      	str	r2, [r3, #0]
  return(result);
 800448c:	f107 0364 	add.w	r3, r7, #100	; 0x64
 8004490:	681b      	ldr	r3, [r3, #0]
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004492:	fab3 f383 	clz	r3, r3
 8004496:	009b      	lsls	r3, r3, #2
 8004498:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 800449c:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80044a0:	461a      	mov	r2, r3
 80044a2:	2300      	movs	r3, #0
 80044a4:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044a6:	f7fb ff23 	bl	80002f0 <HAL_GetTick>
 80044aa:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044ae:	e00d      	b.n	80044cc <HAL_RCC_OscConfig+0x988>
 80044b0:	40021000 	.word	0x40021000
 80044b4:	40007000 	.word	0x40007000
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80044b8:	f7fb ff1a 	bl	80002f0 <HAL_GetTick>
 80044bc:	4602      	mov	r2, r0
 80044be:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80044c2:	1ad3      	subs	r3, r2, r3
 80044c4:	2b02      	cmp	r3, #2
 80044c6:	d901      	bls.n	80044cc <HAL_RCC_OscConfig+0x988>
          {
            return HAL_TIMEOUT;
 80044c8:	2303      	movs	r3, #3
 80044ca:	e152      	b.n	8004772 <HAL_RCC_OscConfig+0xc2e>
 80044cc:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80044d0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80044d4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80044d6:	f107 0360 	add.w	r3, r7, #96	; 0x60
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	fa93 f2a3 	rbit	r2, r3
 80044e0:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80044e4:	601a      	str	r2, [r3, #0]
  return(result);
 80044e6:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 80044ea:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80044ec:	fab3 f383 	clz	r3, r3
 80044f0:	b2db      	uxtb	r3, r3
 80044f2:	095b      	lsrs	r3, r3, #5
 80044f4:	b2db      	uxtb	r3, r3
 80044f6:	f043 0301 	orr.w	r3, r3, #1
 80044fa:	b2db      	uxtb	r3, r3
 80044fc:	2b01      	cmp	r3, #1
 80044fe:	d102      	bne.n	8004506 <HAL_RCC_OscConfig+0x9c2>
 8004500:	4b9e      	ldr	r3, [pc, #632]	; (800477c <HAL_RCC_OscConfig+0xc38>)
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	e00e      	b.n	8004524 <HAL_RCC_OscConfig+0x9e0>
 8004506:	f107 0358 	add.w	r3, r7, #88	; 0x58
 800450a:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800450e:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004510:	f107 0358 	add.w	r3, r7, #88	; 0x58
 8004514:	681b      	ldr	r3, [r3, #0]
 8004516:	fa93 f2a3 	rbit	r2, r3
 800451a:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	4b96      	ldr	r3, [pc, #600]	; (800477c <HAL_RCC_OscConfig+0xc38>)
 8004522:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004524:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004528:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800452c:	6011      	str	r1, [r2, #0]
 800452e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 8004532:	6812      	ldr	r2, [r2, #0]
 8004534:	fa92 f1a2 	rbit	r1, r2
 8004538:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800453c:	6011      	str	r1, [r2, #0]
  return(result);
 800453e:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 8004542:	6812      	ldr	r2, [r2, #0]
 8004544:	fab2 f282 	clz	r2, r2
 8004548:	b252      	sxtb	r2, r2
 800454a:	f042 0220 	orr.w	r2, r2, #32
 800454e:	b252      	sxtb	r2, r2
 8004550:	b2d2      	uxtb	r2, r2
 8004552:	f002 021f 	and.w	r2, r2, #31
 8004556:	40d3      	lsrs	r3, r2
 8004558:	f003 0301 	and.w	r3, r3, #1
 800455c:	2b00      	cmp	r3, #0
 800455e:	d1ab      	bne.n	80044b8 <HAL_RCC_OscConfig+0x974>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if(RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8004560:	1d3b      	adds	r3, r7, #4
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	6a1b      	ldr	r3, [r3, #32]
 8004566:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800456a:	d109      	bne.n	8004580 <HAL_RCC_OscConfig+0xa3c>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 800456c:	4983      	ldr	r1, [pc, #524]	; (800477c <HAL_RCC_OscConfig+0xc38>)
 800456e:	4b83      	ldr	r3, [pc, #524]	; (800477c <HAL_RCC_OscConfig+0xc38>)
 8004570:	685b      	ldr	r3, [r3, #4]
 8004572:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 8004576:	1d3b      	adds	r3, r7, #4
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	689b      	ldr	r3, [r3, #8]
 800457c:	4313      	orrs	r3, r2
 800457e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004580:	487e      	ldr	r0, [pc, #504]	; (800477c <HAL_RCC_OscConfig+0xc38>)
 8004582:	4b7e      	ldr	r3, [pc, #504]	; (800477c <HAL_RCC_OscConfig+0xc38>)
 8004584:	685b      	ldr	r3, [r3, #4]
 8004586:	f423 1274 	bic.w	r2, r3, #3997696	; 0x3d0000
 800458a:	1d3b      	adds	r3, r7, #4
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	6a19      	ldr	r1, [r3, #32]
 8004590:	1d3b      	adds	r3, r7, #4
 8004592:	681b      	ldr	r3, [r3, #0]
 8004594:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004596:	430b      	orrs	r3, r1
 8004598:	4313      	orrs	r3, r2
 800459a:	6043      	str	r3, [r0, #4]
 800459c:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80045a0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 80045a4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045a6:	f107 0348 	add.w	r3, r7, #72	; 0x48
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	fa93 f2a3 	rbit	r2, r3
 80045b0:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80045b4:	601a      	str	r2, [r3, #0]
  return(result);
 80045b6:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80045ba:	681b      	ldr	r3, [r3, #0]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80045bc:	fab3 f383 	clz	r3, r3
 80045c0:	009b      	lsls	r3, r3, #2
 80045c2:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80045c6:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80045ca:	461a      	mov	r2, r3
 80045cc:	2301      	movs	r3, #1
 80045ce:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80045d0:	f7fb fe8e 	bl	80002f0 <HAL_GetTick>
 80045d4:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80045d8:	e009      	b.n	80045ee <HAL_RCC_OscConfig+0xaaa>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80045da:	f7fb fe89 	bl	80002f0 <HAL_GetTick>
 80045de:	4602      	mov	r2, r0
 80045e0:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d901      	bls.n	80045ee <HAL_RCC_OscConfig+0xaaa>
          {
            return HAL_TIMEOUT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	e0c1      	b.n	8004772 <HAL_RCC_OscConfig+0xc2e>
 80045ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80045f2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80045f6:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80045f8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	fa93 f2a3 	rbit	r2, r3
 8004602:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004606:	601a      	str	r2, [r3, #0]
  return(result);
 8004608:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800460c:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 800460e:	fab3 f383 	clz	r3, r3
 8004612:	b2db      	uxtb	r3, r3
 8004614:	095b      	lsrs	r3, r3, #5
 8004616:	b2db      	uxtb	r3, r3
 8004618:	f043 0301 	orr.w	r3, r3, #1
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b01      	cmp	r3, #1
 8004620:	d102      	bne.n	8004628 <HAL_RCC_OscConfig+0xae4>
 8004622:	4b56      	ldr	r3, [pc, #344]	; (800477c <HAL_RCC_OscConfig+0xc38>)
 8004624:	681b      	ldr	r3, [r3, #0]
 8004626:	e00e      	b.n	8004646 <HAL_RCC_OscConfig+0xb02>
 8004628:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800462c:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004630:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004632:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	fa93 f2a3 	rbit	r2, r3
 800463c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8004640:	601a      	str	r2, [r3, #0]
 8004642:	4b4e      	ldr	r3, [pc, #312]	; (800477c <HAL_RCC_OscConfig+0xc38>)
 8004644:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004646:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800464a:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 800464e:	6011      	str	r1, [r2, #0]
 8004650:	f107 0230 	add.w	r2, r7, #48	; 0x30
 8004654:	6812      	ldr	r2, [r2, #0]
 8004656:	fa92 f1a2 	rbit	r1, r2
 800465a:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800465e:	6011      	str	r1, [r2, #0]
  return(result);
 8004660:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 8004664:	6812      	ldr	r2, [r2, #0]
 8004666:	fab2 f282 	clz	r2, r2
 800466a:	b252      	sxtb	r2, r2
 800466c:	f042 0220 	orr.w	r2, r2, #32
 8004670:	b252      	sxtb	r2, r2
 8004672:	b2d2      	uxtb	r2, r2
 8004674:	f002 021f 	and.w	r2, r2, #31
 8004678:	40d3      	lsrs	r3, r2
 800467a:	f003 0301 	and.w	r3, r3, #1
 800467e:	2b00      	cmp	r3, #0
 8004680:	d0ab      	beq.n	80045da <HAL_RCC_OscConfig+0xa96>
 8004682:	e075      	b.n	8004770 <HAL_RCC_OscConfig+0xc2c>
 8004684:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004688:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 800468c:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800468e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	fa93 f2a3 	rbit	r2, r3
 8004698:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800469c:	601a      	str	r2, [r3, #0]
  return(result);
 800469e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046a2:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80046a4:	fab3 f383 	clz	r3, r3
 80046a8:	009b      	lsls	r3, r3, #2
 80046aa:	f103 4384 	add.w	r3, r3, #1107296256	; 0x42000000
 80046ae:	f503 0384 	add.w	r3, r3, #4325376	; 0x420000
 80046b2:	461a      	mov	r2, r3
 80046b4:	2300      	movs	r3, #0
 80046b6:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046b8:	f7fb fe1a 	bl	80002f0 <HAL_GetTick>
 80046bc:	f8c7 018c 	str.w	r0, [r7, #396]	; 0x18c
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046c0:	e009      	b.n	80046d6 <HAL_RCC_OscConfig+0xb92>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80046c2:	f7fb fe15 	bl	80002f0 <HAL_GetTick>
 80046c6:	4602      	mov	r2, r0
 80046c8:	f8d7 318c 	ldr.w	r3, [r7, #396]	; 0x18c
 80046cc:	1ad3      	subs	r3, r2, r3
 80046ce:	2b02      	cmp	r3, #2
 80046d0:	d901      	bls.n	80046d6 <HAL_RCC_OscConfig+0xb92>
          {
            return HAL_TIMEOUT;
 80046d2:	2303      	movs	r3, #3
 80046d4:	e04d      	b.n	8004772 <HAL_RCC_OscConfig+0xc2e>
 80046d6:	f107 0320 	add.w	r3, r7, #32
 80046da:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80046de:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80046e0:	f107 0320 	add.w	r3, r7, #32
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	fa93 f2a3 	rbit	r2, r3
 80046ea:	f107 031c 	add.w	r3, r7, #28
 80046ee:	601a      	str	r2, [r3, #0]
  return(result);
 80046f0:	f107 031c 	add.w	r3, r7, #28
 80046f4:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80046f6:	fab3 f383 	clz	r3, r3
 80046fa:	b2db      	uxtb	r3, r3
 80046fc:	095b      	lsrs	r3, r3, #5
 80046fe:	b2db      	uxtb	r3, r3
 8004700:	f043 0301 	orr.w	r3, r3, #1
 8004704:	b2db      	uxtb	r3, r3
 8004706:	2b01      	cmp	r3, #1
 8004708:	d102      	bne.n	8004710 <HAL_RCC_OscConfig+0xbcc>
 800470a:	4b1c      	ldr	r3, [pc, #112]	; (800477c <HAL_RCC_OscConfig+0xc38>)
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	e00e      	b.n	800472e <HAL_RCC_OscConfig+0xbea>
 8004710:	f107 0318 	add.w	r3, r7, #24
 8004714:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 8004718:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800471a:	f107 0318 	add.w	r3, r7, #24
 800471e:	681b      	ldr	r3, [r3, #0]
 8004720:	fa93 f2a3 	rbit	r2, r3
 8004724:	f107 0314 	add.w	r3, r7, #20
 8004728:	601a      	str	r2, [r3, #0]
 800472a:	4b14      	ldr	r3, [pc, #80]	; (800477c <HAL_RCC_OscConfig+0xc38>)
 800472c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800472e:	f107 0210 	add.w	r2, r7, #16
 8004732:	f04f 7100 	mov.w	r1, #33554432	; 0x2000000
 8004736:	6011      	str	r1, [r2, #0]
 8004738:	f107 0210 	add.w	r2, r7, #16
 800473c:	6812      	ldr	r2, [r2, #0]
 800473e:	fa92 f1a2 	rbit	r1, r2
 8004742:	f107 020c 	add.w	r2, r7, #12
 8004746:	6011      	str	r1, [r2, #0]
  return(result);
 8004748:	f107 020c 	add.w	r2, r7, #12
 800474c:	6812      	ldr	r2, [r2, #0]
 800474e:	fab2 f282 	clz	r2, r2
 8004752:	b252      	sxtb	r2, r2
 8004754:	f042 0220 	orr.w	r2, r2, #32
 8004758:	b252      	sxtb	r2, r2
 800475a:	b2d2      	uxtb	r2, r2
 800475c:	f002 021f 	and.w	r2, r2, #31
 8004760:	40d3      	lsrs	r3, r2
 8004762:	f003 0301 	and.w	r3, r3, #1
 8004766:	2b00      	cmp	r3, #0
 8004768:	d1ab      	bne.n	80046c2 <HAL_RCC_OscConfig+0xb7e>
 800476a:	e001      	b.n	8004770 <HAL_RCC_OscConfig+0xc2c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 800476c:	2301      	movs	r3, #1
 800476e:	e000      	b.n	8004772 <HAL_RCC_OscConfig+0xc2e>
    }
  }
  
  return HAL_OK;
 8004770:	2300      	movs	r3, #0
}
 8004772:	4618      	mov	r0, r3
 8004774:	f507 77c8 	add.w	r7, r7, #400	; 0x190
 8004778:	46bd      	mov	sp, r7
 800477a:	bd80      	pop	{r7, pc}
 800477c:	40021000 	.word	0x40021000

08004780 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004780:	b580      	push	{r7, lr}
 8004782:	b098      	sub	sp, #96	; 0x60
 8004784:	af00      	add	r7, sp, #0
 8004786:	6078      	str	r0, [r7, #4]
 8004788:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 800478a:	2300      	movs	r3, #0
 800478c:	65fb      	str	r3, [r7, #92]	; 0x5c
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 800478e:	4b9c      	ldr	r3, [pc, #624]	; (8004a00 <HAL_RCC_ClockConfig+0x280>)
 8004790:	681b      	ldr	r3, [r3, #0]
 8004792:	f003 0207 	and.w	r2, r3, #7
 8004796:	683b      	ldr	r3, [r7, #0]
 8004798:	429a      	cmp	r2, r3
 800479a:	d210      	bcs.n	80047be <HAL_RCC_ClockConfig+0x3e>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800479c:	4998      	ldr	r1, [pc, #608]	; (8004a00 <HAL_RCC_ClockConfig+0x280>)
 800479e:	4b98      	ldr	r3, [pc, #608]	; (8004a00 <HAL_RCC_ClockConfig+0x280>)
 80047a0:	681b      	ldr	r3, [r3, #0]
 80047a2:	f023 0207 	bic.w	r2, r3, #7
 80047a6:	683b      	ldr	r3, [r7, #0]
 80047a8:	4313      	orrs	r3, r2
 80047aa:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80047ac:	4b94      	ldr	r3, [pc, #592]	; (8004a00 <HAL_RCC_ClockConfig+0x280>)
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f003 0207 	and.w	r2, r3, #7
 80047b4:	683b      	ldr	r3, [r7, #0]
 80047b6:	429a      	cmp	r2, r3
 80047b8:	d001      	beq.n	80047be <HAL_RCC_ClockConfig+0x3e>
    {
      return HAL_ERROR;
 80047ba:	2301      	movs	r3, #1
 80047bc:	e15f      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
    }
  }

#endif /* FLASH_ACR_LATENCY */
  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 0302 	and.w	r3, r3, #2
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d008      	beq.n	80047dc <HAL_RCC_ClockConfig+0x5c>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80047ca:	498e      	ldr	r1, [pc, #568]	; (8004a04 <HAL_RCC_ClockConfig+0x284>)
 80047cc:	4b8d      	ldr	r3, [pc, #564]	; (8004a04 <HAL_RCC_ClockConfig+0x284>)
 80047ce:	685b      	ldr	r3, [r3, #4]
 80047d0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	4313      	orrs	r3, r2
 80047da:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	681b      	ldr	r3, [r3, #0]
 80047e0:	f003 0301 	and.w	r3, r3, #1
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	f000 80f2 	beq.w	80049ce <HAL_RCC_ClockConfig+0x24e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	685b      	ldr	r3, [r3, #4]
 80047ee:	2b01      	cmp	r3, #1
 80047f0:	d135      	bne.n	800485e <HAL_RCC_ClockConfig+0xde>
 80047f2:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 80047f6:	65bb      	str	r3, [r7, #88]	; 0x58
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80047f8:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 80047fa:	fa93 f3a3 	rbit	r3, r3
 80047fe:	657b      	str	r3, [r7, #84]	; 0x54
  return(result);
 8004800:	6d7b      	ldr	r3, [r7, #84]	; 0x54
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8004802:	fab3 f383 	clz	r3, r3
 8004806:	b2db      	uxtb	r3, r3
 8004808:	095b      	lsrs	r3, r3, #5
 800480a:	b2db      	uxtb	r3, r3
 800480c:	f043 0301 	orr.w	r3, r3, #1
 8004810:	b2db      	uxtb	r3, r3
 8004812:	2b01      	cmp	r3, #1
 8004814:	d102      	bne.n	800481c <HAL_RCC_ClockConfig+0x9c>
 8004816:	4b7b      	ldr	r3, [pc, #492]	; (8004a04 <HAL_RCC_ClockConfig+0x284>)
 8004818:	681b      	ldr	r3, [r3, #0]
 800481a:	e008      	b.n	800482e <HAL_RCC_ClockConfig+0xae>
 800481c:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004820:	653b      	str	r3, [r7, #80]	; 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004822:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004824:	fa93 f3a3 	rbit	r3, r3
 8004828:	64fb      	str	r3, [r7, #76]	; 0x4c
 800482a:	4b76      	ldr	r3, [pc, #472]	; (8004a04 <HAL_RCC_ClockConfig+0x284>)
 800482c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800482e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8004832:	64ba      	str	r2, [r7, #72]	; 0x48
 8004834:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004836:	fa92 f2a2 	rbit	r2, r2
 800483a:	647a      	str	r2, [r7, #68]	; 0x44
  return(result);
 800483c:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800483e:	fab2 f282 	clz	r2, r2
 8004842:	b252      	sxtb	r2, r2
 8004844:	f042 0220 	orr.w	r2, r2, #32
 8004848:	b252      	sxtb	r2, r2
 800484a:	b2d2      	uxtb	r2, r2
 800484c:	f002 021f 	and.w	r2, r2, #31
 8004850:	40d3      	lsrs	r3, r2
 8004852:	f003 0301 	and.w	r3, r3, #1
 8004856:	2b00      	cmp	r3, #0
 8004858:	d16e      	bne.n	8004938 <HAL_RCC_ClockConfig+0x1b8>
      {
        return HAL_ERROR;
 800485a:	2301      	movs	r3, #1
 800485c:	e10f      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	685b      	ldr	r3, [r3, #4]
 8004862:	2b02      	cmp	r3, #2
 8004864:	d135      	bne.n	80048d2 <HAL_RCC_ClockConfig+0x152>
 8004866:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800486a:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800486c:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800486e:	fa93 f3a3 	rbit	r3, r3
 8004872:	63fb      	str	r3, [r7, #60]	; 0x3c
  return(result);
 8004874:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004876:	fab3 f383 	clz	r3, r3
 800487a:	b2db      	uxtb	r3, r3
 800487c:	095b      	lsrs	r3, r3, #5
 800487e:	b2db      	uxtb	r3, r3
 8004880:	f043 0301 	orr.w	r3, r3, #1
 8004884:	b2db      	uxtb	r3, r3
 8004886:	2b01      	cmp	r3, #1
 8004888:	d102      	bne.n	8004890 <HAL_RCC_ClockConfig+0x110>
 800488a:	4b5e      	ldr	r3, [pc, #376]	; (8004a04 <HAL_RCC_ClockConfig+0x284>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	e008      	b.n	80048a2 <HAL_RCC_ClockConfig+0x122>
 8004890:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004894:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004896:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004898:	fa93 f3a3 	rbit	r3, r3
 800489c:	637b      	str	r3, [r7, #52]	; 0x34
 800489e:	4b59      	ldr	r3, [pc, #356]	; (8004a04 <HAL_RCC_ClockConfig+0x284>)
 80048a0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048a2:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80048a6:	633a      	str	r2, [r7, #48]	; 0x30
 80048a8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80048aa:	fa92 f2a2 	rbit	r2, r2
 80048ae:	62fa      	str	r2, [r7, #44]	; 0x2c
  return(result);
 80048b0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80048b2:	fab2 f282 	clz	r2, r2
 80048b6:	b252      	sxtb	r2, r2
 80048b8:	f042 0220 	orr.w	r2, r2, #32
 80048bc:	b252      	sxtb	r2, r2
 80048be:	b2d2      	uxtb	r2, r2
 80048c0:	f002 021f 	and.w	r2, r2, #31
 80048c4:	40d3      	lsrs	r3, r2
 80048c6:	f003 0301 	and.w	r3, r3, #1
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d134      	bne.n	8004938 <HAL_RCC_ClockConfig+0x1b8>
      {
        return HAL_ERROR;
 80048ce:	2301      	movs	r3, #1
 80048d0:	e0d5      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
 80048d2:	2302      	movs	r3, #2
 80048d4:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80048d8:	fa93 f3a3 	rbit	r3, r3
 80048dc:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 80048de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80048e0:	fab3 f383 	clz	r3, r3
 80048e4:	b2db      	uxtb	r3, r3
 80048e6:	095b      	lsrs	r3, r3, #5
 80048e8:	b2db      	uxtb	r3, r3
 80048ea:	f043 0301 	orr.w	r3, r3, #1
 80048ee:	b2db      	uxtb	r3, r3
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d102      	bne.n	80048fa <HAL_RCC_ClockConfig+0x17a>
 80048f4:	4b43      	ldr	r3, [pc, #268]	; (8004a04 <HAL_RCC_ClockConfig+0x284>)
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	e007      	b.n	800490a <HAL_RCC_ClockConfig+0x18a>
 80048fa:	2302      	movs	r3, #2
 80048fc:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80048fe:	6a3b      	ldr	r3, [r7, #32]
 8004900:	fa93 f3a3 	rbit	r3, r3
 8004904:	61fb      	str	r3, [r7, #28]
 8004906:	4b3f      	ldr	r3, [pc, #252]	; (8004a04 <HAL_RCC_ClockConfig+0x284>)
 8004908:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800490a:	2202      	movs	r2, #2
 800490c:	61ba      	str	r2, [r7, #24]
 800490e:	69ba      	ldr	r2, [r7, #24]
 8004910:	fa92 f2a2 	rbit	r2, r2
 8004914:	617a      	str	r2, [r7, #20]
  return(result);
 8004916:	697a      	ldr	r2, [r7, #20]
 8004918:	fab2 f282 	clz	r2, r2
 800491c:	b252      	sxtb	r2, r2
 800491e:	f042 0220 	orr.w	r2, r2, #32
 8004922:	b252      	sxtb	r2, r2
 8004924:	b2d2      	uxtb	r2, r2
 8004926:	f002 021f 	and.w	r2, r2, #31
 800492a:	40d3      	lsrs	r3, r2
 800492c:	f003 0301 	and.w	r3, r3, #1
 8004930:	2b00      	cmp	r3, #0
 8004932:	d101      	bne.n	8004938 <HAL_RCC_ClockConfig+0x1b8>
      {
        return HAL_ERROR;
 8004934:	2301      	movs	r3, #1
 8004936:	e0a2      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8004938:	4932      	ldr	r1, [pc, #200]	; (8004a04 <HAL_RCC_ClockConfig+0x284>)
 800493a:	4b32      	ldr	r3, [pc, #200]	; (8004a04 <HAL_RCC_ClockConfig+0x284>)
 800493c:	685b      	ldr	r3, [r3, #4]
 800493e:	f023 0203 	bic.w	r2, r3, #3
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	4313      	orrs	r3, r2
 8004948:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800494a:	f7fb fcd1 	bl	80002f0 <HAL_GetTick>
 800494e:	65f8      	str	r0, [r7, #92]	; 0x5c
    
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	685b      	ldr	r3, [r3, #4]
 8004954:	2b01      	cmp	r3, #1
 8004956:	d112      	bne.n	800497e <HAL_RCC_ClockConfig+0x1fe>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004958:	e00a      	b.n	8004970 <HAL_RCC_ClockConfig+0x1f0>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800495a:	f7fb fcc9 	bl	80002f0 <HAL_GetTick>
 800495e:	4602      	mov	r2, r0
 8004960:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004962:	1ad3      	subs	r3, r2, r3
 8004964:	f241 3288 	movw	r2, #5000	; 0x1388
 8004968:	4293      	cmp	r3, r2
 800496a:	d901      	bls.n	8004970 <HAL_RCC_ClockConfig+0x1f0>
        {
          return HAL_TIMEOUT;
 800496c:	2303      	movs	r3, #3
 800496e:	e086      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8004970:	4b24      	ldr	r3, [pc, #144]	; (8004a04 <HAL_RCC_ClockConfig+0x284>)
 8004972:	685b      	ldr	r3, [r3, #4]
 8004974:	f003 030c 	and.w	r3, r3, #12
 8004978:	2b04      	cmp	r3, #4
 800497a:	d1ee      	bne.n	800495a <HAL_RCC_ClockConfig+0x1da>
 800497c:	e027      	b.n	80049ce <HAL_RCC_ClockConfig+0x24e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	2b02      	cmp	r3, #2
 8004984:	d11d      	bne.n	80049c2 <HAL_RCC_ClockConfig+0x242>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8004986:	e00a      	b.n	800499e <HAL_RCC_ClockConfig+0x21e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004988:	f7fb fcb2 	bl	80002f0 <HAL_GetTick>
 800498c:	4602      	mov	r2, r0
 800498e:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8004990:	1ad3      	subs	r3, r2, r3
 8004992:	f241 3288 	movw	r2, #5000	; 0x1388
 8004996:	4293      	cmp	r3, r2
 8004998:	d901      	bls.n	800499e <HAL_RCC_ClockConfig+0x21e>
        {
          return HAL_TIMEOUT;
 800499a:	2303      	movs	r3, #3
 800499c:	e06f      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800499e:	4b19      	ldr	r3, [pc, #100]	; (8004a04 <HAL_RCC_ClockConfig+0x284>)
 80049a0:	685b      	ldr	r3, [r3, #4]
 80049a2:	f003 030c 	and.w	r3, r3, #12
 80049a6:	2b08      	cmp	r3, #8
 80049a8:	d1ee      	bne.n	8004988 <HAL_RCC_ClockConfig+0x208>
 80049aa:	e010      	b.n	80049ce <HAL_RCC_ClockConfig+0x24e>
    }
    else
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 80049ac:	f7fb fca0 	bl	80002f0 <HAL_GetTick>
 80049b0:	4602      	mov	r2, r0
 80049b2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049b4:	1ad3      	subs	r3, r2, r3
 80049b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d901      	bls.n	80049c2 <HAL_RCC_ClockConfig+0x242>
        {
          return HAL_TIMEOUT;
 80049be:	2303      	movs	r3, #3
 80049c0:	e05d      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80049c2:	4b10      	ldr	r3, [pc, #64]	; (8004a04 <HAL_RCC_ClockConfig+0x284>)
 80049c4:	685b      	ldr	r3, [r3, #4]
 80049c6:	f003 030c 	and.w	r3, r3, #12
 80049ca:	2b00      	cmp	r3, #0
 80049cc:	d1ee      	bne.n	80049ac <HAL_RCC_ClockConfig+0x22c>
      }
    }      
  }    
#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 80049ce:	4b0c      	ldr	r3, [pc, #48]	; (8004a00 <HAL_RCC_ClockConfig+0x280>)
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	f003 0207 	and.w	r2, r3, #7
 80049d6:	683b      	ldr	r3, [r7, #0]
 80049d8:	429a      	cmp	r2, r3
 80049da:	d915      	bls.n	8004a08 <HAL_RCC_ClockConfig+0x288>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80049dc:	4908      	ldr	r1, [pc, #32]	; (8004a00 <HAL_RCC_ClockConfig+0x280>)
 80049de:	4b08      	ldr	r3, [pc, #32]	; (8004a00 <HAL_RCC_ClockConfig+0x280>)
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	f023 0207 	bic.w	r2, r3, #7
 80049e6:	683b      	ldr	r3, [r7, #0]
 80049e8:	4313      	orrs	r3, r2
 80049ea:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80049ec:	4b04      	ldr	r3, [pc, #16]	; (8004a00 <HAL_RCC_ClockConfig+0x280>)
 80049ee:	681b      	ldr	r3, [r3, #0]
 80049f0:	f003 0207 	and.w	r2, r3, #7
 80049f4:	683b      	ldr	r3, [r7, #0]
 80049f6:	429a      	cmp	r2, r3
 80049f8:	d006      	beq.n	8004a08 <HAL_RCC_ClockConfig+0x288>
    {
      return HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	e03f      	b.n	8004a7e <HAL_RCC_ClockConfig+0x2fe>
 80049fe:	bf00      	nop
 8004a00:	40022000 	.word	0x40022000
 8004a04:	40021000 	.word	0x40021000
    }
  }    
#endif /* FLASH_ACR_LATENCY */

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f003 0304 	and.w	r3, r3, #4
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d008      	beq.n	8004a26 <HAL_RCC_ClockConfig+0x2a6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a14:	491c      	ldr	r1, [pc, #112]	; (8004a88 <HAL_RCC_ClockConfig+0x308>)
 8004a16:	4b1c      	ldr	r3, [pc, #112]	; (8004a88 <HAL_RCC_ClockConfig+0x308>)
 8004a18:	685b      	ldr	r3, [r3, #4]
 8004a1a:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004a1e:	687b      	ldr	r3, [r7, #4]
 8004a20:	68db      	ldr	r3, [r3, #12]
 8004a22:	4313      	orrs	r3, r2
 8004a24:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f003 0308 	and.w	r3, r3, #8
 8004a2e:	2b00      	cmp	r3, #0
 8004a30:	d009      	beq.n	8004a46 <HAL_RCC_ClockConfig+0x2c6>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8004a32:	4915      	ldr	r1, [pc, #84]	; (8004a88 <HAL_RCC_ClockConfig+0x308>)
 8004a34:	4b14      	ldr	r3, [pc, #80]	; (8004a88 <HAL_RCC_ClockConfig+0x308>)
 8004a36:	685b      	ldr	r3, [r3, #4]
 8004a38:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	691b      	ldr	r3, [r3, #16]
 8004a40:	00db      	lsls	r3, r3, #3
 8004a42:	4313      	orrs	r3, r2
 8004a44:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004a46:	f000 f825 	bl	8004a94 <HAL_RCC_GetSysClockFreq>
 8004a4a:	4601      	mov	r1, r0
 8004a4c:	4b0e      	ldr	r3, [pc, #56]	; (8004a88 <HAL_RCC_ClockConfig+0x308>)
 8004a4e:	685b      	ldr	r3, [r3, #4]
 8004a50:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8004a54:	23f0      	movs	r3, #240	; 0xf0
 8004a56:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004a58:	693b      	ldr	r3, [r7, #16]
 8004a5a:	fa93 f3a3 	rbit	r3, r3
 8004a5e:	60fb      	str	r3, [r7, #12]
  return(result);
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	fab3 f383 	clz	r3, r3
 8004a66:	fa22 f303 	lsr.w	r3, r2, r3
 8004a6a:	4a08      	ldr	r2, [pc, #32]	; (8004a8c <HAL_RCC_ClockConfig+0x30c>)
 8004a6c:	5cd3      	ldrb	r3, [r2, r3]
 8004a6e:	fa21 f303 	lsr.w	r3, r1, r3
 8004a72:	4a07      	ldr	r2, [pc, #28]	; (8004a90 <HAL_RCC_ClockConfig+0x310>)
 8004a74:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8004a76:	200f      	movs	r0, #15
 8004a78:	f7fb fc10 	bl	800029c <HAL_InitTick>
  
  return HAL_OK;
 8004a7c:	2300      	movs	r3, #0
}
 8004a7e:	4618      	mov	r0, r3
 8004a80:	3760      	adds	r7, #96	; 0x60
 8004a82:	46bd      	mov	sp, r7
 8004a84:	bd80      	pop	{r7, pc}
 8004a86:	bf00      	nop
 8004a88:	40021000 	.word	0x40021000
 8004a8c:	0800b4fc 	.word	0x0800b4fc
 8004a90:	20000114 	.word	0x20000114

08004a94 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004a94:	b490      	push	{r4, r7}
 8004a96:	b08e      	sub	sp, #56	; 0x38
 8004a98:	af00      	add	r7, sp, #0
#if   defined(RCC_CFGR2_PREDIV1SRC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004a9a:	4b35      	ldr	r3, [pc, #212]	; (8004b70 <HAL_RCC_GetSysClockFreq+0xdc>)
 8004a9c:	1d3c      	adds	r4, r7, #4
 8004a9e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004aa0:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(RCC_CFGR2_PREDIV1)
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8004aa4:	4b33      	ldr	r3, [pc, #204]	; (8004b74 <HAL_RCC_GetSysClockFreq+0xe0>)
 8004aa6:	881b      	ldrh	r3, [r3, #0]
 8004aa8:	803b      	strh	r3, [r7, #0]
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0, prediv = 0, pllclk = 0, pllmul = 0;
 8004aaa:	2300      	movs	r3, #0
 8004aac:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004aae:	2300      	movs	r3, #0
 8004ab0:	62bb      	str	r3, [r7, #40]	; 0x28
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	637b      	str	r3, [r7, #52]	; 0x34
 8004ab6:	2300      	movs	r3, #0
 8004ab8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0;
 8004aba:	2300      	movs	r3, #0
 8004abc:	633b      	str	r3, [r7, #48]	; 0x30
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0, pll2mul = 0;
#endif /*RCC_CFGR2_PREDIV1SRC*/
  
  tmpreg = RCC->CFGR;
 8004abe:	4b2e      	ldr	r3, [pc, #184]	; (8004b78 <HAL_RCC_GetSysClockFreq+0xe4>)
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8004ac4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ac6:	f003 030c 	and.w	r3, r3, #12
 8004aca:	2b04      	cmp	r3, #4
 8004acc:	d002      	beq.n	8004ad4 <HAL_RCC_GetSysClockFreq+0x40>
 8004ace:	2b08      	cmp	r3, #8
 8004ad0:	d003      	beq.n	8004ada <HAL_RCC_GetSysClockFreq+0x46>
 8004ad2:	e043      	b.n	8004b5c <HAL_RCC_GetSysClockFreq+0xc8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004ad4:	4b29      	ldr	r3, [pc, #164]	; (8004b7c <HAL_RCC_GetSysClockFreq+0xe8>)
 8004ad6:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004ad8:	e043      	b.n	8004b62 <HAL_RCC_GetSysClockFreq+0xce>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 8004ada:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004adc:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004ae0:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8004ae4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ae6:	6a3b      	ldr	r3, [r7, #32]
 8004ae8:	fa93 f3a3 	rbit	r3, r3
 8004aec:	61fb      	str	r3, [r7, #28]
  return(result);
 8004aee:	69fb      	ldr	r3, [r7, #28]
 8004af0:	fab3 f383 	clz	r3, r3
 8004af4:	fa22 f303 	lsr.w	r3, r2, r3
 8004af8:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004afc:	4413      	add	r3, r2
 8004afe:	f813 3c34 	ldrb.w	r3, [r3, #-52]
 8004b02:	627b      	str	r3, [r7, #36]	; 0x24
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004b04:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004b06:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d01e      	beq.n	8004b4c <HAL_RCC_GetSysClockFreq+0xb8>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 8004b0e:	4b1a      	ldr	r3, [pc, #104]	; (8004b78 <HAL_RCC_GetSysClockFreq+0xe4>)
 8004b10:	685b      	ldr	r3, [r3, #4]
 8004b12:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004b16:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004b1a:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004b1c:	69bb      	ldr	r3, [r7, #24]
 8004b1e:	fa93 f3a3 	rbit	r3, r3
 8004b22:	617b      	str	r3, [r7, #20]
  return(result);
 8004b24:	697b      	ldr	r3, [r7, #20]
 8004b26:	fab3 f383 	clz	r3, r3
 8004b2a:	fa22 f303 	lsr.w	r3, r2, r3
 8004b2e:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8004b32:	4413      	add	r3, r2
 8004b34:	f813 3c38 	ldrb.w	r3, [r3, #-56]
 8004b38:	62bb      	str	r3, [r7, #40]	; 0x28
        {
            pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE / prediv) * pllmul);
 8004b3a:	4a10      	ldr	r2, [pc, #64]	; (8004b7c <HAL_RCC_GetSysClockFreq+0xe8>)
 8004b3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004b3e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004b42:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004b44:	fb02 f303 	mul.w	r3, r2, r3
 8004b48:	637b      	str	r3, [r7, #52]	; 0x34
 8004b4a:	e004      	b.n	8004b56 <HAL_RCC_GetSysClockFreq+0xc2>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004b4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004b4e:	4a0c      	ldr	r2, [pc, #48]	; (8004b80 <HAL_RCC_GetSysClockFreq+0xec>)
 8004b50:	fb02 f303 	mul.w	r3, r2, r3
 8004b54:	637b      	str	r3, [r7, #52]	; 0x34
      }
      sysclockfreq = pllclk;
 8004b56:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004b58:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004b5a:	e002      	b.n	8004b62 <HAL_RCC_GetSysClockFreq+0xce>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004b5c:	4b07      	ldr	r3, [pc, #28]	; (8004b7c <HAL_RCC_GetSysClockFreq+0xe8>)
 8004b5e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8004b60:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004b62:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8004b64:	4618      	mov	r0, r3
 8004b66:	3738      	adds	r7, #56	; 0x38
 8004b68:	46bd      	mov	sp, r7
 8004b6a:	bc90      	pop	{r4, r7}
 8004b6c:	4770      	bx	lr
 8004b6e:	bf00      	nop
 8004b70:	0800b460 	.word	0x0800b460
 8004b74:	0800b470 	.word	0x0800b470
 8004b78:	40021000 	.word	0x40021000
 8004b7c:	007a1200 	.word	0x007a1200
 8004b80:	003d0900 	.word	0x003d0900

08004b84 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b84:	b480      	push	{r7}
 8004b86:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b88:	4b02      	ldr	r3, [pc, #8]	; (8004b94 <HAL_RCC_GetHCLKFreq+0x10>)
 8004b8a:	681b      	ldr	r3, [r3, #0]
}
 8004b8c:	4618      	mov	r0, r3
 8004b8e:	46bd      	mov	sp, r7
 8004b90:	bc80      	pop	{r7}
 8004b92:	4770      	bx	lr
 8004b94:	20000114 	.word	0x20000114

08004b98 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 8004b9e:	f7ff fff1 	bl	8004b84 <HAL_RCC_GetHCLKFreq>
 8004ba2:	4601      	mov	r1, r0
 8004ba4:	4b0b      	ldr	r3, [pc, #44]	; (8004bd4 <HAL_RCC_GetPCLK1Freq+0x3c>)
 8004ba6:	685b      	ldr	r3, [r3, #4]
 8004ba8:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8004bac:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8004bb0:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bb2:	687b      	ldr	r3, [r7, #4]
 8004bb4:	fa93 f3a3 	rbit	r3, r3
 8004bb8:	603b      	str	r3, [r7, #0]
  return(result);
 8004bba:	683b      	ldr	r3, [r7, #0]
 8004bbc:	fab3 f383 	clz	r3, r3
 8004bc0:	fa22 f303 	lsr.w	r3, r2, r3
 8004bc4:	4a04      	ldr	r2, [pc, #16]	; (8004bd8 <HAL_RCC_GetPCLK1Freq+0x40>)
 8004bc6:	5cd3      	ldrb	r3, [r2, r3]
 8004bc8:	fa21 f303 	lsr.w	r3, r1, r3
}    
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3708      	adds	r7, #8
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	40021000 	.word	0x40021000
 8004bd8:	0800b50c 	.word	0x0800b50c

08004bdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004bdc:	b580      	push	{r7, lr}
 8004bde:	b082      	sub	sp, #8
 8004be0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 8004be2:	f7ff ffcf 	bl	8004b84 <HAL_RCC_GetHCLKFreq>
 8004be6:	4601      	mov	r1, r0
 8004be8:	4b0b      	ldr	r3, [pc, #44]	; (8004c18 <HAL_RCC_GetPCLK2Freq+0x3c>)
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	f403 5260 	and.w	r2, r3, #14336	; 0x3800
 8004bf0:	f44f 5360 	mov.w	r3, #14336	; 0x3800
 8004bf4:	607b      	str	r3, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	fa93 f3a3 	rbit	r3, r3
 8004bfc:	603b      	str	r3, [r7, #0]
  return(result);
 8004bfe:	683b      	ldr	r3, [r7, #0]
 8004c00:	fab3 f383 	clz	r3, r3
 8004c04:	fa22 f303 	lsr.w	r3, r2, r3
 8004c08:	4a04      	ldr	r2, [pc, #16]	; (8004c1c <HAL_RCC_GetPCLK2Freq+0x40>)
 8004c0a:	5cd3      	ldrb	r3, [r2, r3]
 8004c0c:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004c10:	4618      	mov	r0, r3
 8004c12:	3708      	adds	r7, #8
 8004c14:	46bd      	mov	sp, r7
 8004c16:	bd80      	pop	{r7, pc}
 8004c18:	40021000 	.word	0x40021000
 8004c1c:	0800b50c 	.word	0x0800b50c

08004c20 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b090      	sub	sp, #64	; 0x40
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0, temp_reg = 0;
 8004c28:	2300      	movs	r3, #0
 8004c2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c2c:	2300      	movs	r3, #0
 8004c2e:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*------------------------------- RTC/LCD Configuration ------------------------*/ 
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004c30:	687b      	ldr	r3, [r7, #4]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	f003 0301 	and.w	r3, r3, #1
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	f000 80ac 	beq.w	8004d96 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8004c3e:	4a67      	ldr	r2, [pc, #412]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c40:	4b66      	ldr	r3, [pc, #408]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c42:	69db      	ldr	r3, [r3, #28]
 8004c44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c48:	61d3      	str	r3, [r2, #28]
 8004c4a:	4b64      	ldr	r3, [pc, #400]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c4c:	69db      	ldr	r3, [r3, #28]
 8004c4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c52:	60fb      	str	r3, [r7, #12]
 8004c54:	68fb      	ldr	r3, [r7, #12]
    
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR, PWR_CR_DBP);
 8004c56:	4a62      	ldr	r2, [pc, #392]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004c58:	4b61      	ldr	r3, [pc, #388]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c60:	6013      	str	r3, [r2, #0]
    
    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c62:	f7fb fb45 	bl	80002f0 <HAL_GetTick>
 8004c66:	63f8      	str	r0, [r7, #60]	; 0x3c
    
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004c68:	e008      	b.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c6a:	f7fb fb41 	bl	80002f0 <HAL_GetTick>
 8004c6e:	4602      	mov	r2, r0
 8004c70:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004c72:	1ad3      	subs	r3, r2, r3
 8004c74:	2b64      	cmp	r3, #100	; 0x64
 8004c76:	d901      	bls.n	8004c7c <HAL_RCCEx_PeriphCLKConfig+0x5c>
      {
        return HAL_TIMEOUT;
 8004c78:	2303      	movs	r3, #3
 8004c7a:	e0ab      	b.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8004c7c:	4b58      	ldr	r3, [pc, #352]	; (8004de0 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8004c7e:	681b      	ldr	r3, [r3, #0]
 8004c80:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d0f0      	beq.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x4a>
      }      
    }
      
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8004c88:	4b54      	ldr	r3, [pc, #336]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004c8a:	6a1b      	ldr	r3, [r3, #32]
 8004c8c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004c90:	63bb      	str	r3, [r7, #56]	; 0x38
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8004c92:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004c94:	2b00      	cmp	r3, #0
 8004c96:	d075      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x164>
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	685b      	ldr	r3, [r3, #4]
 8004c9c:	f403 7240 	and.w	r2, r3, #768	; 0x300
 8004ca0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004ca2:	429a      	cmp	r2, r3
 8004ca4:	d06e      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x164>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8004ca6:	4b4d      	ldr	r3, [pc, #308]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004ca8:	6a1b      	ldr	r3, [r3, #32]
 8004caa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cae:	63bb      	str	r3, [r7, #56]	; 0x38
 8004cb0:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004cb4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004cb8:	fa93 f3a3 	rbit	r3, r3
 8004cbc:	62bb      	str	r3, [r7, #40]	; 0x28
  return(result);
 8004cbe:	6abb      	ldr	r3, [r7, #40]	; 0x28
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8004cc0:	fab3 f383 	clz	r3, r3
 8004cc4:	009b      	lsls	r3, r3, #2
 8004cc6:	461a      	mov	r2, r3
 8004cc8:	4b46      	ldr	r3, [pc, #280]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004cca:	4413      	add	r3, r2
 8004ccc:	461a      	mov	r2, r3
 8004cce:	2301      	movs	r3, #1
 8004cd0:	6013      	str	r3, [r2, #0]
 8004cd2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8004cd6:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004cd8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cda:	fa93 f3a3 	rbit	r3, r3
 8004cde:	633b      	str	r3, [r7, #48]	; 0x30
  return(result);
 8004ce0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
      __HAL_RCC_BACKUPRESET_RELEASE();
 8004ce2:	fab3 f383 	clz	r3, r3
 8004ce6:	009b      	lsls	r3, r3, #2
 8004ce8:	461a      	mov	r2, r3
 8004cea:	4b3e      	ldr	r3, [pc, #248]	; (8004de4 <HAL_RCCEx_PeriphCLKConfig+0x1c4>)
 8004cec:	4413      	add	r3, r2
 8004cee:	461a      	mov	r2, r3
 8004cf0:	2300      	movs	r3, #0
 8004cf2:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004cf4:	4a39      	ldr	r2, [pc, #228]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004cf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cf8:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004cfa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004cfc:	f003 0301 	and.w	r3, r3, #1
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d03f      	beq.n	8004d84 <HAL_RCCEx_PeriphCLKConfig+0x164>
      {
        /* Get timeout */
        tickstart = HAL_GetTick();
 8004d04:	f7fb faf4 	bl	80002f0 <HAL_GetTick>
 8004d08:	63f8      	str	r0, [r7, #60]	; 0x3c
      
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d0a:	e00a      	b.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x102>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d0c:	f7fb faf0 	bl	80002f0 <HAL_GetTick>
 8004d10:	4602      	mov	r2, r0
 8004d12:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d14:	1ad3      	subs	r3, r2, r3
 8004d16:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d1a:	4293      	cmp	r3, r2
 8004d1c:	d901      	bls.n	8004d22 <HAL_RCCEx_PeriphCLKConfig+0x102>
          {
            return HAL_TIMEOUT;
 8004d1e:	2303      	movs	r3, #3
 8004d20:	e058      	b.n	8004dd4 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
 8004d22:	2302      	movs	r3, #2
 8004d24:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d28:	fa93 f3a3 	rbit	r3, r3
 8004d2c:	623b      	str	r3, [r7, #32]
 8004d2e:	2302      	movs	r3, #2
 8004d30:	61fb      	str	r3, [r7, #28]
 8004d32:	69fb      	ldr	r3, [r7, #28]
 8004d34:	fa93 f3a3 	rbit	r3, r3
 8004d38:	61bb      	str	r3, [r7, #24]
  return(result);
 8004d3a:	69bb      	ldr	r3, [r7, #24]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004d3c:	fab3 f383 	clz	r3, r3
 8004d40:	b2db      	uxtb	r3, r3
 8004d42:	095b      	lsrs	r3, r3, #5
 8004d44:	b2db      	uxtb	r3, r3
 8004d46:	f043 0302 	orr.w	r3, r3, #2
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	2b02      	cmp	r3, #2
 8004d4e:	d102      	bne.n	8004d56 <HAL_RCCEx_PeriphCLKConfig+0x136>
 8004d50:	4b22      	ldr	r3, [pc, #136]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d52:	6a1b      	ldr	r3, [r3, #32]
 8004d54:	e001      	b.n	8004d5a <HAL_RCCEx_PeriphCLKConfig+0x13a>
 8004d56:	4b21      	ldr	r3, [pc, #132]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d58:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d5a:	2202      	movs	r2, #2
 8004d5c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004d5e:	697a      	ldr	r2, [r7, #20]
 8004d60:	fa92 f2a2 	rbit	r2, r2
 8004d64:	613a      	str	r2, [r7, #16]
  return(result);
 8004d66:	693a      	ldr	r2, [r7, #16]
 8004d68:	fab2 f282 	clz	r2, r2
 8004d6c:	b252      	sxtb	r2, r2
 8004d6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004d72:	b252      	sxtb	r2, r2
 8004d74:	b2d2      	uxtb	r2, r2
 8004d76:	f002 021f 	and.w	r2, r2, #31
 8004d7a:	40d3      	lsrs	r3, r2
 8004d7c:	f003 0301 	and.w	r3, r3, #1
 8004d80:	2b00      	cmp	r3, #0
 8004d82:	d0c3      	beq.n	8004d0c <HAL_RCCEx_PeriphCLKConfig+0xec>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 8004d84:	4915      	ldr	r1, [pc, #84]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d86:	4b15      	ldr	r3, [pc, #84]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004d88:	6a1b      	ldr	r3, [r3, #32]
 8004d8a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	685b      	ldr	r3, [r3, #4]
 8004d92:	4313      	orrs	r3, r2
 8004d94:	620b      	str	r3, [r1, #32]
  }

  /*------------------------------ ADC clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	f003 0302 	and.w	r3, r3, #2
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d008      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x194>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
    
    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004da2:	490e      	ldr	r1, [pc, #56]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004da4:	4b0d      	ldr	r3, [pc, #52]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004da6:	685b      	ldr	r3, [r3, #4]
 8004da8:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	689b      	ldr	r3, [r3, #8]
 8004db0:	4313      	orrs	r3, r2
 8004db2:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0310 	and.w	r3, r3, #16
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d008      	beq.n	8004dd2 <HAL_RCCEx_PeriphCLKConfig+0x1b2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004dc0:	4906      	ldr	r1, [pc, #24]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004dc2:	4b06      	ldr	r3, [pc, #24]	; (8004ddc <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8004dc4:	685b      	ldr	r3, [r3, #4]
 8004dc6:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	695b      	ldr	r3, [r3, #20]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004dd2:	2300      	movs	r3, #0
}
 8004dd4:	4618      	mov	r0, r3
 8004dd6:	3740      	adds	r7, #64	; 0x40
 8004dd8:	46bd      	mov	sp, r7
 8004dda:	bd80      	pop	{r7, pc}
 8004ddc:	40021000 	.word	0x40021000
 8004de0:	40007000 	.word	0x40007000
 8004de4:	42420400 	.word	0x42420400

08004de8 <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 8004de8:	b590      	push	{r4, r7, lr}
 8004dea:	b093      	sub	sp, #76	; 0x4c
 8004dec:	af00      	add	r7, sp, #0
 8004dee:	6078      	str	r0, [r7, #4]
 || defined(STM32F105xC) || defined(STM32F107xC)
#if defined(STM32F105xC) || defined(STM32F107xC)
  const uint8_t aPLLMULFactorTable[12] = {0, 0, 4,  5,  6,  7,  8,  9, 0, 0, 0, 13};
  const uint8_t aPredivFactorTable[16] = { 1, 2,  3,  4,  5,  6,  7,  8, 9,10, 11, 12, 13, 14, 15, 16};
#else
  const uint8_t aPLLMULFactorTable[16] = { 2,  3,  4,  5,  6,  7,  8,  9, 10, 11, 12, 13, 14, 15, 16, 16};
 8004df0:	4b7c      	ldr	r3, [pc, #496]	; (8004fe4 <HAL_RCCEx_GetPeriphCLKFreq+0x1fc>)
 8004df2:	f107 040c 	add.w	r4, r7, #12
 8004df6:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004df8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  const uint8_t aPredivFactorTable[2] = { 1, 2};
 8004dfc:	4b7a      	ldr	r3, [pc, #488]	; (8004fe8 <HAL_RCCEx_GetPeriphCLKFreq+0x200>)
 8004dfe:	881b      	ldrh	r3, [r3, #0]
 8004e00:	813b      	strh	r3, [r7, #8]
#endif
#endif
  uint32_t temp_reg = 0, frequency = 0;
 8004e02:	2300      	movs	r3, #0
 8004e04:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e06:	2300      	movs	r3, #0
 8004e08:	647b      	str	r3, [r7, #68]	; 0x44
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  uint32_t prediv1 = 0, pllclk = 0, pllmul = 0;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004e0e:	2300      	movs	r3, #0
 8004e10:	643b      	str	r3, [r7, #64]	; 0x40
 8004e12:	2300      	movs	r3, #0
 8004e14:	637b      	str	r3, [r7, #52]	; 0x34
#endif /* STM32F105xC || STM32F107xC */

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
  
  switch (PeriphClk)
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	3b01      	subs	r3, #1
 8004e1a:	2b0f      	cmp	r3, #15
 8004e1c:	f200 80da 	bhi.w	8004fd4 <HAL_RCCEx_GetPeriphCLKFreq+0x1ec>
 8004e20:	a201      	add	r2, pc, #4	; (adr r2, 8004e28 <HAL_RCCEx_GetPeriphCLKFreq+0x40>)
 8004e22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004e26:	bf00      	nop
 8004e28:	08004f37 	.word	0x08004f37
 8004e2c:	08004fa3 	.word	0x08004fa3
 8004e30:	08004fd5 	.word	0x08004fd5
 8004e34:	08004f27 	.word	0x08004f27
 8004e38:	08004fd5 	.word	0x08004fd5
 8004e3c:	08004fd5 	.word	0x08004fd5
 8004e40:	08004fd5 	.word	0x08004fd5
 8004e44:	08004f2f 	.word	0x08004f2f
 8004e48:	08004fd5 	.word	0x08004fd5
 8004e4c:	08004fd5 	.word	0x08004fd5
 8004e50:	08004fd5 	.word	0x08004fd5
 8004e54:	08004fd5 	.word	0x08004fd5
 8004e58:	08004fd5 	.word	0x08004fd5
 8004e5c:	08004fd5 	.word	0x08004fd5
 8004e60:	08004fd5 	.word	0x08004fd5
 8004e64:	08004e69 	.word	0x08004e69
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  case RCC_PERIPHCLK_USB:  
    {
      /* Get RCC configuration ------------------------------------------------------*/
      temp_reg = RCC->CFGR;
 8004e68:	4b60      	ldr	r3, [pc, #384]	; (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	63fb      	str	r3, [r7, #60]	; 0x3c
  
      /* Check if PLL is enabled */
      if (HAL_IS_BIT_SET(RCC->CR,RCC_CR_PLLON))
 8004e6e:	4b5f      	ldr	r3, [pc, #380]	; (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8004e70:	681b      	ldr	r3, [r3, #0]
 8004e72:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004e76:	2b00      	cmp	r3, #0
 8004e78:	f000 80ae 	beq.w	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
      {
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> POSITION_VAL(RCC_CFGR_PLLMULL)];
 8004e7c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004e7e:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8004e82:	f44f 1370 	mov.w	r3, #3932160	; 0x3c0000
 8004e86:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004e88:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004e8a:	fa93 f3a3 	rbit	r3, r3
 8004e8e:	62fb      	str	r3, [r7, #44]	; 0x2c
  return(result);
 8004e90:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004e92:	fab3 f383 	clz	r3, r3
 8004e96:	fa22 f303 	lsr.w	r3, r2, r3
 8004e9a:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004e9e:	4413      	add	r3, r2
 8004ea0:	f813 3c3c 	ldrb.w	r3, [r3, #-60]
 8004ea4:	637b      	str	r3, [r7, #52]	; 0x34
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004ea6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ea8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d023      	beq.n	8004ef8 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
        {
#if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 || defined(STM32F100xE)
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> POSITION_VAL(RCC_CFGR2_PREDIV1)];
#else
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> POSITION_VAL(RCC_CFGR_PLLXTPRE)];
 8004eb0:	4b4e      	ldr	r3, [pc, #312]	; (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8004eb2:	685b      	ldr	r3, [r3, #4]
 8004eb4:	f403 3200 	and.w	r2, r3, #131072	; 0x20000
 8004eb8:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8004ebc:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ec0:	fa93 f3a3 	rbit	r3, r3
 8004ec4:	627b      	str	r3, [r7, #36]	; 0x24
  return(result);
 8004ec6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ec8:	fab3 f383 	clz	r3, r3
 8004ecc:	fa22 f303 	lsr.w	r3, r2, r3
 8004ed0:	f107 0248 	add.w	r2, r7, #72	; 0x48
 8004ed4:	4413      	add	r3, r2
 8004ed6:	f813 3c40 	ldrb.w	r3, [r3, #-64]
 8004eda:	63bb      	str	r3, [r7, #56]	; 0x38
          if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> POSITION_VAL(RCC_CFGR_PLLMULL)])
          {
              pllclk = pllclk / 2;
          }
#else
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8004edc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004ede:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ee2:	2b00      	cmp	r3, #0
 8004ee4:	d00d      	beq.n	8004f02 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
          {
            /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004ee6:	4a42      	ldr	r2, [pc, #264]	; (8004ff0 <HAL_RCCEx_GetPeriphCLKFreq+0x208>)
 8004ee8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004eea:	fbb2 f3f3 	udiv	r3, r2, r3
 8004eee:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004ef0:	fb02 f303 	mul.w	r3, r2, r3
 8004ef4:	643b      	str	r3, [r7, #64]	; 0x40
 8004ef6:	e004      	b.n	8004f02 <HAL_RCCEx_GetPeriphCLKFreq+0x11a>
#endif /* STM32F105xC || STM32F107xC */
        }
        else
        {
          /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004ef8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004efa:	4a3e      	ldr	r2, [pc, #248]	; (8004ff4 <HAL_RCCEx_GetPeriphCLKFreq+0x20c>)
 8004efc:	fb02 f303 	mul.w	r3, r2, r3
 8004f00:	643b      	str	r3, [r7, #64]	; 0x40
          /* Prescaler of 3 selected for USB */ 
          frequency = (2 * pllclk) / 3;
        }
#else
        /* USBCLK = PLLCLK / USB prescaler */
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004f02:	4b3a      	ldr	r3, [pc, #232]	; (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8004f04:	685b      	ldr	r3, [r3, #4]
 8004f06:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004f0a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004f0e:	d102      	bne.n	8004f16 <HAL_RCCEx_GetPeriphCLKFreq+0x12e>
        {
          /* No prescaler selected for USB */
          frequency = pllclk;
 8004f10:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f12:	647b      	str	r3, [r7, #68]	; 0x44
          /* Prescaler of 1.5 selected for USB */ 
          frequency = (pllclk * 2) / 3;
        }
#endif
      }
      break;
 8004f14:	e060      	b.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
          frequency = (pllclk * 2) / 3;
 8004f16:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004f18:	005b      	lsls	r3, r3, #1
 8004f1a:	4a37      	ldr	r2, [pc, #220]	; (8004ff8 <HAL_RCCEx_GetPeriphCLKFreq+0x210>)
 8004f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004f20:	085b      	lsrs	r3, r3, #1
 8004f22:	647b      	str	r3, [r7, #68]	; 0x44
      break;
 8004f24:	e058      	b.n	8004fd8 <HAL_RCCEx_GetPeriphCLKFreq+0x1f0>
 || defined(STM32F107xC)
  case RCC_PERIPHCLK_I2S2:  
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S2 */
      frequency = HAL_RCC_GetSysClockFreq();
 8004f26:	f7ff fdb5 	bl	8004a94 <HAL_RCC_GetSysClockFreq>
 8004f2a:	6478      	str	r0, [r7, #68]	; 0x44
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> POSITION_VAL(RCC_CFGR2_PLL3MUL)) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004f2c:	e055      	b.n	8004fda <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
    }
  case RCC_PERIPHCLK_I2S3:
    {
#if defined(STM32F103xE) || defined(STM32F103xG)
      /* SYSCLK used as source clock for I2S3 */
      frequency = HAL_RCC_GetSysClockFreq();
 8004f2e:	f7ff fdb1 	bl	8004a94 <HAL_RCC_GetSysClockFreq>
 8004f32:	6478      	str	r0, [r7, #68]	; 0x44
          pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> POSITION_VAL(RCC_CFGR2_PLL3MUL)) + 2;
          frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
        }
      }
#endif /* STM32F103xE || STM32F103xG */
      break;
 8004f34:	e051      	b.n	8004fda <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
    }
#endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
  case RCC_PERIPHCLK_RTC:  
    {
      /* Get RCC BDCR configuration ------------------------------------------------------*/
      temp_reg = RCC->BDCR;
 8004f36:	4b2d      	ldr	r3, [pc, #180]	; (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8004f38:	6a1b      	ldr	r3, [r3, #32]
 8004f3a:	63fb      	str	r3, [r7, #60]	; 0x3c

      /* Check if LSE is ready if RTC clock selection is LSE */
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 8004f3c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f3e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f42:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004f46:	d108      	bne.n	8004f5a <HAL_RCCEx_GetPeriphCLKFreq+0x172>
 8004f48:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f4a:	f003 0302 	and.w	r3, r3, #2
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d003      	beq.n	8004f5a <HAL_RCCEx_GetPeriphCLKFreq+0x172>
      {
        frequency = LSE_VALUE;
 8004f52:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f56:	647b      	str	r3, [r7, #68]	; 0x44
 8004f58:	e022      	b.n	8004fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
      }
      /* Check if LSI is ready if RTC clock selection is LSI */
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 8004f5a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f5c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f60:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004f64:	d109      	bne.n	8004f7a <HAL_RCCEx_GetPeriphCLKFreq+0x192>
 8004f66:	4b21      	ldr	r3, [pc, #132]	; (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8004f68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004f6a:	f003 0302 	and.w	r3, r3, #2
 8004f6e:	2b00      	cmp	r3, #0
 8004f70:	d003      	beq.n	8004f7a <HAL_RCCEx_GetPeriphCLKFreq+0x192>
      {
        frequency = LSI_VALUE;
 8004f72:	f649 4340 	movw	r3, #40000	; 0x9c40
 8004f76:	647b      	str	r3, [r7, #68]	; 0x44
 8004f78:	e012      	b.n	8004fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
      }
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 8004f7a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004f7c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004f80:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004f84:	d109      	bne.n	8004f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
 8004f86:	4b19      	ldr	r3, [pc, #100]	; (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004f8e:	2b00      	cmp	r3, #0
 8004f90:	d003      	beq.n	8004f9a <HAL_RCCEx_GetPeriphCLKFreq+0x1b2>
      {
        frequency = HSE_VALUE / 128;
 8004f92:	f24f 4324 	movw	r3, #62500	; 0xf424
 8004f96:	647b      	str	r3, [r7, #68]	; 0x44
 8004f98:	e002      	b.n	8004fa0 <HAL_RCCEx_GetPeriphCLKFreq+0x1b8>
      }
      /* Clock not enabled for RTC*/
      else
      {
        frequency = 0;
 8004f9a:	2300      	movs	r3, #0
 8004f9c:	647b      	str	r3, [r7, #68]	; 0x44
      }
      break;
 8004f9e:	e01c      	b.n	8004fda <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
 8004fa0:	e01b      	b.n	8004fda <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
    }
  case RCC_PERIPHCLK_ADC:  
    {
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> POSITION_VAL(RCC_CFGR_ADCPRE_DIV4)) + 1) * 2);
 8004fa2:	f7ff fe1b 	bl	8004bdc <HAL_RCC_GetPCLK2Freq>
 8004fa6:	4601      	mov	r1, r0
 8004fa8:	4b10      	ldr	r3, [pc, #64]	; (8004fec <HAL_RCCEx_GetPeriphCLKFreq+0x204>)
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	f403 4240 	and.w	r2, r3, #49152	; 0xc000
 8004fb0:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8004fb4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004fb6:	6a3b      	ldr	r3, [r7, #32]
 8004fb8:	fa93 f3a3 	rbit	r3, r3
 8004fbc:	61fb      	str	r3, [r7, #28]
  return(result);
 8004fbe:	69fb      	ldr	r3, [r7, #28]
 8004fc0:	fab3 f383 	clz	r3, r3
 8004fc4:	fa22 f303 	lsr.w	r3, r2, r3
 8004fc8:	3301      	adds	r3, #1
 8004fca:	005b      	lsls	r3, r3, #1
 8004fcc:	fbb1 f3f3 	udiv	r3, r1, r3
 8004fd0:	647b      	str	r3, [r7, #68]	; 0x44
      break;
 8004fd2:	e002      	b.n	8004fda <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
    }
  default: 
    {
      break;
 8004fd4:	bf00      	nop
 8004fd6:	e000      	b.n	8004fda <HAL_RCCEx_GetPeriphCLKFreq+0x1f2>
      break;
 8004fd8:	bf00      	nop
    }
  }
  return(frequency);
 8004fda:	6c7b      	ldr	r3, [r7, #68]	; 0x44
}
 8004fdc:	4618      	mov	r0, r3
 8004fde:	374c      	adds	r7, #76	; 0x4c
 8004fe0:	46bd      	mov	sp, r7
 8004fe2:	bd90      	pop	{r4, r7, pc}
 8004fe4:	0800b474 	.word	0x0800b474
 8004fe8:	0800b484 	.word	0x0800b484
 8004fec:	40021000 	.word	0x40021000
 8004ff0:	007a1200 	.word	0x007a1200
 8004ff4:	003d0900 	.word	0x003d0900
 8004ff8:	aaaaaaab 	.word	0xaaaaaaab

08004ffc <HAL_TIM_Base_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004ffc:	b580      	push	{r7, lr}
 8004ffe:	b082      	sub	sp, #8
 8005000:	af00      	add	r7, sp, #0
 8005002:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2b00      	cmp	r3, #0
 8005008:	d101      	bne.n	800500e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800500a:	2301      	movs	r3, #1
 800500c:	e01d      	b.n	800504a <HAL_TIM_Base_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8005014:	b2db      	uxtb	r3, r3
 8005016:	2b00      	cmp	r3, #0
 8005018:	d106      	bne.n	8005028 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	2200      	movs	r2, #0
 800501e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005022:	6878      	ldr	r0, [r7, #4]
 8005024:	f005 fc8a 	bl	800a93c <HAL_TIM_Base_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 8005028:	687b      	ldr	r3, [r7, #4]
 800502a:	2202      	movs	r2, #2
 800502c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681a      	ldr	r2, [r3, #0]
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	3304      	adds	r3, #4
 8005038:	4619      	mov	r1, r3
 800503a:	4610      	mov	r0, r2
 800503c:	f000 f9e0 	bl	8005400 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2201      	movs	r2, #1
 8005044:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8005048:	2300      	movs	r3, #0
}
 800504a:	4618      	mov	r0, r3
 800504c:	3708      	adds	r7, #8
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <HAL_TIM_PWM_Init>:
  *         parameters in the TIM_HandleTypeDef and create the associated handle.
  * @param  htim : TIM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8005052:	b580      	push	{r7, lr}
 8005054:	b082      	sub	sp, #8
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if(htim == NULL)
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	2b00      	cmp	r3, #0
 800505e:	d101      	bne.n	8005064 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8005060:	2301      	movs	r3, #1
 8005062:	e01d      	b.n	80050a0 <HAL_TIM_PWM_Init+0x4e>
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));

  if(htim->State == HAL_TIM_STATE_RESET)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800506a:	b2db      	uxtb	r3, r3
 800506c:	2b00      	cmp	r3, #0
 800506e:	d106      	bne.n	800507e <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005078:	6878      	ldr	r0, [r7, #4]
 800507a:	f000 f815 	bl	80050a8 <HAL_TIM_PWM_MspInit>
  }

  /* Set the TIM state */
  htim->State= HAL_TIM_STATE_BUSY;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2202      	movs	r2, #2
 8005082:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681a      	ldr	r2, [r3, #0]
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	3304      	adds	r3, #4
 800508e:	4619      	mov	r1, r3
 8005090:	4610      	mov	r0, r2
 8005092:	f000 f9b5 	bl	8005400 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State= HAL_TIM_STATE_READY;
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	2201      	movs	r2, #1
 800509a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 800509e:	2300      	movs	r3, #0
}
 80050a0:	4618      	mov	r0, r3
 80050a2:	3708      	adds	r7, #8
 80050a4:	46bd      	mov	sp, r7
 80050a6:	bd80      	pop	{r7, pc}

080050a8 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim : TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 80050a8:	b480      	push	{r7}
 80050aa:	b083      	sub	sp, #12
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(htim);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80050b0:	bf00      	nop
 80050b2:	370c      	adds	r7, #12
 80050b4:	46bd      	mov	sp, r7
 80050b6:	bc80      	pop	{r7}
 80050b8:	4770      	bx	lr
	...

080050bc <HAL_TIM_PWM_ConfigChannel>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim, TIM_OC_InitTypeDef* sConfig, uint32_t Channel)
{
 80050bc:	b580      	push	{r7, lr}
 80050be:	b084      	sub	sp, #16
 80050c0:	af00      	add	r7, sp, #0
 80050c2:	60f8      	str	r0, [r7, #12]
 80050c4:	60b9      	str	r1, [r7, #8]
 80050c6:	607a      	str	r2, [r7, #4]
  __HAL_LOCK(htim);
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80050ce:	2b01      	cmp	r3, #1
 80050d0:	d101      	bne.n	80050d6 <HAL_TIM_PWM_ConfigChannel+0x1a>
 80050d2:	2302      	movs	r3, #2
 80050d4:	e0b4      	b.n	8005240 <HAL_TIM_PWM_ConfigChannel+0x184>
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	2201      	movs	r2, #1
 80050da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  htim->State = HAL_TIM_STATE_BUSY;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2202      	movs	r2, #2
 80050e2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  switch (Channel)
 80050e6:	687b      	ldr	r3, [r7, #4]
 80050e8:	2b0c      	cmp	r3, #12
 80050ea:	f200 809f 	bhi.w	800522c <HAL_TIM_PWM_ConfigChannel+0x170>
 80050ee:	a201      	add	r2, pc, #4	; (adr r2, 80050f4 <HAL_TIM_PWM_ConfigChannel+0x38>)
 80050f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80050f4:	08005129 	.word	0x08005129
 80050f8:	0800522d 	.word	0x0800522d
 80050fc:	0800522d 	.word	0x0800522d
 8005100:	0800522d 	.word	0x0800522d
 8005104:	08005169 	.word	0x08005169
 8005108:	0800522d 	.word	0x0800522d
 800510c:	0800522d 	.word	0x0800522d
 8005110:	0800522d 	.word	0x0800522d
 8005114:	080051ab 	.word	0x080051ab
 8005118:	0800522d 	.word	0x0800522d
 800511c:	0800522d 	.word	0x0800522d
 8005120:	0800522d 	.word	0x0800522d
 8005124:	080051eb 	.word	0x080051eb
  {
    case TIM_CHANNEL_1:
    {
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005128:	68fb      	ldr	r3, [r7, #12]
 800512a:	681b      	ldr	r3, [r3, #0]
 800512c:	68b9      	ldr	r1, [r7, #8]
 800512e:	4618      	mov	r0, r3
 8005130:	f000 f9dc 	bl	80054ec <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	68fa      	ldr	r2, [r7, #12]
 800513a:	6812      	ldr	r2, [r2, #0]
 800513c:	6992      	ldr	r2, [r2, #24]
 800513e:	f042 0208 	orr.w	r2, r2, #8
 8005142:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	68fa      	ldr	r2, [r7, #12]
 800514a:	6812      	ldr	r2, [r2, #0]
 800514c:	6992      	ldr	r2, [r2, #24]
 800514e:	f022 0204 	bic.w	r2, r2, #4
 8005152:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	68fa      	ldr	r2, [r7, #12]
 800515a:	6812      	ldr	r2, [r2, #0]
 800515c:	6991      	ldr	r1, [r2, #24]
 800515e:	68ba      	ldr	r2, [r7, #8]
 8005160:	6912      	ldr	r2, [r2, #16]
 8005162:	430a      	orrs	r2, r1
 8005164:	619a      	str	r2, [r3, #24]
    }
    break;
 8005166:	e062      	b.n	800522e <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_2:
    {
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68b9      	ldr	r1, [r7, #8]
 800516e:	4618      	mov	r0, r3
 8005170:	f000 fa32 	bl	80055d8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	68fa      	ldr	r2, [r7, #12]
 800517a:	6812      	ldr	r2, [r2, #0]
 800517c:	6992      	ldr	r2, [r2, #24]
 800517e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005182:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005184:	68fb      	ldr	r3, [r7, #12]
 8005186:	681b      	ldr	r3, [r3, #0]
 8005188:	68fa      	ldr	r2, [r7, #12]
 800518a:	6812      	ldr	r2, [r2, #0]
 800518c:	6992      	ldr	r2, [r2, #24]
 800518e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005192:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	68fa      	ldr	r2, [r7, #12]
 800519a:	6812      	ldr	r2, [r2, #0]
 800519c:	6991      	ldr	r1, [r2, #24]
 800519e:	68ba      	ldr	r2, [r7, #8]
 80051a0:	6912      	ldr	r2, [r2, #16]
 80051a2:	0212      	lsls	r2, r2, #8
 80051a4:	430a      	orrs	r2, r1
 80051a6:	619a      	str	r2, [r3, #24]
    }
    break;
 80051a8:	e041      	b.n	800522e <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_3:
    {
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));
      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80051aa:	68fb      	ldr	r3, [r7, #12]
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	68b9      	ldr	r1, [r7, #8]
 80051b0:	4618      	mov	r0, r3
 80051b2:	f000 fa8b 	bl	80056cc <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	681b      	ldr	r3, [r3, #0]
 80051ba:	68fa      	ldr	r2, [r7, #12]
 80051bc:	6812      	ldr	r2, [r2, #0]
 80051be:	69d2      	ldr	r2, [r2, #28]
 80051c0:	f042 0208 	orr.w	r2, r2, #8
 80051c4:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	68fa      	ldr	r2, [r7, #12]
 80051cc:	6812      	ldr	r2, [r2, #0]
 80051ce:	69d2      	ldr	r2, [r2, #28]
 80051d0:	f022 0204 	bic.w	r2, r2, #4
 80051d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80051d6:	68fb      	ldr	r3, [r7, #12]
 80051d8:	681b      	ldr	r3, [r3, #0]
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	6812      	ldr	r2, [r2, #0]
 80051de:	69d1      	ldr	r1, [r2, #28]
 80051e0:	68ba      	ldr	r2, [r7, #8]
 80051e2:	6912      	ldr	r2, [r2, #16]
 80051e4:	430a      	orrs	r2, r1
 80051e6:	61da      	str	r2, [r3, #28]
    }
    break;
 80051e8:	e021      	b.n	800522e <HAL_TIM_PWM_ConfigChannel+0x172>

    case TIM_CHANNEL_4:
    {
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));
      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68b9      	ldr	r1, [r7, #8]
 80051f0:	4618      	mov	r0, r3
 80051f2:	f000 fae5 	bl	80057c0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80051f6:	68fb      	ldr	r3, [r7, #12]
 80051f8:	681b      	ldr	r3, [r3, #0]
 80051fa:	68fa      	ldr	r2, [r7, #12]
 80051fc:	6812      	ldr	r2, [r2, #0]
 80051fe:	69d2      	ldr	r2, [r2, #28]
 8005200:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005204:	61da      	str	r2, [r3, #28]

     /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005206:	68fb      	ldr	r3, [r7, #12]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	68fa      	ldr	r2, [r7, #12]
 800520c:	6812      	ldr	r2, [r2, #0]
 800520e:	69d2      	ldr	r2, [r2, #28]
 8005210:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005214:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8;
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	68fa      	ldr	r2, [r7, #12]
 800521c:	6812      	ldr	r2, [r2, #0]
 800521e:	69d1      	ldr	r1, [r2, #28]
 8005220:	68ba      	ldr	r2, [r7, #8]
 8005222:	6912      	ldr	r2, [r2, #16]
 8005224:	0212      	lsls	r2, r2, #8
 8005226:	430a      	orrs	r2, r1
 8005228:	61da      	str	r2, [r3, #28]
    }
    break;
 800522a:	e000      	b.n	800522e <HAL_TIM_PWM_ConfigChannel+0x172>

    default:
    break;
 800522c:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2201      	movs	r2, #1
 8005232:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 800523e:	2300      	movs	r3, #0
}
 8005240:	4618      	mov	r0, r3
 8005242:	3710      	adds	r7, #16
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}

08005248 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig : pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */ 
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef * sClockSourceConfig)
{
 8005248:	b580      	push	{r7, lr}
 800524a:	b084      	sub	sp, #16
 800524c:	af00      	add	r7, sp, #0
 800524e:	6078      	str	r0, [r7, #4]
 8005250:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr = 0;
 8005252:	2300      	movs	r3, #0
 8005254:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(htim);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800525c:	2b01      	cmp	r3, #1
 800525e:	d101      	bne.n	8005264 <HAL_TIM_ConfigClockSource+0x1c>
 8005260:	2302      	movs	r3, #2
 8005262:	e0c8      	b.n	80053f6 <HAL_TIM_ConfigClockSource+0x1ae>
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	2201      	movs	r2, #1
 8005268:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	2202      	movs	r2, #2
 8005270:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	681b      	ldr	r3, [r3, #0]
 8005278:	689b      	ldr	r3, [r3, #8]
 800527a:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005282:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800528a:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	681b      	ldr	r3, [r3, #0]
 8005290:	68fa      	ldr	r2, [r7, #12]
 8005292:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	681b      	ldr	r3, [r3, #0]
 8005298:	2b40      	cmp	r3, #64	; 0x40
 800529a:	d077      	beq.n	800538c <HAL_TIM_ConfigClockSource+0x144>
 800529c:	2b40      	cmp	r3, #64	; 0x40
 800529e:	d80e      	bhi.n	80052be <HAL_TIM_ConfigClockSource+0x76>
 80052a0:	2b10      	cmp	r3, #16
 80052a2:	f000 808a 	beq.w	80053ba <HAL_TIM_ConfigClockSource+0x172>
 80052a6:	2b10      	cmp	r3, #16
 80052a8:	d802      	bhi.n	80052b0 <HAL_TIM_ConfigClockSource+0x68>
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d07e      	beq.n	80053ac <HAL_TIM_ConfigClockSource+0x164>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
    }
    break;

  default:
    break;
 80052ae:	e099      	b.n	80053e4 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80052b0:	2b20      	cmp	r3, #32
 80052b2:	f000 8089 	beq.w	80053c8 <HAL_TIM_ConfigClockSource+0x180>
 80052b6:	2b30      	cmp	r3, #48	; 0x30
 80052b8:	f000 808d 	beq.w	80053d6 <HAL_TIM_ConfigClockSource+0x18e>
    break;
 80052bc:	e092      	b.n	80053e4 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80052be:	2b70      	cmp	r3, #112	; 0x70
 80052c0:	d016      	beq.n	80052f0 <HAL_TIM_ConfigClockSource+0xa8>
 80052c2:	2b70      	cmp	r3, #112	; 0x70
 80052c4:	d804      	bhi.n	80052d0 <HAL_TIM_ConfigClockSource+0x88>
 80052c6:	2b50      	cmp	r3, #80	; 0x50
 80052c8:	d040      	beq.n	800534c <HAL_TIM_ConfigClockSource+0x104>
 80052ca:	2b60      	cmp	r3, #96	; 0x60
 80052cc:	d04e      	beq.n	800536c <HAL_TIM_ConfigClockSource+0x124>
    break;
 80052ce:	e089      	b.n	80053e4 <HAL_TIM_ConfigClockSource+0x19c>
  switch (sClockSourceConfig->ClockSource)
 80052d0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80052d4:	d003      	beq.n	80052de <HAL_TIM_ConfigClockSource+0x96>
 80052d6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80052da:	d024      	beq.n	8005326 <HAL_TIM_ConfigClockSource+0xde>
    break;
 80052dc:	e082      	b.n	80053e4 <HAL_TIM_ConfigClockSource+0x19c>
      htim->Instance->SMCR &= ~TIM_SMCR_SMS;
 80052de:	687b      	ldr	r3, [r7, #4]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	687a      	ldr	r2, [r7, #4]
 80052e4:	6812      	ldr	r2, [r2, #0]
 80052e6:	6892      	ldr	r2, [r2, #8]
 80052e8:	f022 0207 	bic.w	r2, r2, #7
 80052ec:	609a      	str	r2, [r3, #8]
    break;
 80052ee:	e079      	b.n	80053e4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	6818      	ldr	r0, [r3, #0]
 80052f4:	683b      	ldr	r3, [r7, #0]
 80052f6:	6899      	ldr	r1, [r3, #8]
 80052f8:	683b      	ldr	r3, [r7, #0]
 80052fa:	685a      	ldr	r2, [r3, #4]
 80052fc:	683b      	ldr	r3, [r7, #0]
 80052fe:	68db      	ldr	r3, [r3, #12]
 8005300:	f000 fb3c 	bl	800597c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8005304:	687b      	ldr	r3, [r7, #4]
 8005306:	681b      	ldr	r3, [r3, #0]
 8005308:	689b      	ldr	r3, [r3, #8]
 800530a:	60fb      	str	r3, [r7, #12]
      tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8005312:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005314:	68fb      	ldr	r3, [r7, #12]
 8005316:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800531a:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	681b      	ldr	r3, [r3, #0]
 8005320:	68fa      	ldr	r2, [r7, #12]
 8005322:	609a      	str	r2, [r3, #8]
    break;
 8005324:	e05e      	b.n	80053e4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ETR_SetConfig(htim->Instance,
 8005326:	687b      	ldr	r3, [r7, #4]
 8005328:	6818      	ldr	r0, [r3, #0]
 800532a:	683b      	ldr	r3, [r7, #0]
 800532c:	6899      	ldr	r1, [r3, #8]
 800532e:	683b      	ldr	r3, [r7, #0]
 8005330:	685a      	ldr	r2, [r3, #4]
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	68db      	ldr	r3, [r3, #12]
 8005336:	f000 fb21 	bl	800597c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	681b      	ldr	r3, [r3, #0]
 800533e:	687a      	ldr	r2, [r7, #4]
 8005340:	6812      	ldr	r2, [r2, #0]
 8005342:	6892      	ldr	r2, [r2, #8]
 8005344:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005348:	609a      	str	r2, [r3, #8]
    break;
 800534a:	e04b      	b.n	80053e4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	6818      	ldr	r0, [r3, #0]
 8005350:	683b      	ldr	r3, [r7, #0]
 8005352:	6859      	ldr	r1, [r3, #4]
 8005354:	683b      	ldr	r3, [r7, #0]
 8005356:	68db      	ldr	r3, [r3, #12]
 8005358:	461a      	mov	r2, r3
 800535a:	f000 fa8b 	bl	8005874 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800535e:	687b      	ldr	r3, [r7, #4]
 8005360:	681b      	ldr	r3, [r3, #0]
 8005362:	2150      	movs	r1, #80	; 0x50
 8005364:	4618      	mov	r0, r3
 8005366:	f000 faea 	bl	800593e <TIM_ITRx_SetConfig>
    break;
 800536a:	e03b      	b.n	80053e4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	6818      	ldr	r0, [r3, #0]
 8005370:	683b      	ldr	r3, [r7, #0]
 8005372:	6859      	ldr	r1, [r3, #4]
 8005374:	683b      	ldr	r3, [r7, #0]
 8005376:	68db      	ldr	r3, [r3, #12]
 8005378:	461a      	mov	r2, r3
 800537a:	f000 faad 	bl	80058d8 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	2160      	movs	r1, #96	; 0x60
 8005384:	4618      	mov	r0, r3
 8005386:	f000 fada 	bl	800593e <TIM_ITRx_SetConfig>
    break;
 800538a:	e02b      	b.n	80053e4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	6818      	ldr	r0, [r3, #0]
 8005390:	683b      	ldr	r3, [r7, #0]
 8005392:	6859      	ldr	r1, [r3, #4]
 8005394:	683b      	ldr	r3, [r7, #0]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	461a      	mov	r2, r3
 800539a:	f000 fa6b 	bl	8005874 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	2140      	movs	r1, #64	; 0x40
 80053a4:	4618      	mov	r0, r3
 80053a6:	f000 faca 	bl	800593e <TIM_ITRx_SetConfig>
    break;
 80053aa:	e01b      	b.n	80053e4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR0);
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	2100      	movs	r1, #0
 80053b2:	4618      	mov	r0, r3
 80053b4:	f000 fac3 	bl	800593e <TIM_ITRx_SetConfig>
    break;
 80053b8:	e014      	b.n	80053e4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR1);
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	681b      	ldr	r3, [r3, #0]
 80053be:	2110      	movs	r1, #16
 80053c0:	4618      	mov	r0, r3
 80053c2:	f000 fabc 	bl	800593e <TIM_ITRx_SetConfig>
    break;
 80053c6:	e00d      	b.n	80053e4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR2);
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	2120      	movs	r1, #32
 80053ce:	4618      	mov	r0, r3
 80053d0:	f000 fab5 	bl	800593e <TIM_ITRx_SetConfig>
    break;
 80053d4:	e006      	b.n	80053e4 <HAL_TIM_ConfigClockSource+0x19c>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_ITR3);
 80053d6:	687b      	ldr	r3, [r7, #4]
 80053d8:	681b      	ldr	r3, [r3, #0]
 80053da:	2130      	movs	r1, #48	; 0x30
 80053dc:	4618      	mov	r0, r3
 80053de:	f000 faae 	bl	800593e <TIM_ITRx_SetConfig>
    break;
 80053e2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	2201      	movs	r2, #1
 80053e8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 80053ec:	687b      	ldr	r3, [r7, #4]
 80053ee:	2200      	movs	r2, #0
 80053f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80053f4:	2300      	movs	r3, #0
}
 80053f6:	4618      	mov	r0, r3
 80053f8:	3710      	adds	r7, #16
 80053fa:	46bd      	mov	sp, r7
 80053fc:	bd80      	pop	{r7, pc}
	...

08005400 <TIM_Base_SetConfig>:
  * @param  TIMx : TIM periheral
  * @param  Structure : TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1 = 0;
 800540a:	2300      	movs	r3, #0
 800540c:	60fb      	str	r3, [r7, #12]
  tmpcr1 = TIMx->CR1;
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005414:	687b      	ldr	r3, [r7, #4]
 8005416:	4a30      	ldr	r2, [pc, #192]	; (80054d8 <TIM_Base_SetConfig+0xd8>)
 8005418:	4293      	cmp	r3, r2
 800541a:	d013      	beq.n	8005444 <TIM_Base_SetConfig+0x44>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	4a2f      	ldr	r2, [pc, #188]	; (80054dc <TIM_Base_SetConfig+0xdc>)
 8005420:	4293      	cmp	r3, r2
 8005422:	d00f      	beq.n	8005444 <TIM_Base_SetConfig+0x44>
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800542a:	d00b      	beq.n	8005444 <TIM_Base_SetConfig+0x44>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	4a2c      	ldr	r2, [pc, #176]	; (80054e0 <TIM_Base_SetConfig+0xe0>)
 8005430:	4293      	cmp	r3, r2
 8005432:	d007      	beq.n	8005444 <TIM_Base_SetConfig+0x44>
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	4a2b      	ldr	r2, [pc, #172]	; (80054e4 <TIM_Base_SetConfig+0xe4>)
 8005438:	4293      	cmp	r3, r2
 800543a:	d003      	beq.n	8005444 <TIM_Base_SetConfig+0x44>
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	4a2a      	ldr	r2, [pc, #168]	; (80054e8 <TIM_Base_SetConfig+0xe8>)
 8005440:	4293      	cmp	r3, r2
 8005442:	d108      	bne.n	8005456 <TIM_Base_SetConfig+0x56>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005444:	68fb      	ldr	r3, [r7, #12]
 8005446:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800544a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800544c:	683b      	ldr	r3, [r7, #0]
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	68fa      	ldr	r2, [r7, #12]
 8005452:	4313      	orrs	r3, r2
 8005454:	60fb      	str	r3, [r7, #12]
  }

  if(IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	4a1f      	ldr	r2, [pc, #124]	; (80054d8 <TIM_Base_SetConfig+0xd8>)
 800545a:	4293      	cmp	r3, r2
 800545c:	d013      	beq.n	8005486 <TIM_Base_SetConfig+0x86>
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	4a1e      	ldr	r2, [pc, #120]	; (80054dc <TIM_Base_SetConfig+0xdc>)
 8005462:	4293      	cmp	r3, r2
 8005464:	d00f      	beq.n	8005486 <TIM_Base_SetConfig+0x86>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800546c:	d00b      	beq.n	8005486 <TIM_Base_SetConfig+0x86>
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	4a1b      	ldr	r2, [pc, #108]	; (80054e0 <TIM_Base_SetConfig+0xe0>)
 8005472:	4293      	cmp	r3, r2
 8005474:	d007      	beq.n	8005486 <TIM_Base_SetConfig+0x86>
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	4a1a      	ldr	r2, [pc, #104]	; (80054e4 <TIM_Base_SetConfig+0xe4>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d003      	beq.n	8005486 <TIM_Base_SetConfig+0x86>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	4a19      	ldr	r2, [pc, #100]	; (80054e8 <TIM_Base_SetConfig+0xe8>)
 8005482:	4293      	cmp	r3, r2
 8005484:	d108      	bne.n	8005498 <TIM_Base_SetConfig+0x98>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800548c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800548e:	683b      	ldr	r3, [r7, #0]
 8005490:	68db      	ldr	r3, [r3, #12]
 8005492:	68fa      	ldr	r2, [r7, #12]
 8005494:	4313      	orrs	r3, r2
 8005496:	60fb      	str	r3, [r7, #12]
  }

  TIMx->CR1 = tmpcr1;
 8005498:	687b      	ldr	r3, [r7, #4]
 800549a:	68fa      	ldr	r2, [r7, #12]
 800549c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800549e:	683b      	ldr	r3, [r7, #0]
 80054a0:	689a      	ldr	r2, [r3, #8]
 80054a2:	687b      	ldr	r3, [r7, #4]
 80054a4:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = (uint32_t)Structure->Prescaler;
 80054a6:	683b      	ldr	r3, [r7, #0]
 80054a8:	681a      	ldr	r2, [r3, #0]
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	4a09      	ldr	r2, [pc, #36]	; (80054d8 <TIM_Base_SetConfig+0xd8>)
 80054b2:	4293      	cmp	r3, r2
 80054b4:	d003      	beq.n	80054be <TIM_Base_SetConfig+0xbe>
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	4a08      	ldr	r2, [pc, #32]	; (80054dc <TIM_Base_SetConfig+0xdc>)
 80054ba:	4293      	cmp	r3, r2
 80054bc:	d103      	bne.n	80054c6 <TIM_Base_SetConfig+0xc6>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	691a      	ldr	r2, [r3, #16]
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler 
     and the repetition counter(only for TIM1 and TIM8) value immediatly */
  TIMx->EGR = TIM_EGR_UG;
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	2201      	movs	r2, #1
 80054ca:	615a      	str	r2, [r3, #20]
}
 80054cc:	bf00      	nop
 80054ce:	3714      	adds	r7, #20
 80054d0:	46bd      	mov	sp, r7
 80054d2:	bc80      	pop	{r7}
 80054d4:	4770      	bx	lr
 80054d6:	bf00      	nop
 80054d8:	40012c00 	.word	0x40012c00
 80054dc:	40013400 	.word	0x40013400
 80054e0:	40000400 	.word	0x40000400
 80054e4:	40000800 	.word	0x40000800
 80054e8:	40000c00 	.word	0x40000c00

080054ec <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80054ec:	b480      	push	{r7}
 80054ee:	b087      	sub	sp, #28
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	6078      	str	r0, [r7, #4]
 80054f4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80054f6:	2300      	movs	r3, #0
 80054f8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80054fa:	2300      	movs	r3, #0
 80054fc:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 80054fe:	2300      	movs	r3, #0
 8005500:	613b      	str	r3, [r7, #16]

   /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a1b      	ldr	r3, [r3, #32]
 8005506:	f023 0201 	bic.w	r2, r3, #1
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	6a1b      	ldr	r3, [r3, #32]
 8005512:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	685b      	ldr	r3, [r3, #4]
 8005518:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	699b      	ldr	r3, [r3, #24]
 800551e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005520:	68fb      	ldr	r3, [r7, #12]
 8005522:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005526:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005528:	68fb      	ldr	r3, [r7, #12]
 800552a:	f023 0303 	bic.w	r3, r3, #3
 800552e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005530:	683b      	ldr	r3, [r7, #0]
 8005532:	681b      	ldr	r3, [r3, #0]
 8005534:	68fa      	ldr	r2, [r7, #12]
 8005536:	4313      	orrs	r3, r2
 8005538:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800553a:	697b      	ldr	r3, [r7, #20]
 800553c:	f023 0302 	bic.w	r3, r3, #2
 8005540:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005542:	683b      	ldr	r3, [r7, #0]
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	697a      	ldr	r2, [r7, #20]
 8005548:	4313      	orrs	r3, r2
 800554a:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	4a20      	ldr	r2, [pc, #128]	; (80055d0 <TIM_OC1_SetConfig+0xe4>)
 8005550:	4293      	cmp	r3, r2
 8005552:	d003      	beq.n	800555c <TIM_OC1_SetConfig+0x70>
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	4a1f      	ldr	r2, [pc, #124]	; (80055d4 <TIM_OC1_SetConfig+0xe8>)
 8005558:	4293      	cmp	r3, r2
 800555a:	d10c      	bne.n	8005576 <TIM_OC1_SetConfig+0x8a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800555c:	697b      	ldr	r3, [r7, #20]
 800555e:	f023 0308 	bic.w	r3, r3, #8
 8005562:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005564:	683b      	ldr	r3, [r7, #0]
 8005566:	68db      	ldr	r3, [r3, #12]
 8005568:	697a      	ldr	r2, [r7, #20]
 800556a:	4313      	orrs	r3, r2
 800556c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800556e:	697b      	ldr	r3, [r7, #20]
 8005570:	f023 0304 	bic.w	r3, r3, #4
 8005574:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	4a15      	ldr	r2, [pc, #84]	; (80055d0 <TIM_OC1_SetConfig+0xe4>)
 800557a:	4293      	cmp	r3, r2
 800557c:	d003      	beq.n	8005586 <TIM_OC1_SetConfig+0x9a>
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	4a14      	ldr	r2, [pc, #80]	; (80055d4 <TIM_OC1_SetConfig+0xe8>)
 8005582:	4293      	cmp	r3, r2
 8005584:	d111      	bne.n	80055aa <TIM_OC1_SetConfig+0xbe>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005586:	693b      	ldr	r3, [r7, #16]
 8005588:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800558c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800558e:	693b      	ldr	r3, [r7, #16]
 8005590:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005594:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005596:	683b      	ldr	r3, [r7, #0]
 8005598:	695b      	ldr	r3, [r3, #20]
 800559a:	693a      	ldr	r2, [r7, #16]
 800559c:	4313      	orrs	r3, r2
 800559e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80055a0:	683b      	ldr	r3, [r7, #0]
 80055a2:	699b      	ldr	r3, [r3, #24]
 80055a4:	693a      	ldr	r2, [r7, #16]
 80055a6:	4313      	orrs	r3, r2
 80055a8:	613b      	str	r3, [r7, #16]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	693a      	ldr	r2, [r7, #16]
 80055ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	68fa      	ldr	r2, [r7, #12]
 80055b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80055b6:	683b      	ldr	r3, [r7, #0]
 80055b8:	685a      	ldr	r2, [r3, #4]
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	697a      	ldr	r2, [r7, #20]
 80055c2:	621a      	str	r2, [r3, #32]
}
 80055c4:	bf00      	nop
 80055c6:	371c      	adds	r7, #28
 80055c8:	46bd      	mov	sp, r7
 80055ca:	bc80      	pop	{r7}
 80055cc:	4770      	bx	lr
 80055ce:	bf00      	nop
 80055d0:	40012c00 	.word	0x40012c00
 80055d4:	40013400 	.word	0x40013400

080055d8 <TIM_OC2_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80055d8:	b480      	push	{r7}
 80055da:	b087      	sub	sp, #28
 80055dc:	af00      	add	r7, sp, #0
 80055de:	6078      	str	r0, [r7, #4]
 80055e0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80055e2:	2300      	movs	r3, #0
 80055e4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80055e6:	2300      	movs	r3, #0
 80055e8:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 80055ea:	2300      	movs	r3, #0
 80055ec:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	6a1b      	ldr	r3, [r3, #32]
 80055f2:	f023 0210 	bic.w	r2, r3, #16
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055fa:	687b      	ldr	r3, [r7, #4]
 80055fc:	6a1b      	ldr	r3, [r3, #32]
 80055fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005600:	687b      	ldr	r3, [r7, #4]
 8005602:	685b      	ldr	r3, [r3, #4]
 8005604:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	699b      	ldr	r3, [r3, #24]
 800560a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800560c:	68fb      	ldr	r3, [r7, #12]
 800560e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005612:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005614:	68fb      	ldr	r3, [r7, #12]
 8005616:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800561a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 800561c:	683b      	ldr	r3, [r7, #0]
 800561e:	681b      	ldr	r3, [r3, #0]
 8005620:	021b      	lsls	r3, r3, #8
 8005622:	68fa      	ldr	r2, [r7, #12]
 8005624:	4313      	orrs	r3, r2
 8005626:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005628:	697b      	ldr	r3, [r7, #20]
 800562a:	f023 0320 	bic.w	r3, r3, #32
 800562e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4);
 8005630:	683b      	ldr	r3, [r7, #0]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	011b      	lsls	r3, r3, #4
 8005636:	697a      	ldr	r2, [r7, #20]
 8005638:	4313      	orrs	r3, r2
 800563a:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800563c:	687b      	ldr	r3, [r7, #4]
 800563e:	4a21      	ldr	r2, [pc, #132]	; (80056c4 <TIM_OC2_SetConfig+0xec>)
 8005640:	4293      	cmp	r3, r2
 8005642:	d003      	beq.n	800564c <TIM_OC2_SetConfig+0x74>
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	4a20      	ldr	r2, [pc, #128]	; (80056c8 <TIM_OC2_SetConfig+0xf0>)
 8005648:	4293      	cmp	r3, r2
 800564a:	d10d      	bne.n	8005668 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800564c:	697b      	ldr	r3, [r7, #20]
 800564e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005652:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4);
 8005654:	683b      	ldr	r3, [r7, #0]
 8005656:	68db      	ldr	r3, [r3, #12]
 8005658:	011b      	lsls	r3, r3, #4
 800565a:	697a      	ldr	r2, [r7, #20]
 800565c:	4313      	orrs	r3, r2
 800565e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005666:	617b      	str	r3, [r7, #20]

  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	4a16      	ldr	r2, [pc, #88]	; (80056c4 <TIM_OC2_SetConfig+0xec>)
 800566c:	4293      	cmp	r3, r2
 800566e:	d003      	beq.n	8005678 <TIM_OC2_SetConfig+0xa0>
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	4a15      	ldr	r2, [pc, #84]	; (80056c8 <TIM_OC2_SetConfig+0xf0>)
 8005674:	4293      	cmp	r3, r2
 8005676:	d113      	bne.n	80056a0 <TIM_OC2_SetConfig+0xc8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005678:	693b      	ldr	r3, [r7, #16]
 800567a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800567e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005686:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2);
 8005688:	683b      	ldr	r3, [r7, #0]
 800568a:	695b      	ldr	r3, [r3, #20]
 800568c:	009b      	lsls	r3, r3, #2
 800568e:	693a      	ldr	r2, [r7, #16]
 8005690:	4313      	orrs	r3, r2
 8005692:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2);
 8005694:	683b      	ldr	r3, [r7, #0]
 8005696:	699b      	ldr	r3, [r3, #24]
 8005698:	009b      	lsls	r3, r3, #2
 800569a:	693a      	ldr	r2, [r7, #16]
 800569c:	4313      	orrs	r3, r2
 800569e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	693a      	ldr	r2, [r7, #16]
 80056a4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	68fa      	ldr	r2, [r7, #12]
 80056aa:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80056ac:	683b      	ldr	r3, [r7, #0]
 80056ae:	685a      	ldr	r2, [r3, #4]
 80056b0:	687b      	ldr	r3, [r7, #4]
 80056b2:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	697a      	ldr	r2, [r7, #20]
 80056b8:	621a      	str	r2, [r3, #32]
}
 80056ba:	bf00      	nop
 80056bc:	371c      	adds	r7, #28
 80056be:	46bd      	mov	sp, r7
 80056c0:	bc80      	pop	{r7}
 80056c2:	4770      	bx	lr
 80056c4:	40012c00 	.word	0x40012c00
 80056c8:	40013400 	.word	0x40013400

080056cc <TIM_OC3_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80056cc:	b480      	push	{r7}
 80056ce:	b087      	sub	sp, #28
 80056d0:	af00      	add	r7, sp, #0
 80056d2:	6078      	str	r0, [r7, #4]
 80056d4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80056d6:	2300      	movs	r3, #0
 80056d8:	60fb      	str	r3, [r7, #12]
  uint32_t tmpccer = 0;
 80056da:	2300      	movs	r3, #0
 80056dc:	617b      	str	r3, [r7, #20]
  uint32_t tmpcr2 = 0;
 80056de:	2300      	movs	r3, #0
 80056e0:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	6a1b      	ldr	r3, [r3, #32]
 80056e6:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6a1b      	ldr	r3, [r3, #32]
 80056f2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	685b      	ldr	r3, [r3, #4]
 80056f8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	69db      	ldr	r3, [r3, #28]
 80056fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005706:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	f023 0303 	bic.w	r3, r3, #3
 800570e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005710:	683b      	ldr	r3, [r7, #0]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	68fa      	ldr	r2, [r7, #12]
 8005716:	4313      	orrs	r3, r2
 8005718:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005720:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8);
 8005722:	683b      	ldr	r3, [r7, #0]
 8005724:	689b      	ldr	r3, [r3, #8]
 8005726:	021b      	lsls	r3, r3, #8
 8005728:	697a      	ldr	r2, [r7, #20]
 800572a:	4313      	orrs	r3, r2
 800572c:	617b      	str	r3, [r7, #20]

  if(IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4a21      	ldr	r2, [pc, #132]	; (80057b8 <TIM_OC3_SetConfig+0xec>)
 8005732:	4293      	cmp	r3, r2
 8005734:	d003      	beq.n	800573e <TIM_OC3_SetConfig+0x72>
 8005736:	687b      	ldr	r3, [r7, #4]
 8005738:	4a20      	ldr	r2, [pc, #128]	; (80057bc <TIM_OC3_SetConfig+0xf0>)
 800573a:	4293      	cmp	r3, r2
 800573c:	d10d      	bne.n	800575a <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005744:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8);
 8005746:	683b      	ldr	r3, [r7, #0]
 8005748:	68db      	ldr	r3, [r3, #12]
 800574a:	021b      	lsls	r3, r3, #8
 800574c:	697a      	ldr	r2, [r7, #20]
 800574e:	4313      	orrs	r3, r2
 8005750:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005758:	617b      	str	r3, [r7, #20]
  }

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	4a16      	ldr	r2, [pc, #88]	; (80057b8 <TIM_OC3_SetConfig+0xec>)
 800575e:	4293      	cmp	r3, r2
 8005760:	d003      	beq.n	800576a <TIM_OC3_SetConfig+0x9e>
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	4a15      	ldr	r2, [pc, #84]	; (80057bc <TIM_OC3_SetConfig+0xf0>)
 8005766:	4293      	cmp	r3, r2
 8005768:	d113      	bne.n	8005792 <TIM_OC3_SetConfig+0xc6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800576a:	693b      	ldr	r3, [r7, #16]
 800576c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005770:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005778:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4);
 800577a:	683b      	ldr	r3, [r7, #0]
 800577c:	695b      	ldr	r3, [r3, #20]
 800577e:	011b      	lsls	r3, r3, #4
 8005780:	693a      	ldr	r2, [r7, #16]
 8005782:	4313      	orrs	r3, r2
 8005784:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4);
 8005786:	683b      	ldr	r3, [r7, #0]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	011b      	lsls	r3, r3, #4
 800578c:	693a      	ldr	r2, [r7, #16]
 800578e:	4313      	orrs	r3, r2
 8005790:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	693a      	ldr	r2, [r7, #16]
 8005796:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	68fa      	ldr	r2, [r7, #12]
 800579c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	685a      	ldr	r2, [r3, #4]
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	697a      	ldr	r2, [r7, #20]
 80057aa:	621a      	str	r2, [r3, #32]
}
 80057ac:	bf00      	nop
 80057ae:	371c      	adds	r7, #28
 80057b0:	46bd      	mov	sp, r7
 80057b2:	bc80      	pop	{r7}
 80057b4:	4770      	bx	lr
 80057b6:	bf00      	nop
 80057b8:	40012c00 	.word	0x40012c00
 80057bc:	40013400 	.word	0x40013400

080057c0 <TIM_OC4_SetConfig>:
  * @param  TIMx  to select the TIM peripheral
  * @param  OC_Config : The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80057c0:	b480      	push	{r7}
 80057c2:	b087      	sub	sp, #28
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	6078      	str	r0, [r7, #4]
 80057c8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx = 0;
 80057ca:	2300      	movs	r3, #0
 80057cc:	613b      	str	r3, [r7, #16]
  uint32_t tmpccer = 0;
 80057ce:	2300      	movs	r3, #0
 80057d0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpcr2 = 0;
 80057d2:	2300      	movs	r3, #0
 80057d4:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a1b      	ldr	r3, [r3, #32]
 80057da:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80057de:	687b      	ldr	r3, [r7, #4]
 80057e0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057e2:	687b      	ldr	r3, [r7, #4]
 80057e4:	6a1b      	ldr	r3, [r3, #32]
 80057e6:	60fb      	str	r3, [r7, #12]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	685b      	ldr	r3, [r3, #4]
 80057ec:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	69db      	ldr	r3, [r3, #28]
 80057f2:	613b      	str	r3, [r7, #16]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80057f4:	693b      	ldr	r3, [r7, #16]
 80057f6:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80057fa:	613b      	str	r3, [r7, #16]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80057fc:	693b      	ldr	r3, [r7, #16]
 80057fe:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005802:	613b      	str	r3, [r7, #16]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8);
 8005804:	683b      	ldr	r3, [r7, #0]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	021b      	lsls	r3, r3, #8
 800580a:	693a      	ldr	r2, [r7, #16]
 800580c:	4313      	orrs	r3, r2
 800580e:	613b      	str	r3, [r7, #16]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005810:	68fb      	ldr	r3, [r7, #12]
 8005812:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005816:	60fb      	str	r3, [r7, #12]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12);
 8005818:	683b      	ldr	r3, [r7, #0]
 800581a:	689b      	ldr	r3, [r3, #8]
 800581c:	031b      	lsls	r3, r3, #12
 800581e:	68fa      	ldr	r2, [r7, #12]
 8005820:	4313      	orrs	r3, r2
 8005822:	60fb      	str	r3, [r7, #12]

  if(IS_TIM_BREAK_INSTANCE(TIMx))
 8005824:	687b      	ldr	r3, [r7, #4]
 8005826:	4a11      	ldr	r2, [pc, #68]	; (800586c <TIM_OC4_SetConfig+0xac>)
 8005828:	4293      	cmp	r3, r2
 800582a:	d003      	beq.n	8005834 <TIM_OC4_SetConfig+0x74>
 800582c:	687b      	ldr	r3, [r7, #4]
 800582e:	4a10      	ldr	r2, [pc, #64]	; (8005870 <TIM_OC4_SetConfig+0xb0>)
 8005830:	4293      	cmp	r3, r2
 8005832:	d109      	bne.n	8005848 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

   /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005834:	697b      	ldr	r3, [r7, #20]
 8005836:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800583a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6);
 800583c:	683b      	ldr	r3, [r7, #0]
 800583e:	695b      	ldr	r3, [r3, #20]
 8005840:	019b      	lsls	r3, r3, #6
 8005842:	697a      	ldr	r2, [r7, #20]
 8005844:	4313      	orrs	r3, r2
 8005846:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	693a      	ldr	r2, [r7, #16]
 8005852:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005854:	683b      	ldr	r3, [r7, #0]
 8005856:	685a      	ldr	r2, [r3, #4]
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	68fa      	ldr	r2, [r7, #12]
 8005860:	621a      	str	r2, [r3, #32]
}
 8005862:	bf00      	nop
 8005864:	371c      	adds	r7, #28
 8005866:	46bd      	mov	sp, r7
 8005868:	bc80      	pop	{r7}
 800586a:	4770      	bx	lr
 800586c:	40012c00 	.word	0x40012c00
 8005870:	40013400 	.word	0x40013400

08005874 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005874:	b480      	push	{r7}
 8005876:	b087      	sub	sp, #28
 8005878:	af00      	add	r7, sp, #0
 800587a:	60f8      	str	r0, [r7, #12]
 800587c:	60b9      	str	r1, [r7, #8]
 800587e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0;
 8005880:	2300      	movs	r3, #0
 8005882:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 8005884:	2300      	movs	r3, #0
 8005886:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005888:	68fb      	ldr	r3, [r7, #12]
 800588a:	6a1b      	ldr	r3, [r3, #32]
 800588c:	613b      	str	r3, [r7, #16]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800588e:	68fb      	ldr	r3, [r7, #12]
 8005890:	6a1b      	ldr	r3, [r3, #32]
 8005892:	f023 0201 	bic.w	r2, r3, #1
 8005896:	68fb      	ldr	r3, [r7, #12]
 8005898:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	699b      	ldr	r3, [r3, #24]
 800589e:	617b      	str	r3, [r7, #20]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80058a0:	697b      	ldr	r3, [r7, #20]
 80058a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80058a6:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 4);
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	011b      	lsls	r3, r3, #4
 80058ac:	697a      	ldr	r2, [r7, #20]
 80058ae:	4313      	orrs	r3, r2
 80058b0:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80058b2:	693b      	ldr	r3, [r7, #16]
 80058b4:	f023 030a 	bic.w	r3, r3, #10
 80058b8:	613b      	str	r3, [r7, #16]
  tmpccer |= TIM_ICPolarity;
 80058ba:	693a      	ldr	r2, [r7, #16]
 80058bc:	68bb      	ldr	r3, [r7, #8]
 80058be:	4313      	orrs	r3, r2
 80058c0:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80058c2:	68fb      	ldr	r3, [r7, #12]
 80058c4:	697a      	ldr	r2, [r7, #20]
 80058c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80058c8:	68fb      	ldr	r3, [r7, #12]
 80058ca:	693a      	ldr	r2, [r7, #16]
 80058cc:	621a      	str	r2, [r3, #32]
}
 80058ce:	bf00      	nop
 80058d0:	371c      	adds	r7, #28
 80058d2:	46bd      	mov	sp, r7
 80058d4:	bc80      	pop	{r7}
 80058d6:	4770      	bx	lr

080058d8 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter : Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80058d8:	b480      	push	{r7}
 80058da:	b087      	sub	sp, #28
 80058dc:	af00      	add	r7, sp, #0
 80058de:	60f8      	str	r0, [r7, #12]
 80058e0:	60b9      	str	r1, [r7, #8]
 80058e2:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1 = 0;
 80058e4:	2300      	movs	r3, #0
 80058e6:	617b      	str	r3, [r7, #20]
  uint32_t tmpccer = 0;
 80058e8:	2300      	movs	r3, #0
 80058ea:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80058ec:	68fb      	ldr	r3, [r7, #12]
 80058ee:	6a1b      	ldr	r3, [r3, #32]
 80058f0:	f023 0210 	bic.w	r2, r3, #16
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80058f8:	68fb      	ldr	r3, [r7, #12]
 80058fa:	699b      	ldr	r3, [r3, #24]
 80058fc:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80058fe:	68fb      	ldr	r3, [r7, #12]
 8005900:	6a1b      	ldr	r3, [r3, #32]
 8005902:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005904:	697b      	ldr	r3, [r7, #20]
 8005906:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800590a:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	031b      	lsls	r3, r3, #12
 8005910:	697a      	ldr	r2, [r7, #20]
 8005912:	4313      	orrs	r3, r2
 8005914:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005916:	693b      	ldr	r3, [r7, #16]
 8005918:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800591c:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4);
 800591e:	68bb      	ldr	r3, [r7, #8]
 8005920:	011b      	lsls	r3, r3, #4
 8005922:	693a      	ldr	r2, [r7, #16]
 8005924:	4313      	orrs	r3, r2
 8005926:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	697a      	ldr	r2, [r7, #20]
 800592c:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	693a      	ldr	r2, [r7, #16]
 8005932:	621a      	str	r2, [r3, #32]
}
 8005934:	bf00      	nop
 8005936:	371c      	adds	r7, #28
 8005938:	46bd      	mov	sp, r7
 800593a:	bc80      	pop	{r7}
 800593c:	4770      	bx	lr

0800593e <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2 : Filtered Timer Input 2
  *            @arg TIM_TS_ETRF : External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint16_t InputTriggerSource)
{
 800593e:	b480      	push	{r7}
 8005940:	b085      	sub	sp, #20
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
 8005946:	460b      	mov	r3, r1
 8005948:	807b      	strh	r3, [r7, #2]
  uint32_t tmpsmcr = 0;
 800594a:	2300      	movs	r3, #0
 800594c:	60fb      	str	r3, [r7, #12]

   /* Get the TIMx SMCR register value */
   tmpsmcr = TIMx->SMCR;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	60fb      	str	r3, [r7, #12]
   /* Reset the TS Bits */
   tmpsmcr &= ~TIM_SMCR_TS;
 8005954:	68fb      	ldr	r3, [r7, #12]
 8005956:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800595a:	60fb      	str	r3, [r7, #12]
   /* Set the Input Trigger source and the slave mode*/
   tmpsmcr |= InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1;
 800595c:	887b      	ldrh	r3, [r7, #2]
 800595e:	f043 0307 	orr.w	r3, r3, #7
 8005962:	b29b      	uxth	r3, r3
 8005964:	461a      	mov	r2, r3
 8005966:	68fb      	ldr	r3, [r7, #12]
 8005968:	4313      	orrs	r3, r2
 800596a:	60fb      	str	r3, [r7, #12]
   /* Write to TIMx SMCR */
   TIMx->SMCR = tmpsmcr;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	68fa      	ldr	r2, [r7, #12]
 8005970:	609a      	str	r2, [r3, #8]
}
 8005972:	bf00      	nop
 8005974:	3714      	adds	r7, #20
 8005976:	46bd      	mov	sp, r7
 8005978:	bc80      	pop	{r7}
 800597a:	4770      	bx	lr

0800597c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
static void TIM_ETR_SetConfig(TIM_TypeDef* TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800597c:	b480      	push	{r7}
 800597e:	b087      	sub	sp, #28
 8005980:	af00      	add	r7, sp, #0
 8005982:	60f8      	str	r0, [r7, #12]
 8005984:	60b9      	str	r1, [r7, #8]
 8005986:	607a      	str	r2, [r7, #4]
 8005988:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr = 0;
 800598a:	2300      	movs	r3, #0
 800598c:	617b      	str	r3, [r7, #20]

  tmpsmcr = TIMx->SMCR;
 800598e:	68fb      	ldr	r3, [r7, #12]
 8005990:	689b      	ldr	r3, [r3, #8]
 8005992:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800599a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8)));
 800599c:	683b      	ldr	r3, [r7, #0]
 800599e:	021a      	lsls	r2, r3, #8
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	431a      	orrs	r2, r3
 80059a4:	68bb      	ldr	r3, [r7, #8]
 80059a6:	4313      	orrs	r3, r2
 80059a8:	697a      	ldr	r2, [r7, #20]
 80059aa:	4313      	orrs	r3, r2
 80059ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80059ae:	68fb      	ldr	r3, [r7, #12]
 80059b0:	697a      	ldr	r2, [r7, #20]
 80059b2:	609a      	str	r2, [r3, #8]
}
 80059b4:	bf00      	nop
 80059b6:	371c      	adds	r7, #28
 80059b8:	46bd      	mov	sp, r7
 80059ba:	bc80      	pop	{r7}
 80059bc:	4770      	bx	lr

080059be <HAL_TIMEx_PWMN_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_PWMN_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80059be:	b580      	push	{r7, lr}
 80059c0:	b082      	sub	sp, #8
 80059c2:	af00      	add	r7, sp, #0
 80059c4:	6078      	str	r0, [r7, #4]
 80059c6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCXN_INSTANCE(htim->Instance, Channel));

  /* Enable the complementary PWM output  */
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	681b      	ldr	r3, [r3, #0]
 80059cc:	2204      	movs	r2, #4
 80059ce:	6839      	ldr	r1, [r7, #0]
 80059d0:	4618      	mov	r0, r3
 80059d2:	f000 f892 	bl	8005afa <TIM_CCxNChannelCmd>

  /* Enable the Main Ouput */
  __HAL_TIM_MOE_ENABLE(htim);
 80059d6:	687b      	ldr	r3, [r7, #4]
 80059d8:	681b      	ldr	r3, [r3, #0]
 80059da:	687a      	ldr	r2, [r7, #4]
 80059dc:	6812      	ldr	r2, [r2, #0]
 80059de:	6c52      	ldr	r2, [r2, #68]	; 0x44
 80059e0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80059e4:	645a      	str	r2, [r3, #68]	; 0x44

  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	681b      	ldr	r3, [r3, #0]
 80059ea:	687a      	ldr	r2, [r7, #4]
 80059ec:	6812      	ldr	r2, [r2, #0]
 80059ee:	6812      	ldr	r2, [r2, #0]
 80059f0:	f042 0201 	orr.w	r2, r2, #1
 80059f4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80059f6:	2300      	movs	r3, #0
}
 80059f8:	4618      	mov	r0, r3
 80059fa:	3708      	adds	r7, #8
 80059fc:	46bd      	mov	sp, r7
 80059fe:	bd80      	pop	{r7, pc}

08005a00 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         contains the BDTR Register configuration  information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005a00:	b480      	push	{r7}
 8005a02:	b083      	sub	sp, #12
 8005a04:	af00      	add	r7, sp, #0
 8005a06:	6078      	str	r0, [r7, #4]
 8005a08:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a10:	2b01      	cmp	r3, #1
 8005a12:	d101      	bne.n	8005a18 <HAL_TIMEx_ConfigBreakDeadTime+0x18>
 8005a14:	2302      	movs	r3, #2
 8005a16:	e027      	b.n	8005a68 <HAL_TIMEx_ConfigBreakDeadTime+0x68>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	2201      	movs	r2, #1
 8005a1c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	2202      	movs	r2, #2
 8005a24:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  |
 8005a28:	687b      	ldr	r3, [r7, #4]
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	683a      	ldr	r2, [r7, #0]
 8005a2e:	6811      	ldr	r1, [r2, #0]
                                   sBreakDeadTimeConfig->OffStateIDLEMode |
 8005a30:	683a      	ldr	r2, [r7, #0]
 8005a32:	6852      	ldr	r2, [r2, #4]
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  |
 8005a34:	4311      	orrs	r1, r2
                                   sBreakDeadTimeConfig->LockLevel        |
 8005a36:	683a      	ldr	r2, [r7, #0]
 8005a38:	6892      	ldr	r2, [r2, #8]
                                   sBreakDeadTimeConfig->OffStateIDLEMode |
 8005a3a:	4311      	orrs	r1, r2
                                   sBreakDeadTimeConfig->DeadTime         |
 8005a3c:	683a      	ldr	r2, [r7, #0]
 8005a3e:	68d2      	ldr	r2, [r2, #12]
                                   sBreakDeadTimeConfig->LockLevel        |
 8005a40:	4311      	orrs	r1, r2
                                   sBreakDeadTimeConfig->BreakState       |
 8005a42:	683a      	ldr	r2, [r7, #0]
 8005a44:	6912      	ldr	r2, [r2, #16]
                                   sBreakDeadTimeConfig->DeadTime         |
 8005a46:	4311      	orrs	r1, r2
                                   sBreakDeadTimeConfig->BreakPolarity    |
 8005a48:	683a      	ldr	r2, [r7, #0]
 8005a4a:	6952      	ldr	r2, [r2, #20]
                                   sBreakDeadTimeConfig->BreakState       |
 8005a4c:	4311      	orrs	r1, r2
                                   sBreakDeadTimeConfig->AutomaticOutput;
 8005a4e:	683a      	ldr	r2, [r7, #0]
 8005a50:	6992      	ldr	r2, [r2, #24]
                                   sBreakDeadTimeConfig->BreakPolarity    |
 8005a52:	430a      	orrs	r2, r1
  htim->Instance->BDTR = (uint32_t)sBreakDeadTimeConfig->OffStateRunMode  |
 8005a54:	645a      	str	r2, [r3, #68]	; 0x44


  htim->State = HAL_TIM_STATE_READY;
 8005a56:	687b      	ldr	r3, [r7, #4]
 8005a58:	2201      	movs	r2, #1
 8005a5a:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	2200      	movs	r2, #0
 8005a62:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005a66:	2300      	movs	r3, #0
}
 8005a68:	4618      	mov	r0, r3
 8005a6a:	370c      	adds	r7, #12
 8005a6c:	46bd      	mov	sp, r7
 8005a6e:	bc80      	pop	{r7}
 8005a70:	4770      	bx	lr

08005a72 <HAL_TIMEx_MasterConfigSynchronization>:
  *         contains the selected trigger output (TRGO) and the Master/Slave
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim, TIM_MasterConfigTypeDef * sMasterConfig)
{
 8005a72:	b480      	push	{r7}
 8005a74:	b083      	sub	sp, #12
 8005a76:	af00      	add	r7, sp, #0
 8005a78:	6078      	str	r0, [r7, #4]
 8005a7a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  __HAL_LOCK(htim);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d101      	bne.n	8005a8a <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005a86:	2302      	movs	r3, #2
 8005a88:	e032      	b.n	8005af0 <HAL_TIMEx_MasterConfigSynchronization+0x7e>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  htim->State = HAL_TIM_STATE_BUSY;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2202      	movs	r2, #2
 8005a96:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Reset the MMS Bits */
  htim->Instance->CR2 &= ~TIM_CR2_MMS;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	681b      	ldr	r3, [r3, #0]
 8005a9e:	687a      	ldr	r2, [r7, #4]
 8005aa0:	6812      	ldr	r2, [r2, #0]
 8005aa2:	6852      	ldr	r2, [r2, #4]
 8005aa4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8005aa8:	605a      	str	r2, [r3, #4]
  /* Select the TRGO source */
  htim->Instance->CR2 |=  sMasterConfig->MasterOutputTrigger;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	687a      	ldr	r2, [r7, #4]
 8005ab0:	6812      	ldr	r2, [r2, #0]
 8005ab2:	6851      	ldr	r1, [r2, #4]
 8005ab4:	683a      	ldr	r2, [r7, #0]
 8005ab6:	6812      	ldr	r2, [r2, #0]
 8005ab8:	430a      	orrs	r2, r1
 8005aba:	605a      	str	r2, [r3, #4]

  /* Reset the MSM Bit */
  htim->Instance->SMCR &= ~TIM_SMCR_MSM;
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	687a      	ldr	r2, [r7, #4]
 8005ac2:	6812      	ldr	r2, [r2, #0]
 8005ac4:	6892      	ldr	r2, [r2, #8]
 8005ac6:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005aca:	609a      	str	r2, [r3, #8]
  /* Set or Reset the MSM Bit */
  htim->Instance->SMCR |= sMasterConfig->MasterSlaveMode;
 8005acc:	687b      	ldr	r3, [r7, #4]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	687a      	ldr	r2, [r7, #4]
 8005ad2:	6812      	ldr	r2, [r2, #0]
 8005ad4:	6891      	ldr	r1, [r2, #8]
 8005ad6:	683a      	ldr	r2, [r7, #0]
 8005ad8:	6852      	ldr	r2, [r2, #4]
 8005ada:	430a      	orrs	r2, r1
 8005adc:	609a      	str	r2, [r3, #8]

  htim->State = HAL_TIM_STATE_READY;
 8005ade:	687b      	ldr	r3, [r7, #4]
 8005ae0:	2201      	movs	r2, #1
 8005ae2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  __HAL_UNLOCK(htim);
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	2200      	movs	r2, #0
 8005aea:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 8005aee:	2300      	movs	r3, #0
}
 8005af0:	4618      	mov	r0, r3
 8005af2:	370c      	adds	r7, #12
 8005af4:	46bd      	mov	sp, r7
 8005af6:	bc80      	pop	{r7}
 8005af8:	4770      	bx	lr

08005afa <TIM_CCxNChannelCmd>:
  * @param  ChannelNState : specifies the TIM Channel CCxNE bit new state.
  *          This parameter can be: TIM_CCxN_ENABLE or TIM_CCxN_Disable.
  * @retval None
  */
static void TIM_CCxNChannelCmd(TIM_TypeDef* TIMx, uint32_t Channel, uint32_t ChannelNState)
{
 8005afa:	b480      	push	{r7}
 8005afc:	b087      	sub	sp, #28
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	60f8      	str	r0, [r7, #12]
 8005b02:	60b9      	str	r1, [r7, #8]
 8005b04:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0;
 8005b06:	2300      	movs	r3, #0
 8005b08:	617b      	str	r3, [r7, #20]

  tmp = TIM_CCER_CC1NE << Channel;
 8005b0a:	2204      	movs	r2, #4
 8005b0c:	68bb      	ldr	r3, [r7, #8]
 8005b0e:	fa02 f303 	lsl.w	r3, r2, r3
 8005b12:	617b      	str	r3, [r7, #20]

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8005b14:	68fb      	ldr	r3, [r7, #12]
 8005b16:	6a1a      	ldr	r2, [r3, #32]
 8005b18:	697b      	ldr	r3, [r7, #20]
 8005b1a:	43db      	mvns	r3, r3
 8005b1c:	401a      	ands	r2, r3
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |=  (uint32_t)(ChannelNState << Channel);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	6a1a      	ldr	r2, [r3, #32]
 8005b26:	6879      	ldr	r1, [r7, #4]
 8005b28:	68bb      	ldr	r3, [r7, #8]
 8005b2a:	fa01 f303 	lsl.w	r3, r1, r3
 8005b2e:	431a      	orrs	r2, r3
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	621a      	str	r2, [r3, #32]
}
 8005b34:	bf00      	nop
 8005b36:	371c      	adds	r7, #28
 8005b38:	46bd      	mov	sp, r7
 8005b3a:	bc80      	pop	{r7}
 8005b3c:	4770      	bx	lr

08005b3e <USB_CoreInit>:
  * @param  cfg : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 8005b3e:	b084      	sub	sp, #16
 8005b40:	b480      	push	{r7}
 8005b42:	b083      	sub	sp, #12
 8005b44:	af00      	add	r7, sp, #0
 8005b46:	6078      	str	r0, [r7, #4]
 8005b48:	f107 0014 	add.w	r0, r7, #20
 8005b4c:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005b50:	2300      	movs	r3, #0
}
 8005b52:	4618      	mov	r0, r3
 8005b54:	370c      	adds	r7, #12
 8005b56:	46bd      	mov	sp, r7
 8005b58:	bc80      	pop	{r7}
 8005b5a:	b004      	add	sp, #16
 8005b5c:	4770      	bx	lr

08005b5e <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8005b5e:	b480      	push	{r7}
 8005b60:	b085      	sub	sp, #20
 8005b62:	af00      	add	r7, sp, #0
 8005b64:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask = 0;
 8005b66:	2300      	movs	r3, #0
 8005b68:	60fb      	str	r3, [r7, #12]
  
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 8005b6a:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 8005b6e:	60fb      	str	r3, [r7, #12]
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Set interrupt mask */
  USBx->CNTR |= winterruptmask;
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005b76:	b29a      	uxth	r2, r3
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	b29b      	uxth	r3, r3
 8005b7c:	4313      	orrs	r3, r2
 8005b7e:	b29a      	uxth	r2, r3
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  return HAL_OK;
 8005b86:	2300      	movs	r3, #0
}
 8005b88:	4618      	mov	r0, r3
 8005b8a:	3714      	adds	r7, #20
 8005b8c:	46bd      	mov	sp, r7
 8005b8e:	bc80      	pop	{r7}
 8005b90:	4770      	bx	lr

08005b92 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx : Selected device
  * @retval HAL status
*/
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8005b92:	b480      	push	{r7}
 8005b94:	b085      	sub	sp, #20
 8005b96:	af00      	add	r7, sp, #0
 8005b98:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask = 0;
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	60fb      	str	r3, [r7, #12]
  
  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM | USB_CNTR_SUSPM | USB_CNTR_ERRM \
 8005b9e:	f44f 433d 	mov.w	r3, #48384	; 0xbd00
 8005ba2:	60fb      	str	r3, [r7, #12]
    | USB_CNTR_ESOFM | USB_CNTR_RESETM;
  
  /* Clear interrupt mask */
  USBx->CNTR &= ~winterruptmask;
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	; 0x40
 8005baa:	b29a      	uxth	r2, r3
 8005bac:	68fb      	ldr	r3, [r7, #12]
 8005bae:	b29b      	uxth	r3, r3
 8005bb0:	43db      	mvns	r3, r3
 8005bb2:	b29b      	uxth	r3, r3
 8005bb4:	4013      	ands	r3, r2
 8005bb6:	b29a      	uxth	r2, r3
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  return HAL_OK;
 8005bbe:	2300      	movs	r3, #0
}
 8005bc0:	4618      	mov	r0, r3
 8005bc2:	3714      	adds	r7, #20
 8005bc4:	46bd      	mov	sp, r7
 8005bc6:	bc80      	pop	{r7}
 8005bc8:	4770      	bx	lr

08005bca <USB_SetCurrentMode>:
  *          This parameter can be one of the these values:
  *            @arg USB_DEVICE_MODE: Peripheral mode mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_TypeDef *USBx , USB_ModeTypeDef mode)
{
 8005bca:	b480      	push	{r7}
 8005bcc:	b083      	sub	sp, #12
 8005bce:	af00      	add	r7, sp, #0
 8005bd0:	6078      	str	r0, [r7, #4]
 8005bd2:	460b      	mov	r3, r1
 8005bd4:	70fb      	strb	r3, [r7, #3]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8005bd6:	2300      	movs	r3, #0
}
 8005bd8:	4618      	mov	r0, r3
 8005bda:	370c      	adds	r7, #12
 8005bdc:	46bd      	mov	sp, r7
 8005bde:	bc80      	pop	{r7}
 8005be0:	4770      	bx	lr

08005be2 <USB_DevInit>:
  * @param  cfg  : pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit (USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{    
 8005be2:	b084      	sub	sp, #16
 8005be4:	b480      	push	{r7}
 8005be6:	b083      	sub	sp, #12
 8005be8:	af00      	add	r7, sp, #0
 8005bea:	6078      	str	r0, [r7, #4]
 8005bec:	f107 0014 	add.w	r0, r7, #20
 8005bf0:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  /* Init Device */
  /*CNTR_FRES = 1*/
  USBx->CNTR = USB_CNTR_FRES;
 8005bf4:	687b      	ldr	r3, [r7, #4]
 8005bf6:	2201      	movs	r2, #1
 8005bf8:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
  
  /*CNTR_FRES = 0*/
  USBx->CNTR = 0;
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	2200      	movs	r2, #0
 8005c00:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
 
  /*Clear pending interrupts*/
  USBx->ISTR = 0;
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	2200      	movs	r2, #0
 8005c08:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
  
  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	2200      	movs	r2, #0
 8005c10:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    
  return HAL_OK;
 8005c14:	2300      	movs	r3, #0
}
 8005c16:	4618      	mov	r0, r3
 8005c18:	370c      	adds	r7, #12
 8005c1a:	46bd      	mov	sp, r7
 8005c1c:	bc80      	pop	{r7}
 8005c1e:	b004      	add	sp, #16
 8005c20:	4770      	bx	lr
	...

08005c24 <USB_ActivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8005c24:	b490      	push	{r4, r7}
 8005c26:	b084      	sub	sp, #16
 8005c28:	af00      	add	r7, sp, #0
 8005c2a:	6078      	str	r0, [r7, #4]
 8005c2c:	6039      	str	r1, [r7, #0]
  /* initialize Endpoint */
  switch (ep->type)
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	78db      	ldrb	r3, [r3, #3]
 8005c32:	2b03      	cmp	r3, #3
 8005c34:	d85f      	bhi.n	8005cf6 <USB_ActivateEndpoint+0xd2>
 8005c36:	a201      	add	r2, pc, #4	; (adr r2, 8005c3c <USB_ActivateEndpoint+0x18>)
 8005c38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c3c:	08005c4d 	.word	0x08005c4d
 8005c40:	08005ccb 	.word	0x08005ccb
 8005c44:	08005c79 	.word	0x08005c79
 8005c48:	08005c9f 	.word	0x08005c9f
  {
  case EP_TYPE_CTRL:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_CONTROL);
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	683a      	ldr	r2, [r7, #0]
 8005c50:	7812      	ldrb	r2, [r2, #0]
 8005c52:	0092      	lsls	r2, r2, #2
 8005c54:	441a      	add	r2, r3
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	6839      	ldr	r1, [r7, #0]
 8005c5a:	7809      	ldrb	r1, [r1, #0]
 8005c5c:	0089      	lsls	r1, r1, #2
 8005c5e:	440b      	add	r3, r1
 8005c60:	881b      	ldrh	r3, [r3, #0]
 8005c62:	b29b      	uxth	r3, r3
 8005c64:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005c68:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c6c:	b29b      	uxth	r3, r3
 8005c6e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	8013      	strh	r3, [r2, #0]
    break;
 8005c76:	e03f      	b.n	8005cf8 <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_BULK:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_BULK);
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	683a      	ldr	r2, [r7, #0]
 8005c7c:	7812      	ldrb	r2, [r2, #0]
 8005c7e:	0092      	lsls	r2, r2, #2
 8005c80:	441a      	add	r2, r3
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	6839      	ldr	r1, [r7, #0]
 8005c86:	7809      	ldrb	r1, [r1, #0]
 8005c88:	0089      	lsls	r1, r1, #2
 8005c8a:	440b      	add	r3, r1
 8005c8c:	881b      	ldrh	r3, [r3, #0]
 8005c8e:	b29b      	uxth	r3, r3
 8005c90:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005c94:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c98:	b29b      	uxth	r3, r3
 8005c9a:	8013      	strh	r3, [r2, #0]
    break;
 8005c9c:	e02c      	b.n	8005cf8 <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_INTR:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_INTERRUPT);
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	683a      	ldr	r2, [r7, #0]
 8005ca2:	7812      	ldrb	r2, [r2, #0]
 8005ca4:	0092      	lsls	r2, r2, #2
 8005ca6:	441a      	add	r2, r3
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6839      	ldr	r1, [r7, #0]
 8005cac:	7809      	ldrb	r1, [r1, #0]
 8005cae:	0089      	lsls	r1, r1, #2
 8005cb0:	440b      	add	r3, r1
 8005cb2:	881b      	ldrh	r3, [r3, #0]
 8005cb4:	b29b      	uxth	r3, r3
 8005cb6:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005cba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cbe:	b29b      	uxth	r3, r3
 8005cc0:	f443 63c0 	orr.w	r3, r3, #1536	; 0x600
 8005cc4:	b29b      	uxth	r3, r3
 8005cc6:	8013      	strh	r3, [r2, #0]
    break;
 8005cc8:	e016      	b.n	8005cf8 <USB_ActivateEndpoint+0xd4>
  case EP_TYPE_ISOC:
    PCD_SET_EPTYPE(USBx, ep->num, USB_EP_ISOCHRONOUS);
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	683a      	ldr	r2, [r7, #0]
 8005cce:	7812      	ldrb	r2, [r2, #0]
 8005cd0:	0092      	lsls	r2, r2, #2
 8005cd2:	441a      	add	r2, r3
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	6839      	ldr	r1, [r7, #0]
 8005cd8:	7809      	ldrb	r1, [r1, #0]
 8005cda:	0089      	lsls	r1, r1, #2
 8005cdc:	440b      	add	r3, r1
 8005cde:	881b      	ldrh	r3, [r3, #0]
 8005ce0:	b29b      	uxth	r3, r3
 8005ce2:	f423 43ec 	bic.w	r3, r3, #30208	; 0x7600
 8005ce6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005cea:	b29b      	uxth	r3, r3
 8005cec:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8005cf0:	b29b      	uxth	r3, r3
 8005cf2:	8013      	strh	r3, [r2, #0]
    break;
 8005cf4:	e000      	b.n	8005cf8 <USB_ActivateEndpoint+0xd4>
  default:
      break;
 8005cf6:	bf00      	nop
  } 
  
  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8005cf8:	687b      	ldr	r3, [r7, #4]
 8005cfa:	683a      	ldr	r2, [r7, #0]
 8005cfc:	7812      	ldrb	r2, [r2, #0]
 8005cfe:	0092      	lsls	r2, r2, #2
 8005d00:	441a      	add	r2, r3
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	6839      	ldr	r1, [r7, #0]
 8005d06:	7809      	ldrb	r1, [r1, #0]
 8005d08:	0089      	lsls	r1, r1, #2
 8005d0a:	440b      	add	r3, r1
 8005d0c:	881b      	ldrh	r3, [r3, #0]
 8005d0e:	b299      	uxth	r1, r3
 8005d10:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005d14:	400b      	ands	r3, r1
 8005d16:	b299      	uxth	r1, r3
 8005d18:	683b      	ldr	r3, [r7, #0]
 8005d1a:	781b      	ldrb	r3, [r3, #0]
 8005d1c:	b29b      	uxth	r3, r3
 8005d1e:	430b      	orrs	r3, r1
 8005d20:	b299      	uxth	r1, r3
 8005d22:	4b77      	ldr	r3, [pc, #476]	; (8005f00 <USB_ActivateEndpoint+0x2dc>)
 8005d24:	430b      	orrs	r3, r1
 8005d26:	b29b      	uxth	r3, r3
 8005d28:	8013      	strh	r3, [r2, #0]
  
  if (ep->doublebuffer == 0) 
 8005d2a:	683b      	ldr	r3, [r7, #0]
 8005d2c:	7a9b      	ldrb	r3, [r3, #10]
 8005d2e:	2b00      	cmp	r3, #0
 8005d30:	f040 80ec 	bne.w	8005f0c <USB_ActivateEndpoint+0x2e8>
  {
    if (ep->is_in)
 8005d34:	683b      	ldr	r3, [r7, #0]
 8005d36:	785b      	ldrb	r3, [r3, #1]
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	d04d      	beq.n	8005dd8 <USB_ActivateEndpoint+0x1b4>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	461a      	mov	r2, r3
 8005d46:	683b      	ldr	r3, [r7, #0]
 8005d48:	781b      	ldrb	r3, [r3, #0]
 8005d4a:	00db      	lsls	r3, r3, #3
 8005d4c:	4413      	add	r3, r2
 8005d4e:	005b      	lsls	r3, r3, #1
 8005d50:	461a      	mov	r2, r3
 8005d52:	687b      	ldr	r3, [r7, #4]
 8005d54:	4413      	add	r3, r2
 8005d56:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005d5a:	461a      	mov	r2, r3
 8005d5c:	683b      	ldr	r3, [r7, #0]
 8005d5e:	889b      	ldrh	r3, [r3, #4]
 8005d60:	085b      	lsrs	r3, r3, #1
 8005d62:	b29b      	uxth	r3, r3
 8005d64:	005b      	lsls	r3, r3, #1
 8005d66:	6013      	str	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	683a      	ldr	r2, [r7, #0]
 8005d6c:	7812      	ldrb	r2, [r2, #0]
 8005d6e:	0092      	lsls	r2, r2, #2
 8005d70:	4413      	add	r3, r2
 8005d72:	881b      	ldrh	r3, [r3, #0]
 8005d74:	b29b      	uxth	r3, r3
 8005d76:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d7a:	2b00      	cmp	r3, #0
 8005d7c:	d013      	beq.n	8005da6 <USB_ActivateEndpoint+0x182>
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	683a      	ldr	r2, [r7, #0]
 8005d82:	7812      	ldrb	r2, [r2, #0]
 8005d84:	0092      	lsls	r2, r2, #2
 8005d86:	441a      	add	r2, r3
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	6839      	ldr	r1, [r7, #0]
 8005d8c:	7809      	ldrb	r1, [r1, #0]
 8005d8e:	0089      	lsls	r1, r1, #2
 8005d90:	440b      	add	r3, r1
 8005d92:	881b      	ldrh	r3, [r3, #0]
 8005d94:	b299      	uxth	r1, r3
 8005d96:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005d9a:	400b      	ands	r3, r1
 8005d9c:	b299      	uxth	r1, r3
 8005d9e:	4b59      	ldr	r3, [pc, #356]	; (8005f04 <USB_ActivateEndpoint+0x2e0>)
 8005da0:	430b      	orrs	r3, r1
 8005da2:	b29b      	uxth	r3, r3
 8005da4:	8013      	strh	r3, [r2, #0]
      /* Configure NAK status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK); 
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	683a      	ldr	r2, [r7, #0]
 8005daa:	7812      	ldrb	r2, [r2, #0]
 8005dac:	0092      	lsls	r2, r2, #2
 8005dae:	4413      	add	r3, r2
 8005db0:	881b      	ldrh	r3, [r3, #0]
 8005db2:	b29b      	uxth	r3, r3
 8005db4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005db8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dbc:	b29c      	uxth	r4, r3
 8005dbe:	f084 0320 	eor.w	r3, r4, #32
 8005dc2:	b29c      	uxth	r4, r3
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	683a      	ldr	r2, [r7, #0]
 8005dc8:	7812      	ldrb	r2, [r2, #0]
 8005dca:	0092      	lsls	r2, r2, #2
 8005dcc:	441a      	add	r2, r3
 8005dce:	4b4c      	ldr	r3, [pc, #304]	; (8005f00 <USB_ActivateEndpoint+0x2dc>)
 8005dd0:	4323      	orrs	r3, r4
 8005dd2:	b29b      	uxth	r3, r3
 8005dd4:	8013      	strh	r3, [r2, #0]
 8005dd6:	e1de      	b.n	8006196 <USB_ActivateEndpoint+0x572>
    }
    else
    {
      /*Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005dde:	b29b      	uxth	r3, r3
 8005de0:	461a      	mov	r2, r3
 8005de2:	683b      	ldr	r3, [r7, #0]
 8005de4:	781b      	ldrb	r3, [r3, #0]
 8005de6:	00db      	lsls	r3, r3, #3
 8005de8:	4413      	add	r3, r2
 8005dea:	3304      	adds	r3, #4
 8005dec:	005b      	lsls	r3, r3, #1
 8005dee:	461a      	mov	r2, r3
 8005df0:	687b      	ldr	r3, [r7, #4]
 8005df2:	4413      	add	r3, r2
 8005df4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005df8:	461a      	mov	r2, r3
 8005dfa:	683b      	ldr	r3, [r7, #0]
 8005dfc:	889b      	ldrh	r3, [r3, #4]
 8005dfe:	085b      	lsrs	r3, r3, #1
 8005e00:	b29b      	uxth	r3, r3
 8005e02:	005b      	lsls	r3, r3, #1
 8005e04:	6013      	str	r3, [r2, #0]
      /*Set the endpoint Receive buffer counter*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005e0c:	b29b      	uxth	r3, r3
 8005e0e:	461a      	mov	r2, r3
 8005e10:	683b      	ldr	r3, [r7, #0]
 8005e12:	781b      	ldrb	r3, [r3, #0]
 8005e14:	00db      	lsls	r3, r3, #3
 8005e16:	4413      	add	r3, r2
 8005e18:	3306      	adds	r3, #6
 8005e1a:	005b      	lsls	r3, r3, #1
 8005e1c:	461a      	mov	r2, r3
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4413      	add	r3, r2
 8005e22:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005e26:	60bb      	str	r3, [r7, #8]
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	691b      	ldr	r3, [r3, #16]
 8005e2c:	2b3e      	cmp	r3, #62	; 0x3e
 8005e2e:	d918      	bls.n	8005e62 <USB_ActivateEndpoint+0x23e>
 8005e30:	683b      	ldr	r3, [r7, #0]
 8005e32:	691b      	ldr	r3, [r3, #16]
 8005e34:	095b      	lsrs	r3, r3, #5
 8005e36:	81fb      	strh	r3, [r7, #14]
 8005e38:	683b      	ldr	r3, [r7, #0]
 8005e3a:	691b      	ldr	r3, [r3, #16]
 8005e3c:	f003 031f 	and.w	r3, r3, #31
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	d102      	bne.n	8005e4a <USB_ActivateEndpoint+0x226>
 8005e44:	89fb      	ldrh	r3, [r7, #14]
 8005e46:	3b01      	subs	r3, #1
 8005e48:	81fb      	strh	r3, [r7, #14]
 8005e4a:	89fb      	ldrh	r3, [r7, #14]
 8005e4c:	029b      	lsls	r3, r3, #10
 8005e4e:	b29b      	uxth	r3, r3
 8005e50:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8005e54:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8005e58:	b29b      	uxth	r3, r3
 8005e5a:	461a      	mov	r2, r3
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	601a      	str	r2, [r3, #0]
 8005e60:	e012      	b.n	8005e88 <USB_ActivateEndpoint+0x264>
 8005e62:	683b      	ldr	r3, [r7, #0]
 8005e64:	691b      	ldr	r3, [r3, #16]
 8005e66:	085b      	lsrs	r3, r3, #1
 8005e68:	81fb      	strh	r3, [r7, #14]
 8005e6a:	683b      	ldr	r3, [r7, #0]
 8005e6c:	691b      	ldr	r3, [r3, #16]
 8005e6e:	f003 0301 	and.w	r3, r3, #1
 8005e72:	2b00      	cmp	r3, #0
 8005e74:	d002      	beq.n	8005e7c <USB_ActivateEndpoint+0x258>
 8005e76:	89fb      	ldrh	r3, [r7, #14]
 8005e78:	3301      	adds	r3, #1
 8005e7a:	81fb      	strh	r3, [r7, #14]
 8005e7c:	89fb      	ldrh	r3, [r7, #14]
 8005e7e:	029b      	lsls	r3, r3, #10
 8005e80:	b29b      	uxth	r3, r3
 8005e82:	461a      	mov	r2, r3
 8005e84:	68bb      	ldr	r3, [r7, #8]
 8005e86:	601a      	str	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	683a      	ldr	r2, [r7, #0]
 8005e8c:	7812      	ldrb	r2, [r2, #0]
 8005e8e:	0092      	lsls	r2, r2, #2
 8005e90:	4413      	add	r3, r2
 8005e92:	881b      	ldrh	r3, [r3, #0]
 8005e94:	b29b      	uxth	r3, r3
 8005e96:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d013      	beq.n	8005ec6 <USB_ActivateEndpoint+0x2a2>
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	683a      	ldr	r2, [r7, #0]
 8005ea2:	7812      	ldrb	r2, [r2, #0]
 8005ea4:	0092      	lsls	r2, r2, #2
 8005ea6:	441a      	add	r2, r3
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	6839      	ldr	r1, [r7, #0]
 8005eac:	7809      	ldrb	r1, [r1, #0]
 8005eae:	0089      	lsls	r1, r1, #2
 8005eb0:	440b      	add	r3, r1
 8005eb2:	881b      	ldrh	r3, [r3, #0]
 8005eb4:	b299      	uxth	r1, r3
 8005eb6:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005eba:	400b      	ands	r3, r1
 8005ebc:	b299      	uxth	r1, r3
 8005ebe:	4b12      	ldr	r3, [pc, #72]	; (8005f08 <USB_ActivateEndpoint+0x2e4>)
 8005ec0:	430b      	orrs	r3, r1
 8005ec2:	b29b      	uxth	r3, r3
 8005ec4:	8013      	strh	r3, [r2, #0]
      /* Configure VALID status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8005ec6:	687b      	ldr	r3, [r7, #4]
 8005ec8:	683a      	ldr	r2, [r7, #0]
 8005eca:	7812      	ldrb	r2, [r2, #0]
 8005ecc:	0092      	lsls	r2, r2, #2
 8005ece:	4413      	add	r3, r2
 8005ed0:	881b      	ldrh	r3, [r3, #0]
 8005ed2:	b29b      	uxth	r3, r3
 8005ed4:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005ed8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005edc:	b29c      	uxth	r4, r3
 8005ede:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8005ee2:	b29c      	uxth	r4, r3
 8005ee4:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8005ee8:	b29c      	uxth	r4, r3
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	683a      	ldr	r2, [r7, #0]
 8005eee:	7812      	ldrb	r2, [r2, #0]
 8005ef0:	0092      	lsls	r2, r2, #2
 8005ef2:	441a      	add	r2, r3
 8005ef4:	4b02      	ldr	r3, [pc, #8]	; (8005f00 <USB_ActivateEndpoint+0x2dc>)
 8005ef6:	4323      	orrs	r3, r4
 8005ef8:	b29b      	uxth	r3, r3
 8005efa:	8013      	strh	r3, [r2, #0]
 8005efc:	e14b      	b.n	8006196 <USB_ActivateEndpoint+0x572>
 8005efe:	bf00      	nop
 8005f00:	ffff8080 	.word	0xffff8080
 8005f04:	ffff80c0 	.word	0xffff80c0
 8005f08:	ffffc080 	.word	0xffffc080
  }
  /*Double Buffer*/
  else
  {
    /*Set the endpoint as double buffered*/
    PCD_SET_EP_DBUF(USBx, ep->num);
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	683a      	ldr	r2, [r7, #0]
 8005f10:	7812      	ldrb	r2, [r2, #0]
 8005f12:	0092      	lsls	r2, r2, #2
 8005f14:	441a      	add	r2, r3
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	6839      	ldr	r1, [r7, #0]
 8005f1a:	7809      	ldrb	r1, [r1, #0]
 8005f1c:	0089      	lsls	r1, r1, #2
 8005f1e:	440b      	add	r3, r1
 8005f20:	881b      	ldrh	r3, [r3, #0]
 8005f22:	b299      	uxth	r1, r3
 8005f24:	f640 630f 	movw	r3, #3599	; 0xe0f
 8005f28:	400b      	ands	r3, r1
 8005f2a:	b299      	uxth	r1, r3
 8005f2c:	4b9d      	ldr	r3, [pc, #628]	; (80061a4 <USB_ActivateEndpoint+0x580>)
 8005f2e:	430b      	orrs	r3, r1
 8005f30:	b29b      	uxth	r3, r3
 8005f32:	8013      	strh	r3, [r2, #0]
    /*Set buffer address for double buffered mode*/
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num,ep->pmaaddr0, ep->pmaaddr1);
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f3a:	b29b      	uxth	r3, r3
 8005f3c:	461a      	mov	r2, r3
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	781b      	ldrb	r3, [r3, #0]
 8005f42:	00db      	lsls	r3, r3, #3
 8005f44:	4413      	add	r3, r2
 8005f46:	005b      	lsls	r3, r3, #1
 8005f48:	461a      	mov	r2, r3
 8005f4a:	687b      	ldr	r3, [r7, #4]
 8005f4c:	4413      	add	r3, r2
 8005f4e:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f52:	461a      	mov	r2, r3
 8005f54:	683b      	ldr	r3, [r7, #0]
 8005f56:	88db      	ldrh	r3, [r3, #6]
 8005f58:	085b      	lsrs	r3, r3, #1
 8005f5a:	b29b      	uxth	r3, r3
 8005f5c:	005b      	lsls	r3, r3, #1
 8005f5e:	6013      	str	r3, [r2, #0]
 8005f60:	687b      	ldr	r3, [r7, #4]
 8005f62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8005f66:	b29b      	uxth	r3, r3
 8005f68:	461a      	mov	r2, r3
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	781b      	ldrb	r3, [r3, #0]
 8005f6e:	00db      	lsls	r3, r3, #3
 8005f70:	4413      	add	r3, r2
 8005f72:	3304      	adds	r3, #4
 8005f74:	005b      	lsls	r3, r3, #1
 8005f76:	461a      	mov	r2, r3
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4413      	add	r3, r2
 8005f7c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8005f80:	461a      	mov	r2, r3
 8005f82:	683b      	ldr	r3, [r7, #0]
 8005f84:	891b      	ldrh	r3, [r3, #8]
 8005f86:	085b      	lsrs	r3, r3, #1
 8005f88:	b29b      	uxth	r3, r3
 8005f8a:	005b      	lsls	r3, r3, #1
 8005f8c:	6013      	str	r3, [r2, #0]
    
    if (ep->is_in==0)
 8005f8e:	683b      	ldr	r3, [r7, #0]
 8005f90:	785b      	ldrb	r3, [r3, #1]
 8005f92:	2b00      	cmp	r3, #0
 8005f94:	f040 8083 	bne.w	800609e <USB_ActivateEndpoint+0x47a>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	683a      	ldr	r2, [r7, #0]
 8005f9c:	7812      	ldrb	r2, [r2, #0]
 8005f9e:	0092      	lsls	r2, r2, #2
 8005fa0:	4413      	add	r3, r2
 8005fa2:	881b      	ldrh	r3, [r3, #0]
 8005fa4:	b29b      	uxth	r3, r3
 8005fa6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005faa:	2b00      	cmp	r3, #0
 8005fac:	d013      	beq.n	8005fd6 <USB_ActivateEndpoint+0x3b2>
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	683a      	ldr	r2, [r7, #0]
 8005fb2:	7812      	ldrb	r2, [r2, #0]
 8005fb4:	0092      	lsls	r2, r2, #2
 8005fb6:	441a      	add	r2, r3
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6839      	ldr	r1, [r7, #0]
 8005fbc:	7809      	ldrb	r1, [r1, #0]
 8005fbe:	0089      	lsls	r1, r1, #2
 8005fc0:	440b      	add	r3, r1
 8005fc2:	881b      	ldrh	r3, [r3, #0]
 8005fc4:	b299      	uxth	r1, r3
 8005fc6:	f640 730f 	movw	r3, #3855	; 0xf0f
 8005fca:	400b      	ands	r3, r1
 8005fcc:	b299      	uxth	r1, r3
 8005fce:	4b76      	ldr	r3, [pc, #472]	; (80061a8 <USB_ActivateEndpoint+0x584>)
 8005fd0:	430b      	orrs	r3, r1
 8005fd2:	b29b      	uxth	r3, r3
 8005fd4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	683a      	ldr	r2, [r7, #0]
 8005fda:	7812      	ldrb	r2, [r2, #0]
 8005fdc:	0092      	lsls	r2, r2, #2
 8005fde:	4413      	add	r3, r2
 8005fe0:	881b      	ldrh	r3, [r3, #0]
 8005fe2:	b29b      	uxth	r3, r3
 8005fe4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005fe8:	2b00      	cmp	r3, #0
 8005fea:	d013      	beq.n	8006014 <USB_ActivateEndpoint+0x3f0>
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	683a      	ldr	r2, [r7, #0]
 8005ff0:	7812      	ldrb	r2, [r2, #0]
 8005ff2:	0092      	lsls	r2, r2, #2
 8005ff4:	441a      	add	r2, r3
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6839      	ldr	r1, [r7, #0]
 8005ffa:	7809      	ldrb	r1, [r1, #0]
 8005ffc:	0089      	lsls	r1, r1, #2
 8005ffe:	440b      	add	r3, r1
 8006000:	881b      	ldrh	r3, [r3, #0]
 8006002:	b299      	uxth	r1, r3
 8006004:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006008:	400b      	ands	r3, r1
 800600a:	b299      	uxth	r1, r3
 800600c:	4b67      	ldr	r3, [pc, #412]	; (80061ac <USB_ActivateEndpoint+0x588>)
 800600e:	430b      	orrs	r3, r1
 8006010:	b29b      	uxth	r3, r3
 8006012:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	683a      	ldr	r2, [r7, #0]
 8006018:	7812      	ldrb	r2, [r2, #0]
 800601a:	0092      	lsls	r2, r2, #2
 800601c:	441a      	add	r2, r3
 800601e:	687b      	ldr	r3, [r7, #4]
 8006020:	6839      	ldr	r1, [r7, #0]
 8006022:	7809      	ldrb	r1, [r1, #0]
 8006024:	0089      	lsls	r1, r1, #2
 8006026:	440b      	add	r3, r1
 8006028:	881b      	ldrh	r3, [r3, #0]
 800602a:	b299      	uxth	r1, r3
 800602c:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006030:	400b      	ands	r3, r1
 8006032:	b299      	uxth	r1, r3
 8006034:	4b5d      	ldr	r3, [pc, #372]	; (80061ac <USB_ActivateEndpoint+0x588>)
 8006036:	430b      	orrs	r3, r1
 8006038:	b29b      	uxth	r3, r3
 800603a:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	683a      	ldr	r2, [r7, #0]
 8006040:	7812      	ldrb	r2, [r2, #0]
 8006042:	0092      	lsls	r2, r2, #2
 8006044:	4413      	add	r3, r2
 8006046:	881b      	ldrh	r3, [r3, #0]
 8006048:	b29b      	uxth	r3, r3
 800604a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800604e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006052:	b29c      	uxth	r4, r3
 8006054:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006058:	b29c      	uxth	r4, r3
 800605a:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 800605e:	b29c      	uxth	r4, r3
 8006060:	687b      	ldr	r3, [r7, #4]
 8006062:	683a      	ldr	r2, [r7, #0]
 8006064:	7812      	ldrb	r2, [r2, #0]
 8006066:	0092      	lsls	r2, r2, #2
 8006068:	441a      	add	r2, r3
 800606a:	4b51      	ldr	r3, [pc, #324]	; (80061b0 <USB_ActivateEndpoint+0x58c>)
 800606c:	4323      	orrs	r3, r4
 800606e:	b29b      	uxth	r3, r3
 8006070:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	683a      	ldr	r2, [r7, #0]
 8006076:	7812      	ldrb	r2, [r2, #0]
 8006078:	0092      	lsls	r2, r2, #2
 800607a:	4413      	add	r3, r2
 800607c:	881b      	ldrh	r3, [r3, #0]
 800607e:	b29b      	uxth	r3, r3
 8006080:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006084:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006088:	b29c      	uxth	r4, r3
 800608a:	687b      	ldr	r3, [r7, #4]
 800608c:	683a      	ldr	r2, [r7, #0]
 800608e:	7812      	ldrb	r2, [r2, #0]
 8006090:	0092      	lsls	r2, r2, #2
 8006092:	441a      	add	r2, r3
 8006094:	4b46      	ldr	r3, [pc, #280]	; (80061b0 <USB_ActivateEndpoint+0x58c>)
 8006096:	4323      	orrs	r3, r4
 8006098:	b29b      	uxth	r3, r3
 800609a:	8013      	strh	r3, [r2, #0]
 800609c:	e07b      	b.n	8006196 <USB_ActivateEndpoint+0x572>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	683a      	ldr	r2, [r7, #0]
 80060a2:	7812      	ldrb	r2, [r2, #0]
 80060a4:	0092      	lsls	r2, r2, #2
 80060a6:	4413      	add	r3, r2
 80060a8:	881b      	ldrh	r3, [r3, #0]
 80060aa:	b29b      	uxth	r3, r3
 80060ac:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060b0:	2b00      	cmp	r3, #0
 80060b2:	d013      	beq.n	80060dc <USB_ActivateEndpoint+0x4b8>
 80060b4:	687b      	ldr	r3, [r7, #4]
 80060b6:	683a      	ldr	r2, [r7, #0]
 80060b8:	7812      	ldrb	r2, [r2, #0]
 80060ba:	0092      	lsls	r2, r2, #2
 80060bc:	441a      	add	r2, r3
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	6839      	ldr	r1, [r7, #0]
 80060c2:	7809      	ldrb	r1, [r1, #0]
 80060c4:	0089      	lsls	r1, r1, #2
 80060c6:	440b      	add	r3, r1
 80060c8:	881b      	ldrh	r3, [r3, #0]
 80060ca:	b299      	uxth	r1, r3
 80060cc:	f640 730f 	movw	r3, #3855	; 0xf0f
 80060d0:	400b      	ands	r3, r1
 80060d2:	b299      	uxth	r1, r3
 80060d4:	4b34      	ldr	r3, [pc, #208]	; (80061a8 <USB_ActivateEndpoint+0x584>)
 80060d6:	430b      	orrs	r3, r1
 80060d8:	b29b      	uxth	r3, r3
 80060da:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80060dc:	687b      	ldr	r3, [r7, #4]
 80060de:	683a      	ldr	r2, [r7, #0]
 80060e0:	7812      	ldrb	r2, [r2, #0]
 80060e2:	0092      	lsls	r2, r2, #2
 80060e4:	4413      	add	r3, r2
 80060e6:	881b      	ldrh	r3, [r3, #0]
 80060e8:	b29b      	uxth	r3, r3
 80060ea:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	d013      	beq.n	800611a <USB_ActivateEndpoint+0x4f6>
 80060f2:	687b      	ldr	r3, [r7, #4]
 80060f4:	683a      	ldr	r2, [r7, #0]
 80060f6:	7812      	ldrb	r2, [r2, #0]
 80060f8:	0092      	lsls	r2, r2, #2
 80060fa:	441a      	add	r2, r3
 80060fc:	687b      	ldr	r3, [r7, #4]
 80060fe:	6839      	ldr	r1, [r7, #0]
 8006100:	7809      	ldrb	r1, [r1, #0]
 8006102:	0089      	lsls	r1, r1, #2
 8006104:	440b      	add	r3, r1
 8006106:	881b      	ldrh	r3, [r3, #0]
 8006108:	b299      	uxth	r1, r3
 800610a:	f640 730f 	movw	r3, #3855	; 0xf0f
 800610e:	400b      	ands	r3, r1
 8006110:	b299      	uxth	r1, r3
 8006112:	4b26      	ldr	r3, [pc, #152]	; (80061ac <USB_ActivateEndpoint+0x588>)
 8006114:	430b      	orrs	r3, r1
 8006116:	b29b      	uxth	r3, r3
 8006118:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	683a      	ldr	r2, [r7, #0]
 800611e:	7812      	ldrb	r2, [r2, #0]
 8006120:	0092      	lsls	r2, r2, #2
 8006122:	441a      	add	r2, r3
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	6839      	ldr	r1, [r7, #0]
 8006128:	7809      	ldrb	r1, [r1, #0]
 800612a:	0089      	lsls	r1, r1, #2
 800612c:	440b      	add	r3, r1
 800612e:	881b      	ldrh	r3, [r3, #0]
 8006130:	b299      	uxth	r1, r3
 8006132:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006136:	400b      	ands	r3, r1
 8006138:	b299      	uxth	r1, r3
 800613a:	4b1b      	ldr	r3, [pc, #108]	; (80061a8 <USB_ActivateEndpoint+0x584>)
 800613c:	430b      	orrs	r3, r1
 800613e:	b29b      	uxth	r3, r3
 8006140:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	683a      	ldr	r2, [r7, #0]
 8006146:	7812      	ldrb	r2, [r2, #0]
 8006148:	0092      	lsls	r2, r2, #2
 800614a:	4413      	add	r3, r2
 800614c:	881b      	ldrh	r3, [r3, #0]
 800614e:	b29b      	uxth	r3, r3
 8006150:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006154:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006158:	b29c      	uxth	r4, r3
 800615a:	687b      	ldr	r3, [r7, #4]
 800615c:	683a      	ldr	r2, [r7, #0]
 800615e:	7812      	ldrb	r2, [r2, #0]
 8006160:	0092      	lsls	r2, r2, #2
 8006162:	441a      	add	r2, r3
 8006164:	4b12      	ldr	r3, [pc, #72]	; (80061b0 <USB_ActivateEndpoint+0x58c>)
 8006166:	4323      	orrs	r3, r4
 8006168:	b29b      	uxth	r3, r3
 800616a:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	683a      	ldr	r2, [r7, #0]
 8006170:	7812      	ldrb	r2, [r2, #0]
 8006172:	0092      	lsls	r2, r2, #2
 8006174:	4413      	add	r3, r2
 8006176:	881b      	ldrh	r3, [r3, #0]
 8006178:	b29b      	uxth	r3, r3
 800617a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800617e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006182:	b29c      	uxth	r4, r3
 8006184:	687b      	ldr	r3, [r7, #4]
 8006186:	683a      	ldr	r2, [r7, #0]
 8006188:	7812      	ldrb	r2, [r2, #0]
 800618a:	0092      	lsls	r2, r2, #2
 800618c:	441a      	add	r2, r3
 800618e:	4b08      	ldr	r3, [pc, #32]	; (80061b0 <USB_ActivateEndpoint+0x58c>)
 8006190:	4323      	orrs	r3, r4
 8006192:	b29b      	uxth	r3, r3
 8006194:	8013      	strh	r3, [r2, #0]
    }
  }
  
  return HAL_OK;
 8006196:	2300      	movs	r3, #0
}
 8006198:	4618      	mov	r0, r3
 800619a:	3710      	adds	r7, #16
 800619c:	46bd      	mov	sp, r7
 800619e:	bc90      	pop	{r4, r7}
 80061a0:	4770      	bx	lr
 80061a2:	bf00      	nop
 80061a4:	ffff8180 	.word	0xffff8180
 80061a8:	ffffc080 	.word	0xffffc080
 80061ac:	ffff80c0 	.word	0xffff80c0
 80061b0:	ffff8080 	.word	0xffff8080

080061b4 <USB_DeactivateEndpoint>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80061b4:	b490      	push	{r4, r7}
 80061b6:	b082      	sub	sp, #8
 80061b8:	af00      	add	r7, sp, #0
 80061ba:	6078      	str	r0, [r7, #4]
 80061bc:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0) 
 80061be:	683b      	ldr	r3, [r7, #0]
 80061c0:	7a9b      	ldrb	r3, [r3, #10]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d16d      	bne.n	80062a2 <USB_DeactivateEndpoint+0xee>
  {
    if (ep->is_in)
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	785b      	ldrb	r3, [r3, #1]
 80061ca:	2b00      	cmp	r3, #0
 80061cc:	d034      	beq.n	8006238 <USB_DeactivateEndpoint+0x84>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	683a      	ldr	r2, [r7, #0]
 80061d2:	7812      	ldrb	r2, [r2, #0]
 80061d4:	0092      	lsls	r2, r2, #2
 80061d6:	4413      	add	r3, r2
 80061d8:	881b      	ldrh	r3, [r3, #0]
 80061da:	b29b      	uxth	r3, r3
 80061dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d013      	beq.n	800620c <USB_DeactivateEndpoint+0x58>
 80061e4:	687b      	ldr	r3, [r7, #4]
 80061e6:	683a      	ldr	r2, [r7, #0]
 80061e8:	7812      	ldrb	r2, [r2, #0]
 80061ea:	0092      	lsls	r2, r2, #2
 80061ec:	441a      	add	r2, r3
 80061ee:	687b      	ldr	r3, [r7, #4]
 80061f0:	6839      	ldr	r1, [r7, #0]
 80061f2:	7809      	ldrb	r1, [r1, #0]
 80061f4:	0089      	lsls	r1, r1, #2
 80061f6:	440b      	add	r3, r1
 80061f8:	881b      	ldrh	r3, [r3, #0]
 80061fa:	b299      	uxth	r1, r3
 80061fc:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006200:	400b      	ands	r3, r1
 8006202:	b299      	uxth	r1, r3
 8006204:	4b68      	ldr	r3, [pc, #416]	; (80063a8 <USB_DeactivateEndpoint+0x1f4>)
 8006206:	430b      	orrs	r3, r1
 8006208:	b29b      	uxth	r3, r3
 800620a:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS); 
 800620c:	687b      	ldr	r3, [r7, #4]
 800620e:	683a      	ldr	r2, [r7, #0]
 8006210:	7812      	ldrb	r2, [r2, #0]
 8006212:	0092      	lsls	r2, r2, #2
 8006214:	4413      	add	r3, r2
 8006216:	881b      	ldrh	r3, [r3, #0]
 8006218:	b29b      	uxth	r3, r3
 800621a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800621e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006222:	b29c      	uxth	r4, r3
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	683a      	ldr	r2, [r7, #0]
 8006228:	7812      	ldrb	r2, [r2, #0]
 800622a:	0092      	lsls	r2, r2, #2
 800622c:	441a      	add	r2, r3
 800622e:	4b5f      	ldr	r3, [pc, #380]	; (80063ac <USB_DeactivateEndpoint+0x1f8>)
 8006230:	4323      	orrs	r3, r4
 8006232:	b29b      	uxth	r3, r3
 8006234:	8013      	strh	r3, [r2, #0]
 8006236:	e139      	b.n	80064ac <USB_DeactivateEndpoint+0x2f8>
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	683a      	ldr	r2, [r7, #0]
 800623c:	7812      	ldrb	r2, [r2, #0]
 800623e:	0092      	lsls	r2, r2, #2
 8006240:	4413      	add	r3, r2
 8006242:	881b      	ldrh	r3, [r3, #0]
 8006244:	b29b      	uxth	r3, r3
 8006246:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800624a:	2b00      	cmp	r3, #0
 800624c:	d013      	beq.n	8006276 <USB_DeactivateEndpoint+0xc2>
 800624e:	687b      	ldr	r3, [r7, #4]
 8006250:	683a      	ldr	r2, [r7, #0]
 8006252:	7812      	ldrb	r2, [r2, #0]
 8006254:	0092      	lsls	r2, r2, #2
 8006256:	441a      	add	r2, r3
 8006258:	687b      	ldr	r3, [r7, #4]
 800625a:	6839      	ldr	r1, [r7, #0]
 800625c:	7809      	ldrb	r1, [r1, #0]
 800625e:	0089      	lsls	r1, r1, #2
 8006260:	440b      	add	r3, r1
 8006262:	881b      	ldrh	r3, [r3, #0]
 8006264:	b299      	uxth	r1, r3
 8006266:	f640 730f 	movw	r3, #3855	; 0xf0f
 800626a:	400b      	ands	r3, r1
 800626c:	b299      	uxth	r1, r3
 800626e:	4b50      	ldr	r3, [pc, #320]	; (80063b0 <USB_DeactivateEndpoint+0x1fc>)
 8006270:	430b      	orrs	r3, r1
 8006272:	b29b      	uxth	r3, r3
 8006274:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	683a      	ldr	r2, [r7, #0]
 800627a:	7812      	ldrb	r2, [r2, #0]
 800627c:	0092      	lsls	r2, r2, #2
 800627e:	4413      	add	r3, r2
 8006280:	881b      	ldrh	r3, [r3, #0]
 8006282:	b29b      	uxth	r3, r3
 8006284:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006288:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800628c:	b29c      	uxth	r4, r3
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	683a      	ldr	r2, [r7, #0]
 8006292:	7812      	ldrb	r2, [r2, #0]
 8006294:	0092      	lsls	r2, r2, #2
 8006296:	441a      	add	r2, r3
 8006298:	4b44      	ldr	r3, [pc, #272]	; (80063ac <USB_DeactivateEndpoint+0x1f8>)
 800629a:	4323      	orrs	r3, r4
 800629c:	b29b      	uxth	r3, r3
 800629e:	8013      	strh	r3, [r2, #0]
 80062a0:	e104      	b.n	80064ac <USB_DeactivateEndpoint+0x2f8>
    }
  }
  /*Double Buffer*/
  else
  { 
    if (ep->is_in==0)
 80062a2:	683b      	ldr	r3, [r7, #0]
 80062a4:	785b      	ldrb	r3, [r3, #1]
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	f040 8084 	bne.w	80063b4 <USB_DeactivateEndpoint+0x200>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80062ac:	687b      	ldr	r3, [r7, #4]
 80062ae:	683a      	ldr	r2, [r7, #0]
 80062b0:	7812      	ldrb	r2, [r2, #0]
 80062b2:	0092      	lsls	r2, r2, #2
 80062b4:	4413      	add	r3, r2
 80062b6:	881b      	ldrh	r3, [r3, #0]
 80062b8:	b29b      	uxth	r3, r3
 80062ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d013      	beq.n	80062ea <USB_DeactivateEndpoint+0x136>
 80062c2:	687b      	ldr	r3, [r7, #4]
 80062c4:	683a      	ldr	r2, [r7, #0]
 80062c6:	7812      	ldrb	r2, [r2, #0]
 80062c8:	0092      	lsls	r2, r2, #2
 80062ca:	441a      	add	r2, r3
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	6839      	ldr	r1, [r7, #0]
 80062d0:	7809      	ldrb	r1, [r1, #0]
 80062d2:	0089      	lsls	r1, r1, #2
 80062d4:	440b      	add	r3, r1
 80062d6:	881b      	ldrh	r3, [r3, #0]
 80062d8:	b299      	uxth	r1, r3
 80062da:	f640 730f 	movw	r3, #3855	; 0xf0f
 80062de:	400b      	ands	r3, r1
 80062e0:	b299      	uxth	r1, r3
 80062e2:	4b33      	ldr	r3, [pc, #204]	; (80063b0 <USB_DeactivateEndpoint+0x1fc>)
 80062e4:	430b      	orrs	r3, r1
 80062e6:	b29b      	uxth	r3, r3
 80062e8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	683a      	ldr	r2, [r7, #0]
 80062ee:	7812      	ldrb	r2, [r2, #0]
 80062f0:	0092      	lsls	r2, r2, #2
 80062f2:	4413      	add	r3, r2
 80062f4:	881b      	ldrh	r3, [r3, #0]
 80062f6:	b29b      	uxth	r3, r3
 80062f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d013      	beq.n	8006328 <USB_DeactivateEndpoint+0x174>
 8006300:	687b      	ldr	r3, [r7, #4]
 8006302:	683a      	ldr	r2, [r7, #0]
 8006304:	7812      	ldrb	r2, [r2, #0]
 8006306:	0092      	lsls	r2, r2, #2
 8006308:	441a      	add	r2, r3
 800630a:	687b      	ldr	r3, [r7, #4]
 800630c:	6839      	ldr	r1, [r7, #0]
 800630e:	7809      	ldrb	r1, [r1, #0]
 8006310:	0089      	lsls	r1, r1, #2
 8006312:	440b      	add	r3, r1
 8006314:	881b      	ldrh	r3, [r3, #0]
 8006316:	b299      	uxth	r1, r3
 8006318:	f640 730f 	movw	r3, #3855	; 0xf0f
 800631c:	400b      	ands	r3, r1
 800631e:	b299      	uxth	r1, r3
 8006320:	4b21      	ldr	r3, [pc, #132]	; (80063a8 <USB_DeactivateEndpoint+0x1f4>)
 8006322:	430b      	orrs	r3, r1
 8006324:	b29b      	uxth	r3, r3
 8006326:	8013      	strh	r3, [r2, #0]
      
      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	683a      	ldr	r2, [r7, #0]
 800632c:	7812      	ldrb	r2, [r2, #0]
 800632e:	0092      	lsls	r2, r2, #2
 8006330:	441a      	add	r2, r3
 8006332:	687b      	ldr	r3, [r7, #4]
 8006334:	6839      	ldr	r1, [r7, #0]
 8006336:	7809      	ldrb	r1, [r1, #0]
 8006338:	0089      	lsls	r1, r1, #2
 800633a:	440b      	add	r3, r1
 800633c:	881b      	ldrh	r3, [r3, #0]
 800633e:	b299      	uxth	r1, r3
 8006340:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006344:	400b      	ands	r3, r1
 8006346:	b299      	uxth	r1, r3
 8006348:	4b17      	ldr	r3, [pc, #92]	; (80063a8 <USB_DeactivateEndpoint+0x1f4>)
 800634a:	430b      	orrs	r3, r1
 800634c:	b29b      	uxth	r3, r3
 800634e:	8013      	strh	r3, [r2, #0]
      
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	683a      	ldr	r2, [r7, #0]
 8006354:	7812      	ldrb	r2, [r2, #0]
 8006356:	0092      	lsls	r2, r2, #2
 8006358:	4413      	add	r3, r2
 800635a:	881b      	ldrh	r3, [r3, #0]
 800635c:	b29b      	uxth	r3, r3
 800635e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006362:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006366:	b29c      	uxth	r4, r3
 8006368:	687b      	ldr	r3, [r7, #4]
 800636a:	683a      	ldr	r2, [r7, #0]
 800636c:	7812      	ldrb	r2, [r2, #0]
 800636e:	0092      	lsls	r2, r2, #2
 8006370:	441a      	add	r2, r3
 8006372:	4b0e      	ldr	r3, [pc, #56]	; (80063ac <USB_DeactivateEndpoint+0x1f8>)
 8006374:	4323      	orrs	r3, r4
 8006376:	b29b      	uxth	r3, r3
 8006378:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	683a      	ldr	r2, [r7, #0]
 800637e:	7812      	ldrb	r2, [r2, #0]
 8006380:	0092      	lsls	r2, r2, #2
 8006382:	4413      	add	r3, r2
 8006384:	881b      	ldrh	r3, [r3, #0]
 8006386:	b29b      	uxth	r3, r3
 8006388:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800638c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006390:	b29c      	uxth	r4, r3
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	683a      	ldr	r2, [r7, #0]
 8006396:	7812      	ldrb	r2, [r2, #0]
 8006398:	0092      	lsls	r2, r2, #2
 800639a:	441a      	add	r2, r3
 800639c:	4b03      	ldr	r3, [pc, #12]	; (80063ac <USB_DeactivateEndpoint+0x1f8>)
 800639e:	4323      	orrs	r3, r4
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	8013      	strh	r3, [r2, #0]
 80063a4:	e082      	b.n	80064ac <USB_DeactivateEndpoint+0x2f8>
 80063a6:	bf00      	nop
 80063a8:	ffff80c0 	.word	0xffff80c0
 80063ac:	ffff8080 	.word	0xffff8080
 80063b0:	ffffc080 	.word	0xffffc080
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80063b4:	687b      	ldr	r3, [r7, #4]
 80063b6:	683a      	ldr	r2, [r7, #0]
 80063b8:	7812      	ldrb	r2, [r2, #0]
 80063ba:	0092      	lsls	r2, r2, #2
 80063bc:	4413      	add	r3, r2
 80063be:	881b      	ldrh	r3, [r3, #0]
 80063c0:	b29b      	uxth	r3, r3
 80063c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	d013      	beq.n	80063f2 <USB_DeactivateEndpoint+0x23e>
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	683a      	ldr	r2, [r7, #0]
 80063ce:	7812      	ldrb	r2, [r2, #0]
 80063d0:	0092      	lsls	r2, r2, #2
 80063d2:	441a      	add	r2, r3
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	6839      	ldr	r1, [r7, #0]
 80063d8:	7809      	ldrb	r1, [r1, #0]
 80063da:	0089      	lsls	r1, r1, #2
 80063dc:	440b      	add	r3, r1
 80063de:	881b      	ldrh	r3, [r3, #0]
 80063e0:	b299      	uxth	r1, r3
 80063e2:	f640 730f 	movw	r3, #3855	; 0xf0f
 80063e6:	400b      	ands	r3, r1
 80063e8:	b299      	uxth	r1, r3
 80063ea:	4b33      	ldr	r3, [pc, #204]	; (80064b8 <USB_DeactivateEndpoint+0x304>)
 80063ec:	430b      	orrs	r3, r1
 80063ee:	b29b      	uxth	r3, r3
 80063f0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	683a      	ldr	r2, [r7, #0]
 80063f6:	7812      	ldrb	r2, [r2, #0]
 80063f8:	0092      	lsls	r2, r2, #2
 80063fa:	4413      	add	r3, r2
 80063fc:	881b      	ldrh	r3, [r3, #0]
 80063fe:	b29b      	uxth	r3, r3
 8006400:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006404:	2b00      	cmp	r3, #0
 8006406:	d013      	beq.n	8006430 <USB_DeactivateEndpoint+0x27c>
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	683a      	ldr	r2, [r7, #0]
 800640c:	7812      	ldrb	r2, [r2, #0]
 800640e:	0092      	lsls	r2, r2, #2
 8006410:	441a      	add	r2, r3
 8006412:	687b      	ldr	r3, [r7, #4]
 8006414:	6839      	ldr	r1, [r7, #0]
 8006416:	7809      	ldrb	r1, [r1, #0]
 8006418:	0089      	lsls	r1, r1, #2
 800641a:	440b      	add	r3, r1
 800641c:	881b      	ldrh	r3, [r3, #0]
 800641e:	b299      	uxth	r1, r3
 8006420:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006424:	400b      	ands	r3, r1
 8006426:	b299      	uxth	r1, r3
 8006428:	4b24      	ldr	r3, [pc, #144]	; (80064bc <USB_DeactivateEndpoint+0x308>)
 800642a:	430b      	orrs	r3, r1
 800642c:	b29b      	uxth	r3, r3
 800642e:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	683a      	ldr	r2, [r7, #0]
 8006434:	7812      	ldrb	r2, [r2, #0]
 8006436:	0092      	lsls	r2, r2, #2
 8006438:	441a      	add	r2, r3
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6839      	ldr	r1, [r7, #0]
 800643e:	7809      	ldrb	r1, [r1, #0]
 8006440:	0089      	lsls	r1, r1, #2
 8006442:	440b      	add	r3, r1
 8006444:	881b      	ldrh	r3, [r3, #0]
 8006446:	b299      	uxth	r1, r3
 8006448:	f640 730f 	movw	r3, #3855	; 0xf0f
 800644c:	400b      	ands	r3, r1
 800644e:	b299      	uxth	r1, r3
 8006450:	4b19      	ldr	r3, [pc, #100]	; (80064b8 <USB_DeactivateEndpoint+0x304>)
 8006452:	430b      	orrs	r3, r1
 8006454:	b29b      	uxth	r3, r3
 8006456:	8013      	strh	r3, [r2, #0]
      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	683a      	ldr	r2, [r7, #0]
 800645c:	7812      	ldrb	r2, [r2, #0]
 800645e:	0092      	lsls	r2, r2, #2
 8006460:	4413      	add	r3, r2
 8006462:	881b      	ldrh	r3, [r3, #0]
 8006464:	b29b      	uxth	r3, r3
 8006466:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800646a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800646e:	b29c      	uxth	r4, r3
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	683a      	ldr	r2, [r7, #0]
 8006474:	7812      	ldrb	r2, [r2, #0]
 8006476:	0092      	lsls	r2, r2, #2
 8006478:	441a      	add	r2, r3
 800647a:	4b11      	ldr	r3, [pc, #68]	; (80064c0 <USB_DeactivateEndpoint+0x30c>)
 800647c:	4323      	orrs	r3, r4
 800647e:	b29b      	uxth	r3, r3
 8006480:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	683a      	ldr	r2, [r7, #0]
 8006486:	7812      	ldrb	r2, [r2, #0]
 8006488:	0092      	lsls	r2, r2, #2
 800648a:	4413      	add	r3, r2
 800648c:	881b      	ldrh	r3, [r3, #0]
 800648e:	b29b      	uxth	r3, r3
 8006490:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006494:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006498:	b29c      	uxth	r4, r3
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	683a      	ldr	r2, [r7, #0]
 800649e:	7812      	ldrb	r2, [r2, #0]
 80064a0:	0092      	lsls	r2, r2, #2
 80064a2:	441a      	add	r2, r3
 80064a4:	4b06      	ldr	r3, [pc, #24]	; (80064c0 <USB_DeactivateEndpoint+0x30c>)
 80064a6:	4323      	orrs	r3, r4
 80064a8:	b29b      	uxth	r3, r3
 80064aa:	8013      	strh	r3, [r2, #0]
    }
  }
  
  return HAL_OK;
 80064ac:	2300      	movs	r3, #0
}
 80064ae:	4618      	mov	r0, r3
 80064b0:	3708      	adds	r7, #8
 80064b2:	46bd      	mov	sp, r7
 80064b4:	bc90      	pop	{r4, r7}
 80064b6:	4770      	bx	lr
 80064b8:	ffffc080 	.word	0xffffc080
 80064bc:	ffff80c0 	.word	0xffff80c0
 80064c0:	ffff8080 	.word	0xffff8080

080064c4 <USB_EPStartXfer>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 80064c4:	b590      	push	{r4, r7, lr}
 80064c6:	b08d      	sub	sp, #52	; 0x34
 80064c8:	af00      	add	r7, sp, #0
 80064ca:	6078      	str	r0, [r7, #4]
 80064cc:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer = 0;
 80064ce:	2300      	movs	r3, #0
 80064d0:	85fb      	strh	r3, [r7, #46]	; 0x2e
  uint32_t len = ep->xfer_len;
 80064d2:	683b      	ldr	r3, [r7, #0]
 80064d4:	699b      	ldr	r3, [r3, #24]
 80064d6:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* IN endpoint */
  if (ep->is_in == 1)
 80064d8:	683b      	ldr	r3, [r7, #0]
 80064da:	785b      	ldrb	r3, [r3, #1]
 80064dc:	2b01      	cmp	r3, #1
 80064de:	f040 814e 	bne.w	800677e <USB_EPStartXfer+0x2ba>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 80064e2:	683b      	ldr	r3, [r7, #0]
 80064e4:	699a      	ldr	r2, [r3, #24]
 80064e6:	683b      	ldr	r3, [r7, #0]
 80064e8:	691b      	ldr	r3, [r3, #16]
 80064ea:	429a      	cmp	r2, r3
 80064ec:	d909      	bls.n	8006502 <USB_EPStartXfer+0x3e>
    {
      len=ep->maxpacket;
 80064ee:	683b      	ldr	r3, [r7, #0]
 80064f0:	691b      	ldr	r3, [r3, #16]
 80064f2:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len-=len; 
 80064f4:	683b      	ldr	r3, [r7, #0]
 80064f6:	699a      	ldr	r2, [r3, #24]
 80064f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80064fa:	1ad2      	subs	r2, r2, r3
 80064fc:	683b      	ldr	r3, [r7, #0]
 80064fe:	619a      	str	r2, [r3, #24]
 8006500:	e005      	b.n	800650e <USB_EPStartXfer+0x4a>
    }
    else
    {  
      len=ep->xfer_len;
 8006502:	683b      	ldr	r3, [r7, #0]
 8006504:	699b      	ldr	r3, [r3, #24]
 8006506:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len =0;
 8006508:	683b      	ldr	r3, [r7, #0]
 800650a:	2200      	movs	r2, #0
 800650c:	619a      	str	r2, [r3, #24]
    }
    
    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0) 
 800650e:	683b      	ldr	r3, [r7, #0]
 8006510:	7a9b      	ldrb	r3, [r3, #10]
 8006512:	2b00      	cmp	r3, #0
 8006514:	d11c      	bne.n	8006550 <USB_EPStartXfer+0x8c>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, len);
 8006516:	683b      	ldr	r3, [r7, #0]
 8006518:	6959      	ldr	r1, [r3, #20]
 800651a:	683b      	ldr	r3, [r7, #0]
 800651c:	889a      	ldrh	r2, [r3, #4]
 800651e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006520:	b29b      	uxth	r3, r3
 8006522:	6878      	ldr	r0, [r7, #4]
 8006524:	f000 fb89 	bl	8006c3a <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8006528:	687b      	ldr	r3, [r7, #4]
 800652a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800652e:	b29b      	uxth	r3, r3
 8006530:	461a      	mov	r2, r3
 8006532:	683b      	ldr	r3, [r7, #0]
 8006534:	781b      	ldrb	r3, [r3, #0]
 8006536:	00db      	lsls	r3, r3, #3
 8006538:	4413      	add	r3, r2
 800653a:	3302      	adds	r3, #2
 800653c:	005b      	lsls	r3, r3, #1
 800653e:	461a      	mov	r2, r3
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	4413      	add	r3, r2
 8006544:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006548:	461a      	mov	r2, r3
 800654a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800654c:	6013      	str	r3, [r2, #0]
 800654e:	e0fa      	b.n	8006746 <USB_EPStartXfer+0x282>
    }
    else
    {
      /* Write the data to the USB endpoint */
      if (PCD_GET_ENDPOINT(USBx, ep->num)& USB_EP_DTOG_TX)
 8006550:	687b      	ldr	r3, [r7, #4]
 8006552:	683a      	ldr	r2, [r7, #0]
 8006554:	7812      	ldrb	r2, [r2, #0]
 8006556:	0092      	lsls	r2, r2, #2
 8006558:	4413      	add	r3, r2
 800655a:	881b      	ldrh	r3, [r3, #0]
 800655c:	b29b      	uxth	r3, r3
 800655e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006562:	2b00      	cmp	r3, #0
 8006564:	d05b      	beq.n	800661e <USB_EPStartXfer+0x15a>
      {
        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8006566:	683b      	ldr	r3, [r7, #0]
 8006568:	785b      	ldrb	r3, [r3, #1]
 800656a:	2b00      	cmp	r3, #0
 800656c:	d13c      	bne.n	80065e8 <USB_EPStartXfer+0x124>
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 8006574:	b29b      	uxth	r3, r3
 8006576:	461a      	mov	r2, r3
 8006578:	683b      	ldr	r3, [r7, #0]
 800657a:	781b      	ldrb	r3, [r3, #0]
 800657c:	00db      	lsls	r3, r3, #3
 800657e:	4413      	add	r3, r2
 8006580:	3306      	adds	r3, #6
 8006582:	005b      	lsls	r3, r3, #1
 8006584:	461a      	mov	r2, r3
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4413      	add	r3, r2
 800658a:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800658e:	61bb      	str	r3, [r7, #24]
 8006590:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006592:	2b3e      	cmp	r3, #62	; 0x3e
 8006594:	d916      	bls.n	80065c4 <USB_EPStartXfer+0x100>
 8006596:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006598:	095b      	lsrs	r3, r3, #5
 800659a:	84fb      	strh	r3, [r7, #38]	; 0x26
 800659c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800659e:	f003 031f 	and.w	r3, r3, #31
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d102      	bne.n	80065ac <USB_EPStartXfer+0xe8>
 80065a6:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80065a8:	3b01      	subs	r3, #1
 80065aa:	84fb      	strh	r3, [r7, #38]	; 0x26
 80065ac:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80065ae:	029b      	lsls	r3, r3, #10
 80065b0:	b29b      	uxth	r3, r3
 80065b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80065b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80065ba:	b29b      	uxth	r3, r3
 80065bc:	461a      	mov	r2, r3
 80065be:	69bb      	ldr	r3, [r7, #24]
 80065c0:	601a      	str	r2, [r3, #0]
 80065c2:	e028      	b.n	8006616 <USB_EPStartXfer+0x152>
 80065c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065c6:	085b      	lsrs	r3, r3, #1
 80065c8:	84fb      	strh	r3, [r7, #38]	; 0x26
 80065ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80065cc:	f003 0301 	and.w	r3, r3, #1
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d002      	beq.n	80065da <USB_EPStartXfer+0x116>
 80065d4:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80065d6:	3301      	adds	r3, #1
 80065d8:	84fb      	strh	r3, [r7, #38]	; 0x26
 80065da:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 80065dc:	029b      	lsls	r3, r3, #10
 80065de:	b29b      	uxth	r3, r3
 80065e0:	461a      	mov	r2, r3
 80065e2:	69bb      	ldr	r3, [r7, #24]
 80065e4:	601a      	str	r2, [r3, #0]
 80065e6:	e016      	b.n	8006616 <USB_EPStartXfer+0x152>
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	785b      	ldrb	r3, [r3, #1]
 80065ec:	2b01      	cmp	r3, #1
 80065ee:	d112      	bne.n	8006616 <USB_EPStartXfer+0x152>
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80065f6:	b29b      	uxth	r3, r3
 80065f8:	461a      	mov	r2, r3
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	00db      	lsls	r3, r3, #3
 8006600:	4413      	add	r3, r2
 8006602:	3302      	adds	r3, #2
 8006604:	005b      	lsls	r3, r3, #1
 8006606:	461a      	mov	r2, r3
 8006608:	687b      	ldr	r3, [r7, #4]
 800660a:	4413      	add	r3, r2
 800660c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006610:	461a      	mov	r2, r3
 8006612:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006614:	6013      	str	r3, [r2, #0]
        pmabuffer = ep->pmaaddr1;
 8006616:	683b      	ldr	r3, [r7, #0]
 8006618:	891b      	ldrh	r3, [r3, #8]
 800661a:	85fb      	strh	r3, [r7, #46]	; 0x2e
 800661c:	e05a      	b.n	80066d4 <USB_EPStartXfer+0x210>
      }
      else
      {
        /* Set the Double buffer counter for pmabuffer0 */
        PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800661e:	683b      	ldr	r3, [r7, #0]
 8006620:	785b      	ldrb	r3, [r3, #1]
 8006622:	2b00      	cmp	r3, #0
 8006624:	d13c      	bne.n	80066a0 <USB_EPStartXfer+0x1dc>
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800662c:	b29b      	uxth	r3, r3
 800662e:	461a      	mov	r2, r3
 8006630:	683b      	ldr	r3, [r7, #0]
 8006632:	781b      	ldrb	r3, [r3, #0]
 8006634:	00db      	lsls	r3, r3, #3
 8006636:	4413      	add	r3, r2
 8006638:	3302      	adds	r3, #2
 800663a:	005b      	lsls	r3, r3, #1
 800663c:	461a      	mov	r2, r3
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	4413      	add	r3, r2
 8006642:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006646:	617b      	str	r3, [r7, #20]
 8006648:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800664a:	2b3e      	cmp	r3, #62	; 0x3e
 800664c:	d916      	bls.n	800667c <USB_EPStartXfer+0x1b8>
 800664e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006650:	095b      	lsrs	r3, r3, #5
 8006652:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006654:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006656:	f003 031f 	and.w	r3, r3, #31
 800665a:	2b00      	cmp	r3, #0
 800665c:	d102      	bne.n	8006664 <USB_EPStartXfer+0x1a0>
 800665e:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006660:	3b01      	subs	r3, #1
 8006662:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006664:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006666:	029b      	lsls	r3, r3, #10
 8006668:	b29b      	uxth	r3, r3
 800666a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800666e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006672:	b29b      	uxth	r3, r3
 8006674:	461a      	mov	r2, r3
 8006676:	697b      	ldr	r3, [r7, #20]
 8006678:	601a      	str	r2, [r3, #0]
 800667a:	e028      	b.n	80066ce <USB_EPStartXfer+0x20a>
 800667c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800667e:	085b      	lsrs	r3, r3, #1
 8006680:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006682:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006684:	f003 0301 	and.w	r3, r3, #1
 8006688:	2b00      	cmp	r3, #0
 800668a:	d002      	beq.n	8006692 <USB_EPStartXfer+0x1ce>
 800668c:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800668e:	3301      	adds	r3, #1
 8006690:	84bb      	strh	r3, [r7, #36]	; 0x24
 8006692:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8006694:	029b      	lsls	r3, r3, #10
 8006696:	b29b      	uxth	r3, r3
 8006698:	461a      	mov	r2, r3
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	601a      	str	r2, [r3, #0]
 800669e:	e016      	b.n	80066ce <USB_EPStartXfer+0x20a>
 80066a0:	683b      	ldr	r3, [r7, #0]
 80066a2:	785b      	ldrb	r3, [r3, #1]
 80066a4:	2b01      	cmp	r3, #1
 80066a6:	d112      	bne.n	80066ce <USB_EPStartXfer+0x20a>
 80066a8:	687b      	ldr	r3, [r7, #4]
 80066aa:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80066ae:	b29b      	uxth	r3, r3
 80066b0:	461a      	mov	r2, r3
 80066b2:	683b      	ldr	r3, [r7, #0]
 80066b4:	781b      	ldrb	r3, [r3, #0]
 80066b6:	00db      	lsls	r3, r3, #3
 80066b8:	4413      	add	r3, r2
 80066ba:	3302      	adds	r3, #2
 80066bc:	005b      	lsls	r3, r3, #1
 80066be:	461a      	mov	r2, r3
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	4413      	add	r3, r2
 80066c4:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80066c8:	461a      	mov	r2, r3
 80066ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066cc:	6013      	str	r3, [r2, #0]
        pmabuffer = ep->pmaaddr0;
 80066ce:	683b      	ldr	r3, [r7, #0]
 80066d0:	88db      	ldrh	r3, [r3, #6]
 80066d2:	85fb      	strh	r3, [r7, #46]	; 0x2e
      }
      USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, len);
 80066d4:	683b      	ldr	r3, [r7, #0]
 80066d6:	6959      	ldr	r1, [r3, #20]
 80066d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80066da:	b29b      	uxth	r3, r3
 80066dc:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80066de:	6878      	ldr	r0, [r7, #4]
 80066e0:	f000 faab 	bl	8006c3a <USB_WritePMA>
      PCD_FreeUserBuffer(USBx, ep->num, ep->is_in);
 80066e4:	683b      	ldr	r3, [r7, #0]
 80066e6:	785b      	ldrb	r3, [r3, #1]
 80066e8:	2b00      	cmp	r3, #0
 80066ea:	d114      	bne.n	8006716 <USB_EPStartXfer+0x252>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	683a      	ldr	r2, [r7, #0]
 80066f0:	7812      	ldrb	r2, [r2, #0]
 80066f2:	0092      	lsls	r2, r2, #2
 80066f4:	441a      	add	r2, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	6839      	ldr	r1, [r7, #0]
 80066fa:	7809      	ldrb	r1, [r1, #0]
 80066fc:	0089      	lsls	r1, r1, #2
 80066fe:	440b      	add	r3, r1
 8006700:	881b      	ldrh	r3, [r3, #0]
 8006702:	b299      	uxth	r1, r3
 8006704:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006708:	400b      	ands	r3, r1
 800670a:	b299      	uxth	r1, r3
 800670c:	4b94      	ldr	r3, [pc, #592]	; (8006960 <USB_EPStartXfer+0x49c>)
 800670e:	430b      	orrs	r3, r1
 8006710:	b29b      	uxth	r3, r3
 8006712:	8013      	strh	r3, [r2, #0]
 8006714:	e017      	b.n	8006746 <USB_EPStartXfer+0x282>
 8006716:	683b      	ldr	r3, [r7, #0]
 8006718:	785b      	ldrb	r3, [r3, #1]
 800671a:	2b01      	cmp	r3, #1
 800671c:	d113      	bne.n	8006746 <USB_EPStartXfer+0x282>
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	683a      	ldr	r2, [r7, #0]
 8006722:	7812      	ldrb	r2, [r2, #0]
 8006724:	0092      	lsls	r2, r2, #2
 8006726:	441a      	add	r2, r3
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6839      	ldr	r1, [r7, #0]
 800672c:	7809      	ldrb	r1, [r1, #0]
 800672e:	0089      	lsls	r1, r1, #2
 8006730:	440b      	add	r3, r1
 8006732:	881b      	ldrh	r3, [r3, #0]
 8006734:	b299      	uxth	r1, r3
 8006736:	f640 730f 	movw	r3, #3855	; 0xf0f
 800673a:	400b      	ands	r3, r1
 800673c:	b299      	uxth	r1, r3
 800673e:	4b89      	ldr	r3, [pc, #548]	; (8006964 <USB_EPStartXfer+0x4a0>)
 8006740:	430b      	orrs	r3, r1
 8006742:	b29b      	uxth	r3, r3
 8006744:	8013      	strh	r3, [r2, #0]
    }
    
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	683a      	ldr	r2, [r7, #0]
 800674a:	7812      	ldrb	r2, [r2, #0]
 800674c:	0092      	lsls	r2, r2, #2
 800674e:	4413      	add	r3, r2
 8006750:	881b      	ldrh	r3, [r3, #0]
 8006752:	b29b      	uxth	r3, r3
 8006754:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006758:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800675c:	b29c      	uxth	r4, r3
 800675e:	f084 0310 	eor.w	r3, r4, #16
 8006762:	b29c      	uxth	r4, r3
 8006764:	f084 0320 	eor.w	r3, r4, #32
 8006768:	b29c      	uxth	r4, r3
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	683a      	ldr	r2, [r7, #0]
 800676e:	7812      	ldrb	r2, [r2, #0]
 8006770:	0092      	lsls	r2, r2, #2
 8006772:	441a      	add	r2, r3
 8006774:	4b7c      	ldr	r3, [pc, #496]	; (8006968 <USB_EPStartXfer+0x4a4>)
 8006776:	4323      	orrs	r3, r4
 8006778:	b29b      	uxth	r3, r3
 800677a:	8013      	strh	r3, [r2, #0]
 800677c:	e128      	b.n	80069d0 <USB_EPStartXfer+0x50c>
  }
  else /* OUT endpoint */
  {
    /* Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 800677e:	683b      	ldr	r3, [r7, #0]
 8006780:	699a      	ldr	r2, [r3, #24]
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	691b      	ldr	r3, [r3, #16]
 8006786:	429a      	cmp	r2, r3
 8006788:	d909      	bls.n	800679e <USB_EPStartXfer+0x2da>
    {
      len=ep->maxpacket;
 800678a:	683b      	ldr	r3, [r7, #0]
 800678c:	691b      	ldr	r3, [r3, #16]
 800678e:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len-=len; 
 8006790:	683b      	ldr	r3, [r7, #0]
 8006792:	699a      	ldr	r2, [r3, #24]
 8006794:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006796:	1ad2      	subs	r2, r2, r3
 8006798:	683b      	ldr	r3, [r7, #0]
 800679a:	619a      	str	r2, [r3, #24]
 800679c:	e005      	b.n	80067aa <USB_EPStartXfer+0x2e6>
    }
    else
    {
      len=ep->xfer_len;
 800679e:	683b      	ldr	r3, [r7, #0]
 80067a0:	699b      	ldr	r3, [r3, #24]
 80067a2:	62bb      	str	r3, [r7, #40]	; 0x28
      ep->xfer_len =0;
 80067a4:	683b      	ldr	r3, [r7, #0]
 80067a6:	2200      	movs	r2, #0
 80067a8:	619a      	str	r2, [r3, #24]
    }
    
    /* configure and validate Rx endpoint */
    if (ep->doublebuffer == 0) 
 80067aa:	683b      	ldr	r3, [r7, #0]
 80067ac:	7a9b      	ldrb	r3, [r3, #10]
 80067ae:	2b00      	cmp	r3, #0
 80067b0:	d13c      	bne.n	800682c <USB_EPStartXfer+0x368>
    {
      /*Set RX buffer count*/
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80067b8:	b29b      	uxth	r3, r3
 80067ba:	461a      	mov	r2, r3
 80067bc:	683b      	ldr	r3, [r7, #0]
 80067be:	781b      	ldrb	r3, [r3, #0]
 80067c0:	00db      	lsls	r3, r3, #3
 80067c2:	4413      	add	r3, r2
 80067c4:	3306      	adds	r3, #6
 80067c6:	005b      	lsls	r3, r3, #1
 80067c8:	461a      	mov	r2, r3
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	4413      	add	r3, r2
 80067ce:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80067d2:	613b      	str	r3, [r7, #16]
 80067d4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067d6:	2b3e      	cmp	r3, #62	; 0x3e
 80067d8:	d916      	bls.n	8006808 <USB_EPStartXfer+0x344>
 80067da:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067dc:	095b      	lsrs	r3, r3, #5
 80067de:	847b      	strh	r3, [r7, #34]	; 0x22
 80067e0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80067e2:	f003 031f 	and.w	r3, r3, #31
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d102      	bne.n	80067f0 <USB_EPStartXfer+0x32c>
 80067ea:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80067ec:	3b01      	subs	r3, #1
 80067ee:	847b      	strh	r3, [r7, #34]	; 0x22
 80067f0:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80067f2:	029b      	lsls	r3, r3, #10
 80067f4:	b29b      	uxth	r3, r3
 80067f6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067fa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067fe:	b29b      	uxth	r3, r3
 8006800:	461a      	mov	r2, r3
 8006802:	693b      	ldr	r3, [r7, #16]
 8006804:	601a      	str	r2, [r3, #0]
 8006806:	e0c8      	b.n	800699a <USB_EPStartXfer+0x4d6>
 8006808:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800680a:	085b      	lsrs	r3, r3, #1
 800680c:	847b      	strh	r3, [r7, #34]	; 0x22
 800680e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006810:	f003 0301 	and.w	r3, r3, #1
 8006814:	2b00      	cmp	r3, #0
 8006816:	d002      	beq.n	800681e <USB_EPStartXfer+0x35a>
 8006818:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 800681a:	3301      	adds	r3, #1
 800681c:	847b      	strh	r3, [r7, #34]	; 0x22
 800681e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8006820:	029b      	lsls	r3, r3, #10
 8006822:	b29b      	uxth	r3, r3
 8006824:	461a      	mov	r2, r3
 8006826:	693b      	ldr	r3, [r7, #16]
 8006828:	601a      	str	r2, [r3, #0]
 800682a:	e0b6      	b.n	800699a <USB_EPStartXfer+0x4d6>
    }
    else
    {
      /*Set the Double buffer counter*/
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	785b      	ldrb	r3, [r3, #1]
 8006830:	2b00      	cmp	r3, #0
 8006832:	d13c      	bne.n	80068ae <USB_EPStartXfer+0x3ea>
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800683a:	b29b      	uxth	r3, r3
 800683c:	461a      	mov	r2, r3
 800683e:	683b      	ldr	r3, [r7, #0]
 8006840:	781b      	ldrb	r3, [r3, #0]
 8006842:	00db      	lsls	r3, r3, #3
 8006844:	4413      	add	r3, r2
 8006846:	3302      	adds	r3, #2
 8006848:	005b      	lsls	r3, r3, #1
 800684a:	461a      	mov	r2, r3
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	4413      	add	r3, r2
 8006850:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006854:	60fb      	str	r3, [r7, #12]
 8006856:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006858:	2b3e      	cmp	r3, #62	; 0x3e
 800685a:	d916      	bls.n	800688a <USB_EPStartXfer+0x3c6>
 800685c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800685e:	095b      	lsrs	r3, r3, #5
 8006860:	843b      	strh	r3, [r7, #32]
 8006862:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006864:	f003 031f 	and.w	r3, r3, #31
 8006868:	2b00      	cmp	r3, #0
 800686a:	d102      	bne.n	8006872 <USB_EPStartXfer+0x3ae>
 800686c:	8c3b      	ldrh	r3, [r7, #32]
 800686e:	3b01      	subs	r3, #1
 8006870:	843b      	strh	r3, [r7, #32]
 8006872:	8c3b      	ldrh	r3, [r7, #32]
 8006874:	029b      	lsls	r3, r3, #10
 8006876:	b29b      	uxth	r3, r3
 8006878:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800687c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006880:	b29b      	uxth	r3, r3
 8006882:	461a      	mov	r2, r3
 8006884:	68fb      	ldr	r3, [r7, #12]
 8006886:	601a      	str	r2, [r3, #0]
 8006888:	e028      	b.n	80068dc <USB_EPStartXfer+0x418>
 800688a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800688c:	085b      	lsrs	r3, r3, #1
 800688e:	843b      	strh	r3, [r7, #32]
 8006890:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006892:	f003 0301 	and.w	r3, r3, #1
 8006896:	2b00      	cmp	r3, #0
 8006898:	d002      	beq.n	80068a0 <USB_EPStartXfer+0x3dc>
 800689a:	8c3b      	ldrh	r3, [r7, #32]
 800689c:	3301      	adds	r3, #1
 800689e:	843b      	strh	r3, [r7, #32]
 80068a0:	8c3b      	ldrh	r3, [r7, #32]
 80068a2:	029b      	lsls	r3, r3, #10
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	461a      	mov	r2, r3
 80068a8:	68fb      	ldr	r3, [r7, #12]
 80068aa:	601a      	str	r2, [r3, #0]
 80068ac:	e016      	b.n	80068dc <USB_EPStartXfer+0x418>
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	785b      	ldrb	r3, [r3, #1]
 80068b2:	2b01      	cmp	r3, #1
 80068b4:	d112      	bne.n	80068dc <USB_EPStartXfer+0x418>
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068bc:	b29b      	uxth	r3, r3
 80068be:	461a      	mov	r2, r3
 80068c0:	683b      	ldr	r3, [r7, #0]
 80068c2:	781b      	ldrb	r3, [r3, #0]
 80068c4:	00db      	lsls	r3, r3, #3
 80068c6:	4413      	add	r3, r2
 80068c8:	3302      	adds	r3, #2
 80068ca:	005b      	lsls	r3, r3, #1
 80068cc:	461a      	mov	r2, r3
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	4413      	add	r3, r2
 80068d2:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80068d6:	461a      	mov	r2, r3
 80068d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068da:	6013      	str	r3, [r2, #0]
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	785b      	ldrb	r3, [r3, #1]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d143      	bne.n	800696c <USB_EPStartXfer+0x4a8>
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	461a      	mov	r2, r3
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	781b      	ldrb	r3, [r3, #0]
 80068f2:	00db      	lsls	r3, r3, #3
 80068f4:	4413      	add	r3, r2
 80068f6:	3306      	adds	r3, #6
 80068f8:	005b      	lsls	r3, r3, #1
 80068fa:	461a      	mov	r2, r3
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	4413      	add	r3, r2
 8006900:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006904:	60bb      	str	r3, [r7, #8]
 8006906:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006908:	2b3e      	cmp	r3, #62	; 0x3e
 800690a:	d916      	bls.n	800693a <USB_EPStartXfer+0x476>
 800690c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800690e:	095b      	lsrs	r3, r3, #5
 8006910:	83fb      	strh	r3, [r7, #30]
 8006912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006914:	f003 031f 	and.w	r3, r3, #31
 8006918:	2b00      	cmp	r3, #0
 800691a:	d102      	bne.n	8006922 <USB_EPStartXfer+0x45e>
 800691c:	8bfb      	ldrh	r3, [r7, #30]
 800691e:	3b01      	subs	r3, #1
 8006920:	83fb      	strh	r3, [r7, #30]
 8006922:	8bfb      	ldrh	r3, [r7, #30]
 8006924:	029b      	lsls	r3, r3, #10
 8006926:	b29b      	uxth	r3, r3
 8006928:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800692c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8006930:	b29b      	uxth	r3, r3
 8006932:	461a      	mov	r2, r3
 8006934:	68bb      	ldr	r3, [r7, #8]
 8006936:	601a      	str	r2, [r3, #0]
 8006938:	e02f      	b.n	800699a <USB_EPStartXfer+0x4d6>
 800693a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800693c:	085b      	lsrs	r3, r3, #1
 800693e:	83fb      	strh	r3, [r7, #30]
 8006940:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006942:	f003 0301 	and.w	r3, r3, #1
 8006946:	2b00      	cmp	r3, #0
 8006948:	d002      	beq.n	8006950 <USB_EPStartXfer+0x48c>
 800694a:	8bfb      	ldrh	r3, [r7, #30]
 800694c:	3301      	adds	r3, #1
 800694e:	83fb      	strh	r3, [r7, #30]
 8006950:	8bfb      	ldrh	r3, [r7, #30]
 8006952:	029b      	lsls	r3, r3, #10
 8006954:	b29b      	uxth	r3, r3
 8006956:	461a      	mov	r2, r3
 8006958:	68bb      	ldr	r3, [r7, #8]
 800695a:	601a      	str	r2, [r3, #0]
 800695c:	e01d      	b.n	800699a <USB_EPStartXfer+0x4d6>
 800695e:	bf00      	nop
 8006960:	ffff80c0 	.word	0xffff80c0
 8006964:	ffffc080 	.word	0xffffc080
 8006968:	ffff8080 	.word	0xffff8080
 800696c:	683b      	ldr	r3, [r7, #0]
 800696e:	785b      	ldrb	r3, [r3, #1]
 8006970:	2b01      	cmp	r3, #1
 8006972:	d112      	bne.n	800699a <USB_EPStartXfer+0x4d6>
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	f8b3 3050 	ldrh.w	r3, [r3, #80]	; 0x50
 800697a:	b29b      	uxth	r3, r3
 800697c:	461a      	mov	r2, r3
 800697e:	683b      	ldr	r3, [r7, #0]
 8006980:	781b      	ldrb	r3, [r3, #0]
 8006982:	00db      	lsls	r3, r3, #3
 8006984:	4413      	add	r3, r2
 8006986:	3302      	adds	r3, #2
 8006988:	005b      	lsls	r3, r3, #1
 800698a:	461a      	mov	r2, r3
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	4413      	add	r3, r2
 8006990:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006994:	461a      	mov	r2, r3
 8006996:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006998:	6013      	str	r3, [r2, #0]
    }
    
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	683a      	ldr	r2, [r7, #0]
 800699e:	7812      	ldrb	r2, [r2, #0]
 80069a0:	0092      	lsls	r2, r2, #2
 80069a2:	4413      	add	r3, r2
 80069a4:	881b      	ldrh	r3, [r3, #0]
 80069a6:	b29b      	uxth	r3, r3
 80069a8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80069ac:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80069b0:	b29c      	uxth	r4, r3
 80069b2:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 80069b6:	b29c      	uxth	r4, r3
 80069b8:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 80069bc:	b29c      	uxth	r4, r3
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	683a      	ldr	r2, [r7, #0]
 80069c2:	7812      	ldrb	r2, [r2, #0]
 80069c4:	0092      	lsls	r2, r2, #2
 80069c6:	441a      	add	r2, r3
 80069c8:	4b04      	ldr	r3, [pc, #16]	; (80069dc <USB_EPStartXfer+0x518>)
 80069ca:	4323      	orrs	r3, r4
 80069cc:	b29b      	uxth	r3, r3
 80069ce:	8013      	strh	r3, [r2, #0]
  }
  
  return HAL_OK;
 80069d0:	2300      	movs	r3, #0
}
 80069d2:	4618      	mov	r0, r3
 80069d4:	3734      	adds	r7, #52	; 0x34
 80069d6:	46bd      	mov	sp, r7
 80069d8:	bd90      	pop	{r4, r7, pc}
 80069da:	bf00      	nop
 80069dc:	ffff8080 	.word	0xffff8080

080069e0 <USB_EPSetStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure   
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx , USB_EPTypeDef *ep)
{
 80069e0:	b490      	push	{r4, r7}
 80069e2:	b082      	sub	sp, #8
 80069e4:	af00      	add	r7, sp, #0
 80069e6:	6078      	str	r0, [r7, #4]
 80069e8:	6039      	str	r1, [r7, #0]
  if (ep->num == 0)
 80069ea:	683b      	ldr	r3, [r7, #0]
 80069ec:	781b      	ldrb	r3, [r3, #0]
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	d118      	bne.n	8006a24 <USB_EPSetStall+0x44>
  {
    /* This macro sets STALL status for RX & TX*/ 
    PCD_SET_EP_TXRX_STATUS(USBx, ep->num, USB_EP_RX_STALL, USB_EP_TX_STALL); 
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	683a      	ldr	r2, [r7, #0]
 80069f6:	7812      	ldrb	r2, [r2, #0]
 80069f8:	0092      	lsls	r2, r2, #2
 80069fa:	4413      	add	r3, r2
 80069fc:	881b      	ldrh	r3, [r3, #0]
 80069fe:	b29b      	uxth	r3, r3
 8006a00:	f64b 74bf 	movw	r4, #49087	; 0xbfbf
 8006a04:	401c      	ands	r4, r3
 8006a06:	f484 5480 	eor.w	r4, r4, #4096	; 0x1000
 8006a0a:	f084 0410 	eor.w	r4, r4, #16
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	683a      	ldr	r2, [r7, #0]
 8006a12:	7812      	ldrb	r2, [r2, #0]
 8006a14:	0092      	lsls	r2, r2, #2
 8006a16:	441a      	add	r2, r3
 8006a18:	b2a1      	uxth	r1, r4
 8006a1a:	4b20      	ldr	r3, [pc, #128]	; (8006a9c <USB_EPSetStall+0xbc>)
 8006a1c:	430b      	orrs	r3, r1
 8006a1e:	b29b      	uxth	r3, r3
 8006a20:	8013      	strh	r3, [r2, #0]
 8006a22:	e034      	b.n	8006a8e <USB_EPSetStall+0xae>
  }
  else
  {
    if (ep->is_in)
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	785b      	ldrb	r3, [r3, #1]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d018      	beq.n	8006a5e <USB_EPSetStall+0x7e>
    {
      PCD_SET_EP_TX_STATUS(USBx, ep->num , USB_EP_TX_STALL); 
 8006a2c:	687b      	ldr	r3, [r7, #4]
 8006a2e:	683a      	ldr	r2, [r7, #0]
 8006a30:	7812      	ldrb	r2, [r2, #0]
 8006a32:	0092      	lsls	r2, r2, #2
 8006a34:	4413      	add	r3, r2
 8006a36:	881b      	ldrh	r3, [r3, #0]
 8006a38:	b29b      	uxth	r3, r3
 8006a3a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006a3e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006a42:	b29c      	uxth	r4, r3
 8006a44:	f084 0310 	eor.w	r3, r4, #16
 8006a48:	b29c      	uxth	r4, r3
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	683a      	ldr	r2, [r7, #0]
 8006a4e:	7812      	ldrb	r2, [r2, #0]
 8006a50:	0092      	lsls	r2, r2, #2
 8006a52:	441a      	add	r2, r3
 8006a54:	4b11      	ldr	r3, [pc, #68]	; (8006a9c <USB_EPSetStall+0xbc>)
 8006a56:	4323      	orrs	r3, r4
 8006a58:	b29b      	uxth	r3, r3
 8006a5a:	8013      	strh	r3, [r2, #0]
 8006a5c:	e017      	b.n	8006a8e <USB_EPSetStall+0xae>
    }
    else
    {
      PCD_SET_EP_RX_STATUS(USBx, ep->num , USB_EP_RX_STALL);
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	683a      	ldr	r2, [r7, #0]
 8006a62:	7812      	ldrb	r2, [r2, #0]
 8006a64:	0092      	lsls	r2, r2, #2
 8006a66:	4413      	add	r3, r2
 8006a68:	881b      	ldrh	r3, [r3, #0]
 8006a6a:	b29b      	uxth	r3, r3
 8006a6c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006a70:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006a74:	b29c      	uxth	r4, r3
 8006a76:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006a7a:	b29c      	uxth	r4, r3
 8006a7c:	687b      	ldr	r3, [r7, #4]
 8006a7e:	683a      	ldr	r2, [r7, #0]
 8006a80:	7812      	ldrb	r2, [r2, #0]
 8006a82:	0092      	lsls	r2, r2, #2
 8006a84:	441a      	add	r2, r3
 8006a86:	4b05      	ldr	r3, [pc, #20]	; (8006a9c <USB_EPSetStall+0xbc>)
 8006a88:	4323      	orrs	r3, r4
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	8013      	strh	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8006a8e:	2300      	movs	r3, #0
}
 8006a90:	4618      	mov	r0, r3
 8006a92:	3708      	adds	r7, #8
 8006a94:	46bd      	mov	sp, r7
 8006a96:	bc90      	pop	{r4, r7}
 8006a98:	4770      	bx	lr
 8006a9a:	bf00      	nop
 8006a9c:	ffff8080 	.word	0xffff8080

08006aa0 <USB_EPClearStall>:
  * @param  USBx : Selected device
  * @param  ep: pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006aa0:	b490      	push	{r4, r7}
 8006aa2:	b082      	sub	sp, #8
 8006aa4:	af00      	add	r7, sp, #0
 8006aa6:	6078      	str	r0, [r7, #4]
 8006aa8:	6039      	str	r1, [r7, #0]
  if (ep->is_in)
 8006aaa:	683b      	ldr	r3, [r7, #0]
 8006aac:	785b      	ldrb	r3, [r3, #1]
 8006aae:	2b00      	cmp	r3, #0
 8006ab0:	d03a      	beq.n	8006b28 <USB_EPClearStall+0x88>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006ab2:	687b      	ldr	r3, [r7, #4]
 8006ab4:	683a      	ldr	r2, [r7, #0]
 8006ab6:	7812      	ldrb	r2, [r2, #0]
 8006ab8:	0092      	lsls	r2, r2, #2
 8006aba:	4413      	add	r3, r2
 8006abc:	881b      	ldrh	r3, [r3, #0]
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d013      	beq.n	8006af0 <USB_EPClearStall+0x50>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	683a      	ldr	r2, [r7, #0]
 8006acc:	7812      	ldrb	r2, [r2, #0]
 8006ace:	0092      	lsls	r2, r2, #2
 8006ad0:	441a      	add	r2, r3
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	6839      	ldr	r1, [r7, #0]
 8006ad6:	7809      	ldrb	r1, [r1, #0]
 8006ad8:	0089      	lsls	r1, r1, #2
 8006ada:	440b      	add	r3, r1
 8006adc:	881b      	ldrh	r3, [r3, #0]
 8006ade:	b299      	uxth	r1, r3
 8006ae0:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006ae4:	400b      	ands	r3, r1
 8006ae6:	b299      	uxth	r1, r3
 8006ae8:	4b2f      	ldr	r3, [pc, #188]	; (8006ba8 <USB_EPClearStall+0x108>)
 8006aea:	430b      	orrs	r3, r1
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	683a      	ldr	r2, [r7, #0]
 8006af4:	7812      	ldrb	r2, [r2, #0]
 8006af6:	0092      	lsls	r2, r2, #2
 8006af8:	4413      	add	r3, r2
 8006afa:	881b      	ldrh	r3, [r3, #0]
 8006afc:	b29b      	uxth	r3, r3
 8006afe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006b02:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006b06:	b29c      	uxth	r4, r3
 8006b08:	f084 0310 	eor.w	r3, r4, #16
 8006b0c:	b29c      	uxth	r4, r3
 8006b0e:	f084 0320 	eor.w	r3, r4, #32
 8006b12:	b29c      	uxth	r4, r3
 8006b14:	687b      	ldr	r3, [r7, #4]
 8006b16:	683a      	ldr	r2, [r7, #0]
 8006b18:	7812      	ldrb	r2, [r2, #0]
 8006b1a:	0092      	lsls	r2, r2, #2
 8006b1c:	441a      	add	r2, r3
 8006b1e:	4b23      	ldr	r3, [pc, #140]	; (8006bac <USB_EPClearStall+0x10c>)
 8006b20:	4323      	orrs	r3, r4
 8006b22:	b29b      	uxth	r3, r3
 8006b24:	8013      	strh	r3, [r2, #0]
 8006b26:	e039      	b.n	8006b9c <USB_EPClearStall+0xfc>
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006b28:	687b      	ldr	r3, [r7, #4]
 8006b2a:	683a      	ldr	r2, [r7, #0]
 8006b2c:	7812      	ldrb	r2, [r2, #0]
 8006b2e:	0092      	lsls	r2, r2, #2
 8006b30:	4413      	add	r3, r2
 8006b32:	881b      	ldrh	r3, [r3, #0]
 8006b34:	b29b      	uxth	r3, r3
 8006b36:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d013      	beq.n	8006b66 <USB_EPClearStall+0xc6>
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	683a      	ldr	r2, [r7, #0]
 8006b42:	7812      	ldrb	r2, [r2, #0]
 8006b44:	0092      	lsls	r2, r2, #2
 8006b46:	441a      	add	r2, r3
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	6839      	ldr	r1, [r7, #0]
 8006b4c:	7809      	ldrb	r1, [r1, #0]
 8006b4e:	0089      	lsls	r1, r1, #2
 8006b50:	440b      	add	r3, r1
 8006b52:	881b      	ldrh	r3, [r3, #0]
 8006b54:	b299      	uxth	r1, r3
 8006b56:	f640 730f 	movw	r3, #3855	; 0xf0f
 8006b5a:	400b      	ands	r3, r1
 8006b5c:	b299      	uxth	r1, r3
 8006b5e:	4b14      	ldr	r3, [pc, #80]	; (8006bb0 <USB_EPClearStall+0x110>)
 8006b60:	430b      	orrs	r3, r1
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	8013      	strh	r3, [r2, #0]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006b66:	687b      	ldr	r3, [r7, #4]
 8006b68:	683a      	ldr	r2, [r7, #0]
 8006b6a:	7812      	ldrb	r2, [r2, #0]
 8006b6c:	0092      	lsls	r2, r2, #2
 8006b6e:	4413      	add	r3, r2
 8006b70:	881b      	ldrh	r3, [r3, #0]
 8006b72:	b29b      	uxth	r3, r3
 8006b74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006b78:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b7c:	b29c      	uxth	r4, r3
 8006b7e:	f484 5380 	eor.w	r3, r4, #4096	; 0x1000
 8006b82:	b29c      	uxth	r4, r3
 8006b84:	f484 5300 	eor.w	r3, r4, #8192	; 0x2000
 8006b88:	b29c      	uxth	r4, r3
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	683a      	ldr	r2, [r7, #0]
 8006b8e:	7812      	ldrb	r2, [r2, #0]
 8006b90:	0092      	lsls	r2, r2, #2
 8006b92:	441a      	add	r2, r3
 8006b94:	4b05      	ldr	r3, [pc, #20]	; (8006bac <USB_EPClearStall+0x10c>)
 8006b96:	4323      	orrs	r3, r4
 8006b98:	b29b      	uxth	r3, r3
 8006b9a:	8013      	strh	r3, [r2, #0]
  }
  return HAL_OK;
 8006b9c:	2300      	movs	r3, #0
}
 8006b9e:	4618      	mov	r0, r3
 8006ba0:	3708      	adds	r7, #8
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	bc90      	pop	{r4, r7}
 8006ba6:	4770      	bx	lr
 8006ba8:	ffff80c0 	.word	0xffff80c0
 8006bac:	ffff8080 	.word	0xffff8080
 8006bb0:	ffffc080 	.word	0xffffc080

08006bb4 <USB_SetDevAddress>:
  * @param  address : new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress (USB_TypeDef *USBx, uint8_t address)
{
 8006bb4:	b480      	push	{r7}
 8006bb6:	b083      	sub	sp, #12
 8006bb8:	af00      	add	r7, sp, #0
 8006bba:	6078      	str	r0, [r7, #4]
 8006bbc:	460b      	mov	r3, r1
 8006bbe:	70fb      	strb	r3, [r7, #3]
  if(address == 0) 
 8006bc0:	78fb      	ldrb	r3, [r7, #3]
 8006bc2:	2b00      	cmp	r3, #0
 8006bc4:	d103      	bne.n	8006bce <USB_SetDevAddress+0x1a>
  {
   /* set device address and enable function */
   USBx->DADDR = USB_DADDR_EF;
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	2280      	movs	r2, #128	; 0x80
 8006bca:	f8a3 204c 	strh.w	r2, [r3, #76]	; 0x4c
  }
  
  return HAL_OK;
 8006bce:	2300      	movs	r3, #0
}
 8006bd0:	4618      	mov	r0, r3
 8006bd2:	370c      	adds	r7, #12
 8006bd4:	46bd      	mov	sp, r7
 8006bd6:	bc80      	pop	{r7}
 8006bd8:	4770      	bx	lr

08006bda <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect (USB_TypeDef *USBx)
{
 8006bda:	b480      	push	{r7}
 8006bdc:	b083      	sub	sp, #12
 8006bde:	af00      	add	r7, sp, #0
 8006be0:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006be2:	2300      	movs	r3, #0
}
 8006be4:	4618      	mov	r0, r3
 8006be6:	370c      	adds	r7, #12
 8006be8:	46bd      	mov	sp, r7
 8006bea:	bc80      	pop	{r7}
 8006bec:	4770      	bx	lr

08006bee <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling the pull-up/pull-down
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect (USB_TypeDef *USBx)
{
 8006bee:	b480      	push	{r7}
 8006bf0:	b083      	sub	sp, #12
 8006bf2:	af00      	add	r7, sp, #0
 8006bf4:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006bf6:	2300      	movs	r3, #0
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	370c      	adds	r7, #12
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	bc80      	pop	{r7}
 8006c00:	4770      	bx	lr

08006c02 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx : Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts (USB_TypeDef *USBx)
{
 8006c02:	b480      	push	{r7}
 8006c04:	b085      	sub	sp, #20
 8006c06:	af00      	add	r7, sp, #0
 8006c08:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg = 0;
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	60fb      	str	r3, [r7, #12]
  
  tmpreg = USBx->ISTR;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	f8b3 3044 	ldrh.w	r3, [r3, #68]	; 0x44
 8006c14:	b29b      	uxth	r3, r3
 8006c16:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 8006c18:	68fb      	ldr	r3, [r7, #12]
}
 8006c1a:	4618      	mov	r0, r3
 8006c1c:	3714      	adds	r7, #20
 8006c1e:	46bd      	mov	sp, r7
 8006c20:	bc80      	pop	{r7}
 8006c22:	4770      	bx	lr

08006c24 <USB_EP0_OutStart>:
  * @param  USBx : Selected device
  * @param  psetup : pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_TypeDef *USBx, uint8_t *psetup)
{
 8006c24:	b480      	push	{r7}
 8006c26:	b083      	sub	sp, #12
 8006c28:	af00      	add	r7, sp, #0
 8006c2a:	6078      	str	r0, [r7, #4]
 8006c2c:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used 
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */
  return HAL_OK;
 8006c2e:	2300      	movs	r3, #0
}
 8006c30:	4618      	mov	r0, r3
 8006c32:	370c      	adds	r7, #12
 8006c34:	46bd      	mov	sp, r7
 8006c36:	bc80      	pop	{r7}
 8006c38:	4770      	bx	lr

08006c3a <USB_WritePMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006c3a:	b480      	push	{r7}
 8006c3c:	b08b      	sub	sp, #44	; 0x2c
 8006c3e:	af00      	add	r7, sp, #0
 8006c40:	60f8      	str	r0, [r7, #12]
 8006c42:	60b9      	str	r1, [r7, #8]
 8006c44:	4611      	mov	r1, r2
 8006c46:	461a      	mov	r2, r3
 8006c48:	460b      	mov	r3, r1
 8006c4a:	80fb      	strh	r3, [r7, #6]
 8006c4c:	4613      	mov	r3, r2
 8006c4e:	80bb      	strh	r3, [r7, #4]
  uint32_t nbytes = (wNBytes + 1) >> 1;   /* nbytes = (wNBytes + 1) / 2 */
 8006c50:	88bb      	ldrh	r3, [r7, #4]
 8006c52:	3301      	adds	r3, #1
 8006c54:	105b      	asrs	r3, r3, #1
 8006c56:	61fb      	str	r3, [r7, #28]
  uint32_t index = 0, temp1 = 0, temp2 = 0;
 8006c58:	2300      	movs	r3, #0
 8006c5a:	627b      	str	r3, [r7, #36]	; 0x24
 8006c5c:	2300      	movs	r3, #0
 8006c5e:	61bb      	str	r3, [r7, #24]
 8006c60:	2300      	movs	r3, #0
 8006c62:	617b      	str	r3, [r7, #20]
  uint16_t *pdwVal = NULL;
 8006c64:	2300      	movs	r3, #0
 8006c66:	623b      	str	r3, [r7, #32]
  
  pdwVal = (uint16_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8006c68:	88fb      	ldrh	r3, [r7, #6]
 8006c6a:	005b      	lsls	r3, r3, #1
 8006c6c:	461a      	mov	r2, r3
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	4413      	add	r3, r2
 8006c72:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006c76:	623b      	str	r3, [r7, #32]
  for (index = nbytes; index != 0; index--)
 8006c78:	69fb      	ldr	r3, [r7, #28]
 8006c7a:	627b      	str	r3, [r7, #36]	; 0x24
 8006c7c:	e01b      	b.n	8006cb6 <USB_WritePMA+0x7c>
  {
    temp1 = (uint16_t) * pbUsrBuf;
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	781b      	ldrb	r3, [r3, #0]
 8006c82:	61bb      	str	r3, [r7, #24]
    pbUsrBuf++;
 8006c84:	68bb      	ldr	r3, [r7, #8]
 8006c86:	3301      	adds	r3, #1
 8006c88:	60bb      	str	r3, [r7, #8]
    temp2 = temp1 | (uint16_t) * pbUsrBuf << 8;
 8006c8a:	68bb      	ldr	r3, [r7, #8]
 8006c8c:	781b      	ldrb	r3, [r3, #0]
 8006c8e:	021b      	lsls	r3, r3, #8
 8006c90:	461a      	mov	r2, r3
 8006c92:	69bb      	ldr	r3, [r7, #24]
 8006c94:	4313      	orrs	r3, r2
 8006c96:	617b      	str	r3, [r7, #20]
    *pdwVal++ = temp2;
 8006c98:	6a3b      	ldr	r3, [r7, #32]
 8006c9a:	1c9a      	adds	r2, r3, #2
 8006c9c:	623a      	str	r2, [r7, #32]
 8006c9e:	697a      	ldr	r2, [r7, #20]
 8006ca0:	b292      	uxth	r2, r2
 8006ca2:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8006ca4:	6a3b      	ldr	r3, [r7, #32]
 8006ca6:	3302      	adds	r3, #2
 8006ca8:	623b      	str	r3, [r7, #32]
    pbUsrBuf++;
 8006caa:	68bb      	ldr	r3, [r7, #8]
 8006cac:	3301      	adds	r3, #1
 8006cae:	60bb      	str	r3, [r7, #8]
  for (index = nbytes; index != 0; index--)
 8006cb0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb2:	3b01      	subs	r3, #1
 8006cb4:	627b      	str	r3, [r7, #36]	; 0x24
 8006cb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006cb8:	2b00      	cmp	r3, #0
 8006cba:	d1e0      	bne.n	8006c7e <USB_WritePMA+0x44>
  }
}
 8006cbc:	bf00      	nop
 8006cbe:	372c      	adds	r7, #44	; 0x2c
 8006cc0:	46bd      	mov	sp, r7
 8006cc2:	bc80      	pop	{r7}
 8006cc4:	4770      	bx	lr

08006cc6 <USB_ReadPMA>:
  * @param  wPMABufAddr : address into PMA.
  * @param  wNBytes : number of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8006cc6:	b480      	push	{r7}
 8006cc8:	b089      	sub	sp, #36	; 0x24
 8006cca:	af00      	add	r7, sp, #0
 8006ccc:	60f8      	str	r0, [r7, #12]
 8006cce:	60b9      	str	r1, [r7, #8]
 8006cd0:	4611      	mov	r1, r2
 8006cd2:	461a      	mov	r2, r3
 8006cd4:	460b      	mov	r3, r1
 8006cd6:	80fb      	strh	r3, [r7, #6]
 8006cd8:	4613      	mov	r3, r2
 8006cda:	80bb      	strh	r3, [r7, #4]
  uint32_t nbytes = (wNBytes + 1) >> 1;/* /2*/
 8006cdc:	88bb      	ldrh	r3, [r7, #4]
 8006cde:	3301      	adds	r3, #1
 8006ce0:	105b      	asrs	r3, r3, #1
 8006ce2:	617b      	str	r3, [r7, #20]
  uint32_t index = 0;
 8006ce4:	2300      	movs	r3, #0
 8006ce6:	61fb      	str	r3, [r7, #28]
  uint32_t *pdwVal = NULL;
 8006ce8:	2300      	movs	r3, #0
 8006cea:	61bb      	str	r3, [r7, #24]
  
  pdwVal = (uint32_t *)(wPMABufAddr * 2 + (uint32_t)USBx + 0x400);
 8006cec:	88fb      	ldrh	r3, [r7, #6]
 8006cee:	005b      	lsls	r3, r3, #1
 8006cf0:	461a      	mov	r2, r3
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	4413      	add	r3, r2
 8006cf6:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8006cfa:	61bb      	str	r3, [r7, #24]
  for (index = nbytes; index != 0; index--)
 8006cfc:	697b      	ldr	r3, [r7, #20]
 8006cfe:	61fb      	str	r3, [r7, #28]
 8006d00:	e00e      	b.n	8006d20 <USB_ReadPMA+0x5a>
  {
    *(uint16_t*)pbUsrBuf++ = *pdwVal++;
 8006d02:	68bb      	ldr	r3, [r7, #8]
 8006d04:	1c5a      	adds	r2, r3, #1
 8006d06:	60ba      	str	r2, [r7, #8]
 8006d08:	69ba      	ldr	r2, [r7, #24]
 8006d0a:	1d11      	adds	r1, r2, #4
 8006d0c:	61b9      	str	r1, [r7, #24]
 8006d0e:	6812      	ldr	r2, [r2, #0]
 8006d10:	b292      	uxth	r2, r2
 8006d12:	801a      	strh	r2, [r3, #0]
    pbUsrBuf++;
 8006d14:	68bb      	ldr	r3, [r7, #8]
 8006d16:	3301      	adds	r3, #1
 8006d18:	60bb      	str	r3, [r7, #8]
  for (index = nbytes; index != 0; index--)
 8006d1a:	69fb      	ldr	r3, [r7, #28]
 8006d1c:	3b01      	subs	r3, #1
 8006d1e:	61fb      	str	r3, [r7, #28]
 8006d20:	69fb      	ldr	r3, [r7, #28]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d1ed      	bne.n	8006d02 <USB_ReadPMA+0x3c>
  }
}
 8006d26:	bf00      	nop
 8006d28:	3724      	adds	r7, #36	; 0x24
 8006d2a:	46bd      	mov	sp, r7
 8006d2c:	bc80      	pop	{r7}
 8006d2e:	4770      	bx	lr

08006d30 <USBD_CDC_Init>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init (USBD_HandleTypeDef *pdev, 
                               uint8_t cfgidx)
{
 8006d30:	b580      	push	{r7, lr}
 8006d32:	b084      	sub	sp, #16
 8006d34:	af00      	add	r7, sp, #0
 8006d36:	6078      	str	r0, [r7, #4]
 8006d38:	460b      	mov	r3, r1
 8006d3a:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;
  
  if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	7c1b      	ldrb	r3, [r3, #16]
 8006d44:	2b00      	cmp	r3, #0
 8006d46:	d10e      	bne.n	8006d66 <USBD_CDC_Init+0x36>
  {  
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8006d48:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006d4c:	2202      	movs	r2, #2
 8006d4e:	2181      	movs	r1, #129	; 0x81
 8006d50:	6878      	ldr	r0, [r7, #4]
 8006d52:	f004 f8ad 	bl	800aeb0 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_HS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8006d56:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006d5a:	2202      	movs	r2, #2
 8006d5c:	2101      	movs	r1, #1
 8006d5e:	6878      	ldr	r0, [r7, #4]
 8006d60:	f004 f8a6 	bl	800aeb0 <USBD_LL_OpenEP>
 8006d64:	e00b      	b.n	8006d7e <USBD_CDC_Init+0x4e>
    
  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev,
 8006d66:	2340      	movs	r3, #64	; 0x40
 8006d68:	2202      	movs	r2, #2
 8006d6a:	2181      	movs	r1, #129	; 0x81
 8006d6c:	6878      	ldr	r0, [r7, #4]
 8006d6e:	f004 f89f 	bl	800aeb0 <USBD_LL_OpenEP>
                   CDC_IN_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_IN_PACKET_SIZE);
    
    /* Open EP OUT */
    USBD_LL_OpenEP(pdev,
 8006d72:	2340      	movs	r3, #64	; 0x40
 8006d74:	2202      	movs	r2, #2
 8006d76:	2101      	movs	r1, #1
 8006d78:	6878      	ldr	r0, [r7, #4]
 8006d7a:	f004 f899 	bl	800aeb0 <USBD_LL_OpenEP>
                   CDC_OUT_EP,
                   USBD_EP_TYPE_BULK,
                   CDC_DATA_FS_OUT_PACKET_SIZE);
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev,
 8006d7e:	2308      	movs	r3, #8
 8006d80:	2203      	movs	r2, #3
 8006d82:	2182      	movs	r1, #130	; 0x82
 8006d84:	6878      	ldr	r0, [r7, #4]
 8006d86:	f004 f893 	bl	800aeb0 <USBD_LL_OpenEP>
                 CDC_CMD_EP,
                 USBD_EP_TYPE_INTR,
                 CDC_CMD_PACKET_SIZE);
  
    
  pdev->pClassData = USBD_malloc(sizeof (USBD_CDC_HandleTypeDef));
 8006d8a:	f44f 7007 	mov.w	r0, #540	; 0x21c
 8006d8e:	f004 fa53 	bl	800b238 <USBD_static_malloc>
 8006d92:	4602      	mov	r2, r0
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  
  if(pdev->pClassData == NULL)
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006da0:	2b00      	cmp	r3, #0
 8006da2:	d102      	bne.n	8006daa <USBD_CDC_Init+0x7a>
  {
    ret = 1; 
 8006da4:	2301      	movs	r3, #1
 8006da6:	73fb      	strb	r3, [r7, #15]
 8006da8:	e026      	b.n	8006df8 <USBD_CDC_Init+0xc8>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006db0:	60bb      	str	r3, [r7, #8]
    
    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8006db8:	681b      	ldr	r3, [r3, #0]
 8006dba:	4798      	blx	r3
    
    /* Init Xfer states */
    hcdc->TxState =0;
 8006dbc:	68bb      	ldr	r3, [r7, #8]
 8006dbe:	2200      	movs	r2, #0
 8006dc0:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    hcdc->RxState =0;
 8006dc4:	68bb      	ldr	r3, [r7, #8]
 8006dc6:	2200      	movs	r2, #0
 8006dc8:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
       
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	7c1b      	ldrb	r3, [r3, #16]
 8006dd0:	2b00      	cmp	r3, #0
 8006dd2:	d109      	bne.n	8006de8 <USBD_CDC_Init+0xb8>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006dd4:	68bb      	ldr	r3, [r7, #8]
 8006dd6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006dda:	f44f 7300 	mov.w	r3, #512	; 0x200
 8006dde:	2101      	movs	r1, #1
 8006de0:	6878      	ldr	r0, [r7, #4]
 8006de2:	f004 f9db 	bl	800b19c <USBD_LL_PrepareReceive>
 8006de6:	e007      	b.n	8006df8 <USBD_CDC_Init+0xc8>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8006de8:	68bb      	ldr	r3, [r7, #8]
 8006dea:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8006dee:	2340      	movs	r3, #64	; 0x40
 8006df0:	2101      	movs	r1, #1
 8006df2:	6878      	ldr	r0, [r7, #4]
 8006df4:	f004 f9d2 	bl	800b19c <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    
    
  }
  return ret;
 8006df8:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dfa:	4618      	mov	r0, r3
 8006dfc:	3710      	adds	r7, #16
 8006dfe:	46bd      	mov	sp, r7
 8006e00:	bd80      	pop	{r7, pc}

08006e02 <USBD_CDC_DeInit>:
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit (USBD_HandleTypeDef *pdev, 
                                 uint8_t cfgidx)
{
 8006e02:	b580      	push	{r7, lr}
 8006e04:	b084      	sub	sp, #16
 8006e06:	af00      	add	r7, sp, #0
 8006e08:	6078      	str	r0, [r7, #4]
 8006e0a:	460b      	mov	r3, r1
 8006e0c:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0;
 8006e0e:	2300      	movs	r3, #0
 8006e10:	73fb      	strb	r3, [r7, #15]
  
  /* Open EP IN */
  USBD_LL_CloseEP(pdev,
 8006e12:	2181      	movs	r1, #129	; 0x81
 8006e14:	6878      	ldr	r0, [r7, #4]
 8006e16:	f004 f889 	bl	800af2c <USBD_LL_CloseEP>
              CDC_IN_EP);
  
  /* Open EP OUT */
  USBD_LL_CloseEP(pdev,
 8006e1a:	2101      	movs	r1, #1
 8006e1c:	6878      	ldr	r0, [r7, #4]
 8006e1e:	f004 f885 	bl	800af2c <USBD_LL_CloseEP>
              CDC_OUT_EP);
  
  /* Open Command IN EP */
  USBD_LL_CloseEP(pdev,
 8006e22:	2182      	movs	r1, #130	; 0x82
 8006e24:	6878      	ldr	r0, [r7, #4]
 8006e26:	f004 f881 	bl	800af2c <USBD_LL_CloseEP>
              CDC_CMD_EP);
  
  
  /* DeInit  physical Interface components */
  if(pdev->pClassData != NULL)
 8006e2a:	687b      	ldr	r3, [r7, #4]
 8006e2c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006e30:	2b00      	cmp	r3, #0
 8006e32:	d00e      	beq.n	8006e52 <USBD_CDC_DeInit+0x50>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8006e3e:	687b      	ldr	r3, [r7, #4]
 8006e40:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006e44:	4618      	mov	r0, r3
 8006e46:	f004 fa03 	bl	800b250 <USBD_static_free>
    pdev->pClassData = NULL;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	2200      	movs	r2, #0
 8006e4e:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218
  }
  
  return ret;
 8006e52:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e54:	4618      	mov	r0, r3
 8006e56:	3710      	adds	r7, #16
 8006e58:	46bd      	mov	sp, r7
 8006e5a:	bd80      	pop	{r7, pc}

08006e5c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup (USBD_HandleTypeDef *pdev, 
                                USBD_SetupReqTypedef *req)
{
 8006e5c:	b580      	push	{r7, lr}
 8006e5e:	b084      	sub	sp, #16
 8006e60:	af00      	add	r7, sp, #0
 8006e62:	6078      	str	r0, [r7, #4]
 8006e64:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006e6c:	60fb      	str	r3, [r7, #12]
  static uint8_t ifalt = 0;
    
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8006e6e:	683b      	ldr	r3, [r7, #0]
 8006e70:	781b      	ldrb	r3, [r3, #0]
 8006e72:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d03a      	beq.n	8006ef0 <USBD_CDC_Setup+0x94>
 8006e7a:	2b20      	cmp	r3, #32
 8006e7c:	d000      	beq.n	8006e80 <USBD_CDC_Setup+0x24>
    case USB_REQ_SET_INTERFACE :
      break;
    }
 
  default: 
    break;
 8006e7e:	e043      	b.n	8006f08 <USBD_CDC_Setup+0xac>
    if (req->wLength)
 8006e80:	683b      	ldr	r3, [r7, #0]
 8006e82:	88db      	ldrh	r3, [r3, #6]
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d029      	beq.n	8006edc <USBD_CDC_Setup+0x80>
      if (req->bmRequest & 0x80)
 8006e88:	683b      	ldr	r3, [r7, #0]
 8006e8a:	781b      	ldrb	r3, [r3, #0]
 8006e8c:	b25b      	sxtb	r3, r3
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	da11      	bge.n	8006eb6 <USBD_CDC_Setup+0x5a>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006e92:	687b      	ldr	r3, [r7, #4]
 8006e94:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8006e98:	689b      	ldr	r3, [r3, #8]
 8006e9a:	683a      	ldr	r2, [r7, #0]
 8006e9c:	7850      	ldrb	r0, [r2, #1]
                                                          (uint8_t *)hcdc->data,
 8006e9e:	68f9      	ldr	r1, [r7, #12]
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006ea0:	683a      	ldr	r2, [r7, #0]
 8006ea2:	88d2      	ldrh	r2, [r2, #6]
 8006ea4:	4798      	blx	r3
                            (uint8_t *)hcdc->data,
 8006ea6:	68f9      	ldr	r1, [r7, #12]
          USBD_CtlSendData (pdev, 
 8006ea8:	683b      	ldr	r3, [r7, #0]
 8006eaa:	88db      	ldrh	r3, [r3, #6]
 8006eac:	461a      	mov	r2, r3
 8006eae:	6878      	ldr	r0, [r7, #4]
 8006eb0:	f000 ffe4 	bl	8007e7c <USBD_CtlSendData>
    break;
 8006eb4:	e029      	b.n	8006f0a <USBD_CDC_Setup+0xae>
        hcdc->CmdOpCode = req->bRequest;
 8006eb6:	683b      	ldr	r3, [r7, #0]
 8006eb8:	785a      	ldrb	r2, [r3, #1]
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
        hcdc->CmdLength = req->wLength;
 8006ec0:	683b      	ldr	r3, [r7, #0]
 8006ec2:	88db      	ldrh	r3, [r3, #6]
 8006ec4:	b2da      	uxtb	r2, r3
 8006ec6:	68fb      	ldr	r3, [r7, #12]
 8006ec8:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
                           (uint8_t *)hcdc->data,
 8006ecc:	68f9      	ldr	r1, [r7, #12]
        USBD_CtlPrepareRx (pdev, 
 8006ece:	683b      	ldr	r3, [r7, #0]
 8006ed0:	88db      	ldrh	r3, [r3, #6]
 8006ed2:	461a      	mov	r2, r3
 8006ed4:	6878      	ldr	r0, [r7, #4]
 8006ed6:	f000 ffff 	bl	8007ed8 <USBD_CtlPrepareRx>
    break;
 8006eda:	e016      	b.n	8006f0a <USBD_CDC_Setup+0xae>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8006edc:	687b      	ldr	r3, [r7, #4]
 8006ede:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8006ee2:	689b      	ldr	r3, [r3, #8]
 8006ee4:	683a      	ldr	r2, [r7, #0]
 8006ee6:	7850      	ldrb	r0, [r2, #1]
 8006ee8:	2200      	movs	r2, #0
 8006eea:	6839      	ldr	r1, [r7, #0]
 8006eec:	4798      	blx	r3
    break;
 8006eee:	e00c      	b.n	8006f0a <USBD_CDC_Setup+0xae>
    switch (req->bRequest)
 8006ef0:	683b      	ldr	r3, [r7, #0]
 8006ef2:	785b      	ldrb	r3, [r3, #1]
 8006ef4:	2b0a      	cmp	r3, #10
 8006ef6:	d001      	beq.n	8006efc <USBD_CDC_Setup+0xa0>
 8006ef8:	2b0b      	cmp	r3, #11
      break;
 8006efa:	e005      	b.n	8006f08 <USBD_CDC_Setup+0xac>
      USBD_CtlSendData (pdev,
 8006efc:	2201      	movs	r2, #1
 8006efe:	4905      	ldr	r1, [pc, #20]	; (8006f14 <USBD_CDC_Setup+0xb8>)
 8006f00:	6878      	ldr	r0, [r7, #4]
 8006f02:	f000 ffbb 	bl	8007e7c <USBD_CtlSendData>
      break;
 8006f06:	bf00      	nop
    break;
 8006f08:	bf00      	nop
  }
  return USBD_OK;
 8006f0a:	2300      	movs	r3, #0
}
 8006f0c:	4618      	mov	r0, r3
 8006f0e:	3710      	adds	r7, #16
 8006f10:	46bd      	mov	sp, r7
 8006f12:	bd80      	pop	{r7, pc}
 8006f14:	2000017c 	.word	0x2000017c

08006f18 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn (USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8006f18:	b480      	push	{r7}
 8006f1a:	b085      	sub	sp, #20
 8006f1c:	af00      	add	r7, sp, #0
 8006f1e:	6078      	str	r0, [r7, #4]
 8006f20:	460b      	mov	r3, r1
 8006f22:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006f2a:	60fb      	str	r3, [r7, #12]
  
  if(pdev->pClassData != NULL)
 8006f2c:	687b      	ldr	r3, [r7, #4]
 8006f2e:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006f32:	2b00      	cmp	r3, #0
 8006f34:	d005      	beq.n	8006f42 <USBD_CDC_DataIn+0x2a>
  {
    
    hcdc->TxState = 0;
 8006f36:	68fb      	ldr	r3, [r7, #12]
 8006f38:	2200      	movs	r2, #0
 8006f3a:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    return USBD_OK;
 8006f3e:	2300      	movs	r3, #0
 8006f40:	e000      	b.n	8006f44 <USBD_CDC_DataIn+0x2c>
  }
  else
  {
    return USBD_FAIL;
 8006f42:	2302      	movs	r3, #2
  }
}
 8006f44:	4618      	mov	r0, r3
 8006f46:	3714      	adds	r7, #20
 8006f48:	46bd      	mov	sp, r7
 8006f4a:	bc80      	pop	{r7}
 8006f4c:	4770      	bx	lr

08006f4e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut (USBD_HandleTypeDef *pdev, uint8_t epnum)
{      
 8006f4e:	b580      	push	{r7, lr}
 8006f50:	b084      	sub	sp, #16
 8006f52:	af00      	add	r7, sp, #0
 8006f54:	6078      	str	r0, [r7, #4]
 8006f56:	460b      	mov	r3, r1
 8006f58:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006f5a:	687b      	ldr	r3, [r7, #4]
 8006f5c:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006f60:	60fb      	str	r3, [r7, #12]
  
  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize (pdev, epnum);
 8006f62:	78fb      	ldrb	r3, [r7, #3]
 8006f64:	4619      	mov	r1, r3
 8006f66:	6878      	ldr	r0, [r7, #4]
 8006f68:	f004 f952 	bl	800b210 <USBD_LL_GetRxDataSize>
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	68fb      	ldr	r3, [r7, #12]
 8006f70:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c
  
  /* USB data will be immediately processed, this allow next USB traffic being 
  NAKed till the end of the application Xfer */
  if(pdev->pClassData != NULL)
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006f7a:	2b00      	cmp	r3, #0
 8006f7c:	d00d      	beq.n	8006f9a <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8006f84:	68db      	ldr	r3, [r3, #12]
 8006f86:	68fa      	ldr	r2, [r7, #12]
 8006f88:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8006f8c:	68fa      	ldr	r2, [r7, #12]
 8006f8e:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8006f92:	4611      	mov	r1, r2
 8006f94:	4798      	blx	r3

    return USBD_OK;
 8006f96:	2300      	movs	r3, #0
 8006f98:	e000      	b.n	8006f9c <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8006f9a:	2302      	movs	r3, #2
  }
}
 8006f9c:	4618      	mov	r0, r3
 8006f9e:	3710      	adds	r7, #16
 8006fa0:	46bd      	mov	sp, r7
 8006fa2:	bd80      	pop	{r7, pc}

08006fa4 <USBD_CDC_EP0_RxReady>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady (USBD_HandleTypeDef *pdev)
{ 
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b084      	sub	sp, #16
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8006fac:	687b      	ldr	r3, [r7, #4]
 8006fae:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8006fb2:	60fb      	str	r3, [r7, #12]
  
  if((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFF))
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8006fba:	2b00      	cmp	r3, #0
 8006fbc:	d015      	beq.n	8006fea <USBD_CDC_EP0_RxReady+0x46>
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8006fc4:	2bff      	cmp	r3, #255	; 0xff
 8006fc6:	d010      	beq.n	8006fea <USBD_CDC_EP0_RxReady+0x46>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	f8d3 321c 	ldr.w	r3, [r3, #540]	; 0x21c
 8006fce:	689b      	ldr	r3, [r3, #8]
 8006fd0:	68fa      	ldr	r2, [r7, #12]
 8006fd2:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                      (uint8_t *)hcdc->data,
 8006fd6:	68f9      	ldr	r1, [r7, #12]
                                                      hcdc->CmdLength);
 8006fd8:	68fa      	ldr	r2, [r7, #12]
 8006fda:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8006fde:	b292      	uxth	r2, r2
 8006fe0:	4798      	blx	r3
      hcdc->CmdOpCode = 0xFF; 
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	22ff      	movs	r2, #255	; 0xff
 8006fe6:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
      
  }
  return USBD_OK;
 8006fea:	2300      	movs	r3, #0
}
 8006fec:	4618      	mov	r0, r3
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc (uint16_t *length)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b083      	sub	sp, #12
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgFSDesc);
 8006ffc:	687b      	ldr	r3, [r7, #4]
 8006ffe:	2243      	movs	r2, #67	; 0x43
 8007000:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8007002:	4b03      	ldr	r3, [pc, #12]	; (8007010 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8007004:	4618      	mov	r0, r3
 8007006:	370c      	adds	r7, #12
 8007008:	46bd      	mov	sp, r7
 800700a:	bc80      	pop	{r7}
 800700c:	4770      	bx	lr
 800700e:	bf00      	nop
 8007010:	20000088 	.word	0x20000088

08007014 <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc (uint16_t *length)
{
 8007014:	b480      	push	{r7}
 8007016:	b083      	sub	sp, #12
 8007018:	af00      	add	r7, sp, #0
 800701a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_CfgHSDesc);
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	2243      	movs	r2, #67	; 0x43
 8007020:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8007022:	4b03      	ldr	r3, [pc, #12]	; (8007030 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8007024:	4618      	mov	r0, r3
 8007026:	370c      	adds	r7, #12
 8007028:	46bd      	mov	sp, r7
 800702a:	bc80      	pop	{r7}
 800702c:	4770      	bx	lr
 800702e:	bf00      	nop
 8007030:	20000044 	.word	0x20000044

08007034 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc (uint16_t *length)
{
 8007034:	b480      	push	{r7}
 8007036:	b083      	sub	sp, #12
 8007038:	af00      	add	r7, sp, #0
 800703a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_OtherSpeedCfgDesc);
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	2243      	movs	r2, #67	; 0x43
 8007040:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8007042:	4b03      	ldr	r3, [pc, #12]	; (8007050 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8007044:	4618      	mov	r0, r3
 8007046:	370c      	adds	r7, #12
 8007048:	46bd      	mov	sp, r7
 800704a:	bc80      	pop	{r7}
 800704c:	4770      	bx	lr
 800704e:	bf00      	nop
 8007050:	200000cc 	.word	0x200000cc

08007054 <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor (uint16_t *length)
{
 8007054:	b480      	push	{r7}
 8007056:	b083      	sub	sp, #12
 8007058:	af00      	add	r7, sp, #0
 800705a:	6078      	str	r0, [r7, #4]
  *length = sizeof (USBD_CDC_DeviceQualifierDesc);
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	220a      	movs	r2, #10
 8007060:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8007062:	4b03      	ldr	r3, [pc, #12]	; (8007070 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8007064:	4618      	mov	r0, r3
 8007066:	370c      	adds	r7, #12
 8007068:	46bd      	mov	sp, r7
 800706a:	bc80      	pop	{r7}
 800706c:	4770      	bx	lr
 800706e:	bf00      	nop
 8007070:	20000000 	.word	0x20000000

08007074 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface  (USBD_HandleTypeDef   *pdev, 
                                      USBD_CDC_ItfTypeDef *fops)
{
 8007074:	b480      	push	{r7}
 8007076:	b085      	sub	sp, #20
 8007078:	af00      	add	r7, sp, #0
 800707a:	6078      	str	r0, [r7, #4]
 800707c:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 800707e:	2302      	movs	r3, #2
 8007080:	73fb      	strb	r3, [r7, #15]
  
  if(fops != NULL)
 8007082:	683b      	ldr	r3, [r7, #0]
 8007084:	2b00      	cmp	r3, #0
 8007086:	d005      	beq.n	8007094 <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData= fops;
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	683a      	ldr	r2, [r7, #0]
 800708c:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    ret = USBD_OK;    
 8007090:	2300      	movs	r3, #0
 8007092:	73fb      	strb	r3, [r7, #15]
  }
  
  return ret;
 8007094:	7bfb      	ldrb	r3, [r7, #15]
}
 8007096:	4618      	mov	r0, r3
 8007098:	3714      	adds	r7, #20
 800709a:	46bd      	mov	sp, r7
 800709c:	bc80      	pop	{r7}
 800709e:	4770      	bx	lr

080070a0 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer  (USBD_HandleTypeDef   *pdev,
                                uint8_t  *pbuff,
                                uint16_t length)
{
 80070a0:	b480      	push	{r7}
 80070a2:	b087      	sub	sp, #28
 80070a4:	af00      	add	r7, sp, #0
 80070a6:	60f8      	str	r0, [r7, #12]
 80070a8:	60b9      	str	r1, [r7, #8]
 80070aa:	4613      	mov	r3, r2
 80070ac:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80070ae:	68fb      	ldr	r3, [r7, #12]
 80070b0:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80070b4:	617b      	str	r3, [r7, #20]
  
  hcdc->TxBuffer = pbuff;
 80070b6:	697b      	ldr	r3, [r7, #20]
 80070b8:	68ba      	ldr	r2, [r7, #8]
 80070ba:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;  
 80070be:	88fa      	ldrh	r2, [r7, #6]
 80070c0:	697b      	ldr	r3, [r7, #20]
 80070c2:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  
  return USBD_OK;  
 80070c6:	2300      	movs	r3, #0
}
 80070c8:	4618      	mov	r0, r3
 80070ca:	371c      	adds	r7, #28
 80070cc:	46bd      	mov	sp, r7
 80070ce:	bc80      	pop	{r7}
 80070d0:	4770      	bx	lr

080070d2 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer  (USBD_HandleTypeDef   *pdev,
                                   uint8_t  *pbuff)
{
 80070d2:	b480      	push	{r7}
 80070d4:	b085      	sub	sp, #20
 80070d6:	af00      	add	r7, sp, #0
 80070d8:	6078      	str	r0, [r7, #4]
 80070da:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 80070dc:	687b      	ldr	r3, [r7, #4]
 80070de:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 80070e2:	60fb      	str	r3, [r7, #12]
  
  hcdc->RxBuffer = pbuff;
 80070e4:	68fb      	ldr	r3, [r7, #12]
 80070e6:	683a      	ldr	r2, [r7, #0]
 80070e8:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
  
  return USBD_OK;
 80070ec:	2300      	movs	r3, #0
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3714      	adds	r7, #20
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bc80      	pop	{r7}
 80070f6:	4770      	bx	lr

080070f8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{      
 80070f8:	b580      	push	{r7, lr}
 80070fa:	b084      	sub	sp, #16
 80070fc:	af00      	add	r7, sp, #0
 80070fe:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef*) pdev->pClassData;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007106:	60fb      	str	r3, [r7, #12]
  
  /* Suspend or Resume USB Out process */
  if(pdev->pClassData != NULL)
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 800710e:	2b00      	cmp	r3, #0
 8007110:	d017      	beq.n	8007142 <USBD_CDC_ReceivePacket+0x4a>
  {
    if(pdev->dev_speed == USBD_SPEED_HIGH  ) 
 8007112:	687b      	ldr	r3, [r7, #4]
 8007114:	7c1b      	ldrb	r3, [r3, #16]
 8007116:	2b00      	cmp	r3, #0
 8007118:	d109      	bne.n	800712e <USBD_CDC_ReceivePacket+0x36>
    {      
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800711a:	68fb      	ldr	r3, [r7, #12]
 800711c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007120:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007124:	2101      	movs	r1, #1
 8007126:	6878      	ldr	r0, [r7, #4]
 8007128:	f004 f838 	bl	800b19c <USBD_LL_PrepareReceive>
 800712c:	e007      	b.n	800713e <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007134:	2340      	movs	r3, #64	; 0x40
 8007136:	2101      	movs	r1, #1
 8007138:	6878      	ldr	r0, [r7, #4]
 800713a:	f004 f82f 	bl	800b19c <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 800713e:	2300      	movs	r3, #0
 8007140:	e000      	b.n	8007144 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 8007142:	2302      	movs	r3, #2
  }
}
 8007144:	4618      	mov	r0, r3
 8007146:	3710      	adds	r7, #16
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}

0800714c <USBD_Init>:
* @param  pdesc: Descriptor structure address
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev, USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800714c:	b580      	push	{r7, lr}
 800714e:	b084      	sub	sp, #16
 8007150:	af00      	add	r7, sp, #0
 8007152:	60f8      	str	r0, [r7, #12]
 8007154:	60b9      	str	r1, [r7, #8]
 8007156:	4613      	mov	r3, r2
 8007158:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if(pdev == NULL)
 800715a:	68fb      	ldr	r3, [r7, #12]
 800715c:	2b00      	cmp	r3, #0
 800715e:	d101      	bne.n	8007164 <USBD_Init+0x18>
  {
    USBD_ErrLog("Invalid Device handle");
    return USBD_FAIL; 
 8007160:	2302      	movs	r3, #2
 8007162:	e01a      	b.n	800719a <USBD_Init+0x4e>
  }
  
  /* Unlink previous class*/
  if(pdev->pClass != NULL)
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800716a:	2b00      	cmp	r3, #0
 800716c:	d003      	beq.n	8007176 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 800716e:	68fb      	ldr	r3, [r7, #12]
 8007170:	2200      	movs	r2, #0
 8007172:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  }
  
  /* Assign USBD Descriptors */
  if(pdesc != NULL)
 8007176:	68bb      	ldr	r3, [r7, #8]
 8007178:	2b00      	cmp	r3, #0
 800717a:	d003      	beq.n	8007184 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 800717c:	68fb      	ldr	r3, [r7, #12]
 800717e:	68ba      	ldr	r2, [r7, #8]
 8007180:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210
  }
  
  /* Set Device initial State */
  pdev->dev_state  = USBD_STATE_DEFAULT;
 8007184:	68fb      	ldr	r3, [r7, #12]
 8007186:	2201      	movs	r2, #1
 8007188:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  pdev->id = id;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	79fa      	ldrb	r2, [r7, #7]
 8007190:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 8007192:	68f8      	ldr	r0, [r7, #12]
 8007194:	f003 fdfe 	bl	800ad94 <USBD_LL_Init>
  
  return USBD_OK; 
 8007198:	2300      	movs	r3, #0
}
 800719a:	4618      	mov	r0, r3
 800719c:	3710      	adds	r7, #16
 800719e:	46bd      	mov	sp, r7
 80071a0:	bd80      	pop	{r7, pc}

080071a2 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80071a2:	b480      	push	{r7}
 80071a4:	b085      	sub	sp, #20
 80071a6:	af00      	add	r7, sp, #0
 80071a8:	6078      	str	r0, [r7, #4]
 80071aa:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef   status = USBD_OK;
 80071ac:	2300      	movs	r3, #0
 80071ae:	73fb      	strb	r3, [r7, #15]
  if(pclass != 0)
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d006      	beq.n	80071c4 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	683a      	ldr	r2, [r7, #0]
 80071ba:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    status = USBD_OK;
 80071be:	2300      	movs	r3, #0
 80071c0:	73fb      	strb	r3, [r7, #15]
 80071c2:	e001      	b.n	80071c8 <USBD_RegisterClass+0x26>
  }
  else
  {
    USBD_ErrLog("Invalid Class handle");
    status = USBD_FAIL; 
 80071c4:	2302      	movs	r3, #2
 80071c6:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 80071c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80071ca:	4618      	mov	r0, r3
 80071cc:	3714      	adds	r7, #20
 80071ce:	46bd      	mov	sp, r7
 80071d0:	bc80      	pop	{r7}
 80071d2:	4770      	bx	lr

080071d4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start  (USBD_HandleTypeDef *pdev)
{
 80071d4:	b580      	push	{r7, lr}
 80071d6:	b082      	sub	sp, #8
 80071d8:	af00      	add	r7, sp, #0
 80071da:	6078      	str	r0, [r7, #4]
  
  /* Start the low level driver  */
  USBD_LL_Start(pdev); 
 80071dc:	6878      	ldr	r0, [r7, #4]
 80071de:	f003 fe35 	bl	800ae4c <USBD_LL_Start>
  
  return USBD_OK;  
 80071e2:	2300      	movs	r3, #0
}
 80071e4:	4618      	mov	r0, r3
 80071e6:	3708      	adds	r7, #8
 80071e8:	46bd      	mov	sp, r7
 80071ea:	bd80      	pop	{r7, pc}

080071ec <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode (USBD_HandleTypeDef  *pdev) 
{
 80071ec:	b480      	push	{r7}
 80071ee:	b083      	sub	sp, #12
 80071f0:	af00      	add	r7, sp, #0
 80071f2:	6078      	str	r0, [r7, #4]
  return USBD_OK;
 80071f4:	2300      	movs	r3, #0
}
 80071f6:	4618      	mov	r0, r3
 80071f8:	370c      	adds	r7, #12
 80071fa:	46bd      	mov	sp, r7
 80071fc:	bc80      	pop	{r7}
 80071fe:	4770      	bx	lr

08007200 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8007200:	b580      	push	{r7, lr}
 8007202:	b084      	sub	sp, #16
 8007204:	af00      	add	r7, sp, #0
 8007206:	6078      	str	r0, [r7, #4]
 8007208:	460b      	mov	r3, r1
 800720a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef   ret = USBD_FAIL;
 800720c:	2302      	movs	r3, #2
 800720e:	73fb      	strb	r3, [r7, #15]
  
  if(pdev->pClass != NULL)
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007216:	2b00      	cmp	r3, #0
 8007218:	d00c      	beq.n	8007234 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if(pdev->pClass->Init(pdev, cfgidx) == 0)
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	78fa      	ldrb	r2, [r7, #3]
 8007224:	4611      	mov	r1, r2
 8007226:	6878      	ldr	r0, [r7, #4]
 8007228:	4798      	blx	r3
 800722a:	4603      	mov	r3, r0
 800722c:	2b00      	cmp	r3, #0
 800722e:	d101      	bne.n	8007234 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 8007230:	2300      	movs	r3, #0
 8007232:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret; 
 8007234:	7bfb      	ldrb	r3, [r7, #15]
}
 8007236:	4618      	mov	r0, r3
 8007238:	3710      	adds	r7, #16
 800723a:	46bd      	mov	sp, r7
 800723c:	bd80      	pop	{r7, pc}

0800723e <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 800723e:	b580      	push	{r7, lr}
 8007240:	b082      	sub	sp, #8
 8007242:	af00      	add	r7, sp, #0
 8007244:	6078      	str	r0, [r7, #4]
 8007246:	460b      	mov	r3, r1
 8007248:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);  
 800724a:	687b      	ldr	r3, [r7, #4]
 800724c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007250:	685b      	ldr	r3, [r3, #4]
 8007252:	78fa      	ldrb	r2, [r7, #3]
 8007254:	4611      	mov	r1, r2
 8007256:	6878      	ldr	r0, [r7, #4]
 8007258:	4798      	blx	r3
  return USBD_OK;
 800725a:	2300      	movs	r3, #0
}
 800725c:	4618      	mov	r0, r3
 800725e:	3708      	adds	r7, #8
 8007260:	46bd      	mov	sp, r7
 8007262:	bd80      	pop	{r7, pc}

08007264 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8007264:	b580      	push	{r7, lr}
 8007266:	b082      	sub	sp, #8
 8007268:	af00      	add	r7, sp, #0
 800726a:	6078      	str	r0, [r7, #4]
 800726c:	6039      	str	r1, [r7, #0]

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	f503 7302 	add.w	r3, r3, #520	; 0x208
 8007274:	6839      	ldr	r1, [r7, #0]
 8007276:	4618      	mov	r0, r3
 8007278:	f000 fd59 	bl	8007d2e <USBD_ParseSetupRequest>
  
  pdev->ep0_state = USBD_EP0_SETUP;
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	2201      	movs	r2, #1
 8007280:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep0_data_len = pdev->request.wLength;
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	f8b3 320e 	ldrh.w	r3, [r3, #526]	; 0x20e
 800728a:	461a      	mov	r2, r3
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
  
  switch (pdev->request.bmRequest & 0x1F) 
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 8007298:	f003 031f 	and.w	r3, r3, #31
 800729c:	2b01      	cmp	r3, #1
 800729e:	d00b      	beq.n	80072b8 <USBD_LL_SetupStage+0x54>
 80072a0:	2b02      	cmp	r3, #2
 80072a2:	d011      	beq.n	80072c8 <USBD_LL_SetupStage+0x64>
 80072a4:	2b00      	cmp	r3, #0
 80072a6:	d117      	bne.n	80072d8 <USBD_LL_SetupStage+0x74>
  {
  case USB_REQ_RECIPIENT_DEVICE:   
    USBD_StdDevReq (pdev, &pdev->request);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80072ae:	4619      	mov	r1, r3
 80072b0:	6878      	ldr	r0, [r7, #4]
 80072b2:	f000 f987 	bl	80075c4 <USBD_StdDevReq>
    break;
 80072b6:	e01a      	b.n	80072ee <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_INTERFACE:     
    USBD_StdItfReq(pdev, &pdev->request);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80072be:	4619      	mov	r1, r3
 80072c0:	6878      	ldr	r0, [r7, #4]
 80072c2:	f000 f9cf 	bl	8007664 <USBD_StdItfReq>
    break;
 80072c6:	e012      	b.n	80072ee <USBD_LL_SetupStage+0x8a>
    
  case USB_REQ_RECIPIENT_ENDPOINT:        
    USBD_StdEPReq(pdev, &pdev->request);   
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	f503 7302 	add.w	r3, r3, #520	; 0x208
 80072ce:	4619      	mov	r1, r3
 80072d0:	6878      	ldr	r0, [r7, #4]
 80072d2:	f000 f9fa 	bl	80076ca <USBD_StdEPReq>
    break;
 80072d6:	e00a      	b.n	80072ee <USBD_LL_SetupStage+0x8a>
    
  default:           
    USBD_LL_StallEP(pdev , pdev->request.bmRequest & 0x80);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	f893 3208 	ldrb.w	r3, [r3, #520]	; 0x208
 80072de:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 80072e2:	b2db      	uxtb	r3, r3
 80072e4:	4619      	mov	r1, r3
 80072e6:	6878      	ldr	r0, [r7, #4]
 80072e8:	f003 fe56 	bl	800af98 <USBD_LL_StallEP>
    break;
 80072ec:	bf00      	nop
  }  
  return USBD_OK;  
 80072ee:	2300      	movs	r3, #0
}
 80072f0:	4618      	mov	r0, r3
 80072f2:	3708      	adds	r7, #8
 80072f4:	46bd      	mov	sp, r7
 80072f6:	bd80      	pop	{r7, pc}

080072f8 <USBD_LL_DataOutStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev , uint8_t epnum, uint8_t *pdata)
{
 80072f8:	b580      	push	{r7, lr}
 80072fa:	b086      	sub	sp, #24
 80072fc:	af00      	add	r7, sp, #0
 80072fe:	60f8      	str	r0, [r7, #12]
 8007300:	460b      	mov	r3, r1
 8007302:	607a      	str	r2, [r7, #4]
 8007304:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
  
  if(epnum == 0) 
 8007306:	7afb      	ldrb	r3, [r7, #11]
 8007308:	2b00      	cmp	r3, #0
 800730a:	d138      	bne.n	800737e <USBD_LL_DataOutStage+0x86>
  {
    pep = &pdev->ep_out[0];
 800730c:	68fb      	ldr	r3, [r7, #12]
 800730e:	f503 7382 	add.w	r3, r3, #260	; 0x104
 8007312:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_OUT)
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 800731a:	2b03      	cmp	r3, #3
 800731c:	d142      	bne.n	80073a4 <USBD_LL_DataOutStage+0xac>
    {
      if(pep->rem_length > pep->maxpacket)
 800731e:	697b      	ldr	r3, [r7, #20]
 8007320:	689a      	ldr	r2, [r3, #8]
 8007322:	697b      	ldr	r3, [r7, #20]
 8007324:	68db      	ldr	r3, [r3, #12]
 8007326:	429a      	cmp	r2, r3
 8007328:	d914      	bls.n	8007354 <USBD_LL_DataOutStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 800732a:	697b      	ldr	r3, [r7, #20]
 800732c:	689a      	ldr	r2, [r3, #8]
 800732e:	697b      	ldr	r3, [r7, #20]
 8007330:	68db      	ldr	r3, [r3, #12]
 8007332:	1ad2      	subs	r2, r2, r3
 8007334:	697b      	ldr	r3, [r7, #20]
 8007336:	609a      	str	r2, [r3, #8]
       
        USBD_CtlContinueRx (pdev, 
                            pdata,
                            MIN(pep->rem_length ,pep->maxpacket));
 8007338:	697b      	ldr	r3, [r7, #20]
 800733a:	68da      	ldr	r2, [r3, #12]
 800733c:	697b      	ldr	r3, [r7, #20]
 800733e:	689b      	ldr	r3, [r3, #8]
 8007340:	4293      	cmp	r3, r2
 8007342:	bf28      	it	cs
 8007344:	4613      	movcs	r3, r2
        USBD_CtlContinueRx (pdev, 
 8007346:	b29b      	uxth	r3, r3
 8007348:	461a      	mov	r2, r3
 800734a:	6879      	ldr	r1, [r7, #4]
 800734c:	68f8      	ldr	r0, [r7, #12]
 800734e:	f000 fde1 	bl	8007f14 <USBD_CtlContinueRx>
 8007352:	e027      	b.n	80073a4 <USBD_LL_DataOutStage+0xac>
      }
      else
      {
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8007354:	68fb      	ldr	r3, [r7, #12]
 8007356:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800735a:	691b      	ldr	r3, [r3, #16]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d00a      	beq.n	8007376 <USBD_LL_DataOutStage+0x7e>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007360:	68fb      	ldr	r3, [r7, #12]
 8007362:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
        if((pdev->pClass->EP0_RxReady != NULL)&&
 8007366:	2b03      	cmp	r3, #3
 8007368:	d105      	bne.n	8007376 <USBD_LL_DataOutStage+0x7e>
        {
          pdev->pClass->EP0_RxReady(pdev); 
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007370:	691b      	ldr	r3, [r3, #16]
 8007372:	68f8      	ldr	r0, [r7, #12]
 8007374:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 8007376:	68f8      	ldr	r0, [r7, #12]
 8007378:	f000 fdde 	bl	8007f38 <USBD_CtlSendStatus>
 800737c:	e012      	b.n	80073a4 <USBD_LL_DataOutStage+0xac>
      }
    }
  }
  else if((pdev->pClass->DataOut != NULL)&&
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007384:	699b      	ldr	r3, [r3, #24]
 8007386:	2b00      	cmp	r3, #0
 8007388:	d00c      	beq.n	80073a4 <USBD_LL_DataOutStage+0xac>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataOut != NULL)&&
 8007390:	2b03      	cmp	r3, #3
 8007392:	d107      	bne.n	80073a4 <USBD_LL_DataOutStage+0xac>
  {
    pdev->pClass->DataOut(pdev, epnum); 
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800739a:	699b      	ldr	r3, [r3, #24]
 800739c:	7afa      	ldrb	r2, [r7, #11]
 800739e:	4611      	mov	r1, r2
 80073a0:	68f8      	ldr	r0, [r7, #12]
 80073a2:	4798      	blx	r3
  }  
  return USBD_OK;
 80073a4:	2300      	movs	r3, #0
}
 80073a6:	4618      	mov	r0, r3
 80073a8:	3718      	adds	r7, #24
 80073aa:	46bd      	mov	sp, r7
 80073ac:	bd80      	pop	{r7, pc}

080073ae <USBD_LL_DataInStage>:
* @param  pdev: device instance
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev ,uint8_t epnum, uint8_t *pdata)
{
 80073ae:	b580      	push	{r7, lr}
 80073b0:	b086      	sub	sp, #24
 80073b2:	af00      	add	r7, sp, #0
 80073b4:	60f8      	str	r0, [r7, #12]
 80073b6:	460b      	mov	r3, r1
 80073b8:	607a      	str	r2, [r7, #4]
 80073ba:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef    *pep;
    
  if(epnum == 0) 
 80073bc:	7afb      	ldrb	r3, [r7, #11]
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d16c      	bne.n	800749c <USBD_LL_DataInStage+0xee>
  {
    pep = &pdev->ep_in[0];
 80073c2:	68fb      	ldr	r3, [r7, #12]
 80073c4:	3314      	adds	r3, #20
 80073c6:	617b      	str	r3, [r7, #20]
    
    if ( pdev->ep0_state == USBD_EP0_DATA_IN)
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	f8d3 31f4 	ldr.w	r3, [r3, #500]	; 0x1f4
 80073ce:	2b02      	cmp	r3, #2
 80073d0:	d157      	bne.n	8007482 <USBD_LL_DataInStage+0xd4>
    {
      if(pep->rem_length > pep->maxpacket)
 80073d2:	697b      	ldr	r3, [r7, #20]
 80073d4:	689a      	ldr	r2, [r3, #8]
 80073d6:	697b      	ldr	r3, [r7, #20]
 80073d8:	68db      	ldr	r3, [r3, #12]
 80073da:	429a      	cmp	r2, r3
 80073dc:	d915      	bls.n	800740a <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -=  pep->maxpacket;
 80073de:	697b      	ldr	r3, [r7, #20]
 80073e0:	689a      	ldr	r2, [r3, #8]
 80073e2:	697b      	ldr	r3, [r7, #20]
 80073e4:	68db      	ldr	r3, [r3, #12]
 80073e6:	1ad2      	subs	r2, r2, r3
 80073e8:	697b      	ldr	r3, [r7, #20]
 80073ea:	609a      	str	r2, [r3, #8]
        
        USBD_CtlContinueSendData (pdev, 
                                  pdata, 
                                  pep->rem_length);
 80073ec:	697b      	ldr	r3, [r7, #20]
 80073ee:	689b      	ldr	r3, [r3, #8]
        USBD_CtlContinueSendData (pdev, 
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	461a      	mov	r2, r3
 80073f4:	6879      	ldr	r1, [r7, #4]
 80073f6:	68f8      	ldr	r0, [r7, #12]
 80073f8:	f000 fd5c 	bl	8007eb4 <USBD_CtlContinueSendData>
        
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 80073fc:	2300      	movs	r3, #0
 80073fe:	2200      	movs	r2, #0
 8007400:	2100      	movs	r1, #0
 8007402:	68f8      	ldr	r0, [r7, #12]
 8007404:	f003 feca 	bl	800b19c <USBD_LL_PrepareReceive>
 8007408:	e03b      	b.n	8007482 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);  
      }
      else
      { /* last packet is MPS multiple, so send ZLP packet */
        if((pep->total_length % pep->maxpacket == 0) &&
 800740a:	697b      	ldr	r3, [r7, #20]
 800740c:	685b      	ldr	r3, [r3, #4]
 800740e:	697a      	ldr	r2, [r7, #20]
 8007410:	68d2      	ldr	r2, [r2, #12]
 8007412:	fbb3 f1f2 	udiv	r1, r3, r2
 8007416:	fb02 f201 	mul.w	r2, r2, r1
 800741a:	1a9b      	subs	r3, r3, r2
 800741c:	2b00      	cmp	r3, #0
 800741e:	d11c      	bne.n	800745a <USBD_LL_DataInStage+0xac>
           (pep->total_length >= pep->maxpacket) &&
 8007420:	697b      	ldr	r3, [r7, #20]
 8007422:	685a      	ldr	r2, [r3, #4]
 8007424:	697b      	ldr	r3, [r7, #20]
 8007426:	68db      	ldr	r3, [r3, #12]
        if((pep->total_length % pep->maxpacket == 0) &&
 8007428:	429a      	cmp	r2, r3
 800742a:	d316      	bcc.n	800745a <USBD_LL_DataInStage+0xac>
             (pep->total_length < pdev->ep0_data_len ))
 800742c:	697b      	ldr	r3, [r7, #20]
 800742e:	685a      	ldr	r2, [r3, #4]
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	f8d3 31f8 	ldr.w	r3, [r3, #504]	; 0x1f8
           (pep->total_length >= pep->maxpacket) &&
 8007436:	429a      	cmp	r2, r3
 8007438:	d20f      	bcs.n	800745a <USBD_LL_DataInStage+0xac>
        {
          
          USBD_CtlContinueSendData(pdev , NULL, 0);
 800743a:	2200      	movs	r2, #0
 800743c:	2100      	movs	r1, #0
 800743e:	68f8      	ldr	r0, [r7, #12]
 8007440:	f000 fd38 	bl	8007eb4 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0;
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	2200      	movs	r2, #0
 8007448:	f8c3 21f8 	str.w	r2, [r3, #504]	; 0x1f8
          
        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive (pdev,
 800744c:	2300      	movs	r3, #0
 800744e:	2200      	movs	r2, #0
 8007450:	2100      	movs	r1, #0
 8007452:	68f8      	ldr	r0, [r7, #12]
 8007454:	f003 fea2 	bl	800b19c <USBD_LL_PrepareReceive>
 8007458:	e013      	b.n	8007482 <USBD_LL_DataInStage+0xd4>
                                NULL,
                                0);
        }
        else
        {
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007460:	68db      	ldr	r3, [r3, #12]
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00a      	beq.n	800747c <USBD_LL_DataInStage+0xce>
             (pdev->dev_state == USBD_STATE_CONFIGURED))
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
          if((pdev->pClass->EP0_TxSent != NULL)&&
 800746c:	2b03      	cmp	r3, #3
 800746e:	d105      	bne.n	800747c <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev); 
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007476:	68db      	ldr	r3, [r3, #12]
 8007478:	68f8      	ldr	r0, [r7, #12]
 800747a:	4798      	blx	r3
          }          
          USBD_CtlReceiveStatus(pdev);
 800747c:	68f8      	ldr	r0, [r7, #12]
 800747e:	f000 fd6e 	bl	8007f5e <USBD_CtlReceiveStatus>
        }
      }
    }
    if (pdev->dev_test_mode == 1)
 8007482:	68fb      	ldr	r3, [r7, #12]
 8007484:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 8007488:	2b01      	cmp	r3, #1
 800748a:	d11a      	bne.n	80074c2 <USBD_LL_DataInStage+0x114>
    {
      USBD_RunTestMode(pdev); 
 800748c:	68f8      	ldr	r0, [r7, #12]
 800748e:	f7ff fead 	bl	80071ec <USBD_RunTestMode>
      pdev->dev_test_mode = 0;
 8007492:	68fb      	ldr	r3, [r7, #12]
 8007494:	2200      	movs	r2, #0
 8007496:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
 800749a:	e012      	b.n	80074c2 <USBD_LL_DataInStage+0x114>
    }
  }
  else if((pdev->pClass->DataIn != NULL)&& 
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80074a2:	695b      	ldr	r3, [r3, #20]
 80074a4:	2b00      	cmp	r3, #0
 80074a6:	d00c      	beq.n	80074c2 <USBD_LL_DataInStage+0x114>
          (pdev->dev_state == USBD_STATE_CONFIGURED))
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
  else if((pdev->pClass->DataIn != NULL)&& 
 80074ae:	2b03      	cmp	r3, #3
 80074b0:	d107      	bne.n	80074c2 <USBD_LL_DataInStage+0x114>
  {
    pdev->pClass->DataIn(pdev, epnum); 
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80074b8:	695b      	ldr	r3, [r3, #20]
 80074ba:	7afa      	ldrb	r2, [r7, #11]
 80074bc:	4611      	mov	r1, r2
 80074be:	68f8      	ldr	r0, [r7, #12]
 80074c0:	4798      	blx	r3
  }  
  return USBD_OK;
 80074c2:	2300      	movs	r3, #0
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3718      	adds	r7, #24
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}

080074cc <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef  *pdev)
{
 80074cc:	b580      	push	{r7, lr}
 80074ce:	b082      	sub	sp, #8
 80074d0:	af00      	add	r7, sp, #0
 80074d2:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev,
 80074d4:	2340      	movs	r3, #64	; 0x40
 80074d6:	2200      	movs	r2, #0
 80074d8:	2100      	movs	r1, #0
 80074da:	6878      	ldr	r0, [r7, #4]
 80074dc:	f003 fce8 	bl	800aeb0 <USBD_LL_OpenEP>
              0x00,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	2240      	movs	r2, #64	; 0x40
 80074e4:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
  
  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev,
 80074e8:	2340      	movs	r3, #64	; 0x40
 80074ea:	2200      	movs	r2, #0
 80074ec:	2180      	movs	r1, #128	; 0x80
 80074ee:	6878      	ldr	r0, [r7, #4]
 80074f0:	f003 fcde 	bl	800aeb0 <USBD_LL_OpenEP>
              0x80,
              USBD_EP_TYPE_CTRL,
              USB_MAX_EP0_SIZE);
  
  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	2240      	movs	r2, #64	; 0x40
 80074f8:	621a      	str	r2, [r3, #32]
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	2201      	movs	r2, #1
 80074fe:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  
  if (pdev->pClassData) 
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	f8d3 3218 	ldr.w	r3, [r3, #536]	; 0x218
 8007508:	2b00      	cmp	r3, #0
 800750a:	d009      	beq.n	8007520 <USBD_LL_Reset+0x54>
    pdev->pClass->DeInit(pdev, pdev->dev_config);  
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007512:	685b      	ldr	r3, [r3, #4]
 8007514:	687a      	ldr	r2, [r7, #4]
 8007516:	6852      	ldr	r2, [r2, #4]
 8007518:	b2d2      	uxtb	r2, r2
 800751a:	4611      	mov	r1, r2
 800751c:	6878      	ldr	r0, [r7, #4]
 800751e:	4798      	blx	r3
 
  
  return USBD_OK;
 8007520:	2300      	movs	r3, #0
}
 8007522:	4618      	mov	r0, r3
 8007524:	3708      	adds	r7, #8
 8007526:	46bd      	mov	sp, r7
 8007528:	bd80      	pop	{r7, pc}

0800752a <USBD_LL_SetSpeed>:
*         Handle Reset event
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef  *pdev, USBD_SpeedTypeDef speed)
{
 800752a:	b480      	push	{r7}
 800752c:	b083      	sub	sp, #12
 800752e:	af00      	add	r7, sp, #0
 8007530:	6078      	str	r0, [r7, #4]
 8007532:	460b      	mov	r3, r1
 8007534:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	78fa      	ldrb	r2, [r7, #3]
 800753a:	741a      	strb	r2, [r3, #16]
  return USBD_OK;
 800753c:	2300      	movs	r3, #0
}
 800753e:	4618      	mov	r0, r3
 8007540:	370c      	adds	r7, #12
 8007542:	46bd      	mov	sp, r7
 8007544:	bc80      	pop	{r7}
 8007546:	4770      	bx	lr

08007548 <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef  *pdev)
{
 8007548:	b480      	push	{r7}
 800754a:	b083      	sub	sp, #12
 800754c:	af00      	add	r7, sp, #0
 800754e:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	f893 21fc 	ldrb.w	r2, [r3, #508]	; 0x1fc
 8007556:	687b      	ldr	r3, [r7, #4]
 8007558:	f883 21fd 	strb.w	r2, [r3, #509]	; 0x1fd
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2204      	movs	r2, #4
 8007560:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8007564:	2300      	movs	r3, #0
}
 8007566:	4618      	mov	r0, r3
 8007568:	370c      	adds	r7, #12
 800756a:	46bd      	mov	sp, r7
 800756c:	bc80      	pop	{r7}
 800756e:	4770      	bx	lr

08007570 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef  *pdev)
{
 8007570:	b480      	push	{r7}
 8007572:	b083      	sub	sp, #12
 8007574:	af00      	add	r7, sp, #0
 8007576:	6078      	str	r0, [r7, #4]
  pdev->dev_state = pdev->dev_old_state;  
 8007578:	687b      	ldr	r3, [r7, #4]
 800757a:	f893 21fd 	ldrb.w	r2, [r3, #509]	; 0x1fd
 800757e:	687b      	ldr	r3, [r7, #4]
 8007580:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
  return USBD_OK;
 8007584:	2300      	movs	r3, #0
}
 8007586:	4618      	mov	r0, r3
 8007588:	370c      	adds	r7, #12
 800758a:	46bd      	mov	sp, r7
 800758c:	bc80      	pop	{r7}
 800758e:	4770      	bx	lr

08007590 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef  *pdev)
{
 8007590:	b580      	push	{r7, lr}
 8007592:	b082      	sub	sp, #8
 8007594:	af00      	add	r7, sp, #0
 8007596:	6078      	str	r0, [r7, #4]
  if(pdev->dev_state == USBD_STATE_CONFIGURED)
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800759e:	2b03      	cmp	r3, #3
 80075a0:	d10b      	bne.n	80075ba <USBD_LL_SOF+0x2a>
  {
    if(pdev->pClass->SOF != NULL)
 80075a2:	687b      	ldr	r3, [r7, #4]
 80075a4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80075a8:	69db      	ldr	r3, [r3, #28]
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d005      	beq.n	80075ba <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80075b4:	69db      	ldr	r3, [r3, #28]
 80075b6:	6878      	ldr	r0, [r7, #4]
 80075b8:	4798      	blx	r3
    }
  }
  return USBD_OK;
 80075ba:	2300      	movs	r3, #0
}
 80075bc:	4618      	mov	r0, r3
 80075be:	3708      	adds	r7, #8
 80075c0:	46bd      	mov	sp, r7
 80075c2:	bd80      	pop	{r7, pc}

080075c4 <USBD_StdDevReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80075c4:	b580      	push	{r7, lr}
 80075c6:	b084      	sub	sp, #16
 80075c8:	af00      	add	r7, sp, #0
 80075ca:	6078      	str	r0, [r7, #4]
 80075cc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;  
 80075ce:	2300      	movs	r3, #0
 80075d0:	73fb      	strb	r3, [r7, #15]
  
  switch (req->bRequest) 
 80075d2:	683b      	ldr	r3, [r7, #0]
 80075d4:	785b      	ldrb	r3, [r3, #1]
 80075d6:	2b09      	cmp	r3, #9
 80075d8:	d839      	bhi.n	800764e <USBD_StdDevReq+0x8a>
 80075da:	a201      	add	r2, pc, #4	; (adr r2, 80075e0 <USBD_StdDevReq+0x1c>)
 80075dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80075e0:	08007631 	.word	0x08007631
 80075e4:	08007645 	.word	0x08007645
 80075e8:	0800764f 	.word	0x0800764f
 80075ec:	0800763b 	.word	0x0800763b
 80075f0:	0800764f 	.word	0x0800764f
 80075f4:	08007613 	.word	0x08007613
 80075f8:	08007609 	.word	0x08007609
 80075fc:	0800764f 	.word	0x0800764f
 8007600:	08007627 	.word	0x08007627
 8007604:	0800761d 	.word	0x0800761d
  {
  case USB_REQ_GET_DESCRIPTOR: 
    
    USBD_GetDescriptor (pdev, req) ;
 8007608:	6839      	ldr	r1, [r7, #0]
 800760a:	6878      	ldr	r0, [r7, #4]
 800760c:	f000 f936 	bl	800787c <USBD_GetDescriptor>
    break;
 8007610:	e022      	b.n	8007658 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_ADDRESS:                      
    USBD_SetAddress(pdev, req);
 8007612:	6839      	ldr	r1, [r7, #0]
 8007614:	6878      	ldr	r0, [r7, #4]
 8007616:	f000 fa25 	bl	8007a64 <USBD_SetAddress>
    break;
 800761a:	e01d      	b.n	8007658 <USBD_StdDevReq+0x94>
    
  case USB_REQ_SET_CONFIGURATION:                    
    USBD_SetConfig (pdev , req);
 800761c:	6839      	ldr	r1, [r7, #0]
 800761e:	6878      	ldr	r0, [r7, #4]
 8007620:	f000 fa5e 	bl	8007ae0 <USBD_SetConfig>
    break;
 8007624:	e018      	b.n	8007658 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_CONFIGURATION:                 
    USBD_GetConfig (pdev , req);
 8007626:	6839      	ldr	r1, [r7, #0]
 8007628:	6878      	ldr	r0, [r7, #4]
 800762a:	f000 fae1 	bl	8007bf0 <USBD_GetConfig>
    break;
 800762e:	e013      	b.n	8007658 <USBD_StdDevReq+0x94>
    
  case USB_REQ_GET_STATUS:                                  
    USBD_GetStatus (pdev , req);
 8007630:	6839      	ldr	r1, [r7, #0]
 8007632:	6878      	ldr	r0, [r7, #4]
 8007634:	f000 fb0e 	bl	8007c54 <USBD_GetStatus>
    break;
 8007638:	e00e      	b.n	8007658 <USBD_StdDevReq+0x94>
    
    
  case USB_REQ_SET_FEATURE:   
    USBD_SetFeature (pdev , req);    
 800763a:	6839      	ldr	r1, [r7, #0]
 800763c:	6878      	ldr	r0, [r7, #4]
 800763e:	f000 fb33 	bl	8007ca8 <USBD_SetFeature>
    break;
 8007642:	e009      	b.n	8007658 <USBD_StdDevReq+0x94>
    
  case USB_REQ_CLEAR_FEATURE:                                   
    USBD_ClrFeature (pdev , req);
 8007644:	6839      	ldr	r1, [r7, #0]
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f000 fb49 	bl	8007cde <USBD_ClrFeature>
    break;
 800764c:	e004      	b.n	8007658 <USBD_StdDevReq+0x94>
    
  default:  
    USBD_CtlError(pdev , req);
 800764e:	6839      	ldr	r1, [r7, #0]
 8007650:	6878      	ldr	r0, [r7, #4]
 8007652:	f000 fba8 	bl	8007da6 <USBD_CtlError>
    break;
 8007656:	bf00      	nop
  }
  
  return ret;
 8007658:	7bfb      	ldrb	r3, [r7, #15]
}
 800765a:	4618      	mov	r0, r3
 800765c:	3710      	adds	r7, #16
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
 8007662:	bf00      	nop

08007664 <USBD_StdItfReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 8007664:	b580      	push	{r7, lr}
 8007666:	b084      	sub	sp, #16
 8007668:	af00      	add	r7, sp, #0
 800766a:	6078      	str	r0, [r7, #4]
 800766c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK; 
 800766e:	2300      	movs	r3, #0
 8007670:	73fb      	strb	r3, [r7, #15]
  
  switch (pdev->dev_state) 
 8007672:	687b      	ldr	r3, [r7, #4]
 8007674:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8007678:	2b03      	cmp	r3, #3
 800767a:	d11b      	bne.n	80076b4 <USBD_StdItfReq+0x50>
  {
  case USBD_STATE_CONFIGURED:
    
    if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES) 
 800767c:	683b      	ldr	r3, [r7, #0]
 800767e:	889b      	ldrh	r3, [r3, #4]
 8007680:	b2db      	uxtb	r3, r3
 8007682:	2b01      	cmp	r3, #1
 8007684:	d811      	bhi.n	80076aa <USBD_StdItfReq+0x46>
    {
      pdev->pClass->Setup (pdev, req); 
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800768c:	689b      	ldr	r3, [r3, #8]
 800768e:	6839      	ldr	r1, [r7, #0]
 8007690:	6878      	ldr	r0, [r7, #4]
 8007692:	4798      	blx	r3
      
      if((req->wLength == 0)&& (ret == USBD_OK))
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	88db      	ldrh	r3, [r3, #6]
 8007698:	2b00      	cmp	r3, #0
 800769a:	d110      	bne.n	80076be <USBD_StdItfReq+0x5a>
 800769c:	7bfb      	ldrb	r3, [r7, #15]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d10d      	bne.n	80076be <USBD_StdItfReq+0x5a>
      {
         USBD_CtlSendStatus(pdev);
 80076a2:	6878      	ldr	r0, [r7, #4]
 80076a4:	f000 fc48 	bl	8007f38 <USBD_CtlSendStatus>
    } 
    else 
    {                                               
       USBD_CtlError(pdev , req);
    }
    break;
 80076a8:	e009      	b.n	80076be <USBD_StdItfReq+0x5a>
       USBD_CtlError(pdev , req);
 80076aa:	6839      	ldr	r1, [r7, #0]
 80076ac:	6878      	ldr	r0, [r7, #4]
 80076ae:	f000 fb7a 	bl	8007da6 <USBD_CtlError>
    break;
 80076b2:	e004      	b.n	80076be <USBD_StdItfReq+0x5a>
    
  default:
     USBD_CtlError(pdev , req);
 80076b4:	6839      	ldr	r1, [r7, #0]
 80076b6:	6878      	ldr	r0, [r7, #4]
 80076b8:	f000 fb75 	bl	8007da6 <USBD_CtlError>
    break;
 80076bc:	e000      	b.n	80076c0 <USBD_StdItfReq+0x5c>
    break;
 80076be:	bf00      	nop
  }
  return USBD_OK;
 80076c0:	2300      	movs	r3, #0
}
 80076c2:	4618      	mov	r0, r3
 80076c4:	3710      	adds	r7, #16
 80076c6:	46bd      	mov	sp, r7
 80076c8:	bd80      	pop	{r7, pc}

080076ca <USBD_StdEPReq>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq (USBD_HandleTypeDef *pdev , USBD_SetupReqTypedef  *req)
{
 80076ca:	b580      	push	{r7, lr}
 80076cc:	b084      	sub	sp, #16
 80076ce:	af00      	add	r7, sp, #0
 80076d0:	6078      	str	r0, [r7, #4]
 80076d2:	6039      	str	r1, [r7, #0]
  
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK; 
 80076d4:	2300      	movs	r3, #0
 80076d6:	73fb      	strb	r3, [r7, #15]
  USBD_EndpointTypeDef   *pep;
  ep_addr  = LOBYTE(req->wIndex);   
 80076d8:	683b      	ldr	r3, [r7, #0]
 80076da:	889b      	ldrh	r3, [r3, #4]
 80076dc:	73bb      	strb	r3, [r7, #14]
  
  /* Check if it is a class request */
  if ((req->bmRequest & 0x60) == 0x20)
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	781b      	ldrb	r3, [r3, #0]
 80076e2:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80076e6:	2b20      	cmp	r3, #32
 80076e8:	d108      	bne.n	80076fc <USBD_StdEPReq+0x32>
  {
    pdev->pClass->Setup (pdev, req);
 80076ea:	687b      	ldr	r3, [r7, #4]
 80076ec:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80076f0:	689b      	ldr	r3, [r3, #8]
 80076f2:	6839      	ldr	r1, [r7, #0]
 80076f4:	6878      	ldr	r0, [r7, #4]
 80076f6:	4798      	blx	r3
    
    return USBD_OK;
 80076f8:	2300      	movs	r3, #0
 80076fa:	e0ba      	b.n	8007872 <USBD_StdEPReq+0x1a8>
  }
  
  switch (req->bRequest) 
 80076fc:	683b      	ldr	r3, [r7, #0]
 80076fe:	785b      	ldrb	r3, [r3, #1]
 8007700:	2b01      	cmp	r3, #1
 8007702:	d039      	beq.n	8007778 <USBD_StdEPReq+0xae>
 8007704:	2b03      	cmp	r3, #3
 8007706:	d002      	beq.n	800770e <USBD_StdEPReq+0x44>
 8007708:	2b00      	cmp	r3, #0
 800770a:	d06b      	beq.n	80077e4 <USBD_StdEPReq+0x11a>
      break;
    }
    break;
    
  default:
    break;
 800770c:	e0b0      	b.n	8007870 <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 800770e:	687b      	ldr	r3, [r7, #4]
 8007710:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8007714:	2b02      	cmp	r3, #2
 8007716:	d002      	beq.n	800771e <USBD_StdEPReq+0x54>
 8007718:	2b03      	cmp	r3, #3
 800771a:	d00c      	beq.n	8007736 <USBD_StdEPReq+0x6c>
 800771c:	e025      	b.n	800776a <USBD_StdEPReq+0xa0>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800771e:	7bbb      	ldrb	r3, [r7, #14]
 8007720:	2b00      	cmp	r3, #0
 8007722:	d027      	beq.n	8007774 <USBD_StdEPReq+0xaa>
 8007724:	7bbb      	ldrb	r3, [r7, #14]
 8007726:	2b80      	cmp	r3, #128	; 0x80
 8007728:	d024      	beq.n	8007774 <USBD_StdEPReq+0xaa>
        USBD_LL_StallEP(pdev , ep_addr);
 800772a:	7bbb      	ldrb	r3, [r7, #14]
 800772c:	4619      	mov	r1, r3
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f003 fc32 	bl	800af98 <USBD_LL_StallEP>
      break;	
 8007734:	e01e      	b.n	8007774 <USBD_StdEPReq+0xaa>
      if (req->wValue == USB_FEATURE_EP_HALT)
 8007736:	683b      	ldr	r3, [r7, #0]
 8007738:	885b      	ldrh	r3, [r3, #2]
 800773a:	2b00      	cmp	r3, #0
 800773c:	d10a      	bne.n	8007754 <USBD_StdEPReq+0x8a>
        if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 800773e:	7bbb      	ldrb	r3, [r7, #14]
 8007740:	2b00      	cmp	r3, #0
 8007742:	d007      	beq.n	8007754 <USBD_StdEPReq+0x8a>
 8007744:	7bbb      	ldrb	r3, [r7, #14]
 8007746:	2b80      	cmp	r3, #128	; 0x80
 8007748:	d004      	beq.n	8007754 <USBD_StdEPReq+0x8a>
          USBD_LL_StallEP(pdev , ep_addr);
 800774a:	7bbb      	ldrb	r3, [r7, #14]
 800774c:	4619      	mov	r1, r3
 800774e:	6878      	ldr	r0, [r7, #4]
 8007750:	f003 fc22 	bl	800af98 <USBD_LL_StallEP>
      pdev->pClass->Setup (pdev, req);   
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 800775a:	689b      	ldr	r3, [r3, #8]
 800775c:	6839      	ldr	r1, [r7, #0]
 800775e:	6878      	ldr	r0, [r7, #4]
 8007760:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8007762:	6878      	ldr	r0, [r7, #4]
 8007764:	f000 fbe8 	bl	8007f38 <USBD_CtlSendStatus>
      break;
 8007768:	e005      	b.n	8007776 <USBD_StdEPReq+0xac>
      USBD_CtlError(pdev , req);
 800776a:	6839      	ldr	r1, [r7, #0]
 800776c:	6878      	ldr	r0, [r7, #4]
 800776e:	f000 fb1a 	bl	8007da6 <USBD_CtlError>
      break;    
 8007772:	e000      	b.n	8007776 <USBD_StdEPReq+0xac>
      break;	
 8007774:	bf00      	nop
    break;
 8007776:	e07b      	b.n	8007870 <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 800777e:	2b02      	cmp	r3, #2
 8007780:	d002      	beq.n	8007788 <USBD_StdEPReq+0xbe>
 8007782:	2b03      	cmp	r3, #3
 8007784:	d00c      	beq.n	80077a0 <USBD_StdEPReq+0xd6>
 8007786:	e024      	b.n	80077d2 <USBD_StdEPReq+0x108>
      if ((ep_addr != 0x00) && (ep_addr != 0x80)) 
 8007788:	7bbb      	ldrb	r3, [r7, #14]
 800778a:	2b00      	cmp	r3, #0
 800778c:	d026      	beq.n	80077dc <USBD_StdEPReq+0x112>
 800778e:	7bbb      	ldrb	r3, [r7, #14]
 8007790:	2b80      	cmp	r3, #128	; 0x80
 8007792:	d023      	beq.n	80077dc <USBD_StdEPReq+0x112>
        USBD_LL_StallEP(pdev , ep_addr);
 8007794:	7bbb      	ldrb	r3, [r7, #14]
 8007796:	4619      	mov	r1, r3
 8007798:	6878      	ldr	r0, [r7, #4]
 800779a:	f003 fbfd 	bl	800af98 <USBD_LL_StallEP>
      break;	
 800779e:	e01d      	b.n	80077dc <USBD_StdEPReq+0x112>
      if (req->wValue == USB_FEATURE_EP_HALT)
 80077a0:	683b      	ldr	r3, [r7, #0]
 80077a2:	885b      	ldrh	r3, [r3, #2]
 80077a4:	2b00      	cmp	r3, #0
 80077a6:	d11b      	bne.n	80077e0 <USBD_StdEPReq+0x116>
        if ((ep_addr & 0x7F) != 0x00) 
 80077a8:	7bbb      	ldrb	r3, [r7, #14]
 80077aa:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d00b      	beq.n	80077ca <USBD_StdEPReq+0x100>
          USBD_LL_ClearStallEP(pdev , ep_addr);
 80077b2:	7bbb      	ldrb	r3, [r7, #14]
 80077b4:	4619      	mov	r1, r3
 80077b6:	6878      	ldr	r0, [r7, #4]
 80077b8:	f003 fc24 	bl	800b004 <USBD_LL_ClearStallEP>
          pdev->pClass->Setup (pdev, req);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80077c2:	689b      	ldr	r3, [r3, #8]
 80077c4:	6839      	ldr	r1, [r7, #0]
 80077c6:	6878      	ldr	r0, [r7, #4]
 80077c8:	4798      	blx	r3
        USBD_CtlSendStatus(pdev);
 80077ca:	6878      	ldr	r0, [r7, #4]
 80077cc:	f000 fbb4 	bl	8007f38 <USBD_CtlSendStatus>
      break;
 80077d0:	e006      	b.n	80077e0 <USBD_StdEPReq+0x116>
      USBD_CtlError(pdev , req);
 80077d2:	6839      	ldr	r1, [r7, #0]
 80077d4:	6878      	ldr	r0, [r7, #4]
 80077d6:	f000 fae6 	bl	8007da6 <USBD_CtlError>
      break;    
 80077da:	e002      	b.n	80077e2 <USBD_StdEPReq+0x118>
      break;	
 80077dc:	bf00      	nop
 80077de:	e047      	b.n	8007870 <USBD_StdEPReq+0x1a6>
      break;
 80077e0:	bf00      	nop
    break;
 80077e2:	e045      	b.n	8007870 <USBD_StdEPReq+0x1a6>
    switch (pdev->dev_state) 
 80077e4:	687b      	ldr	r3, [r7, #4]
 80077e6:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 80077ea:	2b02      	cmp	r3, #2
 80077ec:	d002      	beq.n	80077f4 <USBD_StdEPReq+0x12a>
 80077ee:	2b03      	cmp	r3, #3
 80077f0:	d00b      	beq.n	800780a <USBD_StdEPReq+0x140>
 80077f2:	e036      	b.n	8007862 <USBD_StdEPReq+0x198>
      if ((ep_addr & 0x7F) != 0x00) 
 80077f4:	7bbb      	ldrb	r3, [r7, #14]
 80077f6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d036      	beq.n	800786c <USBD_StdEPReq+0x1a2>
        USBD_LL_StallEP(pdev , ep_addr);
 80077fe:	7bbb      	ldrb	r3, [r7, #14]
 8007800:	4619      	mov	r1, r3
 8007802:	6878      	ldr	r0, [r7, #4]
 8007804:	f003 fbc8 	bl	800af98 <USBD_LL_StallEP>
      break;	
 8007808:	e030      	b.n	800786c <USBD_StdEPReq+0x1a2>
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 800780a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800780e:	2b00      	cmp	r3, #0
 8007810:	da08      	bge.n	8007824 <USBD_StdEPReq+0x15a>
 8007812:	7bbb      	ldrb	r3, [r7, #14]
 8007814:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007818:	3301      	adds	r3, #1
 800781a:	011b      	lsls	r3, r3, #4
 800781c:	687a      	ldr	r2, [r7, #4]
 800781e:	4413      	add	r3, r2
 8007820:	3304      	adds	r3, #4
 8007822:	e007      	b.n	8007834 <USBD_StdEPReq+0x16a>
                                         &pdev->ep_out[ep_addr & 0x7F];
 8007824:	7bbb      	ldrb	r3, [r7, #14]
 8007826:	f003 037f 	and.w	r3, r3, #127	; 0x7f
      pep = ((ep_addr & 0x80) == 0x80) ? &pdev->ep_in[ep_addr & 0x7F]:\
 800782a:	3310      	adds	r3, #16
 800782c:	011b      	lsls	r3, r3, #4
 800782e:	687a      	ldr	r2, [r7, #4]
 8007830:	4413      	add	r3, r2
 8007832:	3304      	adds	r3, #4
 8007834:	60bb      	str	r3, [r7, #8]
      if(USBD_LL_IsStallEP(pdev, ep_addr))
 8007836:	7bbb      	ldrb	r3, [r7, #14]
 8007838:	4619      	mov	r1, r3
 800783a:	6878      	ldr	r0, [r7, #4]
 800783c:	f003 fc18 	bl	800b070 <USBD_LL_IsStallEP>
 8007840:	4603      	mov	r3, r0
 8007842:	2b00      	cmp	r3, #0
 8007844:	d003      	beq.n	800784e <USBD_StdEPReq+0x184>
        pep->status = 0x0001;     
 8007846:	68bb      	ldr	r3, [r7, #8]
 8007848:	2201      	movs	r2, #1
 800784a:	601a      	str	r2, [r3, #0]
 800784c:	e002      	b.n	8007854 <USBD_StdEPReq+0x18a>
        pep->status = 0x0000;  
 800784e:	68bb      	ldr	r3, [r7, #8]
 8007850:	2200      	movs	r2, #0
 8007852:	601a      	str	r2, [r3, #0]
                        (uint8_t *)&pep->status,
 8007854:	68bb      	ldr	r3, [r7, #8]
      USBD_CtlSendData (pdev,
 8007856:	2202      	movs	r2, #2
 8007858:	4619      	mov	r1, r3
 800785a:	6878      	ldr	r0, [r7, #4]
 800785c:	f000 fb0e 	bl	8007e7c <USBD_CtlSendData>
      break;
 8007860:	e005      	b.n	800786e <USBD_StdEPReq+0x1a4>
      USBD_CtlError(pdev , req);
 8007862:	6839      	ldr	r1, [r7, #0]
 8007864:	6878      	ldr	r0, [r7, #4]
 8007866:	f000 fa9e 	bl	8007da6 <USBD_CtlError>
      break;
 800786a:	e000      	b.n	800786e <USBD_StdEPReq+0x1a4>
      break;	
 800786c:	bf00      	nop
    break;
 800786e:	bf00      	nop
  }
  return ret;
 8007870:	7bfb      	ldrb	r3, [r7, #15]
}
 8007872:	4618      	mov	r0, r3
 8007874:	3710      	adds	r7, #16
 8007876:	46bd      	mov	sp, r7
 8007878:	bd80      	pop	{r7, pc}
	...

0800787c <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev , 
                               USBD_SetupReqTypedef *req)
{
 800787c:	b580      	push	{r7, lr}
 800787e:	b084      	sub	sp, #16
 8007880:	af00      	add	r7, sp, #0
 8007882:	6078      	str	r0, [r7, #4]
 8007884:	6039      	str	r1, [r7, #0]
  uint16_t len;
  uint8_t *pbuf;
  
    
  switch (req->wValue >> 8)
 8007886:	683b      	ldr	r3, [r7, #0]
 8007888:	885b      	ldrh	r3, [r3, #2]
 800788a:	0a1b      	lsrs	r3, r3, #8
 800788c:	b29b      	uxth	r3, r3
 800788e:	3b01      	subs	r3, #1
 8007890:	2b06      	cmp	r3, #6
 8007892:	f200 80c9 	bhi.w	8007a28 <USBD_GetDescriptor+0x1ac>
 8007896:	a201      	add	r2, pc, #4	; (adr r2, 800789c <USBD_GetDescriptor+0x20>)
 8007898:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800789c:	080078b9 	.word	0x080078b9
 80078a0:	080078d1 	.word	0x080078d1
 80078a4:	08007911 	.word	0x08007911
 80078a8:	08007a29 	.word	0x08007a29
 80078ac:	08007a29 	.word	0x08007a29
 80078b0:	080079d5 	.word	0x080079d5
 80078b4:	080079fb 	.word	0x080079fb
  case USB_DESC_TYPE_BOS:
    pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
    break;
#endif    
  case USB_DESC_TYPE_DEVICE:
    pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80078be:	681b      	ldr	r3, [r3, #0]
 80078c0:	687a      	ldr	r2, [r7, #4]
 80078c2:	7c12      	ldrb	r2, [r2, #16]
 80078c4:	f107 010a 	add.w	r1, r7, #10
 80078c8:	4610      	mov	r0, r2
 80078ca:	4798      	blx	r3
 80078cc:	60f8      	str	r0, [r7, #12]
    break;
 80078ce:	e0b0      	b.n	8007a32 <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_CONFIGURATION:     
    if(pdev->dev_speed == USBD_SPEED_HIGH )   
 80078d0:	687b      	ldr	r3, [r7, #4]
 80078d2:	7c1b      	ldrb	r3, [r3, #16]
 80078d4:	2b00      	cmp	r3, #0
 80078d6:	d10d      	bne.n	80078f4 <USBD_GetDescriptor+0x78>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetHSConfigDescriptor(&len);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80078de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80078e0:	f107 020a 	add.w	r2, r7, #10
 80078e4:	4610      	mov	r0, r2
 80078e6:	4798      	blx	r3
 80078e8:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80078ea:	68fb      	ldr	r3, [r7, #12]
 80078ec:	3301      	adds	r3, #1
 80078ee:	2202      	movs	r2, #2
 80078f0:	701a      	strb	r2, [r3, #0]
    else
    {
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
    }
    break;
 80078f2:	e09e      	b.n	8007a32 <USBD_GetDescriptor+0x1b6>
      pbuf   = (uint8_t *)pdev->pClass->GetFSConfigDescriptor(&len);
 80078f4:	687b      	ldr	r3, [r7, #4]
 80078f6:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80078fa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80078fc:	f107 020a 	add.w	r2, r7, #10
 8007900:	4610      	mov	r0, r2
 8007902:	4798      	blx	r3
 8007904:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8007906:	68fb      	ldr	r3, [r7, #12]
 8007908:	3301      	adds	r3, #1
 800790a:	2202      	movs	r2, #2
 800790c:	701a      	strb	r2, [r3, #0]
    break;
 800790e:	e090      	b.n	8007a32 <USBD_GetDescriptor+0x1b6>
    
  case USB_DESC_TYPE_STRING:
    switch ((uint8_t)(req->wValue))
 8007910:	683b      	ldr	r3, [r7, #0]
 8007912:	885b      	ldrh	r3, [r3, #2]
 8007914:	b2db      	uxtb	r3, r3
 8007916:	2b05      	cmp	r3, #5
 8007918:	d856      	bhi.n	80079c8 <USBD_GetDescriptor+0x14c>
 800791a:	a201      	add	r2, pc, #4	; (adr r2, 8007920 <USBD_GetDescriptor+0xa4>)
 800791c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007920:	08007939 	.word	0x08007939
 8007924:	08007951 	.word	0x08007951
 8007928:	08007969 	.word	0x08007969
 800792c:	08007981 	.word	0x08007981
 8007930:	08007999 	.word	0x08007999
 8007934:	080079b1 	.word	0x080079b1
    {
    case USBD_IDX_LANGID_STR:
     pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);        
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800793e:	685b      	ldr	r3, [r3, #4]
 8007940:	687a      	ldr	r2, [r7, #4]
 8007942:	7c12      	ldrb	r2, [r2, #16]
 8007944:	f107 010a 	add.w	r1, r7, #10
 8007948:	4610      	mov	r0, r2
 800794a:	4798      	blx	r3
 800794c:	60f8      	str	r0, [r7, #12]
      break;
 800794e:	e040      	b.n	80079d2 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_MFC_STR:
      pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007956:	689b      	ldr	r3, [r3, #8]
 8007958:	687a      	ldr	r2, [r7, #4]
 800795a:	7c12      	ldrb	r2, [r2, #16]
 800795c:	f107 010a 	add.w	r1, r7, #10
 8007960:	4610      	mov	r0, r2
 8007962:	4798      	blx	r3
 8007964:	60f8      	str	r0, [r7, #12]
      break;
 8007966:	e034      	b.n	80079d2 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_PRODUCT_STR:
      pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800796e:	68db      	ldr	r3, [r3, #12]
 8007970:	687a      	ldr	r2, [r7, #4]
 8007972:	7c12      	ldrb	r2, [r2, #16]
 8007974:	f107 010a 	add.w	r1, r7, #10
 8007978:	4610      	mov	r0, r2
 800797a:	4798      	blx	r3
 800797c:	60f8      	str	r0, [r7, #12]
      break;
 800797e:	e028      	b.n	80079d2 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_SERIAL_STR:
      pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 8007986:	691b      	ldr	r3, [r3, #16]
 8007988:	687a      	ldr	r2, [r7, #4]
 800798a:	7c12      	ldrb	r2, [r2, #16]
 800798c:	f107 010a 	add.w	r1, r7, #10
 8007990:	4610      	mov	r0, r2
 8007992:	4798      	blx	r3
 8007994:	60f8      	str	r0, [r7, #12]
      break;
 8007996:	e01c      	b.n	80079d2 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_CONFIG_STR:
      pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 800799e:	695b      	ldr	r3, [r3, #20]
 80079a0:	687a      	ldr	r2, [r7, #4]
 80079a2:	7c12      	ldrb	r2, [r2, #16]
 80079a4:	f107 010a 	add.w	r1, r7, #10
 80079a8:	4610      	mov	r0, r2
 80079aa:	4798      	blx	r3
 80079ac:	60f8      	str	r0, [r7, #12]
      break;
 80079ae:	e010      	b.n	80079d2 <USBD_GetDescriptor+0x156>
      
    case USBD_IDX_INTERFACE_STR:
      pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 80079b0:	687b      	ldr	r3, [r7, #4]
 80079b2:	f8d3 3210 	ldr.w	r3, [r3, #528]	; 0x210
 80079b6:	699b      	ldr	r3, [r3, #24]
 80079b8:	687a      	ldr	r2, [r7, #4]
 80079ba:	7c12      	ldrb	r2, [r2, #16]
 80079bc:	f107 010a 	add.w	r1, r7, #10
 80079c0:	4610      	mov	r0, r2
 80079c2:	4798      	blx	r3
 80079c4:	60f8      	str	r0, [r7, #12]
      break;
 80079c6:	e004      	b.n	80079d2 <USBD_GetDescriptor+0x156>
    default:
#if (USBD_SUPPORT_USER_STRING == 1)
      pbuf = pdev->pClass->GetUsrStrDescriptor(pdev, (req->wValue) , &len);
      break;
#else      
       USBD_CtlError(pdev , req);
 80079c8:	6839      	ldr	r1, [r7, #0]
 80079ca:	6878      	ldr	r0, [r7, #4]
 80079cc:	f000 f9eb 	bl	8007da6 <USBD_CtlError>
      return;
 80079d0:	e044      	b.n	8007a5c <USBD_GetDescriptor+0x1e0>
#endif   
    }
    break;
 80079d2:	e02e      	b.n	8007a32 <USBD_GetDescriptor+0x1b6>
  case USB_DESC_TYPE_DEVICE_QUALIFIER:                   

    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	7c1b      	ldrb	r3, [r3, #16]
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d109      	bne.n	80079f0 <USBD_GetDescriptor+0x174>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetDeviceQualifierDescriptor(&len);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 80079e2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80079e4:	f107 020a 	add.w	r2, r7, #10
 80079e8:	4610      	mov	r0, r2
 80079ea:	4798      	blx	r3
 80079ec:	60f8      	str	r0, [r7, #12]
      break;
 80079ee:	e020      	b.n	8007a32 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 80079f0:	6839      	ldr	r1, [r7, #0]
 80079f2:	6878      	ldr	r0, [r7, #4]
 80079f4:	f000 f9d7 	bl	8007da6 <USBD_CtlError>
      return;
 80079f8:	e030      	b.n	8007a5c <USBD_GetDescriptor+0x1e0>
    } 

  case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
    if(pdev->dev_speed == USBD_SPEED_HIGH  )   
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	7c1b      	ldrb	r3, [r3, #16]
 80079fe:	2b00      	cmp	r3, #0
 8007a00:	d10d      	bne.n	8007a1e <USBD_GetDescriptor+0x1a2>
    {
      pbuf   = (uint8_t *)pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007a08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007a0a:	f107 020a 	add.w	r2, r7, #10
 8007a0e:	4610      	mov	r0, r2
 8007a10:	4798      	blx	r3
 8007a12:	60f8      	str	r0, [r7, #12]
      pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8007a14:	68fb      	ldr	r3, [r7, #12]
 8007a16:	3301      	adds	r3, #1
 8007a18:	2207      	movs	r2, #7
 8007a1a:	701a      	strb	r2, [r3, #0]
      break; 
 8007a1c:	e009      	b.n	8007a32 <USBD_GetDescriptor+0x1b6>
    }
    else
    {
      USBD_CtlError(pdev , req);
 8007a1e:	6839      	ldr	r1, [r7, #0]
 8007a20:	6878      	ldr	r0, [r7, #4]
 8007a22:	f000 f9c0 	bl	8007da6 <USBD_CtlError>
      return;
 8007a26:	e019      	b.n	8007a5c <USBD_GetDescriptor+0x1e0>
    }

  default: 
     USBD_CtlError(pdev , req);
 8007a28:	6839      	ldr	r1, [r7, #0]
 8007a2a:	6878      	ldr	r0, [r7, #4]
 8007a2c:	f000 f9bb 	bl	8007da6 <USBD_CtlError>
    return;
 8007a30:	e014      	b.n	8007a5c <USBD_GetDescriptor+0x1e0>
  }
  
  if((len != 0)&& (req->wLength != 0))
 8007a32:	897b      	ldrh	r3, [r7, #10]
 8007a34:	2b00      	cmp	r3, #0
 8007a36:	d011      	beq.n	8007a5c <USBD_GetDescriptor+0x1e0>
 8007a38:	683b      	ldr	r3, [r7, #0]
 8007a3a:	88db      	ldrh	r3, [r3, #6]
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d00d      	beq.n	8007a5c <USBD_GetDescriptor+0x1e0>
  {
    
    len = MIN(len , req->wLength);
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	88da      	ldrh	r2, [r3, #6]
 8007a44:	897b      	ldrh	r3, [r7, #10]
 8007a46:	4293      	cmp	r3, r2
 8007a48:	bf28      	it	cs
 8007a4a:	4613      	movcs	r3, r2
 8007a4c:	b29b      	uxth	r3, r3
 8007a4e:	817b      	strh	r3, [r7, #10]
    
    USBD_CtlSendData (pdev, 
 8007a50:	897b      	ldrh	r3, [r7, #10]
 8007a52:	461a      	mov	r2, r3
 8007a54:	68f9      	ldr	r1, [r7, #12]
 8007a56:	6878      	ldr	r0, [r7, #4]
 8007a58:	f000 fa10 	bl	8007e7c <USBD_CtlSendData>
                      pbuf,
                      len);
  }
  
}
 8007a5c:	3710      	adds	r7, #16
 8007a5e:	46bd      	mov	sp, r7
 8007a60:	bd80      	pop	{r7, pc}
 8007a62:	bf00      	nop

08007a64 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8007a64:	b580      	push	{r7, lr}
 8007a66:	b084      	sub	sp, #16
 8007a68:	af00      	add	r7, sp, #0
 8007a6a:	6078      	str	r0, [r7, #4]
 8007a6c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr; 
  
  if ((req->wIndex == 0) && (req->wLength == 0)) 
 8007a6e:	683b      	ldr	r3, [r7, #0]
 8007a70:	889b      	ldrh	r3, [r3, #4]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	d12c      	bne.n	8007ad0 <USBD_SetAddress+0x6c>
 8007a76:	683b      	ldr	r3, [r7, #0]
 8007a78:	88db      	ldrh	r3, [r3, #6]
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d128      	bne.n	8007ad0 <USBD_SetAddress+0x6c>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7F;     
 8007a7e:	683b      	ldr	r3, [r7, #0]
 8007a80:	885b      	ldrh	r3, [r3, #2]
 8007a82:	b2db      	uxtb	r3, r3
 8007a84:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007a88:	73fb      	strb	r3, [r7, #15]
    
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8007a90:	2b03      	cmp	r3, #3
 8007a92:	d104      	bne.n	8007a9e <USBD_SetAddress+0x3a>
    {
      USBD_CtlError(pdev , req);
 8007a94:	6839      	ldr	r1, [r7, #0]
 8007a96:	6878      	ldr	r0, [r7, #4]
 8007a98:	f000 f985 	bl	8007da6 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8007a9c:	e01c      	b.n	8007ad8 <USBD_SetAddress+0x74>
    } 
    else 
    {
      pdev->dev_address = dev_addr;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	7bfa      	ldrb	r2, [r7, #15]
 8007aa2:	f883 21fe 	strb.w	r2, [r3, #510]	; 0x1fe
      USBD_LL_SetUSBAddress(pdev, dev_addr);               
 8007aa6:	7bfb      	ldrb	r3, [r7, #15]
 8007aa8:	4619      	mov	r1, r3
 8007aaa:	6878      	ldr	r0, [r7, #4]
 8007aac:	f003 fb06 	bl	800b0bc <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);                         
 8007ab0:	6878      	ldr	r0, [r7, #4]
 8007ab2:	f000 fa41 	bl	8007f38 <USBD_CtlSendStatus>
      
      if (dev_addr != 0) 
 8007ab6:	7bfb      	ldrb	r3, [r7, #15]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d004      	beq.n	8007ac6 <USBD_SetAddress+0x62>
      {
        pdev->dev_state  = USBD_STATE_ADDRESSED;
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	2202      	movs	r2, #2
 8007ac0:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8007ac4:	e008      	b.n	8007ad8 <USBD_SetAddress+0x74>
      } 
      else 
      {
        pdev->dev_state  = USBD_STATE_DEFAULT; 
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2201      	movs	r2, #1
 8007aca:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
    if (pdev->dev_state == USBD_STATE_CONFIGURED) 
 8007ace:	e003      	b.n	8007ad8 <USBD_SetAddress+0x74>
      }
    }
  } 
  else 
  {
     USBD_CtlError(pdev , req);                        
 8007ad0:	6839      	ldr	r1, [r7, #0]
 8007ad2:	6878      	ldr	r0, [r7, #4]
 8007ad4:	f000 f967 	bl	8007da6 <USBD_CtlError>
  } 
}
 8007ad8:	bf00      	nop
 8007ada:	3710      	adds	r7, #16
 8007adc:	46bd      	mov	sp, r7
 8007ade:	bd80      	pop	{r7, pc}

08007ae0 <USBD_SetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8007ae0:	b580      	push	{r7, lr}
 8007ae2:	b082      	sub	sp, #8
 8007ae4:	af00      	add	r7, sp, #0
 8007ae6:	6078      	str	r0, [r7, #4]
 8007ae8:	6039      	str	r1, [r7, #0]
  
  static uint8_t  cfgidx;
  
  cfgidx = (uint8_t)(req->wValue);                 
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	885b      	ldrh	r3, [r3, #2]
 8007aee:	b2da      	uxtb	r2, r3
 8007af0:	4b3e      	ldr	r3, [pc, #248]	; (8007bec <USBD_SetConfig+0x10c>)
 8007af2:	701a      	strb	r2, [r3, #0]
  
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION ) 
 8007af4:	4b3d      	ldr	r3, [pc, #244]	; (8007bec <USBD_SetConfig+0x10c>)
 8007af6:	781b      	ldrb	r3, [r3, #0]
 8007af8:	2b01      	cmp	r3, #1
 8007afa:	d904      	bls.n	8007b06 <USBD_SetConfig+0x26>
  {            
     USBD_CtlError(pdev , req);                              
 8007afc:	6839      	ldr	r1, [r7, #0]
 8007afe:	6878      	ldr	r0, [r7, #4]
 8007b00:	f000 f951 	bl	8007da6 <USBD_CtlError>
 8007b04:	e06f      	b.n	8007be6 <USBD_SetConfig+0x106>
  } 
  else 
  {
    switch (pdev->dev_state) 
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8007b0c:	2b02      	cmp	r3, #2
 8007b0e:	d002      	beq.n	8007b16 <USBD_SetConfig+0x36>
 8007b10:	2b03      	cmp	r3, #3
 8007b12:	d023      	beq.n	8007b5c <USBD_SetConfig+0x7c>
 8007b14:	e062      	b.n	8007bdc <USBD_SetConfig+0xfc>
    {
    case USBD_STATE_ADDRESSED:
      if (cfgidx) 
 8007b16:	4b35      	ldr	r3, [pc, #212]	; (8007bec <USBD_SetConfig+0x10c>)
 8007b18:	781b      	ldrb	r3, [r3, #0]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d01a      	beq.n	8007b54 <USBD_SetConfig+0x74>
      {                                			   							   							   				
        pdev->dev_config = cfgidx;
 8007b1e:	4b33      	ldr	r3, [pc, #204]	; (8007bec <USBD_SetConfig+0x10c>)
 8007b20:	781b      	ldrb	r3, [r3, #0]
 8007b22:	461a      	mov	r2, r3
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	605a      	str	r2, [r3, #4]
        pdev->dev_state = USBD_STATE_CONFIGURED;
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	2203      	movs	r2, #3
 8007b2c:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8007b30:	4b2e      	ldr	r3, [pc, #184]	; (8007bec <USBD_SetConfig+0x10c>)
 8007b32:	781b      	ldrb	r3, [r3, #0]
 8007b34:	4619      	mov	r1, r3
 8007b36:	6878      	ldr	r0, [r7, #4]
 8007b38:	f7ff fb62 	bl	8007200 <USBD_SetClassConfig>
 8007b3c:	4603      	mov	r3, r0
 8007b3e:	2b02      	cmp	r3, #2
 8007b40:	d104      	bne.n	8007b4c <USBD_SetConfig+0x6c>
        {
          USBD_CtlError(pdev , req);  
 8007b42:	6839      	ldr	r1, [r7, #0]
 8007b44:	6878      	ldr	r0, [r7, #4]
 8007b46:	f000 f92e 	bl	8007da6 <USBD_CtlError>
          return;
 8007b4a:	e04c      	b.n	8007be6 <USBD_SetConfig+0x106>
        }
        USBD_CtlSendStatus(pdev);
 8007b4c:	6878      	ldr	r0, [r7, #4]
 8007b4e:	f000 f9f3 	bl	8007f38 <USBD_CtlSendStatus>
      }
      else 
      {
         USBD_CtlSendStatus(pdev);
      }
      break;
 8007b52:	e048      	b.n	8007be6 <USBD_SetConfig+0x106>
         USBD_CtlSendStatus(pdev);
 8007b54:	6878      	ldr	r0, [r7, #4]
 8007b56:	f000 f9ef 	bl	8007f38 <USBD_CtlSendStatus>
      break;
 8007b5a:	e044      	b.n	8007be6 <USBD_SetConfig+0x106>
      
    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0) 
 8007b5c:	4b23      	ldr	r3, [pc, #140]	; (8007bec <USBD_SetConfig+0x10c>)
 8007b5e:	781b      	ldrb	r3, [r3, #0]
 8007b60:	2b00      	cmp	r3, #0
 8007b62:	d112      	bne.n	8007b8a <USBD_SetConfig+0xaa>
      {                           
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8007b64:	687b      	ldr	r3, [r7, #4]
 8007b66:	2202      	movs	r2, #2
 8007b68:	f883 21fc 	strb.w	r2, [r3, #508]	; 0x1fc
        pdev->dev_config = cfgidx;          
 8007b6c:	4b1f      	ldr	r3, [pc, #124]	; (8007bec <USBD_SetConfig+0x10c>)
 8007b6e:	781b      	ldrb	r3, [r3, #0]
 8007b70:	461a      	mov	r2, r3
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	605a      	str	r2, [r3, #4]
        USBD_ClrClassConfig(pdev , cfgidx);
 8007b76:	4b1d      	ldr	r3, [pc, #116]	; (8007bec <USBD_SetConfig+0x10c>)
 8007b78:	781b      	ldrb	r3, [r3, #0]
 8007b7a:	4619      	mov	r1, r3
 8007b7c:	6878      	ldr	r0, [r7, #4]
 8007b7e:	f7ff fb5e 	bl	800723e <USBD_ClrClassConfig>
        USBD_CtlSendStatus(pdev);
 8007b82:	6878      	ldr	r0, [r7, #4]
 8007b84:	f000 f9d8 	bl	8007f38 <USBD_CtlSendStatus>
      }
      else
      {
        USBD_CtlSendStatus(pdev);
      }
      break;
 8007b88:	e02d      	b.n	8007be6 <USBD_SetConfig+0x106>
      else  if (cfgidx != pdev->dev_config) 
 8007b8a:	4b18      	ldr	r3, [pc, #96]	; (8007bec <USBD_SetConfig+0x10c>)
 8007b8c:	781b      	ldrb	r3, [r3, #0]
 8007b8e:	461a      	mov	r2, r3
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	685b      	ldr	r3, [r3, #4]
 8007b94:	429a      	cmp	r2, r3
 8007b96:	d01d      	beq.n	8007bd4 <USBD_SetConfig+0xf4>
        USBD_ClrClassConfig(pdev , pdev->dev_config);
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	685b      	ldr	r3, [r3, #4]
 8007b9c:	b2db      	uxtb	r3, r3
 8007b9e:	4619      	mov	r1, r3
 8007ba0:	6878      	ldr	r0, [r7, #4]
 8007ba2:	f7ff fb4c 	bl	800723e <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8007ba6:	4b11      	ldr	r3, [pc, #68]	; (8007bec <USBD_SetConfig+0x10c>)
 8007ba8:	781b      	ldrb	r3, [r3, #0]
 8007baa:	461a      	mov	r2, r3
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	605a      	str	r2, [r3, #4]
        if(USBD_SetClassConfig(pdev , cfgidx) == USBD_FAIL)
 8007bb0:	4b0e      	ldr	r3, [pc, #56]	; (8007bec <USBD_SetConfig+0x10c>)
 8007bb2:	781b      	ldrb	r3, [r3, #0]
 8007bb4:	4619      	mov	r1, r3
 8007bb6:	6878      	ldr	r0, [r7, #4]
 8007bb8:	f7ff fb22 	bl	8007200 <USBD_SetClassConfig>
 8007bbc:	4603      	mov	r3, r0
 8007bbe:	2b02      	cmp	r3, #2
 8007bc0:	d104      	bne.n	8007bcc <USBD_SetConfig+0xec>
          USBD_CtlError(pdev , req);  
 8007bc2:	6839      	ldr	r1, [r7, #0]
 8007bc4:	6878      	ldr	r0, [r7, #4]
 8007bc6:	f000 f8ee 	bl	8007da6 <USBD_CtlError>
          return;
 8007bca:	e00c      	b.n	8007be6 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8007bcc:	6878      	ldr	r0, [r7, #4]
 8007bce:	f000 f9b3 	bl	8007f38 <USBD_CtlSendStatus>
      break;
 8007bd2:	e008      	b.n	8007be6 <USBD_SetConfig+0x106>
        USBD_CtlSendStatus(pdev);
 8007bd4:	6878      	ldr	r0, [r7, #4]
 8007bd6:	f000 f9af 	bl	8007f38 <USBD_CtlSendStatus>
      break;
 8007bda:	e004      	b.n	8007be6 <USBD_SetConfig+0x106>
      
    default:					
       USBD_CtlError(pdev , req);                     
 8007bdc:	6839      	ldr	r1, [r7, #0]
 8007bde:	6878      	ldr	r0, [r7, #4]
 8007be0:	f000 f8e1 	bl	8007da6 <USBD_CtlError>
      break;
 8007be4:	bf00      	nop
    }
  }
}
 8007be6:	3708      	adds	r7, #8
 8007be8:	46bd      	mov	sp, r7
 8007bea:	bd80      	pop	{r7, pc}
 8007bec:	2000017d 	.word	0x2000017d

08007bf0 <USBD_GetConfig>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8007bf0:	b580      	push	{r7, lr}
 8007bf2:	b082      	sub	sp, #8
 8007bf4:	af00      	add	r7, sp, #0
 8007bf6:	6078      	str	r0, [r7, #4]
 8007bf8:	6039      	str	r1, [r7, #0]

  if (req->wLength != 1) 
 8007bfa:	683b      	ldr	r3, [r7, #0]
 8007bfc:	88db      	ldrh	r3, [r3, #6]
 8007bfe:	2b01      	cmp	r3, #1
 8007c00:	d004      	beq.n	8007c0c <USBD_GetConfig+0x1c>
  {                   
     USBD_CtlError(pdev , req);
 8007c02:	6839      	ldr	r1, [r7, #0]
 8007c04:	6878      	ldr	r0, [r7, #4]
 8007c06:	f000 f8ce 	bl	8007da6 <USBD_CtlError>
    default:
       USBD_CtlError(pdev , req);
      break;
    }
  }
}
 8007c0a:	e01f      	b.n	8007c4c <USBD_GetConfig+0x5c>
    switch (pdev->dev_state )  
 8007c0c:	687b      	ldr	r3, [r7, #4]
 8007c0e:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8007c12:	2b02      	cmp	r3, #2
 8007c14:	d002      	beq.n	8007c1c <USBD_GetConfig+0x2c>
 8007c16:	2b03      	cmp	r3, #3
 8007c18:	d00b      	beq.n	8007c32 <USBD_GetConfig+0x42>
 8007c1a:	e012      	b.n	8007c42 <USBD_GetConfig+0x52>
      pdev->dev_default_config = 0;
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	2200      	movs	r2, #0
 8007c20:	609a      	str	r2, [r3, #8]
                        (uint8_t *)&pdev->dev_default_config,
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	3308      	adds	r3, #8
      USBD_CtlSendData (pdev, 
 8007c26:	2201      	movs	r2, #1
 8007c28:	4619      	mov	r1, r3
 8007c2a:	6878      	ldr	r0, [r7, #4]
 8007c2c:	f000 f926 	bl	8007e7c <USBD_CtlSendData>
      break;
 8007c30:	e00c      	b.n	8007c4c <USBD_GetConfig+0x5c>
                        (uint8_t *)&pdev->dev_config,
 8007c32:	687b      	ldr	r3, [r7, #4]
 8007c34:	3304      	adds	r3, #4
      USBD_CtlSendData (pdev, 
 8007c36:	2201      	movs	r2, #1
 8007c38:	4619      	mov	r1, r3
 8007c3a:	6878      	ldr	r0, [r7, #4]
 8007c3c:	f000 f91e 	bl	8007e7c <USBD_CtlSendData>
      break;
 8007c40:	e004      	b.n	8007c4c <USBD_GetConfig+0x5c>
       USBD_CtlError(pdev , req);
 8007c42:	6839      	ldr	r1, [r7, #0]
 8007c44:	6878      	ldr	r0, [r7, #4]
 8007c46:	f000 f8ae 	bl	8007da6 <USBD_CtlError>
      break;
 8007c4a:	bf00      	nop
}
 8007c4c:	bf00      	nop
 8007c4e:	3708      	adds	r7, #8
 8007c50:	46bd      	mov	sp, r7
 8007c52:	bd80      	pop	{r7, pc}

08007c54 <USBD_GetStatus>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev , 
                           USBD_SetupReqTypedef *req)
{
 8007c54:	b580      	push	{r7, lr}
 8007c56:	b082      	sub	sp, #8
 8007c58:	af00      	add	r7, sp, #0
 8007c5a:	6078      	str	r0, [r7, #4]
 8007c5c:	6039      	str	r1, [r7, #0]
  
    
  switch (pdev->dev_state) 
 8007c5e:	687b      	ldr	r3, [r7, #4]
 8007c60:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8007c64:	3b02      	subs	r3, #2
 8007c66:	2b01      	cmp	r3, #1
 8007c68:	d815      	bhi.n	8007c96 <USBD_GetStatus+0x42>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    
#if ( USBD_SELF_POWERED == 1)
    pdev->dev_config_status = USB_CONFIG_SELF_POWERED;                                  
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	2201      	movs	r2, #1
 8007c6e:	60da      	str	r2, [r3, #12]
#else
    pdev->dev_config_status = 0;                                   
#endif
                      
    if (pdev->dev_remote_wakeup) 
 8007c70:	687b      	ldr	r3, [r7, #4]
 8007c72:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8007c76:	2b00      	cmp	r3, #0
 8007c78:	d005      	beq.n	8007c86 <USBD_GetStatus+0x32>
    {
       pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;                                
 8007c7a:	687b      	ldr	r3, [r7, #4]
 8007c7c:	68db      	ldr	r3, [r3, #12]
 8007c7e:	f043 0202 	orr.w	r2, r3, #2
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	60da      	str	r2, [r3, #12]
    }
    
    USBD_CtlSendData (pdev, 
                      (uint8_t *)& pdev->dev_config_status,
 8007c86:	687b      	ldr	r3, [r7, #4]
 8007c88:	330c      	adds	r3, #12
    USBD_CtlSendData (pdev, 
 8007c8a:	2202      	movs	r2, #2
 8007c8c:	4619      	mov	r1, r3
 8007c8e:	6878      	ldr	r0, [r7, #4]
 8007c90:	f000 f8f4 	bl	8007e7c <USBD_CtlSendData>
                      2);
    break;
 8007c94:	e004      	b.n	8007ca0 <USBD_GetStatus+0x4c>
    
  default :
    USBD_CtlError(pdev , req);                        
 8007c96:	6839      	ldr	r1, [r7, #0]
 8007c98:	6878      	ldr	r0, [r7, #4]
 8007c9a:	f000 f884 	bl	8007da6 <USBD_CtlError>
    break;
 8007c9e:	bf00      	nop
  }
}
 8007ca0:	bf00      	nop
 8007ca2:	3708      	adds	r7, #8
 8007ca4:	46bd      	mov	sp, r7
 8007ca6:	bd80      	pop	{r7, pc}

08007ca8 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8007ca8:	b580      	push	{r7, lr}
 8007caa:	b082      	sub	sp, #8
 8007cac:	af00      	add	r7, sp, #0
 8007cae:	6078      	str	r0, [r7, #4]
 8007cb0:	6039      	str	r1, [r7, #0]

  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8007cb2:	683b      	ldr	r3, [r7, #0]
 8007cb4:	885b      	ldrh	r3, [r3, #2]
 8007cb6:	2b01      	cmp	r3, #1
 8007cb8:	d10d      	bne.n	8007cd6 <USBD_SetFeature+0x2e>
  {
    pdev->dev_remote_wakeup = 1;  
 8007cba:	687b      	ldr	r3, [r7, #4]
 8007cbc:	2201      	movs	r2, #1
 8007cbe:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    pdev->pClass->Setup (pdev, req);   
 8007cc2:	687b      	ldr	r3, [r7, #4]
 8007cc4:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007cc8:	689b      	ldr	r3, [r3, #8]
 8007cca:	6839      	ldr	r1, [r7, #0]
 8007ccc:	6878      	ldr	r0, [r7, #4]
 8007cce:	4798      	blx	r3
    USBD_CtlSendStatus(pdev);
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f000 f931 	bl	8007f38 <USBD_CtlSendStatus>
  }

}
 8007cd6:	bf00      	nop
 8007cd8:	3708      	adds	r7, #8
 8007cda:	46bd      	mov	sp, r7
 8007cdc:	bd80      	pop	{r7, pc}

08007cde <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev , 
                            USBD_SetupReqTypedef *req)
{
 8007cde:	b580      	push	{r7, lr}
 8007ce0:	b082      	sub	sp, #8
 8007ce2:	af00      	add	r7, sp, #0
 8007ce4:	6078      	str	r0, [r7, #4]
 8007ce6:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8007ce8:	687b      	ldr	r3, [r7, #4]
 8007cea:	f893 31fc 	ldrb.w	r3, [r3, #508]	; 0x1fc
 8007cee:	3b02      	subs	r3, #2
 8007cf0:	2b01      	cmp	r3, #1
 8007cf2:	d812      	bhi.n	8007d1a <USBD_ClrFeature+0x3c>
  {
  case USBD_STATE_ADDRESSED:
  case USBD_STATE_CONFIGURED:
    if (req->wValue == USB_FEATURE_REMOTE_WAKEUP) 
 8007cf4:	683b      	ldr	r3, [r7, #0]
 8007cf6:	885b      	ldrh	r3, [r3, #2]
 8007cf8:	2b01      	cmp	r3, #1
 8007cfa:	d113      	bne.n	8007d24 <USBD_ClrFeature+0x46>
    {
      pdev->dev_remote_wakeup = 0; 
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	2200      	movs	r2, #0
 8007d00:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
      pdev->pClass->Setup (pdev, req);   
 8007d04:	687b      	ldr	r3, [r7, #4]
 8007d06:	f8d3 3214 	ldr.w	r3, [r3, #532]	; 0x214
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	6839      	ldr	r1, [r7, #0]
 8007d0e:	6878      	ldr	r0, [r7, #4]
 8007d10:	4798      	blx	r3
      USBD_CtlSendStatus(pdev);
 8007d12:	6878      	ldr	r0, [r7, #4]
 8007d14:	f000 f910 	bl	8007f38 <USBD_CtlSendStatus>
    }
    break;
 8007d18:	e004      	b.n	8007d24 <USBD_ClrFeature+0x46>
    
  default :
     USBD_CtlError(pdev , req);
 8007d1a:	6839      	ldr	r1, [r7, #0]
 8007d1c:	6878      	ldr	r0, [r7, #4]
 8007d1e:	f000 f842 	bl	8007da6 <USBD_CtlError>
    break;
 8007d22:	e000      	b.n	8007d26 <USBD_ClrFeature+0x48>
    break;
 8007d24:	bf00      	nop
  }
}
 8007d26:	bf00      	nop
 8007d28:	3708      	adds	r7, #8
 8007d2a:	46bd      	mov	sp, r7
 8007d2c:	bd80      	pop	{r7, pc}

08007d2e <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8007d2e:	b480      	push	{r7}
 8007d30:	b083      	sub	sp, #12
 8007d32:	af00      	add	r7, sp, #0
 8007d34:	6078      	str	r0, [r7, #4]
 8007d36:	6039      	str	r1, [r7, #0]
  req->bmRequest     = *(uint8_t *)  (pdata);
 8007d38:	683b      	ldr	r3, [r7, #0]
 8007d3a:	781a      	ldrb	r2, [r3, #0]
 8007d3c:	687b      	ldr	r3, [r7, #4]
 8007d3e:	701a      	strb	r2, [r3, #0]
  req->bRequest      = *(uint8_t *)  (pdata +  1);
 8007d40:	683b      	ldr	r3, [r7, #0]
 8007d42:	785a      	ldrb	r2, [r3, #1]
 8007d44:	687b      	ldr	r3, [r7, #4]
 8007d46:	705a      	strb	r2, [r3, #1]
  req->wValue        = SWAPBYTE      (pdata +  2);
 8007d48:	683b      	ldr	r3, [r7, #0]
 8007d4a:	3302      	adds	r3, #2
 8007d4c:	781b      	ldrb	r3, [r3, #0]
 8007d4e:	b29a      	uxth	r2, r3
 8007d50:	683b      	ldr	r3, [r7, #0]
 8007d52:	3303      	adds	r3, #3
 8007d54:	781b      	ldrb	r3, [r3, #0]
 8007d56:	b29b      	uxth	r3, r3
 8007d58:	021b      	lsls	r3, r3, #8
 8007d5a:	b29b      	uxth	r3, r3
 8007d5c:	4413      	add	r3, r2
 8007d5e:	b29a      	uxth	r2, r3
 8007d60:	687b      	ldr	r3, [r7, #4]
 8007d62:	805a      	strh	r2, [r3, #2]
  req->wIndex        = SWAPBYTE      (pdata +  4);
 8007d64:	683b      	ldr	r3, [r7, #0]
 8007d66:	3304      	adds	r3, #4
 8007d68:	781b      	ldrb	r3, [r3, #0]
 8007d6a:	b29a      	uxth	r2, r3
 8007d6c:	683b      	ldr	r3, [r7, #0]
 8007d6e:	3305      	adds	r3, #5
 8007d70:	781b      	ldrb	r3, [r3, #0]
 8007d72:	b29b      	uxth	r3, r3
 8007d74:	021b      	lsls	r3, r3, #8
 8007d76:	b29b      	uxth	r3, r3
 8007d78:	4413      	add	r3, r2
 8007d7a:	b29a      	uxth	r2, r3
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	809a      	strh	r2, [r3, #4]
  req->wLength       = SWAPBYTE      (pdata +  6);
 8007d80:	683b      	ldr	r3, [r7, #0]
 8007d82:	3306      	adds	r3, #6
 8007d84:	781b      	ldrb	r3, [r3, #0]
 8007d86:	b29a      	uxth	r2, r3
 8007d88:	683b      	ldr	r3, [r7, #0]
 8007d8a:	3307      	adds	r3, #7
 8007d8c:	781b      	ldrb	r3, [r3, #0]
 8007d8e:	b29b      	uxth	r3, r3
 8007d90:	021b      	lsls	r3, r3, #8
 8007d92:	b29b      	uxth	r3, r3
 8007d94:	4413      	add	r3, r2
 8007d96:	b29a      	uxth	r2, r3
 8007d98:	687b      	ldr	r3, [r7, #4]
 8007d9a:	80da      	strh	r2, [r3, #6]

}
 8007d9c:	bf00      	nop
 8007d9e:	370c      	adds	r7, #12
 8007da0:	46bd      	mov	sp, r7
 8007da2:	bc80      	pop	{r7}
 8007da4:	4770      	bx	lr

08007da6 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError( USBD_HandleTypeDef *pdev ,
                            USBD_SetupReqTypedef *req)
{
 8007da6:	b580      	push	{r7, lr}
 8007da8:	b082      	sub	sp, #8
 8007daa:	af00      	add	r7, sp, #0
 8007dac:	6078      	str	r0, [r7, #4]
 8007dae:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev , 0x80);
 8007db0:	2180      	movs	r1, #128	; 0x80
 8007db2:	6878      	ldr	r0, [r7, #4]
 8007db4:	f003 f8f0 	bl	800af98 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev , 0);
 8007db8:	2100      	movs	r1, #0
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f003 f8ec 	bl	800af98 <USBD_LL_StallEP>
}
 8007dc0:	bf00      	nop
 8007dc2:	3708      	adds	r7, #8
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}

08007dc8 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8007dc8:	b580      	push	{r7, lr}
 8007dca:	b086      	sub	sp, #24
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	60f8      	str	r0, [r7, #12]
 8007dd0:	60b9      	str	r1, [r7, #8]
 8007dd2:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0;
 8007dd4:	2300      	movs	r3, #0
 8007dd6:	75fb      	strb	r3, [r7, #23]
  
  if (desc != NULL) 
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d033      	beq.n	8007e46 <USBD_GetString+0x7e>
  {
    *len =  USBD_GetLen(desc) * 2 + 2;    
 8007dde:	68f8      	ldr	r0, [r7, #12]
 8007de0:	f000 f835 	bl	8007e4e <USBD_GetLen>
 8007de4:	4603      	mov	r3, r0
 8007de6:	3301      	adds	r3, #1
 8007de8:	b29b      	uxth	r3, r3
 8007dea:	005b      	lsls	r3, r3, #1
 8007dec:	b29a      	uxth	r2, r3
 8007dee:	687b      	ldr	r3, [r7, #4]
 8007df0:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *len;
 8007df2:	7dfb      	ldrb	r3, [r7, #23]
 8007df4:	1c5a      	adds	r2, r3, #1
 8007df6:	75fa      	strb	r2, [r7, #23]
 8007df8:	461a      	mov	r2, r3
 8007dfa:	68bb      	ldr	r3, [r7, #8]
 8007dfc:	4413      	add	r3, r2
 8007dfe:	687a      	ldr	r2, [r7, #4]
 8007e00:	8812      	ldrh	r2, [r2, #0]
 8007e02:	b2d2      	uxtb	r2, r2
 8007e04:	701a      	strb	r2, [r3, #0]
    unicode[idx++] =  USB_DESC_TYPE_STRING;
 8007e06:	7dfb      	ldrb	r3, [r7, #23]
 8007e08:	1c5a      	adds	r2, r3, #1
 8007e0a:	75fa      	strb	r2, [r7, #23]
 8007e0c:	461a      	mov	r2, r3
 8007e0e:	68bb      	ldr	r3, [r7, #8]
 8007e10:	4413      	add	r3, r2
 8007e12:	2203      	movs	r2, #3
 8007e14:	701a      	strb	r2, [r3, #0]
    
    while (*desc != '\0') 
 8007e16:	e012      	b.n	8007e3e <USBD_GetString+0x76>
    {
      unicode[idx++] = *desc++;
 8007e18:	7dfb      	ldrb	r3, [r7, #23]
 8007e1a:	1c5a      	adds	r2, r3, #1
 8007e1c:	75fa      	strb	r2, [r7, #23]
 8007e1e:	461a      	mov	r2, r3
 8007e20:	68bb      	ldr	r3, [r7, #8]
 8007e22:	441a      	add	r2, r3
 8007e24:	68fb      	ldr	r3, [r7, #12]
 8007e26:	1c59      	adds	r1, r3, #1
 8007e28:	60f9      	str	r1, [r7, #12]
 8007e2a:	781b      	ldrb	r3, [r3, #0]
 8007e2c:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0x00;
 8007e2e:	7dfb      	ldrb	r3, [r7, #23]
 8007e30:	1c5a      	adds	r2, r3, #1
 8007e32:	75fa      	strb	r2, [r7, #23]
 8007e34:	461a      	mov	r2, r3
 8007e36:	68bb      	ldr	r3, [r7, #8]
 8007e38:	4413      	add	r3, r2
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0') 
 8007e3e:	68fb      	ldr	r3, [r7, #12]
 8007e40:	781b      	ldrb	r3, [r3, #0]
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d1e8      	bne.n	8007e18 <USBD_GetString+0x50>
    }
  } 
}
 8007e46:	bf00      	nop
 8007e48:	3718      	adds	r7, #24
 8007e4a:	46bd      	mov	sp, r7
 8007e4c:	bd80      	pop	{r7, pc}

08007e4e <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8007e4e:	b480      	push	{r7}
 8007e50:	b085      	sub	sp, #20
 8007e52:	af00      	add	r7, sp, #0
 8007e54:	6078      	str	r0, [r7, #4]
    uint8_t  len = 0;
 8007e56:	2300      	movs	r3, #0
 8007e58:	73fb      	strb	r3, [r7, #15]

    while (*buf != '\0') 
 8007e5a:	e005      	b.n	8007e68 <USBD_GetLen+0x1a>
    {
        len++;
 8007e5c:	7bfb      	ldrb	r3, [r7, #15]
 8007e5e:	3301      	adds	r3, #1
 8007e60:	73fb      	strb	r3, [r7, #15]
        buf++;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	3301      	adds	r3, #1
 8007e66:	607b      	str	r3, [r7, #4]
    while (*buf != '\0') 
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	781b      	ldrb	r3, [r3, #0]
 8007e6c:	2b00      	cmp	r3, #0
 8007e6e:	d1f5      	bne.n	8007e5c <USBD_GetLen+0xe>
    }

    return len;
 8007e70:	7bfb      	ldrb	r3, [r7, #15]
}
 8007e72:	4618      	mov	r0, r3
 8007e74:	3714      	adds	r7, #20
 8007e76:	46bd      	mov	sp, r7
 8007e78:	bc80      	pop	{r7}
 8007e7a:	4770      	bx	lr

08007e7c <USBD_CtlSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendData (USBD_HandleTypeDef  *pdev, 
                               uint8_t *pbuf,
                               uint16_t len)
{
 8007e7c:	b580      	push	{r7, lr}
 8007e7e:	b084      	sub	sp, #16
 8007e80:	af00      	add	r7, sp, #0
 8007e82:	60f8      	str	r0, [r7, #12]
 8007e84:	60b9      	str	r1, [r7, #8]
 8007e86:	4613      	mov	r3, r2
 8007e88:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state          = USBD_EP0_DATA_IN;                                      
 8007e8a:	68fb      	ldr	r3, [r7, #12]
 8007e8c:	2202      	movs	r2, #2
 8007e8e:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_in[0].total_length = len;
 8007e92:	88fa      	ldrh	r2, [r7, #6]
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	619a      	str	r2, [r3, #24]
  pdev->ep_in[0].rem_length   = len;
 8007e98:	88fa      	ldrh	r2, [r7, #6]
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	61da      	str	r2, [r3, #28]
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);  
 8007e9e:	88fb      	ldrh	r3, [r7, #6]
 8007ea0:	68ba      	ldr	r2, [r7, #8]
 8007ea2:	2100      	movs	r1, #0
 8007ea4:	68f8      	ldr	r0, [r7, #12]
 8007ea6:	f003 f93f 	bl	800b128 <USBD_LL_Transmit>
  
  return USBD_OK;
 8007eaa:	2300      	movs	r3, #0
}
 8007eac:	4618      	mov	r0, r3
 8007eae:	3710      	adds	r7, #16
 8007eb0:	46bd      	mov	sp, r7
 8007eb2:	bd80      	pop	{r7, pc}

08007eb4 <USBD_CtlContinueSendData>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueSendData (USBD_HandleTypeDef  *pdev, 
                                       uint8_t *pbuf,
                                       uint16_t len)
{
 8007eb4:	b580      	push	{r7, lr}
 8007eb6:	b084      	sub	sp, #16
 8007eb8:	af00      	add	r7, sp, #0
 8007eba:	60f8      	str	r0, [r7, #12]
 8007ebc:	60b9      	str	r1, [r7, #8]
 8007ebe:	4613      	mov	r3, r2
 8007ec0:	80fb      	strh	r3, [r7, #6]
 /* Start the next transfer */
  USBD_LL_Transmit (pdev, 0x00, pbuf, len);   
 8007ec2:	88fb      	ldrh	r3, [r7, #6]
 8007ec4:	68ba      	ldr	r2, [r7, #8]
 8007ec6:	2100      	movs	r1, #0
 8007ec8:	68f8      	ldr	r0, [r7, #12]
 8007eca:	f003 f92d 	bl	800b128 <USBD_LL_Transmit>
  
  return USBD_OK;
 8007ece:	2300      	movs	r3, #0
}
 8007ed0:	4618      	mov	r0, r3
 8007ed2:	3710      	adds	r7, #16
 8007ed4:	46bd      	mov	sp, r7
 8007ed6:	bd80      	pop	{r7, pc}

08007ed8 <USBD_CtlPrepareRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlPrepareRx (USBD_HandleTypeDef  *pdev,
                                  uint8_t *pbuf,                                  
                                  uint16_t len)
{
 8007ed8:	b580      	push	{r7, lr}
 8007eda:	b084      	sub	sp, #16
 8007edc:	af00      	add	r7, sp, #0
 8007ede:	60f8      	str	r0, [r7, #12]
 8007ee0:	60b9      	str	r1, [r7, #8]
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT; 
 8007ee6:	68fb      	ldr	r3, [r7, #12]
 8007ee8:	2203      	movs	r2, #3
 8007eea:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  pdev->ep_out[0].total_length = len;
 8007eee:	88fa      	ldrh	r2, [r7, #6]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
  pdev->ep_out[0].rem_length   = len;
 8007ef6:	88fa      	ldrh	r2, [r7, #6]
 8007ef8:	68fb      	ldr	r3, [r7, #12]
 8007efa:	f8c3 210c 	str.w	r2, [r3, #268]	; 0x10c
  /* Start the transfer */
  USBD_LL_PrepareReceive (pdev,
 8007efe:	88fb      	ldrh	r3, [r7, #6]
 8007f00:	68ba      	ldr	r2, [r7, #8]
 8007f02:	2100      	movs	r1, #0
 8007f04:	68f8      	ldr	r0, [r7, #12]
 8007f06:	f003 f949 	bl	800b19c <USBD_LL_PrepareReceive>
                          0,
                          pbuf,
                         len);
  
  return USBD_OK;
 8007f0a:	2300      	movs	r3, #0
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3710      	adds	r7, #16
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <USBD_CtlContinueRx>:
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlContinueRx (USBD_HandleTypeDef  *pdev, 
                                          uint8_t *pbuf,                                          
                                          uint16_t len)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	4613      	mov	r3, r2
 8007f20:	80fb      	strh	r3, [r7, #6]

  USBD_LL_PrepareReceive (pdev,
 8007f22:	88fb      	ldrh	r3, [r7, #6]
 8007f24:	68ba      	ldr	r2, [r7, #8]
 8007f26:	2100      	movs	r1, #0
 8007f28:	68f8      	ldr	r0, [r7, #12]
 8007f2a:	f003 f937 	bl	800b19c <USBD_LL_PrepareReceive>
                          0,                     
                          pbuf,                         
                          len);
  return USBD_OK;
 8007f2e:	2300      	movs	r3, #0
}
 8007f30:	4618      	mov	r0, r3
 8007f32:	3710      	adds	r7, #16
 8007f34:	46bd      	mov	sp, r7
 8007f36:	bd80      	pop	{r7, pc}

08007f38 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlSendStatus (USBD_HandleTypeDef  *pdev)
{
 8007f38:	b580      	push	{r7, lr}
 8007f3a:	b082      	sub	sp, #8
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]

  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8007f40:	687b      	ldr	r3, [r7, #4]
 8007f42:	2204      	movs	r2, #4
 8007f44:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */
  USBD_LL_Transmit (pdev, 0x00, NULL, 0);   
 8007f48:	2300      	movs	r3, #0
 8007f4a:	2200      	movs	r2, #0
 8007f4c:	2100      	movs	r1, #0
 8007f4e:	6878      	ldr	r0, [r7, #4]
 8007f50:	f003 f8ea 	bl	800b128 <USBD_LL_Transmit>
  
  return USBD_OK;
 8007f54:	2300      	movs	r3, #0
}
 8007f56:	4618      	mov	r0, r3
 8007f58:	3708      	adds	r7, #8
 8007f5a:	46bd      	mov	sp, r7
 8007f5c:	bd80      	pop	{r7, pc}

08007f5e <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_CtlReceiveStatus (USBD_HandleTypeDef  *pdev)
{
 8007f5e:	b580      	push	{r7, lr}
 8007f60:	b082      	sub	sp, #8
 8007f62:	af00      	add	r7, sp, #0
 8007f64:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT; 
 8007f66:	687b      	ldr	r3, [r7, #4]
 8007f68:	2205      	movs	r2, #5
 8007f6a:	f8c3 21f4 	str.w	r2, [r3, #500]	; 0x1f4
  
 /* Start the transfer */  
  USBD_LL_PrepareReceive ( pdev,
 8007f6e:	2300      	movs	r3, #0
 8007f70:	2200      	movs	r2, #0
 8007f72:	2100      	movs	r1, #0
 8007f74:	6878      	ldr	r0, [r7, #4]
 8007f76:	f003 f911 	bl	800b19c <USBD_LL_PrepareReceive>
                    0,
                    NULL,
                    0);  

  return USBD_OK;
 8007f7a:	2300      	movs	r3, #0
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	3708      	adds	r7, #8
 8007f80:	46bd      	mov	sp, r7
 8007f82:	bd80      	pop	{r7, pc}

08007f84 <osSystickHandler>:
* @brief  Handles the tick increment
* @param  none.
* @retval none.
*/
void osSystickHandler(void)
{
 8007f84:	b580      	push	{r7, lr}
 8007f86:	af00      	add	r7, sp, #0

#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 8007f88:	f001 fc14 	bl	80097b4 <xTaskGetSchedulerState>
 8007f8c:	4603      	mov	r3, r0
 8007f8e:	2b01      	cmp	r3, #1
 8007f90:	d001      	beq.n	8007f96 <osSystickHandler+0x12>
  {
#endif  /* INCLUDE_xTaskGetSchedulerState */  
    xPortSysTickHandler();
 8007f92:	f000 f9e9 	bl	8008368 <xPortSysTickHandler>
#if (INCLUDE_xTaskGetSchedulerState  == 1 )
  }
#endif  /* INCLUDE_xTaskGetSchedulerState */  
}
 8007f96:	bf00      	nop
 8007f98:	bd80      	pop	{r7, pc}

08007f9a <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007f9a:	b480      	push	{r7}
 8007f9c:	b083      	sub	sp, #12
 8007f9e:	af00      	add	r7, sp, #0
 8007fa0:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	f103 0208 	add.w	r2, r3, #8
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	f04f 32ff 	mov.w	r2, #4294967295
 8007fb2:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	f103 0208 	add.w	r2, r3, #8
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007fbe:	687b      	ldr	r3, [r7, #4]
 8007fc0:	f103 0208 	add.w	r2, r3, #8
 8007fc4:	687b      	ldr	r3, [r7, #4]
 8007fc6:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	2200      	movs	r2, #0
 8007fcc:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007fce:	bf00      	nop
 8007fd0:	370c      	adds	r7, #12
 8007fd2:	46bd      	mov	sp, r7
 8007fd4:	bc80      	pop	{r7}
 8007fd6:	4770      	bx	lr

08007fd8 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007fd8:	b480      	push	{r7}
 8007fda:	b083      	sub	sp, #12
 8007fdc:	af00      	add	r7, sp, #0
 8007fde:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	2200      	movs	r2, #0
 8007fe4:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007fe6:	bf00      	nop
 8007fe8:	370c      	adds	r7, #12
 8007fea:	46bd      	mov	sp, r7
 8007fec:	bc80      	pop	{r7}
 8007fee:	4770      	bx	lr

08007ff0 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007ff0:	b480      	push	{r7}
 8007ff2:	b085      	sub	sp, #20
 8007ff4:	af00      	add	r7, sp, #0
 8007ff6:	6078      	str	r0, [r7, #4]
 8007ff8:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008000:	683b      	ldr	r3, [r7, #0]
 8008002:	68fa      	ldr	r2, [r7, #12]
 8008004:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008006:	68fb      	ldr	r3, [r7, #12]
 8008008:	689a      	ldr	r2, [r3, #8]
 800800a:	683b      	ldr	r3, [r7, #0]
 800800c:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800800e:	68fb      	ldr	r3, [r7, #12]
 8008010:	689b      	ldr	r3, [r3, #8]
 8008012:	683a      	ldr	r2, [r7, #0]
 8008014:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008016:	68fb      	ldr	r3, [r7, #12]
 8008018:	683a      	ldr	r2, [r7, #0]
 800801a:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	687a      	ldr	r2, [r7, #4]
 8008020:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	1c5a      	adds	r2, r3, #1
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	601a      	str	r2, [r3, #0]
}
 800802c:	bf00      	nop
 800802e:	3714      	adds	r7, #20
 8008030:	46bd      	mov	sp, r7
 8008032:	bc80      	pop	{r7}
 8008034:	4770      	bx	lr

08008036 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008036:	b480      	push	{r7}
 8008038:	b085      	sub	sp, #20
 800803a:	af00      	add	r7, sp, #0
 800803c:	6078      	str	r0, [r7, #4]
 800803e:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008040:	683b      	ldr	r3, [r7, #0]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008046:	68bb      	ldr	r3, [r7, #8]
 8008048:	f1b3 3fff 	cmp.w	r3, #4294967295
 800804c:	d103      	bne.n	8008056 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	691b      	ldr	r3, [r3, #16]
 8008052:	60fb      	str	r3, [r7, #12]
 8008054:	e00c      	b.n	8008070 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008056:	687b      	ldr	r3, [r7, #4]
 8008058:	3308      	adds	r3, #8
 800805a:	60fb      	str	r3, [r7, #12]
 800805c:	e002      	b.n	8008064 <vListInsert+0x2e>
 800805e:	68fb      	ldr	r3, [r7, #12]
 8008060:	685b      	ldr	r3, [r3, #4]
 8008062:	60fb      	str	r3, [r7, #12]
 8008064:	68fb      	ldr	r3, [r7, #12]
 8008066:	685b      	ldr	r3, [r3, #4]
 8008068:	681a      	ldr	r2, [r3, #0]
 800806a:	68bb      	ldr	r3, [r7, #8]
 800806c:	429a      	cmp	r2, r3
 800806e:	d9f6      	bls.n	800805e <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008070:	68fb      	ldr	r3, [r7, #12]
 8008072:	685a      	ldr	r2, [r3, #4]
 8008074:	683b      	ldr	r3, [r7, #0]
 8008076:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008078:	683b      	ldr	r3, [r7, #0]
 800807a:	685b      	ldr	r3, [r3, #4]
 800807c:	683a      	ldr	r2, [r7, #0]
 800807e:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008080:	683b      	ldr	r3, [r7, #0]
 8008082:	68fa      	ldr	r2, [r7, #12]
 8008084:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	683a      	ldr	r2, [r7, #0]
 800808a:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
 800808c:	683b      	ldr	r3, [r7, #0]
 800808e:	687a      	ldr	r2, [r7, #4]
 8008090:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008092:	687b      	ldr	r3, [r7, #4]
 8008094:	681b      	ldr	r3, [r3, #0]
 8008096:	1c5a      	adds	r2, r3, #1
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	601a      	str	r2, [r3, #0]
}
 800809c:	bf00      	nop
 800809e:	3714      	adds	r7, #20
 80080a0:	46bd      	mov	sp, r7
 80080a2:	bc80      	pop	{r7}
 80080a4:	4770      	bx	lr

080080a6 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80080a6:	b480      	push	{r7}
 80080a8:	b085      	sub	sp, #20
 80080aa:	af00      	add	r7, sp, #0
 80080ac:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
 80080ae:	687b      	ldr	r3, [r7, #4]
 80080b0:	691b      	ldr	r3, [r3, #16]
 80080b2:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	685b      	ldr	r3, [r3, #4]
 80080b8:	687a      	ldr	r2, [r7, #4]
 80080ba:	6892      	ldr	r2, [r2, #8]
 80080bc:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80080be:	687b      	ldr	r3, [r7, #4]
 80080c0:	689b      	ldr	r3, [r3, #8]
 80080c2:	687a      	ldr	r2, [r7, #4]
 80080c4:	6852      	ldr	r2, [r2, #4]
 80080c6:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80080c8:	68fb      	ldr	r3, [r7, #12]
 80080ca:	685a      	ldr	r2, [r3, #4]
 80080cc:	687b      	ldr	r3, [r7, #4]
 80080ce:	429a      	cmp	r2, r3
 80080d0:	d103      	bne.n	80080da <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	689a      	ldr	r2, [r3, #8]
 80080d6:	68fb      	ldr	r3, [r7, #12]
 80080d8:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	2200      	movs	r2, #0
 80080de:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	681b      	ldr	r3, [r3, #0]
 80080e4:	1e5a      	subs	r2, r3, #1
 80080e6:	68fb      	ldr	r3, [r7, #12]
 80080e8:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80080ea:	68fb      	ldr	r3, [r7, #12]
 80080ec:	681b      	ldr	r3, [r3, #0]
}
 80080ee:	4618      	mov	r0, r3
 80080f0:	3714      	adds	r7, #20
 80080f2:	46bd      	mov	sp, r7
 80080f4:	bc80      	pop	{r7}
 80080f6:	4770      	bx	lr

080080f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 80080f8:	b480      	push	{r7}
 80080fa:	b085      	sub	sp, #20
 80080fc:	af00      	add	r7, sp, #0
 80080fe:	60f8      	str	r0, [r7, #12]
 8008100:	60b9      	str	r1, [r7, #8]
 8008102:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */
	pxTopOfStack--; /* Offset added to account for the way the MCU uses the stack on entry/exit of interrupts. */
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	3b04      	subs	r3, #4
 8008108:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8008110:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8008112:	68fb      	ldr	r3, [r7, #12]
 8008114:	3b04      	subs	r3, #4
 8008116:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pxCode;	/* PC */
 8008118:	68ba      	ldr	r2, [r7, #8]
 800811a:	68fb      	ldr	r3, [r7, #12]
 800811c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800811e:	68fb      	ldr	r3, [r7, #12]
 8008120:	3b04      	subs	r3, #4
 8008122:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8008124:	4a08      	ldr	r2, [pc, #32]	; (8008148 <pxPortInitialiseStack+0x50>)
 8008126:	68fb      	ldr	r3, [r7, #12]
 8008128:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800812a:	68fb      	ldr	r3, [r7, #12]
 800812c:	3b14      	subs	r3, #20
 800812e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8008130:	687a      	ldr	r2, [r7, #4]
 8008132:	68fb      	ldr	r3, [r7, #12]
 8008134:	601a      	str	r2, [r3, #0]
	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8008136:	68fb      	ldr	r3, [r7, #12]
 8008138:	3b20      	subs	r3, #32
 800813a:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800813c:	68fb      	ldr	r3, [r7, #12]
}
 800813e:	4618      	mov	r0, r3
 8008140:	3714      	adds	r7, #20
 8008142:	46bd      	mov	sp, r7
 8008144:	bc80      	pop	{r7}
 8008146:	4770      	bx	lr
 8008148:	0800814d 	.word	0x0800814d

0800814c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800814c:	b580      	push	{r7, lr}
 800814e:	af00      	add	r7, sp, #0
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8008150:	4b05      	ldr	r3, [pc, #20]	; (8008168 <prvTaskExitError+0x1c>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008158:	d002      	beq.n	8008160 <prvTaskExitError+0x14>
 800815a:	f000 f8d3 	bl	8008304 <ulPortSetInterruptMask>
 800815e:	e7fe      	b.n	800815e <prvTaskExitError+0x12>
	portDISABLE_INTERRUPTS();
 8008160:	f000 f8d0 	bl	8008304 <ulPortSetInterruptMask>
	for( ;; );
 8008164:	e7fe      	b.n	8008164 <prvTaskExitError+0x18>
 8008166:	bf00      	nop
 8008168:	20000110 	.word	0x20000110

0800816c <SVC_Handler>:
}
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800816c:	4b07      	ldr	r3, [pc, #28]	; (800818c <pxCurrentTCBConst2>)
 800816e:	6819      	ldr	r1, [r3, #0]
 8008170:	6808      	ldr	r0, [r1, #0]
 8008172:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008176:	f380 8809 	msr	PSP, r0
 800817a:	f3bf 8f6f 	isb	sy
 800817e:	f04f 0000 	mov.w	r0, #0
 8008182:	f380 8811 	msr	BASEPRI, r0
 8008186:	f04e 0e0d 	orr.w	lr, lr, #13
 800818a:	4770      	bx	lr

0800818c <pxCurrentTCBConst2>:
 800818c:	200029ac 	.word	0x200029ac
					"	bx r14							\n"
					"									\n"
					"	.align 2						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8008190:	bf00      	nop
 8008192:	bf00      	nop

08008194 <prvPortStartFirstTask>:
/*-----------------------------------------------------------*/

static void prvPortStartFirstTask( void )
{
	__asm volatile(
 8008194:	4806      	ldr	r0, [pc, #24]	; (80081b0 <prvPortStartFirstTask+0x1c>)
 8008196:	6800      	ldr	r0, [r0, #0]
 8008198:	6800      	ldr	r0, [r0, #0]
 800819a:	f380 8808 	msr	MSP, r0
 800819e:	b662      	cpsie	i
 80081a0:	b661      	cpsie	f
 80081a2:	f3bf 8f4f 	dsb	sy
 80081a6:	f3bf 8f6f 	isb	sy
 80081aa:	df00      	svc	0
 80081ac:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 80081ae:	bf00      	nop
 80081b0:	e000ed08 	.word	0xe000ed08

080081b4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 80081b4:	b580      	push	{r7, lr}
 80081b6:	b084      	sub	sp, #16
 80081b8:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 80081ba:	4b28      	ldr	r3, [pc, #160]	; (800825c <xPortStartScheduler+0xa8>)
 80081bc:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 80081be:	68fb      	ldr	r3, [r7, #12]
 80081c0:	781b      	ldrb	r3, [r3, #0]
 80081c2:	b2db      	uxtb	r3, r3
 80081c4:	60bb      	str	r3, [r7, #8]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 80081c6:	68fb      	ldr	r3, [r7, #12]
 80081c8:	22ff      	movs	r2, #255	; 0xff
 80081ca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 80081cc:	68fb      	ldr	r3, [r7, #12]
 80081ce:	781b      	ldrb	r3, [r3, #0]
 80081d0:	b2db      	uxtb	r3, r3
 80081d2:	71fb      	strb	r3, [r7, #7]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80081d4:	79fb      	ldrb	r3, [r7, #7]
 80081d6:	b2db      	uxtb	r3, r3
 80081d8:	f003 0350 	and.w	r3, r3, #80	; 0x50
 80081dc:	b2da      	uxtb	r2, r3
 80081de:	4b20      	ldr	r3, [pc, #128]	; (8008260 <xPortStartScheduler+0xac>)
 80081e0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80081e2:	4b20      	ldr	r3, [pc, #128]	; (8008264 <xPortStartScheduler+0xb0>)
 80081e4:	2207      	movs	r2, #7
 80081e6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80081e8:	e009      	b.n	80081fe <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 80081ea:	4b1e      	ldr	r3, [pc, #120]	; (8008264 <xPortStartScheduler+0xb0>)
 80081ec:	681b      	ldr	r3, [r3, #0]
 80081ee:	3b01      	subs	r3, #1
 80081f0:	4a1c      	ldr	r2, [pc, #112]	; (8008264 <xPortStartScheduler+0xb0>)
 80081f2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80081f4:	79fb      	ldrb	r3, [r7, #7]
 80081f6:	b2db      	uxtb	r3, r3
 80081f8:	005b      	lsls	r3, r3, #1
 80081fa:	b2db      	uxtb	r3, r3
 80081fc:	71fb      	strb	r3, [r7, #7]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80081fe:	79fb      	ldrb	r3, [r7, #7]
 8008200:	b2db      	uxtb	r3, r3
 8008202:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008206:	2b80      	cmp	r3, #128	; 0x80
 8008208:	d0ef      	beq.n	80081ea <xPortStartScheduler+0x36>
		}

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800820a:	4b16      	ldr	r3, [pc, #88]	; (8008264 <xPortStartScheduler+0xb0>)
 800820c:	681b      	ldr	r3, [r3, #0]
 800820e:	021b      	lsls	r3, r3, #8
 8008210:	4a14      	ldr	r2, [pc, #80]	; (8008264 <xPortStartScheduler+0xb0>)
 8008212:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8008214:	4b13      	ldr	r3, [pc, #76]	; (8008264 <xPortStartScheduler+0xb0>)
 8008216:	681b      	ldr	r3, [r3, #0]
 8008218:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800821c:	4a11      	ldr	r2, [pc, #68]	; (8008264 <xPortStartScheduler+0xb0>)
 800821e:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	b2da      	uxtb	r2, r3
 8008224:	68fb      	ldr	r3, [r7, #12]
 8008226:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8008228:	4a0f      	ldr	r2, [pc, #60]	; (8008268 <xPortStartScheduler+0xb4>)
 800822a:	4b0f      	ldr	r3, [pc, #60]	; (8008268 <xPortStartScheduler+0xb4>)
 800822c:	681b      	ldr	r3, [r3, #0]
 800822e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8008232:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8008234:	4a0c      	ldr	r2, [pc, #48]	; (8008268 <xPortStartScheduler+0xb4>)
 8008236:	4b0c      	ldr	r3, [pc, #48]	; (8008268 <xPortStartScheduler+0xb4>)
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 800823e:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8008240:	f000 f96c 	bl	800851c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8008244:	4b09      	ldr	r3, [pc, #36]	; (800826c <xPortStartScheduler+0xb8>)
 8008246:	2200      	movs	r2, #0
 8008248:	601a      	str	r2, [r3, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800824a:	f7ff ffa3 	bl	8008194 <prvPortStartFirstTask>

	/* Should never get here as the tasks will now be executing!  Call the task
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS. */
	prvTaskExitError();
 800824e:	f7ff ff7d 	bl	800814c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8008252:	2300      	movs	r3, #0
}
 8008254:	4618      	mov	r0, r3
 8008256:	3710      	adds	r7, #16
 8008258:	46bd      	mov	sp, r7
 800825a:	bd80      	pop	{r7, pc}
 800825c:	e000e400 	.word	0xe000e400
 8008260:	2000018c 	.word	0x2000018c
 8008264:	20000190 	.word	0x20000190
 8008268:	e000ed20 	.word	0xe000ed20
 800826c:	20000110 	.word	0x20000110

08008270 <vPortYield>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortYield( void )
{
 8008270:	b480      	push	{r7}
 8008272:	af00      	add	r7, sp, #0
	/* Set a PendSV to request a context switch. */
	portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8008274:	4b05      	ldr	r3, [pc, #20]	; (800828c <vPortYield+0x1c>)
 8008276:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800827a:	601a      	str	r2, [r3, #0]

	/* Barriers are normally not required but do ensure the code is completely
	within the specified behaviour for the architecture. */
	__asm volatile( "dsb" );
 800827c:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 8008280:	f3bf 8f6f 	isb	sy
}
 8008284:	bf00      	nop
 8008286:	46bd      	mov	sp, r7
 8008288:	bc80      	pop	{r7}
 800828a:	4770      	bx	lr
 800828c:	e000ed04 	.word	0xe000ed04

08008290 <vPortEnterCritical>:
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8008290:	b580      	push	{r7, lr}
 8008292:	af00      	add	r7, sp, #0
	portDISABLE_INTERRUPTS();
 8008294:	f000 f836 	bl	8008304 <ulPortSetInterruptMask>
	uxCriticalNesting++;
 8008298:	4b0b      	ldr	r3, [pc, #44]	; (80082c8 <vPortEnterCritical+0x38>)
 800829a:	681b      	ldr	r3, [r3, #0]
 800829c:	3301      	adds	r3, #1
 800829e:	4a0a      	ldr	r2, [pc, #40]	; (80082c8 <vPortEnterCritical+0x38>)
 80082a0:	6013      	str	r3, [r2, #0]
	__asm volatile( "dsb" );
 80082a2:	f3bf 8f4f 	dsb	sy
	__asm volatile( "isb" );
 80082a6:	f3bf 8f6f 	isb	sy
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API 
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80082aa:	4b07      	ldr	r3, [pc, #28]	; (80082c8 <vPortEnterCritical+0x38>)
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	2b01      	cmp	r3, #1
 80082b0:	d107      	bne.n	80082c2 <vPortEnterCritical+0x32>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80082b2:	4b06      	ldr	r3, [pc, #24]	; (80082cc <vPortEnterCritical+0x3c>)
 80082b4:	681b      	ldr	r3, [r3, #0]
 80082b6:	b2db      	uxtb	r3, r3
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d002      	beq.n	80082c2 <vPortEnterCritical+0x32>
 80082bc:	f000 f822 	bl	8008304 <ulPortSetInterruptMask>
 80082c0:	e7fe      	b.n	80082c0 <vPortEnterCritical+0x30>
	}
}
 80082c2:	bf00      	nop
 80082c4:	bd80      	pop	{r7, pc}
 80082c6:	bf00      	nop
 80082c8:	20000110 	.word	0x20000110
 80082cc:	e000ed04 	.word	0xe000ed04

080082d0 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80082d0:	b580      	push	{r7, lr}
 80082d2:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80082d4:	4b0a      	ldr	r3, [pc, #40]	; (8008300 <vPortExitCritical+0x30>)
 80082d6:	681b      	ldr	r3, [r3, #0]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	d102      	bne.n	80082e2 <vPortExitCritical+0x12>
 80082dc:	f000 f812 	bl	8008304 <ulPortSetInterruptMask>
 80082e0:	e7fe      	b.n	80082e0 <vPortExitCritical+0x10>
	uxCriticalNesting--;
 80082e2:	4b07      	ldr	r3, [pc, #28]	; (8008300 <vPortExitCritical+0x30>)
 80082e4:	681b      	ldr	r3, [r3, #0]
 80082e6:	3b01      	subs	r3, #1
 80082e8:	4a05      	ldr	r2, [pc, #20]	; (8008300 <vPortExitCritical+0x30>)
 80082ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80082ec:	4b04      	ldr	r3, [pc, #16]	; (8008300 <vPortExitCritical+0x30>)
 80082ee:	681b      	ldr	r3, [r3, #0]
 80082f0:	2b00      	cmp	r3, #0
 80082f2:	d102      	bne.n	80082fa <vPortExitCritical+0x2a>
	{
		portENABLE_INTERRUPTS();
 80082f4:	2000      	movs	r0, #0
 80082f6:	f000 f80e 	bl	8008316 <vPortClearInterruptMask>
	}
}
 80082fa:	bf00      	nop
 80082fc:	bd80      	pop	{r7, pc}
 80082fe:	bf00      	nop
 8008300:	20000110 	.word	0x20000110

08008304 <ulPortSetInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) uint32_t ulPortSetInterruptMask( void )
{
	__asm volatile														\
 8008304:	f3ef 8011 	mrs	r0, BASEPRI
 8008308:	f04f 0150 	mov.w	r1, #80	; 0x50
 800830c:	f381 8811 	msr	BASEPRI, r1
 8008310:	4770      	bx	lr
		:: "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "r0", "r1"	\
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return 0;
 8008312:	2300      	movs	r3, #0
}
 8008314:	4618      	mov	r0, r3

08008316 <vPortClearInterruptMask>:
/*-----------------------------------------------------------*/

__attribute__(( naked )) void vPortClearInterruptMask( uint32_t ulNewMaskValue )
{
	__asm volatile													\
 8008316:	f380 8811 	msr	BASEPRI, r0
 800831a:	4770      	bx	lr
		:::"r0"														\
	);

	/* Just to avoid compiler warnings. */
	( void ) ulNewMaskValue;
}
 800831c:	bf00      	nop
	...

08008320 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8008320:	f3ef 8009 	mrs	r0, PSP
 8008324:	f3bf 8f6f 	isb	sy
 8008328:	4b0d      	ldr	r3, [pc, #52]	; (8008360 <pxCurrentTCBConst>)
 800832a:	681a      	ldr	r2, [r3, #0]
 800832c:	e920 0ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008330:	6010      	str	r0, [r2, #0]
 8008332:	e92d 4008 	stmdb	sp!, {r3, lr}
 8008336:	f04f 0050 	mov.w	r0, #80	; 0x50
 800833a:	f380 8811 	msr	BASEPRI, r0
 800833e:	f000 ff99 	bl	8009274 <vTaskSwitchContext>
 8008342:	f04f 0000 	mov.w	r0, #0
 8008346:	f380 8811 	msr	BASEPRI, r0
 800834a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
 800834e:	6819      	ldr	r1, [r3, #0]
 8008350:	6808      	ldr	r0, [r1, #0]
 8008352:	e8b0 0ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp}
 8008356:	f380 8809 	msr	PSP, r0
 800835a:	f3bf 8f6f 	isb	sy
 800835e:	4770      	bx	lr

08008360 <pxCurrentTCBConst>:
 8008360:	200029ac 	.word	0x200029ac
	"										\n"
	"	.align 2							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8008364:	bf00      	nop
 8008366:	bf00      	nop

08008368 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8008368:	b580      	push	{r7, lr}
 800836a:	af00      	add	r7, sp, #0
	/* The SysTick runs at the lowest interrupt priority, so when this interrupt
	executes all interrupts must be unmasked.  There is therefore no need to
	save and then restore the interrupt mask value as its value is already
	known. */
	( void ) portSET_INTERRUPT_MASK_FROM_ISR();
 800836c:	f7ff ffca 	bl	8008304 <ulPortSetInterruptMask>
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8008370:	f000 fec2 	bl	80090f8 <xTaskIncrementTick>
 8008374:	4603      	mov	r3, r0
 8008376:	2b00      	cmp	r3, #0
 8008378:	d003      	beq.n	8008382 <xPortSysTickHandler+0x1a>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800837a:	4b04      	ldr	r3, [pc, #16]	; (800838c <xPortSysTickHandler+0x24>)
 800837c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8008380:	601a      	str	r2, [r3, #0]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( 0 );
 8008382:	2000      	movs	r0, #0
 8008384:	f7ff ffc7 	bl	8008316 <vPortClearInterruptMask>
}
 8008388:	bf00      	nop
 800838a:	bd80      	pop	{r7, pc}
 800838c:	e000ed04 	.word	0xe000ed04

08008390 <vPortSuppressTicksAndSleep>:
/*-----------------------------------------------------------*/

#if configUSE_TICKLESS_IDLE == 1

	__attribute__((weak)) void vPortSuppressTicksAndSleep( TickType_t xExpectedIdleTime )
	{
 8008390:	b580      	push	{r7, lr}
 8008392:	b088      	sub	sp, #32
 8008394:	af00      	add	r7, sp, #0
 8008396:	6078      	str	r0, [r7, #4]
	uint32_t ulReloadValue, ulCompleteTickPeriods, ulCompletedSysTickDecrements, ulSysTickCTRL;
	TickType_t xModifiableIdleTime;

		/* Make sure the SysTick reload value does not overflow the counter. */
		if( xExpectedIdleTime > xMaximumPossibleSuppressedTicks )
 8008398:	687a      	ldr	r2, [r7, #4]
 800839a:	4b5a      	ldr	r3, [pc, #360]	; (8008504 <vPortSuppressTicksAndSleep+0x174>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	429a      	cmp	r2, r3
 80083a0:	d902      	bls.n	80083a8 <vPortSuppressTicksAndSleep+0x18>
		{
			xExpectedIdleTime = xMaximumPossibleSuppressedTicks;
 80083a2:	4b58      	ldr	r3, [pc, #352]	; (8008504 <vPortSuppressTicksAndSleep+0x174>)
 80083a4:	681b      	ldr	r3, [r3, #0]
 80083a6:	607b      	str	r3, [r7, #4]

		/* Stop the SysTick momentarily.  The time the SysTick is stopped for
		is accounted for as best it can be, but using the tickless mode will
		inevitably result in some tiny drift of the time maintained by the
		kernel with respect to calendar time. */
		portNVIC_SYSTICK_CTRL_REG &= ~portNVIC_SYSTICK_ENABLE_BIT;
 80083a8:	4a57      	ldr	r2, [pc, #348]	; (8008508 <vPortSuppressTicksAndSleep+0x178>)
 80083aa:	4b57      	ldr	r3, [pc, #348]	; (8008508 <vPortSuppressTicksAndSleep+0x178>)
 80083ac:	681b      	ldr	r3, [r3, #0]
 80083ae:	f023 0301 	bic.w	r3, r3, #1
 80083b2:	6013      	str	r3, [r2, #0]

		/* Calculate the reload value required to wait xExpectedIdleTime
		tick periods.  -1 is used because this code will execute part way
		through one of the tick periods. */
		ulReloadValue = portNVIC_SYSTICK_CURRENT_VALUE_REG + ( ulTimerCountsForOneTick * ( xExpectedIdleTime - 1UL ) );
 80083b4:	4b55      	ldr	r3, [pc, #340]	; (800850c <vPortSuppressTicksAndSleep+0x17c>)
 80083b6:	681a      	ldr	r2, [r3, #0]
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	3b01      	subs	r3, #1
 80083bc:	4954      	ldr	r1, [pc, #336]	; (8008510 <vPortSuppressTicksAndSleep+0x180>)
 80083be:	6809      	ldr	r1, [r1, #0]
 80083c0:	fb01 f303 	mul.w	r3, r1, r3
 80083c4:	4413      	add	r3, r2
 80083c6:	61fb      	str	r3, [r7, #28]
		if( ulReloadValue > ulStoppedTimerCompensation )
 80083c8:	4b52      	ldr	r3, [pc, #328]	; (8008514 <vPortSuppressTicksAndSleep+0x184>)
 80083ca:	681b      	ldr	r3, [r3, #0]
 80083cc:	69fa      	ldr	r2, [r7, #28]
 80083ce:	429a      	cmp	r2, r3
 80083d0:	d904      	bls.n	80083dc <vPortSuppressTicksAndSleep+0x4c>
		{
			ulReloadValue -= ulStoppedTimerCompensation;
 80083d2:	4b50      	ldr	r3, [pc, #320]	; (8008514 <vPortSuppressTicksAndSleep+0x184>)
 80083d4:	681b      	ldr	r3, [r3, #0]
 80083d6:	69fa      	ldr	r2, [r7, #28]
 80083d8:	1ad3      	subs	r3, r2, r3
 80083da:	61fb      	str	r3, [r7, #28]
		}

		/* Enter a critical section but don't use the taskENTER_CRITICAL()
		method as that will mask interrupts that should exit sleep mode. */
		__asm volatile( "cpsid i" );
 80083dc:	b672      	cpsid	i

		/* If a context switch is pending or a task is waiting for the scheduler
		to be unsuspended then abandon the low power entry. */
		if( eTaskConfirmSleepModeStatus() == eAbortSleep )
 80083de:	f001 f845 	bl	800946c <eTaskConfirmSleepModeStatus>
 80083e2:	4603      	mov	r3, r0
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	d110      	bne.n	800840a <vPortSuppressTicksAndSleep+0x7a>
		{
			/* Restart from whatever is left in the count register to complete
			this tick period. */
			portNVIC_SYSTICK_LOAD_REG = portNVIC_SYSTICK_CURRENT_VALUE_REG;
 80083e8:	4a4b      	ldr	r2, [pc, #300]	; (8008518 <vPortSuppressTicksAndSleep+0x188>)
 80083ea:	4b48      	ldr	r3, [pc, #288]	; (800850c <vPortSuppressTicksAndSleep+0x17c>)
 80083ec:	681b      	ldr	r3, [r3, #0]
 80083ee:	6013      	str	r3, [r2, #0]

			/* Restart SysTick. */
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80083f0:	4a45      	ldr	r2, [pc, #276]	; (8008508 <vPortSuppressTicksAndSleep+0x178>)
 80083f2:	4b45      	ldr	r3, [pc, #276]	; (8008508 <vPortSuppressTicksAndSleep+0x178>)
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f043 0301 	orr.w	r3, r3, #1
 80083fa:	6013      	str	r3, [r2, #0]

			/* Reset the reload register to the value required for normal tick
			periods. */
			portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 80083fc:	4a46      	ldr	r2, [pc, #280]	; (8008518 <vPortSuppressTicksAndSleep+0x188>)
 80083fe:	4b44      	ldr	r3, [pc, #272]	; (8008510 <vPortSuppressTicksAndSleep+0x180>)
 8008400:	681b      	ldr	r3, [r3, #0]
 8008402:	3b01      	subs	r3, #1
 8008404:	6013      	str	r3, [r2, #0]

			/* Re-enable interrupts - see comments above the cpsid instruction()
			above. */
			__asm volatile( "cpsie i" );
 8008406:	b662      	cpsie	i
				vTaskStepTick( ulCompleteTickPeriods );
				portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
			}
			portEXIT_CRITICAL();
		}
	}
 8008408:	e078      	b.n	80084fc <vPortSuppressTicksAndSleep+0x16c>
			portNVIC_SYSTICK_LOAD_REG = ulReloadValue;
 800840a:	4a43      	ldr	r2, [pc, #268]	; (8008518 <vPortSuppressTicksAndSleep+0x188>)
 800840c:	69fb      	ldr	r3, [r7, #28]
 800840e:	6013      	str	r3, [r2, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8008410:	4b3e      	ldr	r3, [pc, #248]	; (800850c <vPortSuppressTicksAndSleep+0x17c>)
 8008412:	2200      	movs	r2, #0
 8008414:	601a      	str	r2, [r3, #0]
			portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 8008416:	4a3c      	ldr	r2, [pc, #240]	; (8008508 <vPortSuppressTicksAndSleep+0x178>)
 8008418:	4b3b      	ldr	r3, [pc, #236]	; (8008508 <vPortSuppressTicksAndSleep+0x178>)
 800841a:	681b      	ldr	r3, [r3, #0]
 800841c:	f043 0301 	orr.w	r3, r3, #1
 8008420:	6013      	str	r3, [r2, #0]
			xModifiableIdleTime = xExpectedIdleTime;
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	60bb      	str	r3, [r7, #8]
			configPRE_SLEEP_PROCESSING( &xModifiableIdleTime );
 8008426:	f107 0308 	add.w	r3, r7, #8
 800842a:	4618      	mov	r0, r3
 800842c:	f001 fafd 	bl	8009a2a <PreSleepProcessing>
			if( xModifiableIdleTime > 0 )
 8008430:	68bb      	ldr	r3, [r7, #8]
 8008432:	2b00      	cmp	r3, #0
 8008434:	d004      	beq.n	8008440 <vPortSuppressTicksAndSleep+0xb0>
				__asm volatile( "dsb" );
 8008436:	f3bf 8f4f 	dsb	sy
				__asm volatile( "wfi" );
 800843a:	bf30      	wfi
				__asm volatile( "isb" );
 800843c:	f3bf 8f6f 	isb	sy
			configPOST_SLEEP_PROCESSING( &xExpectedIdleTime );
 8008440:	1d3b      	adds	r3, r7, #4
 8008442:	4618      	mov	r0, r3
 8008444:	f001 fafa 	bl	8009a3c <PostSleepProcessing>
			ulSysTickCTRL = portNVIC_SYSTICK_CTRL_REG;
 8008448:	4b2f      	ldr	r3, [pc, #188]	; (8008508 <vPortSuppressTicksAndSleep+0x178>)
 800844a:	681b      	ldr	r3, [r3, #0]
 800844c:	613b      	str	r3, [r7, #16]
			portNVIC_SYSTICK_CTRL_REG = ( ulSysTickCTRL & ~portNVIC_SYSTICK_ENABLE_BIT );
 800844e:	4a2e      	ldr	r2, [pc, #184]	; (8008508 <vPortSuppressTicksAndSleep+0x178>)
 8008450:	693b      	ldr	r3, [r7, #16]
 8008452:	f023 0301 	bic.w	r3, r3, #1
 8008456:	6013      	str	r3, [r2, #0]
			__asm volatile( "cpsie i" );
 8008458:	b662      	cpsie	i
			if( ( ulSysTickCTRL & portNVIC_SYSTICK_COUNT_FLAG_BIT ) != 0 )
 800845a:	693b      	ldr	r3, [r7, #16]
 800845c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008460:	2b00      	cmp	r3, #0
 8008462:	d01d      	beq.n	80084a0 <vPortSuppressTicksAndSleep+0x110>
				ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL ) - ( ulReloadValue - portNVIC_SYSTICK_CURRENT_VALUE_REG );
 8008464:	4b2a      	ldr	r3, [pc, #168]	; (8008510 <vPortSuppressTicksAndSleep+0x180>)
 8008466:	681a      	ldr	r2, [r3, #0]
 8008468:	4b28      	ldr	r3, [pc, #160]	; (800850c <vPortSuppressTicksAndSleep+0x17c>)
 800846a:	6819      	ldr	r1, [r3, #0]
 800846c:	69fb      	ldr	r3, [r7, #28]
 800846e:	1acb      	subs	r3, r1, r3
 8008470:	4413      	add	r3, r2
 8008472:	3b01      	subs	r3, #1
 8008474:	617b      	str	r3, [r7, #20]
				if( ( ulCalculatedLoadValue < ulStoppedTimerCompensation ) || ( ulCalculatedLoadValue > ulTimerCountsForOneTick ) )
 8008476:	4b27      	ldr	r3, [pc, #156]	; (8008514 <vPortSuppressTicksAndSleep+0x184>)
 8008478:	681b      	ldr	r3, [r3, #0]
 800847a:	697a      	ldr	r2, [r7, #20]
 800847c:	429a      	cmp	r2, r3
 800847e:	d304      	bcc.n	800848a <vPortSuppressTicksAndSleep+0xfa>
 8008480:	4b23      	ldr	r3, [pc, #140]	; (8008510 <vPortSuppressTicksAndSleep+0x180>)
 8008482:	681b      	ldr	r3, [r3, #0]
 8008484:	697a      	ldr	r2, [r7, #20]
 8008486:	429a      	cmp	r2, r3
 8008488:	d903      	bls.n	8008492 <vPortSuppressTicksAndSleep+0x102>
					ulCalculatedLoadValue = ( ulTimerCountsForOneTick - 1UL );
 800848a:	4b21      	ldr	r3, [pc, #132]	; (8008510 <vPortSuppressTicksAndSleep+0x180>)
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	3b01      	subs	r3, #1
 8008490:	617b      	str	r3, [r7, #20]
				portNVIC_SYSTICK_LOAD_REG = ulCalculatedLoadValue;
 8008492:	4a21      	ldr	r2, [pc, #132]	; (8008518 <vPortSuppressTicksAndSleep+0x188>)
 8008494:	697b      	ldr	r3, [r7, #20]
 8008496:	6013      	str	r3, [r2, #0]
				ulCompleteTickPeriods = xExpectedIdleTime - 1UL;
 8008498:	687b      	ldr	r3, [r7, #4]
 800849a:	3b01      	subs	r3, #1
 800849c:	61bb      	str	r3, [r7, #24]
 800849e:	e018      	b.n	80084d2 <vPortSuppressTicksAndSleep+0x142>
				ulCompletedSysTickDecrements = ( xExpectedIdleTime * ulTimerCountsForOneTick ) - portNVIC_SYSTICK_CURRENT_VALUE_REG;
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	4a1b      	ldr	r2, [pc, #108]	; (8008510 <vPortSuppressTicksAndSleep+0x180>)
 80084a4:	6812      	ldr	r2, [r2, #0]
 80084a6:	fb02 f203 	mul.w	r2, r2, r3
 80084aa:	4b18      	ldr	r3, [pc, #96]	; (800850c <vPortSuppressTicksAndSleep+0x17c>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	1ad3      	subs	r3, r2, r3
 80084b0:	60fb      	str	r3, [r7, #12]
				ulCompleteTickPeriods = ulCompletedSysTickDecrements / ulTimerCountsForOneTick;
 80084b2:	4b17      	ldr	r3, [pc, #92]	; (8008510 <vPortSuppressTicksAndSleep+0x180>)
 80084b4:	681b      	ldr	r3, [r3, #0]
 80084b6:	68fa      	ldr	r2, [r7, #12]
 80084b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80084bc:	61bb      	str	r3, [r7, #24]
				portNVIC_SYSTICK_LOAD_REG = ( ( ulCompleteTickPeriods + 1 ) * ulTimerCountsForOneTick ) - ulCompletedSysTickDecrements;
 80084be:	4916      	ldr	r1, [pc, #88]	; (8008518 <vPortSuppressTicksAndSleep+0x188>)
 80084c0:	69bb      	ldr	r3, [r7, #24]
 80084c2:	3301      	adds	r3, #1
 80084c4:	4a12      	ldr	r2, [pc, #72]	; (8008510 <vPortSuppressTicksAndSleep+0x180>)
 80084c6:	6812      	ldr	r2, [r2, #0]
 80084c8:	fb02 f203 	mul.w	r2, r2, r3
 80084cc:	68fb      	ldr	r3, [r7, #12]
 80084ce:	1ad3      	subs	r3, r2, r3
 80084d0:	600b      	str	r3, [r1, #0]
			portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80084d2:	4b0e      	ldr	r3, [pc, #56]	; (800850c <vPortSuppressTicksAndSleep+0x17c>)
 80084d4:	2200      	movs	r2, #0
 80084d6:	601a      	str	r2, [r3, #0]
			portENTER_CRITICAL();
 80084d8:	f7ff feda 	bl	8008290 <vPortEnterCritical>
				portNVIC_SYSTICK_CTRL_REG |= portNVIC_SYSTICK_ENABLE_BIT;
 80084dc:	4a0a      	ldr	r2, [pc, #40]	; (8008508 <vPortSuppressTicksAndSleep+0x178>)
 80084de:	4b0a      	ldr	r3, [pc, #40]	; (8008508 <vPortSuppressTicksAndSleep+0x178>)
 80084e0:	681b      	ldr	r3, [r3, #0]
 80084e2:	f043 0301 	orr.w	r3, r3, #1
 80084e6:	6013      	str	r3, [r2, #0]
				vTaskStepTick( ulCompleteTickPeriods );
 80084e8:	69b8      	ldr	r0, [r7, #24]
 80084ea:	f000 fde7 	bl	80090bc <vTaskStepTick>
				portNVIC_SYSTICK_LOAD_REG = ulTimerCountsForOneTick - 1UL;
 80084ee:	4a0a      	ldr	r2, [pc, #40]	; (8008518 <vPortSuppressTicksAndSleep+0x188>)
 80084f0:	4b07      	ldr	r3, [pc, #28]	; (8008510 <vPortSuppressTicksAndSleep+0x180>)
 80084f2:	681b      	ldr	r3, [r3, #0]
 80084f4:	3b01      	subs	r3, #1
 80084f6:	6013      	str	r3, [r2, #0]
			portEXIT_CRITICAL();
 80084f8:	f7ff feea 	bl	80082d0 <vPortExitCritical>
	}
 80084fc:	bf00      	nop
 80084fe:	3720      	adds	r7, #32
 8008500:	46bd      	mov	sp, r7
 8008502:	bd80      	pop	{r7, pc}
 8008504:	20000184 	.word	0x20000184
 8008508:	e000e010 	.word	0xe000e010
 800850c:	e000e018 	.word	0xe000e018
 8008510:	20000180 	.word	0x20000180
 8008514:	20000188 	.word	0x20000188
 8008518:	e000e014 	.word	0xe000e014

0800851c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800851c:	b480      	push	{r7}
 800851e:	af00      	add	r7, sp, #0
	/* Calculate the constants required to configure the tick interrupt. */
	#if configUSE_TICKLESS_IDLE == 1
	{
		ulTimerCountsForOneTick = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ );
 8008520:	4b15      	ldr	r3, [pc, #84]	; (8008578 <vPortSetupTimerInterrupt+0x5c>)
 8008522:	681b      	ldr	r3, [r3, #0]
 8008524:	4a15      	ldr	r2, [pc, #84]	; (800857c <vPortSetupTimerInterrupt+0x60>)
 8008526:	fba2 2303 	umull	r2, r3, r2, r3
 800852a:	099b      	lsrs	r3, r3, #6
 800852c:	4a14      	ldr	r2, [pc, #80]	; (8008580 <vPortSetupTimerInterrupt+0x64>)
 800852e:	6013      	str	r3, [r2, #0]
		xMaximumPossibleSuppressedTicks = portMAX_24_BIT_NUMBER / ulTimerCountsForOneTick;
 8008530:	4b13      	ldr	r3, [pc, #76]	; (8008580 <vPortSetupTimerInterrupt+0x64>)
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8008538:	fbb2 f3f3 	udiv	r3, r2, r3
 800853c:	4a11      	ldr	r2, [pc, #68]	; (8008584 <vPortSetupTimerInterrupt+0x68>)
 800853e:	6013      	str	r3, [r2, #0]
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
 8008540:	4b0d      	ldr	r3, [pc, #52]	; (8008578 <vPortSetupTimerInterrupt+0x5c>)
 8008542:	681a      	ldr	r2, [r3, #0]
 8008544:	4b0c      	ldr	r3, [pc, #48]	; (8008578 <vPortSetupTimerInterrupt+0x5c>)
 8008546:	681b      	ldr	r3, [r3, #0]
 8008548:	fbb2 f3f3 	udiv	r3, r2, r3
 800854c:	222d      	movs	r2, #45	; 0x2d
 800854e:	fbb2 f3f3 	udiv	r3, r2, r3
 8008552:	4a0d      	ldr	r2, [pc, #52]	; (8008588 <vPortSetupTimerInterrupt+0x6c>)
 8008554:	6013      	str	r3, [r2, #0]
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8008556:	4a0d      	ldr	r2, [pc, #52]	; (800858c <vPortSetupTimerInterrupt+0x70>)
 8008558:	4b07      	ldr	r3, [pc, #28]	; (8008578 <vPortSetupTimerInterrupt+0x5c>)
 800855a:	681b      	ldr	r3, [r3, #0]
 800855c:	4907      	ldr	r1, [pc, #28]	; (800857c <vPortSetupTimerInterrupt+0x60>)
 800855e:	fba1 1303 	umull	r1, r3, r1, r3
 8008562:	099b      	lsrs	r3, r3, #6
 8008564:	3b01      	subs	r3, #1
 8008566:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8008568:	4b09      	ldr	r3, [pc, #36]	; (8008590 <vPortSetupTimerInterrupt+0x74>)
 800856a:	2207      	movs	r2, #7
 800856c:	601a      	str	r2, [r3, #0]
}
 800856e:	bf00      	nop
 8008570:	46bd      	mov	sp, r7
 8008572:	bc80      	pop	{r7}
 8008574:	4770      	bx	lr
 8008576:	bf00      	nop
 8008578:	20000114 	.word	0x20000114
 800857c:	10624dd3 	.word	0x10624dd3
 8008580:	20000180 	.word	0x20000180
 8008584:	20000184 	.word	0x20000184
 8008588:	20000188 	.word	0x20000188
 800858c:	e000e014 	.word	0xe000e014
 8008590:	e000e010 	.word	0xe000e010

08008594 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8008594:	b580      	push	{r7, lr}
 8008596:	b082      	sub	sp, #8
 8008598:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) );
 800859a:	f3ef 8305 	mrs	r3, IPSR
 800859e:	607b      	str	r3, [r7, #4]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2b0f      	cmp	r3, #15
 80085a4:	d90c      	bls.n	80085c0 <vPortValidateInterruptPriority+0x2c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80085a6:	4a0e      	ldr	r2, [pc, #56]	; (80085e0 <vPortValidateInterruptPriority+0x4c>)
 80085a8:	687b      	ldr	r3, [r7, #4]
 80085aa:	4413      	add	r3, r2
 80085ac:	781b      	ldrb	r3, [r3, #0]
 80085ae:	70fb      	strb	r3, [r7, #3]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80085b0:	4b0c      	ldr	r3, [pc, #48]	; (80085e4 <vPortValidateInterruptPriority+0x50>)
 80085b2:	781b      	ldrb	r3, [r3, #0]
 80085b4:	78fa      	ldrb	r2, [r7, #3]
 80085b6:	429a      	cmp	r2, r3
 80085b8:	d202      	bcs.n	80085c0 <vPortValidateInterruptPriority+0x2c>
 80085ba:	f7ff fea3 	bl	8008304 <ulPortSetInterruptMask>
 80085be:	e7fe      	b.n	80085be <vPortValidateInterruptPriority+0x2a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredicable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 80085c0:	4b09      	ldr	r3, [pc, #36]	; (80085e8 <vPortValidateInterruptPriority+0x54>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 80085c8:	4b08      	ldr	r3, [pc, #32]	; (80085ec <vPortValidateInterruptPriority+0x58>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	429a      	cmp	r2, r3
 80085ce:	d902      	bls.n	80085d6 <vPortValidateInterruptPriority+0x42>
 80085d0:	f7ff fe98 	bl	8008304 <ulPortSetInterruptMask>
 80085d4:	e7fe      	b.n	80085d4 <vPortValidateInterruptPriority+0x40>
	}
 80085d6:	bf00      	nop
 80085d8:	3708      	adds	r7, #8
 80085da:	46bd      	mov	sp, r7
 80085dc:	bd80      	pop	{r7, pc}
 80085de:	bf00      	nop
 80085e0:	e000e3f0 	.word	0xe000e3f0
 80085e4:	2000018c 	.word	0x2000018c
 80085e8:	e000ed0c 	.word	0xe000ed0c
 80085ec:	20000190 	.word	0x20000190

080085f0 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80085f0:	b580      	push	{r7, lr}
 80085f2:	b086      	sub	sp, #24
 80085f4:	af00      	add	r7, sp, #0
 80085f6:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80085f8:	2300      	movs	r3, #0
 80085fa:	60fb      	str	r3, [r7, #12]

	vTaskSuspendAll();
 80085fc:	f000 fc98 	bl	8008f30 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8008600:	4b4e      	ldr	r3, [pc, #312]	; (800873c <pvPortMalloc+0x14c>)
 8008602:	681b      	ldr	r3, [r3, #0]
 8008604:	2b00      	cmp	r3, #0
 8008606:	d101      	bne.n	800860c <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8008608:	f000 f8ec 	bl	80087e4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800860c:	4b4c      	ldr	r3, [pc, #304]	; (8008740 <pvPortMalloc+0x150>)
 800860e:	681a      	ldr	r2, [r3, #0]
 8008610:	687b      	ldr	r3, [r7, #4]
 8008612:	4013      	ands	r3, r2
 8008614:	2b00      	cmp	r3, #0
 8008616:	d17d      	bne.n	8008714 <pvPortMalloc+0x124>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d015      	beq.n	800864a <pvPortMalloc+0x5a>
			{
				xWantedSize += xHeapStructSize;
 800861e:	2208      	movs	r2, #8
 8008620:	687b      	ldr	r3, [r7, #4]
 8008622:	4413      	add	r3, r2
 8008624:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f003 0307 	and.w	r3, r3, #7
 800862c:	2b00      	cmp	r3, #0
 800862e:	d00c      	beq.n	800864a <pvPortMalloc+0x5a>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	f023 0307 	bic.w	r3, r3, #7
 8008636:	3308      	adds	r3, #8
 8008638:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	f003 0307 	and.w	r3, r3, #7
 8008640:	2b00      	cmp	r3, #0
 8008642:	d002      	beq.n	800864a <pvPortMalloc+0x5a>
 8008644:	f7ff fe5e 	bl	8008304 <ulPortSetInterruptMask>
 8008648:	e7fe      	b.n	8008648 <pvPortMalloc+0x58>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	2b00      	cmp	r3, #0
 800864e:	d061      	beq.n	8008714 <pvPortMalloc+0x124>
 8008650:	4b3c      	ldr	r3, [pc, #240]	; (8008744 <pvPortMalloc+0x154>)
 8008652:	681b      	ldr	r3, [r3, #0]
 8008654:	687a      	ldr	r2, [r7, #4]
 8008656:	429a      	cmp	r2, r3
 8008658:	d85c      	bhi.n	8008714 <pvPortMalloc+0x124>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800865a:	4b3b      	ldr	r3, [pc, #236]	; (8008748 <pvPortMalloc+0x158>)
 800865c:	613b      	str	r3, [r7, #16]
				pxBlock = xStart.pxNextFreeBlock;
 800865e:	4b3a      	ldr	r3, [pc, #232]	; (8008748 <pvPortMalloc+0x158>)
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008664:	e004      	b.n	8008670 <pvPortMalloc+0x80>
				{
					pxPreviousBlock = pxBlock;
 8008666:	697b      	ldr	r3, [r7, #20]
 8008668:	613b      	str	r3, [r7, #16]
					pxBlock = pxBlock->pxNextFreeBlock;
 800866a:	697b      	ldr	r3, [r7, #20]
 800866c:	681b      	ldr	r3, [r3, #0]
 800866e:	617b      	str	r3, [r7, #20]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8008670:	697b      	ldr	r3, [r7, #20]
 8008672:	685a      	ldr	r2, [r3, #4]
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	429a      	cmp	r2, r3
 8008678:	d203      	bcs.n	8008682 <pvPortMalloc+0x92>
 800867a:	697b      	ldr	r3, [r7, #20]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	2b00      	cmp	r3, #0
 8008680:	d1f1      	bne.n	8008666 <pvPortMalloc+0x76>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8008682:	4b2e      	ldr	r3, [pc, #184]	; (800873c <pvPortMalloc+0x14c>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	697a      	ldr	r2, [r7, #20]
 8008688:	429a      	cmp	r2, r3
 800868a:	d043      	beq.n	8008714 <pvPortMalloc+0x124>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800868c:	693b      	ldr	r3, [r7, #16]
 800868e:	681b      	ldr	r3, [r3, #0]
 8008690:	2208      	movs	r2, #8
 8008692:	4413      	add	r3, r2
 8008694:	60fb      	str	r3, [r7, #12]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8008696:	697b      	ldr	r3, [r7, #20]
 8008698:	681a      	ldr	r2, [r3, #0]
 800869a:	693b      	ldr	r3, [r7, #16]
 800869c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	685a      	ldr	r2, [r3, #4]
 80086a2:	687b      	ldr	r3, [r7, #4]
 80086a4:	1ad2      	subs	r2, r2, r3
 80086a6:	2308      	movs	r3, #8
 80086a8:	005b      	lsls	r3, r3, #1
 80086aa:	429a      	cmp	r2, r3
 80086ac:	d917      	bls.n	80086de <pvPortMalloc+0xee>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 80086ae:	697a      	ldr	r2, [r7, #20]
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	4413      	add	r3, r2
 80086b4:	60bb      	str	r3, [r7, #8]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80086b6:	68bb      	ldr	r3, [r7, #8]
 80086b8:	f003 0307 	and.w	r3, r3, #7
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d002      	beq.n	80086c6 <pvPortMalloc+0xd6>
 80086c0:	f7ff fe20 	bl	8008304 <ulPortSetInterruptMask>
 80086c4:	e7fe      	b.n	80086c4 <pvPortMalloc+0xd4>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80086c6:	697b      	ldr	r3, [r7, #20]
 80086c8:	685a      	ldr	r2, [r3, #4]
 80086ca:	687b      	ldr	r3, [r7, #4]
 80086cc:	1ad2      	subs	r2, r2, r3
 80086ce:	68bb      	ldr	r3, [r7, #8]
 80086d0:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80086d2:	697b      	ldr	r3, [r7, #20]
 80086d4:	687a      	ldr	r2, [r7, #4]
 80086d6:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80086d8:	68b8      	ldr	r0, [r7, #8]
 80086da:	f000 f8e5 	bl	80088a8 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80086de:	4b19      	ldr	r3, [pc, #100]	; (8008744 <pvPortMalloc+0x154>)
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	697b      	ldr	r3, [r7, #20]
 80086e4:	685b      	ldr	r3, [r3, #4]
 80086e6:	1ad3      	subs	r3, r2, r3
 80086e8:	4a16      	ldr	r2, [pc, #88]	; (8008744 <pvPortMalloc+0x154>)
 80086ea:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80086ec:	4b15      	ldr	r3, [pc, #84]	; (8008744 <pvPortMalloc+0x154>)
 80086ee:	681a      	ldr	r2, [r3, #0]
 80086f0:	4b16      	ldr	r3, [pc, #88]	; (800874c <pvPortMalloc+0x15c>)
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	429a      	cmp	r2, r3
 80086f6:	d203      	bcs.n	8008700 <pvPortMalloc+0x110>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80086f8:	4b12      	ldr	r3, [pc, #72]	; (8008744 <pvPortMalloc+0x154>)
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	4a13      	ldr	r2, [pc, #76]	; (800874c <pvPortMalloc+0x15c>)
 80086fe:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8008700:	697b      	ldr	r3, [r7, #20]
 8008702:	685a      	ldr	r2, [r3, #4]
 8008704:	4b0e      	ldr	r3, [pc, #56]	; (8008740 <pvPortMalloc+0x150>)
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	431a      	orrs	r2, r3
 800870a:	697b      	ldr	r3, [r7, #20]
 800870c:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800870e:	697b      	ldr	r3, [r7, #20]
 8008710:	2200      	movs	r2, #0
 8008712:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8008714:	f000 fc40 	bl	8008f98 <xTaskResumeAll>

	#if( configUSE_MALLOC_FAILED_HOOK == 1 )
	{
		if( pvReturn == NULL )
 8008718:	68fb      	ldr	r3, [r7, #12]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d101      	bne.n	8008722 <pvPortMalloc+0x132>
		{
			extern void vApplicationMallocFailedHook( void );
			vApplicationMallocFailedHook();
 800871e:	f001 f97e 	bl	8009a1e <vApplicationMallocFailedHook>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( uint32_t ) pvReturn ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8008722:	68fb      	ldr	r3, [r7, #12]
 8008724:	f003 0307 	and.w	r3, r3, #7
 8008728:	2b00      	cmp	r3, #0
 800872a:	d002      	beq.n	8008732 <pvPortMalloc+0x142>
 800872c:	f7ff fdea 	bl	8008304 <ulPortSetInterruptMask>
 8008730:	e7fe      	b.n	8008730 <pvPortMalloc+0x140>
	return pvReturn;
 8008732:	68fb      	ldr	r3, [r7, #12]
}
 8008734:	4618      	mov	r0, r3
 8008736:	3718      	adds	r7, #24
 8008738:	46bd      	mov	sp, r7
 800873a:	bd80      	pop	{r7, pc}
 800873c:	2000299c 	.word	0x2000299c
 8008740:	200029a8 	.word	0x200029a8
 8008744:	200029a0 	.word	0x200029a0
 8008748:	20002994 	.word	0x20002994
 800874c:	200029a4 	.word	0x200029a4

08008750 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8008750:	b580      	push	{r7, lr}
 8008752:	b084      	sub	sp, #16
 8008754:	af00      	add	r7, sp, #0
 8008756:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	60fb      	str	r3, [r7, #12]
BlockLink_t *pxLink;

	if( pv != NULL )
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	2b00      	cmp	r3, #0
 8008760:	d038      	beq.n	80087d4 <vPortFree+0x84>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8008762:	2308      	movs	r3, #8
 8008764:	425b      	negs	r3, r3
 8008766:	68fa      	ldr	r2, [r7, #12]
 8008768:	4413      	add	r3, r2
 800876a:	60fb      	str	r3, [r7, #12]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800876c:	68fb      	ldr	r3, [r7, #12]
 800876e:	60bb      	str	r3, [r7, #8]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8008770:	68bb      	ldr	r3, [r7, #8]
 8008772:	685a      	ldr	r2, [r3, #4]
 8008774:	4b19      	ldr	r3, [pc, #100]	; (80087dc <vPortFree+0x8c>)
 8008776:	681b      	ldr	r3, [r3, #0]
 8008778:	4013      	ands	r3, r2
 800877a:	2b00      	cmp	r3, #0
 800877c:	d102      	bne.n	8008784 <vPortFree+0x34>
 800877e:	f7ff fdc1 	bl	8008304 <ulPortSetInterruptMask>
 8008782:	e7fe      	b.n	8008782 <vPortFree+0x32>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8008784:	68bb      	ldr	r3, [r7, #8]
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	2b00      	cmp	r3, #0
 800878a:	d002      	beq.n	8008792 <vPortFree+0x42>
 800878c:	f7ff fdba 	bl	8008304 <ulPortSetInterruptMask>
 8008790:	e7fe      	b.n	8008790 <vPortFree+0x40>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8008792:	68bb      	ldr	r3, [r7, #8]
 8008794:	685a      	ldr	r2, [r3, #4]
 8008796:	4b11      	ldr	r3, [pc, #68]	; (80087dc <vPortFree+0x8c>)
 8008798:	681b      	ldr	r3, [r3, #0]
 800879a:	4013      	ands	r3, r2
 800879c:	2b00      	cmp	r3, #0
 800879e:	d019      	beq.n	80087d4 <vPortFree+0x84>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80087a0:	68bb      	ldr	r3, [r7, #8]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	2b00      	cmp	r3, #0
 80087a6:	d115      	bne.n	80087d4 <vPortFree+0x84>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80087a8:	68bb      	ldr	r3, [r7, #8]
 80087aa:	685a      	ldr	r2, [r3, #4]
 80087ac:	4b0b      	ldr	r3, [pc, #44]	; (80087dc <vPortFree+0x8c>)
 80087ae:	681b      	ldr	r3, [r3, #0]
 80087b0:	43db      	mvns	r3, r3
 80087b2:	401a      	ands	r2, r3
 80087b4:	68bb      	ldr	r3, [r7, #8]
 80087b6:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80087b8:	f000 fbba 	bl	8008f30 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80087bc:	68bb      	ldr	r3, [r7, #8]
 80087be:	685a      	ldr	r2, [r3, #4]
 80087c0:	4b07      	ldr	r3, [pc, #28]	; (80087e0 <vPortFree+0x90>)
 80087c2:	681b      	ldr	r3, [r3, #0]
 80087c4:	4413      	add	r3, r2
 80087c6:	4a06      	ldr	r2, [pc, #24]	; (80087e0 <vPortFree+0x90>)
 80087c8:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80087ca:	68b8      	ldr	r0, [r7, #8]
 80087cc:	f000 f86c 	bl	80088a8 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 80087d0:	f000 fbe2 	bl	8008f98 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80087d4:	bf00      	nop
 80087d6:	3710      	adds	r7, #16
 80087d8:	46bd      	mov	sp, r7
 80087da:	bd80      	pop	{r7, pc}
 80087dc:	200029a8 	.word	0x200029a8
 80087e0:	200029a0 	.word	0x200029a0

080087e4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80087e4:	b480      	push	{r7}
 80087e6:	b085      	sub	sp, #20
 80087e8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80087ea:	f44f 5320 	mov.w	r3, #10240	; 0x2800
 80087ee:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80087f0:	4b27      	ldr	r3, [pc, #156]	; (8008890 <prvHeapInit+0xac>)
 80087f2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f003 0307 	and.w	r3, r3, #7
 80087fa:	2b00      	cmp	r3, #0
 80087fc:	d00c      	beq.n	8008818 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80087fe:	68fb      	ldr	r3, [r7, #12]
 8008800:	3307      	adds	r3, #7
 8008802:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008804:	68fb      	ldr	r3, [r7, #12]
 8008806:	f023 0307 	bic.w	r3, r3, #7
 800880a:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800880c:	68ba      	ldr	r2, [r7, #8]
 800880e:	68fb      	ldr	r3, [r7, #12]
 8008810:	1ad3      	subs	r3, r2, r3
 8008812:	4a1f      	ldr	r2, [pc, #124]	; (8008890 <prvHeapInit+0xac>)
 8008814:	4413      	add	r3, r2
 8008816:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8008818:	68fb      	ldr	r3, [r7, #12]
 800881a:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800881c:	4a1d      	ldr	r2, [pc, #116]	; (8008894 <prvHeapInit+0xb0>)
 800881e:	687b      	ldr	r3, [r7, #4]
 8008820:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8008822:	4b1c      	ldr	r3, [pc, #112]	; (8008894 <prvHeapInit+0xb0>)
 8008824:	2200      	movs	r2, #0
 8008826:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8008828:	687a      	ldr	r2, [r7, #4]
 800882a:	68bb      	ldr	r3, [r7, #8]
 800882c:	4413      	add	r3, r2
 800882e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8008830:	2208      	movs	r2, #8
 8008832:	68fb      	ldr	r3, [r7, #12]
 8008834:	1a9b      	subs	r3, r3, r2
 8008836:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8008838:	68fb      	ldr	r3, [r7, #12]
 800883a:	f023 0307 	bic.w	r3, r3, #7
 800883e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8008840:	68fb      	ldr	r3, [r7, #12]
 8008842:	4a15      	ldr	r2, [pc, #84]	; (8008898 <prvHeapInit+0xb4>)
 8008844:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8008846:	4b14      	ldr	r3, [pc, #80]	; (8008898 <prvHeapInit+0xb4>)
 8008848:	681b      	ldr	r3, [r3, #0]
 800884a:	2200      	movs	r2, #0
 800884c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800884e:	4b12      	ldr	r3, [pc, #72]	; (8008898 <prvHeapInit+0xb4>)
 8008850:	681b      	ldr	r3, [r3, #0]
 8008852:	2200      	movs	r2, #0
 8008854:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800885a:	683b      	ldr	r3, [r7, #0]
 800885c:	68fa      	ldr	r2, [r7, #12]
 800885e:	1ad2      	subs	r2, r2, r3
 8008860:	683b      	ldr	r3, [r7, #0]
 8008862:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8008864:	4b0c      	ldr	r3, [pc, #48]	; (8008898 <prvHeapInit+0xb4>)
 8008866:	681a      	ldr	r2, [r3, #0]
 8008868:	683b      	ldr	r3, [r7, #0]
 800886a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800886c:	683b      	ldr	r3, [r7, #0]
 800886e:	685b      	ldr	r3, [r3, #4]
 8008870:	4a0a      	ldr	r2, [pc, #40]	; (800889c <prvHeapInit+0xb8>)
 8008872:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8008874:	683b      	ldr	r3, [r7, #0]
 8008876:	685b      	ldr	r3, [r3, #4]
 8008878:	4a09      	ldr	r2, [pc, #36]	; (80088a0 <prvHeapInit+0xbc>)
 800887a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800887c:	4b09      	ldr	r3, [pc, #36]	; (80088a4 <prvHeapInit+0xc0>)
 800887e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8008882:	601a      	str	r2, [r3, #0]
}
 8008884:	bf00      	nop
 8008886:	3714      	adds	r7, #20
 8008888:	46bd      	mov	sp, r7
 800888a:	bc80      	pop	{r7}
 800888c:	4770      	bx	lr
 800888e:	bf00      	nop
 8008890:	20000194 	.word	0x20000194
 8008894:	20002994 	.word	0x20002994
 8008898:	2000299c 	.word	0x2000299c
 800889c:	200029a4 	.word	0x200029a4
 80088a0:	200029a0 	.word	0x200029a0
 80088a4:	200029a8 	.word	0x200029a8

080088a8 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80088a8:	b480      	push	{r7}
 80088aa:	b085      	sub	sp, #20
 80088ac:	af00      	add	r7, sp, #0
 80088ae:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80088b0:	4b27      	ldr	r3, [pc, #156]	; (8008950 <prvInsertBlockIntoFreeList+0xa8>)
 80088b2:	60fb      	str	r3, [r7, #12]
 80088b4:	e002      	b.n	80088bc <prvInsertBlockIntoFreeList+0x14>
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	681b      	ldr	r3, [r3, #0]
 80088ba:	60fb      	str	r3, [r7, #12]
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	681a      	ldr	r2, [r3, #0]
 80088c0:	687b      	ldr	r3, [r7, #4]
 80088c2:	429a      	cmp	r2, r3
 80088c4:	d3f7      	bcc.n	80088b6 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80088c6:	68fb      	ldr	r3, [r7, #12]
 80088c8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80088ca:	68fb      	ldr	r3, [r7, #12]
 80088cc:	685b      	ldr	r3, [r3, #4]
 80088ce:	68ba      	ldr	r2, [r7, #8]
 80088d0:	441a      	add	r2, r3
 80088d2:	687b      	ldr	r3, [r7, #4]
 80088d4:	429a      	cmp	r2, r3
 80088d6:	d108      	bne.n	80088ea <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80088d8:	68fb      	ldr	r3, [r7, #12]
 80088da:	685a      	ldr	r2, [r3, #4]
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	685b      	ldr	r3, [r3, #4]
 80088e0:	441a      	add	r2, r3
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80088e6:	68fb      	ldr	r3, [r7, #12]
 80088e8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	685b      	ldr	r3, [r3, #4]
 80088f2:	68ba      	ldr	r2, [r7, #8]
 80088f4:	441a      	add	r2, r3
 80088f6:	68fb      	ldr	r3, [r7, #12]
 80088f8:	681b      	ldr	r3, [r3, #0]
 80088fa:	429a      	cmp	r2, r3
 80088fc:	d118      	bne.n	8008930 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80088fe:	68fb      	ldr	r3, [r7, #12]
 8008900:	681a      	ldr	r2, [r3, #0]
 8008902:	4b14      	ldr	r3, [pc, #80]	; (8008954 <prvInsertBlockIntoFreeList+0xac>)
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	429a      	cmp	r2, r3
 8008908:	d00d      	beq.n	8008926 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800890a:	687b      	ldr	r3, [r7, #4]
 800890c:	685a      	ldr	r2, [r3, #4]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	685b      	ldr	r3, [r3, #4]
 8008914:	441a      	add	r2, r3
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800891a:	68fb      	ldr	r3, [r7, #12]
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	681a      	ldr	r2, [r3, #0]
 8008920:	687b      	ldr	r3, [r7, #4]
 8008922:	601a      	str	r2, [r3, #0]
 8008924:	e008      	b.n	8008938 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8008926:	4b0b      	ldr	r3, [pc, #44]	; (8008954 <prvInsertBlockIntoFreeList+0xac>)
 8008928:	681a      	ldr	r2, [r3, #0]
 800892a:	687b      	ldr	r3, [r7, #4]
 800892c:	601a      	str	r2, [r3, #0]
 800892e:	e003      	b.n	8008938 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	681a      	ldr	r2, [r3, #0]
 8008934:	687b      	ldr	r3, [r7, #4]
 8008936:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8008938:	68fa      	ldr	r2, [r7, #12]
 800893a:	687b      	ldr	r3, [r7, #4]
 800893c:	429a      	cmp	r2, r3
 800893e:	d002      	beq.n	8008946 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8008940:	68fb      	ldr	r3, [r7, #12]
 8008942:	687a      	ldr	r2, [r7, #4]
 8008944:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8008946:	bf00      	nop
 8008948:	3714      	adds	r7, #20
 800894a:	46bd      	mov	sp, r7
 800894c:	bc80      	pop	{r7}
 800894e:	4770      	bx	lr
 8008950:	20002994 	.word	0x20002994
 8008954:	2000299c 	.word	0x2000299c

08008958 <xQueueGenericSendFromISR>:

#endif /* configUSE_ALTERNATIVE_API */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008958:	b580      	push	{r7, lr}
 800895a:	b088      	sub	sp, #32
 800895c:	af00      	add	r7, sp, #0
 800895e:	60f8      	str	r0, [r7, #12]
 8008960:	60b9      	str	r1, [r7, #8]
 8008962:	607a      	str	r2, [r7, #4]
 8008964:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = ( Queue_t * ) xQueue;
 8008966:	68fb      	ldr	r3, [r7, #12]
 8008968:	61bb      	str	r3, [r7, #24]

	configASSERT( pxQueue );
 800896a:	69bb      	ldr	r3, [r7, #24]
 800896c:	2b00      	cmp	r3, #0
 800896e:	d102      	bne.n	8008976 <xQueueGenericSendFromISR+0x1e>
 8008970:	f7ff fcc8 	bl	8008304 <ulPortSetInterruptMask>
 8008974:	e7fe      	b.n	8008974 <xQueueGenericSendFromISR+0x1c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008976:	68bb      	ldr	r3, [r7, #8]
 8008978:	2b00      	cmp	r3, #0
 800897a:	d103      	bne.n	8008984 <xQueueGenericSendFromISR+0x2c>
 800897c:	69bb      	ldr	r3, [r7, #24]
 800897e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008980:	2b00      	cmp	r3, #0
 8008982:	d101      	bne.n	8008988 <xQueueGenericSendFromISR+0x30>
 8008984:	2301      	movs	r3, #1
 8008986:	e000      	b.n	800898a <xQueueGenericSendFromISR+0x32>
 8008988:	2300      	movs	r3, #0
 800898a:	2b00      	cmp	r3, #0
 800898c:	d102      	bne.n	8008994 <xQueueGenericSendFromISR+0x3c>
 800898e:	f7ff fcb9 	bl	8008304 <ulPortSetInterruptMask>
 8008992:	e7fe      	b.n	8008992 <xQueueGenericSendFromISR+0x3a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8008994:	683b      	ldr	r3, [r7, #0]
 8008996:	2b02      	cmp	r3, #2
 8008998:	d103      	bne.n	80089a2 <xQueueGenericSendFromISR+0x4a>
 800899a:	69bb      	ldr	r3, [r7, #24]
 800899c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800899e:	2b01      	cmp	r3, #1
 80089a0:	d101      	bne.n	80089a6 <xQueueGenericSendFromISR+0x4e>
 80089a2:	2301      	movs	r3, #1
 80089a4:	e000      	b.n	80089a8 <xQueueGenericSendFromISR+0x50>
 80089a6:	2300      	movs	r3, #0
 80089a8:	2b00      	cmp	r3, #0
 80089aa:	d102      	bne.n	80089b2 <xQueueGenericSendFromISR+0x5a>
 80089ac:	f7ff fcaa 	bl	8008304 <ulPortSetInterruptMask>
 80089b0:	e7fe      	b.n	80089b0 <xQueueGenericSendFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80089b2:	f7ff fdef 	bl	8008594 <vPortValidateInterruptPriority>
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80089b6:	f7ff fca5 	bl	8008304 <ulPortSetInterruptMask>
 80089ba:	6178      	str	r0, [r7, #20]
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80089bc:	69bb      	ldr	r3, [r7, #24]
 80089be:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80089c0:	69bb      	ldr	r3, [r7, #24]
 80089c2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80089c4:	429a      	cmp	r2, r3
 80089c6:	d302      	bcc.n	80089ce <xQueueGenericSendFromISR+0x76>
 80089c8:	683b      	ldr	r3, [r7, #0]
 80089ca:	2b02      	cmp	r3, #2
 80089cc:	d124      	bne.n	8008a18 <xQueueGenericSendFromISR+0xc0>
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80089ce:	683a      	ldr	r2, [r7, #0]
 80089d0:	68b9      	ldr	r1, [r7, #8]
 80089d2:	69b8      	ldr	r0, [r7, #24]
 80089d4:	f000 f82a 	bl	8008a2c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( pxQueue->xTxLock == queueUNLOCKED )
 80089d8:	69bb      	ldr	r3, [r7, #24]
 80089da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80089dc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80089e0:	d112      	bne.n	8008a08 <xQueueGenericSendFromISR+0xb0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80089e2:	69bb      	ldr	r3, [r7, #24]
 80089e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089e6:	2b00      	cmp	r3, #0
 80089e8:	d013      	beq.n	8008a12 <xQueueGenericSendFromISR+0xba>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80089ea:	69bb      	ldr	r3, [r7, #24]
 80089ec:	3324      	adds	r3, #36	; 0x24
 80089ee:	4618      	mov	r0, r3
 80089f0:	f000 fcae 	bl	8009350 <xTaskRemoveFromEventList>
 80089f4:	4603      	mov	r3, r0
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d00b      	beq.n	8008a12 <xQueueGenericSendFromISR+0xba>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80089fa:	687b      	ldr	r3, [r7, #4]
 80089fc:	2b00      	cmp	r3, #0
 80089fe:	d008      	beq.n	8008a12 <xQueueGenericSendFromISR+0xba>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	2201      	movs	r2, #1
 8008a04:	601a      	str	r2, [r3, #0]
 8008a06:	e004      	b.n	8008a12 <xQueueGenericSendFromISR+0xba>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				++( pxQueue->xTxLock );
 8008a08:	69bb      	ldr	r3, [r7, #24]
 8008a0a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8008a0c:	1c5a      	adds	r2, r3, #1
 8008a0e:	69bb      	ldr	r3, [r7, #24]
 8008a10:	649a      	str	r2, [r3, #72]	; 0x48
			}

			xReturn = pdPASS;
 8008a12:	2301      	movs	r3, #1
 8008a14:	61fb      	str	r3, [r7, #28]
 8008a16:	e001      	b.n	8008a1c <xQueueGenericSendFromISR+0xc4>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008a18:	2300      	movs	r3, #0
 8008a1a:	61fb      	str	r3, [r7, #28]
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );
 8008a1c:	6978      	ldr	r0, [r7, #20]
 8008a1e:	f7ff fc7a 	bl	8008316 <vPortClearInterruptMask>

	return xReturn;
 8008a22:	69fb      	ldr	r3, [r7, #28]
}
 8008a24:	4618      	mov	r0, r3
 8008a26:	3720      	adds	r7, #32
 8008a28:	46bd      	mov	sp, r7
 8008a2a:	bd80      	pop	{r7, pc}

08008a2c <prvCopyDataToQueue>:

#endif /* configUSE_TRACE_FACILITY */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008a2c:	b580      	push	{r7, lr}
 8008a2e:	b086      	sub	sp, #24
 8008a30:	af00      	add	r7, sp, #0
 8008a32:	60f8      	str	r0, [r7, #12]
 8008a34:	60b9      	str	r1, [r7, #8]
 8008a36:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008a38:	2300      	movs	r3, #0
 8008a3a:	617b      	str	r3, [r7, #20]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a40:	2b00      	cmp	r3, #0
 8008a42:	d10d      	bne.n	8008a60 <prvCopyDataToQueue+0x34>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a44:	68fb      	ldr	r3, [r7, #12]
 8008a46:	681b      	ldr	r3, [r3, #0]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d150      	bne.n	8008aee <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	685b      	ldr	r3, [r3, #4]
 8008a50:	4618      	mov	r0, r3
 8008a52:	f000 fecd 	bl	80097f0 <xTaskPriorityDisinherit>
 8008a56:	6178      	str	r0, [r7, #20]
				pxQueue->pxMutexHolder = NULL;
 8008a58:	68fb      	ldr	r3, [r7, #12]
 8008a5a:	2200      	movs	r2, #0
 8008a5c:	605a      	str	r2, [r3, #4]
 8008a5e:	e046      	b.n	8008aee <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	2b00      	cmp	r3, #0
 8008a64:	d119      	bne.n	8008a9a <prvCopyDataToQueue+0x6e>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
 8008a66:	68fb      	ldr	r3, [r7, #12]
 8008a68:	6898      	ldr	r0, [r3, #8]
 8008a6a:	68fb      	ldr	r3, [r7, #12]
 8008a6c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a6e:	461a      	mov	r2, r3
 8008a70:	68b9      	ldr	r1, [r7, #8]
 8008a72:	f002 fcd5 	bl	800b420 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
 8008a76:	68fb      	ldr	r3, [r7, #12]
 8008a78:	689a      	ldr	r2, [r3, #8]
 8008a7a:	68fb      	ldr	r3, [r7, #12]
 8008a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a7e:	441a      	add	r2, r3
 8008a80:	68fb      	ldr	r3, [r7, #12]
 8008a82:	609a      	str	r2, [r3, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008a84:	68fb      	ldr	r3, [r7, #12]
 8008a86:	689a      	ldr	r2, [r3, #8]
 8008a88:	68fb      	ldr	r3, [r7, #12]
 8008a8a:	685b      	ldr	r3, [r3, #4]
 8008a8c:	429a      	cmp	r2, r3
 8008a8e:	d32e      	bcc.n	8008aee <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008a90:	68fb      	ldr	r3, [r7, #12]
 8008a92:	681a      	ldr	r2, [r3, #0]
 8008a94:	68fb      	ldr	r3, [r7, #12]
 8008a96:	609a      	str	r2, [r3, #8]
 8008a98:	e029      	b.n	8008aee <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008a9a:	68fb      	ldr	r3, [r7, #12]
 8008a9c:	68d8      	ldr	r0, [r3, #12]
 8008a9e:	68fb      	ldr	r3, [r7, #12]
 8008aa0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008aa2:	461a      	mov	r2, r3
 8008aa4:	68b9      	ldr	r1, [r7, #8]
 8008aa6:	f002 fcbb 	bl	800b420 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
 8008aaa:	68fb      	ldr	r3, [r7, #12]
 8008aac:	68da      	ldr	r2, [r3, #12]
 8008aae:	68fb      	ldr	r3, [r7, #12]
 8008ab0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ab2:	425b      	negs	r3, r3
 8008ab4:	441a      	add	r2, r3
 8008ab6:	68fb      	ldr	r3, [r7, #12]
 8008ab8:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008aba:	68fb      	ldr	r3, [r7, #12]
 8008abc:	68da      	ldr	r2, [r3, #12]
 8008abe:	68fb      	ldr	r3, [r7, #12]
 8008ac0:	681b      	ldr	r3, [r3, #0]
 8008ac2:	429a      	cmp	r2, r3
 8008ac4:	d207      	bcs.n	8008ad6 <prvCopyDataToQueue+0xaa>
		{
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
 8008ac6:	68fb      	ldr	r3, [r7, #12]
 8008ac8:	685a      	ldr	r2, [r3, #4]
 8008aca:	68fb      	ldr	r3, [r7, #12]
 8008acc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ace:	425b      	negs	r3, r3
 8008ad0:	441a      	add	r2, r3
 8008ad2:	68fb      	ldr	r3, [r7, #12]
 8008ad4:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008ad6:	687b      	ldr	r3, [r7, #4]
 8008ad8:	2b02      	cmp	r3, #2
 8008ada:	d108      	bne.n	8008aee <prvCopyDataToQueue+0xc2>
		{
			if( pxQueue->uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008adc:	68fb      	ldr	r3, [r7, #12]
 8008ade:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae0:	2b00      	cmp	r3, #0
 8008ae2:	d004      	beq.n	8008aee <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--( pxQueue->uxMessagesWaiting );
 8008ae4:	68fb      	ldr	r3, [r7, #12]
 8008ae6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008ae8:	1e5a      	subs	r2, r3, #1
 8008aea:	68fb      	ldr	r3, [r7, #12]
 8008aec:	639a      	str	r2, [r3, #56]	; 0x38
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	++( pxQueue->uxMessagesWaiting );
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008af2:	1c5a      	adds	r2, r3, #1
 8008af4:	68fb      	ldr	r3, [r7, #12]
 8008af6:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 8008af8:	697b      	ldr	r3, [r7, #20]
}
 8008afa:	4618      	mov	r0, r3
 8008afc:	3718      	adds	r7, #24
 8008afe:	46bd      	mov	sp, r7
 8008b00:	bd80      	pop	{r7, pc}
	...

08008b04 <xTaskGenericCreate>:

#endif
/*-----------------------------------------------------------*/

BaseType_t xTaskGenericCreate( TaskFunction_t pxTaskCode, const char * const pcName, const uint16_t usStackDepth, void * const pvParameters, UBaseType_t uxPriority, TaskHandle_t * const pxCreatedTask, StackType_t * const puxStackBuffer, const MemoryRegion_t * const xRegions ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 8008b04:	b580      	push	{r7, lr}
 8008b06:	b08a      	sub	sp, #40	; 0x28
 8008b08:	af02      	add	r7, sp, #8
 8008b0a:	60f8      	str	r0, [r7, #12]
 8008b0c:	60b9      	str	r1, [r7, #8]
 8008b0e:	603b      	str	r3, [r7, #0]
 8008b10:	4613      	mov	r3, r2
 8008b12:	80fb      	strh	r3, [r7, #6]
BaseType_t xReturn;
TCB_t * pxNewTCB;
StackType_t *pxTopOfStack;

	configASSERT( pxTaskCode );
 8008b14:	68fb      	ldr	r3, [r7, #12]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	d102      	bne.n	8008b20 <xTaskGenericCreate+0x1c>
 8008b1a:	f7ff fbf3 	bl	8008304 <ulPortSetInterruptMask>
 8008b1e:	e7fe      	b.n	8008b1e <xTaskGenericCreate+0x1a>
	configASSERT( ( ( uxPriority & ( UBaseType_t ) ( ~portPRIVILEGE_BIT ) ) < ( UBaseType_t ) configMAX_PRIORITIES ) );
 8008b20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008b22:	2b06      	cmp	r3, #6
 8008b24:	d902      	bls.n	8008b2c <xTaskGenericCreate+0x28>
 8008b26:	f7ff fbed 	bl	8008304 <ulPortSetInterruptMask>
 8008b2a:	e7fe      	b.n	8008b2a <xTaskGenericCreate+0x26>

	/* Allocate the memory required by the TCB and stack for the new task,
	checking that the allocation was successful. */
	pxNewTCB = prvAllocateTCBAndStack( usStackDepth, puxStackBuffer );
 8008b2c:	88fb      	ldrh	r3, [r7, #6]
 8008b2e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8008b30:	4618      	mov	r0, r3
 8008b32:	f000 fdd5 	bl	80096e0 <prvAllocateTCBAndStack>
 8008b36:	61b8      	str	r0, [r7, #24]

	if( pxNewTCB != NULL )
 8008b38:	69bb      	ldr	r3, [r7, #24]
 8008b3a:	2b00      	cmp	r3, #0
 8008b3c:	d071      	beq.n	8008c22 <xTaskGenericCreate+0x11e>
		stack grows from high memory to low (as per the 80x86) or vice versa.
		portSTACK_GROWTH is used to make the result positive or negative as
		required by the port. */
		#if( portSTACK_GROWTH < 0 )
		{
			pxTopOfStack = pxNewTCB->pxStack + ( usStackDepth - ( uint16_t ) 1 );
 8008b3e:	69bb      	ldr	r3, [r7, #24]
 8008b40:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008b42:	88fb      	ldrh	r3, [r7, #6]
 8008b44:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8008b48:	3b01      	subs	r3, #1
 8008b4a:	009b      	lsls	r3, r3, #2
 8008b4c:	4413      	add	r3, r2
 8008b4e:	617b      	str	r3, [r7, #20]
			pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
 8008b50:	697b      	ldr	r3, [r7, #20]
 8008b52:	f023 0307 	bic.w	r3, r3, #7
 8008b56:	617b      	str	r3, [r7, #20]

			/* Check the alignment of the calculated top of stack is correct. */
			configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8008b58:	697b      	ldr	r3, [r7, #20]
 8008b5a:	f003 0307 	and.w	r3, r3, #7
 8008b5e:	2b00      	cmp	r3, #0
 8008b60:	d002      	beq.n	8008b68 <xTaskGenericCreate+0x64>
 8008b62:	f7ff fbcf 	bl	8008304 <ulPortSetInterruptMask>
 8008b66:	e7fe      	b.n	8008b66 <xTaskGenericCreate+0x62>
			pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( usStackDepth - 1 );
		}
		#endif /* portSTACK_GROWTH */

		/* Setup the newly allocated TCB with the initial state of the task. */
		prvInitialiseTCBVariables( pxNewTCB, pcName, uxPriority, xRegions, usStackDepth );
 8008b68:	88fb      	ldrh	r3, [r7, #6]
 8008b6a:	9300      	str	r3, [sp, #0]
 8008b6c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8008b6e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8008b70:	68b9      	ldr	r1, [r7, #8]
 8008b72:	69b8      	ldr	r0, [r7, #24]
 8008b74:	f000 fca8 	bl	80094c8 <prvInitialiseTCBVariables>
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters, xRunPrivileged );
		}
		#else /* portUSING_MPU_WRAPPERS */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8008b78:	683a      	ldr	r2, [r7, #0]
 8008b7a:	68f9      	ldr	r1, [r7, #12]
 8008b7c:	6978      	ldr	r0, [r7, #20]
 8008b7e:	f7ff fabb 	bl	80080f8 <pxPortInitialiseStack>
 8008b82:	4602      	mov	r2, r0
 8008b84:	69bb      	ldr	r3, [r7, #24]
 8008b86:	601a      	str	r2, [r3, #0]
		}
		#endif /* portUSING_MPU_WRAPPERS */

		if( ( void * ) pxCreatedTask != NULL )
 8008b88:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b8a:	2b00      	cmp	r3, #0
 8008b8c:	d002      	beq.n	8008b94 <xTaskGenericCreate+0x90>
		{
			/* Pass the TCB out - in an anonymous way.  The calling function/
			task can use this as a handle to delete the task later if
			required.*/
			*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8008b8e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8008b90:	69ba      	ldr	r2, [r7, #24]
 8008b92:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Ensure interrupts don't access the task lists while they are being
		updated. */
		taskENTER_CRITICAL();
 8008b94:	f7ff fb7c 	bl	8008290 <vPortEnterCritical>
		{
			uxCurrentNumberOfTasks++;
 8008b98:	4b2d      	ldr	r3, [pc, #180]	; (8008c50 <xTaskGenericCreate+0x14c>)
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	3301      	adds	r3, #1
 8008b9e:	4a2c      	ldr	r2, [pc, #176]	; (8008c50 <xTaskGenericCreate+0x14c>)
 8008ba0:	6013      	str	r3, [r2, #0]
			if( pxCurrentTCB == NULL )
 8008ba2:	4b2c      	ldr	r3, [pc, #176]	; (8008c54 <xTaskGenericCreate+0x150>)
 8008ba4:	681b      	ldr	r3, [r3, #0]
 8008ba6:	2b00      	cmp	r3, #0
 8008ba8:	d109      	bne.n	8008bbe <xTaskGenericCreate+0xba>
			{
				/* There are no other tasks, or all the other tasks are in
				the suspended state - make this the current task. */
				pxCurrentTCB =  pxNewTCB;
 8008baa:	4a2a      	ldr	r2, [pc, #168]	; (8008c54 <xTaskGenericCreate+0x150>)
 8008bac:	69bb      	ldr	r3, [r7, #24]
 8008bae:	6013      	str	r3, [r2, #0]

				if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8008bb0:	4b27      	ldr	r3, [pc, #156]	; (8008c50 <xTaskGenericCreate+0x14c>)
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	2b01      	cmp	r3, #1
 8008bb6:	d10f      	bne.n	8008bd8 <xTaskGenericCreate+0xd4>
				{
					/* This is the first task to be created so do the preliminary
					initialisation required.  We will not recover if this call
					fails, but we will report the failure. */
					prvInitialiseTaskLists();
 8008bb8:	f000 fce0 	bl	800957c <prvInitialiseTaskLists>
 8008bbc:	e00c      	b.n	8008bd8 <xTaskGenericCreate+0xd4>
			else
			{
				/* If the scheduler is not already running, make this task the
				current task if it is the highest priority task to be created
				so far. */
				if( xSchedulerRunning == pdFALSE )
 8008bbe:	4b26      	ldr	r3, [pc, #152]	; (8008c58 <xTaskGenericCreate+0x154>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	2b00      	cmp	r3, #0
 8008bc4:	d108      	bne.n	8008bd8 <xTaskGenericCreate+0xd4>
				{
					if( pxCurrentTCB->uxPriority <= uxPriority )
 8008bc6:	4b23      	ldr	r3, [pc, #140]	; (8008c54 <xTaskGenericCreate+0x150>)
 8008bc8:	681b      	ldr	r3, [r3, #0]
 8008bca:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008bcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008bce:	429a      	cmp	r2, r3
 8008bd0:	d802      	bhi.n	8008bd8 <xTaskGenericCreate+0xd4>
					{
						pxCurrentTCB = pxNewTCB;
 8008bd2:	4a20      	ldr	r2, [pc, #128]	; (8008c54 <xTaskGenericCreate+0x150>)
 8008bd4:	69bb      	ldr	r3, [r7, #24]
 8008bd6:	6013      	str	r3, [r2, #0]
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}

			uxTaskNumber++;
 8008bd8:	4b20      	ldr	r3, [pc, #128]	; (8008c5c <xTaskGenericCreate+0x158>)
 8008bda:	681b      	ldr	r3, [r3, #0]
 8008bdc:	3301      	adds	r3, #1
 8008bde:	4a1f      	ldr	r2, [pc, #124]	; (8008c5c <xTaskGenericCreate+0x158>)
 8008be0:	6013      	str	r3, [r2, #0]

			#if ( configUSE_TRACE_FACILITY == 1 )
			{
				/* Add a counter into the TCB for tracing only. */
				pxNewTCB->uxTCBNumber = uxTaskNumber;
 8008be2:	4b1e      	ldr	r3, [pc, #120]	; (8008c5c <xTaskGenericCreate+0x158>)
 8008be4:	681a      	ldr	r2, [r3, #0]
 8008be6:	69bb      	ldr	r3, [r7, #24]
 8008be8:	645a      	str	r2, [r3, #68]	; 0x44
			}
			#endif /* configUSE_TRACE_FACILITY */
			traceTASK_CREATE( pxNewTCB );

			prvAddTaskToReadyList( pxNewTCB );
 8008bea:	69bb      	ldr	r3, [r7, #24]
 8008bec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008bee:	2201      	movs	r2, #1
 8008bf0:	409a      	lsls	r2, r3
 8008bf2:	4b1b      	ldr	r3, [pc, #108]	; (8008c60 <xTaskGenericCreate+0x15c>)
 8008bf4:	681b      	ldr	r3, [r3, #0]
 8008bf6:	4313      	orrs	r3, r2
 8008bf8:	4a19      	ldr	r2, [pc, #100]	; (8008c60 <xTaskGenericCreate+0x15c>)
 8008bfa:	6013      	str	r3, [r2, #0]
 8008bfc:	69bb      	ldr	r3, [r7, #24]
 8008bfe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c00:	4613      	mov	r3, r2
 8008c02:	009b      	lsls	r3, r3, #2
 8008c04:	4413      	add	r3, r2
 8008c06:	009b      	lsls	r3, r3, #2
 8008c08:	4a16      	ldr	r2, [pc, #88]	; (8008c64 <xTaskGenericCreate+0x160>)
 8008c0a:	441a      	add	r2, r3
 8008c0c:	69bb      	ldr	r3, [r7, #24]
 8008c0e:	3304      	adds	r3, #4
 8008c10:	4619      	mov	r1, r3
 8008c12:	4610      	mov	r0, r2
 8008c14:	f7ff f9ec 	bl	8007ff0 <vListInsertEnd>

			xReturn = pdPASS;
 8008c18:	2301      	movs	r3, #1
 8008c1a:	61fb      	str	r3, [r7, #28]
			portSETUP_TCB( pxNewTCB );
		}
		taskEXIT_CRITICAL();
 8008c1c:	f7ff fb58 	bl	80082d0 <vPortExitCritical>
 8008c20:	e002      	b.n	8008c28 <xTaskGenericCreate+0x124>
	}
	else
	{
		xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008c22:	f04f 33ff 	mov.w	r3, #4294967295
 8008c26:	61fb      	str	r3, [r7, #28]
		traceTASK_CREATE_FAILED();
	}

	if( xReturn == pdPASS )
 8008c28:	69fb      	ldr	r3, [r7, #28]
 8008c2a:	2b01      	cmp	r3, #1
 8008c2c:	d10b      	bne.n	8008c46 <xTaskGenericCreate+0x142>
	{
		if( xSchedulerRunning != pdFALSE )
 8008c2e:	4b0a      	ldr	r3, [pc, #40]	; (8008c58 <xTaskGenericCreate+0x154>)
 8008c30:	681b      	ldr	r3, [r3, #0]
 8008c32:	2b00      	cmp	r3, #0
 8008c34:	d007      	beq.n	8008c46 <xTaskGenericCreate+0x142>
		{
			/* If the created task is of a higher priority than the current task
			then it should run now. */
			if( pxCurrentTCB->uxPriority < uxPriority )
 8008c36:	4b07      	ldr	r3, [pc, #28]	; (8008c54 <xTaskGenericCreate+0x150>)
 8008c38:	681b      	ldr	r3, [r3, #0]
 8008c3a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c3c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008c3e:	429a      	cmp	r2, r3
 8008c40:	d201      	bcs.n	8008c46 <xTaskGenericCreate+0x142>
			{
				taskYIELD_IF_USING_PREEMPTION();
 8008c42:	f7ff fb15 	bl	8008270 <vPortYield>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xReturn;
 8008c46:	69fb      	ldr	r3, [r7, #28]
}
 8008c48:	4618      	mov	r0, r3
 8008c4a:	3720      	adds	r7, #32
 8008c4c:	46bd      	mov	sp, r7
 8008c4e:	bd80      	pop	{r7, pc}
 8008c50:	20002aac 	.word	0x20002aac
 8008c54:	200029ac 	.word	0x200029ac
 8008c58:	20002ab8 	.word	0x20002ab8
 8008c5c:	20002ac8 	.word	0x20002ac8
 8008c60:	20002ab4 	.word	0x20002ab4
 8008c64:	200029b0 	.word	0x200029b0

08008c68 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8008c68:	b580      	push	{r7, lr}
 8008c6a:	b084      	sub	sp, #16
 8008c6c:	af00      	add	r7, sp, #0
 8008c6e:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8008c70:	f7ff fb0e 	bl	8008290 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d102      	bne.n	8008c80 <vTaskDelete+0x18>
 8008c7a:	4b2d      	ldr	r3, [pc, #180]	; (8008d30 <vTaskDelete+0xc8>)
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	e000      	b.n	8008c82 <vTaskDelete+0x1a>
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready list and place in the	termination list.
			This will stop the task from be scheduled.  The idle task will check
			the termination list and free up any memory allocated by the
			scheduler for the TCB and stack. */
			if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8008c84:	68fb      	ldr	r3, [r7, #12]
 8008c86:	3304      	adds	r3, #4
 8008c88:	4618      	mov	r0, r3
 8008c8a:	f7ff fa0c 	bl	80080a6 <uxListRemove>
 8008c8e:	4603      	mov	r3, r0
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d115      	bne.n	8008cc0 <vTaskDelete+0x58>
			{
				taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8008c94:	68fb      	ldr	r3, [r7, #12]
 8008c96:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008c98:	4926      	ldr	r1, [pc, #152]	; (8008d34 <vTaskDelete+0xcc>)
 8008c9a:	4613      	mov	r3, r2
 8008c9c:	009b      	lsls	r3, r3, #2
 8008c9e:	4413      	add	r3, r2
 8008ca0:	009b      	lsls	r3, r3, #2
 8008ca2:	440b      	add	r3, r1
 8008ca4:	681b      	ldr	r3, [r3, #0]
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	d10a      	bne.n	8008cc0 <vTaskDelete+0x58>
 8008caa:	68fb      	ldr	r3, [r7, #12]
 8008cac:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008cae:	2201      	movs	r2, #1
 8008cb0:	fa02 f303 	lsl.w	r3, r2, r3
 8008cb4:	43da      	mvns	r2, r3
 8008cb6:	4b20      	ldr	r3, [pc, #128]	; (8008d38 <vTaskDelete+0xd0>)
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	4013      	ands	r3, r2
 8008cbc:	4a1e      	ldr	r2, [pc, #120]	; (8008d38 <vTaskDelete+0xd0>)
 8008cbe:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d004      	beq.n	8008cd2 <vTaskDelete+0x6a>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008cc8:	68fb      	ldr	r3, [r7, #12]
 8008cca:	3318      	adds	r3, #24
 8008ccc:	4618      	mov	r0, r3
 8008cce:	f7ff f9ea 	bl	80080a6 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xGenericListItem ) );
 8008cd2:	68fb      	ldr	r3, [r7, #12]
 8008cd4:	3304      	adds	r3, #4
 8008cd6:	4619      	mov	r1, r3
 8008cd8:	4818      	ldr	r0, [pc, #96]	; (8008d3c <vTaskDelete+0xd4>)
 8008cda:	f7ff f989 	bl	8007ff0 <vListInsertEnd>

			/* Increment the ucTasksDeleted variable so the idle task knows
			there is a task that has been deleted and that it should therefore
			check the xTasksWaitingTermination list. */
			++uxTasksDeleted;
 8008cde:	4b18      	ldr	r3, [pc, #96]	; (8008d40 <vTaskDelete+0xd8>)
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	3301      	adds	r3, #1
 8008ce4:	4a16      	ldr	r2, [pc, #88]	; (8008d40 <vTaskDelete+0xd8>)
 8008ce6:	6013      	str	r3, [r2, #0]

			/* Increment the uxTaskNumberVariable also so kernel aware debuggers
			can detect that the task lists need re-generating. */
			uxTaskNumber++;
 8008ce8:	4b16      	ldr	r3, [pc, #88]	; (8008d44 <vTaskDelete+0xdc>)
 8008cea:	681b      	ldr	r3, [r3, #0]
 8008cec:	3301      	adds	r3, #1
 8008cee:	4a15      	ldr	r2, [pc, #84]	; (8008d44 <vTaskDelete+0xdc>)
 8008cf0:	6013      	str	r3, [r2, #0]

			traceTASK_DELETE( pxTCB );
		}
		taskEXIT_CRITICAL();
 8008cf2:	f7ff faed 	bl	80082d0 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 8008cf6:	4b14      	ldr	r3, [pc, #80]	; (8008d48 <vTaskDelete+0xe0>)
 8008cf8:	681b      	ldr	r3, [r3, #0]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	d014      	beq.n	8008d28 <vTaskDelete+0xc0>
		{
			if( pxTCB == pxCurrentTCB )
 8008cfe:	4b0c      	ldr	r3, [pc, #48]	; (8008d30 <vTaskDelete+0xc8>)
 8008d00:	681b      	ldr	r3, [r3, #0]
 8008d02:	68fa      	ldr	r2, [r7, #12]
 8008d04:	429a      	cmp	r2, r3
 8008d06:	d109      	bne.n	8008d1c <vTaskDelete+0xb4>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 8008d08:	4b10      	ldr	r3, [pc, #64]	; (8008d4c <vTaskDelete+0xe4>)
 8008d0a:	681b      	ldr	r3, [r3, #0]
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d002      	beq.n	8008d16 <vTaskDelete+0xae>
 8008d10:	f7ff faf8 	bl	8008304 <ulPortSetInterruptMask>
 8008d14:	e7fe      	b.n	8008d14 <vTaskDelete+0xac>
				in which Windows specific clean up operations are performed,
				after which it is not possible to yield away from this task -
				hence xYieldPending is used to latch that a context switch is
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
				portYIELD_WITHIN_API();
 8008d16:	f7ff faab 	bl	8008270 <vPortYield>
					prvResetNextTaskUnblockTime();
				}
				taskEXIT_CRITICAL();
			}
		}
	}
 8008d1a:	e005      	b.n	8008d28 <vTaskDelete+0xc0>
				taskENTER_CRITICAL();
 8008d1c:	f7ff fab8 	bl	8008290 <vPortEnterCritical>
					prvResetNextTaskUnblockTime();
 8008d20:	f000 fd24 	bl	800976c <prvResetNextTaskUnblockTime>
				taskEXIT_CRITICAL();
 8008d24:	f7ff fad4 	bl	80082d0 <vPortExitCritical>
	}
 8008d28:	bf00      	nop
 8008d2a:	3710      	adds	r7, #16
 8008d2c:	46bd      	mov	sp, r7
 8008d2e:	bd80      	pop	{r7, pc}
 8008d30:	200029ac 	.word	0x200029ac
 8008d34:	200029b0 	.word	0x200029b0
 8008d38:	20002ab4 	.word	0x20002ab4
 8008d3c:	20002a80 	.word	0x20002a80
 8008d40:	20002a94 	.word	0x20002a94
 8008d44:	20002ac8 	.word	0x20002ac8
 8008d48:	20002ab8 	.word	0x20002ab8
 8008d4c:	20002ad0 	.word	0x20002ad0

08008d50 <vTaskDelayUntil>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelayUntil == 1 )

	void vTaskDelayUntil( TickType_t * const pxPreviousWakeTime, const TickType_t xTimeIncrement )
	{
 8008d50:	b580      	push	{r7, lr}
 8008d52:	b086      	sub	sp, #24
 8008d54:	af00      	add	r7, sp, #0
 8008d56:	6078      	str	r0, [r7, #4]
 8008d58:	6039      	str	r1, [r7, #0]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded, xShouldDelay = pdFALSE;
 8008d5a:	2300      	movs	r3, #0
 8008d5c:	617b      	str	r3, [r7, #20]

		configASSERT( pxPreviousWakeTime );
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2b00      	cmp	r3, #0
 8008d62:	d102      	bne.n	8008d6a <vTaskDelayUntil+0x1a>
 8008d64:	f7ff face 	bl	8008304 <ulPortSetInterruptMask>
 8008d68:	e7fe      	b.n	8008d68 <vTaskDelayUntil+0x18>
		configASSERT( ( xTimeIncrement > 0U ) );
 8008d6a:	683b      	ldr	r3, [r7, #0]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d102      	bne.n	8008d76 <vTaskDelayUntil+0x26>
 8008d70:	f7ff fac8 	bl	8008304 <ulPortSetInterruptMask>
 8008d74:	e7fe      	b.n	8008d74 <vTaskDelayUntil+0x24>
		configASSERT( uxSchedulerSuspended == 0 );
 8008d76:	4b2b      	ldr	r3, [pc, #172]	; (8008e24 <vTaskDelayUntil+0xd4>)
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	2b00      	cmp	r3, #0
 8008d7c:	d002      	beq.n	8008d84 <vTaskDelayUntil+0x34>
 8008d7e:	f7ff fac1 	bl	8008304 <ulPortSetInterruptMask>
 8008d82:	e7fe      	b.n	8008d82 <vTaskDelayUntil+0x32>

		vTaskSuspendAll();
 8008d84:	f000 f8d4 	bl	8008f30 <vTaskSuspendAll>
		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8008d88:	4b27      	ldr	r3, [pc, #156]	; (8008e28 <vTaskDelayUntil+0xd8>)
 8008d8a:	681b      	ldr	r3, [r3, #0]
 8008d8c:	613b      	str	r3, [r7, #16]

			/* Generate the tick time at which the task wants to wake. */
			xTimeToWake = *pxPreviousWakeTime + xTimeIncrement;
 8008d8e:	687b      	ldr	r3, [r7, #4]
 8008d90:	681a      	ldr	r2, [r3, #0]
 8008d92:	683b      	ldr	r3, [r7, #0]
 8008d94:	4413      	add	r3, r2
 8008d96:	60fb      	str	r3, [r7, #12]

			if( xConstTickCount < *pxPreviousWakeTime )
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	681a      	ldr	r2, [r3, #0]
 8008d9c:	693b      	ldr	r3, [r7, #16]
 8008d9e:	429a      	cmp	r2, r3
 8008da0:	d90b      	bls.n	8008dba <vTaskDelayUntil+0x6a>
				/* The tick count has overflowed since this function was
				lasted called.  In this case the only time we should ever
				actually delay is if the wake time has also	overflowed,
				and the wake time is greater than the tick time.  When this
				is the case it is as if neither time had overflowed. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) && ( xTimeToWake > xConstTickCount ) )
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681a      	ldr	r2, [r3, #0]
 8008da6:	68fb      	ldr	r3, [r7, #12]
 8008da8:	429a      	cmp	r2, r3
 8008daa:	d911      	bls.n	8008dd0 <vTaskDelayUntil+0x80>
 8008dac:	68fa      	ldr	r2, [r7, #12]
 8008dae:	693b      	ldr	r3, [r7, #16]
 8008db0:	429a      	cmp	r2, r3
 8008db2:	d90d      	bls.n	8008dd0 <vTaskDelayUntil+0x80>
				{
					xShouldDelay = pdTRUE;
 8008db4:	2301      	movs	r3, #1
 8008db6:	617b      	str	r3, [r7, #20]
 8008db8:	e00a      	b.n	8008dd0 <vTaskDelayUntil+0x80>
			else
			{
				/* The tick time has not overflowed.  In this case we will
				delay if either the wake time has overflowed, and/or the
				tick time is less than the wake time. */
				if( ( xTimeToWake < *pxPreviousWakeTime ) || ( xTimeToWake > xConstTickCount ) )
 8008dba:	687b      	ldr	r3, [r7, #4]
 8008dbc:	681a      	ldr	r2, [r3, #0]
 8008dbe:	68fb      	ldr	r3, [r7, #12]
 8008dc0:	429a      	cmp	r2, r3
 8008dc2:	d803      	bhi.n	8008dcc <vTaskDelayUntil+0x7c>
 8008dc4:	68fa      	ldr	r2, [r7, #12]
 8008dc6:	693b      	ldr	r3, [r7, #16]
 8008dc8:	429a      	cmp	r2, r3
 8008dca:	d901      	bls.n	8008dd0 <vTaskDelayUntil+0x80>
				{
					xShouldDelay = pdTRUE;
 8008dcc:	2301      	movs	r3, #1
 8008dce:	617b      	str	r3, [r7, #20]
					mtCOVERAGE_TEST_MARKER();
				}
			}

			/* Update the wake time ready for the next call. */
			*pxPreviousWakeTime = xTimeToWake;
 8008dd0:	687b      	ldr	r3, [r7, #4]
 8008dd2:	68fa      	ldr	r2, [r7, #12]
 8008dd4:	601a      	str	r2, [r3, #0]

			if( xShouldDelay != pdFALSE )
 8008dd6:	697b      	ldr	r3, [r7, #20]
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d017      	beq.n	8008e0c <vTaskDelayUntil+0xbc>
			{
				traceTASK_DELAY_UNTIL();

				/* Remove the task from the ready list before adding it to the
				blocked list as the same list item is used for both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8008ddc:	4b13      	ldr	r3, [pc, #76]	; (8008e2c <vTaskDelayUntil+0xdc>)
 8008dde:	681b      	ldr	r3, [r3, #0]
 8008de0:	3304      	adds	r3, #4
 8008de2:	4618      	mov	r0, r3
 8008de4:	f7ff f95f 	bl	80080a6 <uxListRemove>
 8008de8:	4603      	mov	r3, r0
 8008dea:	2b00      	cmp	r3, #0
 8008dec:	d10b      	bne.n	8008e06 <vTaskDelayUntil+0xb6>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8008dee:	4b0f      	ldr	r3, [pc, #60]	; (8008e2c <vTaskDelayUntil+0xdc>)
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008df4:	2201      	movs	r2, #1
 8008df6:	fa02 f303 	lsl.w	r3, r2, r3
 8008dfa:	43da      	mvns	r2, r3
 8008dfc:	4b0c      	ldr	r3, [pc, #48]	; (8008e30 <vTaskDelayUntil+0xe0>)
 8008dfe:	681b      	ldr	r3, [r3, #0]
 8008e00:	4013      	ands	r3, r2
 8008e02:	4a0b      	ldr	r2, [pc, #44]	; (8008e30 <vTaskDelayUntil+0xe0>)
 8008e04:	6013      	str	r3, [r2, #0]
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8008e06:	68f8      	ldr	r0, [r7, #12]
 8008e08:	f000 fc34 	bl	8009674 <prvAddCurrentTaskToDelayedList>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		xAlreadyYielded = xTaskResumeAll();
 8008e0c:	f000 f8c4 	bl	8008f98 <xTaskResumeAll>
 8008e10:	60b8      	str	r0, [r7, #8]

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008e12:	68bb      	ldr	r3, [r7, #8]
 8008e14:	2b00      	cmp	r3, #0
 8008e16:	d101      	bne.n	8008e1c <vTaskDelayUntil+0xcc>
		{
			portYIELD_WITHIN_API();
 8008e18:	f7ff fa2a 	bl	8008270 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008e1c:	bf00      	nop
 8008e1e:	3718      	adds	r7, #24
 8008e20:	46bd      	mov	sp, r7
 8008e22:	bd80      	pop	{r7, pc}
 8008e24:	20002ad0 	.word	0x20002ad0
 8008e28:	20002ab0 	.word	0x20002ab0
 8008e2c:	200029ac 	.word	0x200029ac
 8008e30:	20002ab4 	.word	0x20002ab4

08008e34 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8008e34:	b580      	push	{r7, lr}
 8008e36:	b084      	sub	sp, #16
 8008e38:	af00      	add	r7, sp, #0
 8008e3a:	6078      	str	r0, [r7, #4]
	TickType_t xTimeToWake;
	BaseType_t xAlreadyYielded = pdFALSE;
 8008e3c:	2300      	movs	r3, #0
 8008e3e:	60fb      	str	r3, [r7, #12]


		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	2b00      	cmp	r3, #0
 8008e44:	d028      	beq.n	8008e98 <vTaskDelay+0x64>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8008e46:	4b19      	ldr	r3, [pc, #100]	; (8008eac <vTaskDelay+0x78>)
 8008e48:	681b      	ldr	r3, [r3, #0]
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d002      	beq.n	8008e54 <vTaskDelay+0x20>
 8008e4e:	f7ff fa59 	bl	8008304 <ulPortSetInterruptMask>
 8008e52:	e7fe      	b.n	8008e52 <vTaskDelay+0x1e>
			vTaskSuspendAll();
 8008e54:	f000 f86c 	bl	8008f30 <vTaskSuspendAll>
				This task cannot be in an event list as it is the currently
				executing task. */

				/* Calculate the time to wake - this may overflow but this is
				not a problem. */
				xTimeToWake = xTickCount + xTicksToDelay;
 8008e58:	4b15      	ldr	r3, [pc, #84]	; (8008eb0 <vTaskDelay+0x7c>)
 8008e5a:	681a      	ldr	r2, [r3, #0]
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	4413      	add	r3, r2
 8008e60:	60bb      	str	r3, [r7, #8]

				/* We must remove ourselves from the ready list before adding
				ourselves to the blocked list as the same list item is used for
				both lists. */
				if( uxListRemove( &( pxCurrentTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8008e62:	4b14      	ldr	r3, [pc, #80]	; (8008eb4 <vTaskDelay+0x80>)
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	3304      	adds	r3, #4
 8008e68:	4618      	mov	r0, r3
 8008e6a:	f7ff f91c 	bl	80080a6 <uxListRemove>
 8008e6e:	4603      	mov	r3, r0
 8008e70:	2b00      	cmp	r3, #0
 8008e72:	d10b      	bne.n	8008e8c <vTaskDelay+0x58>
				{
					/* The current task must be in a ready list, so there is
					no need to check, and the port reset macro can be called
					directly. */
					portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
 8008e74:	4b0f      	ldr	r3, [pc, #60]	; (8008eb4 <vTaskDelay+0x80>)
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008e7a:	2201      	movs	r2, #1
 8008e7c:	fa02 f303 	lsl.w	r3, r2, r3
 8008e80:	43da      	mvns	r2, r3
 8008e82:	4b0d      	ldr	r3, [pc, #52]	; (8008eb8 <vTaskDelay+0x84>)
 8008e84:	681b      	ldr	r3, [r3, #0]
 8008e86:	4013      	ands	r3, r2
 8008e88:	4a0b      	ldr	r2, [pc, #44]	; (8008eb8 <vTaskDelay+0x84>)
 8008e8a:	6013      	str	r3, [r2, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				prvAddCurrentTaskToDelayedList( xTimeToWake );
 8008e8c:	68b8      	ldr	r0, [r7, #8]
 8008e8e:	f000 fbf1 	bl	8009674 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8008e92:	f000 f881 	bl	8008f98 <xTaskResumeAll>
 8008e96:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	d101      	bne.n	8008ea2 <vTaskDelay+0x6e>
		{
			portYIELD_WITHIN_API();
 8008e9e:	f7ff f9e7 	bl	8008270 <vPortYield>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8008ea2:	bf00      	nop
 8008ea4:	3710      	adds	r7, #16
 8008ea6:	46bd      	mov	sp, r7
 8008ea8:	bd80      	pop	{r7, pc}
 8008eaa:	bf00      	nop
 8008eac:	20002ad0 	.word	0x20002ad0
 8008eb0:	20002ab0 	.word	0x20002ab0
 8008eb4:	200029ac 	.word	0x200029ac
 8008eb8:	20002ab4 	.word	0x20002ab4

08008ebc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b086      	sub	sp, #24
 8008ec0:	af04      	add	r7, sp, #16
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), &xIdleTaskHandle ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
	}
	#else
	{
		/* Create the idle task without storing its handle. */
		xReturn = xTaskCreate( prvIdleTask, "IDLE", tskIDLE_STACK_SIZE, ( void * ) NULL, ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), NULL );  /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */
 8008ec2:	2300      	movs	r3, #0
 8008ec4:	9303      	str	r3, [sp, #12]
 8008ec6:	2300      	movs	r3, #0
 8008ec8:	9302      	str	r3, [sp, #8]
 8008eca:	2300      	movs	r3, #0
 8008ecc:	9301      	str	r3, [sp, #4]
 8008ece:	2300      	movs	r3, #0
 8008ed0:	9300      	str	r3, [sp, #0]
 8008ed2:	2300      	movs	r3, #0
 8008ed4:	2280      	movs	r2, #128	; 0x80
 8008ed6:	4911      	ldr	r1, [pc, #68]	; (8008f1c <vTaskStartScheduler+0x60>)
 8008ed8:	4811      	ldr	r0, [pc, #68]	; (8008f20 <vTaskStartScheduler+0x64>)
 8008eda:	f7ff fe13 	bl	8008b04 <xTaskGenericCreate>
 8008ede:	6078      	str	r0, [r7, #4]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	2b01      	cmp	r3, #1
 8008ee4:	d110      	bne.n	8008f08 <vTaskStartScheduler+0x4c>
		/* Interrupts are turned off here, to ensure a tick does not occur
		before or during the call to xPortStartScheduler().  The stacks of
		the created tasks contain a status word with interrupts switched on
		so interrupts will automatically get re-enabled when the first task
		starts to run. */
		portDISABLE_INTERRUPTS();
 8008ee6:	f7ff fa0d 	bl	8008304 <ulPortSetInterruptMask>
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8008eea:	4b0e      	ldr	r3, [pc, #56]	; (8008f24 <vTaskStartScheduler+0x68>)
 8008eec:	f04f 32ff 	mov.w	r2, #4294967295
 8008ef0:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8008ef2:	4b0d      	ldr	r3, [pc, #52]	; (8008f28 <vTaskStartScheduler+0x6c>)
 8008ef4:	2201      	movs	r2, #1
 8008ef6:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
 8008ef8:	4b0c      	ldr	r3, [pc, #48]	; (8008f2c <vTaskStartScheduler+0x70>)
 8008efa:	2200      	movs	r2, #0
 8008efc:	601a      	str	r2, [r3, #0]

		/* If configGENERATE_RUN_TIME_STATS is defined then the following
		macro must be defined to configure the timer/counter used to generate
		the run time counter time base. */
		portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();
 8008efe:	f000 fd75 	bl	80099ec <configureTimerForRunTimeStats>

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8008f02:	f7ff f957 	bl	80081b4 <xPortStartScheduler>
		/* This line will only be reached if the kernel could not be started,
		because there was not enough FreeRTOS heap to create the idle task
		or the timer task. */
		configASSERT( xReturn );
	}
}
 8008f06:	e005      	b.n	8008f14 <vTaskStartScheduler+0x58>
		configASSERT( xReturn );
 8008f08:	687b      	ldr	r3, [r7, #4]
 8008f0a:	2b00      	cmp	r3, #0
 8008f0c:	d102      	bne.n	8008f14 <vTaskStartScheduler+0x58>
 8008f0e:	f7ff f9f9 	bl	8008304 <ulPortSetInterruptMask>
 8008f12:	e7fe      	b.n	8008f12 <vTaskStartScheduler+0x56>
}
 8008f14:	bf00      	nop
 8008f16:	3708      	adds	r7, #8
 8008f18:	46bd      	mov	sp, r7
 8008f1a:	bd80      	pop	{r7, pc}
 8008f1c:	0800b488 	.word	0x0800b488
 8008f20:	08009409 	.word	0x08009409
 8008f24:	20002acc 	.word	0x20002acc
 8008f28:	20002ab8 	.word	0x20002ab8
 8008f2c:	20002ab0 	.word	0x20002ab0

08008f30 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8008f30:	b480      	push	{r7}
 8008f32:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8008f34:	4b04      	ldr	r3, [pc, #16]	; (8008f48 <vTaskSuspendAll+0x18>)
 8008f36:	681b      	ldr	r3, [r3, #0]
 8008f38:	3301      	adds	r3, #1
 8008f3a:	4a03      	ldr	r2, [pc, #12]	; (8008f48 <vTaskSuspendAll+0x18>)
 8008f3c:	6013      	str	r3, [r2, #0]
}
 8008f3e:	bf00      	nop
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bc80      	pop	{r7}
 8008f44:	4770      	bx	lr
 8008f46:	bf00      	nop
 8008f48:	20002ad0 	.word	0x20002ad0

08008f4c <prvGetExpectedIdleTime>:
/*----------------------------------------------------------*/

#if ( configUSE_TICKLESS_IDLE != 0 )

	static TickType_t prvGetExpectedIdleTime( void )
	{
 8008f4c:	b480      	push	{r7}
 8008f4e:	b083      	sub	sp, #12
 8008f50:	af00      	add	r7, sp, #0
	TickType_t xReturn;

		if( pxCurrentTCB->uxPriority > tskIDLE_PRIORITY )
 8008f52:	4b0d      	ldr	r3, [pc, #52]	; (8008f88 <prvGetExpectedIdleTime+0x3c>)
 8008f54:	681b      	ldr	r3, [r3, #0]
 8008f56:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d002      	beq.n	8008f62 <prvGetExpectedIdleTime+0x16>
		{
			xReturn = 0;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	607b      	str	r3, [r7, #4]
 8008f60:	e00c      	b.n	8008f7c <prvGetExpectedIdleTime+0x30>
		}
		else if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > 1 )
 8008f62:	4b0a      	ldr	r3, [pc, #40]	; (8008f8c <prvGetExpectedIdleTime+0x40>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	2b01      	cmp	r3, #1
 8008f68:	d902      	bls.n	8008f70 <prvGetExpectedIdleTime+0x24>
		{
			/* There are other idle priority tasks in the ready state.  If
			time slicing is used then the very next tick interrupt must be
			processed. */
			xReturn = 0;
 8008f6a:	2300      	movs	r3, #0
 8008f6c:	607b      	str	r3, [r7, #4]
 8008f6e:	e005      	b.n	8008f7c <prvGetExpectedIdleTime+0x30>
		}
		else
		{
			xReturn = xNextTaskUnblockTime - xTickCount;
 8008f70:	4b07      	ldr	r3, [pc, #28]	; (8008f90 <prvGetExpectedIdleTime+0x44>)
 8008f72:	681a      	ldr	r2, [r3, #0]
 8008f74:	4b07      	ldr	r3, [pc, #28]	; (8008f94 <prvGetExpectedIdleTime+0x48>)
 8008f76:	681b      	ldr	r3, [r3, #0]
 8008f78:	1ad3      	subs	r3, r2, r3
 8008f7a:	607b      	str	r3, [r7, #4]
		}

		return xReturn;
 8008f7c:	687b      	ldr	r3, [r7, #4]
	}
 8008f7e:	4618      	mov	r0, r3
 8008f80:	370c      	adds	r7, #12
 8008f82:	46bd      	mov	sp, r7
 8008f84:	bc80      	pop	{r7}
 8008f86:	4770      	bx	lr
 8008f88:	200029ac 	.word	0x200029ac
 8008f8c:	200029b0 	.word	0x200029b0
 8008f90:	20002acc 	.word	0x20002acc
 8008f94:	20002ab0 	.word	0x20002ab0

08008f98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8008f98:	b580      	push	{r7, lr}
 8008f9a:	b082      	sub	sp, #8
 8008f9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;
BaseType_t xAlreadyYielded = pdFALSE;
 8008f9e:	2300      	movs	r3, #0
 8008fa0:	607b      	str	r3, [r7, #4]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8008fa2:	4b37      	ldr	r3, [pc, #220]	; (8009080 <xTaskResumeAll+0xe8>)
 8008fa4:	681b      	ldr	r3, [r3, #0]
 8008fa6:	2b00      	cmp	r3, #0
 8008fa8:	d102      	bne.n	8008fb0 <xTaskResumeAll+0x18>
 8008faa:	f7ff f9ab 	bl	8008304 <ulPortSetInterruptMask>
 8008fae:	e7fe      	b.n	8008fae <xTaskResumeAll+0x16>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8008fb0:	f7ff f96e 	bl	8008290 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8008fb4:	4b32      	ldr	r3, [pc, #200]	; (8009080 <xTaskResumeAll+0xe8>)
 8008fb6:	681b      	ldr	r3, [r3, #0]
 8008fb8:	3b01      	subs	r3, #1
 8008fba:	4a31      	ldr	r2, [pc, #196]	; (8009080 <xTaskResumeAll+0xe8>)
 8008fbc:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8008fbe:	4b30      	ldr	r3, [pc, #192]	; (8009080 <xTaskResumeAll+0xe8>)
 8008fc0:	681b      	ldr	r3, [r3, #0]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d155      	bne.n	8009072 <xTaskResumeAll+0xda>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8008fc6:	4b2f      	ldr	r3, [pc, #188]	; (8009084 <xTaskResumeAll+0xec>)
 8008fc8:	681b      	ldr	r3, [r3, #0]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d051      	beq.n	8009072 <xTaskResumeAll+0xda>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8008fce:	e02e      	b.n	800902e <xTaskResumeAll+0x96>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
 8008fd0:	4b2d      	ldr	r3, [pc, #180]	; (8009088 <xTaskResumeAll+0xf0>)
 8008fd2:	68db      	ldr	r3, [r3, #12]
 8008fd4:	68db      	ldr	r3, [r3, #12]
 8008fd6:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8008fd8:	683b      	ldr	r3, [r7, #0]
 8008fda:	3318      	adds	r3, #24
 8008fdc:	4618      	mov	r0, r3
 8008fde:	f7ff f862 	bl	80080a6 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 8008fe2:	683b      	ldr	r3, [r7, #0]
 8008fe4:	3304      	adds	r3, #4
 8008fe6:	4618      	mov	r0, r3
 8008fe8:	f7ff f85d 	bl	80080a6 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8008fec:	683b      	ldr	r3, [r7, #0]
 8008fee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008ff0:	2201      	movs	r2, #1
 8008ff2:	409a      	lsls	r2, r3
 8008ff4:	4b25      	ldr	r3, [pc, #148]	; (800908c <xTaskResumeAll+0xf4>)
 8008ff6:	681b      	ldr	r3, [r3, #0]
 8008ff8:	4313      	orrs	r3, r2
 8008ffa:	4a24      	ldr	r2, [pc, #144]	; (800908c <xTaskResumeAll+0xf4>)
 8008ffc:	6013      	str	r3, [r2, #0]
 8008ffe:	683b      	ldr	r3, [r7, #0]
 8009000:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009002:	4613      	mov	r3, r2
 8009004:	009b      	lsls	r3, r3, #2
 8009006:	4413      	add	r3, r2
 8009008:	009b      	lsls	r3, r3, #2
 800900a:	4a21      	ldr	r2, [pc, #132]	; (8009090 <xTaskResumeAll+0xf8>)
 800900c:	441a      	add	r2, r3
 800900e:	683b      	ldr	r3, [r7, #0]
 8009010:	3304      	adds	r3, #4
 8009012:	4619      	mov	r1, r3
 8009014:	4610      	mov	r0, r2
 8009016:	f7fe ffeb 	bl	8007ff0 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800901a:	683b      	ldr	r3, [r7, #0]
 800901c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800901e:	4b1d      	ldr	r3, [pc, #116]	; (8009094 <xTaskResumeAll+0xfc>)
 8009020:	681b      	ldr	r3, [r3, #0]
 8009022:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009024:	429a      	cmp	r2, r3
 8009026:	d302      	bcc.n	800902e <xTaskResumeAll+0x96>
					{
						xYieldPending = pdTRUE;
 8009028:	4b1b      	ldr	r3, [pc, #108]	; (8009098 <xTaskResumeAll+0x100>)
 800902a:	2201      	movs	r2, #1
 800902c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800902e:	4b16      	ldr	r3, [pc, #88]	; (8009088 <xTaskResumeAll+0xf0>)
 8009030:	681b      	ldr	r3, [r3, #0]
 8009032:	2b00      	cmp	r3, #0
 8009034:	d1cc      	bne.n	8008fd0 <xTaskResumeAll+0x38>

				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				if( uxPendedTicks > ( UBaseType_t ) 0U )
 8009036:	4b19      	ldr	r3, [pc, #100]	; (800909c <xTaskResumeAll+0x104>)
 8009038:	681b      	ldr	r3, [r3, #0]
 800903a:	2b00      	cmp	r3, #0
 800903c:	d011      	beq.n	8009062 <xTaskResumeAll+0xca>
				{
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 800903e:	e00c      	b.n	800905a <xTaskResumeAll+0xc2>
					{
						if( xTaskIncrementTick() != pdFALSE )
 8009040:	f000 f85a 	bl	80090f8 <xTaskIncrementTick>
 8009044:	4603      	mov	r3, r0
 8009046:	2b00      	cmp	r3, #0
 8009048:	d002      	beq.n	8009050 <xTaskResumeAll+0xb8>
						{
							xYieldPending = pdTRUE;
 800904a:	4b13      	ldr	r3, [pc, #76]	; (8009098 <xTaskResumeAll+0x100>)
 800904c:	2201      	movs	r2, #1
 800904e:	601a      	str	r2, [r3, #0]
						}
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
						--uxPendedTicks;
 8009050:	4b12      	ldr	r3, [pc, #72]	; (800909c <xTaskResumeAll+0x104>)
 8009052:	681b      	ldr	r3, [r3, #0]
 8009054:	3b01      	subs	r3, #1
 8009056:	4a11      	ldr	r2, [pc, #68]	; (800909c <xTaskResumeAll+0x104>)
 8009058:	6013      	str	r3, [r2, #0]
					while( uxPendedTicks > ( UBaseType_t ) 0U )
 800905a:	4b10      	ldr	r3, [pc, #64]	; (800909c <xTaskResumeAll+0x104>)
 800905c:	681b      	ldr	r3, [r3, #0]
 800905e:	2b00      	cmp	r3, #0
 8009060:	d1ee      	bne.n	8009040 <xTaskResumeAll+0xa8>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				if( xYieldPending == pdTRUE )
 8009062:	4b0d      	ldr	r3, [pc, #52]	; (8009098 <xTaskResumeAll+0x100>)
 8009064:	681b      	ldr	r3, [r3, #0]
 8009066:	2b01      	cmp	r3, #1
 8009068:	d103      	bne.n	8009072 <xTaskResumeAll+0xda>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800906a:	2301      	movs	r3, #1
 800906c:	607b      	str	r3, [r7, #4]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800906e:	f7ff f8ff 	bl	8008270 <vPortYield>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009072:	f7ff f92d 	bl	80082d0 <vPortExitCritical>

	return xAlreadyYielded;
 8009076:	687b      	ldr	r3, [r7, #4]
}
 8009078:	4618      	mov	r0, r3
 800907a:	3708      	adds	r7, #8
 800907c:	46bd      	mov	sp, r7
 800907e:	bd80      	pop	{r7, pc}
 8009080:	20002ad0 	.word	0x20002ad0
 8009084:	20002aac 	.word	0x20002aac
 8009088:	20002a6c 	.word	0x20002a6c
 800908c:	20002ab4 	.word	0x20002ab4
 8009090:	200029b0 	.word	0x200029b0
 8009094:	200029ac 	.word	0x200029ac
 8009098:	20002ac0 	.word	0x20002ac0
 800909c:	20002abc 	.word	0x20002abc

080090a0 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 80090a0:	b480      	push	{r7}
 80090a2:	b083      	sub	sp, #12
 80090a4:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 80090a6:	4b04      	ldr	r3, [pc, #16]	; (80090b8 <xTaskGetTickCount+0x18>)
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 80090ac:	687b      	ldr	r3, [r7, #4]
}
 80090ae:	4618      	mov	r0, r3
 80090b0:	370c      	adds	r7, #12
 80090b2:	46bd      	mov	sp, r7
 80090b4:	bc80      	pop	{r7}
 80090b6:	4770      	bx	lr
 80090b8:	20002ab0 	.word	0x20002ab0

080090bc <vTaskStepTick>:
implementations require configUSE_TICKLESS_IDLE to be set to a value other than
1. */
#if ( configUSE_TICKLESS_IDLE != 0 )

	void vTaskStepTick( const TickType_t xTicksToJump )
	{
 80090bc:	b580      	push	{r7, lr}
 80090be:	b082      	sub	sp, #8
 80090c0:	af00      	add	r7, sp, #0
 80090c2:	6078      	str	r0, [r7, #4]
		/* Correct the tick count value after a period during which the tick
		was suppressed.  Note this does *not* call the tick hook function for
		each stepped tick. */
		configASSERT( ( xTickCount + xTicksToJump ) <= xNextTaskUnblockTime );
 80090c4:	4b0a      	ldr	r3, [pc, #40]	; (80090f0 <vTaskStepTick+0x34>)
 80090c6:	681a      	ldr	r2, [r3, #0]
 80090c8:	687b      	ldr	r3, [r7, #4]
 80090ca:	441a      	add	r2, r3
 80090cc:	4b09      	ldr	r3, [pc, #36]	; (80090f4 <vTaskStepTick+0x38>)
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	429a      	cmp	r2, r3
 80090d2:	d902      	bls.n	80090da <vTaskStepTick+0x1e>
 80090d4:	f7ff f916 	bl	8008304 <ulPortSetInterruptMask>
 80090d8:	e7fe      	b.n	80090d8 <vTaskStepTick+0x1c>
		xTickCount += xTicksToJump;
 80090da:	4b05      	ldr	r3, [pc, #20]	; (80090f0 <vTaskStepTick+0x34>)
 80090dc:	681a      	ldr	r2, [r3, #0]
 80090de:	687b      	ldr	r3, [r7, #4]
 80090e0:	4413      	add	r3, r2
 80090e2:	4a03      	ldr	r2, [pc, #12]	; (80090f0 <vTaskStepTick+0x34>)
 80090e4:	6013      	str	r3, [r2, #0]
		traceINCREASE_TICK_COUNT( xTicksToJump );
	}
 80090e6:	bf00      	nop
 80090e8:	3708      	adds	r7, #8
 80090ea:	46bd      	mov	sp, r7
 80090ec:	bd80      	pop	{r7, pc}
 80090ee:	bf00      	nop
 80090f0:	20002ab0 	.word	0x20002ab0
 80090f4:	20002acc 	.word	0x20002acc

080090f8 <xTaskIncrementTick>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80090f8:	b580      	push	{r7, lr}
 80090fa:	b086      	sub	sp, #24
 80090fc:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80090fe:	2300      	movs	r3, #0
 8009100:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009102:	4b51      	ldr	r3, [pc, #324]	; (8009248 <xTaskIncrementTick+0x150>)
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	2b00      	cmp	r3, #0
 8009108:	f040 808c 	bne.w	8009224 <xTaskIncrementTick+0x12c>
	{
		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		++xTickCount;
 800910c:	4b4f      	ldr	r3, [pc, #316]	; (800924c <xTaskIncrementTick+0x154>)
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	3301      	adds	r3, #1
 8009112:	4a4e      	ldr	r2, [pc, #312]	; (800924c <xTaskIncrementTick+0x154>)
 8009114:	6013      	str	r3, [r2, #0]

		{
			/* Minor optimisation.  The tick count cannot change in this
			block. */
			const TickType_t xConstTickCount = xTickCount;
 8009116:	4b4d      	ldr	r3, [pc, #308]	; (800924c <xTaskIncrementTick+0x154>)
 8009118:	681b      	ldr	r3, [r3, #0]
 800911a:	613b      	str	r3, [r7, #16]

			if( xConstTickCount == ( TickType_t ) 0U )
 800911c:	693b      	ldr	r3, [r7, #16]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d118      	bne.n	8009154 <xTaskIncrementTick+0x5c>
			{
				taskSWITCH_DELAYED_LISTS();
 8009122:	4b4b      	ldr	r3, [pc, #300]	; (8009250 <xTaskIncrementTick+0x158>)
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	681b      	ldr	r3, [r3, #0]
 8009128:	2b00      	cmp	r3, #0
 800912a:	d002      	beq.n	8009132 <xTaskIncrementTick+0x3a>
 800912c:	f7ff f8ea 	bl	8008304 <ulPortSetInterruptMask>
 8009130:	e7fe      	b.n	8009130 <xTaskIncrementTick+0x38>
 8009132:	4b47      	ldr	r3, [pc, #284]	; (8009250 <xTaskIncrementTick+0x158>)
 8009134:	681b      	ldr	r3, [r3, #0]
 8009136:	60fb      	str	r3, [r7, #12]
 8009138:	4b46      	ldr	r3, [pc, #280]	; (8009254 <xTaskIncrementTick+0x15c>)
 800913a:	681b      	ldr	r3, [r3, #0]
 800913c:	4a44      	ldr	r2, [pc, #272]	; (8009250 <xTaskIncrementTick+0x158>)
 800913e:	6013      	str	r3, [r2, #0]
 8009140:	4a44      	ldr	r2, [pc, #272]	; (8009254 <xTaskIncrementTick+0x15c>)
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	6013      	str	r3, [r2, #0]
 8009146:	4b44      	ldr	r3, [pc, #272]	; (8009258 <xTaskIncrementTick+0x160>)
 8009148:	681b      	ldr	r3, [r3, #0]
 800914a:	3301      	adds	r3, #1
 800914c:	4a42      	ldr	r2, [pc, #264]	; (8009258 <xTaskIncrementTick+0x160>)
 800914e:	6013      	str	r3, [r2, #0]
 8009150:	f000 fb0c 	bl	800976c <prvResetNextTaskUnblockTime>

			/* See if this tick has made a timeout expire.  Tasks are stored in
			the	queue in the order of their wake time - meaning once one task
			has been found whose block time has not expired there is no need to
			look any further down the list. */
			if( xConstTickCount >= xNextTaskUnblockTime )
 8009154:	4b41      	ldr	r3, [pc, #260]	; (800925c <xTaskIncrementTick+0x164>)
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	693a      	ldr	r2, [r7, #16]
 800915a:	429a      	cmp	r2, r3
 800915c:	d34d      	bcc.n	80091fa <xTaskIncrementTick+0x102>
			{
				for( ;; )
				{
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800915e:	4b3c      	ldr	r3, [pc, #240]	; (8009250 <xTaskIncrementTick+0x158>)
 8009160:	681b      	ldr	r3, [r3, #0]
 8009162:	681b      	ldr	r3, [r3, #0]
 8009164:	2b00      	cmp	r3, #0
 8009166:	d101      	bne.n	800916c <xTaskIncrementTick+0x74>
 8009168:	2301      	movs	r3, #1
 800916a:	e000      	b.n	800916e <xTaskIncrementTick+0x76>
 800916c:	2300      	movs	r3, #0
 800916e:	2b00      	cmp	r3, #0
 8009170:	d004      	beq.n	800917c <xTaskIncrementTick+0x84>
						/* The delayed list is empty.  Set xNextTaskUnblockTime
						to the maximum possible value so it is extremely
						unlikely that the
						if( xTickCount >= xNextTaskUnblockTime ) test will pass
						next time through. */
						xNextTaskUnblockTime = portMAX_DELAY;
 8009172:	4b3a      	ldr	r3, [pc, #232]	; (800925c <xTaskIncrementTick+0x164>)
 8009174:	f04f 32ff 	mov.w	r2, #4294967295
 8009178:	601a      	str	r2, [r3, #0]
						break;
 800917a:	e03e      	b.n	80091fa <xTaskIncrementTick+0x102>
					{
						/* The delayed list is not empty, get the value of the
						item at the head of the delayed list.  This is the time
						at which the task at the head of the delayed list must
						be removed from the Blocked state. */
						pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 800917c:	4b34      	ldr	r3, [pc, #208]	; (8009250 <xTaskIncrementTick+0x158>)
 800917e:	681b      	ldr	r3, [r3, #0]
 8009180:	68db      	ldr	r3, [r3, #12]
 8009182:	68db      	ldr	r3, [r3, #12]
 8009184:	60bb      	str	r3, [r7, #8]
						xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xGenericListItem ) );
 8009186:	68bb      	ldr	r3, [r7, #8]
 8009188:	685b      	ldr	r3, [r3, #4]
 800918a:	607b      	str	r3, [r7, #4]

						if( xConstTickCount < xItemValue )
 800918c:	693a      	ldr	r2, [r7, #16]
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	429a      	cmp	r2, r3
 8009192:	d203      	bcs.n	800919c <xTaskIncrementTick+0xa4>
							/* It is not time to unblock this item yet, but the
							item value is the time at which the task at the head
							of the blocked list must be removed from the Blocked
							state -	so record the item value in
							xNextTaskUnblockTime. */
							xNextTaskUnblockTime = xItemValue;
 8009194:	4a31      	ldr	r2, [pc, #196]	; (800925c <xTaskIncrementTick+0x164>)
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6013      	str	r3, [r2, #0]
							break;
 800919a:	e02e      	b.n	80091fa <xTaskIncrementTick+0x102>
						{
							mtCOVERAGE_TEST_MARKER();
						}

						/* It is time to remove the item from the Blocked state. */
						( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 800919c:	68bb      	ldr	r3, [r7, #8]
 800919e:	3304      	adds	r3, #4
 80091a0:	4618      	mov	r0, r3
 80091a2:	f7fe ff80 	bl	80080a6 <uxListRemove>

						/* Is the task waiting on an event also?  If so remove
						it from the event list. */
						if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091aa:	2b00      	cmp	r3, #0
 80091ac:	d004      	beq.n	80091b8 <xTaskIncrementTick+0xc0>
						{
							( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	3318      	adds	r3, #24
 80091b2:	4618      	mov	r0, r3
 80091b4:	f7fe ff77 	bl	80080a6 <uxListRemove>
							mtCOVERAGE_TEST_MARKER();
						}

						/* Place the unblocked task into the appropriate ready
						list. */
						prvAddTaskToReadyList( pxTCB );
 80091b8:	68bb      	ldr	r3, [r7, #8]
 80091ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091bc:	2201      	movs	r2, #1
 80091be:	409a      	lsls	r2, r3
 80091c0:	4b27      	ldr	r3, [pc, #156]	; (8009260 <xTaskIncrementTick+0x168>)
 80091c2:	681b      	ldr	r3, [r3, #0]
 80091c4:	4313      	orrs	r3, r2
 80091c6:	4a26      	ldr	r2, [pc, #152]	; (8009260 <xTaskIncrementTick+0x168>)
 80091c8:	6013      	str	r3, [r2, #0]
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091ce:	4613      	mov	r3, r2
 80091d0:	009b      	lsls	r3, r3, #2
 80091d2:	4413      	add	r3, r2
 80091d4:	009b      	lsls	r3, r3, #2
 80091d6:	4a23      	ldr	r2, [pc, #140]	; (8009264 <xTaskIncrementTick+0x16c>)
 80091d8:	441a      	add	r2, r3
 80091da:	68bb      	ldr	r3, [r7, #8]
 80091dc:	3304      	adds	r3, #4
 80091de:	4619      	mov	r1, r3
 80091e0:	4610      	mov	r0, r2
 80091e2:	f7fe ff05 	bl	8007ff0 <vListInsertEnd>
						{
							/* Preemption is on, but a context switch should
							only be performed if the unblocked task has a
							priority that is equal to or higher than the
							currently executing task. */
							if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80091ea:	4b1f      	ldr	r3, [pc, #124]	; (8009268 <xTaskIncrementTick+0x170>)
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80091f0:	429a      	cmp	r2, r3
 80091f2:	d3b4      	bcc.n	800915e <xTaskIncrementTick+0x66>
							{
								xSwitchRequired = pdTRUE;
 80091f4:	2301      	movs	r3, #1
 80091f6:	617b      	str	r3, [r7, #20]
					if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80091f8:	e7b1      	b.n	800915e <xTaskIncrementTick+0x66>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80091fa:	4b1b      	ldr	r3, [pc, #108]	; (8009268 <xTaskIncrementTick+0x170>)
 80091fc:	681b      	ldr	r3, [r3, #0]
 80091fe:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009200:	4918      	ldr	r1, [pc, #96]	; (8009264 <xTaskIncrementTick+0x16c>)
 8009202:	4613      	mov	r3, r2
 8009204:	009b      	lsls	r3, r3, #2
 8009206:	4413      	add	r3, r2
 8009208:	009b      	lsls	r3, r3, #2
 800920a:	440b      	add	r3, r1
 800920c:	681b      	ldr	r3, [r3, #0]
 800920e:	2b01      	cmp	r3, #1
 8009210:	d901      	bls.n	8009216 <xTaskIncrementTick+0x11e>
			{
				xSwitchRequired = pdTRUE;
 8009212:	2301      	movs	r3, #1
 8009214:	617b      	str	r3, [r7, #20]

		#if ( configUSE_TICK_HOOK == 1 )
		{
			/* Guard against the tick hook being called when the pended tick
			count is being unwound (when the scheduler is being unlocked). */
			if( uxPendedTicks == ( UBaseType_t ) 0U )
 8009216:	4b15      	ldr	r3, [pc, #84]	; (800926c <xTaskIncrementTick+0x174>)
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	2b00      	cmp	r3, #0
 800921c:	d109      	bne.n	8009232 <xTaskIncrementTick+0x13a>
			{
				vApplicationTickHook();
 800921e:	f000 fbf8 	bl	8009a12 <vApplicationTickHook>
 8009222:	e006      	b.n	8009232 <xTaskIncrementTick+0x13a>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 8009224:	4b11      	ldr	r3, [pc, #68]	; (800926c <xTaskIncrementTick+0x174>)
 8009226:	681b      	ldr	r3, [r3, #0]
 8009228:	3301      	adds	r3, #1
 800922a:	4a10      	ldr	r2, [pc, #64]	; (800926c <xTaskIncrementTick+0x174>)
 800922c:	6013      	str	r3, [r2, #0]

		/* The tick hook gets called at regular intervals, even if the
		scheduler is locked. */
		#if ( configUSE_TICK_HOOK == 1 )
		{
			vApplicationTickHook();
 800922e:	f000 fbf0 	bl	8009a12 <vApplicationTickHook>
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 8009232:	4b0f      	ldr	r3, [pc, #60]	; (8009270 <xTaskIncrementTick+0x178>)
 8009234:	681b      	ldr	r3, [r3, #0]
 8009236:	2b00      	cmp	r3, #0
 8009238:	d001      	beq.n	800923e <xTaskIncrementTick+0x146>
		{
			xSwitchRequired = pdTRUE;
 800923a:	2301      	movs	r3, #1
 800923c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 800923e:	697b      	ldr	r3, [r7, #20]
}
 8009240:	4618      	mov	r0, r3
 8009242:	3718      	adds	r7, #24
 8009244:	46bd      	mov	sp, r7
 8009246:	bd80      	pop	{r7, pc}
 8009248:	20002ad0 	.word	0x20002ad0
 800924c:	20002ab0 	.word	0x20002ab0
 8009250:	20002a64 	.word	0x20002a64
 8009254:	20002a68 	.word	0x20002a68
 8009258:	20002ac4 	.word	0x20002ac4
 800925c:	20002acc 	.word	0x20002acc
 8009260:	20002ab4 	.word	0x20002ab4
 8009264:	200029b0 	.word	0x200029b0
 8009268:	200029ac 	.word	0x200029ac
 800926c:	20002abc 	.word	0x20002abc
 8009270:	20002ac0 	.word	0x20002ac0

08009274 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009274:	b580      	push	{r7, lr}
 8009276:	b084      	sub	sp, #16
 8009278:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800927a:	4b2e      	ldr	r3, [pc, #184]	; (8009334 <vTaskSwitchContext+0xc0>)
 800927c:	681b      	ldr	r3, [r3, #0]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d003      	beq.n	800928a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009282:	4b2d      	ldr	r3, [pc, #180]	; (8009338 <vTaskSwitchContext+0xc4>)
 8009284:	2201      	movs	r2, #1
 8009286:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009288:	e050      	b.n	800932c <vTaskSwitchContext+0xb8>
		xYieldPending = pdFALSE;
 800928a:	4b2b      	ldr	r3, [pc, #172]	; (8009338 <vTaskSwitchContext+0xc4>)
 800928c:	2200      	movs	r2, #0
 800928e:	601a      	str	r2, [r3, #0]
					ulTotalRunTime = portGET_RUN_TIME_COUNTER_VALUE();
 8009290:	f000 fbb2 	bl	80099f8 <getRunTimeCounterValue>
 8009294:	4602      	mov	r2, r0
 8009296:	4b29      	ldr	r3, [pc, #164]	; (800933c <vTaskSwitchContext+0xc8>)
 8009298:	601a      	str	r2, [r3, #0]
				if( ulTotalRunTime > ulTaskSwitchedInTime )
 800929a:	4b28      	ldr	r3, [pc, #160]	; (800933c <vTaskSwitchContext+0xc8>)
 800929c:	681a      	ldr	r2, [r3, #0]
 800929e:	4b28      	ldr	r3, [pc, #160]	; (8009340 <vTaskSwitchContext+0xcc>)
 80092a0:	681b      	ldr	r3, [r3, #0]
 80092a2:	429a      	cmp	r2, r3
 80092a4:	d909      	bls.n	80092ba <vTaskSwitchContext+0x46>
					pxCurrentTCB->ulRunTimeCounter += ( ulTotalRunTime - ulTaskSwitchedInTime );
 80092a6:	4b27      	ldr	r3, [pc, #156]	; (8009344 <vTaskSwitchContext+0xd0>)
 80092a8:	681b      	ldr	r3, [r3, #0]
 80092aa:	6d99      	ldr	r1, [r3, #88]	; 0x58
 80092ac:	4a23      	ldr	r2, [pc, #140]	; (800933c <vTaskSwitchContext+0xc8>)
 80092ae:	6810      	ldr	r0, [r2, #0]
 80092b0:	4a23      	ldr	r2, [pc, #140]	; (8009340 <vTaskSwitchContext+0xcc>)
 80092b2:	6812      	ldr	r2, [r2, #0]
 80092b4:	1a82      	subs	r2, r0, r2
 80092b6:	440a      	add	r2, r1
 80092b8:	659a      	str	r2, [r3, #88]	; 0x58
				ulTaskSwitchedInTime = ulTotalRunTime;
 80092ba:	4b20      	ldr	r3, [pc, #128]	; (800933c <vTaskSwitchContext+0xc8>)
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	4a20      	ldr	r2, [pc, #128]	; (8009340 <vTaskSwitchContext+0xcc>)
 80092c0:	6013      	str	r3, [r2, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK();
 80092c2:	4b21      	ldr	r3, [pc, #132]	; (8009348 <vTaskSwitchContext+0xd4>)
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	607b      	str	r3, [r7, #4]
	/* Generic helper function. */
	__attribute__( ( always_inline ) ) static inline uint8_t ucPortCountLeadingZeros( uint32_t ulBitmap )
	{
	uint8_t ucReturn;

		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) );
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	fab3 f383 	clz	r3, r3
 80092ce:	70fb      	strb	r3, [r7, #3]
		return ucReturn;
 80092d0:	78fb      	ldrb	r3, [r7, #3]
 80092d2:	f1c3 031f 	rsb	r3, r3, #31
 80092d6:	60fb      	str	r3, [r7, #12]
 80092d8:	491c      	ldr	r1, [pc, #112]	; (800934c <vTaskSwitchContext+0xd8>)
 80092da:	68fa      	ldr	r2, [r7, #12]
 80092dc:	4613      	mov	r3, r2
 80092de:	009b      	lsls	r3, r3, #2
 80092e0:	4413      	add	r3, r2
 80092e2:	009b      	lsls	r3, r3, #2
 80092e4:	440b      	add	r3, r1
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	2b00      	cmp	r3, #0
 80092ea:	d102      	bne.n	80092f2 <vTaskSwitchContext+0x7e>
 80092ec:	f7ff f80a 	bl	8008304 <ulPortSetInterruptMask>
 80092f0:	e7fe      	b.n	80092f0 <vTaskSwitchContext+0x7c>
 80092f2:	68fa      	ldr	r2, [r7, #12]
 80092f4:	4613      	mov	r3, r2
 80092f6:	009b      	lsls	r3, r3, #2
 80092f8:	4413      	add	r3, r2
 80092fa:	009b      	lsls	r3, r3, #2
 80092fc:	4a13      	ldr	r2, [pc, #76]	; (800934c <vTaskSwitchContext+0xd8>)
 80092fe:	4413      	add	r3, r2
 8009300:	60bb      	str	r3, [r7, #8]
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	685b      	ldr	r3, [r3, #4]
 8009306:	685a      	ldr	r2, [r3, #4]
 8009308:	68bb      	ldr	r3, [r7, #8]
 800930a:	605a      	str	r2, [r3, #4]
 800930c:	68bb      	ldr	r3, [r7, #8]
 800930e:	685a      	ldr	r2, [r3, #4]
 8009310:	68bb      	ldr	r3, [r7, #8]
 8009312:	3308      	adds	r3, #8
 8009314:	429a      	cmp	r2, r3
 8009316:	d104      	bne.n	8009322 <vTaskSwitchContext+0xae>
 8009318:	68bb      	ldr	r3, [r7, #8]
 800931a:	685b      	ldr	r3, [r3, #4]
 800931c:	685a      	ldr	r2, [r3, #4]
 800931e:	68bb      	ldr	r3, [r7, #8]
 8009320:	605a      	str	r2, [r3, #4]
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	685b      	ldr	r3, [r3, #4]
 8009326:	68db      	ldr	r3, [r3, #12]
 8009328:	4a06      	ldr	r2, [pc, #24]	; (8009344 <vTaskSwitchContext+0xd0>)
 800932a:	6013      	str	r3, [r2, #0]
}
 800932c:	bf00      	nop
 800932e:	3710      	adds	r7, #16
 8009330:	46bd      	mov	sp, r7
 8009332:	bd80      	pop	{r7, pc}
 8009334:	20002ad0 	.word	0x20002ad0
 8009338:	20002ac0 	.word	0x20002ac0
 800933c:	20002ad8 	.word	0x20002ad8
 8009340:	20002ad4 	.word	0x20002ad4
 8009344:	200029ac 	.word	0x200029ac
 8009348:	20002ab4 	.word	0x20002ab4
 800934c:	200029b0 	.word	0x200029b0

08009350 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b084      	sub	sp, #16
 8009354:	af00      	add	r7, sp, #0
 8009356:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	68db      	ldr	r3, [r3, #12]
 800935c:	68db      	ldr	r3, [r3, #12]
 800935e:	60bb      	str	r3, [r7, #8]
	configASSERT( pxUnblockedTCB );
 8009360:	68bb      	ldr	r3, [r7, #8]
 8009362:	2b00      	cmp	r3, #0
 8009364:	d102      	bne.n	800936c <xTaskRemoveFromEventList+0x1c>
 8009366:	f7fe ffcd 	bl	8008304 <ulPortSetInterruptMask>
 800936a:	e7fe      	b.n	800936a <xTaskRemoveFromEventList+0x1a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 800936c:	68bb      	ldr	r3, [r7, #8]
 800936e:	3318      	adds	r3, #24
 8009370:	4618      	mov	r0, r3
 8009372:	f7fe fe98 	bl	80080a6 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009376:	4b1e      	ldr	r3, [pc, #120]	; (80093f0 <xTaskRemoveFromEventList+0xa0>)
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	2b00      	cmp	r3, #0
 800937c:	d11c      	bne.n	80093b8 <xTaskRemoveFromEventList+0x68>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xGenericListItem ) );
 800937e:	68bb      	ldr	r3, [r7, #8]
 8009380:	3304      	adds	r3, #4
 8009382:	4618      	mov	r0, r3
 8009384:	f7fe fe8f 	bl	80080a6 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009388:	68bb      	ldr	r3, [r7, #8]
 800938a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800938c:	2201      	movs	r2, #1
 800938e:	409a      	lsls	r2, r3
 8009390:	4b18      	ldr	r3, [pc, #96]	; (80093f4 <xTaskRemoveFromEventList+0xa4>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	4313      	orrs	r3, r2
 8009396:	4a17      	ldr	r2, [pc, #92]	; (80093f4 <xTaskRemoveFromEventList+0xa4>)
 8009398:	6013      	str	r3, [r2, #0]
 800939a:	68bb      	ldr	r3, [r7, #8]
 800939c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800939e:	4613      	mov	r3, r2
 80093a0:	009b      	lsls	r3, r3, #2
 80093a2:	4413      	add	r3, r2
 80093a4:	009b      	lsls	r3, r3, #2
 80093a6:	4a14      	ldr	r2, [pc, #80]	; (80093f8 <xTaskRemoveFromEventList+0xa8>)
 80093a8:	441a      	add	r2, r3
 80093aa:	68bb      	ldr	r3, [r7, #8]
 80093ac:	3304      	adds	r3, #4
 80093ae:	4619      	mov	r1, r3
 80093b0:	4610      	mov	r0, r2
 80093b2:	f7fe fe1d 	bl	8007ff0 <vListInsertEnd>
 80093b6:	e005      	b.n	80093c4 <xTaskRemoveFromEventList+0x74>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	3318      	adds	r3, #24
 80093bc:	4619      	mov	r1, r3
 80093be:	480f      	ldr	r0, [pc, #60]	; (80093fc <xTaskRemoveFromEventList+0xac>)
 80093c0:	f7fe fe16 	bl	8007ff0 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80093c4:	68bb      	ldr	r3, [r7, #8]
 80093c6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80093c8:	4b0d      	ldr	r3, [pc, #52]	; (8009400 <xTaskRemoveFromEventList+0xb0>)
 80093ca:	681b      	ldr	r3, [r3, #0]
 80093cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80093ce:	429a      	cmp	r2, r3
 80093d0:	d905      	bls.n	80093de <xTaskRemoveFromEventList+0x8e>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80093d2:	2301      	movs	r3, #1
 80093d4:	60fb      	str	r3, [r7, #12]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80093d6:	4b0b      	ldr	r3, [pc, #44]	; (8009404 <xTaskRemoveFromEventList+0xb4>)
 80093d8:	2201      	movs	r2, #1
 80093da:	601a      	str	r2, [r3, #0]
 80093dc:	e001      	b.n	80093e2 <xTaskRemoveFromEventList+0x92>
	}
	else
	{
		xReturn = pdFALSE;
 80093de:	2300      	movs	r3, #0
 80093e0:	60fb      	str	r3, [r7, #12]
		normally left unchanged, because it is automatically reset to a new
		value when the tick count equals xNextTaskUnblockTime.  However if
		tickless idling is used it might be more important to enter sleep mode
		at the earliest possible time - so reset xNextTaskUnblockTime here to
		ensure it is updated at the earliest possible time. */
		prvResetNextTaskUnblockTime();
 80093e2:	f000 f9c3 	bl	800976c <prvResetNextTaskUnblockTime>
	}
	#endif

	return xReturn;
 80093e6:	68fb      	ldr	r3, [r7, #12]
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3710      	adds	r7, #16
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}
 80093f0:	20002ad0 	.word	0x20002ad0
 80093f4:	20002ab4 	.word	0x20002ab4
 80093f8:	200029b0 	.word	0x200029b0
 80093fc:	20002a6c 	.word	0x20002a6c
 8009400:	200029ac 	.word	0x200029ac
 8009404:	20002ac0 	.word	0x20002ac0

08009408 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009408:	b580      	push	{r7, lr}
 800940a:	b084      	sub	sp, #16
 800940c:	af00      	add	r7, sp, #0
 800940e:	6078      	str	r0, [r7, #4]
	( void ) pvParameters;

	for( ;; )
	{
		/* See if any tasks have been deleted. */
		prvCheckTasksWaitingTermination();
 8009410:	f000 f8f4 	bl	80095fc <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009414:	4b12      	ldr	r3, [pc, #72]	; (8009460 <prvIdleTask+0x58>)
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	2b01      	cmp	r3, #1
 800941a:	d901      	bls.n	8009420 <prvIdleTask+0x18>
			{
				taskYIELD();
 800941c:	f7fe ff28 	bl	8008270 <vPortYield>
			/* Call the user defined function from within the idle task.  This
			allows the application designer to add background functionality
			without the overhead of a separate task.
			NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
			CALL A FUNCTION THAT MIGHT BLOCK. */
			vApplicationIdleHook();
 8009420:	f000 faf1 	bl	8009a06 <vApplicationIdleHook>
			/* It is not desirable to suspend then resume the scheduler on
			each iteration of the idle task.  Therefore, a preliminary
			test of the expected idle time is performed without the
			scheduler suspended.  The result here is not necessarily
			valid. */
			xExpectedIdleTime = prvGetExpectedIdleTime();
 8009424:	f7ff fd92 	bl	8008f4c <prvGetExpectedIdleTime>
 8009428:	60f8      	str	r0, [r7, #12]

			if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800942a:	68fb      	ldr	r3, [r7, #12]
 800942c:	2b01      	cmp	r3, #1
 800942e:	d9ef      	bls.n	8009410 <prvIdleTask+0x8>
			{
				vTaskSuspendAll();
 8009430:	f7ff fd7e 	bl	8008f30 <vTaskSuspendAll>
				{
					/* Now the scheduler is suspended, the expected idle
					time can be sampled again, and this time its value can
					be used. */
					configASSERT( xNextTaskUnblockTime >= xTickCount );
 8009434:	4b0b      	ldr	r3, [pc, #44]	; (8009464 <prvIdleTask+0x5c>)
 8009436:	681a      	ldr	r2, [r3, #0]
 8009438:	4b0b      	ldr	r3, [pc, #44]	; (8009468 <prvIdleTask+0x60>)
 800943a:	681b      	ldr	r3, [r3, #0]
 800943c:	429a      	cmp	r2, r3
 800943e:	d202      	bcs.n	8009446 <prvIdleTask+0x3e>
 8009440:	f7fe ff60 	bl	8008304 <ulPortSetInterruptMask>
 8009444:	e7fe      	b.n	8009444 <prvIdleTask+0x3c>
					xExpectedIdleTime = prvGetExpectedIdleTime();
 8009446:	f7ff fd81 	bl	8008f4c <prvGetExpectedIdleTime>
 800944a:	60f8      	str	r0, [r7, #12]

					if( xExpectedIdleTime >= configEXPECTED_IDLE_TIME_BEFORE_SLEEP )
 800944c:	68fb      	ldr	r3, [r7, #12]
 800944e:	2b01      	cmp	r3, #1
 8009450:	d902      	bls.n	8009458 <prvIdleTask+0x50>
					{
						traceLOW_POWER_IDLE_BEGIN();
						portSUPPRESS_TICKS_AND_SLEEP( xExpectedIdleTime );
 8009452:	68f8      	ldr	r0, [r7, #12]
 8009454:	f7fe ff9c 	bl	8008390 <vPortSuppressTicksAndSleep>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}
				( void ) xTaskResumeAll();
 8009458:	f7ff fd9e 	bl	8008f98 <xTaskResumeAll>
		prvCheckTasksWaitingTermination();
 800945c:	e7d8      	b.n	8009410 <prvIdleTask+0x8>
 800945e:	bf00      	nop
 8009460:	200029b0 	.word	0x200029b0
 8009464:	20002acc 	.word	0x20002acc
 8009468:	20002ab0 	.word	0x20002ab0

0800946c <eTaskConfirmSleepModeStatus>:
/*-----------------------------------------------------------*/

#if( configUSE_TICKLESS_IDLE != 0 )

	eSleepModeStatus eTaskConfirmSleepModeStatus( void )
	{
 800946c:	b480      	push	{r7}
 800946e:	b083      	sub	sp, #12
 8009470:	af00      	add	r7, sp, #0
	/* The idle task exists in addition to the application tasks. */
	const UBaseType_t uxNonApplicationTasks = 1;
 8009472:	2301      	movs	r3, #1
 8009474:	603b      	str	r3, [r7, #0]
	eSleepModeStatus eReturn = eStandardSleep;
 8009476:	2301      	movs	r3, #1
 8009478:	71fb      	strb	r3, [r7, #7]

		if( listCURRENT_LIST_LENGTH( &xPendingReadyList ) != 0 )
 800947a:	4b0f      	ldr	r3, [pc, #60]	; (80094b8 <eTaskConfirmSleepModeStatus+0x4c>)
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	2b00      	cmp	r3, #0
 8009480:	d002      	beq.n	8009488 <eTaskConfirmSleepModeStatus+0x1c>
		{
			/* A task was made ready while the scheduler was suspended. */
			eReturn = eAbortSleep;
 8009482:	2300      	movs	r3, #0
 8009484:	71fb      	strb	r3, [r7, #7]
 8009486:	e010      	b.n	80094aa <eTaskConfirmSleepModeStatus+0x3e>
		}
		else if( xYieldPending != pdFALSE )
 8009488:	4b0c      	ldr	r3, [pc, #48]	; (80094bc <eTaskConfirmSleepModeStatus+0x50>)
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	2b00      	cmp	r3, #0
 800948e:	d002      	beq.n	8009496 <eTaskConfirmSleepModeStatus+0x2a>
		{
			/* A yield was pended while the scheduler was suspended. */
			eReturn = eAbortSleep;
 8009490:	2300      	movs	r3, #0
 8009492:	71fb      	strb	r3, [r7, #7]
 8009494:	e009      	b.n	80094aa <eTaskConfirmSleepModeStatus+0x3e>
		{
			/* If all the tasks are in the suspended list (which might mean they
			have an infinite block time rather than actually being suspended)
			then it is safe to turn all clocks off and just wait for external
			interrupts. */
			if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == ( uxCurrentNumberOfTasks - uxNonApplicationTasks ) )
 8009496:	4b0a      	ldr	r3, [pc, #40]	; (80094c0 <eTaskConfirmSleepModeStatus+0x54>)
 8009498:	681a      	ldr	r2, [r3, #0]
 800949a:	4b0a      	ldr	r3, [pc, #40]	; (80094c4 <eTaskConfirmSleepModeStatus+0x58>)
 800949c:	6819      	ldr	r1, [r3, #0]
 800949e:	683b      	ldr	r3, [r7, #0]
 80094a0:	1acb      	subs	r3, r1, r3
 80094a2:	429a      	cmp	r2, r3
 80094a4:	d101      	bne.n	80094aa <eTaskConfirmSleepModeStatus+0x3e>
			{
				eReturn = eNoTasksWaitingTimeout;
 80094a6:	2302      	movs	r3, #2
 80094a8:	71fb      	strb	r3, [r7, #7]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		return eReturn;
 80094aa:	79fb      	ldrb	r3, [r7, #7]
	}
 80094ac:	4618      	mov	r0, r3
 80094ae:	370c      	adds	r7, #12
 80094b0:	46bd      	mov	sp, r7
 80094b2:	bc80      	pop	{r7}
 80094b4:	4770      	bx	lr
 80094b6:	bf00      	nop
 80094b8:	20002a6c 	.word	0x20002a6c
 80094bc:	20002ac0 	.word	0x20002ac0
 80094c0:	20002a98 	.word	0x20002a98
 80094c4:	20002aac 	.word	0x20002aac

080094c8 <prvInitialiseTCBVariables>:

#endif /* configUSE_TICKLESS_IDLE */
/*-----------------------------------------------------------*/

static void prvInitialiseTCBVariables( TCB_t * const pxTCB, const char * const pcName, UBaseType_t uxPriority, const MemoryRegion_t * const xRegions, const uint16_t usStackDepth ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
{
 80094c8:	b580      	push	{r7, lr}
 80094ca:	b086      	sub	sp, #24
 80094cc:	af00      	add	r7, sp, #0
 80094ce:	60f8      	str	r0, [r7, #12]
 80094d0:	60b9      	str	r1, [r7, #8]
 80094d2:	607a      	str	r2, [r7, #4]
 80094d4:	603b      	str	r3, [r7, #0]
UBaseType_t x;

	/* Store the task name in the TCB. */
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80094d6:	2300      	movs	r3, #0
 80094d8:	617b      	str	r3, [r7, #20]
 80094da:	e012      	b.n	8009502 <prvInitialiseTCBVariables+0x3a>
	{
		pxTCB->pcTaskName[ x ] = pcName[ x ];
 80094dc:	68ba      	ldr	r2, [r7, #8]
 80094de:	697b      	ldr	r3, [r7, #20]
 80094e0:	4413      	add	r3, r2
 80094e2:	7819      	ldrb	r1, [r3, #0]
 80094e4:	68fa      	ldr	r2, [r7, #12]
 80094e6:	697b      	ldr	r3, [r7, #20]
 80094e8:	4413      	add	r3, r2
 80094ea:	3334      	adds	r3, #52	; 0x34
 80094ec:	460a      	mov	r2, r1
 80094ee:	701a      	strb	r2, [r3, #0]

		/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
		configMAX_TASK_NAME_LEN characters just in case the memory after the
		string is not accessible (extremely unlikely). */
		if( pcName[ x ] == 0x00 )
 80094f0:	68ba      	ldr	r2, [r7, #8]
 80094f2:	697b      	ldr	r3, [r7, #20]
 80094f4:	4413      	add	r3, r2
 80094f6:	781b      	ldrb	r3, [r3, #0]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	d006      	beq.n	800950a <prvInitialiseTCBVariables+0x42>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80094fc:	697b      	ldr	r3, [r7, #20]
 80094fe:	3301      	adds	r3, #1
 8009500:	617b      	str	r3, [r7, #20]
 8009502:	697b      	ldr	r3, [r7, #20]
 8009504:	2b0f      	cmp	r3, #15
 8009506:	d9e9      	bls.n	80094dc <prvInitialiseTCBVariables+0x14>
 8009508:	e000      	b.n	800950c <prvInitialiseTCBVariables+0x44>
		{
			break;
 800950a:	bf00      	nop
		}
	}

	/* Ensure the name string is terminated in the case that the string length
	was greater or equal to configMAX_TASK_NAME_LEN. */
	pxTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800950c:	68fb      	ldr	r3, [r7, #12]
 800950e:	2200      	movs	r2, #0
 8009510:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2b06      	cmp	r3, #6
 8009518:	d901      	bls.n	800951e <prvInitialiseTCBVariables+0x56>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800951a:	2306      	movs	r3, #6
 800951c:	607b      	str	r3, [r7, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxTCB->uxPriority = uxPriority;
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	687a      	ldr	r2, [r7, #4]
 8009522:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxTCB->uxBasePriority = uxPriority;
 8009524:	68fb      	ldr	r3, [r7, #12]
 8009526:	687a      	ldr	r2, [r7, #4]
 8009528:	64da      	str	r2, [r3, #76]	; 0x4c
		pxTCB->uxMutexesHeld = 0;
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	2200      	movs	r2, #0
 800952e:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxTCB->xGenericListItem ) );
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	3304      	adds	r3, #4
 8009534:	4618      	mov	r0, r3
 8009536:	f7fe fd4f 	bl	8007fd8 <vListInitialiseItem>
	vListInitialiseItem( &( pxTCB->xEventListItem ) );
 800953a:	68fb      	ldr	r3, [r7, #12]
 800953c:	3318      	adds	r3, #24
 800953e:	4618      	mov	r0, r3
 8009540:	f7fe fd4a 	bl	8007fd8 <vListInitialiseItem>

	/* Set the pxTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxTCB->xGenericListItem ), pxTCB );
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	68fa      	ldr	r2, [r7, #12]
 8009548:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f1c3 0207 	rsb	r2, r3, #7
 8009550:	68fb      	ldr	r3, [r7, #12]
 8009552:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxTCB->xEventListItem ), pxTCB );
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	68fa      	ldr	r2, [r7, #12]
 8009558:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif /* portCRITICAL_NESTING_IN_TCB */

	#if ( configUSE_APPLICATION_TASK_TAG == 1 )
	{
		pxTCB->pxTaskTag = NULL;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	2200      	movs	r2, #0
 800955e:	655a      	str	r2, [r3, #84]	; 0x54
	}
	#endif /* configUSE_APPLICATION_TASK_TAG */

	#if ( configGENERATE_RUN_TIME_STATS == 1 )
	{
		pxTCB->ulRunTimeCounter = 0UL;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2200      	movs	r2, #0
 8009564:	659a      	str	r2, [r3, #88]	; 0x58
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxTCB->ulNotifiedValue = 0;
 8009566:	68fb      	ldr	r3, [r7, #12]
 8009568:	2200      	movs	r2, #0
 800956a:	65da      	str	r2, [r3, #92]	; 0x5c
		pxTCB->eNotifyState = eNotWaitingNotification;
 800956c:	68fb      	ldr	r3, [r7, #12]
 800956e:	2200      	movs	r2, #0
 8009570:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
	{
		/* Initialise this task's Newlib reent structure. */
		_REENT_INIT_PTR( ( &( pxTCB->xNewLib_reent ) ) );
	}
	#endif /* configUSE_NEWLIB_REENTRANT */
}
 8009574:	bf00      	nop
 8009576:	3718      	adds	r7, #24
 8009578:	46bd      	mov	sp, r7
 800957a:	bd80      	pop	{r7, pc}

0800957c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800957c:	b580      	push	{r7, lr}
 800957e:	b082      	sub	sp, #8
 8009580:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009582:	2300      	movs	r3, #0
 8009584:	607b      	str	r3, [r7, #4]
 8009586:	e00c      	b.n	80095a2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009588:	687a      	ldr	r2, [r7, #4]
 800958a:	4613      	mov	r3, r2
 800958c:	009b      	lsls	r3, r3, #2
 800958e:	4413      	add	r3, r2
 8009590:	009b      	lsls	r3, r3, #2
 8009592:	4a12      	ldr	r2, [pc, #72]	; (80095dc <prvInitialiseTaskLists+0x60>)
 8009594:	4413      	add	r3, r2
 8009596:	4618      	mov	r0, r3
 8009598:	f7fe fcff 	bl	8007f9a <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800959c:	687b      	ldr	r3, [r7, #4]
 800959e:	3301      	adds	r3, #1
 80095a0:	607b      	str	r3, [r7, #4]
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	2b06      	cmp	r3, #6
 80095a6:	d9ef      	bls.n	8009588 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80095a8:	480d      	ldr	r0, [pc, #52]	; (80095e0 <prvInitialiseTaskLists+0x64>)
 80095aa:	f7fe fcf6 	bl	8007f9a <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80095ae:	480d      	ldr	r0, [pc, #52]	; (80095e4 <prvInitialiseTaskLists+0x68>)
 80095b0:	f7fe fcf3 	bl	8007f9a <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80095b4:	480c      	ldr	r0, [pc, #48]	; (80095e8 <prvInitialiseTaskLists+0x6c>)
 80095b6:	f7fe fcf0 	bl	8007f9a <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80095ba:	480c      	ldr	r0, [pc, #48]	; (80095ec <prvInitialiseTaskLists+0x70>)
 80095bc:	f7fe fced 	bl	8007f9a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80095c0:	480b      	ldr	r0, [pc, #44]	; (80095f0 <prvInitialiseTaskLists+0x74>)
 80095c2:	f7fe fcea 	bl	8007f9a <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80095c6:	4b0b      	ldr	r3, [pc, #44]	; (80095f4 <prvInitialiseTaskLists+0x78>)
 80095c8:	4a05      	ldr	r2, [pc, #20]	; (80095e0 <prvInitialiseTaskLists+0x64>)
 80095ca:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80095cc:	4b0a      	ldr	r3, [pc, #40]	; (80095f8 <prvInitialiseTaskLists+0x7c>)
 80095ce:	4a05      	ldr	r2, [pc, #20]	; (80095e4 <prvInitialiseTaskLists+0x68>)
 80095d0:	601a      	str	r2, [r3, #0]
}
 80095d2:	bf00      	nop
 80095d4:	3708      	adds	r7, #8
 80095d6:	46bd      	mov	sp, r7
 80095d8:	bd80      	pop	{r7, pc}
 80095da:	bf00      	nop
 80095dc:	200029b0 	.word	0x200029b0
 80095e0:	20002a3c 	.word	0x20002a3c
 80095e4:	20002a50 	.word	0x20002a50
 80095e8:	20002a6c 	.word	0x20002a6c
 80095ec:	20002a80 	.word	0x20002a80
 80095f0:	20002a98 	.word	0x20002a98
 80095f4:	20002a64 	.word	0x20002a64
 80095f8:	20002a68 	.word	0x20002a68

080095fc <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80095fc:	b580      	push	{r7, lr}
 80095fe:	b082      	sub	sp, #8
 8009600:	af00      	add	r7, sp, #0
	{
		BaseType_t xListIsEmpty;

		/* ucTasksDeleted is used to prevent vTaskSuspendAll() being called
		too often in the idle task. */
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8009602:	e028      	b.n	8009656 <prvCheckTasksWaitingTermination+0x5a>
		{
			vTaskSuspendAll();
 8009604:	f7ff fc94 	bl	8008f30 <vTaskSuspendAll>
			{
				xListIsEmpty = listLIST_IS_EMPTY( &xTasksWaitingTermination );
 8009608:	4b17      	ldr	r3, [pc, #92]	; (8009668 <prvCheckTasksWaitingTermination+0x6c>)
 800960a:	681b      	ldr	r3, [r3, #0]
 800960c:	2b00      	cmp	r3, #0
 800960e:	bf0c      	ite	eq
 8009610:	2301      	moveq	r3, #1
 8009612:	2300      	movne	r3, #0
 8009614:	b2db      	uxtb	r3, r3
 8009616:	607b      	str	r3, [r7, #4]
			}
			( void ) xTaskResumeAll();
 8009618:	f7ff fcbe 	bl	8008f98 <xTaskResumeAll>

			if( xListIsEmpty == pdFALSE )
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	2b00      	cmp	r3, #0
 8009620:	d119      	bne.n	8009656 <prvCheckTasksWaitingTermination+0x5a>
			{
				TCB_t *pxTCB;

				taskENTER_CRITICAL();
 8009622:	f7fe fe35 	bl	8008290 <vPortEnterCritical>
				{
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
 8009626:	4b10      	ldr	r3, [pc, #64]	; (8009668 <prvCheckTasksWaitingTermination+0x6c>)
 8009628:	68db      	ldr	r3, [r3, #12]
 800962a:	68db      	ldr	r3, [r3, #12]
 800962c:	603b      	str	r3, [r7, #0]
					( void ) uxListRemove( &( pxTCB->xGenericListItem ) );
 800962e:	683b      	ldr	r3, [r7, #0]
 8009630:	3304      	adds	r3, #4
 8009632:	4618      	mov	r0, r3
 8009634:	f7fe fd37 	bl	80080a6 <uxListRemove>
					--uxCurrentNumberOfTasks;
 8009638:	4b0c      	ldr	r3, [pc, #48]	; (800966c <prvCheckTasksWaitingTermination+0x70>)
 800963a:	681b      	ldr	r3, [r3, #0]
 800963c:	3b01      	subs	r3, #1
 800963e:	4a0b      	ldr	r2, [pc, #44]	; (800966c <prvCheckTasksWaitingTermination+0x70>)
 8009640:	6013      	str	r3, [r2, #0]
					--uxTasksDeleted;
 8009642:	4b0b      	ldr	r3, [pc, #44]	; (8009670 <prvCheckTasksWaitingTermination+0x74>)
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	3b01      	subs	r3, #1
 8009648:	4a09      	ldr	r2, [pc, #36]	; (8009670 <prvCheckTasksWaitingTermination+0x74>)
 800964a:	6013      	str	r3, [r2, #0]
				}
				taskEXIT_CRITICAL();
 800964c:	f7fe fe40 	bl	80082d0 <vPortExitCritical>

				prvDeleteTCB( pxTCB );
 8009650:	6838      	ldr	r0, [r7, #0]
 8009652:	f000 f87b 	bl	800974c <prvDeleteTCB>
		while( uxTasksDeleted > ( UBaseType_t ) 0U )
 8009656:	4b06      	ldr	r3, [pc, #24]	; (8009670 <prvCheckTasksWaitingTermination+0x74>)
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d1d2      	bne.n	8009604 <prvCheckTasksWaitingTermination+0x8>
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
	#endif /* vTaskDelete */
}
 800965e:	bf00      	nop
 8009660:	3708      	adds	r7, #8
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}
 8009666:	bf00      	nop
 8009668:	20002a80 	.word	0x20002a80
 800966c:	20002aac 	.word	0x20002aac
 8009670:	20002a94 	.word	0x20002a94

08009674 <prvAddCurrentTaskToDelayedList>:
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( const TickType_t xTimeToWake )
{
 8009674:	b580      	push	{r7, lr}
 8009676:	b082      	sub	sp, #8
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
	/* The list item will be inserted in wake time order. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xGenericListItem ), xTimeToWake );
 800967c:	4b13      	ldr	r3, [pc, #76]	; (80096cc <prvAddCurrentTaskToDelayedList+0x58>)
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	687a      	ldr	r2, [r7, #4]
 8009682:	605a      	str	r2, [r3, #4]

	if( xTimeToWake < xTickCount )
 8009684:	4b12      	ldr	r3, [pc, #72]	; (80096d0 <prvAddCurrentTaskToDelayedList+0x5c>)
 8009686:	681b      	ldr	r3, [r3, #0]
 8009688:	687a      	ldr	r2, [r7, #4]
 800968a:	429a      	cmp	r2, r3
 800968c:	d209      	bcs.n	80096a2 <prvAddCurrentTaskToDelayedList+0x2e>
	{
		/* Wake time has overflowed.  Place this item in the overflow list. */
		vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 800968e:	4b11      	ldr	r3, [pc, #68]	; (80096d4 <prvAddCurrentTaskToDelayedList+0x60>)
 8009690:	681a      	ldr	r2, [r3, #0]
 8009692:	4b0e      	ldr	r3, [pc, #56]	; (80096cc <prvAddCurrentTaskToDelayedList+0x58>)
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	3304      	adds	r3, #4
 8009698:	4619      	mov	r1, r3
 800969a:	4610      	mov	r0, r2
 800969c:	f7fe fccb 	bl	8008036 <vListInsert>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80096a0:	e010      	b.n	80096c4 <prvAddCurrentTaskToDelayedList+0x50>
		vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xGenericListItem ) );
 80096a2:	4b0d      	ldr	r3, [pc, #52]	; (80096d8 <prvAddCurrentTaskToDelayedList+0x64>)
 80096a4:	681a      	ldr	r2, [r3, #0]
 80096a6:	4b09      	ldr	r3, [pc, #36]	; (80096cc <prvAddCurrentTaskToDelayedList+0x58>)
 80096a8:	681b      	ldr	r3, [r3, #0]
 80096aa:	3304      	adds	r3, #4
 80096ac:	4619      	mov	r1, r3
 80096ae:	4610      	mov	r0, r2
 80096b0:	f7fe fcc1 	bl	8008036 <vListInsert>
		if( xTimeToWake < xNextTaskUnblockTime )
 80096b4:	4b09      	ldr	r3, [pc, #36]	; (80096dc <prvAddCurrentTaskToDelayedList+0x68>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	687a      	ldr	r2, [r7, #4]
 80096ba:	429a      	cmp	r2, r3
 80096bc:	d202      	bcs.n	80096c4 <prvAddCurrentTaskToDelayedList+0x50>
			xNextTaskUnblockTime = xTimeToWake;
 80096be:	4a07      	ldr	r2, [pc, #28]	; (80096dc <prvAddCurrentTaskToDelayedList+0x68>)
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	6013      	str	r3, [r2, #0]
}
 80096c4:	bf00      	nop
 80096c6:	3708      	adds	r7, #8
 80096c8:	46bd      	mov	sp, r7
 80096ca:	bd80      	pop	{r7, pc}
 80096cc:	200029ac 	.word	0x200029ac
 80096d0:	20002ab0 	.word	0x20002ab0
 80096d4:	20002a68 	.word	0x20002a68
 80096d8:	20002a64 	.word	0x20002a64
 80096dc:	20002acc 	.word	0x20002acc

080096e0 <prvAllocateTCBAndStack>:
/*-----------------------------------------------------------*/

static TCB_t *prvAllocateTCBAndStack( const uint16_t usStackDepth, StackType_t * const puxStackBuffer )
{
 80096e0:	b580      	push	{r7, lr}
 80096e2:	b084      	sub	sp, #16
 80096e4:	af00      	add	r7, sp, #0
 80096e6:	4603      	mov	r3, r0
 80096e8:	6039      	str	r1, [r7, #0]
 80096ea:	80fb      	strh	r3, [r7, #6]
	#else /* portSTACK_GROWTH */
	{
	StackType_t *pxStack;

		/* Allocate space for the stack used by the task being created. */
		pxStack = ( StackType_t * ) pvPortMallocAligned( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ), puxStackBuffer ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80096ec:	683b      	ldr	r3, [r7, #0]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d106      	bne.n	8009700 <prvAllocateTCBAndStack+0x20>
 80096f2:	88fb      	ldrh	r3, [r7, #6]
 80096f4:	009b      	lsls	r3, r3, #2
 80096f6:	4618      	mov	r0, r3
 80096f8:	f7fe ff7a 	bl	80085f0 <pvPortMalloc>
 80096fc:	4603      	mov	r3, r0
 80096fe:	e000      	b.n	8009702 <prvAllocateTCBAndStack+0x22>
 8009700:	683b      	ldr	r3, [r7, #0]
 8009702:	60bb      	str	r3, [r7, #8]

		if( pxStack != NULL )
 8009704:	68bb      	ldr	r3, [r7, #8]
 8009706:	2b00      	cmp	r3, #0
 8009708:	d00e      	beq.n	8009728 <prvAllocateTCBAndStack+0x48>
		{
			/* Allocate space for the TCB.  Where the memory comes from depends
			on the implementation of the port malloc function. */
			pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) );
 800970a:	2064      	movs	r0, #100	; 0x64
 800970c:	f7fe ff70 	bl	80085f0 <pvPortMalloc>
 8009710:	60f8      	str	r0, [r7, #12]

			if( pxNewTCB != NULL )
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	2b00      	cmp	r3, #0
 8009716:	d003      	beq.n	8009720 <prvAllocateTCBAndStack+0x40>
			{
				/* Store the stack location in the TCB. */
				pxNewTCB->pxStack = pxStack;
 8009718:	68fb      	ldr	r3, [r7, #12]
 800971a:	68ba      	ldr	r2, [r7, #8]
 800971c:	631a      	str	r2, [r3, #48]	; 0x30
 800971e:	e005      	b.n	800972c <prvAllocateTCBAndStack+0x4c>
			}
			else
			{
				/* The stack cannot be used as the TCB was not created.  Free it
				again. */
				vPortFree( pxStack );
 8009720:	68b8      	ldr	r0, [r7, #8]
 8009722:	f7ff f815 	bl	8008750 <vPortFree>
 8009726:	e001      	b.n	800972c <prvAllocateTCBAndStack+0x4c>
			}
		}
		else
		{
			pxNewTCB = NULL;
 8009728:	2300      	movs	r3, #0
 800972a:	60fb      	str	r3, [r7, #12]
		}
	}
	#endif /* portSTACK_GROWTH */

	if( pxNewTCB != NULL )
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d007      	beq.n	8009742 <prvAllocateTCBAndStack+0x62>
	{
		/* Avoid dependency on memset() if it is not required. */
		#if( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) )
		{
			/* Just to help debugging. */
			( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) usStackDepth * sizeof( StackType_t ) );
 8009732:	68fb      	ldr	r3, [r7, #12]
 8009734:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8009736:	88fb      	ldrh	r3, [r7, #6]
 8009738:	009b      	lsls	r3, r3, #2
 800973a:	461a      	mov	r2, r3
 800973c:	21a5      	movs	r1, #165	; 0xa5
 800973e:	f001 fe7a 	bl	800b436 <memset>
		}
		#endif /* ( ( configCHECK_FOR_STACK_OVERFLOW > 1 ) || ( ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_uxTaskGetStackHighWaterMark == 1 ) ) ) */
	}

	return pxNewTCB;
 8009742:	68fb      	ldr	r3, [r7, #12]
}
 8009744:	4618      	mov	r0, r3
 8009746:	3710      	adds	r7, #16
 8009748:	46bd      	mov	sp, r7
 800974a:	bd80      	pop	{r7, pc}

0800974c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 800974c:	b580      	push	{r7, lr}
 800974e:	b082      	sub	sp, #8
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
				vPortFreeAligned( pxTCB->pxStack );
			}
		}
		#else
		{
			vPortFreeAligned( pxTCB->pxStack );
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009758:	4618      	mov	r0, r3
 800975a:	f7fe fff9 	bl	8008750 <vPortFree>
		}
		#endif

		vPortFree( pxTCB );
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	f7fe fff6 	bl	8008750 <vPortFree>
	}
 8009764:	bf00      	nop
 8009766:	3708      	adds	r7, #8
 8009768:	46bd      	mov	sp, r7
 800976a:	bd80      	pop	{r7, pc}

0800976c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 800976c:	b480      	push	{r7}
 800976e:	b083      	sub	sp, #12
 8009770:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009772:	4b0e      	ldr	r3, [pc, #56]	; (80097ac <prvResetNextTaskUnblockTime+0x40>)
 8009774:	681b      	ldr	r3, [r3, #0]
 8009776:	681b      	ldr	r3, [r3, #0]
 8009778:	2b00      	cmp	r3, #0
 800977a:	d101      	bne.n	8009780 <prvResetNextTaskUnblockTime+0x14>
 800977c:	2301      	movs	r3, #1
 800977e:	e000      	b.n	8009782 <prvResetNextTaskUnblockTime+0x16>
 8009780:	2300      	movs	r3, #0
 8009782:	2b00      	cmp	r3, #0
 8009784:	d004      	beq.n	8009790 <prvResetNextTaskUnblockTime+0x24>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009786:	4b0a      	ldr	r3, [pc, #40]	; (80097b0 <prvResetNextTaskUnblockTime+0x44>)
 8009788:	f04f 32ff 	mov.w	r2, #4294967295
 800978c:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
	}
}
 800978e:	e008      	b.n	80097a2 <prvResetNextTaskUnblockTime+0x36>
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
 8009790:	4b06      	ldr	r3, [pc, #24]	; (80097ac <prvResetNextTaskUnblockTime+0x40>)
 8009792:	681b      	ldr	r3, [r3, #0]
 8009794:	68db      	ldr	r3, [r3, #12]
 8009796:	68db      	ldr	r3, [r3, #12]
 8009798:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xGenericListItem ) );
 800979a:	687b      	ldr	r3, [r7, #4]
 800979c:	685b      	ldr	r3, [r3, #4]
 800979e:	4a04      	ldr	r2, [pc, #16]	; (80097b0 <prvResetNextTaskUnblockTime+0x44>)
 80097a0:	6013      	str	r3, [r2, #0]
}
 80097a2:	bf00      	nop
 80097a4:	370c      	adds	r7, #12
 80097a6:	46bd      	mov	sp, r7
 80097a8:	bc80      	pop	{r7}
 80097aa:	4770      	bx	lr
 80097ac:	20002a64 	.word	0x20002a64
 80097b0:	20002acc 	.word	0x20002acc

080097b4 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80097b4:	b480      	push	{r7}
 80097b6:	b083      	sub	sp, #12
 80097b8:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80097ba:	4b0b      	ldr	r3, [pc, #44]	; (80097e8 <xTaskGetSchedulerState+0x34>)
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d102      	bne.n	80097c8 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80097c2:	2301      	movs	r3, #1
 80097c4:	607b      	str	r3, [r7, #4]
 80097c6:	e008      	b.n	80097da <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097c8:	4b08      	ldr	r3, [pc, #32]	; (80097ec <xTaskGetSchedulerState+0x38>)
 80097ca:	681b      	ldr	r3, [r3, #0]
 80097cc:	2b00      	cmp	r3, #0
 80097ce:	d102      	bne.n	80097d6 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80097d0:	2302      	movs	r3, #2
 80097d2:	607b      	str	r3, [r7, #4]
 80097d4:	e001      	b.n	80097da <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80097d6:	2300      	movs	r3, #0
 80097d8:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80097da:	687b      	ldr	r3, [r7, #4]
	}
 80097dc:	4618      	mov	r0, r3
 80097de:	370c      	adds	r7, #12
 80097e0:	46bd      	mov	sp, r7
 80097e2:	bc80      	pop	{r7}
 80097e4:	4770      	bx	lr
 80097e6:	bf00      	nop
 80097e8:	20002ab8 	.word	0x20002ab8
 80097ec:	20002ad0 	.word	0x20002ad0

080097f0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80097f0:	b580      	push	{r7, lr}
 80097f2:	b084      	sub	sp, #16
 80097f4:	af00      	add	r7, sp, #0
 80097f6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = ( TCB_t * ) pxMutexHolder;
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80097fc:	2300      	movs	r3, #0
 80097fe:	60fb      	str	r3, [r7, #12]

		if( pxMutexHolder != NULL )
 8009800:	687b      	ldr	r3, [r7, #4]
 8009802:	2b00      	cmp	r3, #0
 8009804:	d05e      	beq.n	80098c4 <xTaskPriorityDisinherit+0xd4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009806:	4b32      	ldr	r3, [pc, #200]	; (80098d0 <xTaskPriorityDisinherit+0xe0>)
 8009808:	681b      	ldr	r3, [r3, #0]
 800980a:	68ba      	ldr	r2, [r7, #8]
 800980c:	429a      	cmp	r2, r3
 800980e:	d002      	beq.n	8009816 <xTaskPriorityDisinherit+0x26>
 8009810:	f7fe fd78 	bl	8008304 <ulPortSetInterruptMask>
 8009814:	e7fe      	b.n	8009814 <xTaskPriorityDisinherit+0x24>

			configASSERT( pxTCB->uxMutexesHeld );
 8009816:	68bb      	ldr	r3, [r7, #8]
 8009818:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800981a:	2b00      	cmp	r3, #0
 800981c:	d102      	bne.n	8009824 <xTaskPriorityDisinherit+0x34>
 800981e:	f7fe fd71 	bl	8008304 <ulPortSetInterruptMask>
 8009822:	e7fe      	b.n	8009822 <xTaskPriorityDisinherit+0x32>
			( pxTCB->uxMutexesHeld )--;
 8009824:	68bb      	ldr	r3, [r7, #8]
 8009826:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8009828:	1e5a      	subs	r2, r3, #1
 800982a:	68bb      	ldr	r3, [r7, #8]
 800982c:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800982e:	68bb      	ldr	r3, [r7, #8]
 8009830:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009832:	68bb      	ldr	r3, [r7, #8]
 8009834:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8009836:	429a      	cmp	r2, r3
 8009838:	d044      	beq.n	80098c4 <xTaskPriorityDisinherit+0xd4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 800983a:	68bb      	ldr	r3, [r7, #8]
 800983c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800983e:	2b00      	cmp	r3, #0
 8009840:	d140      	bne.n	80098c4 <xTaskPriorityDisinherit+0xd4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding	task then it must be the running state task.  Remove
					the	holding task from the ready	list. */
					if( uxListRemove( &( pxTCB->xGenericListItem ) ) == ( UBaseType_t ) 0 )
 8009842:	68bb      	ldr	r3, [r7, #8]
 8009844:	3304      	adds	r3, #4
 8009846:	4618      	mov	r0, r3
 8009848:	f7fe fc2d 	bl	80080a6 <uxListRemove>
 800984c:	4603      	mov	r3, r0
 800984e:	2b00      	cmp	r3, #0
 8009850:	d115      	bne.n	800987e <xTaskPriorityDisinherit+0x8e>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8009852:	68bb      	ldr	r3, [r7, #8]
 8009854:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8009856:	491f      	ldr	r1, [pc, #124]	; (80098d4 <xTaskPriorityDisinherit+0xe4>)
 8009858:	4613      	mov	r3, r2
 800985a:	009b      	lsls	r3, r3, #2
 800985c:	4413      	add	r3, r2
 800985e:	009b      	lsls	r3, r3, #2
 8009860:	440b      	add	r3, r1
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	2b00      	cmp	r3, #0
 8009866:	d10a      	bne.n	800987e <xTaskPriorityDisinherit+0x8e>
 8009868:	68bb      	ldr	r3, [r7, #8]
 800986a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800986c:	2201      	movs	r2, #1
 800986e:	fa02 f303 	lsl.w	r3, r2, r3
 8009872:	43da      	mvns	r2, r3
 8009874:	4b18      	ldr	r3, [pc, #96]	; (80098d8 <xTaskPriorityDisinherit+0xe8>)
 8009876:	681b      	ldr	r3, [r3, #0]
 8009878:	4013      	ands	r3, r2
 800987a:	4a17      	ldr	r2, [pc, #92]	; (80098d8 <xTaskPriorityDisinherit+0xe8>)
 800987c:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800987e:	68bb      	ldr	r3, [r7, #8]
 8009880:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8009882:	68bb      	ldr	r3, [r7, #8]
 8009884:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800988a:	f1c3 0207 	rsb	r2, r3, #7
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009892:	68bb      	ldr	r3, [r7, #8]
 8009894:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009896:	2201      	movs	r2, #1
 8009898:	409a      	lsls	r2, r3
 800989a:	4b0f      	ldr	r3, [pc, #60]	; (80098d8 <xTaskPriorityDisinherit+0xe8>)
 800989c:	681b      	ldr	r3, [r3, #0]
 800989e:	4313      	orrs	r3, r2
 80098a0:	4a0d      	ldr	r2, [pc, #52]	; (80098d8 <xTaskPriorityDisinherit+0xe8>)
 80098a2:	6013      	str	r3, [r2, #0]
 80098a4:	68bb      	ldr	r3, [r7, #8]
 80098a6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80098a8:	4613      	mov	r3, r2
 80098aa:	009b      	lsls	r3, r3, #2
 80098ac:	4413      	add	r3, r2
 80098ae:	009b      	lsls	r3, r3, #2
 80098b0:	4a08      	ldr	r2, [pc, #32]	; (80098d4 <xTaskPriorityDisinherit+0xe4>)
 80098b2:	441a      	add	r2, r3
 80098b4:	68bb      	ldr	r3, [r7, #8]
 80098b6:	3304      	adds	r3, #4
 80098b8:	4619      	mov	r1, r3
 80098ba:	4610      	mov	r0, r2
 80098bc:	f7fe fb98 	bl	8007ff0 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80098c0:	2301      	movs	r3, #1
 80098c2:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80098c4:	68fb      	ldr	r3, [r7, #12]
	}
 80098c6:	4618      	mov	r0, r3
 80098c8:	3710      	adds	r7, #16
 80098ca:	46bd      	mov	sp, r7
 80098cc:	bd80      	pop	{r7, pc}
 80098ce:	bf00      	nop
 80098d0:	200029ac 	.word	0x200029ac
 80098d4:	200029b0 	.word	0x200029b0
 80098d8:	20002ab4 	.word	0x20002ab4

080098dc <MX_ADC1_Init>:

static volatile uint16_t adcValues[ADC_NUM_CHANNELS];

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80098dc:	b580      	push	{r7, lr}
 80098de:	b084      	sub	sp, #16
 80098e0:	af00      	add	r7, sp, #0

  ADC_ChannelConfTypeDef sConfig;

    /**Common config
    */
  hadc1.Instance = ADC1;
 80098e2:	4b28      	ldr	r3, [pc, #160]	; (8009984 <MX_ADC1_Init+0xa8>)
 80098e4:	4a28      	ldr	r2, [pc, #160]	; (8009988 <MX_ADC1_Init+0xac>)
 80098e6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 80098e8:	4b26      	ldr	r3, [pc, #152]	; (8009984 <MX_ADC1_Init+0xa8>)
 80098ea:	f44f 7280 	mov.w	r2, #256	; 0x100
 80098ee:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80098f0:	4b24      	ldr	r3, [pc, #144]	; (8009984 <MX_ADC1_Init+0xa8>)
 80098f2:	2201      	movs	r2, #1
 80098f4:	60da      	str	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 80098f6:	4b23      	ldr	r3, [pc, #140]	; (8009984 <MX_ADC1_Init+0xa8>)
 80098f8:	2200      	movs	r2, #0
 80098fa:	615a      	str	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80098fc:	4b21      	ldr	r3, [pc, #132]	; (8009984 <MX_ADC1_Init+0xa8>)
 80098fe:	f44f 2260 	mov.w	r2, #917504	; 0xe0000
 8009902:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8009904:	4b1f      	ldr	r3, [pc, #124]	; (8009984 <MX_ADC1_Init+0xa8>)
 8009906:	2200      	movs	r2, #0
 8009908:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 4;
 800990a:	4b1e      	ldr	r3, [pc, #120]	; (8009984 <MX_ADC1_Init+0xa8>)
 800990c:	2204      	movs	r2, #4
 800990e:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8009910:	481c      	ldr	r0, [pc, #112]	; (8009984 <MX_ADC1_Init+0xa8>)
 8009912:	f7f6 fd0d 	bl	8000330 <HAL_ADC_Init>
//    Error_Handler();
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_9;
 8009916:	2309      	movs	r3, #9
 8009918:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 800991a:	2301      	movs	r3, #1
 800991c:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_55CYCLES_5;
 800991e:	2305      	movs	r3, #5
 8009920:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009922:	1d3b      	adds	r3, r7, #4
 8009924:	4619      	mov	r1, r3
 8009926:	4817      	ldr	r0, [pc, #92]	; (8009984 <MX_ADC1_Init+0xa8>)
 8009928:	f7f6 ff0c 	bl	8000744 <HAL_ADC_ConfigChannel>
//    Error_Handler();
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_5;
 800992c:	2305      	movs	r3, #5
 800992e:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 2;
 8009930:	2302      	movs	r3, #2
 8009932:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009934:	1d3b      	adds	r3, r7, #4
 8009936:	4619      	mov	r1, r3
 8009938:	4812      	ldr	r0, [pc, #72]	; (8009984 <MX_ADC1_Init+0xa8>)
 800993a:	f7f6 ff03 	bl	8000744 <HAL_ADC_ConfigChannel>
//    Error_Handler();
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_6;
 800993e:	2306      	movs	r3, #6
 8009940:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 3;
 8009942:	2303      	movs	r3, #3
 8009944:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009946:	1d3b      	adds	r3, r7, #4
 8009948:	4619      	mov	r1, r3
 800994a:	480e      	ldr	r0, [pc, #56]	; (8009984 <MX_ADC1_Init+0xa8>)
 800994c:	f7f6 fefa 	bl	8000744 <HAL_ADC_ConfigChannel>
//    Error_Handler();
  }

    /**Configure Regular Channel
    */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 8009950:	2310      	movs	r3, #16
 8009952:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 4;
 8009954:	2304      	movs	r3, #4
 8009956:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8009958:	1d3b      	adds	r3, r7, #4
 800995a:	4619      	mov	r1, r3
 800995c:	4809      	ldr	r0, [pc, #36]	; (8009984 <MX_ADC1_Init+0xa8>)
 800995e:	f7f6 fef1 	bl	8000744 <HAL_ADC_ConfigChannel>
  {
//    Error_Handler();
  }

  while(HAL_ADCEx_Calibration_Start(&hadc1) != HAL_OK); //  
 8009962:	bf00      	nop
 8009964:	4807      	ldr	r0, [pc, #28]	; (8009984 <MX_ADC1_Init+0xa8>)
 8009966:	f7f7 f93b 	bl	8000be0 <HAL_ADCEx_Calibration_Start>
 800996a:	4603      	mov	r3, r0
 800996c:	2b00      	cmp	r3, #0
 800996e:	d1f9      	bne.n	8009964 <MX_ADC1_Init+0x88>

  HAL_ADC_Start_DMA(&hadc1, (uint32_t*) &adcValues, ADC_NUM_CHANNELS);
 8009970:	2204      	movs	r2, #4
 8009972:	4906      	ldr	r1, [pc, #24]	; (800998c <MX_ADC1_Init+0xb0>)
 8009974:	4803      	ldr	r0, [pc, #12]	; (8009984 <MX_ADC1_Init+0xa8>)
 8009976:	f7f6 fdeb 	bl	8000550 <HAL_ADC_Start_DMA>

}
 800997a:	bf00      	nop
 800997c:	3710      	adds	r7, #16
 800997e:	46bd      	mov	sp, r7
 8009980:	bd80      	pop	{r7, pc}
 8009982:	bf00      	nop
 8009984:	20002d18 	.word	0x20002d18
 8009988:	40012400 	.word	0x40012400
 800998c:	20002adc 	.word	0x20002adc

08009990 <consoleInput>:
#endif

//*****************************************************************************
//	      USB
void consoleInput(uint8_t* Buf, uint32_t Len)
{
 8009990:	b580      	push	{r7, lr}
 8009992:	b084      	sub	sp, #16
 8009994:	af00      	add	r7, sp, #0
 8009996:	6078      	str	r0, [r7, #4]
 8009998:	6039      	str	r1, [r7, #0]
	uint32_t i;
	portBASE_TYPE xHigherPriorityTaskWoken;

	/* We have not woken a task at the start of the ISR. */
	xHigherPriorityTaskWoken = pdFALSE;
 800999a:	2300      	movs	r3, #0
 800999c:	60bb      	str	r3, [r7, #8]

	if (xQueueCmdBuffer)
 800999e:	4b11      	ldr	r3, [pc, #68]	; (80099e4 <consoleInput+0x54>)
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	2b00      	cmp	r3, #0
 80099a4:	d013      	beq.n	80099ce <consoleInput+0x3e>
	{
		for (i = 0; i < Len; i++)
 80099a6:	2300      	movs	r3, #0
 80099a8:	60fb      	str	r3, [r7, #12]
 80099aa:	e00c      	b.n	80099c6 <consoleInput+0x36>
		{
			xQueueSendFromISR(xQueueCmdBuffer, &Buf[i], &xHigherPriorityTaskWoken);
 80099ac:	4b0d      	ldr	r3, [pc, #52]	; (80099e4 <consoleInput+0x54>)
 80099ae:	6818      	ldr	r0, [r3, #0]
 80099b0:	687a      	ldr	r2, [r7, #4]
 80099b2:	68fb      	ldr	r3, [r7, #12]
 80099b4:	18d1      	adds	r1, r2, r3
 80099b6:	f107 0208 	add.w	r2, r7, #8
 80099ba:	2300      	movs	r3, #0
 80099bc:	f7fe ffcc 	bl	8008958 <xQueueGenericSendFromISR>
		for (i = 0; i < Len; i++)
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	3301      	adds	r3, #1
 80099c4:	60fb      	str	r3, [r7, #12]
 80099c6:	68fa      	ldr	r2, [r7, #12]
 80099c8:	683b      	ldr	r3, [r7, #0]
 80099ca:	429a      	cmp	r2, r3
 80099cc:	d3ee      	bcc.n	80099ac <consoleInput+0x1c>
		}
	}

//	HAL_GPIO_TogglePin(LED_ERR_GPIO_Port, LED_ERR_Pin);
	/* Now the buffer is empty we can switch context if necessary. */
	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80099ce:	68bb      	ldr	r3, [r7, #8]
 80099d0:	2b00      	cmp	r3, #0
 80099d2:	d003      	beq.n	80099dc <consoleInput+0x4c>
 80099d4:	4b04      	ldr	r3, [pc, #16]	; (80099e8 <consoleInput+0x58>)
 80099d6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80099da:	601a      	str	r2, [r3, #0]
}
 80099dc:	bf00      	nop
 80099de:	3710      	adds	r7, #16
 80099e0:	46bd      	mov	sp, r7
 80099e2:	bd80      	pop	{r7, pc}
 80099e4:	20002ae4 	.word	0x20002ae4
 80099e8:	e000ed04 	.word	0xe000ed04

080099ec <configureTimerForRunTimeStats>:
void vApplicationMallocFailedHook(void);

/* USER CODE BEGIN 1 */
/* Functions needed when configGENERATE_RUN_TIME_STATS is on */
__weak void configureTimerForRunTimeStats(void)
{
 80099ec:	b480      	push	{r7}
 80099ee:	af00      	add	r7, sp, #0

}
 80099f0:	bf00      	nop
 80099f2:	46bd      	mov	sp, r7
 80099f4:	bc80      	pop	{r7}
 80099f6:	4770      	bx	lr

080099f8 <getRunTimeCounterValue>:

__weak unsigned long getRunTimeCounterValue(void)
{
 80099f8:	b480      	push	{r7}
 80099fa:	af00      	add	r7, sp, #0
return 0;
 80099fc:	2300      	movs	r3, #0
}
 80099fe:	4618      	mov	r0, r3
 8009a00:	46bd      	mov	sp, r7
 8009a02:	bc80      	pop	{r7}
 8009a04:	4770      	bx	lr

08009a06 <vApplicationIdleHook>:
/* USER CODE END 1 */

/* USER CODE BEGIN 2 */
__weak void vApplicationIdleHook( void )
{
 8009a06:	b480      	push	{r7}
 8009a08:	af00      	add	r7, sp, #0
   specified, or call vTaskDelay()). If the application makes use of the
   vTaskDelete() API function (as this demo application does) then it is also
   important that vApplicationIdleHook() is permitted to return to its calling
   function, because it is the responsibility of the idle task to clean up
   memory allocated by the kernel to any task that has since been deleted. */
}
 8009a0a:	bf00      	nop
 8009a0c:	46bd      	mov	sp, r7
 8009a0e:	bc80      	pop	{r7}
 8009a10:	4770      	bx	lr

08009a12 <vApplicationTickHook>:
/* USER CODE END 2 */

/* USER CODE BEGIN 3 */
__weak void vApplicationTickHook( void )
{
 8009a12:	b480      	push	{r7}
 8009a14:	af00      	add	r7, sp, #0
   /* This function will be called by each tick interrupt if
   configUSE_TICK_HOOK is set to 1 in FreeRTOSConfig.h. User code can be
   added here, but the tick hook is called from an interrupt context, so
   code must not attempt to block, and only the interrupt safe FreeRTOS API
   functions can be used (those that end in FromISR()). */
}
 8009a16:	bf00      	nop
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	bc80      	pop	{r7}
 8009a1c:	4770      	bx	lr

08009a1e <vApplicationMallocFailedHook>:
/* USER CODE END 3 */

/* USER CODE BEGIN 5 */
__weak void vApplicationMallocFailedHook(void)
{
 8009a1e:	b480      	push	{r7}
 8009a20:	af00      	add	r7, sp, #0
   demo application. If heap_1.c or heap_2.c are used, then the size of the
   heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
   FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
   to query the size of free heap space that remains (although it does not
   provide information on how the remaining heap might be fragmented). */
}
 8009a22:	bf00      	nop
 8009a24:	46bd      	mov	sp, r7
 8009a26:	bc80      	pop	{r7}
 8009a28:	4770      	bx	lr

08009a2a <PreSleepProcessing>:
/* USER CODE END 5 */

/* USER CODE BEGIN PREPOSTSLEEP */
__weak void PreSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 8009a2a:	b480      	push	{r7}
 8009a2c:	b083      	sub	sp, #12
 8009a2e:	af00      	add	r7, sp, #0
 8009a30:	6078      	str	r0, [r7, #4]
/* place for user code */ 
}
 8009a32:	bf00      	nop
 8009a34:	370c      	adds	r7, #12
 8009a36:	46bd      	mov	sp, r7
 8009a38:	bc80      	pop	{r7}
 8009a3a:	4770      	bx	lr

08009a3c <PostSleepProcessing>:

__weak void PostSleepProcessing(uint32_t *ulExpectedIdleTime)
{
 8009a3c:	b480      	push	{r7}
 8009a3e:	b083      	sub	sp, #12
 8009a40:	af00      	add	r7, sp, #0
 8009a42:	6078      	str	r0, [r7, #4]
/* place for user code */
}
 8009a44:	bf00      	nop
 8009a46:	370c      	adds	r7, #12
 8009a48:	46bd      	mov	sp, r7
 8009a4a:	bc80      	pop	{r7}
 8009a4c:	4770      	bx	lr
	...

08009a50 <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 8009a50:	b580      	push	{r7, lr}
 8009a52:	af00      	add	r7, sp, #0

  hi2c2.Instance = I2C2;
 8009a54:	4b12      	ldr	r3, [pc, #72]	; (8009aa0 <MX_I2C2_Init+0x50>)
 8009a56:	4a13      	ldr	r2, [pc, #76]	; (8009aa4 <MX_I2C2_Init+0x54>)
 8009a58:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8009a5a:	4b11      	ldr	r3, [pc, #68]	; (8009aa0 <MX_I2C2_Init+0x50>)
 8009a5c:	4a12      	ldr	r2, [pc, #72]	; (8009aa8 <MX_I2C2_Init+0x58>)
 8009a5e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8009a60:	4b0f      	ldr	r3, [pc, #60]	; (8009aa0 <MX_I2C2_Init+0x50>)
 8009a62:	2200      	movs	r2, #0
 8009a64:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8009a66:	4b0e      	ldr	r3, [pc, #56]	; (8009aa0 <MX_I2C2_Init+0x50>)
 8009a68:	2200      	movs	r2, #0
 8009a6a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8009a6c:	4b0c      	ldr	r3, [pc, #48]	; (8009aa0 <MX_I2C2_Init+0x50>)
 8009a6e:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8009a72:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8009a74:	4b0a      	ldr	r3, [pc, #40]	; (8009aa0 <MX_I2C2_Init+0x50>)
 8009a76:	2200      	movs	r2, #0
 8009a78:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8009a7a:	4b09      	ldr	r3, [pc, #36]	; (8009aa0 <MX_I2C2_Init+0x50>)
 8009a7c:	2200      	movs	r2, #0
 8009a7e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8009a80:	4b07      	ldr	r3, [pc, #28]	; (8009aa0 <MX_I2C2_Init+0x50>)
 8009a82:	2200      	movs	r2, #0
 8009a84:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8009a86:	4b06      	ldr	r3, [pc, #24]	; (8009aa0 <MX_I2C2_Init+0x50>)
 8009a88:	2200      	movs	r2, #0
 8009a8a:	621a      	str	r2, [r3, #32]

  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8009a8c:	4804      	ldr	r0, [pc, #16]	; (8009aa0 <MX_I2C2_Init+0x50>)
 8009a8e:	f7f8 fa9b 	bl	8001fc8 <HAL_I2C_Init>
 8009a92:	4603      	mov	r3, r0
 8009a94:	2b00      	cmp	r3, #0
 8009a96:	d001      	beq.n	8009a9c <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8009a98:	f000 fe40 	bl	800a71c <Error_Handler>
  }
}
 8009a9c:	bf00      	nop
 8009a9e:	bd80      	pop	{r7, pc}
 8009aa0:	20002d80 	.word	0x20002d80
 8009aa4:	40005800 	.word	0x40005800
 8009aa8:	000186a0 	.word	0x000186a0

08009aac <i2cRead>:

uint8_t i2cRead(uint8_t Addr, uint8_t Reg, uint8_t len, uint8_t* Data)
{
 8009aac:	b580      	push	{r7, lr}
 8009aae:	b088      	sub	sp, #32
 8009ab0:	af04      	add	r7, sp, #16
 8009ab2:	603b      	str	r3, [r7, #0]
 8009ab4:	4603      	mov	r3, r0
 8009ab6:	71fb      	strb	r3, [r7, #7]
 8009ab8:	460b      	mov	r3, r1
 8009aba:	71bb      	strb	r3, [r7, #6]
 8009abc:	4613      	mov	r3, r2
 8009abe:	717b      	strb	r3, [r7, #5]
	HAL_StatusTypeDef status = HAL_OK;
 8009ac0:	2300      	movs	r3, #0
 8009ac2:	73bb      	strb	r3, [r7, #14]
	uint8_t result = 0;
 8009ac4:	2300      	movs	r3, #0
 8009ac6:	73fb      	strb	r3, [r7, #15]

	status = HAL_I2C_Mem_Read(&hi2c2, Addr, Reg, I2C_MEMADD_SIZE_8BIT, Data, len, 0xFF);
 8009ac8:	79fb      	ldrb	r3, [r7, #7]
 8009aca:	b299      	uxth	r1, r3
 8009acc:	79bb      	ldrb	r3, [r7, #6]
 8009ace:	b298      	uxth	r0, r3
 8009ad0:	797b      	ldrb	r3, [r7, #5]
 8009ad2:	b29b      	uxth	r3, r3
 8009ad4:	22ff      	movs	r2, #255	; 0xff
 8009ad6:	9202      	str	r2, [sp, #8]
 8009ad8:	9301      	str	r3, [sp, #4]
 8009ada:	683b      	ldr	r3, [r7, #0]
 8009adc:	9300      	str	r3, [sp, #0]
 8009ade:	2301      	movs	r3, #1
 8009ae0:	4602      	mov	r2, r0
 8009ae2:	480b      	ldr	r0, [pc, #44]	; (8009b10 <i2cRead+0x64>)
 8009ae4:	f7f8 fbc4 	bl	8002270 <HAL_I2C_Mem_Read>
 8009ae8:	4603      	mov	r3, r0
 8009aea:	73bb      	strb	r3, [r7, #14]

	if(status != HAL_OK)
 8009aec:	7bbb      	ldrb	r3, [r7, #14]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d004      	beq.n	8009afc <i2cRead+0x50>
	{
//		Error();
		result = 0;
 8009af2:	2300      	movs	r3, #0
 8009af4:	73fb      	strb	r3, [r7, #15]
		Error_Handler();
 8009af6:	f000 fe11 	bl	800a71c <Error_Handler>
 8009afa:	e004      	b.n	8009b06 <i2cRead+0x5a>
	}
	else
	{
		vTaskDelay(10);
 8009afc:	200a      	movs	r0, #10
 8009afe:	f7ff f999 	bl	8008e34 <vTaskDelay>
		result = 1;
 8009b02:	2301      	movs	r3, #1
 8009b04:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 8009b06:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b08:	4618      	mov	r0, r3
 8009b0a:	3710      	adds	r7, #16
 8009b0c:	46bd      	mov	sp, r7
 8009b0e:	bd80      	pop	{r7, pc}
 8009b10:	20002d80 	.word	0x20002d80

08009b14 <i2cWrite>:
*                  Data -   
*  on return:      uint_8 -  
*                  1 - , 0 - 
*************************************************************/
uint8_t i2cWrite(uint16_t Addr, uint8_t Reg, uint8_t Data)
{
 8009b14:	b580      	push	{r7, lr}
 8009b16:	b088      	sub	sp, #32
 8009b18:	af04      	add	r7, sp, #16
 8009b1a:	4603      	mov	r3, r0
 8009b1c:	80fb      	strh	r3, [r7, #6]
 8009b1e:	460b      	mov	r3, r1
 8009b20:	717b      	strb	r3, [r7, #5]
 8009b22:	4613      	mov	r3, r2
 8009b24:	713b      	strb	r3, [r7, #4]
	HAL_StatusTypeDef status = HAL_OK;
 8009b26:	2300      	movs	r3, #0
 8009b28:	73bb      	strb	r3, [r7, #14]
	uint8_t result = 0;
 8009b2a:	2300      	movs	r3, #0
 8009b2c:	73fb      	strb	r3, [r7, #15]

	status = HAL_I2C_Mem_Write(&hi2c2, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, &Data, 1, 0xFF);
 8009b2e:	797b      	ldrb	r3, [r7, #5]
 8009b30:	b29a      	uxth	r2, r3
 8009b32:	88f9      	ldrh	r1, [r7, #6]
 8009b34:	23ff      	movs	r3, #255	; 0xff
 8009b36:	9302      	str	r3, [sp, #8]
 8009b38:	2301      	movs	r3, #1
 8009b3a:	9301      	str	r3, [sp, #4]
 8009b3c:	1d3b      	adds	r3, r7, #4
 8009b3e:	9300      	str	r3, [sp, #0]
 8009b40:	2301      	movs	r3, #1
 8009b42:	480b      	ldr	r0, [pc, #44]	; (8009b70 <i2cWrite+0x5c>)
 8009b44:	f7f8 fac6 	bl	80020d4 <HAL_I2C_Mem_Write>
 8009b48:	4603      	mov	r3, r0
 8009b4a:	73bb      	strb	r3, [r7, #14]

	if(status != HAL_OK)
 8009b4c:	7bbb      	ldrb	r3, [r7, #14]
 8009b4e:	2b00      	cmp	r3, #0
 8009b50:	d004      	beq.n	8009b5c <i2cWrite+0x48>
	{
		result = 1;
 8009b52:	2301      	movs	r3, #1
 8009b54:	73fb      	strb	r3, [r7, #15]
		Error_Handler();
 8009b56:	f000 fde1 	bl	800a71c <Error_Handler>
 8009b5a:	e004      	b.n	8009b66 <i2cWrite+0x52>
	}
	else
	{
		vTaskDelay(10);
 8009b5c:	200a      	movs	r0, #10
 8009b5e:	f7ff f969 	bl	8008e34 <vTaskDelay>
		result = 0;
 8009b62:	2300      	movs	r3, #0
 8009b64:	73fb      	strb	r3, [r7, #15]
	}

	return result;
 8009b66:	7bfb      	ldrb	r3, [r7, #15]
}
 8009b68:	4618      	mov	r0, r3
 8009b6a:	3710      	adds	r7, #16
 8009b6c:	46bd      	mov	sp, r7
 8009b6e:	bd80      	pop	{r7, pc}
 8009b70:	20002d80 	.word	0x20002d80

08009b74 <l3gd20Config>:
#define     l3gd20IrqConfig()	;
#endif


bool l3gd20Config(void)
{
 8009b74:	b580      	push	{r7, lr}
 8009b76:	b082      	sub	sp, #8
 8009b78:	af00      	add	r7, sp, #0
    bool ack;

    ack = i2cWrite(L3GD20_ADDRESS, L3GD20_CTRL_REG4, L3GD20_FS_SEL_2000DPS);
 8009b7a:	22f0      	movs	r2, #240	; 0xf0
 8009b7c:	2123      	movs	r1, #35	; 0x23
 8009b7e:	20d4      	movs	r0, #212	; 0xd4
 8009b80:	f7ff ffc8 	bl	8009b14 <i2cWrite>
 8009b84:	4603      	mov	r3, r0
 8009b86:	2b00      	cmp	r3, #0
 8009b88:	bf14      	ite	ne
 8009b8a:	2301      	movne	r3, #1
 8009b8c:	2300      	moveq	r3, #0
 8009b8e:	71fb      	strb	r3, [r7, #7]
    if (ack)
 8009b90:	79fb      	ldrb	r3, [r7, #7]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	d001      	beq.n	8009b9a <l3gd20Config+0x26>
    {
    	return false;
 8009b96:	2300      	movs	r3, #0
 8009b98:	e010      	b.n	8009bbc <l3gd20Config+0x48>
    }

    ack = i2cWrite(L3GD20_ADDRESS, L3GD20_CTRL_REG1, L3GD20_POWER_ON | L3GD20_ODR_760HZ);
 8009b9a:	22cf      	movs	r2, #207	; 0xcf
 8009b9c:	2120      	movs	r1, #32
 8009b9e:	20d4      	movs	r0, #212	; 0xd4
 8009ba0:	f7ff ffb8 	bl	8009b14 <i2cWrite>
 8009ba4:	4603      	mov	r3, r0
 8009ba6:	2b00      	cmp	r3, #0
 8009ba8:	bf14      	ite	ne
 8009baa:	2301      	movne	r3, #1
 8009bac:	2300      	moveq	r3, #0
 8009bae:	71fb      	strb	r3, [r7, #7]
    if (ack)
 8009bb0:	79fb      	ldrb	r3, [r7, #7]
 8009bb2:	2b00      	cmp	r3, #0
 8009bb4:	d001      	beq.n	8009bba <l3gd20Config+0x46>
    {
    	return false;
 8009bb6:	2300      	movs	r3, #0
 8009bb8:	e000      	b.n	8009bbc <l3gd20Config+0x48>
//    if (!ack) return false;
//
//    i2cWrite(L3GD20_ADDRESS, L3GD20_FIFO_CTRL_REG, L3GD20_STREAM_MODE);
//    if (!ack) return false;

    return true;
 8009bba:	2301      	movs	r3, #1
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	3708      	adds	r7, #8
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}

08009bc4 <l3gd20Detect>:

bool l3gd20Detect(void)
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b082      	sub	sp, #8
 8009bc8:	af00      	add	r7, sp, #0
    uint8_t deviceid;

    if (!i2cRead(L3GD20_ADDRESS, L3GD20_WHO_AM_I, 1, &deviceid))
 8009bca:	1dfb      	adds	r3, r7, #7
 8009bcc:	2201      	movs	r2, #1
 8009bce:	210f      	movs	r1, #15
 8009bd0:	20d4      	movs	r0, #212	; 0xd4
 8009bd2:	f7ff ff6b 	bl	8009aac <i2cRead>
 8009bd6:	4603      	mov	r3, r0
 8009bd8:	2b00      	cmp	r3, #0
 8009bda:	d101      	bne.n	8009be0 <l3gd20Detect+0x1c>
    	return false;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	e00f      	b.n	8009c00 <l3gd20Detect+0x3c>

    if (deviceid != L3GD20_ID)
 8009be0:	79fb      	ldrb	r3, [r7, #7]
 8009be2:	2bd4      	cmp	r3, #212	; 0xd4
 8009be4:	d001      	beq.n	8009bea <l3gd20Detect+0x26>
        return false;
 8009be6:	2300      	movs	r3, #0
 8009be8:	e00a      	b.n	8009c00 <l3gd20Detect+0x3c>

    l3gd20IrqConfig();

    if (!l3gd20Config())
 8009bea:	f7ff ffc3 	bl	8009b74 <l3gd20Config>
 8009bee:	4603      	mov	r3, r0
 8009bf0:	f083 0301 	eor.w	r3, r3, #1
 8009bf4:	b2db      	uxtb	r3, r3
 8009bf6:	2b00      	cmp	r3, #0
 8009bf8:	d001      	beq.n	8009bfe <l3gd20Detect+0x3a>
    	return false;
 8009bfa:	2300      	movs	r3, #0
 8009bfc:	e000      	b.n	8009c00 <l3gd20Detect+0x3c>

    return true;
 8009bfe:	2301      	movs	r3, #1
}
 8009c00:	4618      	mov	r0, r3
 8009c02:	3708      	adds	r7, #8
 8009c04:	46bd      	mov	sp, r7
 8009c06:	bd80      	pop	{r7, pc}

08009c08 <lsm303dlhcConfig>:
#else
#define lsm303dlhcIrqConfig()	;
#endif

void lsm303dlhcConfig(void)
{
 8009c08:	b580      	push	{r7, lr}
 8009c0a:	af00      	add	r7, sp, #0
//	lsm303dlhcIrqConfig();

   	SetODR(ODR_400Hz);
 8009c0c:	2007      	movs	r0, #7
 8009c0e:	f000 f842 	bl	8009c96 <SetODR>
   	SetODR_M(ODR_30Hz_M);
 8009c12:	2005      	movs	r0, #5
 8009c14:	f000 f870 	bl	8009cf8 <SetODR_M>
   	SetMode(NORMAL);
 8009c18:	2002      	movs	r0, #2
 8009c1a:	f000 f91f 	bl	8009e5c <SetMode>
   	SetModeMag(CONTINUOUS_MODE);
 8009c1e:	2000      	movs	r0, #0
 8009c20:	f000 f8f4 	bl	8009e0c <SetModeMag>
   	SetFullScale(FULLSCALE_8);
 8009c24:	2002      	movs	r0, #2
 8009c26:	f000 f9c9 	bl	8009fbc <SetFullScale>
   	SetGainMag(GAIN_1100_M);
 8009c2a:	2001      	movs	r0, #1
 8009c2c:	f000 f8c2 	bl	8009db4 <SetGainMag>
   	FIFOModeEnable(FIFO_DISABLE);
 8009c30:	2004      	movs	r0, #4
 8009c32:	f000 f9f2 	bl	800a01a <FIFOModeEnable>
   	SetAxis(X_ENABLE | Y_ENABLE | Z_ENABLE);
 8009c36:	2007      	movs	r0, #7
 8009c38:	f000 f992 	bl	8009f60 <SetAxis>
   	SetTemperature(MEMS_ENABLE);
 8009c3c:	2001      	movs	r0, #1
 8009c3e:	f000 f88a 	bl	8009d56 <SetTemperature>
#if USE_SENSOR_IRQ
   	SetInt1Pin(I1_DRDY1_ON_INT1_ENABLE);
#endif
}
 8009c42:	bf00      	nop
 8009c44:	bd80      	pop	{r7, pc}

08009c46 <ReadReg>:
 * Input			: Register Address
 * Output			: Data REad
 * Return			: None
 *******************************************************************************/
u8_t ReadReg(u8_t deviceAddr, u8_t Reg, u8_t* Data)
{
 8009c46:	b580      	push	{r7, lr}
 8009c48:	b082      	sub	sp, #8
 8009c4a:	af00      	add	r7, sp, #0
 8009c4c:	4603      	mov	r3, r0
 8009c4e:	603a      	str	r2, [r7, #0]
 8009c50:	71fb      	strb	r3, [r7, #7]
 8009c52:	460b      	mov	r3, r1
 8009c54:	71bb      	strb	r3, [r7, #6]
	return i2cRead(deviceAddr, Reg, 1, Data);
 8009c56:	79b9      	ldrb	r1, [r7, #6]
 8009c58:	79f8      	ldrb	r0, [r7, #7]
 8009c5a:	683b      	ldr	r3, [r7, #0]
 8009c5c:	2201      	movs	r2, #1
 8009c5e:	f7ff ff25 	bl	8009aac <i2cRead>
 8009c62:	4603      	mov	r3, r0
}
 8009c64:	4618      	mov	r0, r3
 8009c66:	3708      	adds	r7, #8
 8009c68:	46bd      	mov	sp, r7
 8009c6a:	bd80      	pop	{r7, pc}

08009c6c <WriteReg>:
 * Input			: Register Address, Data to be written
 * Output			: None
 * Return			: None
 *******************************************************************************/
u8_t WriteReg(u8_t deviceAddress, u8_t WriteAddr, u8_t Data)
{
 8009c6c:	b580      	push	{r7, lr}
 8009c6e:	b082      	sub	sp, #8
 8009c70:	af00      	add	r7, sp, #0
 8009c72:	4603      	mov	r3, r0
 8009c74:	71fb      	strb	r3, [r7, #7]
 8009c76:	460b      	mov	r3, r1
 8009c78:	71bb      	strb	r3, [r7, #6]
 8009c7a:	4613      	mov	r3, r2
 8009c7c:	717b      	strb	r3, [r7, #5]
	return i2cWrite(deviceAddress, WriteAddr, Data);
 8009c7e:	79fb      	ldrb	r3, [r7, #7]
 8009c80:	b29b      	uxth	r3, r3
 8009c82:	797a      	ldrb	r2, [r7, #5]
 8009c84:	79b9      	ldrb	r1, [r7, #6]
 8009c86:	4618      	mov	r0, r3
 8009c88:	f7ff ff44 	bl	8009b14 <i2cWrite>
 8009c8c:	4603      	mov	r3, r0
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3708      	adds	r7, #8
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}

08009c96 <SetODR>:
 * Input          : Output Data Rate
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetODR(ODR_t ov)
{
 8009c96:	b580      	push	{r7, lr}
 8009c98:	b084      	sub	sp, #16
 8009c9a:	af00      	add	r7, sp, #0
 8009c9c:	4603      	mov	r3, r0
 8009c9e:	71fb      	strb	r3, [r7, #7]
	u8_t value;

	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG1_A, &value))
 8009ca0:	f107 030f 	add.w	r3, r7, #15
 8009ca4:	461a      	mov	r2, r3
 8009ca6:	2120      	movs	r1, #32
 8009ca8:	2033      	movs	r0, #51	; 0x33
 8009caa:	f7ff ffcc 	bl	8009c46 <ReadReg>
 8009cae:	4603      	mov	r3, r0
 8009cb0:	2b00      	cmp	r3, #0
 8009cb2:	d103      	bne.n	8009cbc <SetODR+0x26>
	{
		Error_Handler();
 8009cb4:	f000 fd32 	bl	800a71c <Error_Handler>
		return MEMS_ERROR;
 8009cb8:	2300      	movs	r3, #0
 8009cba:	e019      	b.n	8009cf0 <SetODR+0x5a>
	}
//	Error_Handler();
	value &= 0x0f;
 8009cbc:	7bfb      	ldrb	r3, [r7, #15]
 8009cbe:	f003 030f 	and.w	r3, r3, #15
 8009cc2:	b2db      	uxtb	r3, r3
 8009cc4:	73fb      	strb	r3, [r7, #15]
	//value |= ov<<ODR_BIT;
	value |= ov << 4;
 8009cc6:	79fb      	ldrb	r3, [r7, #7]
 8009cc8:	011b      	lsls	r3, r3, #4
 8009cca:	b25a      	sxtb	r2, r3
 8009ccc:	7bfb      	ldrb	r3, [r7, #15]
 8009cce:	b25b      	sxtb	r3, r3
 8009cd0:	4313      	orrs	r3, r2
 8009cd2:	b25b      	sxtb	r3, r3
 8009cd4:	b2db      	uxtb	r3, r3
 8009cd6:	73fb      	strb	r3, [r7, #15]

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG1_A, value))
 8009cd8:	7bfb      	ldrb	r3, [r7, #15]
 8009cda:	461a      	mov	r2, r3
 8009cdc:	2120      	movs	r1, #32
 8009cde:	2033      	movs	r0, #51	; 0x33
 8009ce0:	f7ff ffc4 	bl	8009c6c <WriteReg>
 8009ce4:	4603      	mov	r3, r0
 8009ce6:	2b00      	cmp	r3, #0
 8009ce8:	d101      	bne.n	8009cee <SetODR+0x58>
		return MEMS_ERROR;
 8009cea:	2300      	movs	r3, #0
 8009cec:	e000      	b.n	8009cf0 <SetODR+0x5a>

	return MEMS_SUCCESS;
 8009cee:	2301      	movs	r3, #1
}
 8009cf0:	4618      	mov	r0, r3
 8009cf2:	3710      	adds	r7, #16
 8009cf4:	46bd      	mov	sp, r7
 8009cf6:	bd80      	pop	{r7, pc}

08009cf8 <SetODR_M>:
 * Input          : Output Data Rate
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetODR_M(ODR_M_t ov)
{
 8009cf8:	b580      	push	{r7, lr}
 8009cfa:	b084      	sub	sp, #16
 8009cfc:	af00      	add	r7, sp, #0
 8009cfe:	4603      	mov	r3, r0
 8009d00:	71fb      	strb	r3, [r7, #7]
	u8_t value;

	if (!ReadReg(MAG_I2C_ADDRESS, CRA_REG_M, &value))
 8009d02:	f107 030f 	add.w	r3, r7, #15
 8009d06:	461a      	mov	r2, r3
 8009d08:	2100      	movs	r1, #0
 8009d0a:	203d      	movs	r0, #61	; 0x3d
 8009d0c:	f7ff ff9b 	bl	8009c46 <ReadReg>
 8009d10:	4603      	mov	r3, r0
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d101      	bne.n	8009d1a <SetODR_M+0x22>
		return MEMS_ERROR;
 8009d16:	2300      	movs	r3, #0
 8009d18:	e019      	b.n	8009d4e <SetODR_M+0x56>

	value &= 0x80; //bit<6,5,1,0> must be =0 for correct working
 8009d1a:	7bfb      	ldrb	r3, [r7, #15]
 8009d1c:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 8009d20:	b2db      	uxtb	r3, r3
 8009d22:	73fb      	strb	r3, [r7, #15]
	value |= ov << ODR_M;
 8009d24:	79fb      	ldrb	r3, [r7, #7]
 8009d26:	009b      	lsls	r3, r3, #2
 8009d28:	b25a      	sxtb	r2, r3
 8009d2a:	7bfb      	ldrb	r3, [r7, #15]
 8009d2c:	b25b      	sxtb	r3, r3
 8009d2e:	4313      	orrs	r3, r2
 8009d30:	b25b      	sxtb	r3, r3
 8009d32:	b2db      	uxtb	r3, r3
 8009d34:	73fb      	strb	r3, [r7, #15]

	if (!WriteReg(MAG_I2C_ADDRESS, CRA_REG_M, value))
 8009d36:	7bfb      	ldrb	r3, [r7, #15]
 8009d38:	461a      	mov	r2, r3
 8009d3a:	2100      	movs	r1, #0
 8009d3c:	203d      	movs	r0, #61	; 0x3d
 8009d3e:	f7ff ff95 	bl	8009c6c <WriteReg>
 8009d42:	4603      	mov	r3, r0
 8009d44:	2b00      	cmp	r3, #0
 8009d46:	d101      	bne.n	8009d4c <SetODR_M+0x54>
		return MEMS_ERROR;
 8009d48:	2300      	movs	r3, #0
 8009d4a:	e000      	b.n	8009d4e <SetODR_M+0x56>

	return MEMS_SUCCESS;
 8009d4c:	2301      	movs	r3, #1
}
 8009d4e:	4618      	mov	r0, r3
 8009d50:	3710      	adds	r7, #16
 8009d52:	46bd      	mov	sp, r7
 8009d54:	bd80      	pop	{r7, pc}

08009d56 <SetTemperature>:
 * Input          : MEMS_ENABLE, MEMS_DISABLE
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetTemperature(State_t state)
{
 8009d56:	b580      	push	{r7, lr}
 8009d58:	b084      	sub	sp, #16
 8009d5a:	af00      	add	r7, sp, #0
 8009d5c:	4603      	mov	r3, r0
 8009d5e:	71fb      	strb	r3, [r7, #7]
	u8_t value;

	if (!ReadReg(MAG_I2C_ADDRESS, CRA_REG_M, &value))
 8009d60:	f107 030f 	add.w	r3, r7, #15
 8009d64:	461a      	mov	r2, r3
 8009d66:	2100      	movs	r1, #0
 8009d68:	203d      	movs	r0, #61	; 0x3d
 8009d6a:	f7ff ff6c 	bl	8009c46 <ReadReg>
 8009d6e:	4603      	mov	r3, r0
 8009d70:	2b00      	cmp	r3, #0
 8009d72:	d101      	bne.n	8009d78 <SetTemperature+0x22>
		return MEMS_ERROR;
 8009d74:	2300      	movs	r3, #0
 8009d76:	e019      	b.n	8009dac <SetTemperature+0x56>

	value &= 0x7F;
 8009d78:	7bfb      	ldrb	r3, [r7, #15]
 8009d7a:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8009d7e:	b2db      	uxtb	r3, r3
 8009d80:	73fb      	strb	r3, [r7, #15]
	value |= state << TEMP_EN;
 8009d82:	79fb      	ldrb	r3, [r7, #7]
 8009d84:	01db      	lsls	r3, r3, #7
 8009d86:	b25a      	sxtb	r2, r3
 8009d88:	7bfb      	ldrb	r3, [r7, #15]
 8009d8a:	b25b      	sxtb	r3, r3
 8009d8c:	4313      	orrs	r3, r2
 8009d8e:	b25b      	sxtb	r3, r3
 8009d90:	b2db      	uxtb	r3, r3
 8009d92:	73fb      	strb	r3, [r7, #15]

	if (!WriteReg(MAG_I2C_ADDRESS, CRA_REG_M, value))
 8009d94:	7bfb      	ldrb	r3, [r7, #15]
 8009d96:	461a      	mov	r2, r3
 8009d98:	2100      	movs	r1, #0
 8009d9a:	203d      	movs	r0, #61	; 0x3d
 8009d9c:	f7ff ff66 	bl	8009c6c <WriteReg>
 8009da0:	4603      	mov	r3, r0
 8009da2:	2b00      	cmp	r3, #0
 8009da4:	d101      	bne.n	8009daa <SetTemperature+0x54>
		return MEMS_ERROR;
 8009da6:	2300      	movs	r3, #0
 8009da8:	e000      	b.n	8009dac <SetTemperature+0x56>

	return MEMS_SUCCESS;
 8009daa:	2301      	movs	r3, #1
}
 8009dac:	4618      	mov	r0, r3
 8009dae:	3710      	adds	r7, #16
 8009db0:	46bd      	mov	sp, r7
 8009db2:	bd80      	pop	{r7, pc}

08009db4 <SetGainMag>:
 * Input          : GAIN_1100_M or GAIN_855_M or GAIN_670_M or GAIN_450_M....
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetGainMag(GAIN_M_t Gain)
{
 8009db4:	b580      	push	{r7, lr}
 8009db6:	b084      	sub	sp, #16
 8009db8:	af00      	add	r7, sp, #0
 8009dba:	4603      	mov	r3, r0
 8009dbc:	71fb      	strb	r3, [r7, #7]
	u8_t value;

	if (!ReadReg(MAG_I2C_ADDRESS, CRB_REG_M, &value))
 8009dbe:	f107 030f 	add.w	r3, r7, #15
 8009dc2:	461a      	mov	r2, r3
 8009dc4:	2101      	movs	r1, #1
 8009dc6:	203d      	movs	r0, #61	; 0x3d
 8009dc8:	f7ff ff3d 	bl	8009c46 <ReadReg>
 8009dcc:	4603      	mov	r3, r0
 8009dce:	2b00      	cmp	r3, #0
 8009dd0:	d101      	bne.n	8009dd6 <SetGainMag+0x22>
		return MEMS_ERROR;
 8009dd2:	2300      	movs	r3, #0
 8009dd4:	e016      	b.n	8009e04 <SetGainMag+0x50>

	value &= 0x00; //bit<4-0> must be =0 for correct working
 8009dd6:	2300      	movs	r3, #0
 8009dd8:	73fb      	strb	r3, [r7, #15]
	value |= Gain << GN_CFG;
 8009dda:	79fb      	ldrb	r3, [r7, #7]
 8009ddc:	015b      	lsls	r3, r3, #5
 8009dde:	b25a      	sxtb	r2, r3
 8009de0:	7bfb      	ldrb	r3, [r7, #15]
 8009de2:	b25b      	sxtb	r3, r3
 8009de4:	4313      	orrs	r3, r2
 8009de6:	b25b      	sxtb	r3, r3
 8009de8:	b2db      	uxtb	r3, r3
 8009dea:	73fb      	strb	r3, [r7, #15]

	if (!WriteReg(MAG_I2C_ADDRESS, CRB_REG_M, value))
 8009dec:	7bfb      	ldrb	r3, [r7, #15]
 8009dee:	461a      	mov	r2, r3
 8009df0:	2101      	movs	r1, #1
 8009df2:	203d      	movs	r0, #61	; 0x3d
 8009df4:	f7ff ff3a 	bl	8009c6c <WriteReg>
 8009df8:	4603      	mov	r3, r0
 8009dfa:	2b00      	cmp	r3, #0
 8009dfc:	d101      	bne.n	8009e02 <SetGainMag+0x4e>
		return MEMS_ERROR;
 8009dfe:	2300      	movs	r3, #0
 8009e00:	e000      	b.n	8009e04 <SetGainMag+0x50>

	return MEMS_SUCCESS;
 8009e02:	2301      	movs	r3, #1
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	3710      	adds	r7, #16
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}

08009e0c <SetModeMag>:
 * Input          : Modality (CONTINUOUS_MODE, or SINGLE_MODE, or SLEEP_MODE)
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetModeMag(Mode_M_t Mode)
{
 8009e0c:	b580      	push	{r7, lr}
 8009e0e:	b084      	sub	sp, #16
 8009e10:	af00      	add	r7, sp, #0
 8009e12:	4603      	mov	r3, r0
 8009e14:	71fb      	strb	r3, [r7, #7]
	u8_t value;

	if (!ReadReg(MAG_I2C_ADDRESS, MR_REG_M, &value))
 8009e16:	f107 030f 	add.w	r3, r7, #15
 8009e1a:	461a      	mov	r2, r3
 8009e1c:	2102      	movs	r1, #2
 8009e1e:	203d      	movs	r0, #61	; 0x3d
 8009e20:	f7ff ff11 	bl	8009c46 <ReadReg>
 8009e24:	4603      	mov	r3, r0
 8009e26:	2b00      	cmp	r3, #0
 8009e28:	d101      	bne.n	8009e2e <SetModeMag+0x22>
		return MEMS_ERROR;
 8009e2a:	2300      	movs	r3, #0
 8009e2c:	e012      	b.n	8009e54 <SetModeMag+0x48>

	value &= 0x00; //bit<7-3> must be =0 for correct working
 8009e2e:	2300      	movs	r3, #0
 8009e30:	73fb      	strb	r3, [r7, #15]
	value |= Mode << MODE_SEL_M;
 8009e32:	7bfa      	ldrb	r2, [r7, #15]
 8009e34:	79fb      	ldrb	r3, [r7, #7]
 8009e36:	4313      	orrs	r3, r2
 8009e38:	b2db      	uxtb	r3, r3
 8009e3a:	73fb      	strb	r3, [r7, #15]

	if (!WriteReg(MAG_I2C_ADDRESS, MR_REG_M, value))
 8009e3c:	7bfb      	ldrb	r3, [r7, #15]
 8009e3e:	461a      	mov	r2, r3
 8009e40:	2102      	movs	r1, #2
 8009e42:	203d      	movs	r0, #61	; 0x3d
 8009e44:	f7ff ff12 	bl	8009c6c <WriteReg>
 8009e48:	4603      	mov	r3, r0
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d101      	bne.n	8009e52 <SetModeMag+0x46>
		return MEMS_ERROR;
 8009e4e:	2300      	movs	r3, #0
 8009e50:	e000      	b.n	8009e54 <SetModeMag+0x48>

	return MEMS_SUCCESS;
 8009e52:	2301      	movs	r3, #1
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3710      	adds	r7, #16
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bd80      	pop	{r7, pc}

08009e5c <SetMode>:
 * Input          : Modality (NORMAL, LOW_POWER, POWER_DOWN)
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetMode(Mode_t md)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b084      	sub	sp, #16
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	4603      	mov	r3, r0
 8009e64:	71fb      	strb	r3, [r7, #7]
	u8_t value;
	u8_t value2;
	static u8_t ODR_old_value;

	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG1_A, &value))
 8009e66:	f107 030f 	add.w	r3, r7, #15
 8009e6a:	461a      	mov	r2, r3
 8009e6c:	2120      	movs	r1, #32
 8009e6e:	2033      	movs	r0, #51	; 0x33
 8009e70:	f7ff fee9 	bl	8009c46 <ReadReg>
 8009e74:	4603      	mov	r3, r0
 8009e76:	2b00      	cmp	r3, #0
 8009e78:	d101      	bne.n	8009e7e <SetMode+0x22>
		return MEMS_ERROR;
 8009e7a:	2300      	movs	r3, #0
 8009e7c:	e069      	b.n	8009f52 <SetMode+0xf6>

	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG4_A, &value2))
 8009e7e:	f107 030e 	add.w	r3, r7, #14
 8009e82:	461a      	mov	r2, r3
 8009e84:	2123      	movs	r1, #35	; 0x23
 8009e86:	2033      	movs	r0, #51	; 0x33
 8009e88:	f7ff fedd 	bl	8009c46 <ReadReg>
 8009e8c:	4603      	mov	r3, r0
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	d101      	bne.n	8009e96 <SetMode+0x3a>
		return MEMS_ERROR;
 8009e92:	2300      	movs	r3, #0
 8009e94:	e05d      	b.n	8009f52 <SetMode+0xf6>

	if ((value & 0xF0) == 0)
 8009e96:	7bfb      	ldrb	r3, [r7, #15]
 8009e98:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8009e9c:	2b00      	cmp	r3, #0
 8009e9e:	d10b      	bne.n	8009eb8 <SetMode+0x5c>
		value = value | (ODR_old_value & 0xF0); //if it comes from POWERDOWN
 8009ea0:	4b2e      	ldr	r3, [pc, #184]	; (8009f5c <SetMode+0x100>)
 8009ea2:	781b      	ldrb	r3, [r3, #0]
 8009ea4:	b25b      	sxtb	r3, r3
 8009ea6:	f023 030f 	bic.w	r3, r3, #15
 8009eaa:	b25a      	sxtb	r2, r3
 8009eac:	7bfb      	ldrb	r3, [r7, #15]
 8009eae:	b25b      	sxtb	r3, r3
 8009eb0:	4313      	orrs	r3, r2
 8009eb2:	b25b      	sxtb	r3, r3
 8009eb4:	b2db      	uxtb	r3, r3
 8009eb6:	73fb      	strb	r3, [r7, #15]

	switch (md)
 8009eb8:	79fb      	ldrb	r3, [r7, #7]
 8009eba:	2b01      	cmp	r3, #1
 8009ebc:	d01e      	beq.n	8009efc <SetMode+0xa0>
 8009ebe:	2b02      	cmp	r3, #2
 8009ec0:	d00a      	beq.n	8009ed8 <SetMode+0x7c>
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d12c      	bne.n	8009f20 <SetMode+0xc4>
	{

	case POWER_DOWN:
		ODR_old_value = value;
 8009ec6:	7bfa      	ldrb	r2, [r7, #15]
 8009ec8:	4b24      	ldr	r3, [pc, #144]	; (8009f5c <SetMode+0x100>)
 8009eca:	701a      	strb	r2, [r3, #0]
		value &= 0x0F;
 8009ecc:	7bfb      	ldrb	r3, [r7, #15]
 8009ece:	f003 030f 	and.w	r3, r3, #15
 8009ed2:	b2db      	uxtb	r3, r3
 8009ed4:	73fb      	strb	r3, [r7, #15]
		break;
 8009ed6:	e025      	b.n	8009f24 <SetMode+0xc8>

	case NORMAL:
		value &= 0xF7;
 8009ed8:	7bfb      	ldrb	r3, [r7, #15]
 8009eda:	f023 0308 	bic.w	r3, r3, #8
 8009ede:	b2db      	uxtb	r3, r3
 8009ee0:	73fb      	strb	r3, [r7, #15]
		value |= (MEMS_RESET << LPEN);
 8009ee2:	7bfb      	ldrb	r3, [r7, #15]
 8009ee4:	73fb      	strb	r3, [r7, #15]
		value2 &= 0xF7;
 8009ee6:	7bbb      	ldrb	r3, [r7, #14]
 8009ee8:	f023 0308 	bic.w	r3, r3, #8
 8009eec:	b2db      	uxtb	r3, r3
 8009eee:	73bb      	strb	r3, [r7, #14]
		value2 |= (MEMS_SET << HR); //set HighResolution_BIT
 8009ef0:	7bbb      	ldrb	r3, [r7, #14]
 8009ef2:	f043 0308 	orr.w	r3, r3, #8
 8009ef6:	b2db      	uxtb	r3, r3
 8009ef8:	73bb      	strb	r3, [r7, #14]
		break;
 8009efa:	e013      	b.n	8009f24 <SetMode+0xc8>

	case LOW_POWER:
		value &= 0xF7;
 8009efc:	7bfb      	ldrb	r3, [r7, #15]
 8009efe:	f023 0308 	bic.w	r3, r3, #8
 8009f02:	b2db      	uxtb	r3, r3
 8009f04:	73fb      	strb	r3, [r7, #15]
		value |= (MEMS_SET << LPEN);
 8009f06:	7bfb      	ldrb	r3, [r7, #15]
 8009f08:	f043 0308 	orr.w	r3, r3, #8
 8009f0c:	b2db      	uxtb	r3, r3
 8009f0e:	73fb      	strb	r3, [r7, #15]
		value2 &= 0xF7;
 8009f10:	7bbb      	ldrb	r3, [r7, #14]
 8009f12:	f023 0308 	bic.w	r3, r3, #8
 8009f16:	b2db      	uxtb	r3, r3
 8009f18:	73bb      	strb	r3, [r7, #14]
		value2 |= (MEMS_RESET << HR); //reset HighResolution_BIT
 8009f1a:	7bbb      	ldrb	r3, [r7, #14]
 8009f1c:	73bb      	strb	r3, [r7, #14]
		break;
 8009f1e:	e001      	b.n	8009f24 <SetMode+0xc8>

	default:
		return MEMS_ERROR;
 8009f20:	2300      	movs	r3, #0
 8009f22:	e016      	b.n	8009f52 <SetMode+0xf6>
	}

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG1_A, value))
 8009f24:	7bfb      	ldrb	r3, [r7, #15]
 8009f26:	461a      	mov	r2, r3
 8009f28:	2120      	movs	r1, #32
 8009f2a:	2033      	movs	r0, #51	; 0x33
 8009f2c:	f7ff fe9e 	bl	8009c6c <WriteReg>
 8009f30:	4603      	mov	r3, r0
 8009f32:	2b00      	cmp	r3, #0
 8009f34:	d101      	bne.n	8009f3a <SetMode+0xde>
		return MEMS_ERROR;
 8009f36:	2300      	movs	r3, #0
 8009f38:	e00b      	b.n	8009f52 <SetMode+0xf6>

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG4_A, value2))
 8009f3a:	7bbb      	ldrb	r3, [r7, #14]
 8009f3c:	461a      	mov	r2, r3
 8009f3e:	2123      	movs	r1, #35	; 0x23
 8009f40:	2033      	movs	r0, #51	; 0x33
 8009f42:	f7ff fe93 	bl	8009c6c <WriteReg>
 8009f46:	4603      	mov	r3, r0
 8009f48:	2b00      	cmp	r3, #0
 8009f4a:	d101      	bne.n	8009f50 <SetMode+0xf4>
		return MEMS_ERROR;
 8009f4c:	2300      	movs	r3, #0
 8009f4e:	e000      	b.n	8009f52 <SetMode+0xf6>

	return MEMS_SUCCESS;
 8009f50:	2301      	movs	r3, #1
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	3710      	adds	r7, #16
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}
 8009f5a:	bf00      	nop
 8009f5c:	20002ae8 	.word	0x20002ae8

08009f60 <SetAxis>:
 * Output         : None
 * Note           : You MUST use all input variable in the argument, as example
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetAxis(Axis_t axis)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b084      	sub	sp, #16
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	4603      	mov	r3, r0
 8009f68:	71fb      	strb	r3, [r7, #7]
	u8_t value;

	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG1_A, &value))
 8009f6a:	f107 030f 	add.w	r3, r7, #15
 8009f6e:	461a      	mov	r2, r3
 8009f70:	2120      	movs	r1, #32
 8009f72:	2033      	movs	r0, #51	; 0x33
 8009f74:	f7ff fe67 	bl	8009c46 <ReadReg>
 8009f78:	4603      	mov	r3, r0
 8009f7a:	2b00      	cmp	r3, #0
 8009f7c:	d101      	bne.n	8009f82 <SetAxis+0x22>
		return MEMS_ERROR;
 8009f7e:	2300      	movs	r3, #0
 8009f80:	e018      	b.n	8009fb4 <SetAxis+0x54>
	value &= 0xF8;
 8009f82:	7bfb      	ldrb	r3, [r7, #15]
 8009f84:	f023 0307 	bic.w	r3, r3, #7
 8009f88:	b2db      	uxtb	r3, r3
 8009f8a:	73fb      	strb	r3, [r7, #15]
	value |= (0x07 & axis);
 8009f8c:	79fb      	ldrb	r3, [r7, #7]
 8009f8e:	f003 0307 	and.w	r3, r3, #7
 8009f92:	b2da      	uxtb	r2, r3
 8009f94:	7bfb      	ldrb	r3, [r7, #15]
 8009f96:	4313      	orrs	r3, r2
 8009f98:	b2db      	uxtb	r3, r3
 8009f9a:	73fb      	strb	r3, [r7, #15]

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG1_A, value))
 8009f9c:	7bfb      	ldrb	r3, [r7, #15]
 8009f9e:	461a      	mov	r2, r3
 8009fa0:	2120      	movs	r1, #32
 8009fa2:	2033      	movs	r0, #51	; 0x33
 8009fa4:	f7ff fe62 	bl	8009c6c <WriteReg>
 8009fa8:	4603      	mov	r3, r0
 8009faa:	2b00      	cmp	r3, #0
 8009fac:	d101      	bne.n	8009fb2 <SetAxis+0x52>
		return MEMS_ERROR;
 8009fae:	2300      	movs	r3, #0
 8009fb0:	e000      	b.n	8009fb4 <SetAxis+0x54>

	return MEMS_SUCCESS;
 8009fb2:	2301      	movs	r3, #1
}
 8009fb4:	4618      	mov	r0, r3
 8009fb6:	3710      	adds	r7, #16
 8009fb8:	46bd      	mov	sp, r7
 8009fba:	bd80      	pop	{r7, pc}

08009fbc <SetFullScale>:
 * Input          : FULLSCALE_2/FULLSCALE_4/FULLSCALE_8/FULLSCALE_16
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t SetFullScale(Fullscale_t fs)
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b084      	sub	sp, #16
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	4603      	mov	r3, r0
 8009fc4:	71fb      	strb	r3, [r7, #7]
	u8_t value;

	if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG4_A, &value))
 8009fc6:	f107 030f 	add.w	r3, r7, #15
 8009fca:	461a      	mov	r2, r3
 8009fcc:	2123      	movs	r1, #35	; 0x23
 8009fce:	2033      	movs	r0, #51	; 0x33
 8009fd0:	f7ff fe39 	bl	8009c46 <ReadReg>
 8009fd4:	4603      	mov	r3, r0
 8009fd6:	2b00      	cmp	r3, #0
 8009fd8:	d101      	bne.n	8009fde <SetFullScale+0x22>
		return MEMS_ERROR;
 8009fda:	2300      	movs	r3, #0
 8009fdc:	e019      	b.n	800a012 <SetFullScale+0x56>

	value &= 0xCF;
 8009fde:	7bfb      	ldrb	r3, [r7, #15]
 8009fe0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8009fe4:	b2db      	uxtb	r3, r3
 8009fe6:	73fb      	strb	r3, [r7, #15]
	value |= (fs << FS);
 8009fe8:	79fb      	ldrb	r3, [r7, #7]
 8009fea:	011b      	lsls	r3, r3, #4
 8009fec:	b25a      	sxtb	r2, r3
 8009fee:	7bfb      	ldrb	r3, [r7, #15]
 8009ff0:	b25b      	sxtb	r3, r3
 8009ff2:	4313      	orrs	r3, r2
 8009ff4:	b25b      	sxtb	r3, r3
 8009ff6:	b2db      	uxtb	r3, r3
 8009ff8:	73fb      	strb	r3, [r7, #15]

	if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG4_A, value))
 8009ffa:	7bfb      	ldrb	r3, [r7, #15]
 8009ffc:	461a      	mov	r2, r3
 8009ffe:	2123      	movs	r1, #35	; 0x23
 800a000:	2033      	movs	r0, #51	; 0x33
 800a002:	f7ff fe33 	bl	8009c6c <WriteReg>
 800a006:	4603      	mov	r3, r0
 800a008:	2b00      	cmp	r3, #0
 800a00a:	d101      	bne.n	800a010 <SetFullScale+0x54>
		return MEMS_ERROR;
 800a00c:	2300      	movs	r3, #0
 800a00e:	e000      	b.n	800a012 <SetFullScale+0x56>

	return MEMS_SUCCESS;
 800a010:	2301      	movs	r3, #1
}
 800a012:	4618      	mov	r0, r3
 800a014:	3710      	adds	r7, #16
 800a016:	46bd      	mov	sp, r7
 800a018:	bd80      	pop	{r7, pc}

0800a01a <FIFOModeEnable>:
 * Input          : FIFO_DISABLE, FIFO_BYPASS_MODE, FIFO_MODE, FIFO_STREAM_MODE, FIFO_TRIGGER_MODE
 * Output         : None
 * Return         : Status [MEMS_ERROR, MEMS_SUCCESS]
 *******************************************************************************/
status_t FIFOModeEnable(FifoMode_t fm)
{
 800a01a:	b580      	push	{r7, lr}
 800a01c:	b084      	sub	sp, #16
 800a01e:	af00      	add	r7, sp, #0
 800a020:	4603      	mov	r3, r0
 800a022:	71fb      	strb	r3, [r7, #7]
	u8_t value;

	if (fm == FIFO_DISABLE)
 800a024:	79fb      	ldrb	r3, [r7, #7]
 800a026:	2b04      	cmp	r3, #4
 800a028:	d139      	bne.n	800a09e <FIFOModeEnable+0x84>
	{
		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 800a02a:	f107 030f 	add.w	r3, r7, #15
 800a02e:	461a      	mov	r2, r3
 800a030:	212e      	movs	r1, #46	; 0x2e
 800a032:	2033      	movs	r0, #51	; 0x33
 800a034:	f7ff fe07 	bl	8009c46 <ReadReg>
 800a038:	4603      	mov	r3, r0
 800a03a:	2b00      	cmp	r3, #0
 800a03c:	d101      	bne.n	800a042 <FIFOModeEnable+0x28>
			return MEMS_ERROR;
 800a03e:	2300      	movs	r3, #0
 800a040:	e152      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
		value &= 0x1f;
 800a042:	7bfb      	ldrb	r3, [r7, #15]
 800a044:	f003 031f 	and.w	r3, r3, #31
 800a048:	b2db      	uxtb	r3, r3
 800a04a:	73fb      	strb	r3, [r7, #15]
		value |= (FIFO_BYPASS_MODE << FM);
 800a04c:	7bfb      	ldrb	r3, [r7, #15]
 800a04e:	73fb      	strb	r3, [r7, #15]
		if (!WriteReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, value)) //fifo mode bypass
 800a050:	7bfb      	ldrb	r3, [r7, #15]
 800a052:	461a      	mov	r2, r3
 800a054:	212e      	movs	r1, #46	; 0x2e
 800a056:	2033      	movs	r0, #51	; 0x33
 800a058:	f7ff fe08 	bl	8009c6c <WriteReg>
 800a05c:	4603      	mov	r3, r0
 800a05e:	2b00      	cmp	r3, #0
 800a060:	d101      	bne.n	800a066 <FIFOModeEnable+0x4c>
			return MEMS_ERROR;
 800a062:	2300      	movs	r3, #0
 800a064:	e140      	b.n	800a2e8 <FIFOModeEnable+0x2ce>

		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 800a066:	f107 030f 	add.w	r3, r7, #15
 800a06a:	461a      	mov	r2, r3
 800a06c:	2124      	movs	r1, #36	; 0x24
 800a06e:	2033      	movs	r0, #51	; 0x33
 800a070:	f7ff fde9 	bl	8009c46 <ReadReg>
 800a074:	4603      	mov	r3, r0
 800a076:	2b00      	cmp	r3, #0
 800a078:	d101      	bne.n	800a07e <FIFOModeEnable+0x64>
			return MEMS_ERROR;
 800a07a:	2300      	movs	r3, #0
 800a07c:	e134      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
		value &= 0xBF;
 800a07e:	7bfb      	ldrb	r3, [r7, #15]
 800a080:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a084:	b2db      	uxtb	r3, r3
 800a086:	73fb      	strb	r3, [r7, #15]
		if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG5_A, value)) //fifo disable
 800a088:	7bfb      	ldrb	r3, [r7, #15]
 800a08a:	461a      	mov	r2, r3
 800a08c:	2124      	movs	r1, #36	; 0x24
 800a08e:	2033      	movs	r0, #51	; 0x33
 800a090:	f7ff fdec 	bl	8009c6c <WriteReg>
 800a094:	4603      	mov	r3, r0
 800a096:	2b00      	cmp	r3, #0
 800a098:	d101      	bne.n	800a09e <FIFOModeEnable+0x84>
			return MEMS_ERROR;
 800a09a:	2300      	movs	r3, #0
 800a09c:	e124      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
	}

	if (fm == FIFO_BYPASS_MODE)
 800a09e:	79fb      	ldrb	r3, [r7, #7]
 800a0a0:	2b00      	cmp	r3, #0
 800a0a2:	d145      	bne.n	800a130 <FIFOModeEnable+0x116>
	{
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 800a0a4:	f107 030f 	add.w	r3, r7, #15
 800a0a8:	461a      	mov	r2, r3
 800a0aa:	2124      	movs	r1, #36	; 0x24
 800a0ac:	2033      	movs	r0, #51	; 0x33
 800a0ae:	f7ff fdca 	bl	8009c46 <ReadReg>
 800a0b2:	4603      	mov	r3, r0
 800a0b4:	2b00      	cmp	r3, #0
 800a0b6:	d101      	bne.n	800a0bc <FIFOModeEnable+0xa2>
			return MEMS_ERROR;
 800a0b8:	2300      	movs	r3, #0
 800a0ba:	e115      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
		value &= 0xBF;
 800a0bc:	7bfb      	ldrb	r3, [r7, #15]
 800a0be:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a0c2:	b2db      	uxtb	r3, r3
 800a0c4:	73fb      	strb	r3, [r7, #15]
		value |= MEMS_SET << FIFO_EN;
 800a0c6:	7bfb      	ldrb	r3, [r7, #15]
 800a0c8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a0cc:	b2db      	uxtb	r3, r3
 800a0ce:	73fb      	strb	r3, [r7, #15]
		if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG5_A, value)) //fifo enable
 800a0d0:	7bfb      	ldrb	r3, [r7, #15]
 800a0d2:	461a      	mov	r2, r3
 800a0d4:	2124      	movs	r1, #36	; 0x24
 800a0d6:	2033      	movs	r0, #51	; 0x33
 800a0d8:	f7ff fdc8 	bl	8009c6c <WriteReg>
 800a0dc:	4603      	mov	r3, r0
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	d101      	bne.n	800a0e6 <FIFOModeEnable+0xcc>
			return MEMS_ERROR;
 800a0e2:	2300      	movs	r3, #0
 800a0e4:	e100      	b.n	800a2e8 <FIFOModeEnable+0x2ce>

		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 800a0e6:	f107 030f 	add.w	r3, r7, #15
 800a0ea:	461a      	mov	r2, r3
 800a0ec:	212e      	movs	r1, #46	; 0x2e
 800a0ee:	2033      	movs	r0, #51	; 0x33
 800a0f0:	f7ff fda9 	bl	8009c46 <ReadReg>
 800a0f4:	4603      	mov	r3, r0
 800a0f6:	2b00      	cmp	r3, #0
 800a0f8:	d101      	bne.n	800a0fe <FIFOModeEnable+0xe4>
			return MEMS_ERROR;
 800a0fa:	2300      	movs	r3, #0
 800a0fc:	e0f4      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
		value &= 0x1f;
 800a0fe:	7bfb      	ldrb	r3, [r7, #15]
 800a100:	f003 031f 	and.w	r3, r3, #31
 800a104:	b2db      	uxtb	r3, r3
 800a106:	73fb      	strb	r3, [r7, #15]
		value |= (fm << FM); //fifo mode configuration
 800a108:	79fb      	ldrb	r3, [r7, #7]
 800a10a:	019b      	lsls	r3, r3, #6
 800a10c:	b25a      	sxtb	r2, r3
 800a10e:	7bfb      	ldrb	r3, [r7, #15]
 800a110:	b25b      	sxtb	r3, r3
 800a112:	4313      	orrs	r3, r2
 800a114:	b25b      	sxtb	r3, r3
 800a116:	b2db      	uxtb	r3, r3
 800a118:	73fb      	strb	r3, [r7, #15]
		if (!WriteReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, value))
 800a11a:	7bfb      	ldrb	r3, [r7, #15]
 800a11c:	461a      	mov	r2, r3
 800a11e:	212e      	movs	r1, #46	; 0x2e
 800a120:	2033      	movs	r0, #51	; 0x33
 800a122:	f7ff fda3 	bl	8009c6c <WriteReg>
 800a126:	4603      	mov	r3, r0
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d101      	bne.n	800a130 <FIFOModeEnable+0x116>
			return MEMS_ERROR;
 800a12c:	2300      	movs	r3, #0
 800a12e:	e0db      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
	}

	if (fm == FIFO_MODE)
 800a130:	79fb      	ldrb	r3, [r7, #7]
 800a132:	2b01      	cmp	r3, #1
 800a134:	d145      	bne.n	800a1c2 <FIFOModeEnable+0x1a8>
	{
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 800a136:	f107 030f 	add.w	r3, r7, #15
 800a13a:	461a      	mov	r2, r3
 800a13c:	2124      	movs	r1, #36	; 0x24
 800a13e:	2033      	movs	r0, #51	; 0x33
 800a140:	f7ff fd81 	bl	8009c46 <ReadReg>
 800a144:	4603      	mov	r3, r0
 800a146:	2b00      	cmp	r3, #0
 800a148:	d101      	bne.n	800a14e <FIFOModeEnable+0x134>
			return MEMS_ERROR;
 800a14a:	2300      	movs	r3, #0
 800a14c:	e0cc      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
		value &= 0xBF;
 800a14e:	7bfb      	ldrb	r3, [r7, #15]
 800a150:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a154:	b2db      	uxtb	r3, r3
 800a156:	73fb      	strb	r3, [r7, #15]
		value |= MEMS_SET << FIFO_EN;
 800a158:	7bfb      	ldrb	r3, [r7, #15]
 800a15a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a15e:	b2db      	uxtb	r3, r3
 800a160:	73fb      	strb	r3, [r7, #15]
		if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG5_A, value)) //fifo enable
 800a162:	7bfb      	ldrb	r3, [r7, #15]
 800a164:	461a      	mov	r2, r3
 800a166:	2124      	movs	r1, #36	; 0x24
 800a168:	2033      	movs	r0, #51	; 0x33
 800a16a:	f7ff fd7f 	bl	8009c6c <WriteReg>
 800a16e:	4603      	mov	r3, r0
 800a170:	2b00      	cmp	r3, #0
 800a172:	d101      	bne.n	800a178 <FIFOModeEnable+0x15e>
			return MEMS_ERROR;
 800a174:	2300      	movs	r3, #0
 800a176:	e0b7      	b.n	800a2e8 <FIFOModeEnable+0x2ce>

		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 800a178:	f107 030f 	add.w	r3, r7, #15
 800a17c:	461a      	mov	r2, r3
 800a17e:	212e      	movs	r1, #46	; 0x2e
 800a180:	2033      	movs	r0, #51	; 0x33
 800a182:	f7ff fd60 	bl	8009c46 <ReadReg>
 800a186:	4603      	mov	r3, r0
 800a188:	2b00      	cmp	r3, #0
 800a18a:	d101      	bne.n	800a190 <FIFOModeEnable+0x176>
			return MEMS_ERROR;
 800a18c:	2300      	movs	r3, #0
 800a18e:	e0ab      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
		value &= 0x1f;
 800a190:	7bfb      	ldrb	r3, [r7, #15]
 800a192:	f003 031f 	and.w	r3, r3, #31
 800a196:	b2db      	uxtb	r3, r3
 800a198:	73fb      	strb	r3, [r7, #15]
		value |= (fm << FM); //fifo mode configuration
 800a19a:	79fb      	ldrb	r3, [r7, #7]
 800a19c:	019b      	lsls	r3, r3, #6
 800a19e:	b25a      	sxtb	r2, r3
 800a1a0:	7bfb      	ldrb	r3, [r7, #15]
 800a1a2:	b25b      	sxtb	r3, r3
 800a1a4:	4313      	orrs	r3, r2
 800a1a6:	b25b      	sxtb	r3, r3
 800a1a8:	b2db      	uxtb	r3, r3
 800a1aa:	73fb      	strb	r3, [r7, #15]
		if (!WriteReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, value))
 800a1ac:	7bfb      	ldrb	r3, [r7, #15]
 800a1ae:	461a      	mov	r2, r3
 800a1b0:	212e      	movs	r1, #46	; 0x2e
 800a1b2:	2033      	movs	r0, #51	; 0x33
 800a1b4:	f7ff fd5a 	bl	8009c6c <WriteReg>
 800a1b8:	4603      	mov	r3, r0
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d101      	bne.n	800a1c2 <FIFOModeEnable+0x1a8>
			return MEMS_ERROR;
 800a1be:	2300      	movs	r3, #0
 800a1c0:	e092      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
	}

	if (fm == FIFO_STREAM_MODE)
 800a1c2:	79fb      	ldrb	r3, [r7, #7]
 800a1c4:	2b02      	cmp	r3, #2
 800a1c6:	d145      	bne.n	800a254 <FIFOModeEnable+0x23a>
	{
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 800a1c8:	f107 030f 	add.w	r3, r7, #15
 800a1cc:	461a      	mov	r2, r3
 800a1ce:	2124      	movs	r1, #36	; 0x24
 800a1d0:	2033      	movs	r0, #51	; 0x33
 800a1d2:	f7ff fd38 	bl	8009c46 <ReadReg>
 800a1d6:	4603      	mov	r3, r0
 800a1d8:	2b00      	cmp	r3, #0
 800a1da:	d101      	bne.n	800a1e0 <FIFOModeEnable+0x1c6>
			return MEMS_ERROR;
 800a1dc:	2300      	movs	r3, #0
 800a1de:	e083      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
		value &= 0xBF;
 800a1e0:	7bfb      	ldrb	r3, [r7, #15]
 800a1e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a1e6:	b2db      	uxtb	r3, r3
 800a1e8:	73fb      	strb	r3, [r7, #15]
		value |= MEMS_SET << FIFO_EN;
 800a1ea:	7bfb      	ldrb	r3, [r7, #15]
 800a1ec:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a1f0:	b2db      	uxtb	r3, r3
 800a1f2:	73fb      	strb	r3, [r7, #15]
		if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG5_A, value)) //fifo enable
 800a1f4:	7bfb      	ldrb	r3, [r7, #15]
 800a1f6:	461a      	mov	r2, r3
 800a1f8:	2124      	movs	r1, #36	; 0x24
 800a1fa:	2033      	movs	r0, #51	; 0x33
 800a1fc:	f7ff fd36 	bl	8009c6c <WriteReg>
 800a200:	4603      	mov	r3, r0
 800a202:	2b00      	cmp	r3, #0
 800a204:	d101      	bne.n	800a20a <FIFOModeEnable+0x1f0>
			return MEMS_ERROR;
 800a206:	2300      	movs	r3, #0
 800a208:	e06e      	b.n	800a2e8 <FIFOModeEnable+0x2ce>

		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 800a20a:	f107 030f 	add.w	r3, r7, #15
 800a20e:	461a      	mov	r2, r3
 800a210:	212e      	movs	r1, #46	; 0x2e
 800a212:	2033      	movs	r0, #51	; 0x33
 800a214:	f7ff fd17 	bl	8009c46 <ReadReg>
 800a218:	4603      	mov	r3, r0
 800a21a:	2b00      	cmp	r3, #0
 800a21c:	d101      	bne.n	800a222 <FIFOModeEnable+0x208>
			return MEMS_ERROR;
 800a21e:	2300      	movs	r3, #0
 800a220:	e062      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
		value &= 0x1f;
 800a222:	7bfb      	ldrb	r3, [r7, #15]
 800a224:	f003 031f 	and.w	r3, r3, #31
 800a228:	b2db      	uxtb	r3, r3
 800a22a:	73fb      	strb	r3, [r7, #15]
		value |= (fm << FM); //fifo mode configuration
 800a22c:	79fb      	ldrb	r3, [r7, #7]
 800a22e:	019b      	lsls	r3, r3, #6
 800a230:	b25a      	sxtb	r2, r3
 800a232:	7bfb      	ldrb	r3, [r7, #15]
 800a234:	b25b      	sxtb	r3, r3
 800a236:	4313      	orrs	r3, r2
 800a238:	b25b      	sxtb	r3, r3
 800a23a:	b2db      	uxtb	r3, r3
 800a23c:	73fb      	strb	r3, [r7, #15]
		if (!WriteReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, value))
 800a23e:	7bfb      	ldrb	r3, [r7, #15]
 800a240:	461a      	mov	r2, r3
 800a242:	212e      	movs	r1, #46	; 0x2e
 800a244:	2033      	movs	r0, #51	; 0x33
 800a246:	f7ff fd11 	bl	8009c6c <WriteReg>
 800a24a:	4603      	mov	r3, r0
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d101      	bne.n	800a254 <FIFOModeEnable+0x23a>
			return MEMS_ERROR;
 800a250:	2300      	movs	r3, #0
 800a252:	e049      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
	}

	if (fm == FIFO_TRIGGER_MODE)
 800a254:	79fb      	ldrb	r3, [r7, #7]
 800a256:	2b03      	cmp	r3, #3
 800a258:	d145      	bne.n	800a2e6 <FIFOModeEnable+0x2cc>
	{
		if (!ReadReg(ACC_I2C_ADDRESS, CTRL_REG5_A, &value))
 800a25a:	f107 030f 	add.w	r3, r7, #15
 800a25e:	461a      	mov	r2, r3
 800a260:	2124      	movs	r1, #36	; 0x24
 800a262:	2033      	movs	r0, #51	; 0x33
 800a264:	f7ff fcef 	bl	8009c46 <ReadReg>
 800a268:	4603      	mov	r3, r0
 800a26a:	2b00      	cmp	r3, #0
 800a26c:	d101      	bne.n	800a272 <FIFOModeEnable+0x258>
			return MEMS_ERROR;
 800a26e:	2300      	movs	r3, #0
 800a270:	e03a      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
		value &= 0xBF;
 800a272:	7bfb      	ldrb	r3, [r7, #15]
 800a274:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a278:	b2db      	uxtb	r3, r3
 800a27a:	73fb      	strb	r3, [r7, #15]
		value |= MEMS_SET << FIFO_EN;
 800a27c:	7bfb      	ldrb	r3, [r7, #15]
 800a27e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800a282:	b2db      	uxtb	r3, r3
 800a284:	73fb      	strb	r3, [r7, #15]
		if (!WriteReg(ACC_I2C_ADDRESS, CTRL_REG5_A, value)) //fifo enable
 800a286:	7bfb      	ldrb	r3, [r7, #15]
 800a288:	461a      	mov	r2, r3
 800a28a:	2124      	movs	r1, #36	; 0x24
 800a28c:	2033      	movs	r0, #51	; 0x33
 800a28e:	f7ff fced 	bl	8009c6c <WriteReg>
 800a292:	4603      	mov	r3, r0
 800a294:	2b00      	cmp	r3, #0
 800a296:	d101      	bne.n	800a29c <FIFOModeEnable+0x282>
			return MEMS_ERROR;
 800a298:	2300      	movs	r3, #0
 800a29a:	e025      	b.n	800a2e8 <FIFOModeEnable+0x2ce>

		if (!ReadReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, &value))
 800a29c:	f107 030f 	add.w	r3, r7, #15
 800a2a0:	461a      	mov	r2, r3
 800a2a2:	212e      	movs	r1, #46	; 0x2e
 800a2a4:	2033      	movs	r0, #51	; 0x33
 800a2a6:	f7ff fcce 	bl	8009c46 <ReadReg>
 800a2aa:	4603      	mov	r3, r0
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d101      	bne.n	800a2b4 <FIFOModeEnable+0x29a>
			return MEMS_ERROR;
 800a2b0:	2300      	movs	r3, #0
 800a2b2:	e019      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
		value &= 0x1f;
 800a2b4:	7bfb      	ldrb	r3, [r7, #15]
 800a2b6:	f003 031f 	and.w	r3, r3, #31
 800a2ba:	b2db      	uxtb	r3, r3
 800a2bc:	73fb      	strb	r3, [r7, #15]
		value |= (fm << FM); //fifo mode configuration
 800a2be:	79fb      	ldrb	r3, [r7, #7]
 800a2c0:	019b      	lsls	r3, r3, #6
 800a2c2:	b25a      	sxtb	r2, r3
 800a2c4:	7bfb      	ldrb	r3, [r7, #15]
 800a2c6:	b25b      	sxtb	r3, r3
 800a2c8:	4313      	orrs	r3, r2
 800a2ca:	b25b      	sxtb	r3, r3
 800a2cc:	b2db      	uxtb	r3, r3
 800a2ce:	73fb      	strb	r3, [r7, #15]
		if (!WriteReg(ACC_I2C_ADDRESS, FIFO_CTRL_REG_A, value))
 800a2d0:	7bfb      	ldrb	r3, [r7, #15]
 800a2d2:	461a      	mov	r2, r3
 800a2d4:	212e      	movs	r1, #46	; 0x2e
 800a2d6:	2033      	movs	r0, #51	; 0x33
 800a2d8:	f7ff fcc8 	bl	8009c6c <WriteReg>
 800a2dc:	4603      	mov	r3, r0
 800a2de:	2b00      	cmp	r3, #0
 800a2e0:	d101      	bne.n	800a2e6 <FIFOModeEnable+0x2cc>
			return MEMS_ERROR;
 800a2e2:	2300      	movs	r3, #0
 800a2e4:	e000      	b.n	800a2e8 <FIFOModeEnable+0x2ce>
	}
	return MEMS_SUCCESS;
 800a2e6:	2301      	movs	r3, #1
}
 800a2e8:	4618      	mov	r0, r3
 800a2ea:	3710      	adds	r7, #16
 800a2ec:	46bd      	mov	sp, r7
 800a2ee:	bd80      	pop	{r7, pc}

0800a2f0 <User_PWM_SetPulseValue>:
void StartDefaultTask(void const * argument);

void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);

void User_PWM_SetPulseValue(uint16_t pulseValue)
{
 800a2f0:	b480      	push	{r7}
 800a2f2:	b083      	sub	sp, #12
 800a2f4:	af00      	add	r7, sp, #0
 800a2f6:	4603      	mov	r3, r0
 800a2f8:	80fb      	strh	r3, [r7, #6]
	htim1.Instance->CCR2 = pulseValue;
 800a2fa:	4b04      	ldr	r3, [pc, #16]	; (800a30c <User_PWM_SetPulseValue+0x1c>)
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	88fa      	ldrh	r2, [r7, #6]
 800a300:	639a      	str	r2, [r3, #56]	; 0x38
}
 800a302:	bf00      	nop
 800a304:	370c      	adds	r7, #12
 800a306:	46bd      	mov	sp, r7
 800a308:	bc80      	pop	{r7}
 800a30a:	4770      	bx	lr
 800a30c:	20002dc0 	.word	0x20002dc0

0800a310 <vLedTask>:
		microrl_terminalProcess();
	}
}

void vLedTask (void *pvParameters)
{
 800a310:	b580      	push	{r7, lr}
 800a312:	b082      	sub	sp, #8
 800a314:	af00      	add	r7, sp, #0
 800a316:	6078      	str	r0, [r7, #4]

    while(1)
    {
//    	vTaskDelay(periodBlink);

        vTaskDelay(10);
 800a318:	200a      	movs	r0, #10
 800a31a:	f7fe fd8b 	bl	8008e34 <vTaskDelay>
        if(pulseValue <= 0) step = 10;
 800a31e:	4b10      	ldr	r3, [pc, #64]	; (800a360 <vLedTask+0x50>)
 800a320:	881b      	ldrh	r3, [r3, #0]
 800a322:	2b00      	cmp	r3, #0
 800a324:	d102      	bne.n	800a32c <vLedTask+0x1c>
 800a326:	4b0f      	ldr	r3, [pc, #60]	; (800a364 <vLedTask+0x54>)
 800a328:	220a      	movs	r2, #10
 800a32a:	801a      	strh	r2, [r3, #0]
        if(pulseValue >= 1000) step = -10;
 800a32c:	4b0c      	ldr	r3, [pc, #48]	; (800a360 <vLedTask+0x50>)
 800a32e:	881b      	ldrh	r3, [r3, #0]
 800a330:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800a334:	d303      	bcc.n	800a33e <vLedTask+0x2e>
 800a336:	4b0b      	ldr	r3, [pc, #44]	; (800a364 <vLedTask+0x54>)
 800a338:	f64f 72f6 	movw	r2, #65526	; 0xfff6
 800a33c:	801a      	strh	r2, [r3, #0]
        pulseValue += step;
 800a33e:	4b08      	ldr	r3, [pc, #32]	; (800a360 <vLedTask+0x50>)
 800a340:	881a      	ldrh	r2, [r3, #0]
 800a342:	4b08      	ldr	r3, [pc, #32]	; (800a364 <vLedTask+0x54>)
 800a344:	f9b3 3000 	ldrsh.w	r3, [r3]
 800a348:	b29b      	uxth	r3, r3
 800a34a:	4413      	add	r3, r2
 800a34c:	b29a      	uxth	r2, r3
 800a34e:	4b04      	ldr	r3, [pc, #16]	; (800a360 <vLedTask+0x50>)
 800a350:	801a      	strh	r2, [r3, #0]
      /** OC_Config->Pulse means TIMx->CCRx;
        * htim->Init->Period means TIMx->ARR;
        * Duty ratio equals (CCRx / (ARR + 1))
        * i.e. here equals (sConfigOC.Pulse / (htim4.Init.Period + 1))
        */
        User_PWM_SetPulseValue(pulseValue);
 800a352:	4b03      	ldr	r3, [pc, #12]	; (800a360 <vLedTask+0x50>)
 800a354:	881b      	ldrh	r3, [r3, #0]
 800a356:	4618      	mov	r0, r3
 800a358:	f7ff ffca 	bl	800a2f0 <User_PWM_SetPulseValue>
        vTaskDelay(10);
 800a35c:	e7dc      	b.n	800a318 <vLedTask+0x8>
 800a35e:	bf00      	nop
 800a360:	20002aea 	.word	0x20002aea
 800a364:	20002aec 	.word	0x20002aec

0800a368 <initTask>:
}

/* USER CODE END 0 */

portTASK_FUNCTION_PROTO(initTask, pvParameters)
{
 800a368:	b580      	push	{r7, lr}
 800a36a:	b088      	sub	sp, #32
 800a36c:	af04      	add	r7, sp, #16
 800a36e:	6078      	str	r0, [r7, #4]
	/* MCU Configuration----------------------------------------------------------*/
	uint32_t sysclock = 0;
 800a370:	2300      	movs	r3, #0
 800a372:	60fb      	str	r3, [r7, #12]

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800a374:	f7f5 ff7c 	bl	8000270 <HAL_Init>

	periodBlink = 100;
 800a378:	4b31      	ldr	r3, [pc, #196]	; (800a440 <initTask+0xd8>)
 800a37a:	2264      	movs	r2, #100	; 0x64
 800a37c:	601a      	str	r2, [r3, #0]

	/* Configure the system clock */
	SystemClock_Config();
 800a37e:	f000 f885 	bl	800a48c <SystemClock_Config>

	__HAL_RCC_I2C2_CLK_ENABLE();
 800a382:	4a30      	ldr	r2, [pc, #192]	; (800a444 <initTask+0xdc>)
 800a384:	4b2f      	ldr	r3, [pc, #188]	; (800a444 <initTask+0xdc>)
 800a386:	69db      	ldr	r3, [r3, #28]
 800a388:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a38c:	61d3      	str	r3, [r2, #28]
 800a38e:	4b2d      	ldr	r3, [pc, #180]	; (800a444 <initTask+0xdc>)
 800a390:	69db      	ldr	r3, [r3, #28]
 800a392:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800a396:	60bb      	str	r3, [r7, #8]
 800a398:	68bb      	ldr	r3, [r7, #8]
	vTaskDelay(100);
 800a39a:	2064      	movs	r0, #100	; 0x64
 800a39c:	f7fe fd4a 	bl	8008e34 <vTaskDelay>
	__HAL_RCC_I2C2_FORCE_RESET();
 800a3a0:	4a28      	ldr	r2, [pc, #160]	; (800a444 <initTask+0xdc>)
 800a3a2:	4b28      	ldr	r3, [pc, #160]	; (800a444 <initTask+0xdc>)
 800a3a4:	691b      	ldr	r3, [r3, #16]
 800a3a6:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800a3aa:	6113      	str	r3, [r2, #16]
	vTaskDelay(100);
 800a3ac:	2064      	movs	r0, #100	; 0x64
 800a3ae:	f7fe fd41 	bl	8008e34 <vTaskDelay>
	__HAL_RCC_I2C2_RELEASE_RESET();
 800a3b2:	4a24      	ldr	r2, [pc, #144]	; (800a444 <initTask+0xdc>)
 800a3b4:	4b23      	ldr	r3, [pc, #140]	; (800a444 <initTask+0xdc>)
 800a3b6:	691b      	ldr	r3, [r3, #16]
 800a3b8:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 800a3bc:	6113      	str	r3, [r2, #16]
	vTaskDelay(100);
 800a3be:	2064      	movs	r0, #100	; 0x64
 800a3c0:	f7fe fd38 	bl	8008e34 <vTaskDelay>

	vTaskDelay(1000);
 800a3c4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a3c8:	f7fe fd34 	bl	8008e34 <vTaskDelay>

	sysclock = HAL_RCC_GetSysClockFreq();
 800a3cc:	f7fa fb62 	bl	8004a94 <HAL_RCC_GetSysClockFreq>
 800a3d0:	60f8      	str	r0, [r7, #12]

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800a3d2:	f000 f8b5 	bl	800a540 <MX_GPIO_Init>
	MX_DMA_Init();
 800a3d6:	f000 f983 	bl	800a6e0 <MX_DMA_Init>
	MX_ADC1_Init();
 800a3da:	f7ff fa7f 	bl	80098dc <MX_ADC1_Init>
	MX_TIM1_Init();
 800a3de:	f000 f8fd 	bl	800a5dc <MX_TIM1_Init>
	MX_I2C2_Init();
 800a3e2:	f7ff fb35 	bl	8009a50 <MX_I2C2_Init>
	MX_USB_DEVICE_Init();
 800a3e6:	f000 fb4d 	bl	800aa84 <MX_USB_DEVICE_Init>

//	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
	HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_2);
 800a3ea:	2104      	movs	r1, #4
 800a3ec:	4816      	ldr	r0, [pc, #88]	; (800a448 <initTask+0xe0>)
 800a3ee:	f7fb fae6 	bl	80059be <HAL_TIMEx_PWMN_Start>

	SensInit();
 800a3f2:	f000 f9af 	bl	800a754 <SensInit>

	xTaskCreate(	vLedTask,"led",
 800a3f6:	2300      	movs	r3, #0
 800a3f8:	9303      	str	r3, [sp, #12]
 800a3fa:	2300      	movs	r3, #0
 800a3fc:	9302      	str	r3, [sp, #8]
 800a3fe:	2300      	movs	r3, #0
 800a400:	9301      	str	r3, [sp, #4]
 800a402:	2301      	movs	r3, #1
 800a404:	9300      	str	r3, [sp, #0]
 800a406:	2300      	movs	r3, #0
 800a408:	2264      	movs	r2, #100	; 0x64
 800a40a:	4910      	ldr	r1, [pc, #64]	; (800a44c <initTask+0xe4>)
 800a40c:	4810      	ldr	r0, [pc, #64]	; (800a450 <initTask+0xe8>)
 800a40e:	f7fe fb79 	bl	8008b04 <xTaskGenericCreate>
//					500,
//					NULL,
//					tskIDLE_PRIORITY + 2,
//					NULL);

	xTaskCreate(	SensorTask,"Sensor",
 800a412:	2300      	movs	r3, #0
 800a414:	9303      	str	r3, [sp, #12]
 800a416:	2300      	movs	r3, #0
 800a418:	9302      	str	r3, [sp, #8]
 800a41a:	2300      	movs	r3, #0
 800a41c:	9301      	str	r3, [sp, #4]
 800a41e:	2303      	movs	r3, #3
 800a420:	9300      	str	r3, [sp, #0]
 800a422:	2300      	movs	r3, #0
 800a424:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a428:	490a      	ldr	r1, [pc, #40]	; (800a454 <initTask+0xec>)
 800a42a:	480b      	ldr	r0, [pc, #44]	; (800a458 <initTask+0xf0>)
 800a42c:	f7fe fb6a 	bl	8008b04 <xTaskGenericCreate>
					NULL,
					tskIDLE_PRIORITY + 3,
					NULL);

	/* Terminate initTask */
	vTaskDelete(NULL);
 800a430:	2000      	movs	r0, #0
 800a432:	f7fe fc19 	bl	8008c68 <vTaskDelete>
}
 800a436:	bf00      	nop
 800a438:	3710      	adds	r7, #16
 800a43a:	46bd      	mov	sp, r7
 800a43c:	bd80      	pop	{r7, pc}
 800a43e:	bf00      	nop
 800a440:	20002dfc 	.word	0x20002dfc
 800a444:	40021000 	.word	0x40021000
 800a448:	20002dc0 	.word	0x20002dc0
 800a44c:	0800b490 	.word	0x0800b490
 800a450:	0800a311 	.word	0x0800a311
 800a454:	0800b494 	.word	0x0800b494
 800a458:	0800a781 	.word	0x0800a781

0800a45c <main>:

int main(void)
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b084      	sub	sp, #16
 800a460:	af04      	add	r7, sp, #16
//
//	/* Enable all interrupts */
//	__set_PRIMASK(0);

	//		   Task_func		       Task_name   Stack	    Param  Prio			   Handler
	xTaskCreate(initTask, (signed char *) "Init",  128, (void *) NULL, 2, (xTaskHandle *) NULL);
 800a462:	2300      	movs	r3, #0
 800a464:	9303      	str	r3, [sp, #12]
 800a466:	2300      	movs	r3, #0
 800a468:	9302      	str	r3, [sp, #8]
 800a46a:	2300      	movs	r3, #0
 800a46c:	9301      	str	r3, [sp, #4]
 800a46e:	2302      	movs	r3, #2
 800a470:	9300      	str	r3, [sp, #0]
 800a472:	2300      	movs	r3, #0
 800a474:	2280      	movs	r2, #128	; 0x80
 800a476:	4903      	ldr	r1, [pc, #12]	; (800a484 <main+0x28>)
 800a478:	4803      	ldr	r0, [pc, #12]	; (800a488 <main+0x2c>)
 800a47a:	f7fe fb43 	bl	8008b04 <xTaskGenericCreate>

	/*  ,      . */
	vTaskStartScheduler();
 800a47e:	f7fe fd1d 	bl	8008ebc <vTaskStartScheduler>
	          .  main()  
	       ,    ,      (heap)
	          (idle task,   
	     ).  5     
	     . */
	for( ;; );
 800a482:	e7fe      	b.n	800a482 <main+0x26>
 800a484:	0800b49c 	.word	0x0800b49c
 800a488:	0800a369 	.word	0x0800a369

0800a48c <SystemClock_Config>:
}

/** System Clock Configuration
*/
void SystemClock_Config(void)
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b096      	sub	sp, #88	; 0x58
 800a490:	af00      	add	r7, sp, #0
  RCC_ClkInitTypeDef RCC_ClkInitStruct;
  RCC_PeriphCLKInitTypeDef PeriphClkInit;

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800a492:	2301      	movs	r3, #1
 800a494:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 800a496:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a49a:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 800a49c:	2300      	movs	r3, #0
 800a49e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800a4a0:	2301      	movs	r3, #1
 800a4a2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800a4a4:	2302      	movs	r3, #2
 800a4a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800a4a8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800a4ac:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800a4ae:	f44f 13e0 	mov.w	r3, #1835008	; 0x1c0000
 800a4b2:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800a4b4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	f7f9 fb43 	bl	8003b44 <HAL_RCC_OscConfig>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d001      	beq.n	800a4c8 <SystemClock_Config+0x3c>
  {
    Error_Handler();
 800a4c4:	f000 f92a 	bl	800a71c <Error_Handler>
  }

    /**Initializes the CPU, AHB and APB busses clocks 
    */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800a4c8:	230f      	movs	r3, #15
 800a4ca:	61fb      	str	r3, [r7, #28]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800a4cc:	2302      	movs	r3, #2
 800a4ce:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800a4d0:	2300      	movs	r3, #0
 800a4d2:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800a4d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800a4d8:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800a4da:	2300      	movs	r3, #0
 800a4dc:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800a4de:	f107 031c 	add.w	r3, r7, #28
 800a4e2:	2102      	movs	r1, #2
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	f7fa f94b 	bl	8004780 <HAL_RCC_ClockConfig>
 800a4ea:	4603      	mov	r3, r0
 800a4ec:	2b00      	cmp	r3, #0
 800a4ee:	d001      	beq.n	800a4f4 <SystemClock_Config+0x68>
  {
    Error_Handler();
 800a4f0:	f000 f914 	bl	800a71c <Error_Handler>
  }

  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800a4f4:	2310      	movs	r3, #16
 800a4f6:	607b      	str	r3, [r7, #4]
  PeriphClkInit.UsbClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 800a4f8:	2300      	movs	r3, #0
 800a4fa:	61bb      	str	r3, [r7, #24]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800a4fc:	1d3b      	adds	r3, r7, #4
 800a4fe:	4618      	mov	r0, r3
 800a500:	f7fa fb8e 	bl	8004c20 <HAL_RCCEx_PeriphCLKConfig>
 800a504:	4603      	mov	r3, r0
 800a506:	2b00      	cmp	r3, #0
 800a508:	d001      	beq.n	800a50e <SystemClock_Config+0x82>
  {
    Error_Handler();
 800a50a:	f000 f907 	bl	800a71c <Error_Handler>
  }

    /**Configure the Systick interrupt time 
    */
  HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq()/1000);
 800a50e:	f7fa fb39 	bl	8004b84 <HAL_RCC_GetHCLKFreq>
 800a512:	4602      	mov	r2, r0
 800a514:	4b09      	ldr	r3, [pc, #36]	; (800a53c <SystemClock_Config+0xb0>)
 800a516:	fba3 2302 	umull	r2, r3, r3, r2
 800a51a:	099b      	lsrs	r3, r3, #6
 800a51c:	4618      	mov	r0, r3
 800a51e:	f7f6 fcf6 	bl	8000f0e <HAL_SYSTICK_Config>

    /**Configure the Systick 
    */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 800a522:	2004      	movs	r0, #4
 800a524:	f7f6 fd00 	bl	8000f28 <HAL_SYSTICK_CLKSourceConfig>

  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800a528:	2200      	movs	r2, #0
 800a52a:	210f      	movs	r1, #15
 800a52c:	f04f 30ff 	mov.w	r0, #4294967295
 800a530:	f7f6 fcc3 	bl	8000eba <HAL_NVIC_SetPriority>
}
 800a534:	bf00      	nop
 800a536:	3758      	adds	r7, #88	; 0x58
 800a538:	46bd      	mov	sp, r7
 800a53a:	bd80      	pop	{r7, pc}
 800a53c:	10624dd3 	.word	0x10624dd3

0800a540 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
static void MX_GPIO_Init(void)
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b088      	sub	sp, #32
 800a544:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct;

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800a546:	4a23      	ldr	r2, [pc, #140]	; (800a5d4 <MX_GPIO_Init+0x94>)
 800a548:	4b22      	ldr	r3, [pc, #136]	; (800a5d4 <MX_GPIO_Init+0x94>)
 800a54a:	699b      	ldr	r3, [r3, #24]
 800a54c:	f043 0310 	orr.w	r3, r3, #16
 800a550:	6193      	str	r3, [r2, #24]
 800a552:	4b20      	ldr	r3, [pc, #128]	; (800a5d4 <MX_GPIO_Init+0x94>)
 800a554:	699b      	ldr	r3, [r3, #24]
 800a556:	f003 0310 	and.w	r3, r3, #16
 800a55a:	60fb      	str	r3, [r7, #12]
 800a55c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800a55e:	4a1d      	ldr	r2, [pc, #116]	; (800a5d4 <MX_GPIO_Init+0x94>)
 800a560:	4b1c      	ldr	r3, [pc, #112]	; (800a5d4 <MX_GPIO_Init+0x94>)
 800a562:	699b      	ldr	r3, [r3, #24]
 800a564:	f043 0320 	orr.w	r3, r3, #32
 800a568:	6193      	str	r3, [r2, #24]
 800a56a:	4b1a      	ldr	r3, [pc, #104]	; (800a5d4 <MX_GPIO_Init+0x94>)
 800a56c:	699b      	ldr	r3, [r3, #24]
 800a56e:	f003 0320 	and.w	r3, r3, #32
 800a572:	60bb      	str	r3, [r7, #8]
 800a574:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800a576:	4a17      	ldr	r2, [pc, #92]	; (800a5d4 <MX_GPIO_Init+0x94>)
 800a578:	4b16      	ldr	r3, [pc, #88]	; (800a5d4 <MX_GPIO_Init+0x94>)
 800a57a:	699b      	ldr	r3, [r3, #24]
 800a57c:	f043 0304 	orr.w	r3, r3, #4
 800a580:	6193      	str	r3, [r2, #24]
 800a582:	4b14      	ldr	r3, [pc, #80]	; (800a5d4 <MX_GPIO_Init+0x94>)
 800a584:	699b      	ldr	r3, [r3, #24]
 800a586:	f003 0304 	and.w	r3, r3, #4
 800a58a:	607b      	str	r3, [r7, #4]
 800a58c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800a58e:	4a11      	ldr	r2, [pc, #68]	; (800a5d4 <MX_GPIO_Init+0x94>)
 800a590:	4b10      	ldr	r3, [pc, #64]	; (800a5d4 <MX_GPIO_Init+0x94>)
 800a592:	699b      	ldr	r3, [r3, #24]
 800a594:	f043 0308 	orr.w	r3, r3, #8
 800a598:	6193      	str	r3, [r2, #24]
 800a59a:	4b0e      	ldr	r3, [pc, #56]	; (800a5d4 <MX_GPIO_Init+0x94>)
 800a59c:	699b      	ldr	r3, [r3, #24]
 800a59e:	f003 0308 	and.w	r3, r3, #8
 800a5a2:	603b      	str	r3, [r7, #0]
 800a5a4:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14, GPIO_PIN_RESET);
 800a5a6:	2200      	movs	r2, #0
 800a5a8:	f44f 41c0 	mov.w	r1, #24576	; 0x6000
 800a5ac:	480a      	ldr	r0, [pc, #40]	; (800a5d8 <MX_GPIO_Init+0x98>)
 800a5ae:	f7f7 fce1 	bl	8001f74 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 800a5b2:	f44f 43c0 	mov.w	r3, #24576	; 0x6000
 800a5b6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800a5b8:	2301      	movs	r3, #1
 800a5ba:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800a5bc:	2302      	movs	r3, #2
 800a5be:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800a5c0:	f107 0310 	add.w	r3, r7, #16
 800a5c4:	4619      	mov	r1, r3
 800a5c6:	4804      	ldr	r0, [pc, #16]	; (800a5d8 <MX_GPIO_Init+0x98>)
 800a5c8:	f7f7 fb66 	bl	8001c98 <HAL_GPIO_Init>

}
 800a5cc:	bf00      	nop
 800a5ce:	3720      	adds	r7, #32
 800a5d0:	46bd      	mov	sp, r7
 800a5d2:	bd80      	pop	{r7, pc}
 800a5d4:	40021000 	.word	0x40021000
 800a5d8:	40011000 	.word	0x40011000

0800a5dc <MX_TIM1_Init>:

/* TIM1 init function */
static void MX_TIM1_Init(void)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b094      	sub	sp, #80	; 0x50
 800a5e0:	af00      	add	r7, sp, #0
  TIM_ClockConfigTypeDef sClockSourceConfig;
  TIM_MasterConfigTypeDef sMasterConfig;
  TIM_OC_InitTypeDef sConfigOC;
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig;

  htim1.Instance = TIM1;
 800a5e2:	4b3d      	ldr	r3, [pc, #244]	; (800a6d8 <MX_TIM1_Init+0xfc>)
 800a5e4:	4a3d      	ldr	r2, [pc, #244]	; (800a6dc <MX_TIM1_Init+0x100>)
 800a5e6:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 720-1;
 800a5e8:	4b3b      	ldr	r3, [pc, #236]	; (800a6d8 <MX_TIM1_Init+0xfc>)
 800a5ea:	f240 22cf 	movw	r2, #719	; 0x2cf
 800a5ee:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800a5f0:	4b39      	ldr	r3, [pc, #228]	; (800a6d8 <MX_TIM1_Init+0xfc>)
 800a5f2:	2200      	movs	r2, #0
 800a5f4:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 1000-1;
 800a5f6:	4b38      	ldr	r3, [pc, #224]	; (800a6d8 <MX_TIM1_Init+0xfc>)
 800a5f8:	f240 32e7 	movw	r2, #999	; 0x3e7
 800a5fc:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800a5fe:	4b36      	ldr	r3, [pc, #216]	; (800a6d8 <MX_TIM1_Init+0xfc>)
 800a600:	2200      	movs	r2, #0
 800a602:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800a604:	4b34      	ldr	r3, [pc, #208]	; (800a6d8 <MX_TIM1_Init+0xfc>)
 800a606:	2200      	movs	r2, #0
 800a608:	615a      	str	r2, [r3, #20]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 800a60a:	4833      	ldr	r0, [pc, #204]	; (800a6d8 <MX_TIM1_Init+0xfc>)
 800a60c:	f7fa fcf6 	bl	8004ffc <HAL_TIM_Base_Init>
 800a610:	4603      	mov	r3, r0
 800a612:	2b00      	cmp	r3, #0
 800a614:	d001      	beq.n	800a61a <MX_TIM1_Init+0x3e>
  {
    Error_Handler();
 800a616:	f000 f881 	bl	800a71c <Error_Handler>
  }

  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800a61a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800a61e:	643b      	str	r3, [r7, #64]	; 0x40
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800a620:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800a624:	4619      	mov	r1, r3
 800a626:	482c      	ldr	r0, [pc, #176]	; (800a6d8 <MX_TIM1_Init+0xfc>)
 800a628:	f7fa fe0e 	bl	8005248 <HAL_TIM_ConfigClockSource>
 800a62c:	4603      	mov	r3, r0
 800a62e:	2b00      	cmp	r3, #0
 800a630:	d001      	beq.n	800a636 <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 800a632:	f000 f873 	bl	800a71c <Error_Handler>
  }

  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800a636:	4828      	ldr	r0, [pc, #160]	; (800a6d8 <MX_TIM1_Init+0xfc>)
 800a638:	f7fa fd0b 	bl	8005052 <HAL_TIM_PWM_Init>
 800a63c:	4603      	mov	r3, r0
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d001      	beq.n	800a646 <MX_TIM1_Init+0x6a>
  {
    Error_Handler();
 800a642:	f000 f86b 	bl	800a71c <Error_Handler>
  }

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800a646:	2300      	movs	r3, #0
 800a648:	63bb      	str	r3, [r7, #56]	; 0x38
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800a64a:	2300      	movs	r3, #0
 800a64c:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800a64e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800a652:	4619      	mov	r1, r3
 800a654:	4820      	ldr	r0, [pc, #128]	; (800a6d8 <MX_TIM1_Init+0xfc>)
 800a656:	f7fb fa0c 	bl	8005a72 <HAL_TIMEx_MasterConfigSynchronization>
 800a65a:	4603      	mov	r3, r0
 800a65c:	2b00      	cmp	r3, #0
 800a65e:	d001      	beq.n	800a664 <MX_TIM1_Init+0x88>
  {
    Error_Handler();
 800a660:	f000 f85c 	bl	800a71c <Error_Handler>
  }

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800a664:	2360      	movs	r3, #96	; 0x60
 800a666:	61fb      	str	r3, [r7, #28]
  sConfigOC.Pulse = 0;
 800a668:	2300      	movs	r3, #0
 800a66a:	623b      	str	r3, [r7, #32]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800a66c:	2300      	movs	r3, #0
 800a66e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 800a670:	2300      	movs	r3, #0
 800a672:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800a674:	2300      	movs	r3, #0
 800a676:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800a678:	2300      	movs	r3, #0
 800a67a:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 800a67c:	2300      	movs	r3, #0
 800a67e:	637b      	str	r3, [r7, #52]	; 0x34
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 800a680:	f107 031c 	add.w	r3, r7, #28
 800a684:	2204      	movs	r2, #4
 800a686:	4619      	mov	r1, r3
 800a688:	4813      	ldr	r0, [pc, #76]	; (800a6d8 <MX_TIM1_Init+0xfc>)
 800a68a:	f7fa fd17 	bl	80050bc <HAL_TIM_PWM_ConfigChannel>
 800a68e:	4603      	mov	r3, r0
 800a690:	2b00      	cmp	r3, #0
 800a692:	d001      	beq.n	800a698 <MX_TIM1_Init+0xbc>
  {
    Error_Handler();
 800a694:	f000 f842 	bl	800a71c <Error_Handler>
  }

  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800a698:	2300      	movs	r3, #0
 800a69a:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800a69c:	2300      	movs	r3, #0
 800a69e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800a6a0:	2300      	movs	r3, #0
 800a6a2:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800a6a8:	2300      	movs	r3, #0
 800a6aa:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800a6ac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800a6b0:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800a6b2:	2300      	movs	r3, #0
 800a6b4:	61bb      	str	r3, [r7, #24]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800a6b6:	463b      	mov	r3, r7
 800a6b8:	4619      	mov	r1, r3
 800a6ba:	4807      	ldr	r0, [pc, #28]	; (800a6d8 <MX_TIM1_Init+0xfc>)
 800a6bc:	f7fb f9a0 	bl	8005a00 <HAL_TIMEx_ConfigBreakDeadTime>
 800a6c0:	4603      	mov	r3, r0
 800a6c2:	2b00      	cmp	r3, #0
 800a6c4:	d001      	beq.n	800a6ca <MX_TIM1_Init+0xee>
  {
    Error_Handler();
 800a6c6:	f000 f829 	bl	800a71c <Error_Handler>
  }

  HAL_TIM_MspPostInit(&htim1);
 800a6ca:	4803      	ldr	r0, [pc, #12]	; (800a6d8 <MX_TIM1_Init+0xfc>)
 800a6cc:	f000 f954 	bl	800a978 <HAL_TIM_MspPostInit>

}
 800a6d0:	bf00      	nop
 800a6d2:	3750      	adds	r7, #80	; 0x50
 800a6d4:	46bd      	mov	sp, r7
 800a6d6:	bd80      	pop	{r7, pc}
 800a6d8:	20002dc0 	.word	0x20002dc0
 800a6dc:	40012c00 	.word	0x40012c00

0800a6e0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 800a6e0:	b580      	push	{r7, lr}
 800a6e2:	b082      	sub	sp, #8
 800a6e4:	af00      	add	r7, sp, #0
  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800a6e6:	4a0c      	ldr	r2, [pc, #48]	; (800a718 <MX_DMA_Init+0x38>)
 800a6e8:	4b0b      	ldr	r3, [pc, #44]	; (800a718 <MX_DMA_Init+0x38>)
 800a6ea:	695b      	ldr	r3, [r3, #20]
 800a6ec:	f043 0301 	orr.w	r3, r3, #1
 800a6f0:	6153      	str	r3, [r2, #20]
 800a6f2:	4b09      	ldr	r3, [pc, #36]	; (800a718 <MX_DMA_Init+0x38>)
 800a6f4:	695b      	ldr	r3, [r3, #20]
 800a6f6:	f003 0301 	and.w	r3, r3, #1
 800a6fa:	607b      	str	r3, [r7, #4]
 800a6fc:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 800a6fe:	2200      	movs	r2, #0
 800a700:	2105      	movs	r1, #5
 800a702:	200b      	movs	r0, #11
 800a704:	f7f6 fbd9 	bl	8000eba <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800a708:	200b      	movs	r0, #11
 800a70a:	f7f6 fbf2 	bl	8000ef2 <HAL_NVIC_EnableIRQ>

}
 800a70e:	bf00      	nop
 800a710:	3708      	adds	r7, #8
 800a712:	46bd      	mov	sp, r7
 800a714:	bd80      	pop	{r7, pc}
 800a716:	bf00      	nop
 800a718:	40021000 	.word	0x40021000

0800a71c <Error_Handler>:
  * @brief  This function is executed in case of error occurrence.
  * @param  None
  * @retval None
  */
void Error_Handler(void)
{
 800a71c:	b580      	push	{r7, lr}
 800a71e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler */
  static uint32_t delay = 0;
  /* User can add his own implementation to report the HAL error return state */
  while(1) 
  {
	  for(delay = 0; delay < 1000000; delay++)
 800a720:	4b09      	ldr	r3, [pc, #36]	; (800a748 <Error_Handler+0x2c>)
 800a722:	2200      	movs	r2, #0
 800a724:	601a      	str	r2, [r3, #0]
 800a726:	e004      	b.n	800a732 <Error_Handler+0x16>
 800a728:	4b07      	ldr	r3, [pc, #28]	; (800a748 <Error_Handler+0x2c>)
 800a72a:	681b      	ldr	r3, [r3, #0]
 800a72c:	3301      	adds	r3, #1
 800a72e:	4a06      	ldr	r2, [pc, #24]	; (800a748 <Error_Handler+0x2c>)
 800a730:	6013      	str	r3, [r2, #0]
 800a732:	4b05      	ldr	r3, [pc, #20]	; (800a748 <Error_Handler+0x2c>)
 800a734:	681b      	ldr	r3, [r3, #0]
 800a736:	4a05      	ldr	r2, [pc, #20]	; (800a74c <Error_Handler+0x30>)
 800a738:	4293      	cmp	r3, r2
 800a73a:	d9f5      	bls.n	800a728 <Error_Handler+0xc>
		  continue;

	  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 800a73c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800a740:	4803      	ldr	r0, [pc, #12]	; (800a750 <Error_Handler+0x34>)
 800a742:	f7f7 fc2f 	bl	8001fa4 <HAL_GPIO_TogglePin>
	  for(delay = 0; delay < 1000000; delay++)
 800a746:	e7eb      	b.n	800a720 <Error_Handler+0x4>
 800a748:	20002af0 	.word	0x20002af0
 800a74c:	000f423f 	.word	0x000f423f
 800a750:	40011000 	.word	0x40011000

0800a754 <SensInit>:
*  description:       
*  parameters:     void
*  on return:      void
*************************************************************/
void SensInit(void)
{
 800a754:	b580      	push	{r7, lr}
 800a756:	b082      	sub	sp, #8
 800a758:	af00      	add	r7, sp, #0
	uint8_t error = 0;
 800a75a:	2300      	movs	r3, #0
 800a75c:	71fb      	strb	r3, [r7, #7]

	if (!l3gd20Detect())   //  
 800a75e:	f7ff fa31 	bl	8009bc4 <l3gd20Detect>
 800a762:	4603      	mov	r3, r0
 800a764:	f083 0301 	eor.w	r3, r3, #1
 800a768:	b2db      	uxtb	r3, r3
 800a76a:	2b00      	cmp	r3, #0
 800a76c:	d001      	beq.n	800a772 <SensInit+0x1e>
	{
		// failureMode(3); // if this fails, we get a beep + blink pattern. we're doomed, no gyro or i2c error.
		error = 1;
 800a76e:	2301      	movs	r3, #1
 800a770:	71fb      	strb	r3, [r7, #7]
	}

	lsm303dlhcConfig();    //    
 800a772:	f7ff fa49 	bl	8009c08 <lsm303dlhcConfig>
}
 800a776:	bf00      	nop
 800a778:	3708      	adds	r7, #8
 800a77a:	46bd      	mov	sp, r7
 800a77c:	bd80      	pop	{r7, pc}
	...

0800a780 <SensorTask>:
//******************************************************************************
//     
//******************************************************************************

portTASK_FUNCTION_PROTO(SensorTask, pvParameters)
{
 800a780:	b580      	push	{r7, lr}
 800a782:	b086      	sub	sp, #24
 800a784:	af00      	add	r7, sp, #0
 800a786:	6078      	str	r0, [r7, #4]
	portTickType xLastWakeTime;
	const float FK = 0.2;
 800a788:	4b0a      	ldr	r3, [pc, #40]	; (800a7b4 <SensorTask+0x34>)
 800a78a:	617b      	str	r3, [r7, #20]
	uint32_t SysTime = 0;
 800a78c:	2300      	movs	r3, #0
 800a78e:	613b      	str	r3, [r7, #16]
	static uint32_t pTime = 0;
	uint32_t dTime = 1;
 800a790:	2301      	movs	r3, #1
 800a792:	60fb      	str	r3, [r7, #12]

	/* Sensors already initialized in main.c */

	xLastWakeTime = xTaskGetTickCount();     // Initialise the xLastWakeTime variable with the current time.
 800a794:	f7fe fc84 	bl	80090a0 <xTaskGetTickCount>
 800a798:	4603      	mov	r3, r0
 800a79a:	60bb      	str	r3, [r7, #8]
//		SysTime = HAL_GetTick();
//    	dTime = SysTime - pTime;
//    	pTime = SysTime;

//    	HAL_Delay(1000); //   1000 
    	vTaskDelay(1000);
 800a79c:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800a7a0:	f7fe fb48 	bl	8008e34 <vTaskDelay>
//    	CDC_Transmit_FS(&dTime, 4);

    	vTaskDelayUntil(&xLastWakeTime, 1000); // Wait for the next cycle. Task cycle time 20 ms.
 800a7a4:	f107 0308 	add.w	r3, r7, #8
 800a7a8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800a7ac:	4618      	mov	r0, r3
 800a7ae:	f7fe facf 	bl	8008d50 <vTaskDelayUntil>
    	vTaskDelay(1000);
 800a7b2:	e7f3      	b.n	800a79c <SensorTask+0x1c>
 800a7b4:	3e4ccccd 	.word	0x3e4ccccd

0800a7b8 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800a7b8:	b580      	push	{r7, lr}
 800a7ba:	b082      	sub	sp, #8
 800a7bc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800a7be:	4a1e      	ldr	r2, [pc, #120]	; (800a838 <HAL_MspInit+0x80>)
 800a7c0:	4b1d      	ldr	r3, [pc, #116]	; (800a838 <HAL_MspInit+0x80>)
 800a7c2:	699b      	ldr	r3, [r3, #24]
 800a7c4:	f043 0301 	orr.w	r3, r3, #1
 800a7c8:	6193      	str	r3, [r2, #24]
 800a7ca:	4b1b      	ldr	r3, [pc, #108]	; (800a838 <HAL_MspInit+0x80>)
 800a7cc:	699b      	ldr	r3, [r3, #24]
 800a7ce:	f003 0301 	and.w	r3, r3, #1
 800a7d2:	607b      	str	r3, [r7, #4]
 800a7d4:	687b      	ldr	r3, [r7, #4]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800a7d6:	2003      	movs	r0, #3
 800a7d8:	f7f6 fb64 	bl	8000ea4 <HAL_NVIC_SetPriorityGrouping>

  /* System interrupt init*/
  /* MemoryManagement_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(MemoryManagement_IRQn, 0, 0);
 800a7dc:	2200      	movs	r2, #0
 800a7de:	2100      	movs	r1, #0
 800a7e0:	f06f 000b 	mvn.w	r0, #11
 800a7e4:	f7f6 fb69 	bl	8000eba <HAL_NVIC_SetPriority>
  /* BusFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(BusFault_IRQn, 0, 0);
 800a7e8:	2200      	movs	r2, #0
 800a7ea:	2100      	movs	r1, #0
 800a7ec:	f06f 000a 	mvn.w	r0, #10
 800a7f0:	f7f6 fb63 	bl	8000eba <HAL_NVIC_SetPriority>
  /* UsageFault_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(UsageFault_IRQn, 0, 0);
 800a7f4:	2200      	movs	r2, #0
 800a7f6:	2100      	movs	r1, #0
 800a7f8:	f06f 0009 	mvn.w	r0, #9
 800a7fc:	f7f6 fb5d 	bl	8000eba <HAL_NVIC_SetPriority>
  /* SVCall_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SVCall_IRQn, 0, 0);
 800a800:	2200      	movs	r2, #0
 800a802:	2100      	movs	r1, #0
 800a804:	f06f 0004 	mvn.w	r0, #4
 800a808:	f7f6 fb57 	bl	8000eba <HAL_NVIC_SetPriority>
  /* DebugMonitor_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DebugMonitor_IRQn, 0, 0);
 800a80c:	2200      	movs	r2, #0
 800a80e:	2100      	movs	r1, #0
 800a810:	f06f 0003 	mvn.w	r0, #3
 800a814:	f7f6 fb51 	bl	8000eba <HAL_NVIC_SetPriority>
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800a818:	2200      	movs	r2, #0
 800a81a:	210f      	movs	r1, #15
 800a81c:	f06f 0001 	mvn.w	r0, #1
 800a820:	f7f6 fb4b 	bl	8000eba <HAL_NVIC_SetPriority>
  /* SysTick_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(SysTick_IRQn, 15, 0);
 800a824:	2200      	movs	r2, #0
 800a826:	210f      	movs	r1, #15
 800a828:	f04f 30ff 	mov.w	r0, #4294967295
 800a82c:	f7f6 fb45 	bl	8000eba <HAL_NVIC_SetPriority>
//  __HAL_AFIO_REMAP_SWJ_DISABLE();

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800a830:	bf00      	nop
 800a832:	3708      	adds	r7, #8
 800a834:	46bd      	mov	sp, r7
 800a836:	bd80      	pop	{r7, pc}
 800a838:	40021000 	.word	0x40021000

0800a83c <HAL_ADC_MspInit>:

/* USER CODE BEGIN 1 */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800a83c:	b580      	push	{r7, lr}
 800a83e:	b088      	sub	sp, #32
 800a840:	af00      	add	r7, sp, #0
 800a842:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hadc->Instance==ADC1)
 800a844:	687b      	ldr	r3, [r7, #4]
 800a846:	681b      	ldr	r3, [r3, #0]
 800a848:	4a27      	ldr	r2, [pc, #156]	; (800a8e8 <HAL_ADC_MspInit+0xac>)
 800a84a:	4293      	cmp	r3, r2
 800a84c:	d148      	bne.n	800a8e0 <HAL_ADC_MspInit+0xa4>
  {
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800a84e:	4a27      	ldr	r2, [pc, #156]	; (800a8ec <HAL_ADC_MspInit+0xb0>)
 800a850:	4b26      	ldr	r3, [pc, #152]	; (800a8ec <HAL_ADC_MspInit+0xb0>)
 800a852:	699b      	ldr	r3, [r3, #24]
 800a854:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800a858:	6193      	str	r3, [r2, #24]
 800a85a:	4b24      	ldr	r3, [pc, #144]	; (800a8ec <HAL_ADC_MspInit+0xb0>)
 800a85c:	699b      	ldr	r3, [r3, #24]
 800a85e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800a862:	60fb      	str	r3, [r7, #12]
 800a864:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA5     ------> ADC1_IN5
    PA6     ------> ADC1_IN6
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800a866:	2360      	movs	r3, #96	; 0x60
 800a868:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a86a:	2303      	movs	r3, #3
 800a86c:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a86e:	f107 0310 	add.w	r3, r7, #16
 800a872:	4619      	mov	r1, r3
 800a874:	481e      	ldr	r0, [pc, #120]	; (800a8f0 <HAL_ADC_MspInit+0xb4>)
 800a876:	f7f7 fa0f 	bl	8001c98 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 800a87a:	2302      	movs	r3, #2
 800a87c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800a87e:	2303      	movs	r3, #3
 800a880:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a882:	f107 0310 	add.w	r3, r7, #16
 800a886:	4619      	mov	r1, r3
 800a888:	481a      	ldr	r0, [pc, #104]	; (800a8f4 <HAL_ADC_MspInit+0xb8>)
 800a88a:	f7f7 fa05 	bl	8001c98 <HAL_GPIO_Init>

    /* Peripheral DMA init*/

    hdma_adc1.Instance = DMA1_Channel1;
 800a88e:	4b1a      	ldr	r3, [pc, #104]	; (800a8f8 <HAL_ADC_MspInit+0xbc>)
 800a890:	4a1a      	ldr	r2, [pc, #104]	; (800a8fc <HAL_ADC_MspInit+0xc0>)
 800a892:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800a894:	4b18      	ldr	r3, [pc, #96]	; (800a8f8 <HAL_ADC_MspInit+0xbc>)
 800a896:	2200      	movs	r2, #0
 800a898:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800a89a:	4b17      	ldr	r3, [pc, #92]	; (800a8f8 <HAL_ADC_MspInit+0xbc>)
 800a89c:	2200      	movs	r2, #0
 800a89e:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800a8a0:	4b15      	ldr	r3, [pc, #84]	; (800a8f8 <HAL_ADC_MspInit+0xbc>)
 800a8a2:	2280      	movs	r2, #128	; 0x80
 800a8a4:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800a8a6:	4b14      	ldr	r3, [pc, #80]	; (800a8f8 <HAL_ADC_MspInit+0xbc>)
 800a8a8:	f44f 7280 	mov.w	r2, #256	; 0x100
 800a8ac:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800a8ae:	4b12      	ldr	r3, [pc, #72]	; (800a8f8 <HAL_ADC_MspInit+0xbc>)
 800a8b0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 800a8b4:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800a8b6:	4b10      	ldr	r3, [pc, #64]	; (800a8f8 <HAL_ADC_MspInit+0xbc>)
 800a8b8:	2220      	movs	r2, #32
 800a8ba:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 800a8bc:	4b0e      	ldr	r3, [pc, #56]	; (800a8f8 <HAL_ADC_MspInit+0xbc>)
 800a8be:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800a8c2:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800a8c4:	480c      	ldr	r0, [pc, #48]	; (800a8f8 <HAL_ADC_MspInit+0xbc>)
 800a8c6:	f7f6 fb4b 	bl	8000f60 <HAL_DMA_Init>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	2b00      	cmp	r3, #0
 800a8ce:	d001      	beq.n	800a8d4 <HAL_ADC_MspInit+0x98>
    {
      Error_Handler();
 800a8d0:	f7ff ff24 	bl	800a71c <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 800a8d4:	687b      	ldr	r3, [r7, #4]
 800a8d6:	4a08      	ldr	r2, [pc, #32]	; (800a8f8 <HAL_ADC_MspInit+0xbc>)
 800a8d8:	621a      	str	r2, [r3, #32]
 800a8da:	4a07      	ldr	r2, [pc, #28]	; (800a8f8 <HAL_ADC_MspInit+0xbc>)
 800a8dc:	687b      	ldr	r3, [r7, #4]
 800a8de:	6253      	str	r3, [r2, #36]	; 0x24

  }

}
 800a8e0:	bf00      	nop
 800a8e2:	3720      	adds	r7, #32
 800a8e4:	46bd      	mov	sp, r7
 800a8e6:	bd80      	pop	{r7, pc}
 800a8e8:	40012400 	.word	0x40012400
 800a8ec:	40021000 	.word	0x40021000
 800a8f0:	40010800 	.word	0x40010800
 800a8f4:	40010c00 	.word	0x40010c00
 800a8f8:	20002d48 	.word	0x20002d48
 800a8fc:	40020008 	.word	0x40020008

0800a900 <HAL_I2C_MspInit>:
  }

}

void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 800a900:	b580      	push	{r7, lr}
 800a902:	b086      	sub	sp, #24
 800a904:	af00      	add	r7, sp, #0
 800a906:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(hi2c->Instance==I2C2)
 800a908:	687b      	ldr	r3, [r7, #4]
 800a90a:	681b      	ldr	r3, [r3, #0]
 800a90c:	4a09      	ldr	r2, [pc, #36]	; (800a934 <HAL_I2C_MspInit+0x34>)
 800a90e:	4293      	cmp	r3, r2
 800a910:	d10c      	bne.n	800a92c <HAL_I2C_MspInit+0x2c>

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800a912:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800a916:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800a918:	2312      	movs	r3, #18
 800a91a:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a91c:	2303      	movs	r3, #3
 800a91e:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a920:	f107 0308 	add.w	r3, r7, #8
 800a924:	4619      	mov	r1, r3
 800a926:	4804      	ldr	r0, [pc, #16]	; (800a938 <HAL_I2C_MspInit+0x38>)
 800a928:	f7f7 f9b6 	bl	8001c98 <HAL_GPIO_Init>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 800a92c:	bf00      	nop
 800a92e:	3718      	adds	r7, #24
 800a930:	46bd      	mov	sp, r7
 800a932:	bd80      	pop	{r7, pc}
 800a934:	40005800 	.word	0x40005800
 800a938:	40010c00 	.word	0x40010c00

0800a93c <HAL_TIM_Base_MspInit>:
  /* USER CODE END I2C2_MspDeInit 1 */

}

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800a93c:	b480      	push	{r7}
 800a93e:	b085      	sub	sp, #20
 800a940:	af00      	add	r7, sp, #0
 800a942:	6078      	str	r0, [r7, #4]

  if(htim_base->Instance==TIM1)
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4a09      	ldr	r2, [pc, #36]	; (800a970 <HAL_TIM_Base_MspInit+0x34>)
 800a94a:	4293      	cmp	r3, r2
 800a94c:	d10b      	bne.n	800a966 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800a94e:	4a09      	ldr	r2, [pc, #36]	; (800a974 <HAL_TIM_Base_MspInit+0x38>)
 800a950:	4b08      	ldr	r3, [pc, #32]	; (800a974 <HAL_TIM_Base_MspInit+0x38>)
 800a952:	699b      	ldr	r3, [r3, #24]
 800a954:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 800a958:	6193      	str	r3, [r2, #24]
 800a95a:	4b06      	ldr	r3, [pc, #24]	; (800a974 <HAL_TIM_Base_MspInit+0x38>)
 800a95c:	699b      	ldr	r3, [r3, #24]
 800a95e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800a962:	60fb      	str	r3, [r7, #12]
 800a964:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 800a966:	bf00      	nop
 800a968:	3714      	adds	r7, #20
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bc80      	pop	{r7}
 800a96e:	4770      	bx	lr
 800a970:	40012c00 	.word	0x40012c00
 800a974:	40021000 	.word	0x40021000

0800a978 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800a978:	b580      	push	{r7, lr}
 800a97a:	b086      	sub	sp, #24
 800a97c:	af00      	add	r7, sp, #0
 800a97e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;
  if(htim->Instance==TIM1)
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	681b      	ldr	r3, [r3, #0]
 800a984:	4a09      	ldr	r2, [pc, #36]	; (800a9ac <HAL_TIM_MspPostInit+0x34>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d10c      	bne.n	800a9a4 <HAL_TIM_MspPostInit+0x2c>
  /* USER CODE END TIM1_MspPostInit 0 */

    /**TIM1 GPIO Configuration
    PB14     ------> TIM1_CH2N
    */
    GPIO_InitStruct.Pin = GPIO_PIN_14;
 800a98a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800a98e:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a990:	2302      	movs	r3, #2
 800a992:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800a994:	2303      	movs	r3, #3
 800a996:	617b      	str	r3, [r7, #20]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800a998:	f107 0308 	add.w	r3, r7, #8
 800a99c:	4619      	mov	r1, r3
 800a99e:	4804      	ldr	r0, [pc, #16]	; (800a9b0 <HAL_TIM_MspPostInit+0x38>)
 800a9a0:	f7f7 f97a 	bl	8001c98 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 800a9a4:	bf00      	nop
 800a9a6:	3718      	adds	r7, #24
 800a9a8:	46bd      	mov	sp, r7
 800a9aa:	bd80      	pop	{r7, pc}
 800a9ac:	40012c00 	.word	0x40012c00
 800a9b0:	40010c00 	.word	0x40010c00

0800a9b4 <NMI_Handler>:

/**
* @brief This function handles Non maskable interrupt.
*/
void NMI_Handler(void)
{
 800a9b4:	b480      	push	{r7}
 800a9b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 800a9b8:	bf00      	nop
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bc80      	pop	{r7}
 800a9be:	4770      	bx	lr

0800a9c0 <HardFault_Handler>:

/**
* @brief This function handles Hard fault interrupt.
*/
void HardFault_Handler(void)
{
 800a9c0:	b480      	push	{r7}
 800a9c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800a9c4:	e7fe      	b.n	800a9c4 <HardFault_Handler+0x4>

0800a9c6 <MemManage_Handler>:

/**
* @brief This function handles Memory management fault.
*/
void MemManage_Handler(void)
{
 800a9c6:	b480      	push	{r7}
 800a9c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800a9ca:	e7fe      	b.n	800a9ca <MemManage_Handler+0x4>

0800a9cc <BusFault_Handler>:

/**
* @brief This function handles Prefetch fault, memory access fault.
*/
void BusFault_Handler(void)
{
 800a9cc:	b480      	push	{r7}
 800a9ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800a9d0:	e7fe      	b.n	800a9d0 <BusFault_Handler+0x4>

0800a9d2 <UsageFault_Handler>:

/**
* @brief This function handles Undefined instruction or illegal state.
*/
void UsageFault_Handler(void)
{
 800a9d2:	b480      	push	{r7}
 800a9d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800a9d6:	e7fe      	b.n	800a9d6 <UsageFault_Handler+0x4>

0800a9d8 <DebugMon_Handler>:

/**
* @brief This function handles Debug monitor.
*/
void DebugMon_Handler(void)
{
 800a9d8:	b480      	push	{r7}
 800a9da:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800a9dc:	bf00      	nop
 800a9de:	46bd      	mov	sp, r7
 800a9e0:	bc80      	pop	{r7}
 800a9e2:	4770      	bx	lr

0800a9e4 <SysTick_Handler>:

/**
* @brief This function handles System tick timer.
*/
void SysTick_Handler(void)
{
 800a9e4:	b580      	push	{r7, lr}
 800a9e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800a9e8:	f7f5 fc74 	bl	80002d4 <HAL_IncTick>
//  HAL_SYSTICK_IRQHandler();
  osSystickHandler();
 800a9ec:	f7fd faca 	bl	8007f84 <osSystickHandler>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800a9f0:	bf00      	nop
 800a9f2:	bd80      	pop	{r7, pc}

0800a9f4 <DMA1_Channel1_IRQHandler>:

/**
* @brief This function handles DMA1 channel1 global interrupt.
*/
void DMA1_Channel1_IRQHandler(void)
{
 800a9f4:	b580      	push	{r7, lr}
 800a9f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800a9f8:	4802      	ldr	r0, [pc, #8]	; (800aa04 <DMA1_Channel1_IRQHandler+0x10>)
 800a9fa:	f7f6 fb45 	bl	8001088 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800a9fe:	bf00      	nop
 800aa00:	bd80      	pop	{r7, pc}
 800aa02:	bf00      	nop
 800aa04:	20002d48 	.word	0x20002d48

0800aa08 <USB_LP_CAN1_RX0_IRQHandler>:

/**
* @brief This function handles USB low priority or CAN RX0 interrupts.
*/
void USB_LP_CAN1_RX0_IRQHandler(void)
{
 800aa08:	b580      	push	{r7, lr}
 800aa0a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 800aa0c:	4802      	ldr	r0, [pc, #8]	; (800aa18 <USB_LP_CAN1_RX0_IRQHandler+0x10>)
 800aa0e:	f7f8 fa1e 	bl	8002e4e <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN1_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN1_RX0_IRQn 1 */
}
 800aa12:	bf00      	nop
 800aa14:	bd80      	pop	{r7, pc}
 800aa16:	bf00      	nop
 800aa18:	200030ac 	.word	0x200030ac

0800aa1c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	af00      	add	r7, sp, #0
  /* Reset the RCC clock configuration to the default reset state(for debug purpose) */
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 800aa20:	4a15      	ldr	r2, [pc, #84]	; (800aa78 <SystemInit+0x5c>)
 800aa22:	4b15      	ldr	r3, [pc, #84]	; (800aa78 <SystemInit+0x5c>)
 800aa24:	681b      	ldr	r3, [r3, #0]
 800aa26:	f043 0301 	orr.w	r3, r3, #1
 800aa2a:	6013      	str	r3, [r2, #0]

  /* Reset SW, HPRE, PPRE1, PPRE2, ADCPRE and MCO bits */
#if !defined(STM32F105xC) && !defined(STM32F107xC)
  RCC->CFGR &= (uint32_t)0xF8FF0000;
 800aa2c:	4912      	ldr	r1, [pc, #72]	; (800aa78 <SystemInit+0x5c>)
 800aa2e:	4b12      	ldr	r3, [pc, #72]	; (800aa78 <SystemInit+0x5c>)
 800aa30:	685a      	ldr	r2, [r3, #4]
 800aa32:	4b12      	ldr	r3, [pc, #72]	; (800aa7c <SystemInit+0x60>)
 800aa34:	4013      	ands	r3, r2
 800aa36:	604b      	str	r3, [r1, #4]
#else
  RCC->CFGR &= (uint32_t)0xF0FF0000;
#endif /* STM32F105xC */   
  
  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 800aa38:	4a0f      	ldr	r2, [pc, #60]	; (800aa78 <SystemInit+0x5c>)
 800aa3a:	4b0f      	ldr	r3, [pc, #60]	; (800aa78 <SystemInit+0x5c>)
 800aa3c:	681b      	ldr	r3, [r3, #0]
 800aa3e:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800aa42:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800aa46:	6013      	str	r3, [r2, #0]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 800aa48:	4a0b      	ldr	r2, [pc, #44]	; (800aa78 <SystemInit+0x5c>)
 800aa4a:	4b0b      	ldr	r3, [pc, #44]	; (800aa78 <SystemInit+0x5c>)
 800aa4c:	681b      	ldr	r3, [r3, #0]
 800aa4e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800aa52:	6013      	str	r3, [r2, #0]

  /* Reset PLLSRC, PLLXTPRE, PLLMUL and USBPRE/OTGFSPRE bits */
  RCC->CFGR &= (uint32_t)0xFF80FFFF;
 800aa54:	4a08      	ldr	r2, [pc, #32]	; (800aa78 <SystemInit+0x5c>)
 800aa56:	4b08      	ldr	r3, [pc, #32]	; (800aa78 <SystemInit+0x5c>)
 800aa58:	685b      	ldr	r3, [r3, #4]
 800aa5a:	f423 03fe 	bic.w	r3, r3, #8323072	; 0x7f0000
 800aa5e:	6053      	str	r3, [r2, #4]

  /* Reset CFGR2 register */
  RCC->CFGR2 = 0x00000000;      
#else
  /* Disable all interrupts and clear pending bits  */
  RCC->CIR = 0x009F0000;
 800aa60:	4b05      	ldr	r3, [pc, #20]	; (800aa78 <SystemInit+0x5c>)
 800aa62:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 800aa66:	609a      	str	r2, [r3, #8]
#endif 

#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH. */
 800aa68:	4b05      	ldr	r3, [pc, #20]	; (800aa80 <SystemInit+0x64>)
 800aa6a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800aa6e:	609a      	str	r2, [r3, #8]
#endif 
}
 800aa70:	bf00      	nop
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bc80      	pop	{r7}
 800aa76:	4770      	bx	lr
 800aa78:	40021000 	.word	0x40021000
 800aa7c:	f8ff0000 	.word	0xf8ff0000
 800aa80:	e000ed00 	.word	0xe000ed00

0800aa84 <MX_USB_DEVICE_Init>:
/* USB Device Core handle declaration */
USBD_HandleTypeDef hUsbDeviceFS;

/* init function */				        
void MX_USB_DEVICE_Init(void)
{
 800aa84:	b580      	push	{r7, lr}
 800aa86:	af00      	add	r7, sp, #0
  /* Init Device Library,Add Supported Class and Start the library*/
  USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS);
 800aa88:	2200      	movs	r2, #0
 800aa8a:	4908      	ldr	r1, [pc, #32]	; (800aaac <MX_USB_DEVICE_Init+0x28>)
 800aa8c:	4808      	ldr	r0, [pc, #32]	; (800aab0 <MX_USB_DEVICE_Init+0x2c>)
 800aa8e:	f7fc fb5d 	bl	800714c <USBD_Init>

  USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC);
 800aa92:	4908      	ldr	r1, [pc, #32]	; (800aab4 <MX_USB_DEVICE_Init+0x30>)
 800aa94:	4806      	ldr	r0, [pc, #24]	; (800aab0 <MX_USB_DEVICE_Init+0x2c>)
 800aa96:	f7fc fb84 	bl	80071a2 <USBD_RegisterClass>

  USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS);
 800aa9a:	4907      	ldr	r1, [pc, #28]	; (800aab8 <MX_USB_DEVICE_Init+0x34>)
 800aa9c:	4804      	ldr	r0, [pc, #16]	; (800aab0 <MX_USB_DEVICE_Init+0x2c>)
 800aa9e:	f7fc fae9 	bl	8007074 <USBD_CDC_RegisterInterface>

  USBD_Start(&hUsbDeviceFS);
 800aaa2:	4803      	ldr	r0, [pc, #12]	; (800aab0 <MX_USB_DEVICE_Init+0x2c>)
 800aaa4:	f7fc fb96 	bl	80071d4 <USBD_Start>

}
 800aaa8:	bf00      	nop
 800aaaa:	bd80      	pop	{r7, pc}
 800aaac:	20000128 	.word	0x20000128
 800aab0:	20002e00 	.word	0x20002e00
 800aab4:	2000000c 	.word	0x2000000c
 800aab8:	20000118 	.word	0x20000118

0800aabc <CDC_Init_FS>:
  *         Initializes the CDC media low layer over the FS USB IP
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{ 
 800aabc:	b580      	push	{r7, lr}
 800aabe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */ 
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800aac0:	2200      	movs	r2, #0
 800aac2:	4905      	ldr	r1, [pc, #20]	; (800aad8 <CDC_Init_FS+0x1c>)
 800aac4:	4805      	ldr	r0, [pc, #20]	; (800aadc <CDC_Init_FS+0x20>)
 800aac6:	f7fc faeb 	bl	80070a0 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800aaca:	4905      	ldr	r1, [pc, #20]	; (800aae0 <CDC_Init_FS+0x24>)
 800aacc:	4803      	ldr	r0, [pc, #12]	; (800aadc <CDC_Init_FS+0x20>)
 800aace:	f7fc fb00 	bl	80070d2 <USBD_CDC_SetRxBuffer>

  return (USBD_OK);
 800aad2:	2300      	movs	r3, #0
  /* USER CODE END 3 */ 
}
 800aad4:	4618      	mov	r0, r3
 800aad6:	bd80      	pop	{r7, pc}
 800aad8:	2000306c 	.word	0x2000306c
 800aadc:	20002e00 	.word	0x20002e00
 800aae0:	20003028 	.word	0x20003028

0800aae4 <CDC_DeInit_FS>:
  *         DeInitializes the CDC media low layer
  * @param  None
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800aae4:	b480      	push	{r7}
 800aae6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */ 
  return (USBD_OK);
 800aae8:	2300      	movs	r3, #0
  /* USER CODE END 4 */ 
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	46bd      	mov	sp, r7
 800aaee:	bc80      	pop	{r7}
 800aaf0:	4770      	bx	lr
	...

0800aaf4 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS  (uint8_t cmd, uint8_t* pbuf, uint16_t length)
{ 
 800aaf4:	b480      	push	{r7}
 800aaf6:	b083      	sub	sp, #12
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	4603      	mov	r3, r0
 800aafc:	6039      	str	r1, [r7, #0]
 800aafe:	71fb      	strb	r3, [r7, #7]
 800ab00:	4613      	mov	r3, r2
 800ab02:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch (cmd)
 800ab04:	79fb      	ldrb	r3, [r7, #7]
 800ab06:	2b23      	cmp	r3, #35	; 0x23
 800ab08:	d84a      	bhi.n	800aba0 <CDC_Control_FS+0xac>
 800ab0a:	a201      	add	r2, pc, #4	; (adr r2, 800ab10 <CDC_Control_FS+0x1c>)
 800ab0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab10:	0800aba1 	.word	0x0800aba1
 800ab14:	0800aba1 	.word	0x0800aba1
 800ab18:	0800aba1 	.word	0x0800aba1
 800ab1c:	0800aba1 	.word	0x0800aba1
 800ab20:	0800aba1 	.word	0x0800aba1
 800ab24:	0800aba1 	.word	0x0800aba1
 800ab28:	0800aba1 	.word	0x0800aba1
 800ab2c:	0800aba1 	.word	0x0800aba1
 800ab30:	0800aba1 	.word	0x0800aba1
 800ab34:	0800aba1 	.word	0x0800aba1
 800ab38:	0800aba1 	.word	0x0800aba1
 800ab3c:	0800aba1 	.word	0x0800aba1
 800ab40:	0800aba1 	.word	0x0800aba1
 800ab44:	0800aba1 	.word	0x0800aba1
 800ab48:	0800aba1 	.word	0x0800aba1
 800ab4c:	0800aba1 	.word	0x0800aba1
 800ab50:	0800aba1 	.word	0x0800aba1
 800ab54:	0800aba1 	.word	0x0800aba1
 800ab58:	0800aba1 	.word	0x0800aba1
 800ab5c:	0800aba1 	.word	0x0800aba1
 800ab60:	0800aba1 	.word	0x0800aba1
 800ab64:	0800aba1 	.word	0x0800aba1
 800ab68:	0800aba1 	.word	0x0800aba1
 800ab6c:	0800aba1 	.word	0x0800aba1
 800ab70:	0800aba1 	.word	0x0800aba1
 800ab74:	0800aba1 	.word	0x0800aba1
 800ab78:	0800aba1 	.word	0x0800aba1
 800ab7c:	0800aba1 	.word	0x0800aba1
 800ab80:	0800aba1 	.word	0x0800aba1
 800ab84:	0800aba1 	.word	0x0800aba1
 800ab88:	0800aba1 	.word	0x0800aba1
 800ab8c:	0800aba1 	.word	0x0800aba1
 800ab90:	0800aba1 	.word	0x0800aba1
 800ab94:	0800aba1 	.word	0x0800aba1
 800ab98:	0800aba1 	.word	0x0800aba1
 800ab9c:	0800aba1 	.word	0x0800aba1
  case CDC_SEND_BREAK:
 
    break;    
    
  default:
    break;
 800aba0:	bf00      	nop
  }

  return (USBD_OK);
 800aba2:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800aba4:	4618      	mov	r0, r3
 800aba6:	370c      	adds	r7, #12
 800aba8:	46bd      	mov	sp, r7
 800abaa:	bc80      	pop	{r7}
 800abac:	4770      	bx	lr
 800abae:	bf00      	nop

0800abb0 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS (uint8_t* Buf, uint32_t *Len)
{
 800abb0:	b580      	push	{r7, lr}
 800abb2:	b082      	sub	sp, #8
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
 800abb8:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */


		received_data_size = *Len;
 800abba:	683b      	ldr	r3, [r7, #0]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	4a11      	ldr	r2, [pc, #68]	; (800ac04 <CDC_Receive_FS+0x54>)
 800abc0:	6013      	str	r3, [r2, #0]
		memcpy(received_data, Buf, received_data_size);
 800abc2:	4b10      	ldr	r3, [pc, #64]	; (800ac04 <CDC_Receive_FS+0x54>)
 800abc4:	681b      	ldr	r3, [r3, #0]
 800abc6:	461a      	mov	r2, r3
 800abc8:	6879      	ldr	r1, [r7, #4]
 800abca:	480f      	ldr	r0, [pc, #60]	; (800ac08 <CDC_Receive_FS+0x58>)
 800abcc:	f000 fc28 	bl	800b420 <memcpy>
		receive_total += received_data_size;
 800abd0:	4b0e      	ldr	r3, [pc, #56]	; (800ac0c <CDC_Receive_FS+0x5c>)
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	4b0b      	ldr	r3, [pc, #44]	; (800ac04 <CDC_Receive_FS+0x54>)
 800abd6:	681b      	ldr	r3, [r3, #0]
 800abd8:	4413      	add	r3, r2
 800abda:	4a0c      	ldr	r2, [pc, #48]	; (800ac0c <CDC_Receive_FS+0x5c>)
 800abdc:	6013      	str	r3, [r2, #0]

		consoleInput(received_data, received_data_size);
 800abde:	4b09      	ldr	r3, [pc, #36]	; (800ac04 <CDC_Receive_FS+0x54>)
 800abe0:	681b      	ldr	r3, [r3, #0]
 800abe2:	4619      	mov	r1, r3
 800abe4:	4808      	ldr	r0, [pc, #32]	; (800ac08 <CDC_Receive_FS+0x58>)
 800abe6:	f7fe fed3 	bl	8009990 <consoleInput>

	  /* USER CODE BEGIN 6 */
	  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800abea:	6879      	ldr	r1, [r7, #4]
 800abec:	4808      	ldr	r0, [pc, #32]	; (800ac10 <CDC_Receive_FS+0x60>)
 800abee:	f7fc fa70 	bl	80070d2 <USBD_CDC_SetRxBuffer>
	  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800abf2:	4807      	ldr	r0, [pc, #28]	; (800ac10 <CDC_Receive_FS+0x60>)
 800abf4:	f7fc fa80 	bl	80070f8 <USBD_CDC_ReceivePacket>

  return (USBD_OK);
 800abf8:	2300      	movs	r3, #0
  /* USER CODE END 6 */ 
}
 800abfa:	4618      	mov	r0, r3
 800abfc:	3708      	adds	r7, #8
 800abfe:	46bd      	mov	sp, r7
 800ac00:	bd80      	pop	{r7, pc}
 800ac02:	bf00      	nop
 800ac04:	20003024 	.word	0x20003024
 800ac08:	20003068 	.word	0x20003068
 800ac0c:	20002af4 	.word	0x20002af4
 800ac10:	20002e00 	.word	0x20002e00

0800ac14 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800ac14:	b580      	push	{r7, lr}
 800ac16:	b084      	sub	sp, #16
 800ac18:	af00      	add	r7, sp, #0
 800ac1a:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800ac1c:	687b      	ldr	r3, [r7, #4]
 800ac1e:	681b      	ldr	r3, [r3, #0]
 800ac20:	4a0d      	ldr	r2, [pc, #52]	; (800ac58 <HAL_PCD_MspInit+0x44>)
 800ac22:	4293      	cmp	r3, r2
 800ac24:	d113      	bne.n	800ac4e <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800ac26:	4a0d      	ldr	r2, [pc, #52]	; (800ac5c <HAL_PCD_MspInit+0x48>)
 800ac28:	4b0c      	ldr	r3, [pc, #48]	; (800ac5c <HAL_PCD_MspInit+0x48>)
 800ac2a:	69db      	ldr	r3, [r3, #28]
 800ac2c:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800ac30:	61d3      	str	r3, [r2, #28]
 800ac32:	4b0a      	ldr	r3, [pc, #40]	; (800ac5c <HAL_PCD_MspInit+0x48>)
 800ac34:	69db      	ldr	r3, [r3, #28]
 800ac36:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ac3a:	60fb      	str	r3, [r7, #12]
 800ac3c:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN1_RX0_IRQn, 5, 0);
 800ac3e:	2200      	movs	r2, #0
 800ac40:	2105      	movs	r1, #5
 800ac42:	2014      	movs	r0, #20
 800ac44:	f7f6 f939 	bl	8000eba <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN1_RX0_IRQn);
 800ac48:	2014      	movs	r0, #20
 800ac4a:	f7f6 f952 	bl	8000ef2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800ac4e:	bf00      	nop
 800ac50:	3710      	adds	r7, #16
 800ac52:	46bd      	mov	sp, r7
 800ac54:	bd80      	pop	{r7, pc}
 800ac56:	bf00      	nop
 800ac58:	40005c00 	.word	0x40005c00
 800ac5c:	40021000 	.word	0x40021000

0800ac60 <HAL_PCD_SetupStageCallback>:
  * @brief  Setup Stage callback
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
{
 800ac60:	b580      	push	{r7, lr}
 800ac62:	b082      	sub	sp, #8
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ac68:	687b      	ldr	r3, [r7, #4]
 800ac6a:	f8d3 241c 	ldr.w	r2, [r3, #1052]	; 0x41c
 800ac6e:	687b      	ldr	r3, [r7, #4]
 800ac70:	f503 737b 	add.w	r3, r3, #1004	; 0x3ec
 800ac74:	4619      	mov	r1, r3
 800ac76:	4610      	mov	r0, r2
 800ac78:	f7fc faf4 	bl	8007264 <USBD_LL_SetupStage>
}
 800ac7c:	bf00      	nop
 800ac7e:	3708      	adds	r7, #8
 800ac80:	46bd      	mov	sp, r7
 800ac82:	bd80      	pop	{r7, pc}

0800ac84 <HAL_PCD_DataOutStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800ac84:	b580      	push	{r7, lr}
 800ac86:	b082      	sub	sp, #8
 800ac88:	af00      	add	r7, sp, #0
 800ac8a:	6078      	str	r0, [r7, #4]
 800ac8c:	460b      	mov	r3, r1
 800ac8e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ac90:	687b      	ldr	r3, [r7, #4]
 800ac92:	f8d3 041c 	ldr.w	r0, [r3, #1052]	; 0x41c
 800ac96:	78fb      	ldrb	r3, [r7, #3]
 800ac98:	687a      	ldr	r2, [r7, #4]
 800ac9a:	015b      	lsls	r3, r3, #5
 800ac9c:	4413      	add	r3, r2
 800ac9e:	f503 7307 	add.w	r3, r3, #540	; 0x21c
 800aca2:	681a      	ldr	r2, [r3, #0]
 800aca4:	78fb      	ldrb	r3, [r7, #3]
 800aca6:	4619      	mov	r1, r3
 800aca8:	f7fc fb26 	bl	80072f8 <USBD_LL_DataOutStage>
}
 800acac:	bf00      	nop
 800acae:	3708      	adds	r7, #8
 800acb0:	46bd      	mov	sp, r7
 800acb2:	bd80      	pop	{r7, pc}

0800acb4 <HAL_PCD_DataInStageCallback>:
  * @param  hpcd: PCD handle
  * @param  epnum: Endpoint Number
  * @retval None
  */
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
{
 800acb4:	b580      	push	{r7, lr}
 800acb6:	b082      	sub	sp, #8
 800acb8:	af00      	add	r7, sp, #0
 800acba:	6078      	str	r0, [r7, #4]
 800acbc:	460b      	mov	r3, r1
 800acbe:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800acc0:	687b      	ldr	r3, [r7, #4]
 800acc2:	f8d3 041c 	ldr.w	r0, [r3, #1052]	; 0x41c
 800acc6:	78fb      	ldrb	r3, [r7, #3]
 800acc8:	687a      	ldr	r2, [r7, #4]
 800acca:	015b      	lsls	r3, r3, #5
 800accc:	4413      	add	r3, r2
 800acce:	333c      	adds	r3, #60	; 0x3c
 800acd0:	681a      	ldr	r2, [r3, #0]
 800acd2:	78fb      	ldrb	r3, [r7, #3]
 800acd4:	4619      	mov	r1, r3
 800acd6:	f7fc fb6a 	bl	80073ae <USBD_LL_DataInStage>
}
 800acda:	bf00      	nop
 800acdc:	3708      	adds	r7, #8
 800acde:	46bd      	mov	sp, r7
 800ace0:	bd80      	pop	{r7, pc}

0800ace2 <HAL_PCD_SOFCallback>:
  * @brief  SOF callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
{
 800ace2:	b580      	push	{r7, lr}
 800ace4:	b082      	sub	sp, #8
 800ace6:	af00      	add	r7, sp, #0
 800ace8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800acea:	687b      	ldr	r3, [r7, #4]
 800acec:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800acf0:	4618      	mov	r0, r3
 800acf2:	f7fc fc4d 	bl	8007590 <USBD_LL_SOF>
}
 800acf6:	bf00      	nop
 800acf8:	3708      	adds	r7, #8
 800acfa:	46bd      	mov	sp, r7
 800acfc:	bd80      	pop	{r7, pc}

0800acfe <HAL_PCD_ResetCallback>:
  * @brief  Reset callback.
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
{ 
 800acfe:	b580      	push	{r7, lr}
 800ad00:	b084      	sub	sp, #16
 800ad02:	af00      	add	r7, sp, #0
 800ad04:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800ad06:	2301      	movs	r3, #1
 800ad08:	73fb      	strb	r3, [r7, #15]

  /*Set USB Current Speed*/
  switch (hpcd->Init.speed)
 800ad0a:	687b      	ldr	r3, [r7, #4]
 800ad0c:	689b      	ldr	r3, [r3, #8]
 800ad0e:	2b02      	cmp	r3, #2
 800ad10:	d102      	bne.n	800ad18 <HAL_PCD_ResetCallback+0x1a>
  {
  case PCD_SPEED_FULL:
    speed = USBD_SPEED_FULL;    
 800ad12:	2301      	movs	r3, #1
 800ad14:	73fb      	strb	r3, [r7, #15]
    break;
 800ad16:	e002      	b.n	800ad1e <HAL_PCD_ResetCallback+0x20>
	
  default:
    speed = USBD_SPEED_FULL;    
 800ad18:	2301      	movs	r3, #1
 800ad1a:	73fb      	strb	r3, [r7, #15]
    break;    
 800ad1c:	bf00      	nop
  }
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);  
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800ad24:	7bfa      	ldrb	r2, [r7, #15]
 800ad26:	4611      	mov	r1, r2
 800ad28:	4618      	mov	r0, r3
 800ad2a:	f7fc fbfe 	bl	800752a <USBD_LL_SetSpeed>
  
  /*Reset Device*/
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800ad34:	4618      	mov	r0, r3
 800ad36:	f7fc fbc9 	bl	80074cc <USBD_LL_Reset>
}
 800ad3a:	bf00      	nop
 800ad3c:	3710      	adds	r7, #16
 800ad3e:	46bd      	mov	sp, r7
 800ad40:	bd80      	pop	{r7, pc}
	...

0800ad44 <HAL_PCD_SuspendCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
{
 800ad44:	b580      	push	{r7, lr}
 800ad46:	b082      	sub	sp, #8
 800ad48:	af00      	add	r7, sp, #0
 800ad4a:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800ad4c:	687b      	ldr	r3, [r7, #4]
 800ad4e:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800ad52:	4618      	mov	r0, r3
 800ad54:	f7fc fbf8 	bl	8007548 <USBD_LL_Suspend>
  /*Enter in STOP mode */
  /* USER CODE BEGIN 2 */  
  if (hpcd->Init.low_power_enable)
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	699b      	ldr	r3, [r3, #24]
 800ad5c:	2b00      	cmp	r3, #0
 800ad5e:	d005      	beq.n	800ad6c <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800ad60:	4a04      	ldr	r2, [pc, #16]	; (800ad74 <HAL_PCD_SuspendCallback+0x30>)
 800ad62:	4b04      	ldr	r3, [pc, #16]	; (800ad74 <HAL_PCD_SuspendCallback+0x30>)
 800ad64:	691b      	ldr	r3, [r3, #16]
 800ad66:	f043 0306 	orr.w	r3, r3, #6
 800ad6a:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800ad6c:	bf00      	nop
 800ad6e:	3708      	adds	r7, #8
 800ad70:	46bd      	mov	sp, r7
 800ad72:	bd80      	pop	{r7, pc}
 800ad74:	e000ed00 	.word	0xe000ed00

0800ad78 <HAL_PCD_ResumeCallback>:
  * When Low power mode is enabled the debug cannot be used (IAR, Keil doesn't support it)
  * @param  hpcd: PCD handle
  * @retval None
  */
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
{
 800ad78:	b580      	push	{r7, lr}
 800ad7a:	b082      	sub	sp, #8
 800ad7c:	af00      	add	r7, sp, #0
 800ad7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800ad80:	687b      	ldr	r3, [r7, #4]
 800ad82:	f8d3 341c 	ldr.w	r3, [r3, #1052]	; 0x41c
 800ad86:	4618      	mov	r0, r3
 800ad88:	f7fc fbf2 	bl	8007570 <USBD_LL_Resume>
  
}
 800ad8c:	bf00      	nop
 800ad8e:	3708      	adds	r7, #8
 800ad90:	46bd      	mov	sp, r7
 800ad92:	bd80      	pop	{r7, pc}

0800ad94 <USBD_LL_Init>:
  * @brief  Initializes the Low Level portion of the Device driver.
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Init (USBD_HandleTypeDef *pdev)
{ 
 800ad94:	b580      	push	{r7, lr}
 800ad96:	b082      	sub	sp, #8
 800ad98:	af00      	add	r7, sp, #0
 800ad9a:	6078      	str	r0, [r7, #4]
  /* Init USB_IP */
  /* Link The driver to the stack */
  hpcd_USB_FS.pData = pdev;
 800ad9c:	4a29      	ldr	r2, [pc, #164]	; (800ae44 <USBD_LL_Init+0xb0>)
 800ad9e:	687b      	ldr	r3, [r7, #4]
 800ada0:	f8c2 341c 	str.w	r3, [r2, #1052]	; 0x41c
  pdev->pData = &hpcd_USB_FS;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	4a27      	ldr	r2, [pc, #156]	; (800ae44 <USBD_LL_Init+0xb0>)
 800ada8:	f8c3 2220 	str.w	r2, [r3, #544]	; 0x220

  hpcd_USB_FS.Instance = USB;
 800adac:	4b25      	ldr	r3, [pc, #148]	; (800ae44 <USBD_LL_Init+0xb0>)
 800adae:	4a26      	ldr	r2, [pc, #152]	; (800ae48 <USBD_LL_Init+0xb4>)
 800adb0:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800adb2:	4b24      	ldr	r3, [pc, #144]	; (800ae44 <USBD_LL_Init+0xb0>)
 800adb4:	2208      	movs	r2, #8
 800adb6:	605a      	str	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800adb8:	4b22      	ldr	r3, [pc, #136]	; (800ae44 <USBD_LL_Init+0xb0>)
 800adba:	2202      	movs	r2, #2
 800adbc:	609a      	str	r2, [r3, #8]
  hpcd_USB_FS.Init.ep0_mps = DEP0CTL_MPS_8;
 800adbe:	4b21      	ldr	r3, [pc, #132]	; (800ae44 <USBD_LL_Init+0xb0>)
 800adc0:	2203      	movs	r2, #3
 800adc2:	60da      	str	r2, [r3, #12]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800adc4:	4b1f      	ldr	r3, [pc, #124]	; (800ae44 <USBD_LL_Init+0xb0>)
 800adc6:	2200      	movs	r2, #0
 800adc8:	619a      	str	r2, [r3, #24]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800adca:	4b1e      	ldr	r3, [pc, #120]	; (800ae44 <USBD_LL_Init+0xb0>)
 800adcc:	2200      	movs	r2, #0
 800adce:	61da      	str	r2, [r3, #28]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800add0:	4b1c      	ldr	r3, [pc, #112]	; (800ae44 <USBD_LL_Init+0xb0>)
 800add2:	2200      	movs	r2, #0
 800add4:	621a      	str	r2, [r3, #32]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800add6:	481b      	ldr	r0, [pc, #108]	; (800ae44 <USBD_LL_Init+0xb0>)
 800add8:	f7f7 ff39 	bl	8002c4e <HAL_PCD_Init>
 800addc:	4603      	mov	r3, r0
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d001      	beq.n	800ade6 <USBD_LL_Init+0x52>
  {
    Error_Handler();
 800ade2:	f7ff fc9b 	bl	800a71c <Error_Handler>
  }

  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800ade6:	687b      	ldr	r3, [r7, #4]
 800ade8:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800adec:	2318      	movs	r3, #24
 800adee:	2200      	movs	r2, #0
 800adf0:	2100      	movs	r1, #0
 800adf2:	f7f8 fe69 	bl	8003ac8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800adf6:	687b      	ldr	r3, [r7, #4]
 800adf8:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800adfc:	2358      	movs	r3, #88	; 0x58
 800adfe:	2200      	movs	r2, #0
 800ae00:	2180      	movs	r1, #128	; 0x80
 800ae02:	f7f8 fe61 	bl	8003ac8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);  
 800ae06:	687b      	ldr	r3, [r7, #4]
 800ae08:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800ae0c:	23c0      	movs	r3, #192	; 0xc0
 800ae0e:	2200      	movs	r2, #0
 800ae10:	2181      	movs	r1, #129	; 0x81
 800ae12:	f7f8 fe59 	bl	8003ac8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800ae16:	687b      	ldr	r3, [r7, #4]
 800ae18:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800ae1c:	f44f 7388 	mov.w	r3, #272	; 0x110
 800ae20:	2200      	movs	r2, #0
 800ae22:	2101      	movs	r1, #1
 800ae24:	f7f8 fe50 	bl	8003ac8 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);  
 800ae28:	687b      	ldr	r3, [r7, #4]
 800ae2a:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800ae2e:	f44f 7380 	mov.w	r3, #256	; 0x100
 800ae32:	2200      	movs	r2, #0
 800ae34:	2182      	movs	r1, #130	; 0x82
 800ae36:	f7f8 fe47 	bl	8003ac8 <HAL_PCDEx_PMAConfig>
  return USBD_OK;
 800ae3a:	2300      	movs	r3, #0
}
 800ae3c:	4618      	mov	r0, r3
 800ae3e:	3708      	adds	r7, #8
 800ae40:	46bd      	mov	sp, r7
 800ae42:	bd80      	pop	{r7, pc}
 800ae44:	200030ac 	.word	0x200030ac
 800ae48:	40005c00 	.word	0x40005c00

0800ae4c <USBD_LL_Start>:
  * @brief  Starts the Low Level portion of the Device driver. 
  * @param  pdev: Device handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800ae4c:	b580      	push	{r7, lr}
 800ae4e:	b084      	sub	sp, #16
 800ae50:	af00      	add	r7, sp, #0
 800ae52:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ae54:	2300      	movs	r3, #0
 800ae56:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ae58:	2300      	movs	r3, #0
 800ae5a:	73fb      	strb	r3, [r7, #15]
 
  hal_status = HAL_PCD_Start(pdev->pData);
 800ae5c:	687b      	ldr	r3, [r7, #4]
 800ae5e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800ae62:	4618      	mov	r0, r3
 800ae64:	f7f7 ffcd 	bl	8002e02 <HAL_PCD_Start>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 800ae6c:	7bbb      	ldrb	r3, [r7, #14]
 800ae6e:	2b03      	cmp	r3, #3
 800ae70:	d816      	bhi.n	800aea0 <USBD_LL_Start+0x54>
 800ae72:	a201      	add	r2, pc, #4	; (adr r2, 800ae78 <USBD_LL_Start+0x2c>)
 800ae74:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ae78:	0800ae89 	.word	0x0800ae89
 800ae7c:	0800ae8f 	.word	0x0800ae8f
 800ae80:	0800ae95 	.word	0x0800ae95
 800ae84:	0800ae9b 	.word	0x0800ae9b
    case HAL_OK :
      usb_status = USBD_OK;
 800ae88:	2300      	movs	r3, #0
 800ae8a:	73fb      	strb	r3, [r7, #15]
    break;
 800ae8c:	e00b      	b.n	800aea6 <USBD_LL_Start+0x5a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ae8e:	2302      	movs	r3, #2
 800ae90:	73fb      	strb	r3, [r7, #15]
    break;
 800ae92:	e008      	b.n	800aea6 <USBD_LL_Start+0x5a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ae94:	2301      	movs	r3, #1
 800ae96:	73fb      	strb	r3, [r7, #15]
    break;
 800ae98:	e005      	b.n	800aea6 <USBD_LL_Start+0x5a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ae9a:	2302      	movs	r3, #2
 800ae9c:	73fb      	strb	r3, [r7, #15]
    break;
 800ae9e:	e002      	b.n	800aea6 <USBD_LL_Start+0x5a>
    default :
      usb_status = USBD_FAIL;
 800aea0:	2302      	movs	r3, #2
 800aea2:	73fb      	strb	r3, [r7, #15]
    break;
 800aea4:	bf00      	nop
  }
  return usb_status;  
 800aea6:	7bfb      	ldrb	r3, [r7, #15]
}
 800aea8:	4618      	mov	r0, r3
 800aeaa:	3710      	adds	r7, #16
 800aeac:	46bd      	mov	sp, r7
 800aeae:	bd80      	pop	{r7, pc}

0800aeb0 <USBD_LL_OpenEP>:
  */
USBD_StatusTypeDef  USBD_LL_OpenEP  (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  ep_type,
                                      uint16_t ep_mps)
{
 800aeb0:	b580      	push	{r7, lr}
 800aeb2:	b084      	sub	sp, #16
 800aeb4:	af00      	add	r7, sp, #0
 800aeb6:	6078      	str	r0, [r7, #4]
 800aeb8:	4608      	mov	r0, r1
 800aeba:	4611      	mov	r1, r2
 800aebc:	461a      	mov	r2, r3
 800aebe:	4603      	mov	r3, r0
 800aec0:	70fb      	strb	r3, [r7, #3]
 800aec2:	460b      	mov	r3, r1
 800aec4:	70bb      	strb	r3, [r7, #2]
 800aec6:	4613      	mov	r3, r2
 800aec8:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aeca:	2300      	movs	r3, #0
 800aecc:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aece:	2300      	movs	r3, #0
 800aed0:	73fb      	strb	r3, [r7, #15]

  hal_status = HAL_PCD_EP_Open(pdev->pData, 
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800aed8:	78bb      	ldrb	r3, [r7, #2]
 800aeda:	883a      	ldrh	r2, [r7, #0]
 800aedc:	78f9      	ldrb	r1, [r7, #3]
 800aede:	f7f8 f8dc 	bl	800309a <HAL_PCD_EP_Open>
 800aee2:	4603      	mov	r3, r0
 800aee4:	73bb      	strb	r3, [r7, #14]
                               ep_addr, 
                               ep_mps, 
                               ep_type);
  
     
  switch (hal_status) {
 800aee6:	7bbb      	ldrb	r3, [r7, #14]
 800aee8:	2b03      	cmp	r3, #3
 800aeea:	d817      	bhi.n	800af1c <USBD_LL_OpenEP+0x6c>
 800aeec:	a201      	add	r2, pc, #4	; (adr r2, 800aef4 <USBD_LL_OpenEP+0x44>)
 800aeee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aef2:	bf00      	nop
 800aef4:	0800af05 	.word	0x0800af05
 800aef8:	0800af0b 	.word	0x0800af0b
 800aefc:	0800af11 	.word	0x0800af11
 800af00:	0800af17 	.word	0x0800af17
    case HAL_OK :
      usb_status = USBD_OK;
 800af04:	2300      	movs	r3, #0
 800af06:	73fb      	strb	r3, [r7, #15]
    break;
 800af08:	e00b      	b.n	800af22 <USBD_LL_OpenEP+0x72>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800af0a:	2302      	movs	r3, #2
 800af0c:	73fb      	strb	r3, [r7, #15]
    break;
 800af0e:	e008      	b.n	800af22 <USBD_LL_OpenEP+0x72>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800af10:	2301      	movs	r3, #1
 800af12:	73fb      	strb	r3, [r7, #15]
    break;
 800af14:	e005      	b.n	800af22 <USBD_LL_OpenEP+0x72>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800af16:	2302      	movs	r3, #2
 800af18:	73fb      	strb	r3, [r7, #15]
    break;
 800af1a:	e002      	b.n	800af22 <USBD_LL_OpenEP+0x72>
    default :
      usb_status = USBD_FAIL;
 800af1c:	2302      	movs	r3, #2
 800af1e:	73fb      	strb	r3, [r7, #15]
    break;
 800af20:	bf00      	nop
  }
  return usb_status; 
 800af22:	7bfb      	ldrb	r3, [r7, #15]
}
 800af24:	4618      	mov	r0, r3
 800af26:	3710      	adds	r7, #16
 800af28:	46bd      	mov	sp, r7
 800af2a:	bd80      	pop	{r7, pc}

0800af2c <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_CloseEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800af2c:	b580      	push	{r7, lr}
 800af2e:	b084      	sub	sp, #16
 800af30:	af00      	add	r7, sp, #0
 800af32:	6078      	str	r0, [r7, #4]
 800af34:	460b      	mov	r3, r1
 800af36:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800af38:	2300      	movs	r3, #0
 800af3a:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800af3c:	2300      	movs	r3, #0
 800af3e:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800af40:	687b      	ldr	r3, [r7, #4]
 800af42:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800af46:	78fa      	ldrb	r2, [r7, #3]
 800af48:	4611      	mov	r1, r2
 800af4a:	4618      	mov	r0, r3
 800af4c:	f7f8 f8fa 	bl	8003144 <HAL_PCD_EP_Close>
 800af50:	4603      	mov	r3, r0
 800af52:	73bb      	strb	r3, [r7, #14]
      
  switch (hal_status) {
 800af54:	7bbb      	ldrb	r3, [r7, #14]
 800af56:	2b03      	cmp	r3, #3
 800af58:	d816      	bhi.n	800af88 <USBD_LL_CloseEP+0x5c>
 800af5a:	a201      	add	r2, pc, #4	; (adr r2, 800af60 <USBD_LL_CloseEP+0x34>)
 800af5c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800af60:	0800af71 	.word	0x0800af71
 800af64:	0800af77 	.word	0x0800af77
 800af68:	0800af7d 	.word	0x0800af7d
 800af6c:	0800af83 	.word	0x0800af83
    case HAL_OK :
      usb_status = USBD_OK;
 800af70:	2300      	movs	r3, #0
 800af72:	73fb      	strb	r3, [r7, #15]
    break;
 800af74:	e00b      	b.n	800af8e <USBD_LL_CloseEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800af76:	2302      	movs	r3, #2
 800af78:	73fb      	strb	r3, [r7, #15]
    break;
 800af7a:	e008      	b.n	800af8e <USBD_LL_CloseEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800af7c:	2301      	movs	r3, #1
 800af7e:	73fb      	strb	r3, [r7, #15]
    break;
 800af80:	e005      	b.n	800af8e <USBD_LL_CloseEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800af82:	2302      	movs	r3, #2
 800af84:	73fb      	strb	r3, [r7, #15]
    break;
 800af86:	e002      	b.n	800af8e <USBD_LL_CloseEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800af88:	2302      	movs	r3, #2
 800af8a:	73fb      	strb	r3, [r7, #15]
    break;
 800af8c:	bf00      	nop
  }
  return usb_status;  
 800af8e:	7bfb      	ldrb	r3, [r7, #15]
}
 800af90:	4618      	mov	r0, r3
 800af92:	3710      	adds	r7, #16
 800af94:	46bd      	mov	sp, r7
 800af96:	bd80      	pop	{r7, pc}

0800af98 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_StallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b084      	sub	sp, #16
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
 800afa0:	460b      	mov	r3, r1
 800afa2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800afa4:	2300      	movs	r3, #0
 800afa6:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800afa8:	2300      	movs	r3, #0
 800afaa:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800afb2:	78fa      	ldrb	r2, [r7, #3]
 800afb4:	4611      	mov	r1, r2
 800afb6:	4618      	mov	r0, r3
 800afb8:	f7f8 f9b4 	bl	8003324 <HAL_PCD_EP_SetStall>
 800afbc:	4603      	mov	r3, r0
 800afbe:	73bb      	strb	r3, [r7, #14]
      
  switch (hal_status) {
 800afc0:	7bbb      	ldrb	r3, [r7, #14]
 800afc2:	2b03      	cmp	r3, #3
 800afc4:	d816      	bhi.n	800aff4 <USBD_LL_StallEP+0x5c>
 800afc6:	a201      	add	r2, pc, #4	; (adr r2, 800afcc <USBD_LL_StallEP+0x34>)
 800afc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800afcc:	0800afdd 	.word	0x0800afdd
 800afd0:	0800afe3 	.word	0x0800afe3
 800afd4:	0800afe9 	.word	0x0800afe9
 800afd8:	0800afef 	.word	0x0800afef
    case HAL_OK :
      usb_status = USBD_OK;
 800afdc:	2300      	movs	r3, #0
 800afde:	73fb      	strb	r3, [r7, #15]
    break;
 800afe0:	e00b      	b.n	800affa <USBD_LL_StallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800afe2:	2302      	movs	r3, #2
 800afe4:	73fb      	strb	r3, [r7, #15]
    break;
 800afe6:	e008      	b.n	800affa <USBD_LL_StallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800afe8:	2301      	movs	r3, #1
 800afea:	73fb      	strb	r3, [r7, #15]
    break;
 800afec:	e005      	b.n	800affa <USBD_LL_StallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800afee:	2302      	movs	r3, #2
 800aff0:	73fb      	strb	r3, [r7, #15]
    break;
 800aff2:	e002      	b.n	800affa <USBD_LL_StallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800aff4:	2302      	movs	r3, #2
 800aff6:	73fb      	strb	r3, [r7, #15]
    break;
 800aff8:	bf00      	nop
  }
  return usb_status;  
 800affa:	7bfb      	ldrb	r3, [r7, #15]
}
 800affc:	4618      	mov	r0, r3
 800affe:	3710      	adds	r7, #16
 800b000:	46bd      	mov	sp, r7
 800b002:	bd80      	pop	{r7, pc}

0800b004 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_ClearStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800b004:	b580      	push	{r7, lr}
 800b006:	b084      	sub	sp, #16
 800b008:	af00      	add	r7, sp, #0
 800b00a:	6078      	str	r0, [r7, #4]
 800b00c:	460b      	mov	r3, r1
 800b00e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b010:	2300      	movs	r3, #0
 800b012:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b014:	2300      	movs	r3, #0
 800b016:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);  
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800b01e:	78fa      	ldrb	r2, [r7, #3]
 800b020:	4611      	mov	r1, r2
 800b022:	4618      	mov	r0, r3
 800b024:	f7f8 f9d3 	bl	80033ce <HAL_PCD_EP_ClrStall>
 800b028:	4603      	mov	r3, r0
 800b02a:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 800b02c:	7bbb      	ldrb	r3, [r7, #14]
 800b02e:	2b03      	cmp	r3, #3
 800b030:	d816      	bhi.n	800b060 <USBD_LL_ClearStallEP+0x5c>
 800b032:	a201      	add	r2, pc, #4	; (adr r2, 800b038 <USBD_LL_ClearStallEP+0x34>)
 800b034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b038:	0800b049 	.word	0x0800b049
 800b03c:	0800b04f 	.word	0x0800b04f
 800b040:	0800b055 	.word	0x0800b055
 800b044:	0800b05b 	.word	0x0800b05b
    case HAL_OK :
      usb_status = USBD_OK;
 800b048:	2300      	movs	r3, #0
 800b04a:	73fb      	strb	r3, [r7, #15]
    break;
 800b04c:	e00b      	b.n	800b066 <USBD_LL_ClearStallEP+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b04e:	2302      	movs	r3, #2
 800b050:	73fb      	strb	r3, [r7, #15]
    break;
 800b052:	e008      	b.n	800b066 <USBD_LL_ClearStallEP+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b054:	2301      	movs	r3, #1
 800b056:	73fb      	strb	r3, [r7, #15]
    break;
 800b058:	e005      	b.n	800b066 <USBD_LL_ClearStallEP+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b05a:	2302      	movs	r3, #2
 800b05c:	73fb      	strb	r3, [r7, #15]
    break;
 800b05e:	e002      	b.n	800b066 <USBD_LL_ClearStallEP+0x62>
    default :
      usb_status = USBD_FAIL;
 800b060:	2302      	movs	r3, #2
 800b062:	73fb      	strb	r3, [r7, #15]
    break;
 800b064:	bf00      	nop
  }
  return usb_status; 
 800b066:	7bfb      	ldrb	r3, [r7, #15]
}
 800b068:	4618      	mov	r0, r3
 800b06a:	3710      	adds	r7, #16
 800b06c:	46bd      	mov	sp, r7
 800b06e:	bd80      	pop	{r7, pc}

0800b070 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP (USBD_HandleTypeDef *pdev, uint8_t ep_addr)   
{
 800b070:	b480      	push	{r7}
 800b072:	b085      	sub	sp, #20
 800b074:	af00      	add	r7, sp, #0
 800b076:	6078      	str	r0, [r7, #4]
 800b078:	460b      	mov	r3, r1
 800b07a:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800b082:	60fb      	str	r3, [r7, #12]
  
  if((ep_addr & 0x80) == 0x80)
 800b084:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800b088:	2b00      	cmp	r3, #0
 800b08a:	da08      	bge.n	800b09e <USBD_LL_IsStallEP+0x2e>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall; 
 800b08c:	78fb      	ldrb	r3, [r7, #3]
 800b08e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b092:	68fa      	ldr	r2, [r7, #12]
 800b094:	015b      	lsls	r3, r3, #5
 800b096:	4413      	add	r3, r2
 800b098:	332a      	adds	r3, #42	; 0x2a
 800b09a:	781b      	ldrb	r3, [r3, #0]
 800b09c:	e008      	b.n	800b0b0 <USBD_LL_IsStallEP+0x40>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall; 
 800b09e:	78fb      	ldrb	r3, [r7, #3]
 800b0a0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b0a4:	68fa      	ldr	r2, [r7, #12]
 800b0a6:	015b      	lsls	r3, r3, #5
 800b0a8:	4413      	add	r3, r2
 800b0aa:	f203 230a 	addw	r3, r3, #522	; 0x20a
 800b0ae:	781b      	ldrb	r3, [r3, #0]
  }
}
 800b0b0:	4618      	mov	r0, r3
 800b0b2:	3714      	adds	r7, #20
 800b0b4:	46bd      	mov	sp, r7
 800b0b6:	bc80      	pop	{r7}
 800b0b8:	4770      	bx	lr
	...

0800b0bc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_LL_SetUSBAddress (USBD_HandleTypeDef *pdev, uint8_t dev_addr)   
{
 800b0bc:	b580      	push	{r7, lr}
 800b0be:	b084      	sub	sp, #16
 800b0c0:	af00      	add	r7, sp, #0
 800b0c2:	6078      	str	r0, [r7, #4]
 800b0c4:	460b      	mov	r3, r1
 800b0c6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b0c8:	2300      	movs	r3, #0
 800b0ca:	73bb      	strb	r3, [r7, #14]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b0cc:	2300      	movs	r3, #0
 800b0ce:	73fb      	strb	r3, [r7, #15]
  
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800b0d6:	78fa      	ldrb	r2, [r7, #3]
 800b0d8:	4611      	mov	r1, r2
 800b0da:	4618      	mov	r0, r3
 800b0dc:	f7f7 ffb8 	bl	8003050 <HAL_PCD_SetAddress>
 800b0e0:	4603      	mov	r3, r0
 800b0e2:	73bb      	strb	r3, [r7, #14]
     
  switch (hal_status) {
 800b0e4:	7bbb      	ldrb	r3, [r7, #14]
 800b0e6:	2b03      	cmp	r3, #3
 800b0e8:	d816      	bhi.n	800b118 <USBD_LL_SetUSBAddress+0x5c>
 800b0ea:	a201      	add	r2, pc, #4	; (adr r2, 800b0f0 <USBD_LL_SetUSBAddress+0x34>)
 800b0ec:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0f0:	0800b101 	.word	0x0800b101
 800b0f4:	0800b107 	.word	0x0800b107
 800b0f8:	0800b10d 	.word	0x0800b10d
 800b0fc:	0800b113 	.word	0x0800b113
    case HAL_OK :
      usb_status = USBD_OK;
 800b100:	2300      	movs	r3, #0
 800b102:	73fb      	strb	r3, [r7, #15]
    break;
 800b104:	e00b      	b.n	800b11e <USBD_LL_SetUSBAddress+0x62>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b106:	2302      	movs	r3, #2
 800b108:	73fb      	strb	r3, [r7, #15]
    break;
 800b10a:	e008      	b.n	800b11e <USBD_LL_SetUSBAddress+0x62>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b10c:	2301      	movs	r3, #1
 800b10e:	73fb      	strb	r3, [r7, #15]
    break;
 800b110:	e005      	b.n	800b11e <USBD_LL_SetUSBAddress+0x62>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b112:	2302      	movs	r3, #2
 800b114:	73fb      	strb	r3, [r7, #15]
    break;
 800b116:	e002      	b.n	800b11e <USBD_LL_SetUSBAddress+0x62>
    default :
      usb_status = USBD_FAIL;
 800b118:	2302      	movs	r3, #2
 800b11a:	73fb      	strb	r3, [r7, #15]
    break;
 800b11c:	bf00      	nop
  }
  return usb_status;  
 800b11e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b120:	4618      	mov	r0, r3
 800b122:	3710      	adds	r7, #16
 800b124:	46bd      	mov	sp, r7
 800b126:	bd80      	pop	{r7, pc}

0800b128 <USBD_LL_Transmit>:
  */
USBD_StatusTypeDef  USBD_LL_Transmit (USBD_HandleTypeDef *pdev, 
                                      uint8_t  ep_addr,                                      
                                      uint8_t  *pbuf,
                                      uint16_t  size)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b086      	sub	sp, #24
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	60f8      	str	r0, [r7, #12]
 800b130:	607a      	str	r2, [r7, #4]
 800b132:	461a      	mov	r2, r3
 800b134:	460b      	mov	r3, r1
 800b136:	72fb      	strb	r3, [r7, #11]
 800b138:	4613      	mov	r3, r2
 800b13a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b13c:	2300      	movs	r3, #0
 800b13e:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b140:	2300      	movs	r3, #0
 800b142:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b144:	68fb      	ldr	r3, [r7, #12]
 800b146:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800b14a:	893b      	ldrh	r3, [r7, #8]
 800b14c:	7af9      	ldrb	r1, [r7, #11]
 800b14e:	687a      	ldr	r2, [r7, #4]
 800b150:	f7f8 f89e 	bl	8003290 <HAL_PCD_EP_Transmit>
 800b154:	4603      	mov	r3, r0
 800b156:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 800b158:	7dbb      	ldrb	r3, [r7, #22]
 800b15a:	2b03      	cmp	r3, #3
 800b15c:	d816      	bhi.n	800b18c <USBD_LL_Transmit+0x64>
 800b15e:	a201      	add	r2, pc, #4	; (adr r2, 800b164 <USBD_LL_Transmit+0x3c>)
 800b160:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b164:	0800b175 	.word	0x0800b175
 800b168:	0800b17b 	.word	0x0800b17b
 800b16c:	0800b181 	.word	0x0800b181
 800b170:	0800b187 	.word	0x0800b187
    case HAL_OK :
      usb_status = USBD_OK;
 800b174:	2300      	movs	r3, #0
 800b176:	75fb      	strb	r3, [r7, #23]
    break;
 800b178:	e00b      	b.n	800b192 <USBD_LL_Transmit+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b17a:	2302      	movs	r3, #2
 800b17c:	75fb      	strb	r3, [r7, #23]
    break;
 800b17e:	e008      	b.n	800b192 <USBD_LL_Transmit+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b180:	2301      	movs	r3, #1
 800b182:	75fb      	strb	r3, [r7, #23]
    break;
 800b184:	e005      	b.n	800b192 <USBD_LL_Transmit+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b186:	2302      	movs	r3, #2
 800b188:	75fb      	strb	r3, [r7, #23]
    break;
 800b18a:	e002      	b.n	800b192 <USBD_LL_Transmit+0x6a>
    default :
      usb_status = USBD_FAIL;
 800b18c:	2302      	movs	r3, #2
 800b18e:	75fb      	strb	r3, [r7, #23]
    break;
 800b190:	bf00      	nop
  }
  return usb_status;    
 800b192:	7dfb      	ldrb	r3, [r7, #23]
}
 800b194:	4618      	mov	r0, r3
 800b196:	3718      	adds	r7, #24
 800b198:	46bd      	mov	sp, r7
 800b19a:	bd80      	pop	{r7, pc}

0800b19c <USBD_LL_PrepareReceive>:
  */
USBD_StatusTypeDef  USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, 
                                           uint8_t  ep_addr,                                      
                                           uint8_t  *pbuf,
                                           uint16_t  size)
{
 800b19c:	b580      	push	{r7, lr}
 800b19e:	b086      	sub	sp, #24
 800b1a0:	af00      	add	r7, sp, #0
 800b1a2:	60f8      	str	r0, [r7, #12]
 800b1a4:	607a      	str	r2, [r7, #4]
 800b1a6:	461a      	mov	r2, r3
 800b1a8:	460b      	mov	r3, r1
 800b1aa:	72fb      	strb	r3, [r7, #11]
 800b1ac:	4613      	mov	r3, r2
 800b1ae:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800b1b0:	2300      	movs	r3, #0
 800b1b2:	75bb      	strb	r3, [r7, #22]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800b1b4:	2300      	movs	r3, #0
 800b1b6:	75fb      	strb	r3, [r7, #23]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b1b8:	68fb      	ldr	r3, [r7, #12]
 800b1ba:	f8d3 0220 	ldr.w	r0, [r3, #544]	; 0x220
 800b1be:	893b      	ldrh	r3, [r7, #8]
 800b1c0:	7af9      	ldrb	r1, [r7, #11]
 800b1c2:	687a      	ldr	r2, [r7, #4]
 800b1c4:	f7f8 f804 	bl	80031d0 <HAL_PCD_EP_Receive>
 800b1c8:	4603      	mov	r3, r0
 800b1ca:	75bb      	strb	r3, [r7, #22]
     
  switch (hal_status) {
 800b1cc:	7dbb      	ldrb	r3, [r7, #22]
 800b1ce:	2b03      	cmp	r3, #3
 800b1d0:	d816      	bhi.n	800b200 <USBD_LL_PrepareReceive+0x64>
 800b1d2:	a201      	add	r2, pc, #4	; (adr r2, 800b1d8 <USBD_LL_PrepareReceive+0x3c>)
 800b1d4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b1d8:	0800b1e9 	.word	0x0800b1e9
 800b1dc:	0800b1ef 	.word	0x0800b1ef
 800b1e0:	0800b1f5 	.word	0x0800b1f5
 800b1e4:	0800b1fb 	.word	0x0800b1fb
    case HAL_OK :
      usb_status = USBD_OK;
 800b1e8:	2300      	movs	r3, #0
 800b1ea:	75fb      	strb	r3, [r7, #23]
    break;
 800b1ec:	e00b      	b.n	800b206 <USBD_LL_PrepareReceive+0x6a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800b1ee:	2302      	movs	r3, #2
 800b1f0:	75fb      	strb	r3, [r7, #23]
    break;
 800b1f2:	e008      	b.n	800b206 <USBD_LL_PrepareReceive+0x6a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800b1f4:	2301      	movs	r3, #1
 800b1f6:	75fb      	strb	r3, [r7, #23]
    break;
 800b1f8:	e005      	b.n	800b206 <USBD_LL_PrepareReceive+0x6a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800b1fa:	2302      	movs	r3, #2
 800b1fc:	75fb      	strb	r3, [r7, #23]
    break;
 800b1fe:	e002      	b.n	800b206 <USBD_LL_PrepareReceive+0x6a>
    default :
      usb_status = USBD_FAIL;
 800b200:	2302      	movs	r3, #2
 800b202:	75fb      	strb	r3, [r7, #23]
    break;
 800b204:	bf00      	nop
  }
  return usb_status; 
 800b206:	7dfb      	ldrb	r3, [r7, #23]
}
 800b208:	4618      	mov	r0, r3
 800b20a:	3718      	adds	r7, #24
 800b20c:	46bd      	mov	sp, r7
 800b20e:	bd80      	pop	{r7, pc}

0800b210 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint Number
  * @retval Recived Data Size
  */
uint32_t USBD_LL_GetRxDataSize  (USBD_HandleTypeDef *pdev, uint8_t  ep_addr)  
{
 800b210:	b580      	push	{r7, lr}
 800b212:	b082      	sub	sp, #8
 800b214:	af00      	add	r7, sp, #0
 800b216:	6078      	str	r0, [r7, #4]
 800b218:	460b      	mov	r3, r1
 800b21a:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	f8d3 3220 	ldr.w	r3, [r3, #544]	; 0x220
 800b222:	78fa      	ldrb	r2, [r7, #3]
 800b224:	4611      	mov	r1, r2
 800b226:	4618      	mov	r0, r3
 800b228:	f7f8 f81d 	bl	8003266 <HAL_PCD_EP_GetRxCount>
 800b22c:	4603      	mov	r3, r0
}
 800b22e:	4618      	mov	r0, r3
 800b230:	3708      	adds	r7, #8
 800b232:	46bd      	mov	sp, r7
 800b234:	bd80      	pop	{r7, pc}
	...

0800b238 <USBD_static_malloc>:
  * @brief  static single allocation.
  * @param  size: size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800b238:	b480      	push	{r7}
 800b23a:	b083      	sub	sp, #12
 800b23c:	af00      	add	r7, sp, #0
 800b23e:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800b240:	4b02      	ldr	r3, [pc, #8]	; (800b24c <USBD_static_malloc+0x14>)
}
 800b242:	4618      	mov	r0, r3
 800b244:	370c      	adds	r7, #12
 800b246:	46bd      	mov	sp, r7
 800b248:	bc80      	pop	{r7}
 800b24a:	4770      	bx	lr
 800b24c:	20002af8 	.word	0x20002af8

0800b250 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  *p pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800b250:	b480      	push	{r7}
 800b252:	b083      	sub	sp, #12
 800b254:	af00      	add	r7, sp, #0
 800b256:	6078      	str	r0, [r7, #4]

}
 800b258:	bf00      	nop
 800b25a:	370c      	adds	r7, #12
 800b25c:	46bd      	mov	sp, r7
 800b25e:	bc80      	pop	{r7}
 800b260:	4770      	bx	lr

0800b262 <HAL_PCDEx_SetConnectionState>:
* @param hpcd: PCD handle
* @param state: connection state (0 : disconnected / 1: connected) 
* @retval None
*/
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
{
 800b262:	b480      	push	{r7}
 800b264:	b083      	sub	sp, #12
 800b266:	af00      	add	r7, sp, #0
 800b268:	6078      	str	r0, [r7, #4]
 800b26a:	460b      	mov	r3, r1
 800b26c:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High Connection State */
   
  } 
/* USER CODE END 5 */
}
 800b26e:	bf00      	nop
 800b270:	370c      	adds	r7, #12
 800b272:	46bd      	mov	sp, r7
 800b274:	bc80      	pop	{r7}
 800b276:	4770      	bx	lr

0800b278 <USBD_FS_DeviceDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_DeviceDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 800b278:	b480      	push	{r7}
 800b27a:	b083      	sub	sp, #12
 800b27c:	af00      	add	r7, sp, #0
 800b27e:	4603      	mov	r3, r0
 800b280:	6039      	str	r1, [r7, #0]
 800b282:	71fb      	strb	r3, [r7, #7]
  *length = sizeof(USBD_FS_DeviceDesc);
 800b284:	683b      	ldr	r3, [r7, #0]
 800b286:	2212      	movs	r2, #18
 800b288:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800b28a:	4b03      	ldr	r3, [pc, #12]	; (800b298 <USBD_FS_DeviceDescriptor+0x20>)
}
 800b28c:	4618      	mov	r0, r3
 800b28e:	370c      	adds	r7, #12
 800b290:	46bd      	mov	sp, r7
 800b292:	bc80      	pop	{r7}
 800b294:	4770      	bx	lr
 800b296:	bf00      	nop
 800b298:	20000144 	.word	0x20000144

0800b29c <USBD_FS_LangIDStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_LangIDStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 800b29c:	b480      	push	{r7}
 800b29e:	b083      	sub	sp, #12
 800b2a0:	af00      	add	r7, sp, #0
 800b2a2:	4603      	mov	r3, r0
 800b2a4:	6039      	str	r1, [r7, #0]
 800b2a6:	71fb      	strb	r3, [r7, #7]
  *length =  sizeof(USBD_LangIDDesc);  
 800b2a8:	683b      	ldr	r3, [r7, #0]
 800b2aa:	2204      	movs	r2, #4
 800b2ac:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800b2ae:	4b03      	ldr	r3, [pc, #12]	; (800b2bc <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800b2b0:	4618      	mov	r0, r3
 800b2b2:	370c      	adds	r7, #12
 800b2b4:	46bd      	mov	sp, r7
 800b2b6:	bc80      	pop	{r7}
 800b2b8:	4770      	bx	lr
 800b2ba:	bf00      	nop
 800b2bc:	20000158 	.word	0x20000158

0800b2c0 <USBD_FS_ProductStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ProductStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 800b2c0:	b580      	push	{r7, lr}
 800b2c2:	b082      	sub	sp, #8
 800b2c4:	af00      	add	r7, sp, #0
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	6039      	str	r1, [r7, #0]
 800b2ca:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b2cc:	79fb      	ldrb	r3, [r7, #7]
 800b2ce:	2b00      	cmp	r3, #0
 800b2d0:	d105      	bne.n	800b2de <USBD_FS_ProductStrDescriptor+0x1e>
  {   
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800b2d2:	683a      	ldr	r2, [r7, #0]
 800b2d4:	4907      	ldr	r1, [pc, #28]	; (800b2f4 <USBD_FS_ProductStrDescriptor+0x34>)
 800b2d6:	4808      	ldr	r0, [pc, #32]	; (800b2f8 <USBD_FS_ProductStrDescriptor+0x38>)
 800b2d8:	f7fc fd76 	bl	8007dc8 <USBD_GetString>
 800b2dc:	e004      	b.n	800b2e8 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);    
 800b2de:	683a      	ldr	r2, [r7, #0]
 800b2e0:	4904      	ldr	r1, [pc, #16]	; (800b2f4 <USBD_FS_ProductStrDescriptor+0x34>)
 800b2e2:	4805      	ldr	r0, [pc, #20]	; (800b2f8 <USBD_FS_ProductStrDescriptor+0x38>)
 800b2e4:	f7fc fd70 	bl	8007dc8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b2e8:	4b02      	ldr	r3, [pc, #8]	; (800b2f4 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800b2ea:	4618      	mov	r0, r3
 800b2ec:	3708      	adds	r7, #8
 800b2ee:	46bd      	mov	sp, r7
 800b2f0:	bd80      	pop	{r7, pc}
 800b2f2:	bf00      	nop
 800b2f4:	200034cc 	.word	0x200034cc
 800b2f8:	0800b4a4 	.word	0x0800b4a4

0800b2fc <USBD_FS_ManufacturerStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ManufacturerStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 800b2fc:	b580      	push	{r7, lr}
 800b2fe:	b082      	sub	sp, #8
 800b300:	af00      	add	r7, sp, #0
 800b302:	4603      	mov	r3, r0
 800b304:	6039      	str	r1, [r7, #0]
 800b306:	71fb      	strb	r3, [r7, #7]
  USBD_GetString (USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800b308:	683a      	ldr	r2, [r7, #0]
 800b30a:	4904      	ldr	r1, [pc, #16]	; (800b31c <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800b30c:	4804      	ldr	r0, [pc, #16]	; (800b320 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800b30e:	f7fc fd5b 	bl	8007dc8 <USBD_GetString>
  return USBD_StrDesc;
 800b312:	4b02      	ldr	r3, [pc, #8]	; (800b31c <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800b314:	4618      	mov	r0, r3
 800b316:	3708      	adds	r7, #8
 800b318:	46bd      	mov	sp, r7
 800b31a:	bd80      	pop	{r7, pc}
 800b31c:	200034cc 	.word	0x200034cc
 800b320:	0800b4bc 	.word	0x0800b4bc

0800b324 <USBD_FS_SerialStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_SerialStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 800b324:	b580      	push	{r7, lr}
 800b326:	b082      	sub	sp, #8
 800b328:	af00      	add	r7, sp, #0
 800b32a:	4603      	mov	r3, r0
 800b32c:	6039      	str	r1, [r7, #0]
 800b32e:	71fb      	strb	r3, [r7, #7]
  if(speed  == USBD_SPEED_HIGH)
 800b330:	79fb      	ldrb	r3, [r7, #7]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d105      	bne.n	800b342 <USBD_FS_SerialStrDescriptor+0x1e>
  {    
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);
 800b336:	683a      	ldr	r2, [r7, #0]
 800b338:	4907      	ldr	r1, [pc, #28]	; (800b358 <USBD_FS_SerialStrDescriptor+0x34>)
 800b33a:	4808      	ldr	r0, [pc, #32]	; (800b35c <USBD_FS_SerialStrDescriptor+0x38>)
 800b33c:	f7fc fd44 	bl	8007dc8 <USBD_GetString>
 800b340:	e004      	b.n	800b34c <USBD_FS_SerialStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_SERIALNUMBER_STRING_FS, USBD_StrDesc, length);    
 800b342:	683a      	ldr	r2, [r7, #0]
 800b344:	4904      	ldr	r1, [pc, #16]	; (800b358 <USBD_FS_SerialStrDescriptor+0x34>)
 800b346:	4805      	ldr	r0, [pc, #20]	; (800b35c <USBD_FS_SerialStrDescriptor+0x38>)
 800b348:	f7fc fd3e 	bl	8007dc8 <USBD_GetString>
  }
  return USBD_StrDesc;
 800b34c:	4b02      	ldr	r3, [pc, #8]	; (800b358 <USBD_FS_SerialStrDescriptor+0x34>)
}
 800b34e:	4618      	mov	r0, r3
 800b350:	3708      	adds	r7, #8
 800b352:	46bd      	mov	sp, r7
 800b354:	bd80      	pop	{r7, pc}
 800b356:	bf00      	nop
 800b358:	200034cc 	.word	0x200034cc
 800b35c:	0800b4d0 	.word	0x0800b4d0

0800b360 <USBD_FS_ConfigStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_ConfigStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 800b360:	b580      	push	{r7, lr}
 800b362:	b082      	sub	sp, #8
 800b364:	af00      	add	r7, sp, #0
 800b366:	4603      	mov	r3, r0
 800b368:	6039      	str	r1, [r7, #0]
 800b36a:	71fb      	strb	r3, [r7, #7]
  if(speed  == USBD_SPEED_HIGH)
 800b36c:	79fb      	ldrb	r3, [r7, #7]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d105      	bne.n	800b37e <USBD_FS_ConfigStrDescriptor+0x1e>
  {  
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800b372:	683a      	ldr	r2, [r7, #0]
 800b374:	4907      	ldr	r1, [pc, #28]	; (800b394 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b376:	4808      	ldr	r0, [pc, #32]	; (800b398 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b378:	f7fc fd26 	bl	8007dc8 <USBD_GetString>
 800b37c:	e004      	b.n	800b388 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length); 
 800b37e:	683a      	ldr	r2, [r7, #0]
 800b380:	4904      	ldr	r1, [pc, #16]	; (800b394 <USBD_FS_ConfigStrDescriptor+0x34>)
 800b382:	4805      	ldr	r0, [pc, #20]	; (800b398 <USBD_FS_ConfigStrDescriptor+0x38>)
 800b384:	f7fc fd20 	bl	8007dc8 <USBD_GetString>
  }
  return USBD_StrDesc;  
 800b388:	4b02      	ldr	r3, [pc, #8]	; (800b394 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800b38a:	4618      	mov	r0, r3
 800b38c:	3708      	adds	r7, #8
 800b38e:	46bd      	mov	sp, r7
 800b390:	bd80      	pop	{r7, pc}
 800b392:	bf00      	nop
 800b394:	200034cc 	.word	0x200034cc
 800b398:	0800b4e0 	.word	0x0800b4e0

0800b39c <USBD_FS_InterfaceStrDescriptor>:
* @param  speed : current device speed
* @param  length : pointer to data length variable
* @retval pointer to descriptor buffer
*/
uint8_t *  USBD_FS_InterfaceStrDescriptor( USBD_SpeedTypeDef speed , uint16_t *length)
{
 800b39c:	b580      	push	{r7, lr}
 800b39e:	b082      	sub	sp, #8
 800b3a0:	af00      	add	r7, sp, #0
 800b3a2:	4603      	mov	r3, r0
 800b3a4:	6039      	str	r1, [r7, #0]
 800b3a6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800b3a8:	79fb      	ldrb	r3, [r7, #7]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d105      	bne.n	800b3ba <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b3ae:	683a      	ldr	r2, [r7, #0]
 800b3b0:	4907      	ldr	r1, [pc, #28]	; (800b3d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b3b2:	4808      	ldr	r0, [pc, #32]	; (800b3d4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b3b4:	f7fc fd08 	bl	8007dc8 <USBD_GetString>
 800b3b8:	e004      	b.n	800b3c4 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString (USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800b3ba:	683a      	ldr	r2, [r7, #0]
 800b3bc:	4904      	ldr	r1, [pc, #16]	; (800b3d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800b3be:	4805      	ldr	r0, [pc, #20]	; (800b3d4 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800b3c0:	f7fc fd02 	bl	8007dc8 <USBD_GetString>
  }
  return USBD_StrDesc;  
 800b3c4:	4b02      	ldr	r3, [pc, #8]	; (800b3d0 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800b3c6:	4618      	mov	r0, r3
 800b3c8:	3708      	adds	r7, #8
 800b3ca:	46bd      	mov	sp, r7
 800b3cc:	bd80      	pop	{r7, pc}
 800b3ce:	bf00      	nop
 800b3d0:	200034cc 	.word	0x200034cc
 800b3d4:	0800b4ec 	.word	0x0800b4ec

0800b3d8 <__libc_init_array>:
 800b3d8:	b570      	push	{r4, r5, r6, lr}
 800b3da:	2500      	movs	r5, #0
 800b3dc:	4e0c      	ldr	r6, [pc, #48]	; (800b410 <__libc_init_array+0x38>)
 800b3de:	4c0d      	ldr	r4, [pc, #52]	; (800b414 <__libc_init_array+0x3c>)
 800b3e0:	1ba4      	subs	r4, r4, r6
 800b3e2:	10a4      	asrs	r4, r4, #2
 800b3e4:	42a5      	cmp	r5, r4
 800b3e6:	d109      	bne.n	800b3fc <__libc_init_array+0x24>
 800b3e8:	f000 f82e 	bl	800b448 <_init>
 800b3ec:	2500      	movs	r5, #0
 800b3ee:	4e0a      	ldr	r6, [pc, #40]	; (800b418 <__libc_init_array+0x40>)
 800b3f0:	4c0a      	ldr	r4, [pc, #40]	; (800b41c <__libc_init_array+0x44>)
 800b3f2:	1ba4      	subs	r4, r4, r6
 800b3f4:	10a4      	asrs	r4, r4, #2
 800b3f6:	42a5      	cmp	r5, r4
 800b3f8:	d105      	bne.n	800b406 <__libc_init_array+0x2e>
 800b3fa:	bd70      	pop	{r4, r5, r6, pc}
 800b3fc:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b400:	4798      	blx	r3
 800b402:	3501      	adds	r5, #1
 800b404:	e7ee      	b.n	800b3e4 <__libc_init_array+0xc>
 800b406:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800b40a:	4798      	blx	r3
 800b40c:	3501      	adds	r5, #1
 800b40e:	e7f2      	b.n	800b3f6 <__libc_init_array+0x1e>
 800b410:	0800b514 	.word	0x0800b514
 800b414:	0800b514 	.word	0x0800b514
 800b418:	0800b514 	.word	0x0800b514
 800b41c:	0800b518 	.word	0x0800b518

0800b420 <memcpy>:
 800b420:	b510      	push	{r4, lr}
 800b422:	1e43      	subs	r3, r0, #1
 800b424:	440a      	add	r2, r1
 800b426:	4291      	cmp	r1, r2
 800b428:	d100      	bne.n	800b42c <memcpy+0xc>
 800b42a:	bd10      	pop	{r4, pc}
 800b42c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b430:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b434:	e7f7      	b.n	800b426 <memcpy+0x6>

0800b436 <memset>:
 800b436:	4603      	mov	r3, r0
 800b438:	4402      	add	r2, r0
 800b43a:	4293      	cmp	r3, r2
 800b43c:	d100      	bne.n	800b440 <memset+0xa>
 800b43e:	4770      	bx	lr
 800b440:	f803 1b01 	strb.w	r1, [r3], #1
 800b444:	e7f9      	b.n	800b43a <memset+0x4>
	...

0800b448 <_init>:
 800b448:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b44a:	bf00      	nop
 800b44c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b44e:	bc08      	pop	{r3}
 800b450:	469e      	mov	lr, r3
 800b452:	4770      	bx	lr

0800b454 <_fini>:
 800b454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b456:	bf00      	nop
 800b458:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800b45a:	bc08      	pop	{r3}
 800b45c:	469e      	mov	lr, r3
 800b45e:	4770      	bx	lr
