<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (C) [2020] Futurewei Technologies, Inc.

 FORCE-RISCV is licensed under the Apache License, Version 2.0 (the "License");
  you may not use this file except in compliance with the License.
  You may obtain a copy of the License at

  http://www.apache.org/licenses/LICENSE-2.0

 THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER
 EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY OR
 FIT FOR A PARTICULAR PURPOSE.
 See the License for the specific language governing permissions and
 limitations under the License.
 -->
<!--
Add RISCV main instruction starter information in this file.
-->
<instruction_file>
  <I name="ADD" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000000110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="ADD"/>
  </I>
  <I name="ADDI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000010011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="ADDI"/>
  </I>
  <I name="AMOADD.W" isa="RISCV" group="General" extension="RV32A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="000000100101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOADD.W"/>
  </I>
  <I name="AMOAND.W" isa="RISCV" group="General" extension="RV32A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="011000100101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOAND.W"/>
  </I>
  <I name="AMOMAX.W" isa="RISCV" group="General" extension="RV32A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="101000100101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOMAX.W"/>
  </I>
  <I name="AMOMAXU.W" isa="RISCV" group="General" extension="RV32A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="111000100101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOMAXU.W"/>
  </I>
  <I name="AMOMIN.W" isa="RISCV" group="General" extension="RV32A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="100000100101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOMIN.W"/>
  </I>
  <I name="AMOMINU.W" isa="RISCV" group="General" extension="RV32A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="110000100101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOMINU.W"/>
  </I>
  <I name="AMOOR.W" isa="RISCV" group="General" extension="RV32A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="010000100101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOOR.W"/>
  </I>
  <I name="AMOSWAP.W" isa="RISCV" group="General" extension="RV32A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="000010100101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOSWAP.W"/>
  </I>
  <I name="AMOXOR.W" isa="RISCV" group="General" extension="RV32A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="001000100101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AMOXOR.W"/>
  </I>
  <I name="AND" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001110110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AND"/>
  </I>
  <I name="ANDI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1110010011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="ANDI"/>
  </I>
  <I name="AUIPC" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="6-0" value="0010111"/>
    <O name="imm[31:12]" type="Immediate" bits="31-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="AUIPC"/>
  </I>
  <I name="BEQ" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0001100011"/>
    <O name="imm[12|10:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:1|11]" type="Immediate" bits="11-7"/>
    <asm format="BEQ"/>
  </I>
  <I name="BGE" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1011100011"/>
    <O name="imm[12|10:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:1|11]" type="Immediate" bits="11-7"/>
    <asm format="BGE"/>
  </I>
  <I name="BGEU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1111100011"/>
    <O name="imm[12|10:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:1|11]" type="Immediate" bits="11-7"/>
    <asm format="BGEU"/>
  </I>
  <I name="BLT" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1001100011"/>
    <O name="imm[12|10:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:1|11]" type="Immediate" bits="11-7"/>
    <asm format="BLT"/>
  </I>
  <I name="BLTU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1101100011"/>
    <O name="imm[12|10:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:1|11]" type="Immediate" bits="11-7"/>
    <asm format="BLTU"/>
  </I>
  <I name="BNE" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0011100011"/>
    <O name="imm[12|10:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:1|11]" type="Immediate" bits="11-7"/>
    <asm format="BNE"/>
  </I>
  <I name="CSRRC" isa="RISCV" group="General" extension="Zicsr">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0111110011"/>
    <O name="csr" type="SysReg" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="CSRRC"/>
  </I>
  <I name="CSRRCI" isa="RISCV" group="General" extension="Zicsr">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1111110011"/>
    <O name="csr" type="SysReg" bits="31-20"/>
    <O name="uimm" type="Immediate" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="CSRRCI"/>
  </I>
  <I name="CSRRS" isa="RISCV" group="General" extension="Zicsr">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0101110011"/>
    <O name="csr" type="SysReg" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="CSRRS"/>
  </I>
  <I name="CSRRSI" isa="RISCV" group="General" extension="Zicsr">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1101110011"/>
    <O name="csr" type="SysReg" bits="31-20"/>
    <O name="uimm" type="Immediate" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="CSRRSI"/>
  </I>
  <I name="CSRRW" isa="RISCV" group="General" extension="Zicsr">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0011110011"/>
    <O name="csr" type="SysReg" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="CSRRW"/>
  </I>
  <I name="CSRRWI" isa="RISCV" group="General" extension="Zicsr">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1011110011"/>
    <O name="csr" type="SysReg" bits="31-20"/>
    <O name="uimm" type="Immediate" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="CSRRWI"/>
  </I>
  <I name="DIV" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011000110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="DIV"/>
  </I>
  <I name="DIVU" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011010110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="DIVU"/>
  </I>
  <I name="EBREAK" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-20,19-15,14-12,11-7,6-0" value="00000000000100000000000001110011"/>
    <asm format="EBREAK"/>
  </I>
  <I name="ECALL" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-20,19-15,14-12,11-7,6-0" value="00000000000000000000000001110011"/>
    <asm format="ECALL"/>
  </I>
  <I name="FADD.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00000011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FADD.D"/>
  </I>
  <I name="FADD.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00000001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FADD.S"/>
  </I>
  <I name="FCLASS.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110001000000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCLASS.D"/>
  </I>
  <I name="FCLASS.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110000000000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCLASS.S"/>
  </I>
  <I name="FCVT.D.S" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100001000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.D.S"/>
  </I>
  <I name="FCVT.D.W" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.D.W"/>
  </I>
  <I name="FCVT.D.WU" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101001000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.D.WU"/>
  </I>
  <I name="FCVT.S.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0100000000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.S.D"/>
  </I>
  <I name="FCVT.S.W" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.S.W"/>
  </I>
  <I name="FCVT.S.WU" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1101000000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.S.WU"/>
  </I>
  <I name="FCVT.W.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.W.D"/>
  </I>
  <I name="FCVT.W.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.W.S"/>
  </I>
  <I name="FCVT.WU.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100001000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.WU.D"/>
  </I>
  <I name="FCVT.WU.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="1100000000011010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FCVT.WU.S"/>
  </I>
  <I name="FDIV.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00011011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FDIV.D"/>
  </I>
  <I name="FDIV.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00011001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FDIV.S"/>
  </I>
  <I name="FENCE" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000001111"/>
    <O name="fm" type="Immediate" bits="31-28"/>
    <O name="pred" type="Immediate" bits="27-24"/>
    <O name="succ" type="Immediate" bits="23-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FENCE"/>
  </I>
  <I name="FENCE.I" isa="RISCV" group="General" extension="Zifencei">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0010001111"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FENCE.I"/>
  </I>
  <I name="FEQ.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100010101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FEQ.D"/>
  </I>
  <I name="FEQ.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100000101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FEQ.S"/>
  </I>
  <I name="FLD" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0110000111"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLD"/>
  </I>
  <I name="FLE.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100010001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLE.D"/>
  </I>
  <I name="FLE.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100000001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLE.S"/>
  </I>
  <I name="FLT.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100010011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLT.D"/>
  </I>
  <I name="FLT.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="10100000011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLT.S"/>
  </I>
  <I name="FLW" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0100000111"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FLW"/>
  </I>
  <I name="FMADD.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="011000011"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMADD.D"/>
  </I>
  <I name="FMADD.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="001000011"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMADD.S"/>
  </I>
  <I name="FMAX.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101010011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMAX.D"/>
  </I>
  <I name="FMAX.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101000011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMAX.S"/>
  </I>
  <I name="FMIN.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101010001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMIN.D"/>
  </I>
  <I name="FMIN.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00101000001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMIN.S"/>
  </I>
  <I name="FMSUB.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="011000111"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMSUB.D"/>
  </I>
  <I name="FMSUB.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="001000111"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMSUB.S"/>
  </I>
  <I name="FMUL.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00010011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMUL.D"/>
  </I>
  <I name="FMUL.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00010001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMUL.S"/>
  </I>
  <I name="FMV.W.X" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1111000000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMV.W.X"/>
  </I>
  <I name="FMV.X.W" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,14-12,6-0" value="1110000000000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FMV.X.W"/>
  </I>
  <I name="FNMADD.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="011001111"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FNMADD.D"/>
  </I>
  <I name="FNMADD.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="001001111"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FNMADD.S"/>
  </I>
  <I name="FNMSUB.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="011001011"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FNMSUB.D"/>
  </I>
  <I name="FNMSUB.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="26-25,6-0" value="001001011"/>
    <O name="rs3" type="Register" bits="31-27"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FNMSUB.S"/>
  </I>
  <I name="FSD" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0110100111"/>
    <O name="imm[11:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:0]" type="Immediate" bits="11-7"/>
    <asm format="FSD"/>
  </I>
  <I name="FSGNJ.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100010001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJ.D"/>
  </I>
  <I name="FSGNJ.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100000001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJ.S"/>
  </I>
  <I name="FSGNJN.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100010011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJN.D"/>
  </I>
  <I name="FSGNJN.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100000011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJN.S"/>
  </I>
  <I name="FSGNJX.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100010101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJX.D"/>
  </I>
  <I name="FSGNJX.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00100000101010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSGNJX.S"/>
  </I>
  <I name="FSQRT.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0101101000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSQRT.D"/>
  </I>
  <I name="FSQRT.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,24-20,6-0" value="0101100000001010011"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSQRT.S"/>
  </I>
  <I name="FSUB.D" isa="RISCV" group="General" extension="RV32D">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00001011010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSUB.D"/>
  </I>
  <I name="FSUB.S" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="31-25,6-0" value="00001001010011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rm" type="Register" bits="14-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="FSUB.S"/>
  </I>
  <I name="FSW" isa="RISCV" group="General" extension="RV32F">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0100100111"/>
    <O name="imm[11:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:0]" type="Immediate" bits="11-7"/>
    <asm format="FSW"/>
  </I>
  <I name="JAL" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="6-0" value="1101111"/>
    <O name="imm[20|10:1|11|19:12]" type="Immediate" bits="31-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="JAL"/>
  </I>
  <I name="JALR" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0001100111"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="JALR"/>
  </I>
  <I name="LB" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000000011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="LB"/>
  </I>
  <I name="LBU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1000000011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="LBU"/>
  </I>
  <I name="LH" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0010000011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="LH"/>
  </I>
  <I name="LHU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1010000011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="LHU"/>
  </I>
  <I name="LR.W" isa="RISCV" group="General" extension="RV32A">
    <O name="const_bits" type="Constant" bits="31-27,24-20,14-12,6-0" value="00010000000100101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="LR.W"/>
  </I>
  <I name="LUI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="6-0" value="0110111"/>
    <O name="imm[31:12]" type="Immediate" bits="31-12"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="LUI"/>
  </I>
  <I name="LW" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0100000011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="LW"/>
  </I>
  <I name="MUL" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010000110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="MUL"/>
  </I>
  <I name="MULH" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010010110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="MULH"/>
  </I>
  <I name="MULHSU" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010100110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="MULHSU"/>
  </I>
  <I name="MULHU" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000010110110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="MULHU"/>
  </I>
  <I name="OR" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001100110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="OR"/>
  </I>
  <I name="ORI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1100010011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="ORI"/>
  </I>
  <I name="REM" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011100110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="REM"/>
  </I>
  <I name="REMU" isa="RISCV" group="General" extension="RV32M">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000011110110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="REMU"/>
  </I>
  <I name="SB" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0000100011"/>
    <O name="imm[11:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:0]" type="Immediate" bits="11-7"/>
    <asm format="SB"/>
  </I>
  <I name="SC.W" isa="RISCV" group="General" extension="RV32A">
    <O name="const_bits" type="Constant" bits="31-27,14-12,6-0" value="000110100101111"/>
    <O name="aq" type="Immediate" bits="26-26"/>
    <O name="rl" type="Immediate" bits="25-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SC.W"/>
  </I>
  <I name="SH" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0010100011"/>
    <O name="imm[11:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:0]" type="Immediate" bits="11-7"/>
    <asm format="SH"/>
  </I>
  <I name="SLL" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000010110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SLL"/>
  </I>
  <I name="SLLI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000010010011"/>
    <O name="shamt" type="Immediate" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SLLI"/>
  </I>
  <I name="SLT" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000100110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SLT"/>
  </I>
  <I name="SLTI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0100010011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SLTI"/>
  </I>
  <I name="SLTIU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0110010011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SLTIU"/>
  </I>
  <I name="SLTU" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000000110110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SLTU"/>
  </I>
  <I name="SRA" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000001010110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SRA"/>
  </I>
  <I name="SRAI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000001010010011"/>
    <O name="shamt" type="Immediate" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SRAI"/>
  </I>
  <I name="SRL" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001010110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SRL"/>
  </I>
  <I name="SRLI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001010010011"/>
    <O name="shamt" type="Immediate" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SRLI"/>
  </I>
  <I name="SUB" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="01000000000110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="SUB"/>
  </I>
  <I name="SW" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="0100100011"/>
    <O name="imm[11:5]" type="Immediate" bits="31-25"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="imm[4:0]" type="Immediate" bits="11-7"/>
    <asm format="SW"/>
  </I>
  <I name="XOR" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="31-25,14-12,6-0" value="00000001000110011"/>
    <O name="rs2" type="Register" bits="24-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="XOR"/>
  </I>
  <I name="XORI" isa="RISCV" group="General" extension="RV32I">
    <O name="const_bits" type="Constant" bits="14-12,6-0" value="1000010011"/>
    <O name="imm[11:0]" type="Immediate" bits="31-20"/>
    <O name="rs1" type="Register" bits="19-15"/>
    <O name="rd" type="Register" bits="11-7"/>
    <asm format="XORI"/>
  </I>
</instruction_file>
