<!DOCTYPE html>
<html>
    <head>
        <title>Introduction to Semiconductor Devices</title>
    </head>
    <body>
        <style>
            h1 {
                text-align: center;
                color:black
            }
            h2{
                text-align: center;
                color:red
            }
        </style>
        <h1>Introduction To Semiconductor Devices</h1>
        <h2>Week:8</h2>

        <p> 1) Consider a MOS capacitor with p-type substrate. The LFCV and HFCV are identical in ______ region(s).<br>
            accumulation<br>
            depletion<br>
            inversion<br>
            accumulation, depletion<br>
            accumulation, inversion<br>
            depletion, inversion</p>
            <p style="color:red"><b>Ans: accumulation</b></p>

        <p> 2) In a MOS capacitor, the capacitance at the threshold voltage is due to _____.<br>
            oxide capacitance<br>
            depletion capacitance<br>
            oxide capacitance in series with depletion capacitance<br>
            oxide capacitance in parallel with depletion capacitance<br>
            depletion width<br>
            carrier density</p>
            <p style="color:red"><b>Ans: oxide capacitance in series with depletion capacitance</b></p>

        <p> 3) Which of the following are correct in reference to CV measurements?<br>
            <b>Statement 1:</b> The capacitance of a MOS capacitor in strong inversion is larger when measured at high frequencies than at low frequencies.<br>
            <b>Statement 2:</b> At low frequencies there is enough time for generation of carriers in the depletion region, and movement of inversion charges to the oxide silicon interface.</p>
            <p> Statement 1 and 2 are false<br>
                Statement 1 is true, Statement 2 is false<br>
                Statement 1 is false, Statement 2 is true<br>
                Statement 1 and 2 are true. Statement 2 is correct explanation for the statement 1<br>
                Statement 1 and 2 are true. Statement 2 is not the correct explanation for the statement 1</p>
                <p style="color:red"><b>Ans: Statement 1 and 2 are true. Statement 2 is correct explanation for the statement 1</b></p>

            <p> 4) Consider a MOS capacitor with the following parameters: gate material is n+ (poly) Si, p-type substrate doping Na=1.7×1015cm−3 , gate oxide thickness (tox) is 200 nm and the oxide charge (Qox) is 1×10−10Ccm−2 . What happens to the threshold voltage if the oxide charge is increased 5 times.<br>
                increased<br>
                decreased<br>
                no change<br>
                can’t determine<br>
                insufficient data</p>
                <p style="color:red"><b>Ans: no change</b></p>

            <p> <b>(For Q5-Q7)</b> Consider the C–V plot as shown in the figure.
            </p>
            <img src="https://storage.googleapis.com/swayam-node1-production.appspot.com/assets/img/noc22_ee91/w8q05-07.JPG"><br>
            <p> 5) What is the type of MOS-cap used?<br>
                NMOS<br>
                PMOS<br>
                Can’t determine</p>
                <p style="color:red"><b>Ans: NMOS</b></p>

            <p> 6) What is the type of frequency used?<br>
                High<br>
                Low<br>
                Can’t determine</p>
                <p style="color:red"><b>Ans: High</b></p>

            <p> 7) Indicate which points (1 − 5) correspond to which region.<br>
                i. flat-band	_____.<br>
                </p>
                <p style="color:red"><b>Ans: 2</b></p>

            <p> 8) ii. inversion 	_____.</p>
            <p style="color:red"><b>Ans: 5</b></p>

            <p> 9) iii. accumulation	_____.</p>
            <p style="color:red"><b>Ans: 1</b></p>

            <P> 10) iv. threshold	_____.</P>
            <p style="color:red"><b>Ans: 4</b></p>

            <p> 11) v. depletion	_____.</p>
            <p style="color:red"><b>Ans: 3</b></p>

            <p> Consider a MOS capacitor C−V characteristics as shown in the figure. The capacitor comprises a metal gate with a work function of 5.62eV. The gate dielectric is SiO2 with a relative permittivity of 3.9. (Assume there is no fixed charge in the oxide)</p><br>
            <img src="https://storage.googleapis.com/swayam-node1-production.appspot.com/assets/img/noc22_ee91/w8q08-10.JPG"><br> 
            <p> 12) Which of the following is correct?<br>
                    I→HFCV and II→LFCV<br>
                    I→LFCV and II→HFCV</p>
                    <p style="color:red"><b>Ans: I→LFCV and II→HFCV</b></p>

            <p> 13) If the area of the capacitor is 2×10−3cm2, then the oxide thickness is ______ nm.<br>
                90<br>
                180<br>
                45<br>
                65<br>
                4.6</p>
                <p style="color:red"><b>Ans: 4.6</b></p>

            <p> 14) Calculate the depletion capacitance (in pF).<br>
                175<br>
                60<br>
                30<br>
                250<br>
                125</p>
                <p style="color:red"><b>Ans: 30</b></p>

            <p> 15) Consider the steady state charge distributions in an ideal MOS capacitor under various biasing conditions as shown in the figure. Indicate (1) for accumulation, (2) for depletion and (3) for inversion. Which of the following indicates correct order of the charge distribution (i-iv) → type of semiconductor (P/N) → region of operation (1/2/3).<br>
            </p>
            <img src="https://storage.googleapis.com/swayam-node1-production.appspot.com/assets/img/noc22_ee91/w8q11.JPG"><br>
            <p> (i) → P → (1); (ii) → P → (2); (iii) → P → (3); (iv) → P → (2)<br>
                (i) → N → (1); (ii) → N → (2); (iii) → N → (3); (iv) → N → (2)<br>
                (i) → P → (1); (ii) → N → (3); (iii) → P → (3); (iv) → P → (2)<br>
                (i) → P → (1); (ii) → P → (3); (iii) → P → (2); (iv) → P → (2)<br>                
                (i) → N → (1); (ii) → P → (2); (iii) → P → (3); (iv) → N → (2)</p>
                <p style="color:red"><b>Ans: (i) → P → (1); (ii) → N → (3); (iii) → P → (3); (iv) → P → (2)</b></p>

            <p> 16) If an MOS capacitor is biased into deep depletion by rapidly sweeping the gate bias, Wdep>>Wd(max). Which of the following shows its C−V characteristics.<br></p>
                <img src="https://storage.googleapis.com/swayam-node1-production.appspot.com/assets/img/noc22_ee91/w8q12a.JPG">
                <img src="https://storage.googleapis.com/swayam-node1-production.appspot.com/assets/img/noc22_ee91/w8q12b.JPG">
                <img src="https://storage.googleapis.com/swayam-node1-production.appspot.com/assets/img/noc22_ee91/w8q12c.JPG">
                <img src="https://storage.googleapis.com/swayam-node1-production.appspot.com/assets/img/noc22_ee91/w8q12d.JPG">
                <p style="color:red"><b>Ans: <img src="https://storage.googleapis.com/swayam-node1-production.appspot.com/assets/img/noc22_ee91/w8q12d.JPG"></b></p>

            <p> 17) The total charge trapped in the oxide region is 80 pC. The area of the device is 4×10−3cm2. The absolute permittivity ϵ0=8.85×10−14F/cm. The relative permittivity of SiO2 is 3.9. The metal semiconductor work function difference is ______.<br></p>
                <img src="https://storage.googleapis.com/swayam-node1-production.appspot.com/assets/img/noc22_ee91/w8q13.JPG">
                <p> 0.01<br>
                    0.04<br>
                    0.1<br>
                    10<br>
                    1<br>
                    0.4</p>
                    <p style="color:red"><b>Ans: 0.1</b></p>

            <p><b>GATE previous year questions</b><br> 18) <b>(EC-GATE 2015)</b> In MOS capacitor with an oxide layer thickness of 10 nm, the maximum depletion layer thickness is 100 nm. The permittivities of the semiconductor and the oxide layer are ϵs and ϵox respectively. Assume ϵsϵox = 3, the ratio of maximum to the minimum capacitance is _____.</p>
            <p style="color:red"><b>Ans: 4.33</b></p>
            
            <p> 19) <b>(EC-GATE 2022)</b> An ideal MOS capacitor (p-type semiconductor) is shown in the figure. It is under strong inversion with VG=2V. The corresponding inversion charge density QIN is 2.2μC/cm2. For VG=4V,the approximate QIN is _____ μC/cm2.</p>
            <img src="https://storage.googleapis.com/swayam-node1-production.appspot.com/assets/img/noc22_ee91/w8q15.JPG">
            <p style="color:red"><b>Ans: 5.6</b></p> 

            </body>
</html>
