// MSX PICOVERSE PROJECT
// (c) 2024 Cristiano Goncalves
// The Retro Hacker
//
// loadrom.c - Simple ROM loader for MSX PICOVERSE project - v1.0
//
// This is  small test program that demonstrates how to load simple ROM images using the MSX PICOVERSE project. 
// You need to concatenate the ROM image to the  end of this program binary in order  to load it.
// The program will then act as a simple ROM cartridge that responds to memory read requests from the MSX.
// 
// This work is licensed  under a "Creative Commons Attribution-NonCommercial-ShareAlike 4.0 International
// License". https://creativecommons.org/licenses/by-nc-sa/4.0/

#include <stdio.h>
#include <string.h>
#include "pico/stdlib.h"
#include "hardware/clocks.h"
#include "hardware/sync.h"
#include "loadrom.h"

// Read the address bus from the MSX
static inline uint16_t __not_in_flash_func(read_address_bus)(void) {
    // Return first 16 bits in the most efficient way
    return gpio_get_all() & 0x00FFFF;
}

// Read a byte from the data bus
static inline uint8_t __not_in_flash_func(read_data_bus)(void) 
{
    // Read the data bus
    return (gpio_get_all() >> 16) & 0xFF;
}

// Write a byte to the data bus
static inline void __not_in_flash_func(write_data_bus)(uint8_t data) {
    // Write the given byte to the given address
    gpio_put_masked(0xFF0000, data << 16);
}

// Set the data bus to input mode
static inline void __not_in_flash_func(set_data_bus_input)(void) {
    // Set data lines to input (high impedance)
    gpio_set_dir(PIN_D0, GPIO_IN);
    gpio_set_dir(PIN_D1, GPIO_IN);
    gpio_set_dir(PIN_D2, GPIO_IN);
    gpio_set_dir(PIN_D3, GPIO_IN);
    gpio_set_dir(PIN_D4, GPIO_IN);
    gpio_set_dir(PIN_D5, GPIO_IN);
    gpio_set_dir(PIN_D6, GPIO_IN);
    gpio_set_dir(PIN_D7, GPIO_IN);

    //gpio_set_dir_in_masked(0xFF << 16);
}

// Set the data bus to output mode
static inline void __not_in_flash_func(set_data_bus_output)(void)
{
    gpio_set_dir(PIN_D0, GPIO_OUT);
    gpio_set_dir(PIN_D1, GPIO_OUT);
    gpio_set_dir(PIN_D2, GPIO_OUT);
    gpio_set_dir(PIN_D3, GPIO_OUT);
    gpio_set_dir(PIN_D4, GPIO_OUT);
    gpio_set_dir(PIN_D5, GPIO_OUT);
    gpio_set_dir(PIN_D6, GPIO_OUT);
    gpio_set_dir(PIN_D7, GPIO_OUT);

    //gpio_set_dir_out_masked(0xFF << 16);

}

// Initialize GPIO pins
static inline void setup_gpio()
{
    // address pins
    gpio_init(PIN_A0);  gpio_set_dir(PIN_A0, GPIO_IN);
    gpio_init(PIN_A1);  gpio_set_dir(PIN_A1, GPIO_IN);
    gpio_init(PIN_A2);  gpio_set_dir(PIN_A2, GPIO_IN);
    gpio_init(PIN_A3);  gpio_set_dir(PIN_A3, GPIO_IN);
    gpio_init(PIN_A4);  gpio_set_dir(PIN_A4, GPIO_IN);
    gpio_init(PIN_A5);  gpio_set_dir(PIN_A5, GPIO_IN);
    gpio_init(PIN_A6);  gpio_set_dir(PIN_A6, GPIO_IN);
    gpio_init(PIN_A7);  gpio_set_dir(PIN_A7, GPIO_IN);
    gpio_init(PIN_A8);  gpio_set_dir(PIN_A8, GPIO_IN);
    gpio_init(PIN_A9);  gpio_set_dir(PIN_A9, GPIO_IN);
    gpio_init(PIN_A10); gpio_set_dir(PIN_A10, GPIO_IN);
    gpio_init(PIN_A11); gpio_set_dir(PIN_A11, GPIO_IN);
    gpio_init(PIN_A12); gpio_set_dir(PIN_A12, GPIO_IN);
    gpio_init(PIN_A13); gpio_set_dir(PIN_A13, GPIO_IN);
    gpio_init(PIN_A14); gpio_set_dir(PIN_A14, GPIO_IN);
    gpio_init(PIN_A15); gpio_set_dir(PIN_A15, GPIO_IN);

    // data pins
    gpio_init(PIN_D0); 
    gpio_init(PIN_D1); 
    gpio_init(PIN_D2); 
    gpio_init(PIN_D3); 
    gpio_init(PIN_D4); 
    gpio_init(PIN_D5); 
    gpio_init(PIN_D6);  
    gpio_init(PIN_D7); 

    // Initialize control pins as input
    gpio_init(PIN_RD); gpio_set_dir(PIN_RD, GPIO_IN);
    gpio_init(PIN_WR); gpio_set_dir(PIN_WR, GPIO_IN);
    gpio_init(PIN_IORQ); gpio_set_dir(PIN_IORQ, GPIO_IN);
    gpio_init(PIN_SLTSL); gpio_set_dir(PIN_SLTSL, GPIO_IN);
    gpio_init(PIN_BUSSDIR); gpio_set_dir(PIN_BUSSDIR, GPIO_IN);
}

// Dump the ROM data in hexdump format
// debug function
void dump_rom_sram(uint32_t size)
{
    // Dump the ROM data in hexdump format
    for (int i = 0; i < size; i += 16) {
        // Print the address offset
        printf("%08x  ", i);

        // Print 16 bytes of data in hexadecimal
        for (int j = 0; j < 16 && (i + j) < size; j++) {
            printf("%02x ", rom_sram[i + j]);
        }

        // Add spacing if the last line has fewer than 16 bytes
        for (int j = size - i; j < 16 && i + j < size; j++) {
            printf("   ");
        }

        // Print the ASCII representation of the data
        printf(" |");
        for (int j = 0; j < 16 && (i + j) < size; j++) {
            char c = rom_sram[i + j];
            if (c >= 32 && c <= 126) {
                printf("%c", c);  // Printable ASCII character
            } else {
                printf(".");      // Non-printable character
            }
        }
        printf("|\n");
    }
}

void dump_rom(uint32_t size)
{
    // Dump the ROM data in hexdump format
    for (int i = 0; i < size; i += 16) {
        // Print the address offset
        printf("%08x  ", i);

        // Print 16 bytes of data in hexadecimal
        for (int j = 0; j < 16 && (i + j) < size; j++) {
            printf("%02x ", rom[i + j]);
        }

        // Add spacing if the last line has fewer than 16 bytes
        for (int j = size - i; j < 16 && i + j < size; j++) {
            printf("   ");
        }

        // Print the ASCII representation of the data
        printf(" |");
        for (int j = 0; j < 16 && (i + j) < size; j++) {
            char c = rom[i + j];
            if (c >= 32 && c <= 126) {
                printf("%c", c);  // Printable ASCII character
            } else {
                printf(".");      // Non-printable character
            }
        }
        printf("|\n");
    }
}

// loadrom_plain32 - Load a simple 32KB (or less) ROM into the MSX directly from the pico flash
// 32KB ROMS have two pages of 16Kb each in the following areas:
// 0x4000-0x7FFF and 0x8000-0xBFFF
// AB is on 0x0000, 0x0001
// 16KB ROMS have only one page in the 0x4000-0x7FFF area
// AB is on 0x0000, 0x0001
void __no_inline_not_in_flash_func(loadrom_plain32)(uint32_t offset, bool cache_enable)
{
    const uint8_t *rom_base = rom + offset;

    if (cache_enable)
    {
        gpio_init(PIN_WAIT);
        gpio_set_dir(PIN_WAIT, GPIO_OUT);
        gpio_put(PIN_WAIT, 0);
        memset(rom_sram, 0, 32768);
        memcpy(rom_sram, rom_base, 32768);
        gpio_put(PIN_WAIT, 1);
        rom_base = rom_sram;
    }

    gpio_set_dir_in_masked(0xFF << 16);
    while (true)
    {
        if (!gpio_get(PIN_SLTSL))
        {
            uint16_t addr = gpio_get_all() & 0x00FFFF;
            if ((addr >= 0x4000) && (addr <= 0xBFFF) && !gpio_get(PIN_RD))
            {
                uint8_t data = rom_base[addr - 0x4000];
                gpio_set_dir_out_masked(0xFF << 16);
                gpio_put_masked(0xFF0000, (uint32_t)data << 16);
                while (!gpio_get(PIN_RD))
                    tight_loop_contents();
                gpio_set_dir_in_masked(0xFF << 16);
            }
        }
    }
}

// loadrom_linear48 - Load a simple 48KB Linear0 ROM into the MSX directly from the pico flash
// Those ROMs have three pages of 16Kb each in the following areas:
// 0x0000-0x3FFF, 0x4000-0x7FFF and 0x8000-0xBFFF
// AB is on 0x4000, 0x4001
void __no_inline_not_in_flash_func(loadrom_linear48)(uint32_t offset, bool cache_enable)
{
    const uint8_t *rom_base = rom + offset;

    if (cache_enable)
    {
        gpio_init(PIN_WAIT);
        gpio_set_dir(PIN_WAIT, GPIO_OUT);
        gpio_put(PIN_WAIT, 0);
        memset(rom_sram, 0, 49152);
        memcpy(rom_sram, rom_base, 49152);
        gpio_put(PIN_WAIT, 1);
        rom_base = rom_sram;
    }
    
    gpio_set_dir_in_masked(0xFF << 16); // Set data bus to input mode
    while (true) 
    {
        if (!gpio_get(PIN_SLTSL))
        {
            uint16_t addr = gpio_get_all() & 0x00FFFF; // Read the address bus
            if ((addr >= 0x0000) && (addr <= 0xBFFF) && !gpio_get(PIN_RD)) // Check if the address is within the ROM range
            {
                uint8_t data = rom_base[addr];
                gpio_set_dir_out_masked(0xFF << 16);
                gpio_put_masked(0xFF0000, (uint32_t)data << 16);
                while (!gpio_get(PIN_RD))
                    tight_loop_contents();
                gpio_set_dir_in_masked(0xFF << 16);
            }
        }
    }
}

// loadrom_planar64 - Load a 64KB Planar ROM from pico flash.
// These ROMs expose a full 64KB image and can be read across 0000h-FFFFh.
// AB usually appears at 4000h, but some dumps also mirror AB at 0000h.
void __no_inline_not_in_flash_func(loadrom_planar64)(uint32_t offset, bool cache_enable)
{
    const uint8_t *rom_base = rom + offset;

    if (cache_enable)
    {
        gpio_init(PIN_WAIT);
        gpio_set_dir(PIN_WAIT, GPIO_OUT);
        gpio_put(PIN_WAIT, 0);
        memset(rom_sram, 0, 65536);
        memcpy(rom_sram, rom_base, 65536);
        gpio_put(PIN_WAIT, 1);
        rom_base = rom_sram;
    }

    gpio_set_dir_in_masked(0xFF << 16);
    while (true)
    {
        if (!gpio_get(PIN_SLTSL))
        {
            uint16_t addr = gpio_get_all() & 0x00FFFF;
            if (!gpio_get(PIN_RD))
            {
                uint8_t data = rom_base[addr];
                gpio_set_dir_out_masked(0xFF << 16);
                gpio_put_masked(0xFF0000, (uint32_t)data << 16);
                while (!gpio_get(PIN_RD))
                    tight_loop_contents();
                gpio_set_dir_in_masked(0xFF << 16);
            }
        }
    }
}


// loadrom_konamiscc - Load a any Konami SCC ROM into the MSX directly from the pico flash
// The KonamiSCC ROMs are divided into 8KB segments, managed by a memory mapper that allows dynamic switching of these segments 
// into the MSX's address space. Since the size of the mapper is 8Kb, the memory banks are:
// Bank 1: 4000h - 5FFFh , Bank 2: 6000h - 7FFFh, Bank 3: 8000h - 9FFFh, Bank 4: A000h - BFFFh
// And the address to change banks are:
// Bank 1: 5000h - 57FFh (5000h used), Bank 2: 7000h - 77FFh (7000h used), Bank 3: 9000h - 97FFh (9000h used), Bank 4: B000h - B7FFh (B000h used)
// AB is on 0x0000, 0x0001
void __no_inline_not_in_flash_func(loadrom_konamiscc)(uint32_t offset, bool cache_enable)
{
    uint8_t bank_registers[4] = {0, 1, 2, 3}; // Initial banks 0-3 mapped
    uint32_t cached_length = 0;

    if (cache_enable)
    {
        gpio_init(PIN_WAIT);
        gpio_set_dir(PIN_WAIT, GPIO_OUT);
        gpio_put(PIN_WAIT, 0);

        uint32_t bytes_to_cache = active_rom_size;
        if (bytes_to_cache == 0 || bytes_to_cache > sizeof(rom_sram))
        {
            bytes_to_cache = sizeof(rom_sram);
        }

        memset(rom_sram, 0, bytes_to_cache);
        memcpy(rom_sram, rom + offset, bytes_to_cache);
        gpio_put(PIN_WAIT, 1);
        cached_length = bytes_to_cache;
    }

    gpio_set_dir_in_masked(0xFF << 16); // Set data bus to input mode
    while (true) 
    {
        // Check control signals
        bool sltsl = !(gpio_get(PIN_SLTSL)); // Slot selected (active low)
        bool rd = !(gpio_get(PIN_RD));       // Read cycle (active low)
        bool wr = !(gpio_get(PIN_WR));       // Write cycle (active low)

        if (sltsl)
        {
            uint16_t addr = gpio_get_all() & 0x00FFFF; // Read the address bus
            if (addr >= 0x4000 && addr <= 0xBFFF)  // Check if the address is within the ROM range
            {
                if (rd) 
                {
                    gpio_set_dir_out_masked(0xFF << 16); // Set data bus to output mode
                    uint32_t const rom_offset = offset + (bank_registers[(addr - 0x4000) >> 13] * 0x2000u) + (addr & 0x1FFFu); // Calculate the ROM offset

                    uint8_t data;
                    uint32_t const relative_offset = (rom_offset >= offset) ? (rom_offset - offset) : cached_length;
                    if (cache_enable && relative_offset < cached_length)
                    {
                        data = rom_sram[relative_offset];
                    }
                    else
                    {
                        gpio_put(PIN_WAIT, 0);
                        data = rom[rom_offset];
                        gpio_put(PIN_WAIT, 1);
                    }

                    gpio_put_masked(0xFF0000, (uint32_t)data << 16); // Write the data to the data bus
                    while (!(gpio_get(PIN_RD)))  // Wait until the read cycle completes (RD goes high)
                    {
                        tight_loop_contents();
                    }
                    gpio_set_dir_in_masked(0xFF << 16); // Return data bus to input mode after cycle completes
                } else if (wr) 
                {
                    // Handle writes to bank switching addresses
                    if ((addr >= 0x5000)  && (addr <= 0x57FF)) { 
                        bank_registers[0] = (gpio_get_all() >> 16) & 0xFF; // Read the data bus and store in bank register
                    } else if ((addr >= 0x7000) && (addr <= 0x77FF)) {
                        bank_registers[1] = (gpio_get_all() >> 16) & 0xFF;
                    } else if ((addr >= 0x9000) && (addr <= 0x97FF)) {
                        bank_registers[2] = (gpio_get_all() >> 16) & 0xFF;
                    } else if ((addr >= 0xB000) && (addr <= 0xB7FF)) {
                        bank_registers[3] = (gpio_get_all() >> 16) & 0xFF;
                    }

                    while (!(gpio_get(PIN_WR)))
                    {
                        tight_loop_contents();
                    }
                }
            }
        }
    }
}



// loadrom_konami - Load a Konami (without SCC) ROM into the MSX directly from the pico flash
// The Konami (without SCC) ROM is divided into 8KB segments, managed by a memory mapper that allows dynamic switching of these segments into the MSX's address space
// Since the size of the mapper is 8Kb, the memory banks are:
//  Bank 1: 4000h - 5FFFh, Bank 2: 6000h - 7FFFh, Bank 3: 8000h - 9FFFh, Bank 4: A000h - BFFFh
// And the addresses to change banks are:
//	Bank 1: <none>, Bank 2: 6000h - 67FFh (6000h used), Bank 3: 8000h - 87FFh (8000h used), Bank 4: A000h - A7FFh (A000h used)
// AB is on 0x0000, 0x0001
void __no_inline_not_in_flash_func(loadrom_konami)(uint32_t offset, bool cache_enable)
{
    uint8_t bank_registers[4] = {0, 1, 2, 3}; // Initial banks 0-3 mapped
    uint32_t cached_length = 0;

    if (cache_enable)
    {
        gpio_init(PIN_WAIT);
        gpio_set_dir(PIN_WAIT, GPIO_OUT);
        gpio_put(PIN_WAIT, 0);

        uint32_t bytes_to_cache = active_rom_size;
        if (bytes_to_cache == 0 || bytes_to_cache > sizeof(rom_sram))
        {
            bytes_to_cache = sizeof(rom_sram);
        }

        memset(rom_sram, 0, bytes_to_cache);
        memcpy(rom_sram, rom + offset, bytes_to_cache);
        gpio_put(PIN_WAIT, 1);
        cached_length = bytes_to_cache;
    }

    gpio_set_dir_in_masked(0xFF << 16);
    while (true) 
    {
        // Check control signals
        bool sltsl = !(gpio_get(PIN_SLTSL)); // Slot selected (active low)
        bool rd = !(gpio_get(PIN_RD));       // Read cycle (active low)
        bool wr = !(gpio_get(PIN_WR));       // Write cycle (active low)

        if (sltsl)
        {
            uint16_t addr = gpio_get_all() & 0x00FFFF; // Read the address bus
            if (addr >= 0x4000 && addr <= 0xBFFF) 
            {
                if (rd) 
                {
                    gpio_set_dir_out_masked(0xFF << 16);
                    uint32_t const rom_offset = offset + (bank_registers[(addr - 0x4000) >> 13] * 0x2000u) + (addr & 0x1FFFu); // Calculate the ROM offset

                    uint8_t data;
                    uint32_t const relative_offset = (rom_offset >= offset) ? (rom_offset - offset) : cached_length;
                    if (cache_enable && relative_offset < cached_length)
                    {
                        data = rom_sram[relative_offset];
                    }
                    else
                    {
                        gpio_put(PIN_WAIT, 0);
                        data = rom[rom_offset];
                        gpio_put(PIN_WAIT, 1);
                    }

                    gpio_put_masked(0xFF0000, (uint32_t)data << 16);
                    while (!(gpio_get(PIN_RD))) 
                    {
                        tight_loop_contents();
                    }
                    gpio_set_dir_in_masked(0xFF << 16);

                }else if (wr) {
                    // Handle writes to bank switching addresses
                    if ((addr >= 0x6000) && (addr <= 0x67FF)) {
                        bank_registers[1] = (gpio_get_all() >> 16) & 0xFF;
                    } else if ((addr >= 0x8000) && (addr <= 0x87FF)) {
                        bank_registers[2] = (gpio_get_all() >> 16) & 0xFF;
                    } else if ((addr >= 0xA000) && (addr <= 0xA7FF)) {
                        bank_registers[3] = (gpio_get_all() >> 16) & 0xFF;
                    }

                    while (!(gpio_get(PIN_WR))) 
                    {
                        tight_loop_contents();
                    }
                }
            }
        }
    }
}

// loadrom_ascii8 - Load an ASCII8 ROM into the MSX directly from the pico flash
// The ASCII8 ROM is divided into 8KB segments, managed by a memory mapper that allows dynamic switching of these segments into the MSX's address space
// Since the size of the mapper is 8Kb, the memory banks are:
// Bank 1: 4000h - 5FFFh , Bank 2: 6000h - 7FFFh, Bank 3: 8000h - 9FFFh, Bank 4: A000h - BFFFh
// And the address to change banks are:
// Bank 1: 6000h - 67FFh (6000h used), Bank 2: 6800h - 6FFFh (6800h used), Bank 3: 7000h - 77FFh (7000h used), Bank 4: 7800h - 7FFFh (7800h used)
// AB is on 0x0000, 0x0001
void __no_inline_not_in_flash_func(loadrom_ascii8)(uint32_t offset, bool cache_enable)
{
    uint8_t bank_registers[4] = {0, 1, 2, 3}; // Initial banks 0-3 mapped
    const uint8_t *rom_base = rom + offset;
    uint32_t cached_length = 0;

    if (cache_enable)
    {
        gpio_init(PIN_WAIT);
        gpio_set_dir(PIN_WAIT, GPIO_OUT);
        gpio_put(PIN_WAIT, 0);

        uint32_t bytes_to_cache = active_rom_size;
        if (bytes_to_cache == 0 || bytes_to_cache > sizeof(rom_sram))
        {
            bytes_to_cache = sizeof(rom_sram);
        }

        memset(rom_sram, 0, bytes_to_cache);
        memcpy(rom_sram, rom_base, bytes_to_cache);
        gpio_put(PIN_WAIT, 1);
        cached_length = bytes_to_cache;
    }

    gpio_set_dir_in_masked(0xFF << 16);
    while (true) 
    {
        bool sltsl = !(gpio_get(PIN_SLTSL)); // Slot selected (active low)
        bool rd = !(gpio_get(PIN_RD));       // Read cycle (active low)
        bool wr = !(gpio_get(PIN_WR));       // Write cycle (active low)

        if (sltsl) {
            uint16_t addr = gpio_get_all() & 0x00FFFF; // Read the address bus
            if (addr >= 0x4000 && addr <= 0xBFFF) 
            {
                if (rd) 
                {
                    gpio_set_dir_out_masked(0xFF << 16); // Set data bus to output mode
                    uint8_t const bank = bank_registers[(addr - 0x4000) >> 13];
                    uint32_t const rom_offset = offset + (bank * 0x2000u) + (addr & 0x1FFFu); // Calculate the ROM offset

                    uint8_t data;
                    uint32_t const relative_offset = (rom_offset >= offset) ? (rom_offset - offset) : cached_length;
                    if (cache_enable && relative_offset < cached_length)
                    {
                        data = rom_sram[relative_offset];
                    }
                    else
                    {
                        gpio_put(PIN_WAIT, 0);
                        data = rom[rom_offset];
                        gpio_put(PIN_WAIT, 1);
                    }

                    gpio_put_masked(0xFF0000, (uint32_t)data << 16); // Write the data to the data bus
                    while (!(gpio_get(PIN_RD)))  { tight_loop_contents(); } // Wait until the read cycle completes (RD goes high)        }
                    gpio_set_dir_in_masked(0xFF << 16); // Return data bus to input mode after the read cycle
                } else if (wr)  // Handle writes to bank switching addresses
                { 
                    if ((addr >= 0x6000) && (addr <= 0x67FF)) { 
                        bank_registers[0] = (gpio_get_all() >> 16) & 0xFF; // Read the data bus and store in bank register
                    } else if ((addr >= 0x6800) && (addr <= 0x6FFF)) {
                        bank_registers[1] = (gpio_get_all() >> 16) & 0xFF;
                    } else if ((addr >= 0x7000) && (addr <= 0x77FF)) {
                        bank_registers[2] = (gpio_get_all() >> 16) & 0xFF;
                    } else if ((addr >= 0x7800) && (addr <= 0x7FFF)) {
                        bank_registers[3] = (gpio_get_all() >> 16) & 0xFF;
                    }

                    while (!(gpio_get(PIN_WR))) 
                    {
                        tight_loop_contents();
                    }
                }
            }
        }
    }
}

// loadrom_ascii16 - Load an ASCII16 ROM into the MSX directly from the pico flash
// The ASCII16 ROM is divided into 16KB segments, managed by a memory mapper that allows dynamic switching of these segments into the MSX's address space
// Since the size of the mapper is 16Kb, the memory banks are:
// Bank 1: 4000h - 7FFFh , Bank 2: 8000h - BFFFh
// And the address to change banks are:
// Bank 1: 6000h - 67FFh (6000h used), Bank 2: 7000h - 77FFh (7000h and 77FFh used)
void __no_inline_not_in_flash_func(loadrom_ascii16)(uint32_t offset, bool cache_enable)
{
    uint8_t bank_registers[2] = {0, 1}; // Initial banks 0 and 1 mapped
    uint32_t cached_length = 0;

    if (cache_enable)
    {
        gpio_init(PIN_WAIT);
        gpio_set_dir(PIN_WAIT, GPIO_OUT);
        gpio_put(PIN_WAIT, 0);

        uint32_t bytes_to_cache = active_rom_size;
        if (bytes_to_cache == 0 || bytes_to_cache > sizeof(rom_sram))
        {
            bytes_to_cache = sizeof(rom_sram);
        }

        memset(rom_sram, 0, bytes_to_cache);
        memcpy(rom_sram, rom + offset, bytes_to_cache);
        gpio_put(PIN_WAIT, 1);
        cached_length = bytes_to_cache;
    }

    gpio_set_dir_in_masked(0xFF << 16);
    while (true) {
        // Check control signals
        bool sltsl = !(gpio_get(PIN_SLTSL)); // Slot selected (active low)
        bool rd = !(gpio_get(PIN_RD));       // Read cycle (active low)
        bool wr = !(gpio_get(PIN_WR));       // Write cycle (active low)

        if (sltsl) {
            uint16_t addr = gpio_get_all() & 0x00FFFF; // Read the address bus
            if (addr >= 0x4000 && addr <= 0xBFFF)  
            {
                if (rd) {
                    gpio_set_dir_out_masked(0xFF << 16); // Set data bus to output mode
                    uint8_t const bank = (addr >> 15) & 1;
                    uint32_t const rom_offset = offset + ((uint32_t)bank_registers[bank] << 14) + (addr & 0x3FFF);

                    uint8_t data;
                    uint32_t const relative_offset = (rom_offset >= offset) ? (rom_offset - offset) : cached_length;
                    if (cache_enable && relative_offset < cached_length)
                    {
                        data = rom_sram[relative_offset];
                    }
                    else
                    {
                        gpio_put(PIN_WAIT, 0);
                        data = rom[rom_offset];
                        gpio_put(PIN_WAIT, 1);
                    }

                    gpio_put_masked(0xFF0000, (uint32_t)data << 16); // Write the data to the data bus
                    while (!(gpio_get(PIN_RD)))  // Wait for the read cycle to complete
                    {
                        tight_loop_contents();
                    }
                    gpio_set_dir_in_masked(0xFF << 16); // Return data bus to input mode after the read cycle
                }
                else if (wr) 
                {
                    // Update bank registers based on the specific switching addresses
                    if ((addr >= 0x6000) && (addr <= 0x67FF)) {
                        bank_registers[0] = (gpio_get_all() >> 16) & 0xFF;
                    } else if (addr >= 0x7000 && addr <= 0x77FF) {
                        bank_registers[1] = (gpio_get_all() >> 16) & 0xFF;
                    }
                    while (!(gpio_get(PIN_WR))) {
                        tight_loop_contents();
                    }
                }
                
            }
        }
    }
}

// loadrom_ascii16x - Load an ASCII16-X ROM into the MSX directly from pico flash
// ASCII16-X uses two 16KB pages mirrored across the full 64KB CPU address space:
//   Page 1 bank: 4000h-7FFFh and C000h-FFFFh
//   Page 2 bank: 0000h-3FFFh and 8000h-BFFFh
//
// Bank register write windows (mirrored):
//   Page 1 register: 2000h-2FFFh, 6000h-6FFFh, A000h-AFFFh, E000h-EFFFh
//   Page 2 register: 3000h-3FFFh, 7000h-7FFFh, B000h-BFFFh, F000h-FFFFh
//
// 12-bit bank number encoding:
//   bits 0-7  from data bus (D0-D7)
//   bits 8-11 from address bits A8-A11
void __no_inline_not_in_flash_func(loadrom_ascii16x)(uint32_t offset, bool cache_enable)
{
    uint16_t bank_registers[2] = {0, 0};
    uint32_t cached_length = 0;

    if (cache_enable)
    {
        gpio_init(PIN_WAIT);
        gpio_set_dir(PIN_WAIT, GPIO_OUT);
        gpio_put(PIN_WAIT, 0);

        uint32_t bytes_to_cache = active_rom_size;
        if (bytes_to_cache == 0 || bytes_to_cache > sizeof(rom_sram))
        {
            bytes_to_cache = sizeof(rom_sram);
        }

        memset(rom_sram, 0, bytes_to_cache);
        memcpy(rom_sram, rom + offset, bytes_to_cache);
        gpio_put(PIN_WAIT, 1);
        cached_length = bytes_to_cache;
    }

    gpio_set_dir_in_masked(0xFF << 16);
    while (true)
    {
        bool sltsl = !(gpio_get(PIN_SLTSL));
        bool rd = !(gpio_get(PIN_RD));
        bool wr = !(gpio_get(PIN_WR));

        if (sltsl)
        {
            uint16_t addr = gpio_get_all() & 0x00FFFF;

            if (rd)
            {
                gpio_set_dir_out_masked(0xFF << 16);

                uint8_t page_sel = (addr >> 14) & 0x01; // 1=page1, 0=page2
                uint16_t bank = page_sel ? bank_registers[0] : bank_registers[1];
                uint32_t rel = ((uint32_t)(bank & 0x0FFFu) << 14) | (addr & 0x3FFFu);
                uint32_t rom_offset = offset + rel;

                uint8_t data = 0xFF;
                if (active_rom_size == 0 || rel < active_rom_size)
                {
                    uint32_t const relative_offset = (rom_offset >= offset) ? (rom_offset - offset) : cached_length;
                    if (cache_enable && relative_offset < cached_length)
                    {
                        data = rom_sram[relative_offset];
                    }
                    else
                    {
                        gpio_put(PIN_WAIT, 0);
                        data = rom[rom_offset];
                        gpio_put(PIN_WAIT, 1);
                    }
                }

                gpio_put_masked(0xFF0000, (uint32_t)data << 16);
                while (!(gpio_get(PIN_RD)))
                {
                    tight_loop_contents();
                }
                gpio_set_dir_in_masked(0xFF << 16);
            }
            else if (wr)
            {
                uint8_t data = (gpio_get_all() >> 16) & 0xFF;
                uint16_t bank = ((uint16_t)((addr >> 8) & 0x0F) << 8) | data;

                switch (addr & 0xF000)
                {
                    case 0x2000:
                    case 0x6000:
                    case 0xA000:
                    case 0xE000:
                        bank_registers[0] = bank;
                        break;

                    case 0x3000:
                    case 0x7000:
                    case 0xB000:
                    case 0xF000:
                        bank_registers[1] = bank;
                        break;
                }

                while (!(gpio_get(PIN_WR)))
                {
                    tight_loop_contents();
                }
            }
        }
    }
}

// loadrom_neo8 - Load an NEO8 ROM into the MSX directly from the pico flash
// The NEO8 ROM is divided into 8KB segments, managed by a memory mapper that allows dynamic switching of these segments into the MSX's address space
// Size of a segment: 8 KB
// Segment switching addresses:
// Bank 0: 0000h~1FFFh, Bank 1: 2000h~3FFFh, Bank 2: 4000h~5FFFh, Bank 3: 6000h~7FFFh, Bank 4: 8000h~9FFFh, Bank 5: A000h~BFFFh
// Switching address: 
// 5000h (mirror at 1000h, 9000h and D000h), 
// 5800h (mirror at 1800h, 9800h and D800h), 
// 6000h (mirror at 2000h, A000h and E000h), 
// 6800h (mirror at 2800h, A800h and E800h), 
// 7000h (mirror at 3000h, B000h and F000h), 
// 7800h (mirror at 3800h, B800h and F800h)
void __no_inline_not_in_flash_func(loadrom_neo8)(uint32_t offset)
{
    uint16_t bank_registers[6] = {0}; // 16-bit bank registers initialized to zero (12-bit segment, 4 MSB reserved)

    gpio_set_dir_in_masked(0xFF << 16);    // Configure GPIO pins for input mode
    while (true)
    {
        bool sltsl = !(gpio_get(PIN_SLTSL)); // Slot selected (active low)
        bool rd = !(gpio_get(PIN_RD));       // Read cycle (active low)
        bool wr = !(gpio_get(PIN_WR));       // Write cycle (active low)

        if (sltsl)
        {
            uint16_t addr = gpio_get_all() & 0x00FFFF; // Read address bus

            if (addr <= 0xBFFF)
            {
                if (rd)
                {
                    // Handle read access
                    gpio_set_dir_out_masked(0xFF << 16); // Data bus output mode
                    uint8_t bank_index = addr >> 13;     // Determine bank index (0-5)

                    if (bank_index < 6)
                    {
                        uint32_t segment = bank_registers[bank_index] & 0x0FFF; // 12-bit segment number
                        uint32_t rom_offset = offset + (segment << 13) + (addr & 0x1FFF); // Calculate ROM offset

                        gpio_put(PIN_WAIT, 0);
                        uint8_t data = rom[rom_offset];
                        gpio_put(PIN_WAIT, 1);
                        
                        gpio_put_masked(0xFF0000, data << 16); // Place data on data bus
                    }
                    else
                    {
                        gpio_put_masked(0xFF0000, 0xFF << 16); // Invalid page handling (Page 3)
                    }

                    while (!(gpio_get(PIN_RD))) // Wait for read cycle to complete
                    {
                        tight_loop_contents();
                    }

                    gpio_set_dir_in_masked(0xFF << 16); // Return data bus to input mode
                }
                else if (wr)
                {
                    // Handle write access
                    uint16_t base_addr = addr & 0xF800; // Mask to identify base address
                    uint8_t bank_index = 6;             // Initialize to invalid bank

                    // Determine bank index based on base address
                    switch (base_addr)
                    {
                        case 0x5000:
                        case 0x1000:
                        case 0x9000:
                        case 0xD000:
                            bank_index = 0;
                            break;
                        case 0x5800:
                        case 0x1800:
                        case 0x9800:
                        case 0xD800:
                            bank_index = 1;
                            break;
                        case 0x6000:
                        case 0x2000:
                        case 0xA000:
                        case 0xE000:
                            bank_index = 2;
                            break;
                        case 0x6800:
                        case 0x2800:
                        case 0xA800:
                        case 0xE800:
                            bank_index = 3;
                            break;
                        case 0x7000:
                        case 0x3000:
                        case 0xB000:
                        case 0xF000:
                            bank_index = 4;
                            break;
                        case 0x7800:
                        case 0x3800:
                        case 0xB800:
                        case 0xF800:
                            bank_index = 5;
                            break;
                    }

                    if (bank_index < 6)
                    {
                        uint8_t data = (gpio_get_all() >> 16) & 0xFF;
                        if (addr & 0x01)
                        {
                            // Write to MSB
                            bank_registers[bank_index] = (bank_registers[bank_index] & 0x00FF) | (data << 8);
                        }
                        else
                        {
                            // Write to LSB
                            bank_registers[bank_index] = (bank_registers[bank_index] & 0xFF00) | data;
                        }

                        // Ensure reserved MSB bits are zero
                        bank_registers[bank_index] &= 0x0FFF;
                    }

                    while (!(gpio_get(PIN_WR))) // Wait for write cycle to complete
                    {
                        tight_loop_contents();
                    }
                }
            }
        }
    }
}

// loadrom_neo16 - Load an NEO16 ROM into the MSX directly from the pico flash
// The NEO16 ROM is divided into 16KB segments, managed by a memory mapper that allows dynamic switching of these segments into the MSX's address space
// Size of a segment: 16 KB
// Segment switching addresses:
// Bank 0: 0000h~3FFFh, Bank 1: 4000h~7FFFh, Bank 2: 8000h~BFFFh
// Switching address:
// 5000h (mirror at 1000h, 9000h and D000h),
// 6000h (mirror at 2000h, A000h and E000h),
// 7000h (mirror at 3000h, B000h and F000h)
void __no_inline_not_in_flash_func(loadrom_neo16)(uint32_t offset)
{
    // 16-bit bank registers initialized to zero (12-bit segment, 4 MSB reserved)
    uint16_t bank_registers[3] = {0};

    // Configure GPIO pins for input mode
    gpio_set_dir_in_masked(0xFF << 16);
    while (true)
    {
        bool sltsl = !(gpio_get(PIN_SLTSL)); // Slot selected (active low)
        bool rd = !(gpio_get(PIN_RD));       // Read cycle (active low)
        bool wr = !(gpio_get(PIN_WR));       // Write cycle (active low)

        if (sltsl)
        {
            uint16_t addr = gpio_get_all() & 0x00FFFF; // Read address bus
            if (addr <= 0xBFFF)
            {
                if (rd)
                {
                    // Handle read access
                    gpio_set_dir_out_masked(0xFF << 16); // Data bus output mode
                    uint8_t bank_index = addr >> 14;     // Determine bank index (0-2)

                    if (bank_index < 3)
                    {
                        uint32_t segment = bank_registers[bank_index] & 0x0FFF; // 12-bit segment number
                        uint32_t rom_offset = offset + (segment << 14) + (addr & 0x3FFF); // Calculate ROM offset

                        gpio_put(PIN_WAIT, 0);
                        uint8_t data = rom[rom_offset];
                        gpio_put(PIN_WAIT, 1);

                        gpio_put_masked(0xFF0000, data << 16); // Place data on data bus
                    }
                    else
                    {
                        gpio_put_masked(0xFF0000, 0xFF << 16); // Invalid page handling
                    }

                    while (!(gpio_get(PIN_RD))) // Wait for read cycle to complete
                    {
                        tight_loop_contents();
                    }

                    gpio_set_dir_in_masked(0xFF << 16); // Return data bus to input mode
                }
                else if (wr)
                {
                    // Handle write access
                    uint16_t base_addr = addr & 0xF800; // Mask to identify base address
                    uint8_t bank_index = 3;             // Initialize to invalid bank

                    // Determine bank index based on base address
                    switch (base_addr)
                    {
                        case 0x5000:
                        case 0x1000:
                        case 0x9000:
                        case 0xD000:
                            bank_index = 0;
                            break;
                        case 0x6000:
                        case 0x2000:
                        case 0xA000:
                        case 0xE000:
                            bank_index = 1;
                            break;
                        case 0x7000:
                        case 0x3000:
                        case 0xB000:
                        case 0xF000:
                            bank_index = 2;
                            break;
                    }

                    if (bank_index < 3)
                    {
                        uint8_t data = (gpio_get_all() >> 16) & 0xFF; // Read 8-bit data from bus
                        if (addr & 0x01)
                        {
                            // Write to MSB
                            bank_registers[bank_index] = (bank_registers[bank_index] & 0x00FF) | (data << 8);
                        }
                        else
                        {
                            // Write to LSB
                            bank_registers[bank_index] = (bank_registers[bank_index] & 0xFF00) | data;
                        }

                        // Ensure reserved MSB bits are zero
                        bank_registers[bank_index] &= 0x0FFF;
                    }

                    while (!(gpio_get(PIN_WR))) // Wait for write cycle to complete
                    {
                        tight_loop_contents();
                    }
                }
            }
        }
    }
}


// -----------------------
// Main program
// -----------------------
int __no_inline_not_in_flash_func(main)()
{
    // Set system clock to 260MHz
    set_sys_clock_khz(250000, true);
    //
    // Initialize stdio
    stdio_init_all();
    // Initialize GPIO
    setup_gpio();

    //sleep_ms(2000); // Wait for a while to allow time to open the serial monitor
    char rom_name[ROM_NAME_MAX];
    memcpy(rom_name, rom, ROM_NAME_MAX);
    uint8_t rom_type = rom[ROM_NAME_MAX];   // Get the ROM type

    uint32_t rom_size;
    memcpy(&rom_size, rom + ROM_NAME_MAX + 1, sizeof(uint32_t));

    // Print the ROM name and type
    //printf("ROM name: %s\n", rom_name);
    //printf("ROM type: %d\n", rom_type);
    //printf("ROM size: %d\n", rom_size);

    // Load the ROM based on the detected type
    // 1 - 16KB ROM
    // 2 - 32KB ROM
    // 3 - Konami SCC ROM
    // 4 - 48KB Planar ROM
    // 5 - ASCII8 ROM
    // 6 - ASCII16 ROM
    // 7 - Konami (without SCC) ROM
    // 8 - NEO8 ROM
    // 12 - ASCII16-X ROM
    // 13 - 64KB Planar ROM
    switch (rom_type) 
    {
        case 1:
        case 2:
            loadrom_plain32(ROM_RECORD_SIZE, true); 
            break;
        case 3:
            loadrom_konamiscc(ROM_RECORD_SIZE, true); 
            break;
        case 4:
            loadrom_linear48(ROM_RECORD_SIZE, true); 
            break;
        case 5:
            loadrom_ascii8(ROM_RECORD_SIZE, true); 
            break;
        case 6:
            loadrom_ascii16(ROM_RECORD_SIZE, true); 
            break;
        case 7:
            loadrom_konami(ROM_RECORD_SIZE, true); 
            break;
        case 8:
            loadrom_neo8(ROM_RECORD_SIZE); //flash version
            break;
        case 9:
            loadrom_neo16(ROM_RECORD_SIZE); //flash version
            break;
        case 12:
            loadrom_ascii16x(ROM_RECORD_SIZE, true);
            break;
        case 13:
            loadrom_planar64(ROM_RECORD_SIZE, true);
            break;
        default:
            //printf("Unknown ROM type: %d\n", 1);
            break;
    }
    return 0;
}
