{"Mendel Rosenblum": [["Impact of virtualization on computer architecture and operating systems", ["Mendel Rosenblum"], "https://doi.org/10.1145/1168857.1168858", "asplos", 2006]], "Keith Adams": [["A comparison of software and hardware techniques for x86 virtualization", ["Keith Adams", "Ole Agesen"], "https://doi.org/10.1145/1168857.1168860", "asplos", 2006]], "Ole Agesen": [["A comparison of software and hardware techniques for x86 virtualization", ["Keith Adams", "Ole Agesen"], "https://doi.org/10.1145/1168857.1168860", "asplos", 2006]], "Stephen T. Jones": [["Geiger: monitoring the buffer cache in a virtual machine environment", ["Stephen T. Jones", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau"], "https://doi.org/10.1145/1168857.1168861", "asplos", 2006]], "Andrea C. Arpaci-Dusseau": [["Geiger: monitoring the buffer cache in a virtual machine environment", ["Stephen T. Jones", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau"], "https://doi.org/10.1145/1168857.1168861", "asplos", 2006]], "Remzi H. Arpaci-Dusseau": [["Geiger: monitoring the buffer cache in a virtual machine environment", ["Stephen T. Jones", "Andrea C. Arpaci-Dusseau", "Remzi H. Arpaci-Dusseau"], "https://doi.org/10.1145/1168857.1168861", "asplos", 2006]], "Jedidiah R. Crandall": [["Temporal search: detecting hidden malware timebombs with virtual machines", ["Jedidiah R. Crandall", "Gary Wassermann", "Daniela A. S. de Oliveira", "Zhendong Su", "Shyhtsun Felix Wu", "Frederic T. Chong"], "https://doi.org/10.1145/1168857.1168862", "asplos", 2006]], "Gary Wassermann": [["Temporal search: detecting hidden malware timebombs with virtual machines", ["Jedidiah R. Crandall", "Gary Wassermann", "Daniela A. S. de Oliveira", "Zhendong Su", "Shyhtsun Felix Wu", "Frederic T. Chong"], "https://doi.org/10.1145/1168857.1168862", "asplos", 2006]], "Daniela A. S. de Oliveira": [["Temporal search: detecting hidden malware timebombs with virtual machines", ["Jedidiah R. Crandall", "Gary Wassermann", "Daniela A. S. de Oliveira", "Zhendong Su", "Shyhtsun Felix Wu", "Frederic T. Chong"], "https://doi.org/10.1145/1168857.1168862", "asplos", 2006]], "Zhendong Su": [["Temporal search: detecting hidden malware timebombs with virtual machines", ["Jedidiah R. Crandall", "Gary Wassermann", "Daniela A. S. de Oliveira", "Zhendong Su", "Shyhtsun Felix Wu", "Frederic T. Chong"], "https://doi.org/10.1145/1168857.1168862", "asplos", 2006]], "Shyhtsun Felix Wu": [["Temporal search: detecting hidden malware timebombs with virtual machines", ["Jedidiah R. Crandall", "Gary Wassermann", "Daniela A. S. de Oliveira", "Zhendong Su", "Shyhtsun Felix Wu", "Frederic T. Chong"], "https://doi.org/10.1145/1168857.1168862", "asplos", 2006]], "Frederic T. Chong": [["Temporal search: detecting hidden malware timebombs with virtual machines", ["Jedidiah R. Crandall", "Gary Wassermann", "Daniela A. S. de Oliveira", "Zhendong Su", "Shyhtsun Felix Wu", "Frederic T. Chong"], "https://doi.org/10.1145/1168857.1168862", "asplos", 2006]], "Shan Lu": [["AVIO: detecting atomicity violations via access interleaving invariants", ["Shan Lu", "Joseph Tucek", "Feng Qin", "Yuanyuan Zhou"], "https://doi.org/10.1145/1168857.1168864", "asplos", 2006]], "Joseph Tucek": [["AVIO: detecting atomicity violations via access interleaving invariants", ["Shan Lu", "Joseph Tucek", "Feng Qin", "Yuanyuan Zhou"], "https://doi.org/10.1145/1168857.1168864", "asplos", 2006]], "Feng Qin": [["AVIO: detecting atomicity violations via access interleaving invariants", ["Shan Lu", "Joseph Tucek", "Feng Qin", "Yuanyuan Zhou"], "https://doi.org/10.1145/1168857.1168864", "asplos", 2006]], "Yuanyuan Zhou": [["AVIO: detecting atomicity violations via access interleaving invariants", ["Shan Lu", "Joseph Tucek", "Feng Qin", "Yuanyuan Zhou"], "https://doi.org/10.1145/1168857.1168864", "asplos", 2006]], "Min Xu": [["A regulated transitive reduction (RTR) for longer memory race recording", ["Min Xu", "Mark D. Hill", "Rastislav Bodik"], "https://doi.org/10.1145/1168857.1168865", "asplos", 2006]], "Mark D. Hill": [["A regulated transitive reduction (RTR) for longer memory race recording", ["Min Xu", "Mark D. Hill", "Rastislav Bodik"], "https://doi.org/10.1145/1168857.1168865", "asplos", 2006], ["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", "asplos", 2006]], "Rastislav Bodik": [["A regulated transitive reduction (RTR) for longer memory race recording", ["Min Xu", "Mark D. Hill", "Rastislav Bodik"], "https://doi.org/10.1145/1168857.1168865", "asplos", 2006], ["Combinatorial sketching for finite programs", ["Armando Solar-Lezama", "Liviu Tancau", "Rastislav Bodik", "Sanjit A. Seshia", "Vijay A. Saraswat"], "https://doi.org/10.1145/1168857.1168907", "asplos", 2006]], "Michael D. Bond": [["Bell: bit-encoding online memory leak detection", ["Michael D. Bond", "Kathryn S. McKinley"], "https://doi.org/10.1145/1168857.1168866", "asplos", 2006]], "Kathryn S. McKinley": [["Bell: bit-encoding online memory leak detection", ["Michael D. Bond", "Kathryn S. McKinley"], "https://doi.org/10.1145/1168857.1168866", "asplos", 2006], ["A spatial path scheduling algorithm for EDGE architectures", ["Katherine E. Coons", "Xia Chen", "Doug Burger", "Kathryn S. McKinley", "Sundeep K. Kushwaha"], "https://doi.org/10.1145/1168857.1168875", "asplos", 2006]], "Smitha Shyam": [["Ultra low-cost defect protection for microprocessor pipelines", ["Smitha Shyam", "Kypros Constantinides", "Sujay Phadke", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1168857.1168868", "asplos", 2006]], "Kypros Constantinides": [["Ultra low-cost defect protection for microprocessor pipelines", ["Smitha Shyam", "Kypros Constantinides", "Sujay Phadke", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1168857.1168868", "asplos", 2006]], "Sujay Phadke": [["Ultra low-cost defect protection for microprocessor pipelines", ["Smitha Shyam", "Kypros Constantinides", "Sujay Phadke", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1168857.1168868", "asplos", 2006]], "Valeria Bertacco": [["Ultra low-cost defect protection for microprocessor pipelines", ["Smitha Shyam", "Kypros Constantinides", "Sujay Phadke", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1168857.1168868", "asplos", 2006]], "Todd M. Austin": [["Ultra low-cost defect protection for microprocessor pipelines", ["Smitha Shyam", "Kypros Constantinides", "Sujay Phadke", "Valeria Bertacco", "Todd M. Austin"], "https://doi.org/10.1145/1168857.1168868", "asplos", 2006]], "Vimal K. Reddy": [["Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance", ["Vimal K. Reddy", "Eric Rotenberg", "Sailashri Parthasarathy"], "https://doi.org/10.1145/1168857.1168869", "asplos", 2006]], "Eric Rotenberg": [["Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance", ["Vimal K. Reddy", "Eric Rotenberg", "Sailashri Parthasarathy"], "https://doi.org/10.1145/1168857.1168869", "asplos", 2006]], "Sailashri Parthasarathy": [["Understanding prediction-based partial redundant threading for low-overhead, high- coverage fault tolerance", ["Vimal K. Reddy", "Eric Rotenberg", "Sailashri Parthasarathy"], "https://doi.org/10.1145/1168857.1168869", "asplos", 2006]], "Angshuman Parashar": [["SlicK: slice-based locality exploitation for efficient redundant multithreading", ["Angshuman Parashar", "Anand Sivasubramaniam", "Sudhanva Gurumurthi"], "https://doi.org/10.1145/1168857.1168870", "asplos", 2006]], "Anand Sivasubramaniam": [["SlicK: slice-based locality exploitation for efficient redundant multithreading", ["Angshuman Parashar", "Anand Sivasubramaniam", "Sudhanva Gurumurthi"], "https://doi.org/10.1145/1168857.1168870", "asplos", 2006]], "Sudhanva Gurumurthi": [["SlicK: slice-based locality exploitation for efficient redundant multithreading", ["Angshuman Parashar", "Anand Sivasubramaniam", "Sudhanva Gurumurthi"], "https://doi.org/10.1145/1168857.1168870", "asplos", 2006]], "Taliver Heath": [["Mercury and freon: temperature emulation and management for server systems", ["Taliver Heath", "Ana Paula Centeno", "Pradeep George", "Luiz E. Ramos", "Yogesh Jaluria", "Ricardo Bianchini"], "https://doi.org/10.1145/1168857.1168872", "asplos", 2006]], "Ana Paula Centeno": [["Mercury and freon: temperature emulation and management for server systems", ["Taliver Heath", "Ana Paula Centeno", "Pradeep George", "Luiz E. Ramos", "Yogesh Jaluria", "Ricardo Bianchini"], "https://doi.org/10.1145/1168857.1168872", "asplos", 2006]], "Pradeep George": [["Mercury and freon: temperature emulation and management for server systems", ["Taliver Heath", "Ana Paula Centeno", "Pradeep George", "Luiz E. Ramos", "Yogesh Jaluria", "Ricardo Bianchini"], "https://doi.org/10.1145/1168857.1168872", "asplos", 2006]], "Luiz E. Ramos": [["Mercury and freon: temperature emulation and management for server systems", ["Taliver Heath", "Ana Paula Centeno", "Pradeep George", "Luiz E. Ramos", "Yogesh Jaluria", "Ricardo Bianchini"], "https://doi.org/10.1145/1168857.1168872", "asplos", 2006]], "Yogesh Jaluria": [["Mercury and freon: temperature emulation and management for server systems", ["Taliver Heath", "Ana Paula Centeno", "Pradeep George", "Luiz E. Ramos", "Yogesh Jaluria", "Ricardo Bianchini"], "https://doi.org/10.1145/1168857.1168872", "asplos", 2006]], "Ricardo Bianchini": [["Mercury and freon: temperature emulation and management for server systems", ["Taliver Heath", "Ana Paula Centeno", "Pradeep George", "Luiz E. Ramos", "Yogesh Jaluria", "Ricardo Bianchini"], "https://doi.org/10.1145/1168857.1168872", "asplos", 2006]], "Taeho Kgil": [["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", "asplos", 2006]], "Shaun C. DSouza": [["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", "asplos", 2006]], "Ali G. Saidi": [["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", "asplos", 2006], ["Integrated network interfaces for high-bandwidth TCP/IP", ["Nathan L. Binkert", "Ali G. Saidi", "Steven K. Reinhardt"], "https://doi.org/10.1145/1168857.1168897", "asplos", 2006]], "Nathan L. Binkert": [["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", "asplos", 2006], ["Integrated network interfaces for high-bandwidth TCP/IP", ["Nathan L. Binkert", "Ali G. Saidi", "Steven K. Reinhardt"], "https://doi.org/10.1145/1168857.1168897", "asplos", 2006]], "Ronald G. Dreslinski": [["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", "asplos", 2006]], "Trevor N. Mudge": [["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", "asplos", 2006]], "Steven K. Reinhardt": [["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", "asplos", 2006], ["Integrated network interfaces for high-bandwidth TCP/IP", ["Nathan L. Binkert", "Ali G. Saidi", "Steven K. Reinhardt"], "https://doi.org/10.1145/1168857.1168897", "asplos", 2006]], "Krisztian Flautner": [["PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor", ["Taeho Kgil", "Shaun C. DSouza", "Ali G. Saidi", "Nathan L. Binkert", "Ronald G. Dreslinski", "Trevor N. Mudge", "Steven K. Reinhardt", "Krisztian Flautner"], "https://doi.org/10.1145/1168857.1168873", "asplos", 2006]], "Katherine E. Coons": [["A spatial path scheduling algorithm for EDGE architectures", ["Katherine E. Coons", "Xia Chen", "Doug Burger", "Kathryn S. McKinley", "Sundeep K. Kushwaha"], "https://doi.org/10.1145/1168857.1168875", "asplos", 2006]], "Xia Chen": [["A spatial path scheduling algorithm for EDGE architectures", ["Katherine E. Coons", "Xia Chen", "Doug Burger", "Kathryn S. McKinley", "Sundeep K. Kushwaha"], "https://doi.org/10.1145/1168857.1168875", "asplos", 2006]], "Doug Burger": [["A spatial path scheduling algorithm for EDGE architectures", ["Katherine E. Coons", "Xia Chen", "Doug Burger", "Kathryn S. McKinley", "Sundeep K. Kushwaha"], "https://doi.org/10.1145/1168857.1168875", "asplos", 2006]], "Sundeep K. Kushwaha": [["A spatial path scheduling algorithm for EDGE architectures", ["Katherine E. Coons", "Xia Chen", "Doug Burger", "Kathryn S. McKinley", "Sundeep K. Kushwaha"], "https://doi.org/10.1145/1168857.1168875", "asplos", 2006]], "Martha Mercaldi": [["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", "asplos", 2006]], "Steven Swanson": [["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", "asplos", 2006]], "Andrew Petersen": [["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", "asplos", 2006]], "Andrew Putnam": [["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", "asplos", 2006]], "Andrew Schwerin": [["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", "asplos", 2006]], "Mark Oskin": [["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", "asplos", 2006]], "Susan J. Eggers": [["Instruction scheduling for a tiled dataflow architecture", ["Martha Mercaldi", "Steven Swanson", "Andrew Petersen", "Andrew Putnam", "Andrew Schwerin", "Mark Oskin", "Susan J. Eggers"], "https://doi.org/10.1145/1168857.1168876", "asplos", 2006]], "Michael I. Gordon": [["Exploiting coarse-grained task, data, and pipeline parallelism in stream programs", ["Michael I. Gordon", "William Thies", "Saman P. Amarasinghe"], "https://doi.org/10.1145/1168857.1168877", "asplos", 2006]], "William Thies": [["Exploiting coarse-grained task, data, and pipeline parallelism in stream programs", ["Michael I. Gordon", "William Thies", "Saman P. Amarasinghe"], "https://doi.org/10.1145/1168857.1168877", "asplos", 2006]], "Saman P. Amarasinghe": [["Exploiting coarse-grained task, data, and pipeline parallelism in stream programs", ["Michael I. Gordon", "William Thies", "Saman P. Amarasinghe"], "https://doi.org/10.1145/1168857.1168877", "asplos", 2006]], "Mahim Mishra": [["Tartan: evaluating spatial computation for whole program execution", ["Mahim Mishra", "Timothy J. Callahan", "Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/1168857.1168878", "asplos", 2006]], "Timothy J. Callahan": [["Tartan: evaluating spatial computation for whole program execution", ["Mahim Mishra", "Timothy J. Callahan", "Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/1168857.1168878", "asplos", 2006]], "Tiberiu Chelcea": [["Tartan: evaluating spatial computation for whole program execution", ["Mahim Mishra", "Timothy J. Callahan", "Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/1168857.1168878", "asplos", 2006]], "Girish Venkataramani": [["Tartan: evaluating spatial computation for whole program execution", ["Mahim Mishra", "Timothy J. Callahan", "Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/1168857.1168878", "asplos", 2006]], "Seth Copen Goldstein": [["Tartan: evaluating spatial computation for whole program execution", ["Mahim Mishra", "Timothy J. Callahan", "Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/1168857.1168878", "asplos", 2006]], "Mihai Budiu": [["Tartan: evaluating spatial computation for whole program execution", ["Mahim Mishra", "Timothy J. Callahan", "Tiberiu Chelcea", "Girish Venkataramani", "Seth Copen Goldstein", "Mihai Budiu"], "https://doi.org/10.1145/1168857.1168878", "asplos", 2006]], "Stijn Eyerman": [["A performance counter architecture for computing accurate CPI components", ["Stijn Eyerman", "Lieven Eeckhout", "Tejas Karkhanis", "James E. Smith"], "https://doi.org/10.1145/1168857.1168880", "asplos", 2006]], "Lieven Eeckhout": [["A performance counter architecture for computing accurate CPI components", ["Stijn Eyerman", "Lieven Eeckhout", "Tejas Karkhanis", "James E. Smith"], "https://doi.org/10.1145/1168857.1168880", "asplos", 2006]], "Tejas Karkhanis": [["A performance counter architecture for computing accurate CPI components", ["Stijn Eyerman", "Lieven Eeckhout", "Tejas Karkhanis", "James E. Smith"], "https://doi.org/10.1145/1168857.1168880", "asplos", 2006]], "James E. Smith": [["A performance counter architecture for computing accurate CPI components", ["Stijn Eyerman", "Lieven Eeckhout", "Tejas Karkhanis", "James E. Smith"], "https://doi.org/10.1145/1168857.1168880", "asplos", 2006], ["Stealth prefetching", ["Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1145/1168857.1168892", "asplos", 2006]], "Benjamin C. Lee": [["Accurate and efficient regression modeling for microarchitectural performance and power prediction", ["Benjamin C. Lee", "David M. Brooks"], "https://doi.org/10.1145/1168857.1168881", "asplos", 2006]], "David M. Brooks": [["Accurate and efficient regression modeling for microarchitectural performance and power prediction", ["Benjamin C. Lee", "David M. Brooks"], "https://doi.org/10.1145/1168857.1168881", "asplos", 2006]], "Engin Ipek": [["Efficiently exploring architectural design spaces via predictive modeling", ["Engin Ipek", "Sally A. McKee", "Rich Caruana", "Bronis R. de Supinski", "Martin Schulz"], "https://doi.org/10.1145/1168857.1168882", "asplos", 2006]], "Sally A. McKee": [["Efficiently exploring architectural design spaces via predictive modeling", ["Engin Ipek", "Sally A. McKee", "Rich Caruana", "Bronis R. de Supinski", "Martin Schulz"], "https://doi.org/10.1145/1168857.1168882", "asplos", 2006]], "Rich Caruana": [["Efficiently exploring architectural design spaces via predictive modeling", ["Engin Ipek", "Sally A. McKee", "Rich Caruana", "Bronis R. de Supinski", "Martin Schulz"], "https://doi.org/10.1145/1168857.1168882", "asplos", 2006]], "Bronis R. de Supinski": [["Efficiently exploring architectural design spaces via predictive modeling", ["Engin Ipek", "Sally A. McKee", "Rich Caruana", "Bronis R. de Supinski", "Martin Schulz"], "https://doi.org/10.1145/1168857.1168882", "asplos", 2006]], "Martin Schulz": [["Efficiently exploring architectural design spaces via predictive modeling", ["Engin Ipek", "Sally A. McKee", "Rich Caruana", "Bronis R. de Supinski", "Martin Schulz"], "https://doi.org/10.1145/1168857.1168882", "asplos", 2006]], "Mazen Kharbutli": [["Comprehensively and efficiently protecting the heap", ["Mazen Kharbutli", "Xiaowei Jiang", "Yan Solihin", "Guru Venkataramani", "Milos Prvulovic"], "https://doi.org/10.1145/1168857.1168884", "asplos", 2006]], "Xiaowei Jiang": [["Comprehensively and efficiently protecting the heap", ["Mazen Kharbutli", "Xiaowei Jiang", "Yan Solihin", "Guru Venkataramani", "Milos Prvulovic"], "https://doi.org/10.1145/1168857.1168884", "asplos", 2006]], "Yan Solihin": [["Comprehensively and efficiently protecting the heap", ["Mazen Kharbutli", "Xiaowei Jiang", "Yan Solihin", "Guru Venkataramani", "Milos Prvulovic"], "https://doi.org/10.1145/1168857.1168884", "asplos", 2006]], "Guru Venkataramani": [["Comprehensively and efficiently protecting the heap", ["Mazen Kharbutli", "Xiaowei Jiang", "Yan Solihin", "Guru Venkataramani", "Milos Prvulovic"], "https://doi.org/10.1145/1168857.1168884", "asplos", 2006]], "Milos Prvulovic": [["Comprehensively and efficiently protecting the heap", ["Mazen Kharbutli", "Xiaowei Jiang", "Yan Solihin", "Guru Venkataramani", "Milos Prvulovic"], "https://doi.org/10.1145/1168857.1168884", "asplos", 2006]], "Trishul M. Chilimbi": [["HeapMD: identifying heap-based bugs using anomaly detection", ["Trishul M. Chilimbi", "Vinod Ganapathy"], "https://doi.org/10.1145/1168857.1168885", "asplos", 2006]], "Vinod Ganapathy": [["HeapMD: identifying heap-based bugs using anomaly detection", ["Trishul M. Chilimbi", "Vinod Ganapathy"], "https://doi.org/10.1145/1168857.1168885", "asplos", 2006]], "Satish Narayanasamy": [["Recording shared memory dependencies using strata", ["Satish Narayanasamy", "Cristiano Pereira", "Brad Calder"], "https://doi.org/10.1145/1168857.1168886", "asplos", 2006], ["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", "asplos", 2006]], "Cristiano Pereira": [["Recording shared memory dependencies using strata", ["Satish Narayanasamy", "Cristiano Pereira", "Brad Calder"], "https://doi.org/10.1145/1168857.1168886", "asplos", 2006]], "Brad Calder": [["Recording shared memory dependencies using strata", ["Satish Narayanasamy", "Cristiano Pereira", "Brad Calder"], "https://doi.org/10.1145/1168857.1168886", "asplos", 2006], ["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", "asplos", 2006]], "Jaidev P. Patwardhan": [["A defect tolerant self-organizing nanoscale SIMD architecture", ["Jaidev P. Patwardhan", "Vijeta Johri", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1145/1168857.1168888", "asplos", 2006]], "Vijeta Johri": [["A defect tolerant self-organizing nanoscale SIMD architecture", ["Jaidev P. Patwardhan", "Vijeta Johri", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1145/1168857.1168888", "asplos", 2006]], "Chris Dwyer": [["A defect tolerant self-organizing nanoscale SIMD architecture", ["Jaidev P. Patwardhan", "Vijeta Johri", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1145/1168857.1168888", "asplos", 2006]], "Alvin R. Lebeck": [["A defect tolerant self-organizing nanoscale SIMD architecture", ["Jaidev P. Patwardhan", "Vijeta Johri", "Chris Dwyer", "Alvin R. Lebeck"], "https://doi.org/10.1145/1168857.1168888", "asplos", 2006]], "Ethan Schuchman": [["A program transformation and architecture support for quantum uncomputation", ["Ethan Schuchman", "T. N. Vijaykumar"], "https://doi.org/10.1145/1168857.1168889", "asplos", 2006]], "T. N. Vijaykumar": [["A program transformation and architecture support for quantum uncomputation", ["Ethan Schuchman", "T. N. Vijaykumar"], "https://doi.org/10.1145/1168857.1168889", "asplos", 2006]], "Shashidhar Mysore": [["Introspective 3D chips", ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "https://doi.org/10.1145/1168857.1168890", "asplos", 2006]], "Banit Agrawal": [["Introspective 3D chips", ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "https://doi.org/10.1145/1168857.1168890", "asplos", 2006]], "Navin Srivastava": [["Introspective 3D chips", ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "https://doi.org/10.1145/1168857.1168890", "asplos", 2006]], "Sheng-Chih Lin": [["Introspective 3D chips", ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "https://doi.org/10.1145/1168857.1168890", "asplos", 2006]], "Kaustav Banerjee": [["Introspective 3D chips", ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "https://doi.org/10.1145/1168857.1168890", "asplos", 2006]], "Timothy Sherwood": [["Introspective 3D chips", ["Shashidhar Mysore", "Banit Agrawal", "Navin Srivastava", "Sheng-Chih Lin", "Kaustav Banerjee", "Timothy Sherwood"], "https://doi.org/10.1145/1168857.1168890", "asplos", 2006]], "Jason F. Cantin": [["Stealth prefetching", ["Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1145/1168857.1168892", "asplos", 2006]], "Mikko H. Lipasti": [["Stealth prefetching", ["Jason F. Cantin", "Mikko H. Lipasti", "James E. Smith"], "https://doi.org/10.1145/1168857.1168892", "asplos", 2006]], "Koushik Chakraborty": [["Computation spreading: employing hardware migration to specialize CMP cores on-the-fly", ["Koushik Chakraborty", "Philip M. Wells", "Gurindar S. Sohi"], "https://doi.org/10.1145/1168857.1168893", "asplos", 2006]], "Philip M. Wells": [["Computation spreading: employing hardware migration to specialize CMP cores on-the-fly", ["Koushik Chakraborty", "Philip M. Wells", "Gurindar S. Sohi"], "https://doi.org/10.1145/1168857.1168893", "asplos", 2006]], "Gurindar S. Sohi": [["Computation spreading: employing hardware migration to specialize CMP cores on-the-fly", ["Koushik Chakraborty", "Philip M. Wells", "Gurindar S. Sohi"], "https://doi.org/10.1145/1168857.1168893", "asplos", 2006]], "Jason E. Miller": [["Software-based instruction caching for embedded processors", ["Jason E. Miller", "Anant Agarwal"], "https://doi.org/10.1145/1168857.1168894", "asplos", 2006]], "Anant Agarwal": [["Software-based instruction caching for embedded processors", ["Jason E. Miller", "Anant Agarwal"], "https://doi.org/10.1145/1168857.1168894", "asplos", 2006]], "Xin Li": [["Mapping esterel onto a multi-threaded embedded processor", ["Xin Li", "Marian Boldt", "Reinhard von Hanxleden"], "https://doi.org/10.1145/1168857.1168896", "asplos", 2006]], "Marian Boldt": [["Mapping esterel onto a multi-threaded embedded processor", ["Xin Li", "Marian Boldt", "Reinhard von Hanxleden"], "https://doi.org/10.1145/1168857.1168896", "asplos", 2006]], "Reinhard von Hanxleden": [["Mapping esterel onto a multi-threaded embedded processor", ["Xin Li", "Marian Boldt", "Reinhard von Hanxleden"], "https://doi.org/10.1145/1168857.1168896", "asplos", 2006]], "David Tarditi": [["Accelerator: using data parallelism to program GPUs for general-purpose uses", ["David Tarditi", "Sidd Puri", "Jose Oglesby"], "https://doi.org/10.1145/1168857.1168898", "asplos", 2006]], "Sidd Puri": [["Accelerator: using data parallelism to program GPUs for general-purpose uses", ["David Tarditi", "Sidd Puri", "Jose Oglesby"], "https://doi.org/10.1145/1168857.1168898", "asplos", 2006]], "Jose Oglesby": [["Accelerator: using data parallelism to program GPUs for general-purpose uses", ["David Tarditi", "Sidd Puri", "Jose Oglesby"], "https://doi.org/10.1145/1168857.1168898", "asplos", 2006]], "Peter Damron": [["Hybrid transactional memory", ["Peter Damron", "Alexandra Fedorova", "Yossi Lev", "Victor Luchangco", "Mark Moir", "Daniel Nussbaum"], "https://doi.org/10.1145/1168857.1168900", "asplos", 2006]], "Alexandra Fedorova": [["Hybrid transactional memory", ["Peter Damron", "Alexandra Fedorova", "Yossi Lev", "Victor Luchangco", "Mark Moir", "Daniel Nussbaum"], "https://doi.org/10.1145/1168857.1168900", "asplos", 2006]], "Yossi Lev": [["Hybrid transactional memory", ["Peter Damron", "Alexandra Fedorova", "Yossi Lev", "Victor Luchangco", "Mark Moir", "Daniel Nussbaum"], "https://doi.org/10.1145/1168857.1168900", "asplos", 2006]], "Victor Luchangco": [["Hybrid transactional memory", ["Peter Damron", "Alexandra Fedorova", "Yossi Lev", "Victor Luchangco", "Mark Moir", "Daniel Nussbaum"], "https://doi.org/10.1145/1168857.1168900", "asplos", 2006]], "Mark Moir": [["Hybrid transactional memory", ["Peter Damron", "Alexandra Fedorova", "Yossi Lev", "Victor Luchangco", "Mark Moir", "Daniel Nussbaum"], "https://doi.org/10.1145/1168857.1168900", "asplos", 2006]], "Daniel Nussbaum": [["Hybrid transactional memory", ["Peter Damron", "Alexandra Fedorova", "Yossi Lev", "Victor Luchangco", "Mark Moir", "Daniel Nussbaum"], "https://doi.org/10.1145/1168857.1168900", "asplos", 2006]], "Weihaw Chuang": [["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", "asplos", 2006]], "Ganesh Venkatesh": [["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", "asplos", 2006]], "Jack Sampson": [["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", "asplos", 2006]], "Michael Van Biesbrouck": [["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", "asplos", 2006]], "Gilles Pokam": [["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", "asplos", 2006]], "Osvaldo Colavin": [["Unbounded page-based transactional memory", ["Weihaw Chuang", "Satish Narayanasamy", "Ganesh Venkatesh", "Jack Sampson", "Michael Van Biesbrouck", "Gilles Pokam", "Brad Calder", "Osvaldo Colavin"], "https://doi.org/10.1145/1168857.1168901", "asplos", 2006]], "Michelle J. Moravan": [["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", "asplos", 2006]], "Jayaram Bobba": [["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", "asplos", 2006]], "Kevin E. Moore": [["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", "asplos", 2006]], "Luke Yen": [["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", "asplos", 2006]], "Ben Liblit": [["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", "asplos", 2006]], "Michael M. Swift": [["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", "asplos", 2006]], "David A. Wood": [["Supporting nested transactional memory in logTM", ["Michelle J. Moravan", "Jayaram Bobba", "Kevin E. Moore", "Luke Yen", "Mark D. Hill", "Ben Liblit", "Michael M. Swift", "David A. Wood"], "https://doi.org/10.1145/1168857.1168902", "asplos", 2006]], "Chi Cao Minh": [["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", "asplos", 2006]], "Austen McDonald": [["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", "asplos", 2006]], "Travis Skare": [["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", "asplos", 2006]], "Hassan Chafi": [["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", "asplos", 2006]], "Brian D. Carlstrom": [["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", "asplos", 2006]], "Christos Kozyrakis": [["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", "asplos", 2006]], "Kunle Olukotun": [["Tradeoffs in transactional memory virtualization", ["JaeWoong Chung", "Chi Cao Minh", "Austen McDonald", "Travis Skare", "Hassan Chafi", "Brian D. Carlstrom", "Christos Kozyrakis", "Kunle Olukotun"], "https://doi.org/10.1145/1168857.1168903", "asplos", 2006]], "Motohiro Kawahito": [["A new idiom recognition framework for exploiting hardware-assist instructions", ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"], "https://doi.org/10.1145/1168857.1168905", "asplos", 2006]], "Hideaki Komatsu": [["A new idiom recognition framework for exploiting hardware-assist instructions", ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"], "https://doi.org/10.1145/1168857.1168905", "asplos", 2006]], "Takao Moriyama": [["A new idiom recognition framework for exploiting hardware-assist instructions", ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"], "https://doi.org/10.1145/1168857.1168905", "asplos", 2006]], "Hiroshi Inoue": [["A new idiom recognition framework for exploiting hardware-assist instructions", ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"], "https://doi.org/10.1145/1168857.1168905", "asplos", 2006]], "Toshio Nakatani": [["A new idiom recognition framework for exploiting hardware-assist instructions", ["Motohiro Kawahito", "Hideaki Komatsu", "Takao Moriyama", "Hiroshi Inoue", "Toshio Nakatani"], "https://doi.org/10.1145/1168857.1168905", "asplos", 2006]], "Sorav Bansal": [["Automatic generation of peephole superoptimizers", ["Sorav Bansal", "Alex Aiken"], "https://doi.org/10.1145/1168857.1168906", "asplos", 2006]], "Alex Aiken": [["Automatic generation of peephole superoptimizers", ["Sorav Bansal", "Alex Aiken"], "https://doi.org/10.1145/1168857.1168906", "asplos", 2006]], "Armando Solar-Lezama": [["Combinatorial sketching for finite programs", ["Armando Solar-Lezama", "Liviu Tancau", "Rastislav Bodik", "Sanjit A. Seshia", "Vijay A. Saraswat"], "https://doi.org/10.1145/1168857.1168907", "asplos", 2006]], "Liviu Tancau": [["Combinatorial sketching for finite programs", ["Armando Solar-Lezama", "Liviu Tancau", "Rastislav Bodik", "Sanjit A. Seshia", "Vijay A. Saraswat"], "https://doi.org/10.1145/1168857.1168907", "asplos", 2006]], "Sanjit A. Seshia": [["Combinatorial sketching for finite programs", ["Armando Solar-Lezama", "Liviu Tancau", "Rastislav Bodik", "Sanjit A. Seshia", "Vijay A. Saraswat"], "https://doi.org/10.1145/1168857.1168907", "asplos", 2006]], "Vijay A. Saraswat": [["Combinatorial sketching for finite programs", ["Armando Solar-Lezama", "Liviu Tancau", "Rastislav Bodik", "Sanjit A. Seshia", "Vijay A. Saraswat"], "https://doi.org/10.1145/1168857.1168907", "asplos", 2006]], "Jeff Da Silva": [["A probabilistic pointer analysis for speculative optimizations", ["Jeff Da Silva", "J. Gregory Steffan"], "https://doi.org/10.1145/1168857.1168908", "asplos", 2006]], "J. Gregory Steffan": [["A probabilistic pointer analysis for speculative optimizations", ["Jeff Da Silva", "J. Gregory Steffan"], "https://doi.org/10.1145/1168857.1168908", "asplos", 2006]]}