

================================================================
== Vitis HLS Report for 'C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11'
================================================================
* Date:           Sat Oct 15 13:02:54 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        hls_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.650 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    65540|    65540|  0.328 ms|  0.328 ms|  65540|  65540|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_1192_1  |    65538|    65538|         4|          2|          1|  32768|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       48|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       86|    -|
|Register             |        -|     -|      536|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      536|      134|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |i_V_2_fu_92_p2                    |         +|   0|  0|  23|          16|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |icmp_ln1192_fu_86_p2              |      icmp|   0|  0|  13|          16|          17|
    |ap_block_pp0_stage1_11001         |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  48|          38|          25|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------------------+----+-----------+-----+-----------+
    |                        Name                        | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                           |  14|          3|    1|          3|
    |ap_done_int                                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                             |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg                    |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_V_1                              |   9|          2|   16|         32|
    |fifo_C_drain_C_drain_IO_L3_out_serialize1261_blk_n  |   9|          2|    1|          2|
    |gmem_C_blk_n_W                                      |   9|          2|    1|          2|
    |i_V_fu_50                                           |   9|          2|   16|         32|
    +----------------------------------------------------+----+-----------+-----+-----------+
    |Total                                               |  86|         19|   39|         79|
    +----------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+-----+----+-----+-----------+
    |                Name               |  FF | LUT| Bits| Const Bits|
    +-----------------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                          |    2|   0|    2|          0|
    |ap_done_reg                        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |    1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |    1|   0|    1|          0|
    |i_V_fu_50                          |   16|   0|   16|          0|
    |icmp_ln1192_reg_127                |    1|   0|    1|          0|
    |icmp_ln1192_reg_127_pp0_iter1_reg  |    1|   0|    1|          0|
    |mem_data_split_V_0_reg_131         |  256|   0|  256|          0|
    |v1_V_reg_141                       |  256|   0|  256|          0|
    +-----------------------------------+-----+----+-----+-----------+
    |Total                              |  536|   0|  536|          0|
    +-----------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|                       RTL Ports                      | Dir | Bits|  Protocol  |                    Source Object                   |    C Type    |
+------------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+
|ap_clk                                                |   in|    1|  ap_ctrl_hs|  C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11|  return value|
|ap_rst                                                |   in|    1|  ap_ctrl_hs|  C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11|  return value|
|ap_start                                              |   in|    1|  ap_ctrl_hs|  C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11|  return value|
|ap_done                                               |  out|    1|  ap_ctrl_hs|  C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11|  return value|
|ap_idle                                               |  out|    1|  ap_ctrl_hs|  C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11|  return value|
|ap_ready                                              |  out|    1|  ap_ctrl_hs|  C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11|  return value|
|fifo_C_drain_C_drain_IO_L3_out_serialize1261_dout     |   in|  256|     ap_fifo|        fifo_C_drain_C_drain_IO_L3_out_serialize1261|       pointer|
|fifo_C_drain_C_drain_IO_L3_out_serialize1261_empty_n  |   in|    1|     ap_fifo|        fifo_C_drain_C_drain_IO_L3_out_serialize1261|       pointer|
|fifo_C_drain_C_drain_IO_L3_out_serialize1261_read     |  out|    1|     ap_fifo|        fifo_C_drain_C_drain_IO_L3_out_serialize1261|       pointer|
|m_axi_gmem_C_AWVALID                                  |  out|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_AWREADY                                  |   in|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_AWADDR                                   |  out|   64|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_AWID                                     |  out|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_AWLEN                                    |  out|   32|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_AWSIZE                                   |  out|    3|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_AWBURST                                  |  out|    2|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_AWLOCK                                   |  out|    2|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_AWCACHE                                  |  out|    4|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_AWPROT                                   |  out|    3|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_AWQOS                                    |  out|    4|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_AWREGION                                 |  out|    4|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_AWUSER                                   |  out|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_WVALID                                   |  out|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_WREADY                                   |   in|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_WDATA                                    |  out|  512|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_WSTRB                                    |  out|   64|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_WLAST                                    |  out|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_WID                                      |  out|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_WUSER                                    |  out|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_ARVALID                                  |  out|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_ARREADY                                  |   in|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_ARADDR                                   |  out|   64|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_ARID                                     |  out|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_ARLEN                                    |  out|   32|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_ARSIZE                                   |  out|    3|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_ARBURST                                  |  out|    2|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_ARLOCK                                   |  out|    2|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_ARCACHE                                  |  out|    4|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_ARPROT                                   |  out|    3|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_ARQOS                                    |  out|    4|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_ARREGION                                 |  out|    4|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_ARUSER                                   |  out|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_RVALID                                   |   in|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_RREADY                                   |  out|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_RDATA                                    |   in|  512|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_RLAST                                    |   in|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_RID                                      |   in|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_RUSER                                    |   in|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_RRESP                                    |   in|    2|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_BVALID                                   |   in|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_BREADY                                   |  out|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_BRESP                                    |   in|    2|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_BID                                      |   in|    1|       m_axi|                                              gmem_C|       pointer|
|m_axi_gmem_C_BUSER                                    |   in|    1|       m_axi|                                              gmem_C|       pointer|
|sext_ln1192                                           |   in|   58|     ap_none|                                         sext_ln1192|        scalar|
+------------------------------------------------------+-----+-----+------------+----------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 2, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 2, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i_V = alloca i32 1"   --->   Operation 7 'alloca' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln1192_read = read i58 @_ssdm_op_Read.ap_auto.i58, i58 %sext_ln1192"   --->   Operation 8 'read' 'sext_ln1192_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%sext_ln1192_cast = sext i58 %sext_ln1192_read"   --->   Operation 9 'sext' 'sext_ln1192_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %gmem_C, void @empty_19, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_24, void @empty_22, void @empty_47, i32 16, i32 16, i32 16, i32 16, void @empty_47, void @empty_47"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize1261, void @empty_14, i32 0, i32 0, void @empty_47, i32 0, i32 0, void @empty_47, void @empty_47, void @empty_47, i32 0, i32 0, i32 0, i32 0, void @empty_47, void @empty_47"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln0 = store i16 0, i16 %i_V"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i_V_1 = load i16 %i_V"   --->   Operation 14 'load' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.67ns)   --->   "%icmp_ln1192 = icmp_eq  i16 %i_V_1, i16 32768" [src/kernel_kernel.cpp:1192]   --->   Operation 15 'icmp' 'icmp_ln1192' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.68> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.78ns)   --->   "%i_V_2 = add i16 %i_V_1, i16 1"   --->   Operation 16 'add' 'i_V_2' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1192 = br i1 %icmp_ln1192, void %.split3, void %.exitStub" [src/kernel_kernel.cpp:1192]   --->   Operation 17 'br' 'br_ln1192' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.38ns)   --->   "%store_ln870 = store i16 %i_V_2, i16 %i_V"   --->   Operation 18 'store' 'store_ln870' <Predicate = (!icmp_ln1192)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.42>
ST_2 : Operation 19 [1/1] (1.42ns)   --->   "%mem_data_split_V_0 = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize1261" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 19 'read' 'mem_data_split_V_0' <Predicate = (!icmp_ln1192)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 1.42>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%gmem_C_addr = getelementptr i512 %gmem_C, i64 %sext_ln1192_cast" [src/kernel_kernel.cpp:1192]   --->   Operation 20 'getelementptr' 'gmem_C_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 21 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (1.42ns)   --->   "%v1_V = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %fifo_C_drain_C_drain_IO_L3_out_serialize1261" [/mnt/raid10/tools/Vitis_HLS/2021.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'read' 'v1_V' <Predicate = (!icmp_ln1192)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln1192)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.65>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln1196 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_47" [src/kernel_kernel.cpp:1196]   --->   Operation 23 'specpipeline' 'specpipeline_ln1196' <Predicate = (!icmp_ln1192)> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln1196 = specloopname void @_ssdm_op_SpecLoopName, void @empty_26" [src/kernel_kernel.cpp:1196]   --->   Operation 24 'specloopname' 'specloopname_ln1196' <Predicate = (!icmp_ln1192)> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i512 @_ssdm_op_BitConcatenate.i512.i256.i256, i256 %v1_V, i256 %mem_data_split_V_0"   --->   Operation 25 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln1192)> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (3.65ns)   --->   "%write_ln1203 = write void @_ssdm_op_Write.m_axi.p1i512, i64 %gmem_C_addr, i512 %p_Result_s, i64 18446744073709551615" [src/kernel_kernel.cpp:1203]   --->   Operation 26 'write' 'write_ln1203' <Predicate = (!icmp_ln1192)> <Delay = 3.65> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = (!icmp_ln1192)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem_C]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ sext_ln1192]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fifo_C_drain_C_drain_IO_L3_out_serialize1261]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_V                 (alloca           ) [ 01000]
sext_ln1192_read    (read             ) [ 00000]
sext_ln1192_cast    (sext             ) [ 01110]
specinterface_ln0   (specinterface    ) [ 00000]
specinterface_ln0   (specinterface    ) [ 00000]
store_ln0           (store            ) [ 00000]
br_ln0              (br               ) [ 00000]
i_V_1               (load             ) [ 00000]
icmp_ln1192         (icmp             ) [ 01111]
i_V_2               (add              ) [ 00000]
br_ln1192           (br               ) [ 00000]
store_ln870         (store            ) [ 00000]
mem_data_split_V_0  (read             ) [ 01111]
gmem_C_addr         (getelementptr    ) [ 00101]
empty               (speclooptripcount) [ 00000]
v1_V                (read             ) [ 00101]
specpipeline_ln1196 (specpipeline     ) [ 00000]
specloopname_ln1196 (specloopname     ) [ 00000]
p_Result_s          (bitconcatenate   ) [ 00000]
write_ln1203        (write            ) [ 00000]
br_ln0              (br               ) [ 00000]
ret_ln0             (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem_C">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem_C"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sext_ln1192">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln1192"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="fifo_C_drain_C_drain_IO_L3_out_serialize1261">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fifo_C_drain_C_drain_IO_L3_out_serialize1261"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i58"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_47"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_24"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_22"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i256P0A"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_26"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i512.i256.i256"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.m_axi.p1i512"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="i_V_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="1" slack="0"/>
<pin id="52" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="54" class="1004" name="sext_ln1192_read_read_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="58" slack="0"/>
<pin id="56" dir="0" index="1" bw="58" slack="0"/>
<pin id="57" dir="1" index="2" bw="58" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln1192_read/1 "/>
</bind>
</comp>

<comp id="60" class="1004" name="grp_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="256" slack="0"/>
<pin id="62" dir="0" index="1" bw="256" slack="0"/>
<pin id="63" dir="1" index="2" bw="256" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mem_data_split_V_0/2 v1_V/3 "/>
</bind>
</comp>

<comp id="66" class="1004" name="write_ln1203_write_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="0" slack="0"/>
<pin id="68" dir="0" index="1" bw="512" slack="1"/>
<pin id="69" dir="0" index="2" bw="512" slack="0"/>
<pin id="70" dir="0" index="3" bw="1" slack="0"/>
<pin id="71" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1203/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="sext_ln1192_cast_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="58" slack="0"/>
<pin id="76" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln1192_cast/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln0_store_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="0" index="1" bw="16" slack="0"/>
<pin id="81" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="83" class="1004" name="i_V_1_load_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="icmp_ln1192_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="16" slack="0"/>
<pin id="88" dir="0" index="1" bw="16" slack="0"/>
<pin id="89" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1192/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="i_V_2_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="16" slack="0"/>
<pin id="94" dir="0" index="1" bw="1" slack="0"/>
<pin id="95" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_V_2/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="store_ln870_store_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="16" slack="0"/>
<pin id="101" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln870/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="gmem_C_addr_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="64" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="2"/>
<pin id="106" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_C_addr/3 "/>
</bind>
</comp>

<comp id="108" class="1004" name="p_Result_s_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="512" slack="0"/>
<pin id="110" dir="0" index="1" bw="256" slack="1"/>
<pin id="111" dir="0" index="2" bw="256" slack="2"/>
<pin id="112" dir="1" index="3" bw="512" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="115" class="1005" name="i_V_reg_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_V "/>
</bind>
</comp>

<comp id="122" class="1005" name="sext_ln1192_cast_reg_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="2"/>
<pin id="124" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="sext_ln1192_cast "/>
</bind>
</comp>

<comp id="127" class="1005" name="icmp_ln1192_reg_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="1" slack="1"/>
<pin id="129" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln1192 "/>
</bind>
</comp>

<comp id="131" class="1005" name="mem_data_split_V_0_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="256" slack="2"/>
<pin id="133" dir="1" index="1" bw="256" slack="2"/>
</pin_list>
<bind>
<opset="mem_data_split_V_0 "/>
</bind>
</comp>

<comp id="136" class="1005" name="gmem_C_addr_reg_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="512" slack="1"/>
<pin id="138" dir="1" index="1" bw="512" slack="1"/>
</pin_list>
<bind>
<opset="gmem_C_addr "/>
</bind>
</comp>

<comp id="141" class="1005" name="v1_V_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="256" slack="1"/>
<pin id="143" dir="1" index="1" bw="256" slack="1"/>
</pin_list>
<bind>
<opset="v1_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="53"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="58"><net_src comp="8" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="59"><net_src comp="2" pin="0"/><net_sink comp="54" pin=1"/></net>

<net id="64"><net_src comp="32" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="4" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="72"><net_src comp="46" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="48" pin="0"/><net_sink comp="66" pin=3"/></net>

<net id="77"><net_src comp="54" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="82"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="90"><net_src comp="83" pin="1"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="28" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="83" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="30" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="92" pin="2"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="113"><net_src comp="44" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="108" pin="3"/><net_sink comp="66" pin=2"/></net>

<net id="118"><net_src comp="50" pin="1"/><net_sink comp="115" pin=0"/></net>

<net id="119"><net_src comp="115" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="120"><net_src comp="115" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="121"><net_src comp="115" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="125"><net_src comp="74" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="130"><net_src comp="86" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="60" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="139"><net_src comp="103" pin="2"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="66" pin=1"/></net>

<net id="144"><net_src comp="60" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="145"><net_src comp="141" pin="1"/><net_sink comp="108" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: gmem_C | {4 }
	Port: fifo_C_drain_C_drain_IO_L3_out_serialize1261 | {}
 - Input state : 
	Port: C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 : gmem_C | {}
	Port: C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 : sext_ln1192 | {1 }
	Port: C_drain_IO_L3_out_serialize_Pipeline_VITIS_LOOP_11 : fifo_C_drain_C_drain_IO_L3_out_serialize1261 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_V_1 : 1
		icmp_ln1192 : 2
		i_V_2 : 2
		br_ln1192 : 3
		store_ln870 : 3
	State 2
	State 3
	State 4
		write_ln1203 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|    add   |         i_V_2_fu_92         |    0    |    23   |
|----------|-----------------------------|---------|---------|
|   icmp   |      icmp_ln1192_fu_86      |    0    |    13   |
|----------|-----------------------------|---------|---------|
|   read   | sext_ln1192_read_read_fu_54 |    0    |    0    |
|          |        grp_read_fu_60       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   write  |   write_ln1203_write_fu_66  |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |    sext_ln1192_cast_fu_74   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|      p_Result_s_fu_108      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |    36   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|    gmem_C_addr_reg_136   |   512  |
|        i_V_reg_115       |   16   |
|    icmp_ln1192_reg_127   |    1   |
|mem_data_split_V_0_reg_131|   256  |
| sext_ln1192_cast_reg_122 |   64   |
|       v1_V_reg_141       |   256  |
+--------------------------+--------+
|           Total          |  1105  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   36   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1105  |    -   |
+-----------+--------+--------+
|   Total   |  1105  |   36   |
+-----------+--------+--------+
