
This version is designed for "V1 CIM-tile architecture" with 2 pipelined stages. The folder contains codes for the simulator, compiler, and VHDL implementation. For information about "V1 CIM-tile architecture", please contact m.z.zahedi@tudelft.nl 
