// Seed: 2654045704
`timescale 1ps / 1 ps
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout id_3;
  output id_2;
  inout id_1;
  logic id_3;
  generate
    always @(posedge 1 or posedge 1 == id_3) id_2[1] = 1;
  endgenerate
endmodule
