
Selected circuits
===================
 - **Circuit**: 11-bit unsigned multiplier
 - **Selection criteria**: pareto optimal sub-set wrt. pwr and mre parameters
 - **References**: 
   - V. Mrazek, S. S. Sarwar, L. Sekanina, Z. Vasicek and K. Roy, "Design of power-efficient approximate multipliers for approximate artificial neural networks," 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), Austin, TX, 2016, pp. 1-7. doi: [10.1145/2966986.2967021](https://dx.doi.org/10.1145/2966986.2967021)


Parameters of selected circuits
----------------------------

| Circuit name | MAE | WCE | EP | MRE | MSE | Download |
| --- |  --- | --- | --- | --- | --- | --- | 
| mul11u_pwr_0_930_mre_00_0000 | 0.00 % | 0 % | 0.00 % | 0.00 % | 0 |  [[Verilog<sub>generic</sub>](mul11u_pwr_0_930_mre_00_0000_gen.v)] [[Verilog<sub>PDK45</sub>](mul11u_pwr_0_930_mre_00_0000_pdk45.v)]  [[C](mul11u_pwr_0_930_mre_00_0000.c)] |
| mul11u_pwr_0_784_mre_00_6399 | 0.018 % | 0.098 % | 99.59 % | 0.64 % | 909745 |  [[Verilog<sub>generic</sub>](mul11u_pwr_0_784_mre_00_6399_gen.v)] [[Verilog<sub>PDK45</sub>](mul11u_pwr_0_784_mre_00_6399_pdk45.v)]  [[C](mul11u_pwr_0_784_mre_00_6399.c)] |
| mul11u_pwr_0_707_mre_00_7963 | 0.019 % | 0.098 % | 99.71 % | 0.80 % | 1036092 |  [[Verilog<sub>generic</sub>](mul11u_pwr_0_707_mre_00_7963_gen.v)] [[Verilog<sub>PDK45</sub>](mul11u_pwr_0_707_mre_00_7963_pdk45.v)]  [[C](mul11u_pwr_0_707_mre_00_7963.c)] |
| mul11u_pwr_0_657_mre_01_1458 | 0.034 % | 0.2 % | 99.84 % | 1.15 % | 3188850 |  [[Verilog<sub>generic</sub>](mul11u_pwr_0_657_mre_01_1458_gen.v)] [[Verilog<sub>PDK45</sub>](mul11u_pwr_0_657_mre_01_1458_pdk45.v)]  [[C](mul11u_pwr_0_657_mre_01_1458.c)] |
| mul11u_pwr_0_640_mre_02_2845 | 0.10 % | 0.5 % | 99.82 % | 2.28 % | 28322623 |  [[Verilog<sub>generic</sub>](mul11u_pwr_0_640_mre_02_2845_gen.v)] [[Verilog<sub>PDK45</sub>](mul11u_pwr_0_640_mre_02_2845_pdk45.v)]  [[C](mul11u_pwr_0_640_mre_02_2845.c)] |
| mul11u_pwr_0_517_mre_03_0003 | 0.09 % | 0.47 % | 99.87 % | 3.00 % | 22556998 |  [[Verilog<sub>generic</sub>](mul11u_pwr_0_517_mre_03_0003_gen.v)] [[Verilog<sub>PDK45</sub>](mul11u_pwr_0_517_mre_03_0003_pdk45.v)]  [[C](mul11u_pwr_0_517_mre_03_0003.c)] |
| mul11u_pwr_0_410_mre_04_9595 | 0.18 % | 0.99 % | 99.88 % | 4.96 % | 89807495 |  [[Verilog<sub>generic</sub>](mul11u_pwr_0_410_mre_04_9595_gen.v)] [[Verilog<sub>PDK45</sub>](mul11u_pwr_0_410_mre_04_9595_pdk45.v)]  [[C](mul11u_pwr_0_410_mre_04_9595.c)] |
| mul11u_pwr_0_311_mre_09_1780 | 0.38 % | 2. % | 99.89 % | 9.18 % | 401399709 |  [[Verilog<sub>generic</sub>](mul11u_pwr_0_311_mre_09_1780_gen.v)] [[Verilog<sub>PDK45</sub>](mul11u_pwr_0_311_mre_09_1780_pdk45.v)]  [[C](mul11u_pwr_0_311_mre_09_1780.c)] |
| mul11u_pwr_0_236_mre_19_9511 | 1.18 % | 6. % | 99.90 % | 19.95 % | 3729088972 |  [[Verilog<sub>generic</sub>](mul11u_pwr_0_236_mre_19_9511_gen.v)] [[Verilog<sub>PDK45</sub>](mul11u_pwr_0_236_mre_19_9511_pdk45.v)]  [[C](mul11u_pwr_0_236_mre_19_9511.c)] |
    
Parameters
--------------
![Parameters figure](fig.png)
             