/***************************************************************************
 *
 * Copyright 2015-2019 BES.
 * All rights reserved. All unpublished rights reserved.
 *
 * No part of this work may be used or reproduced in any form or by any
 * means, or stored in a database or retrieval system, without prior written
 * permission of BES.
 *
 * Use of this work is governed by a license granted by BES.
 * This work contains confidential and proprietary information of
 * BES. which is protected by copyright, trade secret,
 * trademark and other intellectual property rights.
 *
 ****************************************************************************/
#include "tgt_hardware.h"
#include "aud_section.h"
#include "iir_process.h"
#include "fir_process.h"
#include "drc.h"
#include "limiter.h"
#include "spectrum_fix.h"

#ifdef CMT_008_LDO_ENABLE  /* Match the old hardware setting. add by Jay. */
const struct HAL_IOMUX_PIN_FUNCTION_MAP cfg_hw_ldo_enable = {
    HAL_IOMUX_PIN_P0_3, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE
};
#endif /*CMT_008_LDO_ENABLE*/

#ifdef CMT_008_LDO_1V8_3V0_ENABLE /* Match the new hardware setting. add by Jay. */
const struct HAL_IOMUX_PIN_FUNCTION_MAP cfg_hw_ldo_3v0_enable = {
    HAL_IOMUX_PIN_P1_7, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE
};

const struct HAL_IOMUX_PIN_FUNCTION_MAP cfg_hw_ldo_1v8_enable = {
    HAL_IOMUX_PIN_P1_5, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE
};
#endif /*CMT_008_LDO_1V8_3V0_ENABLE*/

#ifdef __AC107_ADC__
const struct HAL_IOMUX_PIN_FUNCTION_MAP cfg_hw_ac107_ldo_enable = {
    HAL_IOMUX_PIN_P1_4, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_NOPULL
};
#endif /*__AC107_ADC__*/

#if defined(__USE_3_5JACK_CTR__)
const struct HAL_IOMUX_PIN_FUNCTION_MAP cfg_hw_pio_3p5_jack_detecter = {
    HAL_IOMUX_PIN_P2_7, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE
    //HAL_IOMUX_PIN_P1_4, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE
};
#endif

#ifdef CMT_008_CST812T_TOUCH
const struct HAL_IOMUX_PIN_FUNCTION_MAP cfg_hw_pio_touch_irq_detecter = {
    //HAL_IOMUX_PIN_P2_1, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE
};
#endif /*CMT_008_CST812T_TOUCH*/

const struct HAL_IOMUX_PIN_FUNCTION_MAP cfg_hw_pinmux_pwl[CFG_HW_PWL_NUM] = {
#if (CFG_HW_PWL_NUM > 0)
#ifdef CMT_008_UI_LED_INDICATION

    //white led
    {HAL_IOMUX_PIN_P3_2, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE},
    //Red led
    {HAL_IOMUX_PIN_P3_6, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_NOPULL},

#else /*CMT_008_UI_LED_INDICATION*/
    {HAL_IOMUX_PIN_P1_5, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE},
    {HAL_IOMUX_PIN_P1_4, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE},
#endif /*CMT_008_UI_LED_INDICATION*/
#endif
};

#ifdef __APP_USE_LED_INDICATE_IBRT_STATUS__
const struct HAL_IOMUX_PIN_FUNCTION_MAP cfg_ibrt_indication_pinmux_pwl[3] = {
    {HAL_IOMUX_PIN_P1_5, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE},
    {HAL_IOMUX_PIN_LED1, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VBAT, HAL_IOMUX_PIN_PULLUP_ENABLE},
    {HAL_IOMUX_PIN_LED2, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VBAT, HAL_IOMUX_PIN_PULLUP_ENABLE},
};
#endif

#ifdef __KNOWLES
const struct HAL_IOMUX_PIN_FUNCTION_MAP cfg_pinmux_uart[2] = {
    {HAL_IOMUX_PIN_P2_2, HAL_IOMUX_FUNC_UART2_RX, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_NOPULL},
    {HAL_IOMUX_PIN_P2_3, HAL_IOMUX_FUNC_UART2_TX,  HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_NOPULL},
};
#endif

//adckey define
const uint16_t CFG_HW_ADCKEY_MAP_TABLE[CFG_HW_ADCKEY_NUMBER] = {
#if (CFG_HW_ADCKEY_NUMBER > 0)
    HAL_KEY_CODE_FN9,HAL_KEY_CODE_FN8,HAL_KEY_CODE_FN7,
    HAL_KEY_CODE_FN6,HAL_KEY_CODE_FN5,HAL_KEY_CODE_FN4,
    HAL_KEY_CODE_FN3,HAL_KEY_CODE_FN2,HAL_KEY_CODE_FN1,
#endif
};

//gpiokey define
#define CFG_HW_GPIOKEY_DOWN_LEVEL          (0)
#define CFG_HW_GPIOKEY_UP_LEVEL            (1)
const struct HAL_KEY_GPIOKEY_CFG_T cfg_hw_gpio_key_cfg[CFG_HW_GPIOKEY_NUM] = {
#if (CFG_HW_GPIOKEY_NUM > 0)
#ifdef CMT_008_UI
    //ANC_Button
    {HAL_KEY_CODE_FN7,{HAL_IOMUX_PIN_P1_6, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE},0},
    //Voice_Assistant_Button
    {HAL_KEY_CODE_FN8,{HAL_IOMUX_PIN_P3_7, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE},0},

#else /* CMT_008_UI */
#ifdef BES_AUDIO_DEV_Main_Board_9v0
    {HAL_KEY_CODE_FN1,{HAL_IOMUX_PIN_P0_3, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE}},
    {HAL_KEY_CODE_FN2,{HAL_IOMUX_PIN_P0_0, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE}},
    {HAL_KEY_CODE_FN3,{HAL_IOMUX_PIN_P0_1, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE}},
    {HAL_KEY_CODE_FN4,{HAL_IOMUX_PIN_P0_2, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE}},
    {HAL_KEY_CODE_FN5,{HAL_IOMUX_PIN_P2_0, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE}},
    {HAL_KEY_CODE_FN6,{HAL_IOMUX_PIN_P2_1, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE}},
#else
    {HAL_KEY_CODE_FN1,{HAL_IOMUX_PIN_P1_3, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE}},//left
    {HAL_KEY_CODE_FN2,{HAL_IOMUX_PIN_P1_2, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE}},//right
    {HAL_KEY_CODE_FN3,{HAL_IOMUX_PIN_P0_7, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE}},//middle
#ifndef TPORTS_KEY_COEXIST
    // {HAL_KEY_CODE_FN3,{HAL_IOMUX_PIN_P1_2, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE}},
    //{HAL_KEY_CODE_FN15,{HAL_IOMUX_PIN_P1_2, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE}},
#endif
#endif
#ifdef IS_MULTI_AI_ENABLED
    //{HAL_KEY_CODE_FN13,{HAL_IOMUX_PIN_P1_3, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE}},
    //{HAL_KEY_CODE_FN14,{HAL_IOMUX_PIN_P1_2, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE}},
#endif
#endif
#endif /* CMT_008_UI */
};

//bt config
const char *BT_LOCAL_NAME = TO_STRING(BT_DEV_NAME) "\0";
const char *BLE_DEFAULT_NAME = "BES_BLE";
uint8_t ble_global_addr[6] = {
#ifdef BLE_DEV_ADDR
	BLE_DEV_ADDR
#else
	0xBE,0x99,0x34,0x45,0x56,0x67
#endif
};
uint8_t bt_global_addr[6] = {
#ifdef BT_DEV_ADDR
	BT_DEV_ADDR
#else
	0x1e,0x57,0x34,0x45,0x56,0x67
#endif
};

#ifdef __TENCENT_VOICE__
#define REVISION_INFO ("0.1.0\0")
const char *BT_FIRMWARE_VERSION = REVISION_INFO;
#endif

#define TX_PA_GAIN                          CODEC_TX_PA_GAIN_DEFAULT

const struct CODEC_DAC_VOL_T codec_dac_vol[TGT_VOLUME_LEVEL_QTY] = {
    {TX_PA_GAIN,0x03,-99},
    {TX_PA_GAIN,0x03,-45},
    {TX_PA_GAIN,0x03,-42},
    {TX_PA_GAIN,0x03,-39},
    {TX_PA_GAIN,0x03,-36},
    {TX_PA_GAIN,0x03,-33},
    {TX_PA_GAIN,0x03,-30},
    {TX_PA_GAIN,0x03,-27},
    {TX_PA_GAIN,0x03,-24},
    {TX_PA_GAIN,0x03,-21},
    {TX_PA_GAIN,0x03,-18},
    {TX_PA_GAIN,0x03,-15},
    {TX_PA_GAIN,0x03,-12},
    {TX_PA_GAIN,0x03, -9},
    {TX_PA_GAIN,0x03, -6},
    {TX_PA_GAIN,0x03, -3},
    {TX_PA_GAIN,0x03,  0},  //0dBm
};

const struct CODEC_DAC_VOL_T codec_dac_a2dp_vol[TGT_VOLUME_LEVEL_QTY] = {
    {TX_PA_GAIN,0x03,-99},
    {TX_PA_GAIN,0x03,-45},
    {TX_PA_GAIN,0x03,-42},
    {TX_PA_GAIN,0x03,-39},
    {TX_PA_GAIN,0x03,-36},
    {TX_PA_GAIN,0x03,-33},
    {TX_PA_GAIN,0x03,-30},
    {TX_PA_GAIN,0x03,-27},
    {TX_PA_GAIN,0x03,-24},
    {TX_PA_GAIN,0x03,-21},
    {TX_PA_GAIN,0x03,-18},
    {TX_PA_GAIN,0x03,-15},
    {TX_PA_GAIN,0x03,-12},
    {TX_PA_GAIN,0x03, -9},
    {TX_PA_GAIN,0x03, -6},
    {TX_PA_GAIN,0x03, -3},
    {TX_PA_GAIN,0x03,  0},  //0dBm
};

const struct CODEC_DAC_VOL_T codec_dac_hfp_vol[TGT_VOLUME_LEVEL_QTY] = {
    {TX_PA_GAIN,0x03,-99},
    {TX_PA_GAIN,0x03,-45},
    {TX_PA_GAIN,0x03,-42},
    {TX_PA_GAIN,0x03,-39},
    {TX_PA_GAIN,0x03,-36},
    {TX_PA_GAIN,0x03,-33},
    {TX_PA_GAIN,0x03,-30},
    {TX_PA_GAIN,0x03,-27},
    {TX_PA_GAIN,0x03,-24},
    {TX_PA_GAIN,0x03,-21},
    {TX_PA_GAIN,0x03,-18},
    {TX_PA_GAIN,0x03,-15},
    {TX_PA_GAIN,0x03,-12},
    {TX_PA_GAIN,0x03, -9},
    {TX_PA_GAIN,0x03, -6},
    {TX_PA_GAIN,0x03, -3},
    {TX_PA_GAIN,0x03,  0},  //0dBm
};

// Dev mother board VMIC1 <---> CHIP VMIC2
// Dev mother board VMIC2 <---> CHIP VMIC1
#ifndef VMIC_MAP_CFG
#define VMIC_MAP_CFG                        AUD_VMIC_MAP_VMIC5
#endif

#if SPEECH_CODEC_CAPTURE_CHANNEL_NUM == 2
#define CFG_HW_AUD_INPUT_PATH_MAINMIC_DEV   (AUD_CHANNEL_MAP_CH0 | AUD_CHANNEL_MAP_CH1 | VMIC_MAP_CFG)
#elif SPEECH_CODEC_CAPTURE_CHANNEL_NUM == 3
#define CFG_HW_AUD_INPUT_PATH_MAINMIC_DEV   (AUD_CHANNEL_MAP_CH0 | AUD_CHANNEL_MAP_CH1 | AUD_CHANNEL_MAP_CH4 | VMIC_MAP_CFG)
#else

#ifdef CMT_008_MIC_CONFIG
/* Talk mic config. */
#define CFG_HW_AUD_INPUT_PATH_MAINMIC_DEV   (AUD_CHANNEL_MAP_CH3 | AUD_VMIC_MAP_VMIC2)
#else /*CMT_008_MIC_CONFIG*/
#define CFG_HW_AUD_INPUT_PATH_MAINMIC_DEV   (AUD_CHANNEL_MAP_CH0 | VMIC_MAP_CFG)
#endif /*CMT_008_MIC_CONFIG*/
#endif

#ifdef CMT_008_SPP_TOTA_V2
#define CFG_HW_AUD_INPUT_PATH_LFFMIC_DEV    (ANC_FF_MIC_CH_L | AUD_VMIC_MAP_VMIC1)
#define CFG_HW_AUD_INPUT_PATH_RFFMIC_DEV    (ANC_FF_MIC_CH_R | AUD_VMIC_MAP_VMIC1)
#define CFG_HW_AUD_INPUT_PATH_LFBMIC_DEV    (ANC_FB_MIC_CH_L | AUD_VMIC_MAP_VMIC1)
#define CFG_HW_AUD_INPUT_PATH_RFBMIC_DEV    (ANC_FB_MIC_CH_R | AUD_VMIC_MAP_VMIC1)
#endif /*CMT_008_SPP_TOTA_V2*/

#define CFG_HW_AUD_INPUT_PATH_LINEIN_DEV    (AUD_CHANNEL_MAP_CH0 | AUD_CHANNEL_MAP_CH1)

#ifdef VOICE_DETECTOR_SENS_EN
#define CFG_HW_AUD_INPUT_PATH_VADMIC_DEV    (AUD_CHANNEL_MAP_CH4 | VMIC_MAP_CFG)
#else
#define CFG_HW_AUD_INPUT_PATH_ASRMIC_DEV    (AUD_CHANNEL_MAP_CH0 | VMIC_MAP_CFG)
//#define CFG_HW_AUD_INPUT_PATH_ASRMIC_DEV    (AUD_CHANNEL_MAP_CH0 | AUD_CHANNEL_MAP_ECMIC_CH0 | VMIC_MAP_CFG)
#endif

#define CFG_HW_AUD_INPUT_PATH_ANC_ASSIST_DEV   (ANC_FF_MIC_CH_L | ANC_FF_MIC_CH_R | ANC_FB_MIC_CH_L | ANC_FB_MIC_CH_R | ANC_TALK_MIC_CH | ANC_REF_MIC_CH | VMIC_MAP_CFG)

#define CFG_HW_AUD_INPUT_PATH_HEARING_DEV   (AUD_CHANNEL_MAP_CH0 | VMIC_MAP_CFG)

#define CFG_HW_AUD_INPUT_PATH_DC_CALIB      (CFG_ADC_DC_CALIB_MIC_DEV | VMIC_MAP_CFG)

const struct AUD_IO_PATH_CFG_T cfg_audio_input_path_cfg[CFG_HW_AUD_INPUT_PATH_NUM] = {
#if defined(SPEECH_TX_AEC_CODEC_REF)
    // NOTE: If enable Ch5 and CH6, need to add channel_num when setup audioflinger stream
    { AUD_INPUT_PATH_MAINMIC, CFG_HW_AUD_INPUT_PATH_MAINMIC_DEV | AUD_CHANNEL_MAP_ECMIC_CH0, },
#else
    { AUD_INPUT_PATH_MAINMIC, CFG_HW_AUD_INPUT_PATH_MAINMIC_DEV, },
#endif
    { AUD_INPUT_PATH_LINEIN,  CFG_HW_AUD_INPUT_PATH_LINEIN_DEV, },
#ifdef VOICE_DETECTOR_SENS_EN
    { AUD_INPUT_PATH_VADMIC,  CFG_HW_AUD_INPUT_PATH_VADMIC_DEV, },
#else
    { AUD_INPUT_PATH_ASRMIC,  CFG_HW_AUD_INPUT_PATH_ASRMIC_DEV, },
#endif
    { AUD_INPUT_PATH_ANC_ASSIST,    CFG_HW_AUD_INPUT_PATH_ANC_ASSIST_DEV, },
#if defined(SPEECH_TX_AEC_CODEC_REF)
    { AUD_INPUT_PATH_HEARING,   CFG_HW_AUD_INPUT_PATH_HEARING_DEV | AUD_CHANNEL_MAP_ECMIC_CH0, },
#else
    { AUD_INPUT_PATH_HEARING,   CFG_HW_AUD_INPUT_PATH_HEARING_DEV, },
#endif
    { AUD_INPUT_PATH_DC_CALIB,  CFG_HW_AUD_INPUT_PATH_DC_CALIB, },

#ifdef CMT_008_SPP_TOTA_V2
    { AUD_INPUT_PATH_LFFMIC_SPP,  CFG_HW_AUD_INPUT_PATH_LFFMIC_DEV | AUD_CHANNEL_MAP_ECMIC_CH0},
    { AUD_INPUT_PATH_RFFMIC_SPP,  CFG_HW_AUD_INPUT_PATH_RFFMIC_DEV | AUD_CHANNEL_MAP_ECMIC_CH0},
    { AUD_INPUT_PATH_LFBMIC_SPP,  CFG_HW_AUD_INPUT_PATH_LFBMIC_DEV | AUD_CHANNEL_MAP_ECMIC_CH0},
    { AUD_INPUT_PATH_RFBMIC_SPP,  CFG_HW_AUD_INPUT_PATH_RFBMIC_DEV | AUD_CHANNEL_MAP_ECMIC_CH0},
#endif /*CMT_008_SPP_TOTA_V2*/

};

#ifdef CMT_008_NTC_DETECT
const struct HAL_IOMUX_PIN_FUNCTION_MAP Cfg_ntc_volt_ctr = {
    HAL_GPIO_PIN_P1_3, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_MEM, HAL_IOMUX_PIN_NOPULL,
};
#endif /*CMT_008_NTC_DETECT*/

#if 1
const struct HAL_IOMUX_PIN_FUNCTION_MAP app_battery_ext_charger_enable_cfg = {
    HAL_IOMUX_PIN_P3_5, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLDOWN_ENABLE
};


const struct HAL_IOMUX_PIN_FUNCTION_MAP app_battery_full_charger_detecter_cfg = {
    HAL_IOMUX_PIN_P3_4, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLDOWN_ENABLE /*HAL_IOMUX_PIN_NOPULL*/
};
#else
const struct HAL_IOMUX_PIN_FUNCTION_MAP app_battery_ext_charger_enable_cfg = {
    HAL_IOMUX_PIN_NUM, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE
};
#endif

const struct HAL_IOMUX_PIN_FUNCTION_MAP app_battery_ext_charger_detecter_cfg = {
    HAL_IOMUX_PIN_NUM, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE
};

const struct HAL_IOMUX_PIN_FUNCTION_MAP app_battery_ext_charger_indicator_cfg = {
    HAL_IOMUX_PIN_NUM, HAL_IOMUX_FUNC_AS_GPIO, HAL_IOMUX_PIN_VOLTAGE_VIO, HAL_IOMUX_PIN_PULLUP_ENABLE
};

#define IIR_COUNTER_FF_L (6)
#define IIR_COUNTER_FF_R (6)
#define IIR_COUNTER_FB_L (5)
#define IIR_COUNTER_FB_R (5)

static const struct_anc_cfg POSSIBLY_UNUSED AncFirCoef_50p7k_mode0 = {
    .anc_cfg_ff_l = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 7,
        .iir_coef[0].coef_b = {0xf1c5a89a,0x1c7260b2,0xf1c7f678},
        .iir_coef[0].coef_a = {0x08000000,0xf000d16d,0x07ff2eb5},
        .iir_coef[1].coef_b = {0x08003532,0xf002347a,0x07fd972f},
        .iir_coef[1].coef_a = {0x08000000,0xf002345a,0x07fdcc41},
        .iir_coef[2].coef_b = {0x0803820c,0xf0080295,0x07f48d5e},
        .iir_coef[2].coef_a = {0x08000000,0xf0080295,0x07f80f6a},
        .iir_coef[3].coef_b = {0x07fb3f57,0xf019f642,0x07eaff0e},
        .iir_coef[3].coef_a = {0x08000000,0xf019f642,0x07e63e65},
        .iir_coef[4].coef_b = {0x0719af94,0xf24ff946,0x06b60e6e},
        .iir_coef[4].coef_a = {0x08000000,0xf24ff946,0x05cfbe01},
        .iir_coef[5].coef_b = {0x00003d59,0x00007ab2,0x00003d59},
        .iir_coef[5].coef_a = {0x08000000,0xf037f76f,0x07c8fdf6},
        .iir_coef[6].coef_b = {0x0802439f,0xf0049012,0x07f92f9e},
        .iir_coef[6].coef_a = {0x08000000,0xf0049012,0x07fb733d},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_ff_r = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 8,
        .iir_coef[0].coef_b = {0xf1c58d66,0x1c7203ac,0xf1c86eb1},
        .iir_coef[0].coef_a = {0x08000000,0xf00105bc,0x07fefa66},
        .iir_coef[1].coef_b = {0x08003532,0xf002347a,0x07fd972f},
        .iir_coef[1].coef_a = {0x08000000,0xf002345a,0x07fdcc41},
        .iir_coef[2].coef_b = {0x0803259c,0xf006d91e,0x07f61146},
        .iir_coef[2].coef_a = {0x08000000,0xf006d91e,0x07f936e2},
        .iir_coef[3].coef_b = {0x07fb3f57,0xf019f642,0x07eaff0e},
        .iir_coef[3].coef_a = {0x08000000,0xf019f642,0x07e63e65},
        .iir_coef[4].coef_b = {0x0719af94,0xf24ff946,0x06b60e6e},
        .iir_coef[4].coef_a = {0x08000000,0xf24ff946,0x05cfbe01},
        .iir_coef[5].coef_b = {0x00003d59,0x00007ab2,0x00003d59},
        .iir_coef[5].coef_a = {0x08000000,0xf037f76f,0x07c8fdf6},
        .iir_coef[6].coef_b = {0x080211a1,0xf004b20b,0x07f93fa3},
        .iir_coef[6].coef_a = {0x08000000,0xf004b20b,0x07fb5144},
        .iir_coef[7].coef_b = {0x07ffa21f,0xf005482d,0x07fb172c},
        .iir_coef[7].coef_a = {0x08000000,0xf005482d,0x07fab94c},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_fb_l = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 8,
        .iir_coef[0].coef_b = {0xd7e81c84,0x502ed030,0xd7e91341},
        .iir_coef[0].coef_a = {0x08000000,0xf0005cc3,0x07ffa344},
        .iir_coef[1].coef_b = {0x08026a11,0xf002aa49,0x07faee23},
        .iir_coef[1].coef_a = {0x08000000,0xf002aa49,0x07fd5834},
        .iir_coef[2].coef_b = {0x080372b8,0xf006f3b8,0x07f59f71},
        .iir_coef[2].coef_a = {0x08000000,0xf006f3b8,0x07f91229},
        .iir_coef[3].coef_b = {0x0800dcf6,0xf001bc64,0x07fd6704},
        .iir_coef[3].coef_a = {0x08000000,0xf001bc64,0x07fe43fa},
        .iir_coef[4].coef_b = {0x0806a00f,0xf00752a5,0x07f2167b},
        .iir_coef[4].coef_a = {0x08000000,0xf00752a5,0x07f8b68a},
        .iir_coef[5].coef_b = {0x07b06af3,0xf0cf46c9,0x078dfdf6},
        .iir_coef[5].coef_a = {0x08000000,0xf0cf46c9,0x073e68e9},
        .iir_coef[6].coef_b = {0x0719af94,0xf24ff946,0x06b60e6e},
        .iir_coef[6].coef_a = {0x08000000,0xf24ff946,0x05cfbe01},
        .iir_coef[7].coef_b = {0x07f66bdc,0xf039a623,0x07d0635f},
        .iir_coef[7].coef_a = {0x08000000,0xf039eed5,0x07c717ec},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -12,
    },
    .anc_cfg_fb_r = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 8,
        .iir_coef[0].coef_b = {0xd7e81c84,0x502ed030,0xd7e91341},
        .iir_coef[0].coef_a = {0x08000000,0xf0005cc3,0x07ffa344},
        .iir_coef[1].coef_b = {0x08026a11,0xf002aa49,0x07faee23},
        .iir_coef[1].coef_a = {0x08000000,0xf002aa49,0x07fd5834},
        .iir_coef[2].coef_b = {0x080372b8,0xf006f3b8,0x07f59f71},
        .iir_coef[2].coef_a = {0x08000000,0xf006f3b8,0x07f91229},
        .iir_coef[3].coef_b = {0x0800dcf6,0xf001bc64,0x07fd6704},
        .iir_coef[3].coef_a = {0x08000000,0xf001bc64,0x07fe43fa},
        .iir_coef[4].coef_b = {0x0806a00f,0xf00752a5,0x07f2167b},
        .iir_coef[4].coef_a = {0x08000000,0xf00752a5,0x07f8b68a},
        .iir_coef[5].coef_b = {0x07b06af3,0xf0cf46c9,0x078dfdf6},
        .iir_coef[5].coef_a = {0x08000000,0xf0cf46c9,0x073e68e9},
        .iir_coef[6].coef_b = {0x0719af94,0xf24ff946,0x06b60e6e},
        .iir_coef[6].coef_a = {0x08000000,0xf24ff946,0x05cfbe01},
        .iir_coef[7].coef_b = {0x07f66bdc,0xf039a623,0x07d0635f},
        .iir_coef[7].coef_a = {0x08000000,0xf039eed5,0x07c717ec},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -12,
    },
    .anc_cfg_tt_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[0].coef_a = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_tt_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[0].coef_a = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_mc_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 2,
        .iir_coef[0].coef_b = {0x016d4e66,0xfd2819e9,0x016a9848},
        .iir_coef[0].coef_a = {0x08000000,0xf002b96d,0x07fd49e2},
        .iir_coef[1].coef_b = {0x08132a3f,0xf00d106c,0x07dffa27},
        .iir_coef[1].coef_a = {0x08000000,0xf00d106c,0x07f32466},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = 0,
    },
    .anc_cfg_mc_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 2,
        .iir_coef[0].coef_b = {0x016d4e66,0xfd2819e9,0x016a9848},
        .iir_coef[0].coef_a = {0x08000000,0xf002b96d,0x07fd49e2},
        .iir_coef[1].coef_b = {0x08132a3f,0xf00d106c,0x07dffa27},
        .iir_coef[1].coef_a = {0x08000000,0xf00d106c,0x07f32466},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = 0,
    },
};

//Add by jay, for AncFirCoef_50p7k_mode1.
static const struct_anc_cfg POSSIBLY_UNUSED AncFirCoef_50p7k_mode1 = {
    .anc_cfg_ff_l = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 6,
        .iir_coef[0].coef_b = {0xf806a9ec,0x0fefc819,0xf8098bde},
        .iir_coef[0].coef_a = {0x08000000,0xf01037e7,0x07efca36},
        .iir_coef[1].coef_b = {0x07f6ee94,0xf01a97f5,0x07ee8b60},
        .iir_coef[1].coef_a = {0x08000000,0xf01a97f5,0x07e579f4},
        .iir_coef[2].coef_b = {0x080de2b8,0xf00f7a8d,0x07e2d785},
        .iir_coef[2].coef_a = {0x08000000,0xf00f7a8d,0x07f0ba3d},
        .iir_coef[3].coef_b = {0x0824032b,0xf01d2866,0x07bfb8d2},
        .iir_coef[3].coef_a = {0x08000000,0xf01d2866,0x07e3bbfc},
        .iir_coef[4].coef_b = {0x08426bac,0xf01f0406,0x07a0d8dd},
        .iir_coef[4].coef_a = {0x08000000,0xf01f0406,0x07e34489},
        .iir_coef[5].coef_b = {0x074cf052,0xf1c60ff6,0x06ff7af4},
        .iir_coef[5].coef_a = {0x08000000,0xf1c60ff6,0x064c6b46},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_ff_r = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 6,
        .iir_coef[0].coef_b = {0xf806a9ec,0x0fefc819,0xf8098bde},
        .iir_coef[0].coef_a = {0x08000000,0xf01037e7,0x07efca36},
        .iir_coef[1].coef_b = {0x07f6ee94,0xf01a97f5,0x07ee8b60},
        .iir_coef[1].coef_a = {0x08000000,0xf01a97f5,0x07e579f4},
        .iir_coef[2].coef_b = {0x080de2b8,0xf00f7a8d,0x07e2d785},
        .iir_coef[2].coef_a = {0x08000000,0xf00f7a8d,0x07f0ba3d},
        .iir_coef[3].coef_b = {0x0824032b,0xf01d2866,0x07bfb8d2},
        .iir_coef[3].coef_a = {0x08000000,0xf01d2866,0x07e3bbfc},
        .iir_coef[4].coef_b = {0x08426bac,0xf01f0406,0x07a0d8dd},
        .iir_coef[4].coef_a = {0x08000000,0xf01f0406,0x07e34489},
        .iir_coef[5].coef_b = {0x074cf052,0xf1c60ff6,0x06ff7af4},
        .iir_coef[5].coef_a = {0x08000000,0xf1c60ff6,0x064c6b46},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_fb_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[0].coef_a = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_fb_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[0].coef_a = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_tt_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[0].coef_a = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_tt_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[0].coef_a = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_mc_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[0].coef_a = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = 0,
    },
    .anc_cfg_mc_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[0].coef_a = {0x08000000,0xf022991b,0x07ddf8db},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = 0,
    },
};

static const struct_anc_cfg POSSIBLY_UNUSED AncFirCoef_48k_mode0 = {
    .anc_cfg_ff_l = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 7,
        .iir_coef[0].coef_b = {0xf1c5ab27,0x1c72696d,0xf1c7eb32},
        .iir_coef[0].coef_a = {0x08000000,0xf000cc84,0x07ff339d},
        .iir_coef[1].coef_b = {0x080033f3,0xf002273d,0x07fda5a2},
        .iir_coef[1].coef_a = {0x08000000,0xf002271e,0x07fdd976},
        .iir_coef[2].coef_b = {0x08036d0a,0xf007d233,0x07f4d1ed},
        .iir_coef[2].coef_a = {0x08000000,0xf007d233,0x07f83ef7},
        .iir_coef[3].coef_b = {0x07fb5bae,0xf0195a3e,0x07eb7c4d},
        .iir_coef[3].coef_a = {0x08000000,0xf0195a3e,0x07e6d7fb},
        .iir_coef[4].coef_b = {0x071e5556,0xf2434c42,0x06bcb6da},
        .iir_coef[4].coef_a = {0x08000000,0xf2434c42,0x05db0c2f},
        .iir_coef[5].coef_b = {0x00003a86,0x0000750d,0x00003a86},
        .iir_coef[5].coef_a = {0x08000000,0xf036a679,0x07ca43a1},
        .iir_coef[6].coef_b = {0x0802360d,0xf00474a5,0x07f95875},
        .iir_coef[6].coef_a = {0x08000000,0xf00474a5,0x07fb8e82},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_ff_r = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 8,
        .iir_coef[0].coef_b = {0xf1c59096,0x1c720e96,0xf1c8609b},
        .iir_coef[0].coef_a = {0x08000000,0xf000ff99,0x07ff0087},
        .iir_coef[1].coef_b = {0x080033f3,0xf002273d,0x07fda5a2},
        .iir_coef[1].coef_a = {0x08000000,0xf002271e,0x07fdd976},
        .iir_coef[2].coef_b = {0x080312c2,0xf006afbb,0x07f64cc6},
        .iir_coef[2].coef_a = {0x08000000,0xf006afbb,0x07f95f88},
        .iir_coef[3].coef_b = {0x07fb5bae,0xf0195a3e,0x07eb7c4d},
        .iir_coef[3].coef_a = {0x08000000,0xf0195a3e,0x07e6d7fb},
        .iir_coef[4].coef_b = {0x071e5556,0xf2434c42,0x06bcb6da},
        .iir_coef[4].coef_a = {0x08000000,0xf2434c42,0x05db0c2f},
        .iir_coef[5].coef_b = {0x00003a86,0x0000750d,0x00003a86},
        .iir_coef[5].coef_a = {0x08000000,0xf036a679,0x07ca43a1},
        .iir_coef[6].coef_b = {0x0802053b,0xf00495d3,0x07f9681a},
        .iir_coef[6].coef_a = {0x08000000,0xf00495d3,0x07fb6d55},
        .iir_coef[7].coef_b = {0x07ffa452,0xf005287d,0x07fb3498},
        .iir_coef[7].coef_a = {0x08000000,0xf005287d,0x07fad8ea},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_fb_l = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 8,
        .iir_coef[0].coef_b = {0xd7e819f6,0x502edb16,0xd7e90aeb},
        .iir_coef[0].coef_a = {0x08000000,0xf0005a96,0x07ffa571},
        .iir_coef[1].coef_b = {0x08025b97,0xf0029a3f,0x07fb0c89},
        .iir_coef[1].coef_a = {0x08000000,0xf0029a3f,0x07fd6820},
        .iir_coef[2].coef_b = {0x08035e10,0xf006c9f1,0x07f5dd9a},
        .iir_coef[2].coef_a = {0x08000000,0xf006c9f1,0x07f93baa},
        .iir_coef[3].coef_b = {0x0800d7c9,0xf001b1f9,0x07fd7698},
        .iir_coef[3].coef_a = {0x08000000,0xf001b1f9,0x07fe4e61},
        .iir_coef[4].coef_b = {0x08067861,0xf0072692,0x07f269cf},
        .iir_coef[4].coef_a = {0x08000000,0xf0072692,0x07f8e230},
        .iir_coef[5].coef_b = {0x07b2315a,0xf0ca56e5,0x079088ed},
        .iir_coef[5].coef_a = {0x08000000,0xf0ca56e5,0x0742ba46},
        .iir_coef[6].coef_b = {0x071e5556,0xf2434c42,0x06bcb6da},
        .iir_coef[6].coef_a = {0x08000000,0xf2434c42,0x05db0c2f},
        .iir_coef[7].coef_b = {0x07f6a55f,0xf0384ca7,0x07d17df1},
        .iir_coef[7].coef_a = {0x08000000,0xf0389200,0x07c868aa},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -12,
    },
    .anc_cfg_fb_r = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 8,
        .iir_coef[0].coef_b = {0xd7e819f6,0x502edb16,0xd7e90aeb},
        .iir_coef[0].coef_a = {0x08000000,0xf0005a96,0x07ffa571},
        .iir_coef[1].coef_b = {0x08025b97,0xf0029a3f,0x07fb0c89},
        .iir_coef[1].coef_a = {0x08000000,0xf0029a3f,0x07fd6820},
        .iir_coef[2].coef_b = {0x08035e10,0xf006c9f1,0x07f5dd9a},
        .iir_coef[2].coef_a = {0x08000000,0xf006c9f1,0x07f93baa},
        .iir_coef[3].coef_b = {0x0800d7c9,0xf001b1f9,0x07fd7698},
        .iir_coef[3].coef_a = {0x08000000,0xf001b1f9,0x07fe4e61},
        .iir_coef[4].coef_b = {0x08067861,0xf0072692,0x07f269cf},
        .iir_coef[4].coef_a = {0x08000000,0xf0072692,0x07f8e230},
        .iir_coef[5].coef_b = {0x07b2315a,0xf0ca56e5,0x079088ed},
        .iir_coef[5].coef_a = {0x08000000,0xf0ca56e5,0x0742ba46},
        .iir_coef[6].coef_b = {0x071e5556,0xf2434c42,0x06bcb6da},
        .iir_coef[6].coef_a = {0x08000000,0xf2434c42,0x05db0c2f},
        .iir_coef[7].coef_b = {0x07f6a55f,0xf0384ca7,0x07d17df1},
        .iir_coef[7].coef_a = {0x08000000,0xf0389200,0x07c868aa},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -12,
    },
    .anc_cfg_tt_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[0].coef_a = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_tt_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[0].coef_a = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_mc_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 2,
        .iir_coef[0].coef_b = {0x016d47b7,0xfd2816fe,0x016aa1db},
        .iir_coef[0].coef_a = {0x08000000,0xf002a904,0x07fd5a24},
        .iir_coef[1].coef_b = {0x0812b79d,0xf00cc112,0x07e0b9b2},
        .iir_coef[1].coef_a = {0x08000000,0xf00cc112,0x07f3714f},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = 0,
    },
    .anc_cfg_mc_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 2,
        .iir_coef[0].coef_b = {0x016d47b7,0xfd2816fe,0x016aa1db},
        .iir_coef[0].coef_a = {0x08000000,0xf002a904,0x07fd5a24},
        .iir_coef[1].coef_b = {0x0812b79d,0xf00cc112,0x07e0b9b2},
        .iir_coef[1].coef_a = {0x08000000,0xf00cc112,0x07f3714f},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = 0,
    },
};

//Add by jay, for AncFirCoef_48k_mode1.
static const struct_anc_cfg POSSIBLY_UNUSED AncFirCoef_48k_mode1 = {
    .anc_cfg_ff_l = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 6,
        .iir_coef[0].coef_b = {0xf8068218,0x0ff02915,0xf80952d0},
        .iir_coef[0].coef_a = {0x08000000,0xf00fd6eb,0x07f02b18},
        .iir_coef[1].coef_b = {0x07f724a4,0xf019f900,0x07eef372},
        .iir_coef[1].coef_a = {0x08000000,0xf019f900,0x07e61817},
        .iir_coef[2].coef_b = {0x080d8fb6,0xf00f1ccf,0x07e385d3},
        .iir_coef[2].coef_a = {0x08000000,0xf00f1ccf,0x07f1158a},
        .iir_coef[3].coef_b = {0x08232c94,0xf01c756d,0x07c137d5},
        .iir_coef[3].coef_a = {0x08000000,0xf01c756d,0x07e4646a},
        .iir_coef[4].coef_b = {0x0840e006,0xf01e3de3,0x07a30faa},
        .iir_coef[4].coef_a = {0x08000000,0xf01e3de3,0x07e3efb0},
        .iir_coef[5].coef_b = {0x0750afb2,0xf1bc2270,0x0704d956},
        .iir_coef[5].coef_a = {0x08000000,0xf1bc2270,0x06558909},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_ff_r = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 6,
        .iir_coef[0].coef_b = {0xf8068218,0x0ff02915,0xf80952d0},
        .iir_coef[0].coef_a = {0x08000000,0xf00fd6eb,0x07f02b18},
        .iir_coef[1].coef_b = {0x07f724a4,0xf019f900,0x07eef372},
        .iir_coef[1].coef_a = {0x08000000,0xf019f900,0x07e61817},
        .iir_coef[2].coef_b = {0x080d8fb6,0xf00f1ccf,0x07e385d3},
        .iir_coef[2].coef_a = {0x08000000,0xf00f1ccf,0x07f1158a},
        .iir_coef[3].coef_b = {0x08232c94,0xf01c756d,0x07c137d5},
        .iir_coef[3].coef_a = {0x08000000,0xf01c756d,0x07e4646a},
        .iir_coef[4].coef_b = {0x0840e006,0xf01e3de3,0x07a30faa},
        .iir_coef[4].coef_a = {0x08000000,0xf01e3de3,0x07e3efb0},
        .iir_coef[5].coef_b = {0x0750afb2,0xf1bc2270,0x0704d956},
        .iir_coef[5].coef_a = {0x08000000,0xf1bc2270,0x06558909},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_fb_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[0].coef_a = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_fb_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[0].coef_a = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_tt_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[0].coef_a = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_tt_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[0].coef_a = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_mc_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[0].coef_a = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = 0,
    },
    .anc_cfg_mc_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[0].coef_a = {0x08000000,0xf021c7e1,0x07dec359},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = 0,
    },
};

static const struct_anc_cfg POSSIBLY_UNUSED AncFirCoef_44p1k_mode0 = {
    .anc_cfg_ff_l = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 7,
        .iir_coef[0].coef_b = {0xf1c5a1c1,0x1c724940,0xf1c814bb},
        .iir_coef[0].coef_a = {0x08000000,0xf000de9c,0x07ff218a},
        .iir_coef[1].coef_b = {0x0800388c,0xf0025806,0x07fd7066},
        .iir_coef[1].coef_a = {0x08000000,0xf00257e2,0x07fda8cd},
        .iir_coef[2].coef_b = {0x0803ba70,0xf008848d,0x07f3d557},
        .iir_coef[2].coef_a = {0x08000000,0xf008848d,0x07f78fc8},
        .iir_coef[3].coef_b = {0x07faf34c,0xf01b9930,0x07e9aefc},
        .iir_coef[3].coef_a = {0x08000000,0xf01b9930,0x07e4a247},
        .iir_coef[4].coef_b = {0x070d5cfb,0xf271c182,0x06a46737},
        .iir_coef[4].coef_a = {0x08000000,0xf271c182,0x05b1c432},
        .iir_coef[5].coef_b = {0x00004541,0x00008a82,0x00004541},
        .iir_coef[5].coef_a = {0x08000000,0xf03b8061,0x07c594a2},
        .iir_coef[6].coef_b = {0x0802680d,0xf004d9b4,0x07f8c1fc},
        .iir_coef[6].coef_a = {0x08000000,0xf004d9b4,0x07fb2a09},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_ff_r = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 7,
        .iir_coef[0].coef_b = {0xf1c584d7,0x1c71e661,0xf1c89484},
        .iir_coef[0].coef_a = {0x08000000,0xf0011635,0x07fee9f1},
        .iir_coef[1].coef_b = {0x0800388c,0xf0025806,0x07fd7066},
        .iir_coef[1].coef_a = {0x08000000,0xf00257e2,0x07fda8cd},
        .iir_coef[2].coef_b = {0x0803ba70,0xf008848d,0x07f3d557},
        .iir_coef[2].coef_a = {0x08000000,0xf008848d,0x07f78fc8},
        .iir_coef[3].coef_b = {0x07faf34c,0xf01b9930,0x07e9aefc},
        .iir_coef[3].coef_a = {0x08000000,0xf01b9930,0x07e4a247},
        .iir_coef[4].coef_b = {0x070d5cfb,0xf271c182,0x06a46737},
        .iir_coef[4].coef_a = {0x08000000,0xf271c182,0x05b1c432},
        .iir_coef[5].coef_b = {0x00004541,0x00008a82,0x00004541},
        .iir_coef[5].coef_a = {0x08000000,0xf03b8061,0x07c594a2},
        .iir_coef[6].coef_b = {0x080198b4,0xf00476d9,0x07f9f4b4},
        .iir_coef[6].coef_a = {0x08000000,0xf00476d9,0x07fb8d68},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_fb_l = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 8,
        .iir_coef[0].coef_b = {0xe39dbe08,0x38c3ca3d,0xe39e77b3},
        .iir_coef[0].coef_a = {0x08000000,0xf0006299,0x07ff9d6f},
        .iir_coef[1].coef_b = {0x080290ee,0xf002d55a,0x07fa9c86},
        .iir_coef[1].coef_a = {0x08000000,0xf002d55a,0x07fd2d75},
        .iir_coef[2].coef_b = {0x0803aa2a,0xf00763e6,0x07f4f894},
        .iir_coef[2].coef_a = {0x08000000,0xf00763e6,0x07f8a2be},
        .iir_coef[3].coef_b = {0x0800eadc,0xf001d85e,0x07fd3d31},
        .iir_coef[3].coef_a = {0x08000000,0xf001d85e,0x07fe280c},
        .iir_coef[4].coef_b = {0x08070a95,0xf007c8ff,0x07f136cc},
        .iir_coef[4].coef_a = {0x08000000,0xf007c8ff,0x07f84161},
        .iir_coef[5].coef_b = {0x07abac4d,0xf0dc8c53,0x078731e0},
        .iir_coef[5].coef_a = {0x08000000,0xf0dc8c53,0x0732de2d},
        .iir_coef[6].coef_b = {0x070d5cfb,0xf271c182,0x06a46737},
        .iir_coef[6].coef_a = {0x08000000,0xf271c182,0x05b1c432},
        .iir_coef[7].coef_b = {0x07f5d170,0xf03d4599,0x07cd6d73},
        .iir_coef[7].coef_a = {0x08000000,0xf03d97a8,0x07c390f1},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -12,
    },
    .anc_cfg_fb_r = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 8,
        .iir_coef[0].coef_b = {0xe39dbe08,0x38c3ca3d,0xe39e77b3},
        .iir_coef[0].coef_a = {0x08000000,0xf0006299,0x07ff9d6f},
        .iir_coef[1].coef_b = {0x080290ee,0xf002d55a,0x07fa9c86},
        .iir_coef[1].coef_a = {0x08000000,0xf002d55a,0x07fd2d75},
        .iir_coef[2].coef_b = {0x0803aa2a,0xf00763e6,0x07f4f894},
        .iir_coef[2].coef_a = {0x08000000,0xf00763e6,0x07f8a2be},
        .iir_coef[3].coef_b = {0x0800eadc,0xf001d85e,0x07fd3d31},
        .iir_coef[3].coef_a = {0x08000000,0xf001d85e,0x07fe280c},
        .iir_coef[4].coef_b = {0x08070a95,0xf007c8ff,0x07f136cc},
        .iir_coef[4].coef_a = {0x08000000,0xf007c8ff,0x07f84161},
        .iir_coef[5].coef_b = {0x07abac4d,0xf0dc8c53,0x078731e0},
        .iir_coef[5].coef_a = {0x08000000,0xf0dc8c53,0x0732de2d},
        .iir_coef[6].coef_b = {0x070d5cfb,0xf271c182,0x06a46737},
        .iir_coef[6].coef_a = {0x08000000,0xf271c182,0x05b1c432},
        .iir_coef[7].coef_b = {0x07f5d170,0xf03d4599,0x07cd6d73},
        .iir_coef[7].coef_a = {0x08000000,0xf03d97a8,0x07c390f1},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -12,
    },
    .anc_cfg_tt_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[0].coef_a = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_tt_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[0].coef_a = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_mc_l = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 3,
        .iir_coef[0].coef_b = {0xfe929fa9,0x02d7de40,0xfe95816c},
        .iir_coef[0].coef_a = {0x08000000,0xf002e580,0x07fd1e3d},
        .iir_coef[1].coef_b = {0x08145def,0xf00de5b1,0x07ddf80b},
        .iir_coef[1].coef_a = {0x08000000,0xf00de5b1,0x07f255f9},
        .iir_coef[2].coef_b = {0x08084ccc,0xf007bc45,0x07f005e0},
        .iir_coef[2].coef_a = {0x08000000,0xf007bc45,0x07f852ab},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = 0,
    },
    .anc_cfg_mc_r = {
        .total_gain = 512,
        .iir_bypass_flag = 0,
        .iir_counter = 3,
        .iir_coef[0].coef_b = {0xfe929fa9,0x02d7de40,0xfe95816c},
        .iir_coef[0].coef_a = {0x08000000,0xf002e580,0x07fd1e3d},
        .iir_coef[1].coef_b = {0x08145def,0xf00de5b1,0x07ddf80b},
        .iir_coef[1].coef_a = {0x08000000,0xf00de5b1,0x07f255f9},
        .iir_coef[2].coef_b = {0x08084ccc,0xf007bc45,0x07f005e0},
        .iir_coef[2].coef_a = {0x08000000,0xf007bc45,0x07f852ab},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = 0,
    },
};

static const struct_anc_cfg POSSIBLY_UNUSED AncFirCoef_44p1k_mode1 = {
        .anc_cfg_ff_l = {
        .total_gain = 364,//512,
        .iir_bypass_flag = 0,
        .iir_counter = 6,
        .iir_coef[0].coef_b = {0xf80714d0,0x0feec3cc,0xf80a2501},
        .iir_coef[0].coef_a = {0x08000000,0xf0113c34,0x07eec62f},
        .iir_coef[1].coef_b = {0x08099776,0xf01381e3,0x07e3223c},
        .iir_coef[1].coef_a = {0x08000000,0xf01381e3,0x07ecb9b3},
        .iir_coef[2].coef_b = {0x082642f0,0xf01f09d9,0x07bbb521},
        .iir_coef[2].coef_a = {0x08000000,0xf01f09d9,0x07e1f812},
        .iir_coef[3].coef_b = {0x08469139,0xf0211ad0,0x079ae81c},
        .iir_coef[3].coef_a = {0x08000000,0xf0211ad0,0x07e17955},
        .iir_coef[4].coef_b = {0x082bdf96,0xf032ddde,0x07ab8bc0},
        .iir_coef[4].coef_a = {0x08000000,0xf032ddde,0x07d76b56},
        .iir_coef[5].coef_b = {0x0742f921,0xf1e0901f,0x06f1342b},
        .iir_coef[5].coef_a = {0x08000000,0xf1e0901f,0x06342d4c},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_ff_r = {
        .total_gain = 364,//512,
        .iir_bypass_flag = 0,
        .iir_counter = 6,
        .iir_coef[0].coef_b = {0xf80714d0,0x0feec3cc,0xf80a2501},
        .iir_coef[0].coef_a = {0x08000000,0xf0113c34,0x07eec62f},
        .iir_coef[1].coef_b = {0x08099776,0xf01381e3,0x07e3223c},
        .iir_coef[1].coef_a = {0x08000000,0xf01381e3,0x07ecb9b3},
        .iir_coef[2].coef_b = {0x082642f0,0xf01f09d9,0x07bbb521},
        .iir_coef[2].coef_a = {0x08000000,0xf01f09d9,0x07e1f812},
        .iir_coef[3].coef_b = {0x08469139,0xf0211ad0,0x079ae81c},
        .iir_coef[3].coef_a = {0x08000000,0xf0211ad0,0x07e17955},
        .iir_coef[4].coef_b = {0x082bdf96,0xf032ddde,0x07ab8bc0},
        .iir_coef[4].coef_a = {0x08000000,0xf032ddde,0x07d76b56},
        .iir_coef[5].coef_b = {0x0742f921,0xf1e0901f,0x06f1342b},
        .iir_coef[5].coef_a = {0x08000000,0xf1e0901f,0x06342d4c},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_fb_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[0].coef_a = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_fb_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[0].coef_a = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_tt_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[0].coef_a = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_tt_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[0].coef_a = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = -24,
    },
    .anc_cfg_mc_l = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[0].coef_a = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = 0,
    },
    .anc_cfg_mc_r = {
        .total_gain = 0,
        .iir_bypass_flag = 0,
        .iir_counter = 1,
        .iir_coef[0].coef_b = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[0].coef_a = {0x08000000,0xf024cb39,0x07dbd999},
        .iir_coef[1].coef_b = {0,0,0},
        .iir_coef[1].coef_a = {0,0,0},
        .iir_coef[2].coef_b = {0,0,0},
        .iir_coef[2].coef_a = {0,0,0},
        .iir_coef[3].coef_b = {0,0,0},
        .iir_coef[3].coef_a = {0,0,0},
        .iir_coef[4].coef_b = {0,0,0},
        .iir_coef[4].coef_a = {0,0,0},
        .iir_coef[5].coef_b = {0,0,0},
        .iir_coef[5].coef_a = {0,0,0},
        .iir_coef[6].coef_b = {0,0,0},
        .iir_coef[6].coef_a = {0,0,0},
        .iir_coef[7].coef_b = {0,0,0},
        .iir_coef[7].coef_a = {0,0,0},
        .iir_coef[8].coef_b = {0,0,0},
        .iir_coef[8].coef_a = {0,0,0},
        .iir_coef[9].coef_b = {0,0,0},
        .iir_coef[9].coef_a = {0,0,0},
        .iir_coef[10].coef_b = {0,0,0},
        .iir_coef[10].coef_a = {0,0,0},
        .iir_coef[11].coef_b = {0,0,0},
        .iir_coef[11].coef_a = {0,0,0},
        .iir_coef[12].coef_b = {0,0,0},
        .iir_coef[12].coef_a = {0,0,0},
        .limiter_flag = 0,
        .limiter_reserved = 0,
        .limiter_th = 0.0,
        .limiter_att_time = 0.0,
        .limiter_rls_time = 0.0,
        .dac_gain_offset = 0,
        .adc_gain_offset = 0,
    },
};

const struct_anc_cfg * anc_coef_list_50p7k[ANC_COEF_LIST_NUM] = {
    &AncFirCoef_50p7k_mode0,
    &AncFirCoef_50p7k_mode1, //add by jay
};

const struct_anc_cfg * anc_coef_list_48k[ANC_COEF_LIST_NUM] = {
    &AncFirCoef_48k_mode0,
    &AncFirCoef_48k_mode1, //add by jay
};

const struct_anc_cfg * anc_coef_list_44p1k[ANC_COEF_LIST_NUM] = {
    &AncFirCoef_44p1k_mode0,
    &AncFirCoef_44p1k_mode1, //add by jay
};

static const struct_psap_cfg POSSIBLY_UNUSED hwlimiter_para_44p1k_mode0 = {
    .psap_cfg_l = {
        .psap_total_gain = 811,
        .psap_band_num = 2,
        .psap_band_gain={0x3f8bd79e, 0x08000000},
        .psap_iir_coef[0].iir0.coef_b={0x04fa1dfc, 0x0c6d6b7e, 0x08000000, 0x00000000},
        .psap_iir_coef[0].iir0.coef_a={0x08000000, 0x0c6d6b7e, 0x04fa1dfc, 0x00000000},
        .psap_iir_coef[0].iir1.coef_b={0x04f9f115, 0x11279bfc, 0x1404d0c8, 0x08000000},
        .psap_iir_coef[0].iir1.coef_a={0x08000000, 0x1404d0c8, 0x11279bfc, 0x04f9f115},
        .psap_cpd_cfg[0]={0x5740, 0x0000, 0x4e02, 0x0000, 0x3b85, 0x0000, 0x7cf7, 0x0309, 0x7ff0, 0x0010, 0x7333, 0x0ccd, 0},
        .psap_limiter_cfg={524287, 0x7cf7, 0x0309, 0x7ff0, 0x0010, 127},
        .psap_dehowling_cfg.dehowling_delay=0,
        .psap_dehowling_cfg.dehowling_l.total_gain=0,
        .psap_dehowling_cfg.dehowling_l.iir_bypass_flag=0,
        .psap_dehowling_cfg.dehowling_l.iir_counter=1,
        .psap_dehowling_cfg.dehowling_l.iir_coef[0].coef_b={0x08000000, 0xf096cb51, 0x07733cd7},
        .psap_dehowling_cfg.dehowling_l.iir_coef[0].coef_a={0x08000000, 0xf096cb51, 0x07733cd7},
        .psap_dehowling_cfg.dehowling_l.dac_gain_offset=0,
        .psap_dehowling_cfg.dehowling_l.adc_gain_offset=0,
        .psap_type = 3,
        .psap_dac_gain_offset=0,
        .psap_adc_gain_offset=0,
    }
};
static const struct_psap_cfg POSSIBLY_UNUSED hwlimiter_para_48k_mode0 = {
    .psap_cfg_l = {
        .psap_total_gain = 811,
        .psap_band_num = 2,
        .psap_band_gain={0x3f8bd79e, 0x08000000},
        .psap_iir_coef[0].iir0.coef_b={0x0364529c, 0x09dd9c0b, 0x08000000, 0x00000000},
        .psap_iir_coef[0].iir0.coef_a={0x08000000, 0x09dd9c0b, 0x0364529c, 0x00000000},
        .psap_iir_coef[0].iir1.coef_b={0x0361ed64, 0x0cc9bec2, 0x109eeca2, 0x08000000},
        .psap_iir_coef[0].iir1.coef_a={0x08000000, 0x109eeca2, 0x0cc9bec2, 0x0361ed64},
        .psap_cpd_cfg[0]={0x5740, 0x0000, 0x4e02, 0x0000, 0x3b85, 0x0000, 0x7cf7, 0x0309, 0x7ff0, 0x0010, 0x7333, 0x0ccd, 0},
        .psap_limiter_cfg={524287, 0x7cf7, 0x0309, 0x7ff0, 0x0010, 127},
        .psap_dehowling_cfg.dehowling_delay=0,
        .psap_dehowling_cfg.dehowling_l.total_gain=0,
        .psap_dehowling_cfg.dehowling_l.iir_bypass_flag=0,
        .psap_dehowling_cfg.dehowling_l.iir_counter=1,
        .psap_dehowling_cfg.dehowling_l.iir_coef[0].coef_b={0x08000000, 0xf08a323c, 0x077e4bc1},
        .psap_dehowling_cfg.dehowling_l.iir_coef[0].coef_a={0x08000000, 0xf08a323c, 0x077e4bc1},
        .psap_dehowling_cfg.dehowling_l.dac_gain_offset=0,
        .psap_dehowling_cfg.dehowling_l.adc_gain_offset=0,
        .psap_type = 3,
        .psap_dac_gain_offset=0,
        .psap_adc_gain_offset=0,
    }
};
static const struct_psap_cfg POSSIBLY_UNUSED hwlimiter_para_50p7k_mode0 = {
    .psap_cfg_l = {
        .psap_total_gain = 811,
        .psap_band_num = 2,
        .psap_band_gain={0x3f8bd79e, 0x08000000},
        .psap_iir_coef[0].iir0.coef_b={0x03c46400, 0x0a8a3bd5, 0x08000000, 0x00000000},
        .psap_iir_coef[0].iir0.coef_a={0x08000000, 0x0a8a3bd5, 0x03c46400, 0x00000000},
        .psap_iir_coef[0].iir1.coef_b={0x03c305c1, 0x0de12c8a, 0x118f7298, 0x08000000},
        .psap_iir_coef[0].iir1.coef_a={0x08000000, 0x118f7298, 0x0de12c8a, 0x03c305c1},
        .psap_cpd_cfg[0]={0x5740, 0x0000, 0x4e02, 0x0000, 0x3b85, 0x0000, 0x7cf7, 0x0309, 0x7ff0, 0x0010, 0x7333, 0x0ccd, 0},
        .psap_limiter_cfg={524287, 0x7cf7, 0x0309, 0x7ff0, 0x0010, 127},
        .psap_dehowling_cfg.dehowling_delay=0,
        .psap_dehowling_cfg.dehowling_l.total_gain=0,
        .psap_dehowling_cfg.dehowling_l.iir_bypass_flag=0,
        .psap_dehowling_cfg.dehowling_l.iir_counter=1,
        .psap_dehowling_cfg.dehowling_l.iir_coef[0].coef_b={0x08000000, 0xf08d9c03, 0x077b49d0},
        .psap_dehowling_cfg.dehowling_l.iir_coef[0].coef_a={0x08000000, 0xf08d9c03, 0x077b49d0},
        .psap_dehowling_cfg.dehowling_l.dac_gain_offset=0,
        .psap_dehowling_cfg.dehowling_l.adc_gain_offset=0,
        .psap_type = 3,
        .psap_dac_gain_offset=0,
        .psap_adc_gain_offset=0,
    }
};

const struct_psap_cfg * hwlimiter_para_list_50p7k[HWLIMITER_PARA_LIST_NUM] = {
    &hwlimiter_para_50p7k_mode0,
};

const struct_psap_cfg * hwlimiter_para_list_48k[HWLIMITER_PARA_LIST_NUM] = {
    &hwlimiter_para_48k_mode0,
};

const struct_psap_cfg * hwlimiter_para_list_44p1k[HWLIMITER_PARA_LIST_NUM] = {
    &hwlimiter_para_44p1k_mode0,
};

static const struct_psap_cfg POSSIBLY_UNUSED PsapFirCoef_50p7k_mode0 = {
    .psap_cfg_l = {
        .psap_total_gain = 723,
        .psap_band_num = 9,
        .psap_band_gain={0, 476222470, 672682118, 534330399, 950188747, 1066129310, 1066129310, 424433723, 0},
        .psap_iir_coef[0].iir0.coef_b={131557370, -265754754, 134217728, 0},
        .psap_iir_coef[0].iir0.coef_a={134217728, -265754754, 131557370, 0},
        .psap_iir_coef[0].iir1.coef_b={-131557370, 397299677, -399959783, 134217728},
        .psap_iir_coef[0].iir1.coef_a={134217728, -399959783, 397299677, -131557370},
        .psap_iir_coef[1].iir0.coef_b={129986488, -264152445, 134217728, 0},
        .psap_iir_coef[1].iir0.coef_a={134217728, -264152445, 129986488, 0},
        .psap_iir_coef[1].iir1.coef_b={-129986488, 394107454, -398337669, 134217728},
        .psap_iir_coef[1].iir1.coef_a={134217728, -398337669, 394107454, -129986488},
        .psap_iir_coef[2].iir0.coef_b={125134130, -259108702, 134217728, 0},
        .psap_iir_coef[2].iir0.coef_a={134217728, -259108702, 125134130, 0},
        .psap_iir_coef[2].iir1.coef_b={-125134129, 384097929, -393171000, 134217728},
        .psap_iir_coef[2].iir1.coef_a={134217728, -393171000, 384097929, -125134129},
        .psap_iir_coef[3].iir0.coef_b={120220377, -253849171, 134217728, 0},
        .psap_iir_coef[3].iir0.coef_a={134217728, -253849171, 120220377, 0},
        .psap_iir_coef[3].iir1.coef_b={-120220366, 373726258, -387683554, 134217728},
        .psap_iir_coef[3].iir1.coef_a={134217728, -387683554, 373726258, -120220366},
        .psap_iir_coef[4].iir0.coef_b={109848832, -242200690, 134217728, 0},
        .psap_iir_coef[4].iir0.coef_a={134217728, -242200690, 109848832, 0},
        .psap_iir_coef[4].iir1.coef_b={-109848632, 351018377, -375156857, 134217728},
        .psap_iir_coef[4].iir1.coef_a={134217728, -375156857, 351018377, -109848632},
        .psap_iir_coef[5].iir0.coef_b={81171724, -205166742, 134217728, 0},
        .psap_iir_coef[5].iir0.coef_a={134217728, -205166742, 81171724, 0},
        .psap_iir_coef[5].iir1.coef_b={-81156770, 281801460, -331721088, 134217728},
        .psap_iir_coef[5].iir1.coef_a={134217728, -331721088, 281801460, -81156770},
        .psap_iir_coef[6].iir0.coef_b={66181540, -181899702, 134217728, 0},
        .psap_iir_coef[6].iir0.coef_a={134217728, -181899702, 66181540, 0},
        .psap_iir_coef[6].iir1.coef_b={-66113394, 241306967, -301500735, 134217728},
        .psap_iir_coef[6].iir1.coef_a={134217728, -301500735, 241306967, -66113394},
        .psap_iir_coef[7].iir0.coef_b={62863906, -176244865, 134217728, 0},
        .psap_iir_coef[7].iir0.coef_a={134217728, -176244865, 62863906, 0},
        .psap_iir_coef[7].iir1.coef_b={-62771443, 231892680, -293809571, 134217728},
        .psap_iir_coef[7].iir1.coef_a={134217728, -293809571, 231892680, -62771443},
        .psap_cpd_cfg[0]={27069, 0, 27069, 0, 10505, -29491, 32689, 79, 32766, 2, 29491, 3277, 0},
        .psap_cpd_cfg[1]={27069, 0, 27069, 0, 10505, -29491, 32689, 79, 32766, 2, 29491, 3277, 0},
        .psap_cpd_cfg[2]={27069, 0, 27069, 0, 10505, -29491, 32689, 79, 32766, 2, 29491, 3277, 0},
        .psap_cpd_cfg[3]={27069, 0, 27069, 0, 10505, -29491, 32689, 79, 32766, 2, 29491, 3277, 0},
        .psap_cpd_cfg[4]={27069, 0, 27069, 0, 10505, -29491, 32689, 79, 32766, 2, 29491, 3277, 0},
        .psap_cpd_cfg[5]={27069, 0, 27069, 0, 10505, -29491, 32689, 79, 32766, 2, 29491, 3277, 0},
        .psap_cpd_cfg[6]={27069, 0, 27069, 0, 10505, -29491, 32689, 79, 32766, 2, 29491, 3277, 0},
        .psap_cpd_cfg[7]={27069, 0, 27069, 0, 10505, -29491, 32689, 79, 32766, 2, 29491, 3277, 0},
        .psap_limiter_cfg={524287, 31991, 777, 32752, 16, 0},
        .psap_dac_gain_offset=0,
        .psap_adc_gain_offset=-12,
    }

};

const struct_psap_cfg * psap_coef_list_50p7k[PSAP_COEF_LIST_NUM] = {
    &PsapFirCoef_50p7k_mode0,
};

const struct_psap_cfg * psap_coef_list_48k[PSAP_COEF_LIST_NUM] = {
    &PsapFirCoef_50p7k_mode0,
};

const struct_psap_cfg * psap_coef_list_44p1k[PSAP_COEF_LIST_NUM] = {
    &PsapFirCoef_50p7k_mode0,
};

const IIR_CFG_T audio_eq_sw_iir_cfg = {
    .gain0 = 0,
    .gain1 = 0,
    .num = 5,
    .param = {
        {IIR_TYPE_PEAK, .0,   200,   2},
        {IIR_TYPE_PEAK, .0,   600,  2},
        {IIR_TYPE_PEAK, .0,   2000.0, 2},
        {IIR_TYPE_PEAK, .0,  6000.0, 2},
        {IIR_TYPE_PEAK, .0,  12000.0, 2}
    }
};

const IIR_CFG_T * const audio_eq_sw_iir_cfg_list[EQ_SW_IIR_LIST_NUM]={
    &audio_eq_sw_iir_cfg,
};

const FIR_CFG_T audio_eq_hw_fir_cfg_44p1k = {
    .gain = 0.0f,
    .len = 384,
    .coef =
    {
        (1<<23)-1,
    }
};

const FIR_CFG_T audio_eq_hw_fir_cfg_48k = {
    .gain = 0.0f,
    .len = 384,
    .coef =
    {
        (1<<23)-1,
    }
};


const FIR_CFG_T audio_eq_hw_fir_cfg_96k = {
    .gain = 0.0f,
    .len = 384,
    .coef =
    {
        (1<<23)-1,
    }
};

FIR_CFG_T audio_eq_hw_fir_adaptive_eq_cfg = {
    .gain = 0.0f,
    .len = 384,
    .coef =
    {
        (1<<23)-1,
    }
};

const FIR_CFG_T * const audio_eq_hw_fir_cfg_list[EQ_HW_FIR_LIST_NUM]={
    &audio_eq_hw_fir_cfg_44p1k,
    &audio_eq_hw_fir_cfg_48k,
    &audio_eq_hw_fir_cfg_96k,
};

//hardware dac iir eq
// jay
const IIR_CFG_T audio_eq_hw_dac_iir_cfg = {
#if defined(AUDIO_HEARING_COMPSATN)
    .gain0 = -22,
    .gain1 = -22,
#else
    .gain0 = 0,
    .gain1 = 0,
#endif
    .num = 8,
    .param = {
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
    }
};

// jay
const IIR_CFG_T audio_eq_anc_hw_dac_iir_cfg = {
#if defined(AUDIO_HEARING_COMPSATN)
    .gain0 = -22,
    .gain1 = -22,
#else  // jay
    .gain0 = 0,
    .gain1 = 0,
#endif
    .num = 8,
    .param = {
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
        {IIR_TYPE_PEAK, 0,   1000.0,   0.7},
    }
};

IIR_CFG_T audio_eq_hw_dac_iir_adaptive_eq_cfg = {
    .gain0 = 0,
    .gain1 = 0,
    .num = 1,
    .param = {
        {IIR_TYPE_PEAK, 0,    1000,    0.7},
    }
};

//jay
const IIR_CFG_T * const POSSIBLY_UNUSED audio_eq_hw_dac_iir_cfg_list[EQ_HW_DAC_IIR_LIST_NUM]={
    &audio_eq_hw_dac_iir_cfg,
	&audio_eq_anc_hw_dac_iir_cfg,
};

//hardware dac iir eq
const IIR_CFG_T audio_eq_hw_adc_iir_adc_cfg = {
    .gain0 = 0,
    .gain1 = 0,
    .num = 1,
    .param = {
        {IIR_TYPE_PEAK, 0.0,   1000.0,   0.7},
    }
};

const IIR_CFG_T * const POSSIBLY_UNUSED audio_eq_hw_adc_iir_cfg_list[EQ_HW_ADC_IIR_LIST_NUM]={
    &audio_eq_hw_adc_iir_adc_cfg,
};



//hardware iir eq
const IIR_CFG_T audio_eq_hw_iir_cfg = {
    .gain0 = 0,
    .gain1 = 0,
    .num = 8,
    .param = {
        {IIR_TYPE_PEAK, -10.1,   100.0,   7},
        {IIR_TYPE_PEAK, -10.1,   400.0,   7},
        {IIR_TYPE_PEAK, -10.1,   700.0,   7},
        {IIR_TYPE_PEAK, -10.1,   1000.0,   7},
        {IIR_TYPE_PEAK, -10.1,   3000.0,   7},
        {IIR_TYPE_PEAK, -10.1,   5000.0,   7},
        {IIR_TYPE_PEAK, -10.1,   7000.0,   7},
        {IIR_TYPE_PEAK, -10.1,   9000.0,   7},

    }
};

const IIR_CFG_T * const POSSIBLY_UNUSED audio_eq_hw_iir_cfg_list[EQ_HW_IIR_LIST_NUM]={
    &audio_eq_hw_iir_cfg,
};

const DrcConfig audio_drc_cfg = {
     .knee = 3,
     .filter_type = {14, -1},
     .band_num = 2,
     .look_ahead_time = 10,
     .band_settings = {
         {-20, 0, 2, 3, 3000, 1},
         {-20, 0, 2, 3, 3000, 1},
     }
 };

const LimiterConfig audio_limiter_cfg = {
    .knee = 2,
    .look_ahead_time = 10,
    .threshold = -20,
    .makeup_gain = 19,
    .ratio = 1000,
    .attack_time = 3,
    .release_time = 3000,
};

const SpectrumFixConfig audio_spectrum_cfg = {
    .freq_num = 9,
    .freq_list = {200, 400, 600, 800, 1000, 1200, 1400, 1600, 1800},
};

#ifdef CMT_008_SPP_GET_FW
static const char device_firmware_version[] = REVISION_FW;
static const char device_pcba_version[] = REVISION_PCBA;

const char * app_tota_get_fw_version(void)
{
    return device_firmware_version;
}

const char * app_tota_get_pcba_version(void)
{
    return device_pcba_version;
}
#endif /*CMT_008_SPP_GET_FW*/