# Auto-added generated IP VHDL (do not edit by hand)
../src/rtl/axi_gpio_0.vhd
../src/rtl/axi_gpio_v2_0_vh_rfs.vhd
../src/rtl/axi_lite_ipif_v3_0_vh_rfs.vhd
../src/rtl/interrupt_control_v3_1_vh_rfs.vhd
../src/rtl/lib_cdc_v1_0_rfs.vhd

# Testbench files (compile interface first, then package, then top)
../src/testbench/if/my_if.sv
../src/testbench/uvm_pkg/uvm_tb_pkg.sv
../src/testbench/top/top.sv
