<stg><name>array_copy_Pipeline_VITIS_LOOP_49_2</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %indvars_iv8 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvars_iv8"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i5 0, i5 %indvars_iv8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc14:0 %indvars_iv8_load = load i5 %indvars_iv8

]]></Node>
<StgValue><ssdm name="indvars_iv8_load"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc14:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc14:2 %exitcond102 = icmp_eq  i5 %indvars_iv8_load, i5 16

]]></Node>
<StgValue><ssdm name="exitcond102"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc14:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc14:4 %indvars_iv_next9 = add i5 %indvars_iv8_load, i5 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next9"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc14:5 %br_ln0 = br i1 %exitcond102, void %for.inc14.split, void %VITIS_LOOP_54_3.exitStub

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="64" op_0_bw="5">
<![CDATA[
for.inc14.split:0 %indvars_iv8_cast = zext i5 %indvars_iv8_load

]]></Node>
<StgValue><ssdm name="indvars_iv8_cast"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc14.split:2 %vla_u3_29fixp1_addr = getelementptr i32 %vla_u3_29fixp1, i64 0, i64 %indvars_iv8_cast

]]></Node>
<StgValue><ssdm name="vla_u3_29fixp1_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
for.inc14.split:3 %vla_u3_29fixp1_load = load i4 %vla_u3_29fixp1_addr

]]></Node>
<StgValue><ssdm name="vla_u3_29fixp1_load"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc14.split:9 %store_ln0 = store i5 %indvars_iv_next9, i5 %indvars_iv8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond102" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0">
<![CDATA[
VITIS_LOOP_54_3.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc14.split:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="4">
<![CDATA[
for.inc14.split:3 %vla_u3_29fixp1_load = load i4 %vla_u3_29fixp1_addr

]]></Node>
<StgValue><ssdm name="vla_u3_29fixp1_load"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="59" op_0_bw="32">
<![CDATA[
for.inc14.split:4 %vla_u3_29fixp1_load_cast = zext i32 %vla_u3_29fixp1_load

]]></Node>
<StgValue><ssdm name="vla_u3_29fixp1_load_cast"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="59" op_0_bw="59" op_1_bw="59">
<![CDATA[
for.inc14.split:5 %empty_17 = mul i59 %vla_u3_29fixp1_load_cast, i59 %vla_u3_29fixp1_load_cast

]]></Node>
<StgValue><ssdm name="empty_17"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="28" op_0_bw="28" op_1_bw="59" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc14.split:6 %mul_u1_31fixp1 = partselect i28 @_ssdm_op_PartSelect.i28.i59.i32.i32, i59 %empty_17, i32 31, i32 58

]]></Node>
<StgValue><ssdm name="mul_u1_31fixp1"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="28" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc14.split:7 %ys_u5_27fixp_addr = getelementptr i28 %ys_u5_27fixp, i64 0, i64 %indvars_iv8_cast

]]></Node>
<StgValue><ssdm name="ys_u5_27fixp_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="28" op_1_bw="4">
<![CDATA[
for.inc14.split:8 %store_ln0 = store i28 %mul_u1_31fixp1, i4 %ys_u5_27fixp_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="0">
<![CDATA[
for.inc14.split:10 %br_ln0 = br void %for.inc14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="vla_u3_29fixp1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="vla_u3_29fixp1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="37" name="ys_u5_27fixp" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="ys_u5_27fixp"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="39" from="StgValue_38" to="indvars_iv8" fromId="38" toId="5">
</dataflow>
<dataflow id="41" from="StgValue_40" to="store_ln0" fromId="40" toId="6">
</dataflow>
<dataflow id="42" from="indvars_iv8" to="store_ln0" fromId="5" toId="6">
</dataflow>
<dataflow id="43" from="indvars_iv8" to="indvars_iv8_load" fromId="5" toId="8">
</dataflow>
<dataflow id="45" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="44" toId="9">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="49" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="50" from="StgValue_38" to="specpipeline_ln0" fromId="38" toId="9">
</dataflow>
<dataflow id="51" from="StgValue_48" to="specpipeline_ln0" fromId="48" toId="9">
</dataflow>
<dataflow id="53" from="p_str" to="specpipeline_ln0" fromId="52" toId="9">
</dataflow>
<dataflow id="54" from="indvars_iv8_load" to="exitcond102" fromId="8" toId="10">
</dataflow>
<dataflow id="56" from="StgValue_55" to="exitcond102" fromId="55" toId="10">
</dataflow>
<dataflow id="58" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="57" toId="11">
</dataflow>
<dataflow id="60" from="StgValue_59" to="empty" fromId="59" toId="11">
</dataflow>
<dataflow id="61" from="StgValue_59" to="empty" fromId="59" toId="11">
</dataflow>
<dataflow id="62" from="StgValue_59" to="empty" fromId="59" toId="11">
</dataflow>
<dataflow id="63" from="indvars_iv8_load" to="indvars_iv_next9" fromId="8" toId="12">
</dataflow>
<dataflow id="65" from="StgValue_64" to="indvars_iv_next9" fromId="64" toId="12">
</dataflow>
<dataflow id="66" from="exitcond102" to="br_ln0" fromId="10" toId="13">
</dataflow>
<dataflow id="67" from="indvars_iv8_load" to="indvars_iv8_cast" fromId="8" toId="14">
</dataflow>
<dataflow id="68" from="vla_u3_29fixp1" to="vla_u3_29fixp1_addr" fromId="36" toId="15">
</dataflow>
<dataflow id="70" from="StgValue_69" to="vla_u3_29fixp1_addr" fromId="69" toId="15">
</dataflow>
<dataflow id="71" from="indvars_iv8_cast" to="vla_u3_29fixp1_addr" fromId="14" toId="15">
</dataflow>
<dataflow id="72" from="vla_u3_29fixp1_addr" to="vla_u3_29fixp1_load" fromId="15" toId="16">
</dataflow>
<dataflow id="73" from="indvars_iv_next9" to="store_ln0" fromId="12" toId="17">
</dataflow>
<dataflow id="74" from="indvars_iv8" to="store_ln0" fromId="5" toId="17">
</dataflow>
<dataflow id="76" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="75" toId="18">
</dataflow>
<dataflow id="78" from="empty_10" to="specloopname_ln0" fromId="77" toId="18">
</dataflow>
<dataflow id="79" from="vla_u3_29fixp1_addr" to="vla_u3_29fixp1_load" fromId="15" toId="19">
</dataflow>
<dataflow id="80" from="vla_u3_29fixp1_load" to="vla_u3_29fixp1_load_cast" fromId="19" toId="20">
</dataflow>
<dataflow id="81" from="vla_u3_29fixp1_load_cast" to="empty_17" fromId="20" toId="21">
</dataflow>
<dataflow id="82" from="vla_u3_29fixp1_load_cast" to="empty_17" fromId="20" toId="21">
</dataflow>
<dataflow id="84" from="_ssdm_op_PartSelect.i28.i59.i32.i32" to="mul_u1_31fixp1" fromId="83" toId="22">
</dataflow>
<dataflow id="85" from="empty_17" to="mul_u1_31fixp1" fromId="21" toId="22">
</dataflow>
<dataflow id="87" from="StgValue_86" to="mul_u1_31fixp1" fromId="86" toId="22">
</dataflow>
<dataflow id="89" from="StgValue_88" to="mul_u1_31fixp1" fromId="88" toId="22">
</dataflow>
<dataflow id="90" from="ys_u5_27fixp" to="ys_u5_27fixp_addr" fromId="37" toId="23">
</dataflow>
<dataflow id="91" from="StgValue_69" to="ys_u5_27fixp_addr" fromId="69" toId="23">
</dataflow>
<dataflow id="92" from="indvars_iv8_cast" to="ys_u5_27fixp_addr" fromId="14" toId="23">
</dataflow>
<dataflow id="93" from="mul_u1_31fixp1" to="store_ln0" fromId="22" toId="24">
</dataflow>
<dataflow id="94" from="ys_u5_27fixp_addr" to="store_ln0" fromId="23" toId="24">
</dataflow>
<dataflow id="95" from="exitcond102" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
