{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1734523552283 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1734523552289 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 09:05:52 2024 " "Processing started: Wed Dec 18 09:05:52 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1734523552289 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734523552289 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Atividade6 -c Atividade6 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Atividade6 -c Atividade6" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734523552289 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1734523552724 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1734523552724 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\",\";  expecting \";\", or \")\" my_package.vhd(5) " "VHDL syntax error at my_package.vhd(5) near text \",\";  expecting \";\", or \")\"" {  } { { "my_package.vhd" "" { Text "H:/faculdade/LogicaRec/Atividade6/my_package.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734523559575 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"out\";  expecting an identifier (\"out\" is a reserved keyword), or a string literal my_package.vhd(5) " "VHDL syntax error at my_package.vhd(5) near text \"out\";  expecting an identifier (\"out\" is a reserved keyword), or a string literal" {  } { { "my_package.vhd" "" { Text "H:/faculdade/LogicaRec/Atividade6/my_package.vhd" 5 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734523559575 ""}
{ "Error" "EVRFX_VHDL_SIGNAL_DECL_IN_SUBPR" "my_package.vhd(12) " "VHDL Subprogram Body error at my_package.vhd(12): Subprogram Body cannot contain Signal Declaration" {  } { { "my_package.vhd" "" { Text "H:/faculdade/LogicaRec/Atividade6/my_package.vhd" 12 0 0 } }  } 0 10546 "VHDL Subprogram Body error at %1!s!: Subprogram Body cannot contain Signal Declaration" 0 0 "Analysis & Synthesis" 0 -1 1734523559575 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"begin\";  expecting \"end\", or a declaration statement my_package.vhd(14) " "VHDL syntax error at my_package.vhd(14) near text \"begin\";  expecting \"end\", or a declaration statement" {  } { { "my_package.vhd" "" { Text "H:/faculdade/LogicaRec/Atividade6/my_package.vhd" 14 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734523559575 ""}
{ "Error" "EVRFX_VHDL_ERROR_MISMATCH_ON_LABEL" "my_package my_package.vhd(25) " "VHDL syntax error at my_package.vhd(25): name used in construct must match previously specified name \"my_package\"" {  } { { "my_package.vhd" "" { Text "H:/faculdade/LogicaRec/Atividade6/my_package.vhd" 25 0 0 } }  } 0 10396 "VHDL syntax error at %2!s!: name used in construct must match previously specified name \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1734523559576 ""}
{ "Error" "EVRFX_VHDL_UNIT_INGONRED_ERR" "my_package my_package.vhd(2) " "Ignored construct my_package at my_package.vhd(2) due to previous errors" {  } { { "my_package.vhd" "" { Text "H:/faculdade/LogicaRec/Atividade6/my_package.vhd" 2 0 0 } }  } 0 10523 "Ignored construct %1!s! at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1734523559577 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\" my_package.vhd(26) " "VHDL syntax error at my_package.vhd(26) near text \"end\";  expecting \"entity\", or \"architecture\", or \"use\", or \"library\", or \"package\", or \"configuration\"" {  } { { "my_package.vhd" "" { Text "H:/faculdade/LogicaRec/Atividade6/my_package.vhd" 26 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734523559577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "my_package.vhd 0 0 " "Found 0 design units, including 0 entities, in source file my_package.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734523559579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "atividade6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file atividade6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Atividade6-Atividade6 " "Found design unit 1: Atividade6-Atividade6" {  } { { "Atividade6.vhd" "" { Text "H:/faculdade/LogicaRec/Atividade6/Atividade6.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734523559597 ""} { "Info" "ISGN_ENTITY_NAME" "1 Atividade6 " "Found entity 1: Atividade6" {  } { { "Atividade6.vhd" "" { Text "H:/faculdade/LogicaRec/Atividade6/Atividade6.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1734523559597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1734523559597 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4772 " "Peak virtual memory: 4772 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1734523559862 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Dec 18 09:05:59 2024 " "Processing ended: Wed Dec 18 09:05:59 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1734523559862 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1734523559862 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1734523559862 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1734523559862 ""}
