Flow report for soc_system
Tue Jul 05 10:39:11 2016
Quartus Prime Version 16.0.1 Build 218 06/01/2016 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Flow Summary
  3. Flow Settings
  4. Flow Non-Default Global Settings
  5. Flow Elapsed Time
  6. Flow OS Summary
  7. Flow Log
  8. Flow Messages
  9. Flow Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2016 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus Prime License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------------+
; Flow Summary                                                                      ;
+---------------------------------+-------------------------------------------------+
; Flow Status                     ; Flow Failed - Tue Jul 05 10:39:11 2016          ;
; Quartus Prime Version           ; 16.0.1 Build 218 06/01/2016 SJ Standard Edition ;
; Revision Name                   ; soc_system                                      ;
; Top-level Entity Name           ; toplevel_hps_speedy                             ;
; Family                          ; Cyclone V                                       ;
; Device                          ; 5CSEMA4U23C6                                    ;
; Timing Models                   ; Final                                           ;
; Logic utilization (in ALMs)     ; 6,346 / 15,880 ( 40 % )                         ;
; Total registers                 ; 7357                                            ;
; Total pins                      ; 152 / 314 ( 48 % )                              ;
; Total virtual pins              ; 0                                               ;
; Total block memory bits         ; 1,210,368 / 2,764,800 ( 44 % )                  ;
; Total DSP Blocks                ; 13 / 84 ( 15 % )                                ;
; Total HSSI RX PCSs              ; 0                                               ;
; Total HSSI PMA RX Deserializers ; 0                                               ;
; Total HSSI TX PCSs              ; 0                                               ;
; Total HSSI PMA TX Serializers   ; 0                                               ;
; Total PLLs                      ; 0 / 5 ( 0 % )                                   ;
; Total DLLs                      ; 1 / 4 ( 25 % )                                  ;
+---------------------------------+-------------------------------------------------+


+-----------------------------------------+
; Flow Settings                           ;
+-------------------+---------------------+
; Option            ; Setting             ;
+-------------------+---------------------+
; Start date & time ; 07/05/2016 10:32:42 ;
; Main task         ; Compilation         ;
; Revision Name     ; soc_system          ;
+-------------------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Flow Non-Default Global Settings                                                                                                                                                         ;
+---------------------------------------+------------------------------------------------------------------------------+---------------+--------------------------------+------------------+
; Assignment Name                       ; Value                                                                        ; Default Value ; Entity Name                    ; Section Id       ;
+---------------------------------------+------------------------------------------------------------------------------+---------------+--------------------------------+------------------+
; COMPILER_SIGNATURE_ID                 ; 345052807169.146770754907052                                                 ; --            ; --                             ; --               ;
; ECO_REGENERATE_REPORT                 ; On                                                                           ; Off           ; --                             ; --               ;
; ENABLE_SIGNALTAP                      ; On                                                                           ; --            ; --                             ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                    ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/emif.pre.xml                       ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                     ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                    ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                    ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h               ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c       ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c     ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h            ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/system.pre.h                       ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                       ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                       ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_ISW_FILE                          ; soc_system/synthesis/submodules/hps.pre.xml                                  ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; HPS_PARTITION                         ; On                                                                           ; --            ; soc_system_hps_0_hps_io_border ; --               ;
; IOBANK_VCCIO                          ; 3.3V                                                                         ; --            ; --                             ; 4A               ;
; MAX_CORE_JUNCTION_TEMP                ; 85                                                                           ; --            ; --                             ; --               ;
; MIN_CORE_JUNCTION_TEMP                ; 0                                                                            ; --            ; --                             ; --               ;
; MISC_FILE                             ; ip/altsource_probe/hps_reset_bb.v                                            ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/../soc_system.cmp                                       ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/../../H                                                 ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/soc_system_hps_0_hps.svd                                ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/../../soc_system.qsys                                   ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/alt_types.pre.h                    ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/emif.pre.xml                       ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sdram_io.pre.h                     ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer.pre.c                    ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer.pre.h                    ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer_auto.pre.h               ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer_auto_ac_init.pre.c       ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer_auto_inst_init.pre.c     ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/sequencer_defines.pre.h            ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/system.pre.h                       ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/tclrpt.pre.c                       ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/sequencer/tclrpt.pre.h                       ; --            ; --                             ; --               ;
; MISC_FILE                             ; soc_system/synthesis/submodules/hps.pre.xml                                  ; --            ; --                             ; --               ;
; MISC_FILE                             ; ip/alt_io_buf/alt_io_buf.cmp                                                 ; --            ; --                             ; --               ;
; PARTITION_COLOR                       ; 16764057                                                                     ; --            ; toplevel_hps_speedy            ; Top              ;
; PARTITION_FITTER_PRESERVATION_LEVEL   ; PLACEMENT_AND_ROUTING                                                        ; --            ; toplevel_hps_speedy            ; Top              ;
; PARTITION_NETLIST_TYPE                ; SOURCE                                                                       ; --            ; toplevel_hps_speedy            ; Top              ;
; POWER_BOARD_THERMAL_MODEL             ; None (CONSERVATIVE)                                                          ; --            ; --                             ; --               ;
; POWER_PRESET_COOLING_SOLUTION         ; 23 MM HEAT SINK WITH 200 LFPM AIRFLOW                                        ; --            ; --                             ; --               ;
; SLD_FILE                              ; soc_system/synthesis/soc_system.regmap                                       ; --            ; --                             ; --               ;
; SLD_FILE                              ; soc_system/synthesis/soc_system.debuginfo                                    ; --            ; --                             ; --               ;
; SLD_FILE                              ; db/stp1_auto_stripped.stp                                                    ; --            ; --                             ; --               ;
; SLD_INFO                              ; QSYS_NAME soc_system HAS_SOPCINFO 1 GENERATION_ID 1467637239                 ; --            ; --                             ; --               ;
; SLD_NODE_CREATOR_ID                   ; 110                                                                          ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_ENTITY_NAME                  ; sld_signaltap                                                                ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_RAM_BLOCK_TYPE=AUTO                                                      ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_DATA_BITS=10                                                             ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_BITS=8                                                           ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STORAGE_QUALIFIER_BITS=10                                                ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_NODE_INFO=805334528                                                      ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_POWER_UP_TRIGGER=0                                                       ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_INVERSION_MASK=000000000000000000000000000000                            ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_INVERSION_MASK_LENGTH=30                                                 ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STORAGE_QUALIFIER_INVERSION_MASK_LENGTH=0                                ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_SEGMENT_SIZE=65536                                                       ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_ATTRIBUTE_MEM_MODE=OFF                                                   ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STATE_FLOW_USE_GENERATED=0                                               ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_STATE_BITS=11                                                            ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_BUFFER_FULL_STOP=1                                                       ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_CURRENT_RESOURCE_WIDTH=1                                                 ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_INCREMENTAL_ROUTING=1                                                    ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_LEVEL=1                                                          ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_SAMPLE_DEPTH=65536                                                       ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_IN_ENABLED=0                                                     ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_PIPELINE=0                                                       ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_RAM_PIPELINE=0                                                           ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_COUNTER_PIPELINE=0                                                       ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_ADVANCED_TRIGGER_ENTITY=sld_reserved_soc_system_auto_signaltap_0_1_2fcb, ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_TRIGGER_LEVEL_PIPELINE=1                                                 ; --            ; --                             ; auto_signaltap_0 ;
; SLD_NODE_PARAMETER_ASSIGNMENT         ; SLD_ENABLE_ADVANCED_TRIGGER=1                                                ; --            ; --                             ; auto_signaltap_0 ;
; SOPCINFO_FILE                         ; soc_system/synthesis/../../soc_system.sopcinfo                               ; --            ; --                             ; --               ;
; SYNTHESIS_ONLY_QIP                    ; On                                                                           ; --            ; --                             ; --               ;
; TOP_LEVEL_ENTITY                      ; toplevel_hps_speedy                                                          ; soc_system    ; --                             ; --               ;
; USE_DLL_FREQUENCY_FOR_DQS_DELAY_CHAIN ; On                                                                           ; Off           ; --                             ; --               ;
; USE_SIGNALTAP_FILE                    ; stp1.stp                                                                     ; --            ; --                             ; --               ;
+---------------------------------------+------------------------------------------------------------------------------+---------------+--------------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Flow Elapsed Time                                                                                                        ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Module Name          ; Elapsed Time ; Average Processors Used ; Peak Virtual Memory ; Total CPU Time (on all processors) ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+
; Analysis & Synthesis ; 00:02:08     ; 1.0                     ; 1502 MB             ; 00:02:26                           ;
; Partition Merge      ; 00:00:36     ; 1.0                     ; 1446 MB             ; 00:00:33                           ;
; Fitter               ; 00:00:48     ; 1.0                     ; 1409 MB             ; 00:00:46                           ;
; Total                ; 00:03:32     ; --                      ; --                  ; 00:03:45                           ;
+----------------------+--------------+-------------------------+---------------------+------------------------------------+


+-----------------------------------------------------------------------------------+
; Flow OS Summary                                                                   ;
+----------------------+------------------+-----------+------------+----------------+
; Module Name          ; Machine Hostname ; OS Name   ; OS Version ; Processor type ;
+----------------------+------------------+-----------+------------+----------------+
; Analysis & Synthesis ; W4D35131         ; Windows 8 ; 6.2        ; x86_64         ;
; Partition Merge      ; W4D35131         ; Windows 8 ; 6.2        ; x86_64         ;
; Fitter               ; W4D35131         ; Windows 8 ; 6.2        ; x86_64         ;
+----------------------+------------------+-----------+------------+----------------+


------------
; Flow Log ;
------------
quartus_map --read_settings_files=on --write_settings_files=off soc_system -c soc_system --recompile=on
quartus_cdb --read_settings_files=on --write_settings_files=off soc_system -c soc_system --merge=on --recompile=on
quartus_fit --read_settings_files=off --write_settings_files=off soc_system -c soc_system --recompile=on



