#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:10 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Thu Mar  8 22:02:01 2018
# Process ID: 30508
# Current directory: /home/serg/Dropbox/ws/eda/fifo/VIVADO/WORK
# Command line: vivado -mode tcl
# Log file: /home/serg/Dropbox/ws/eda/fifo/VIVADO/WORK/vivado.log
# Journal file: /home/serg/Dropbox/ws/eda/fifo/VIVADO/WORK/vivado.jou
#-----------------------------------------------------------
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
ls
WARNING: [Common 17-259] Unknown Tcl command 'ls' sending command to the OS shell for execution. It is recommended to use 'exec' to send the command to the OS shell.
source ../TCL/build.tcl 
# source ../TCL/init.tcl
## set TOP_MODULE fifo
## set TESTBENCH ${TOP_MODULE}_tb
## set TB_GATE_FILE ${TOP_MODULE}_gate_tb.vhd
## set RTL_DIR ../../HDL/RTL
## set TB_DIR ../../HDL/TB
## set BHV_DIR ../../HDL/BHV
## set TCL_DIR ../TCL
## set PRE_SYNTH_DIR ../PRE_SYNTH
## set SYNTH_DIR ../SYNTH
## set IMPL_DIR ../IMPL
## set CONSTR_DIR ../CONSTR
## set VIVADO_PATH /opt/Xilinx/Vivado/2017.2
# read_vhdl [glob $RTL_DIR/*.vhd]
# update_compile_order
# read_xdc [glob $CONSTR_DIR/*.xdc]
# source $TCL_DIR/synth.tcl
## synth_design -top $TOP_MODULE -part xc7vx485tffg1761-2
Command: synth_design -top fifo -part xc7vx485tffg1761-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx485t-ffg1761'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30562 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1215.102 ; gain = 65.000 ; free physical = 3178 ; free virtual = 25507
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fifo' [/home/serg/Dropbox/ws/eda/fifo/HDL/RTL/fifo.vhd:47]
	Parameter DATA_NBITS bound to: 20 - type: integer 
	Parameter ADDR_NBITS bound to: 11 - type: integer 
	Parameter FIFO_DEPTH bound to: 1024 - type: integer 
	Parameter DATA_NBITS bound to: 20 - type: integer 
	Parameter ADDR_NBITS bound to: 11 - type: integer 
INFO: [Synth 8-3491] module 'dpram_sclk' declared at '/home/serg/Dropbox/ws/eda/fifo/HDL/RTL/dpram_sclk.vhd:28' bound to instance 'I_DPRAM_SCLK' of component 'dpram_sclk' [/home/serg/Dropbox/ws/eda/fifo/HDL/RTL/fifo.vhd:78]
INFO: [Synth 8-638] synthesizing module 'dpram_sclk' [/home/serg/Dropbox/ws/eda/fifo/HDL/RTL/dpram_sclk.vhd:45]
	Parameter DATA_NBITS bound to: 20 - type: integer 
	Parameter ADDR_NBITS bound to: 11 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'dpram_sclk' (1#1) [/home/serg/Dropbox/ws/eda/fifo/HDL/RTL/dpram_sclk.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'fifo' (2#1) [/home/serg/Dropbox/ws/eda/fifo/HDL/RTL/fifo.vhd:47]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1255.602 ; gain = 105.500 ; free physical = 3185 ; free virtual = 25517
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1255.602 ; gain = 105.500 ; free physical = 3186 ; free virtual = 25518
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1761-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/serg/Dropbox/ws/eda/fifo/VIVADO/CONSTR/top.xdc]
Finished Parsing XDC File [/home/serg/Dropbox/ws/eda/fifo/VIVADO/CONSTR/top.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1740.586 ; gain = 0.000 ; free physical = 2808 ; free virtual = 25141
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2894 ; free virtual = 25227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx485tffg1761-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2894 ; free virtual = 25227
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2896 ; free virtual = 25229
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2887 ; free virtual = 25220
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               20 Bit    Registers := 1     
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---RAMs : 
	              40K Bit         RAMs := 1     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module fifo 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     11 Bit       Adders := 4     
+---Registers : 
	               11 Bit    Registers := 2     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module dpram_sclk 
Detailed RTL Component Info : 
+---Registers : 
	               20 Bit    Registers := 1     
+---RAMs : 
	              40K Bit         RAMs := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2800 (col length:140)
BRAMs: 2060 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4652] Swapped enable and write-enable on 2 RAM instances of RAM I_DPRAM_SCLK/MEM_reg to conserve power
WARNING: [Synth 8-3332] Sequential element (wr_addr_reg[10]) is unused and will be removed from module fifo.
WARNING: [Synth 8-3332] Sequential element (rd_addr_reg[10]) is unused and will be removed from module fifo.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2879 ; free virtual = 25209
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|dpram_sclk: | MEM_reg    | 2 K x 20(READ_FIRST)   | W |   | 2 K x 20(WRITE_FIRST)  |   | R | Port A and B     | 1      | 1      | 
+------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2742 ; free virtual = 25082
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2740 ; free virtual = 25079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance I_DPRAM_SCLK/MEM_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance I_DPRAM_SCLK/MEM_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2740 ; free virtual = 25078
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2740 ; free virtual = 25079
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2740 ; free virtual = 25079
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2740 ; free virtual = 25079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2740 ; free virtual = 25079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2740 ; free virtual = 25079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2740 ; free virtual = 25079
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |     2|
|3     |LUT1     |     2|
|4     |LUT2     |     6|
|5     |LUT3     |     4|
|6     |LUT4     |     7|
|7     |LUT5     |    11|
|8     |LUT6     |    17|
|9     |RAMB18E1 |     1|
|10    |RAMB36E1 |     1|
|11    |FDRE     |    22|
|12    |IBUF     |    24|
|13    |OBUF     |    22|
+------+---------+------+

Report Instance Areas: 
+------+---------------+-----------+------+
|      |Instance       |Module     |Cells |
+------+---------------+-----------+------+
|1     |top            |           |   120|
|2     |  I_DPRAM_SCLK |dpram_sclk |     4|
+------+---------------+-----------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2740 ; free virtual = 25079
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1740.586 ; gain = 105.500 ; free physical = 2794 ; free virtual = 25133
Synthesis Optimization Complete : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1740.586 ; gain = 590.484 ; free physical = 2794 ; free virtual = 25133
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 28 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/serg/Dropbox/ws/eda/fifo/VIVADO/CONSTR/top.xdc]
Finished Parsing XDC File [/home/serg/Dropbox/ws/eda/fifo/VIVADO/CONSTR/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

18 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 1745.586 ; gain = 667.508 ; free physical = 2757 ; free virtual = 25089
## write_checkpoint -force $SYNTH_DIR/post_synth.dcp
INFO: [Common 17-1381] The checkpoint '/home/serg/Dropbox/ws/eda/fifo/VIVADO/SYNTH/post_synth.dcp' has been generated.
## report_timing_summary -file $SYNTH_DIR/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
## report_utilization -file $SYNTH_DIR/post_synth_util.rpt
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2209.070 ; gain = 0.000 ; free physical = 2348 ; free virtual = 24684
## report_clocks -file $SYNTH_DIR/clocks.rpt
## write_sdf -force $SYNTH_DIR/$TOP_MODULE.sdf -mode timesim
## write_verilog -force $SYNTH_DIR/$TOP_MODULE.v -mode timesim -sdf_anno true -sdf_file $SYNTH_DIR/$TOP_MODULE.sdf
## source $TCL_DIR/reportCriticalPaths.tcl
### proc reportCriticalPaths { fileName } {
### 	# Open the specified output file in write mode
### 	set FH [open $fileName w]
### 
### 	# Write the current date and CSV format to a file header
### 	puts $FH "#\n# File created on [clock format [clock seconds]]\n#\n"
### 	puts $FH "Startpoint,Endpoint,DelayType,Slack,#Levels,#LUTs"
### 	# Iterate through both Min and Max delay types
### 	foreach delayType {max min} {
### 		# Collect details from the 50 worst timing paths for the current analysis
### 		# (max = setup/recovery, min = hold/removal)
### 		# The $path variable contains a Timing Path object.
### 		foreach path [get_timing_paths -delay_type $delayType -max_paths 50 -nworst 1] {
### 			# Get the LUT cells of the timing paths
### 			set luts [get_cells -filter {REF_NAME =~ LUT*} -of_object $path]
### 			# Get the startpoint of the Timing Path object
### 			set startpoint [get_property STARTPOINT_PIN $path]
### 			# Get the endpoint of the Timing Path object
### 			set endpoint [get_property ENDPOINT_PIN $path]
### 			# Get the slack on the Timing Path object
### 			set slack [get_property SLACK $path]
### 			# Get the number of logic levels between startpoint and endpoint
### 			set levels [get_property LOGIC_LEVELS $path]
### 			# Save the collected path details to the CSV file
### 			puts $FH "$startpoint,$endpoint,$delayType,$slack,$levels,[llength $luts]"
### 		}
### 	}
### 	# Close the output file
### 	close $FH
### 	puts "CSV file $fileName has been created.\n"
### 	return 0
### };
## reportCriticalPaths $SYNTH_DIR/post_synth_critpath_report.csv
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[6]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[10]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[7]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[11]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[8]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[12]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[9]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[13]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[0]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[4]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[1]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[5]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[2]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[6]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[3]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[7]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[4]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[8]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[5]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[9]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[6]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[10]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[7]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[11]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[8]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[12]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[9]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[13]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[0]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[4]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[1]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[5]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[2]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[6]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[3]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[7]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[4]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[8]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[5]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[9]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[7]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[10]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[8]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[11]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[9]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[12]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[0]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[3]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[1]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[4]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[2]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[5]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[3]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[6]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[4]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[7]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[5]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[8]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[6]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[9]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[7]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[10]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[8]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[11]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[9]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[12]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[0]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[3]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[1]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[4]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[2]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[5]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[6]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[10]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[7]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[11]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[8]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[12]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[9]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[13]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[0]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[4]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[1]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[5]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[2]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[6]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[3]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[7]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[4]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[8]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[5]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRARDADDR[9]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[6]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[10]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[7]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[11]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[8]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[12]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[9]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[13]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[0]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[4]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[1]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[5]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[2]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[6]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[3]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[7]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[4]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[8]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[5]/C --> I_DPRAM_SCLK/MEM_reg_0/ADDRBWRADDR[9]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[7]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[10]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[8]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[11]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[9]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[12]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[0]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[3]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[1]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[4]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[2]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[5]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[3]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[6]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[4]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[7]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[5]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[8]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{wr_addr_reg[6]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRARDADDR[9]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[7]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[10]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[8]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[11]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[9]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[12]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[0]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[3]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[1]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[4]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[2]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[5]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[3]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[6]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[4]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[7]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[5]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[8]}}'.
WARNING: [Vivado 12-180] No cells matched 'get_cells -filter {REF_NAME =~ LUT*} -of_object {{rd_addr_reg[6]/C --> I_DPRAM_SCLK/MEM_reg_1/ADDRBWRADDR[9]}}'.
CSV file ../SYNTH/post_synth_critpath_report.csv has been created.

# source $TCL_DIR/place.tcl
## opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
Running DRC as a precondition to command opt_design

Starting DRC Task
Command: report_drc (run_mandatory_drcs) for: opt_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2307.172 ; gain = 83.031 ; free physical = 2338 ; free virtual = 24671

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: bd2a1e4b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2307.172 ; gain = 0.000 ; free physical = 2339 ; free virtual = 24671
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: bd2a1e4b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2307.172 ; gain = 0.000 ; free physical = 2339 ; free virtual = 24671
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: f3e18487

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2307.172 ; gain = 0.000 ; free physical = 2339 ; free virtual = 24671
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: f3e18487

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2307.172 ; gain = 0.000 ; free physical = 2339 ; free virtual = 24671
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: f3e18487

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2307.172 ; gain = 0.000 ; free physical = 2339 ; free virtual = 24671
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2307.172 ; gain = 0.000 ; free physical = 2339 ; free virtual = 24671
Ending Logic Optimization Task | Checksum: f3e18487

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2307.172 ; gain = 0.000 ; free physical = 2339 ; free virtual = 24671

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: e3cd29f6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2341 ; free virtual = 24673
Ending Power Optimization Task | Checksum: e3cd29f6

Time (s): cpu = 00:00:00.52 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2520.297 ; gain = 213.125 ; free physical = 2343 ; free virtual = 24676
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
## place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2336 ; free virtual = 24669
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9c68bbca

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2336 ; free virtual = 24669
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2336 ; free virtual = 24669

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7f67c831

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2324 ; free virtual = 24657

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 89b7c8f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2321 ; free virtual = 24654

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 89b7c8f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2321 ; free virtual = 24654
Phase 1 Placer Initialization | Checksum: 89b7c8f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2321 ; free virtual = 24654

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 1d6f1e9ef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2266 ; free virtual = 24599

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d6f1e9ef

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2266 ; free virtual = 24599

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1eab1552a

Time (s): cpu = 00:00:10 ; elapsed = 00:00:02 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2262 ; free virtual = 24595

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19cef5fe9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2262 ; free virtual = 24594

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19cef5fe9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2262 ; free virtual = 24594

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 180972dc5

Time (s): cpu = 00:00:11 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2262 ; free virtual = 24594

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 18c456778

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2250 ; free virtual = 24583

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 154619a9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2250 ; free virtual = 24583

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 154619a9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2250 ; free virtual = 24583
Phase 3 Detail Placement | Checksum: 154619a9d

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2250 ; free virtual = 24583

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1e6aedfcf

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1e6aedfcf

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2247 ; free virtual = 24580
INFO: [Place 30-746] Post Placement Timing Summary WNS=7.539. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1d5fe9ed3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2248 ; free virtual = 24581
Phase 4.1 Post Commit Optimization | Checksum: 1d5fe9ed3

Time (s): cpu = 00:00:12 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2248 ; free virtual = 24581

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1d5fe9ed3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2260 ; free virtual = 24592

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1d5fe9ed3

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2260 ; free virtual = 24592

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1593c434f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2260 ; free virtual = 24592
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1593c434f

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2260 ; free virtual = 24592
Ending Placer Task | Checksum: ab59b730

Time (s): cpu = 00:00:13 ; elapsed = 00:00:03 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2329 ; free virtual = 24662
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
## report_clock_utilization -file $IMPL_DIR/clock_util.rpt
## if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0} {
## 	puts "Found setup timing violations => running physical optimization"
## 	phys_opt_design
## }
## write_checkpoint -force $IMPL_DIR/post_place.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2329 ; free virtual = 24665
INFO: [Common 17-1381] The checkpoint '/home/serg/Dropbox/ws/eda/fifo/VIVADO/IMPL/post_place.dcp' has been generated.
## report_utilization -file $IMPL_DIR/post_place_util.rpt
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2520.297 ; gain = 0.000 ; free physical = 2332 ; free virtual = 24664
## report_timing_summary -file $IMPL_DIR/post_place_timing_summary.rpt
# source $TCL_DIR/route.tcl
## route_design
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx485t-ffg1761'
Running DRC as a precondition to command route_design
Command: report_drc (run_mandatory_drcs) for: router_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 62314b68 ConstDB: 0 ShapeSum: 49286bc8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 145a4655d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2698.352 ; gain = 178.055 ; free physical = 1976 ; free virtual = 24309

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 145a4655d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2698.352 ; gain = 178.055 ; free physical = 1978 ; free virtual = 24309

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 145a4655d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2717.270 ; gain = 196.973 ; free physical = 1924 ; free virtual = 24257

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 145a4655d

Time (s): cpu = 00:00:37 ; elapsed = 00:00:20 . Memory (MB): peak = 2717.270 ; gain = 196.973 ; free physical = 1924 ; free virtual = 24257
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 216c9255f

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1915 ; free virtual = 24248
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.510  | TNS=0.000  | WHS=-0.254 | THS=-10.411|

Phase 2 Router Initialization | Checksum: 22d434745

Time (s): cpu = 00:00:39 ; elapsed = 00:00:21 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1911 ; free virtual = 24244

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 10c6bb1b9

Time (s): cpu = 00:00:42 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1902 ; free virtual = 24235

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.071  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 18d26e717

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1904 ; free virtual = 24237
Phase 4 Rip-up And Reroute | Checksum: 18d26e717

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1904 ; free virtual = 24237

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 18d26e717

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1904 ; free virtual = 24236

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18d26e717

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1904 ; free virtual = 24236
Phase 5 Delay and Skew Optimization | Checksum: 18d26e717

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1904 ; free virtual = 24236

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 24c99a5c1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1903 ; free virtual = 24236
INFO: [Route 35-416] Intermediate Timing Summary | WNS=7.163  | TNS=0.000  | WHS=0.125  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 24c99a5c1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1903 ; free virtual = 24236
Phase 6 Post Hold Fix | Checksum: 24c99a5c1

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1903 ; free virtual = 24236

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00788925 %
  Global Horizontal Routing Utilization  = 0.00387726 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 2799a5380

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1901 ; free virtual = 24234

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 2799a5380

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1900 ; free virtual = 24233

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2573d93dc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1900 ; free virtual = 24233

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=7.163  | TNS=0.000  | WHS=0.125  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2573d93dc

Time (s): cpu = 00:00:47 ; elapsed = 00:00:23 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1903 ; free virtual = 24236
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:48 ; elapsed = 00:00:23 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1974 ; free virtual = 24307

Routing Is Done.
11 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:24 . Memory (MB): peak = 2812.980 ; gain = 292.684 ; free physical = 1974 ; free virtual = 24307
## write_checkpoint -force $IMPL_DIR/post_route.dcp
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2812.980 ; gain = 0.000 ; free physical = 1971 ; free virtual = 24307
INFO: [Common 17-1381] The checkpoint '/home/serg/Dropbox/ws/eda/fifo/VIVADO/IMPL/post_route.dcp' has been generated.
## report_route_status -file $IMPL_DIR/post_route_status.rpt
## report_timing_summary -file $IMPL_DIR/post_route_timing_summary.rpt
## report_power -file $IMPL_DIR/post_route_power.rpt
Command: report_power -file ../IMPL/post_route_power.rpt
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
## report_drc -file $IMPL_DIR/post_imp_drc.rpt
Command: report_drc -file ../IMPL/post_imp_drc.rpt
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/serg/Dropbox/ws/eda/fifo/VIVADO/IMPL/post_imp_drc.rpt.
report_drc completed successfully
## write_verilog -force $IMPL_DIR/$TOP_MODULE.v -mode timesim -sdf_anno true -sdf_file $IMPL_DIR/$TOP_MODULE.sdf
## write_edif -force $IMPL_DIR/$TOP_MODULE.edf
## write_sdf -force $IMPL_DIR/$TOP_MODULE.sdf -mode timesim
/home/serg/Dropbox/ws/eda/fifo/VIVADO/IMPL/fifo.sdf
