# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../ECE410_lab1_AD_ZL.srcs/sim_1/new/test_bench.vhd" \

# Do not sort compile order
nosort
