timestamp 1644949024
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 2200000 3050000 1700000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12200 125 125 47 47 29 5
use write_driver_array write_driver_array_0 1 0 0 0 -1 3964
use sense_amp_array sense_amp_array_0 1 0 0 0 -1 2760
use precharge_array_multiport precharge_array_multiport_0 1 0 0 0 -1 1458
node "vdd_uq0" 0 83.7936 3272 464 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8712 396 0 0 0 0 0 0
node "vdd" 0 83.7936 2494 464 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8712 396 0 0 0 0 0 0
node "vdd_uq1" 0 83.7936 1716 464 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8712 396 0 0 0 0 0 0
node "vdd_uq2" 0 83.7936 938 464 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8712 396 0 0 0 0 0 0
node "vdd_uq3" 0 83.7936 160 464 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8712 396 0 0 0 0 0 0
node "vdd_uq4" 0 87.3904 2676 1743 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "vdd_uq5" 0 87.3904 2404 1743 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "vdd_uq6" 0 87.3904 1898 1743 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "vdd_uq7" 0 87.3904 1626 1743 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "vdd_uq8" 0 87.3904 1120 1743 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "vdd_uq9" 0 87.3904 848 1743 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "vdd_uq10" 0 87.3904 342 1743 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "vdd_uq11" 0 87.3904 70 1743 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "gnd_uq0" 0 87.3904 2676 2689 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "gnd" 0 87.3904 2404 2689 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "gnd_uq1" 0 87.3904 1898 2689 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "gnd_uq2" 0 87.3904 1626 2689 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "gnd_uq3" 0 72.8354 1120 2689 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "gnd_uq4" 0 72.8354 848 2689 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "gnd_uq5" 0 72.8354 342 2689 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "gnd_uq6" 0 72.8354 70 2689 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9768 412 0 0 0 0 0 0
node "vdd_uq12" 0 83.7936 2710 3024 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8712 396 0 0 0 0 0 0
node "vdd_uq13" 0 83.7936 1912 3024 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8712 396 0 0 0 0 0 0
node "vdd_uq14" 0 83.7936 1114 3024 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8712 396 0 0 0 0 0 0
node "vdd_uq15" 0 83.7936 316 3024 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8712 396 0 0 0 0 0 0
node "gnd_uq7" 0 83.7936 2710 3856 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8712 396 0 0 0 0 0 0
node "gnd_uq8" 0 83.7936 1912 3856 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8712 396 0 0 0 0 0 0
node "gnd_uq9" 0 83.7936 1114 3856 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8712 396 0 0 0 0 0 0
node "gnd_uq10" 0 83.7936 316 3856 m3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8712 396 0 0 0 0 0 0
node "rbl1_3" 5 437.599 2866 420 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29064 2132 0 0 0 0 0 0 0 0
node "rbl0_3" 5 437.599 2404 420 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29064 2132 0 0 0 0 0 0 0 0
node "rbl1_2" 5 437.599 2088 420 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29064 2132 0 0 0 0 0 0 0 0
node "rbl0_2" 5 437.599 1626 420 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29064 2132 0 0 0 0 0 0 0 0
node "rbl1_1" 5 437.599 1310 420 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29064 2132 0 0 0 0 0 0 0 0
node "rbl0_1" 5 437.599 848 420 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29064 2132 0 0 0 0 0 0 0 0
node "rbl1_0" 5 437.599 532 420 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29064 2132 0 0 0 0 0 0 0 0
node "rbl0_0" 5 437.599 70 420 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 29064 2132 0 0 0 0 0 0 0 0
node "dout1_3" 1 112.736 1252 2520 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6720 536 0 0 0 0 0 0 0 0
equiv "dout1_3" "dout0_3"
node "dout1_2" 1 112.736 980 2520 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6720 536 0 0 0 0 0 0 0 0
equiv "dout1_2" "dout0_2"
node "dout1_1" 1 112.736 474 2520 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6720 536 0 0 0 0 0 0 0 0
equiv "dout1_1" "dout0_1"
node "dout1_0" 1 112.736 202 2520 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 6720 536 0 0 0 0 0 0 0 0
equiv "dout1_0" "dout0_0"
node "wbl0_0" 3 265.464 630 3012 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 17640 1316 0 0 0 0 0 0 0 0
node "din0_3" 0 34.2626 2590 3664 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1512 164 0 0 0 0 0 0 0 0
node "din0_2" 0 34.2626 1792 3664 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1512 164 0 0 0 0 0 0 0 0
node "din0_1" 0 34.2626 994 3664 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1512 164 0 0 0 0 0 0 0 0
node "din0_0" 0 34.2626 196 3664 m2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1512 164 0 0 0 0 0 0 0 0
node "p_en_bar" 17 1677.18 0 1419 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 108920 7836 0 0 0 0 0 0 0 0 0 0
node "w_en" 14 1335.47 0 3580 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 86576 6240 0 0 0 0 0 0 0 0 0 0
substrate "gnd" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "vdd_uq5" "vdd_uq4" 33.3
cap "rbl1_0" "rbl0_1" 180.208
cap "vdd_uq13" "gnd_uq1" 15.931
cap "p_en_bar" "rbl1_2" 34.8264
cap "vdd_uq14" "gnd_uq3" 14.4828
cap "gnd" "gnd_uq1" 12.4652
cap "dout1_1" "dout1_0" 49.1803
cap "wbl0_0" "w_en" 34.8264
cap "gnd_uq6" "dout1_0" 40.47
cap "rbl0_0" "p_en_bar" 34.8264
cap "vdd_uq7" "vdd_uq6" 33.3
cap "dout1_3" "dout1_2" 49.1803
cap "gnd_uq0" "vdd_uq12" 15.931
cap "vdd_uq15" "gnd_uq5" 9.65517
cap "dout1_2" "gnd_uq4" 40.47
cap "rbl1_1" "rbl0_2" 180.208
cap "vdd_uq9" "vdd_uq10" 12.4652
cap "gnd_uq2" "gnd_uq1" 33.3
cap "gnd_uq0" "gnd" 33.3
cap "vdd_uq11" "vdd_uq10" 33.3
cap "rbl1_0" "p_en_bar" 34.8264
cap "gnd_uq4" "gnd_uq5" 12.4652
cap "rbl1_3" "p_en_bar" 34.8264
cap "dout1_1" "gnd_uq5" 40.47
cap "rbl0_3" "rbl1_2" 180.208
cap "rbl1_1" "p_en_bar" 34.8264
cap "gnd_uq6" "gnd_uq5" 33.3
cap "gnd_uq2" "gnd_uq3" 12.4652
cap "p_en_bar" "rbl0_1" 34.8264
cap "dout1_3" "gnd_uq3" 40.47
cap "gnd_uq3" "gnd_uq4" 33.3
cap "vdd_uq5" "vdd_uq6" 12.4652
cap "p_en_bar" "rbl0_2" 34.8264
cap "rbl0_3" "p_en_bar" 34.8264
cap "vdd_uq7" "vdd_uq8" 12.4652
cap "vdd_uq9" "vdd_uq8" 33.3
subcap "rbl0_2" -606.028
subcap "rbl0_1" -214.559
subcap "rbl0_0" -214.559
subcap "p_en_bar" -806.093
cap "vdd_uq8" "vdd_uq7" -5.30615
cap "rbl0_1" "rbl1_0" -180.208
cap "sense_amp_array_0/sense_amp_multiport_7/rbl" "precharge_array_multiport_0/precharge_multiport_0_2/pmos_m1_w1_260_sli_dli_2/G" 0.857735
cap "rbl1_1" "precharge_array_multiport_0/precharge_multiport_0_2/pmos_m1_w1_260_sli_dli_2/G" -34.8264
cap "rbl1_0" "precharge_array_multiport_0/precharge_multiport_0_2/pmos_m1_w1_260_sli_dli_2/G" -34.8264
cap "rbl1_1" "rbl0_2" -90.1042
cap "vdd_uq10" "precharge_array_multiport_0/precharge_multiport_0_2/pmos_m1_w1_260_sli_dli_2/G" 84.4736
cap "rbl0_0" "precharge_array_multiport_0/precharge_multiport_0_2/pmos_m1_w1_260_sli_dli_2/G" -34.8264
cap "rbl0_1" "precharge_array_multiport_0/precharge_multiport_0_2/pmos_m1_w1_260_sli_dli_2/G" -34.8264
cap "vdd_uq8" "vdd_uq10" -10.6123
cap "sense_amp_array_0/sense_amp_multiport_5/rbl" "precharge_array_multiport_0/precharge_multiport_0_2/pmos_m1_w1_260_sli_dli_2/G" 0.857735
cap "vdd_uq8" "precharge_array_multiport_0/precharge_multiport_0_2/pmos_m1_w1_260_sli_dli_2/G" 84.4736
subcap "rbl1_3" -316.232
subcap "rbl0_3" -214.559
subcap "rbl0_2" -214.559
subcap "rbl1_1" -517.841
cap "rbl1_2" "rbl0_3" -180.208
cap "p_en_bar" "vdd_uq6" 84.4736
cap "vdd_uq4" "vdd_uq6" -10.6123
cap "vdd_uq8" "vdd_uq6" -5.30615
cap "rbl1_1" "rbl0_2" -90.1042
cap "p_en_bar" "rbl0_3" -34.8264
cap "vdd_uq4" "p_en_bar" 72.8895
cap "p_en_bar" "sense_amp_array_0/sense_amp_multiport_1/rbl" 0.857735
cap "p_en_bar" "rbl0_2" -34.8264
cap "p_en_bar" "sense_amp_array_0/sense_amp_multiport_3/rbl" 0.857735
cap "rbl1_2" "p_en_bar" -34.8264
subcap "rbl1_3" -66.4026
subcap "rbl0_3" -704.111
cap "rbl1_3" "precharge_array_multiport_0/precharge_multiport_0_0/en_bar" -34.8264
cap "precharge_array_multiport_0/precharge_multiport_0_0/en_bar" "vdd_uq4" 11.5842
subcap "vdd_uq7" -510.85
subcap "wbl0_0" -221.184
subcap "p_en_bar" -124.426
subcap "w_en" -331.941
cap "dout0_2" "gnd_uq2" -40.47
cap "vdd_uq10" "vdd_uq8" -1.85294
cap "precharge_array_multiport_0/precharge_multiport_0_3/en_bar" "sense_amp_array_0/rbl_2" 0.857735
cap "dout0_0" "gnd_uq2" -40.47
cap "dout0_3" "dout0_2" -49.1803
cap "vdd_uq15" "gnd_uq2" 89.3326
cap "vdd_uq7" "vdd_uq8" -0.926471
cap "dout0_3" "gnd_uq2" -40.47
cap "dout0_0" "dout0_1" -49.1803
cap "precharge_array_multiport_0/precharge_multiport_0_3/en_bar" "sense_amp_array_0/rbl_0" 0.857735
cap "gnd_uq2" "dout0_1" -40.47
cap "vdd_uq14" "gnd_uq2" 87.9291
subcap "vdd_uq8" -426.597
subcap "dout1_3" -315.019
cap "gnd" "vdd_uq12" 73.423
cap "p_en_bar" "sense_amp_array_0/rbl_6" 0.857735
cap "vdd_uq4" "vdd_uq6" -1.85294
cap "gnd" "vdd_uq13" 86.6423
cap "vdd_uq8" "vdd_uq6" -0.926471
cap "sense_amp_array_0/rbl_4" "p_en_bar" 0.857735
subcap "vdd_uq4" -189.594
subcap "vdd_uq5" -189.594
subcap "gnd_uq0" -213.15
subcap "gnd" -213.15
cap "vdd_uq12" "gnd" 11.5461
subcap "wbl0_0" -17.7843
subcap "din0_2" -79.2686
subcap "w_en" -268.715
cap "wbl0_0" "w_en" -34.8264
subcap "din0_3" -226.413
merge "write_driver_array_0/din_1" "din0_1" -30.0738 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8344 -164 0 0 0 0 0 0 0 0
merge "precharge_array_multiport_0/rbl0_0" "rbl0_0" -433.458 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19320 -2132 0 0 0 0 0 0 0 0
merge "write_driver_array_0/din_2" "write_driver_array_0/write_driver_multiport_1/din" -29.5978 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 9464 -164 0 0 0 0 0 0 0 0
merge "write_driver_array_0/write_driver_multiport_1/din" "din0_2"
merge "precharge_array_multiport_0/vdd_uq2" "vdd_uq0" -381.269 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 82104 -1980 0 0 0 0 0 0
merge "vdd_uq0" "precharge_array_multiport_0/vdd"
merge "precharge_array_multiport_0/vdd" "vdd"
merge "vdd" "precharge_array_multiport_0/vdd_uq1"
merge "precharge_array_multiport_0/vdd_uq1" "vdd_uq1"
merge "vdd_uq1" "vdd_uq2"
merge "vdd_uq2" "vdd_uq3"
merge "precharge_array_multiport_0/rbl0_2" "rbl0_2" -367.183 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 136620 -2132 0 0 0 0 0 0 0 0
merge "precharge_array_multiport_0/rbl0_1" "rbl0_1" -433.458 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19320 -2132 0 0 0 0 0 0 0 0
merge "write_driver_array_0/din_3" "din0_3" -32.4062 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 2856 -164 0 0 0 0 0 0 0 0
merge "sense_amp_array_0/data_0" "dout0_0" -112.736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6720 -536 0 0 0 0 0 0 0 0
merge "precharge_array_multiport_0/rbl0_3" "rbl0_3" -325.542 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 234600 -2132 0 0 0 0 0 0 0 0
merge "precharge_array_multiport_0/precharge_multiport_0_3/en_bar" "precharge_array_multiport_0/precharge_multiport_0_0/en_bar" -769.447 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1287590 -7836 0 0 0 0 0 0 0 0 0 0
merge "precharge_array_multiport_0/precharge_multiport_0_0/en_bar" "precharge_array_multiport_0/en_bar"
merge "precharge_array_multiport_0/en_bar" "precharge_array_multiport_0/precharge_multiport_0_2/pmos_m1_w1_260_sli_dli_2/G"
merge "precharge_array_multiport_0/precharge_multiport_0_2/pmos_m1_w1_260_sli_dli_2/G" "p_en_bar"
merge "sense_amp_array_0/data_1" "dout0_1" -112.736 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -6720 -536 0 0 0 0 0 0 0 0
merge "sense_amp_array_0/data_2" "dout1_2" -72.752 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 87360 -536 0 0 0 0 0 0 0 0
merge "dout1_2" "dout0_2"
merge "sense_amp_array_0/data_3" "dout0_3" -100.496 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 22080 -536 0 0 0 0 0 0 0 0
merge "sense_amp_array_0/vdd" "vdd_uq4" -168.92 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -824 0 0 0 0 0 0
merge "vdd_uq4" "vdd_uq5"
merge "sense_amp_array_0/vdd_uq1" "vdd_uq6" -169.764 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -2812 -824 0 0 0 0 0 0
merge "vdd_uq6" "sense_amp_array_0/vdd_uq2"
merge "sense_amp_array_0/vdd_uq2" "vdd_uq7"
merge "sense_amp_array_0/vdd_uq3" "vdd_uq8" -171.495 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -8584 -824 0 0 0 0 0 0
merge "vdd_uq8" "vdd_uq9"
merge "write_driver_array_0/gnd_uq0" "write_driver_array_0/gnd" -784.664 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -16148 -4088 0 0 0 0 0 0
merge "write_driver_array_0/gnd" "gnd_uq7"
merge "gnd_uq7" "gnd_uq8"
merge "gnd_uq8" "write_driver_array_0/gnd_uq1"
merge "write_driver_array_0/gnd_uq1" "gnd_uq9"
merge "gnd_uq9" "gnd_uq10"
merge "gnd_uq10" "gnd_uq0"
merge "gnd_uq0" "gnd_uq1"
merge "gnd_uq1" "precharge_array_multiport_0/gnd"
merge "precharge_array_multiport_0/gnd" "sense_amp_array_0/gnd"
merge "sense_amp_array_0/gnd" "gnd"
merge "gnd" "sense_amp_array_0/gnd_uq2"
merge "sense_amp_array_0/gnd_uq2" "gnd_uq2"
merge "gnd_uq2" "gnd_uq3"
merge "gnd_uq3" "gnd_uq4"
merge "gnd_uq4" "gnd_uq5"
merge "gnd_uq5" "gnd_uq6"
merge "write_driver_array_0/write_driver_multiport_0/en" "write_driver_array_0/en" -583.809 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1069832 -6240 0 0 0 0 0 0 0 0 0 0
merge "write_driver_array_0/en" "w_en"
merge "write_driver_array_0/wbl0_0" "wbl0_0" -265.464 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -17640 -1316 0 0 0 0 0 0 0 0
merge "write_driver_array_0/vdd_uq0" "vdd_uq12" -82.2132 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -3444 -396 0 0 0 0 0 0
merge "write_driver_array_0/vdd_uq1" "vdd_uq14" -77.3916 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 12628 -396 0 0 0 0 0 0
merge "precharge_array_multiport_0/rbl1_0" "rbl1_0" -433.458 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19320 -2132 0 0 0 0 0 0 0 0
merge "write_driver_array_0/vdd_uq2" "vdd_uq15" -82.8036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5412 -396 0 0 0 0 0 0
merge "precharge_array_multiport_0/rbl1_1" "rbl1_1" -415.276 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 23460 -2132 0 0 0 0 0 0 0 0
merge "precharge_array_multiport_0/rbl1_2" "rbl1_2" -433.458 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19320 -2132 0 0 0 0 0 0 0 0
merge "precharge_array_multiport_0/rbl1_3" "rbl1_3" -414.103 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 26220 -2132 0 0 0 0 0 0 0 0
merge "write_driver_array_0/vdd" "vdd_uq13" -82.8036 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -5412 -396 0 0 0 0 0 0
merge "sense_amp_array_0/vdd_uq5" "vdd_uq10" -174.781 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -19536 -824 0 0 0 0 0 0
merge "vdd_uq10" "vdd_uq11"
merge "write_driver_array_0/din_0" "din0_0" -34.2626 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -1512 -164 0 0 0 0 0 0 0 0
