// Seed: 493907340
module module_0;
  wire id_1;
  wire id_2, id_3[1 'h0 : ~  1], id_4;
  parameter id_5 = (1);
endmodule
module module_1 #(
    parameter id_4 = 32'd20,
    parameter id_6 = 32'd36
) (
    output uwire id_0,
    input supply1 id_1[id_4 : id_6],
    output tri id_2,
    input wor id_3,
    input tri0 _id_4,
    output supply1 id_5,
    output wor _id_6,
    input tri1 id_7,
    input wand id_8
);
  assign id_5 = -1;
  logic id_10;
  ;
  assign id_10 = 1 - 1;
  module_0 modCall_1 ();
endmodule
