0.6
2018.2
Jun 14 2018
20:41:02
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sim_1/new/ddr4_example_test.v,1575893212,verilog,,,,ddr4_example_test,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,1575779090,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/new/ddr_example.v,,clk_wiz_0,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,1575779089,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v,,clk_wiz_0_clk_wiz,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_0/sim/bd_9054_microblaze_I_0.vhd,1575605298,vhdl,,,,bd_9054_microblaze_i_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_1/sim/bd_9054_rst_0_0.vhd,1575605298,vhdl,,,,bd_9054_rst_0_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_10/sim/bd_9054_iomodule_0_0.vhd,1575605300,vhdl,,,,bd_9054_iomodule_0_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_2/sim/bd_9054_ilmb_0.vhd,1575605299,vhdl,,,,bd_9054_ilmb_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_3/sim/bd_9054_dlmb_0.vhd,1575605299,vhdl,,,,bd_9054_dlmb_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_4/sim/bd_9054_dlmb_cntlr_0.vhd,1575605299,vhdl,,,,bd_9054_dlmb_cntlr_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_5/sim/bd_9054_ilmb_cntlr_0.vhd,1575605299,vhdl,,,,bd_9054_ilmb_cntlr_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_6/sim/bd_9054_lmb_bram_I_0.v,1575605299,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v,,bd_9054_lmb_bram_I_0,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_7/sim/bd_9054_second_dlmb_cntlr_0.vhd,1575605299,vhdl,,,,bd_9054_second_dlmb_cntlr_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_8/sim/bd_9054_second_ilmb_cntlr_0.vhd,1575605299,vhdl,,,,bd_9054_second_ilmb_cntlr_0,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/ip/ip_9/sim/bd_9054_second_lmb_bram_I_0.v,1575605300,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/sim/bd_9054.v,,bd_9054_second_lmb_bram_I_0,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/bd_0/sim/bd_9054.v,1575605298,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_0/sim/ddr4_0_microblaze_mcs.v,,bd_9054,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_0/sim/ddr4_0_microblaze_mcs.v,1575605297,verilog,,,,,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv,1575605302,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv,,ddr4_phy_v2_2_0_pll,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv,1575605302,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/clocking/ddr4_phy_v2_2_pll.sv,,ddr4_phy_v2_2_0_iob,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv,1575605302,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob.sv,,ddr4_phy_v2_2_0_iob_byte,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/ip_top/ddr4_0_phy.sv,1575605301,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_wtr.sv,,ddr4_0_phy,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map/ddr4_0_phy_ddrMapDDR4.vh,1575605300,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map/ddr4_0_phy_iobMapDDR4.vh,1575605301,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map/ddr4_0_phy_riuMap.vh,1575605300,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv,1575605301,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/ip_top/ddr4_0_phy.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map/ddr4_0_phy_iobMapDDR4.vh;D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map/ddr4_0_phy_riuMap.vh;D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map/ddr4_0_phy_ddrMapDDR4.vh,ddr4_0_phy_ddr4,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv,1575605302,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/iob/ddr4_phy_v2_2_iob_byte.sv,,ddr4_phy_v2_2_0_xiphy,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy_behav.sv,1575605302,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_phy_v2_2_xiphy.sv,,ddr4_phy_v2_2_0_bitslice_behav;ddr4_phy_v2_2_0_fifo_sv;ddr4_phy_v2_2_0_xiphy_behav,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv,1575605302,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/phy/ddr4_0_phy_ddr4.sv,,ddr4_phy_v2_2_0_xiphy_bitslice_wrapper,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv,1575605302,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_bitslice_wrapper.sv,,ddr4_phy_v2_2_0_xiphy_byte_wrapper,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv,1575605302,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_byte_wrapper.sv,,ddr4_phy_v2_2_0_xiphy_control_wrapper,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv,1575605302,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_control_wrapper.sv,,ddr4_phy_v2_2_0_xiphy_riuor_wrapper,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_tristate_wrapper.sv,1575605302,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/xiphy_files/ddr4_phy_v2_2_xiphy_riuor_wrapper.sv,,ddr4_phy_v2_2_0_xiphy_tristate_wrapper,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv,1575605295,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/tb/microblaze_mcs_0.sv,,ddr4_0_ddr4_cal_riu,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_5_cal_assert.vh,1575605294,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_5_chipscope_icon2xsdb_mstrbr_ver_inc.vh,1575605294,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_5_cs_ver_inc.vh,1575605294,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv,1575605294,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv,,ddr4_v2_2_5_cal,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv,1575605293,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv,,ddr4_v2_2_5_cal_addr_decode,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv,1575605293,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_addr_decode.sv,,ddr4_v2_2_5_cal_config_rom,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv,1575605293,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_config_rom.sv,,ddr4_v2_2_5_cal_cplx,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv,1575605293,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx.sv,,ddr4_v2_2_5_cal_cplx_data,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv,1575605293,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_cplx_data.sv,,ddr4_v2_2_5_cal_debug_microblaze,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv,1575605293,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_debug_microblaze.sv,,ddr4_v2_2_5_cal_mc_odt,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_pi.sv,1575605293,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_mc_odt.sv,,ddr4_v2_2_5_cal_pi,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_pi.sv,,ddr4_v2_2_5_cal_rd_en,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_read.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_rd_en.sv,,ddr4_v2_2_5_cal_read,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_read.sv,,ddr4_v2_2_5_cal_sync,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_top.sv,1575605294,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_5_cal_assert.vh,ddr4_v2_2_5_cal_top,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_sync.sv,,ddr4_v2_2_5_cal_wr_bit,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_bit.sv,,ddr4_v2_2_5_cal_wr_byte,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_write.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_wr_byte.sv,,ddr4_v2_2_5_cal_write,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_arbiter.sv,1575605294,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal.sv,,ddr4_v2_2_5_cal_xsdb_arbiter,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_write.sv,,ddr4_v2_2_5_cal_xsdb_bram,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_chipscope_xsdb_slave.sv,1575605294,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_dp_AB9.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_5_cs_ver_inc.vh;D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_5_chipscope_icon2xsdb_mstrbr_ver_inc.vh,ddr4_v2_2_5_chipscope_xsdb_slave,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_dp_AB9.sv,1575605294,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0.sv,,ddr4_v2_2_5_bram_tdp;ddr4_v2_2_5_cfg_mem_mod,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_v2_2_cal_xsdb_bram.sv,,ddr4_v2_2_5_infrastructure,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv,,ddr4_v2_2_5_mc,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc.sv,,ddr4_v2_2_5_mc_act_rank,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_rank.sv,,ddr4_v2_2_5_mc_act_timer,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_act_timer.sv,,ddr4_v2_2_5_mc_arb_a,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_a.sv,,ddr4_v2_2_5_mc_arb_c,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_c.sv,,ddr4_v2_2_5_mc_arb_mux_p,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_mux_p.sv,,ddr4_v2_2_5_mc_arb_p,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_arb_p.sv,,ddr4_v2_2_5_mc_cmd_mux_ap,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_ap.sv,,ddr4_v2_2_5_mc_cmd_mux_c,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ctl.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_cmd_mux_c.sv,,ddr4_v2_2_5_mc_ctl,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ctl.sv,,ddr4_v2_2_5_mc_ecc,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc.sv,,ddr4_v2_2_5_mc_ecc_buf,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_buf.sv,,ddr4_v2_2_5_mc_ecc_dec_fix,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_dec_fix.sv,,ddr4_v2_2_5_mc_ecc_fi_xor,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_fi_xor.sv,,ddr4_v2_2_5_mc_ecc_gen,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_gen.sv,,ddr4_v2_2_5_mc_ecc_merge_enc,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv,1575605291,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ecc_merge_enc.sv,,ddr4_v2_2_5_mc_group,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_periodic.sv,1575605290,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_group.sv,,ddr4_v2_2_5_mc_periodic,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv,1575605290,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_periodic.sv,,ddr4_v2_2_5_mc_rd_wr,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv,1575605290,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_rd_wr.sv,,ddr4_v2_2_5_mc_ref,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_wtr.sv,1575605290,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/controller/ddr4_v2_2_mc_ref.sv,,ddr4_v2_2_5_mc_wtr,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0.sv,1575605295,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4.sv,,ddr4_0,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4.sv,1575605295,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv,,ddr4_0_ddr4,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_0_ddr4_mem_intfc.sv,1575605295,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal/ddr4_0_ddr4_cal_riu.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_v2_2_5_ddr4_assert.vh,ddr4_0_ddr4_mem_intfc,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top/ddr4_v2_2_5_ddr4_assert.vh,1575605292,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/clocking/ddr4_v2_2_infrastructure.sv,,ddr4_v2_2_5_ui,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_cmd.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui.sv,,ddr4_v2_2_5_ui_cmd,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_cmd.sv,,ddr4_v2_2_5_ui_rd_data,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_wr_data.sv,1575605292,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ui/ddr4_v2_2_ui_rd_data.sv,,ddr4_v2_2_5_ui_wr_data,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/ddr4_0/tb/microblaze_mcs_0.sv,1575606209,systemVerilog,,,,ddr4_0_microblaze_mcs;microblaze_mcs,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/fifo_generator_0/sim/fifo_generator_0.v,1575862874,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v,,fifo_generator_0,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/fifo_generator_1/sim/fifo_generator_1.v,1575902473,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v,,fifo_generator_1,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/new/data_interactionddr4.v,1575961648,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/new/ddr4_mem_burst.v,,data_interactionddr4,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/new/ddr4_mem_burst.v,1575726036,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/new/example_tb.v,,ddr4_mem_burst,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/new/ddr_example.v,1575821837,verilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/new/data_interactionddr4.v,,ddr_example,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/Native_DDR_project.srcs/sources_1/new/example_tb.v,1575628507,verilog,,,,example_tb,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/MemoryArray.sv,1575606207,verilog,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/ddr4_model.sv,,,MemArray,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/StateTable.sv,1575606207,verilog,,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/StateTableCore.sv,StateTable,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/StateTableCore.sv,1575606207,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/arch_defines.v,1575606207,verilog,,,,,,,,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/arch_package.sv,1575606207,systemVerilog,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/MemoryArray.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/StateTable.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/ddr4_model.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/interface.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/proj_package.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/sdrmddr4.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/proj_package.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/arch_defines.v,$unit_arch_package_sv;arch_package,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/ddr4_model.sv,1575606207,systemVerilog,,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/ddr4_sdram_model_wrapper.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/arch_defines.v;D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/StateTable.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/MemoryArray.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/timing_tasks.sv,ddr4_model,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/ddr4_sdram_model_wrapper.sv,1575606208,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/sdrmddr4.sv,,,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/interface.sv,1575606207,systemVerilog,,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/ddr4_sdram_model_wrapper.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/ddr4_sdram_model_wrapper.sv,DDR4_if,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/proj_package.sv,1575606207,systemVerilog,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/StateTable.sv;D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/ddr4_model.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/ddr4_model.sv,D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/ddr4_sdram_model_wrapper.sv,proj_package,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/sdrmddr4.sv,1575781394,systemVerilog,,,,sdrmddr4;short,,,../../../../Native_DDR_project.srcs/sources_1/ip/clk_wiz_0;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/ip_1/rtl/map;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/cal;../../../../Native_DDR_project.srcs/sources_1/ip/ddr4_0/rtl/ip_top;../../../../imports,,,,,
D:/Code_Programmed/Vivado_file/FPGA_CNN/Native_DDR_project/imports/timing_tasks.sv,1575606208,verilog,,,,,,,,,,,,
