config_controller_w_reload - Quartus II Compilation Report File
-------------------------------------------------------------------------------

+------------------------------------------------------------------------------------------------------------------------------------+
| Report Information                                                                                                                 |
+--------------------+---------------------------------------------------------------------------------------------------------------+
| Project            | D:\qdesigns2_2\sub_designs\MAX_7064_FLASH_config_controller_w_reload/                                         |
| Compiler Settings  | config_controller_w_reload                                                                                    |
| Quartus II Version | 2.2 Build 176 02/04/2003 SP 1 SJ Full Version                                                                 |
+--------------------+---------------------------------------------------------------------------------------------------------------+

Table of Contents
    Compilation Report
        Legal Notice
        Project Settings
            General Settings
        Results for "config_controller_w_reload" Compiler Settings
            Summary
            Compiler Settings
            Messages
            Hierarchy
            Logic Options
            Synthesis Section
                Resource Utilization by Entity
            Device Options
            Equations
            Floorplan View
            Pin-Out File
            Resource Section
                Resource Usage Summary
                Resource Utilization by Entity
                Input Pins
                Output Pins
                Bidir Pins
                All Package Pins
                Control Signals
                Global & Other Fast Signals
                Non-Global High Fan-Out Signals
                I/O Standards Section
                    I/O Standard
                    Dedicated Inputs I/O
                Output Pin Load For Reported TCO
                LAB and Routing Section
                    Interconnect Usage Summary
                    LAB Macrocells
                    Logic Cell Interconnection
            Timing Analyses
                Timing Settings
                fmax (not incl. delays to/from pins)
                Register-to-Register fmax
                tsu (Input Setup Times)
                th (Input Hold Times)
                tco (Clock to Output Delays)
            Processing Time

+-----------------------------------------------------------------------------+
| Legal Notice                                                                |
+-----------------------------------------------------------------------------+
Copyright (C) 1991-2003 Altera Corporation
Any  megafunction  design,  and related netlist (encrypted  or  decrypted),
support information,  device programming or simulation file,  and any other
associated  documentation or information  provided by  Altera  or a partner
under  Altera's   Megafunction   Partnership   Program  may  be  used  only
to program  PLD  devices (but not masked  PLD  devices) from  Altera.   Any
other  use  of such  megafunction  design,  netlist,  support  information,
device programming or simulation file,  or any other  related documentation
or information  is prohibited  for  any  other purpose,  including, but not
limited to  modification,  reverse engineering,  de-compiling, or use  with
any other  silicon devices,  unless such use is  explicitly  licensed under
a separate agreement with  Altera  or a megafunction partner.  Title to the
intellectual property,  including patents,  copyrights,  trademarks,  trade
secrets,  or maskworks,  embodied in any such megafunction design, netlist,
support  information,  device programming or simulation file,  or any other
related documentation or information provided by  Altera  or a megafunction
partner, remains with Altera, the megafunction partner, or their respective
licensors. No other licenses, including any licenses needed under any third
party's intellectual property, are provided herein.


+-----------------------------------------------------------------------------+
| General Settings                                                            |
+-----------------------------------------------------------------------------+
+-------------------+----------------------------+
| Option            | Setting                    |
+-------------------+----------------------------+
| Start date & time | 01/11/2005 10:51:34        |
| Main task         | Compilation                |
| Settings name     | config_controller_w_reload |
+-------------------+----------------------------+

+-----------------------------------------------------------------------------+
| Summary                                                                     |
+-----------------------------------------------------------------------------+
+-------------------------------------+-----------------------------------------------+
| Processing status                   | Fitting Successful - Tue Jan 11 10:51:46 2005 |
| Timing requirements/analysis status | Requirements met                              |
| Chip name                           | config_controller_w_reload                    |
| Device for compilation              | EPM7064AETC44-7                               |
| Total macrocells                    | 34 / 64 ( 53 % )                              |
| Total pins                          | 34 / 36 ( 94 % )                              |
| Device for timing analysis          | EPM7064AETC44-7                               |
+-------------------------------------+-----------------------------------------------+

+-----------------------------------------------------------------------------+
| Compiler Settings                                                           |
+-----------------------------------------------------------------------------+
+----------------------------------------------------------+-----------------------------+
| Option                                                   | Setting                     |
+----------------------------------------------------------+-----------------------------+
| Chip name                                                | config_controller_w_reload  |
| Family name                                              | MAX7000AE                   |
| Focus entity name                                        | |config_controller_w_reload |
| Device                                                   | EPM7064AETC44-7             |
| Disk space/compilation speed tradeoff                    | Normal                      |
| Preserve fewer node names                                | On                          |
| Optimize timing                                          | Normal compilation          |
| Optimize IOC register placement for timing               | On                          |
| Fast Fit compilation                                     | Off                         |
| Perform WYSIWYG primitive resynthesis                    | Off                         |
| Perform gate-level register retiming                     | Off                         |
| Use Fitter timing information during synthesis           | Off                         |
| Duplicate logic elements during fitting                  | Off                         |
| Duplicate logic elements/resythesize LUTs during fitting | Off                         |
| SignalProbe compilation                                  | Off                         |
| Generate compressed bitstreams                           | Off                         |
+----------------------------------------------------------+-----------------------------+

+-----------------------------------------------------------------------------+
| Messages                                                                    |
+-----------------------------------------------------------------------------+
Info: Found 1 design units and 1 entities in source file D:\qdesigns2_2\sub_designs\MAX_7064_FLASH_config_controller\extra_clock_counter.tdf
  Info: Found entity 1: extra_clock_counter
Info: Found 1 design units and 1 entities in source file D:\qdesigns2_2\sub_designs\MAX_7064_FLASH_config_controller\address_counter.tdf
  Info: Found entity 1: address_counter
Info: Found 1 design units and 1 entities in source file D:\qdesigns2_2\sub_designs\MAX_7064_FLASH_config_controller\data_bit_counter.tdf
  Info: Found entity 1: data_bit_counter
Info: Found 1 design units and 1 entities in source file D:\qdesigns2_2\sub_designs\MAX_7064_FLASH_config_controller\dclk_divider.tdf
  Info: Found entity 1: dclk_divider
Info: Found 1 design units and 1 entities in source file D:\qdesigns2_2\sub_designs\MAX_7064_FLASH_config_controller_w_reload\config_controller_w_reload.tdf
  Info: Found entity 1: config_controller_w_reload
Info: Found 1 design units and 1 entities in source file C:\quartus\libraries\megafunctions\lpm_counter.tdf
  Info: Found entity 1: lpm_counter
Info: Registers with preset signals will power up high
Info: Implemented 64 device resources
  Info: Implemented 6 input pins
  Info: Implemented 2 output pins
  Info: Implemented 22 bidirectional pins
  Info: Implemented 34 macrocells
Info: Selected device EPM7064AETC44-7 for design config_controller_w_reload
Warning: I/O standard setting for individual pin A[0] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[1] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[2] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[3] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[4] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[5] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[6] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[7] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[8] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[9] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[10] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[11] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[12] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[13] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[14] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[15] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[16] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin A[17] not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin flash_A18 not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin flash_CS_n not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin flash_OE_n not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin flash_byte_n not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin Apex_nCONFIG not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin Apex_DCLK not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin Apex_CONF_DONE not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin clk_CPLD not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin RESET_n not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin Apex_reload_n not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin Apex_nSTATUS not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: I/O standard setting for individual pin Apex_boot_sel not supported for selected device family -- setting I/O standard for pins according to device-wide I/O standard
Warning: Found pins functioning as undefined clocks and/or memory enables
  Info: Assuming node clk_CPLD is an undefined clock
Info: Clock clk_CPLD has Internal fmax of 129.87 MHz between source register dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0] and destination register State_Done (period= 7.7 ns)
  Info: + Longest register to register delay is 4.500 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC58; REG Node = 'dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]'
    Info: 2: + IC(2.000 ns) + CELL(2.500 ns) = 4.500 ns; Loc. = LC11; REG Node = 'State_Done'
    Info: Total cell delay = 2.500 ns
    Info: Total interconnect delay = 2.000 ns
  Info: - Smallest clock skew is 0.000 ns
    Info: + Shortest clock path from clock clk_CPLD to destination register is 2.600 ns
      Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = Pin_37; CLK Node = 'clk_CPLD'
      Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC11; REG Node = 'State_Done'
      Info: Total cell delay = 2.600 ns
    Info: - Longest clock path from clock clk_CPLD to source register is 2.600 ns
      Info: 1: + IC(0.000 ns) + CELL(1.700 ns) = 1.700 ns; Loc. = Pin_37; CLK Node = 'clk_CPLD'
      Info: 2: + IC(0.000 ns) + CELL(0.900 ns) = 2.600 ns; Loc. = LC58; REG Node = 'dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]'
      Info: Total cell delay = 2.600 ns
  Info: + Micro clock to output delay of source is 1.200 ns
  Info: + Micro setup delay of destination is 2.000 ns
Info: All timing requirements were met. See Report window for more details.

+-----------------------------------------------------------------------------+
| Hierarchy                                                                   |
+-----------------------------------------------------------------------------+
Hierarchy
  config_controller_w_reload
    address_counter:The_Address_Counter
      lpm_counter:lpm_counter_component
    data_bit_counter:The_Data_Bit_Counter
      lpm_counter:lpm_counter_component
    dclk_divider:The_Dclk_Divider
      lpm_counter:lpm_counter_component

+-----------------------------------------------------------------------------+
| Logic Options                                                               |
+-----------------------------------------------------------------------------+
+--------------------------------------------------+-------+
| Name                                             | Value |
+--------------------------------------------------+-------+
| Optimization Technique -- MAX 7000B/7000AE/3000A | Speed |
| Power-Up Don't Care                              | On    |
+--------------------------------------------------+-------+

+-----------------------------------------------------------------------------+
| Resource Utilization by Entity                                              |
+-----------------------------------------------------------------------------+
+--------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+
| Compilation Hierarchy Node                 | Macrocells | Pins | Full Hierarchy Name                                                                                 |
+--------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+
| |config_controller_w_reload                | 34         | 30   | |config_controller_w_reload                                                                         |
|    |address_counter:The_Address_Counter|   | 18         | 0    | |config_controller_w_reload|address_counter:The_Address_Counter                                     |
|       |lpm_counter:lpm_counter_component|  | 18         | 0    | |config_controller_w_reload|address_counter:The_Address_Counter|lpm_counter:lpm_counter_component   |
|    |data_bit_counter:The_Data_Bit_Counter| | 3          | 0    | |config_controller_w_reload|data_bit_counter:The_Data_Bit_Counter                                   |
|       |lpm_counter:lpm_counter_component|  | 3          | 0    | |config_controller_w_reload|data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component |
|    |dclk_divider:The_Dclk_Divider|         | 2          | 0    | |config_controller_w_reload|dclk_divider:The_Dclk_Divider                                           |
|       |lpm_counter:lpm_counter_component|  | 2          | 0    | |config_controller_w_reload|dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component         |
+--------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Device Options                                                              |
+-----------------------------------------------------------------------------+
+------------------------------------------------------------------+---------------------+
| Option                                                           | Setting             |
+------------------------------------------------------------------+---------------------+
| Auto-restart configuration after error                           | Off                 |
| Release clears before tri-states                                 | Off                 |
| Enable user-supplied start-up clock (CLKUSR)                     | Off                 |
| Enable device-wide reset (DEV_CLRn)                              | Off                 |
| Enable device-wide output enable (DEV_OE)                        | Off                 |
| Enable INIT_DONE output                                          | Off                 |
| Auto-increment JTAG user code for multiple configuration devices | On                  |
| Disable CONF_DONE and nSTATUS pull-ups on configuration device   | Off                 |
| Generate compressed bitstreams                                   | Off                 |
| Generate Tabular Text File (.ttf)                                | Off                 |
| Generate Raw Binary File (.rbf)                                  | Off                 |
| Generate Hexadecimal Output File (.hexout)                       | Off                 |
| Configuration scheme                                             | Passive Serial      |
| Hexadecimal Output File count direction                          | Up                  |
| Hexadecimal Output File start address                            | 0                   |
| Reserve all unused pins                                          | As input tri-stated |
| Security bit                                                     | Off                 |
| Base pin-out file on sameframe device                            | Off                 |
| Auto user code                                                   | Off                 |
| Configuration device auto user code                              | Off                 |
| JTAG user code for target device                                 | 0XFFFFFFFF          |
+------------------------------------------------------------------+---------------------+

+-----------------------------------------------------------------------------+
| Equations                                                                   |
+-----------------------------------------------------------------------------+
The equations can be found in D:\qdesigns2_2\sub_designs\MAX_7064_FLASH_config_controller_w_reload\config_controller_w_reload.eqn.htm.

+-----------------------------------------------------------------------------+
| Floorplan View                                                              |
+-----------------------------------------------------------------------------+
Floorplan report data cannot be output to ASCII.
Please use Quartus II to view the floorplan report data.

+-----------------------------------------------------------------------------+
| Pin-Out File                                                                |
+-----------------------------------------------------------------------------+
The pin-out file can be found in D:\qdesigns2_2\sub_designs\MAX_7064_FLASH_config_controller_w_reload\config_controller_w_reload.pin.

+-----------------------------------------------------------------------------+
| Resource Usage Summary                                                      |
+-----------------------------------------------------------------------------+
+----------------------------+------------------+
| Resource                   | Usage            |
+----------------------------+------------------+
| Logic cells                | 34 / 64 ( 53 % ) |
| Registers                  | 31 / 64 ( 48 % ) |
| User inserted logic cells  | 0                |
| I/O pins                   | 34 / 36 ( 94 % ) |
| Clock pins                 | 2                |
| Dedicated input pins       | 2                |
| Global signals             | 2                |
| Shareable expanders        | 0 / 64 ( 0 % )   |
| Parallel expanders         | 0 / 60 ( 0 % )   |
| Cells using turbo bit      | 34 / 64 ( 53 % ) |
| Maximum fan-out node       | clk_CPLD         |
| Maximum fan-out            | 31               |
| Total fan-out              | 428              |
| Average fan-out            | 6.29             |
+----------------------------+------------------+

+-----------------------------------------------------------------------------+
| Resource Utilization by Entity                                              |
+-----------------------------------------------------------------------------+
+--------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+
| Compilation Hierarchy Node                 | Macrocells | Pins | Full Hierarchy Name                                                                                 |
+--------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+
| |config_controller_w_reload                | 34         | 34   | |config_controller_w_reload                                                                         |
|    |address_counter:The_Address_Counter|   | 18         | 0    | |config_controller_w_reload|address_counter:The_Address_Counter                                     |
|       |lpm_counter:lpm_counter_component|  | 18         | 0    | |config_controller_w_reload|address_counter:The_Address_Counter|lpm_counter:lpm_counter_component   |
|    |data_bit_counter:The_Data_Bit_Counter| | 3          | 0    | |config_controller_w_reload|data_bit_counter:The_Data_Bit_Counter                                   |
|       |lpm_counter:lpm_counter_component|  | 3          | 0    | |config_controller_w_reload|data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component |
|    |dclk_divider:The_Dclk_Divider|         | 2          | 0    | |config_controller_w_reload|dclk_divider:The_Dclk_Divider                                           |
|       |lpm_counter:lpm_counter_component|  | 2          | 0    | |config_controller_w_reload|dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component         |
+--------------------------------------------+------------+------+-----------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Input Pins                                                                  |
+-----------------------------------------------------------------------------+
+----------------+-------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+
| Name           | Pin # | LAB | Combinational Fan-Out | Registered Fan-Out | Global | Input Register | Power Up High | I/O Standard |
+----------------+-------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+
| Apex_CONF_DONE | 38    | --  | 2                     | 0                  | no     | no             | no            | LVTTL        |
| Apex_boot_sel  | 34    | D   | 1                     | 0                  | no     | no             | no            | LVTTL        |
| Apex_nSTATUS   | 40    | --  | 2                     | 0                  | no     | no             | no            | LVTTL        |
| Apex_reload_n  | 35    | D   | 1                     | 0                  | no     | no             | no            | LVTTL        |
| RESET_n        | 39    | --  | 3                     | 0                  | yes    | no             | no            | LVTTL        |
| clk_CPLD       | 37    | --  | 31                    | 0                  | yes    | no             | no            | LVTTL        |
+----------------+-------+-----+-----------------------+--------------------+--------+----------------+---------------+--------------+

+-----------------------------------------------------------------------------+
| Output Pins                                                                 |
+-----------------------------------------------------------------------------+
+--------------+-------+-----+-----------------+---------------+----------------+------------+-----------+--------------+
| Name         | Pin # | LAB | Output Register | Power Up High | Slow Slew Rate | Open Drain | Turbo Bit | I/O Standard |
+--------------+-------+-----+-----------------+---------------+----------------+------------+-----------+--------------+
| Apex_nCONFIG | 33    | D   | no              | no            | no             | no         | yes       | LVTTL        |
| flash_byte_n | 42    | A   | no              | yes           | no             | no         | yes       | LVTTL        |
+--------------+-------+-----+-----------------+---------------+----------------+------------+-----------+--------------+

+-----------------------------------------------------------------------------+
| Bidir Pins                                                                  |
+-----------------------------------------------------------------------------+
+------------+-------+-----+-----------------------+--------------------+--------+----------------+-----------------+---------------+----------------+------------+-----------+--------------+
| Name       | Pin # | LAB | Combinational Fan-Out | Registered Fan-Out | Global | Input Register | Output Register | Power Up High | Slow Slew Rate | Open Drain | Turbo Bit | I/O Standard |
+------------+-------+-----+-----------------------+--------------------+--------+----------------+-----------------+---------------+----------------+------------+-----------+--------------+
| A[0]       | 2     | A   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[10]      | 18    | C   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[11]      | 19    | C   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[12]      | 20    | C   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[13]      | 21    | C   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[14]      | 22    | C   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[15]      | 23    | C   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[16]      | 25    | C   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[17]      | 27    | D   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[1]       | 3     | A   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[2]       | 5     | A   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[3]       | 6     | A   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[4]       | 8     | B   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[5]       | 10    | B   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[6]       | 12    | B   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[7]       | 13    | B   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[8]       | 14    | B   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| A[9]       | 15    | B   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| Apex_DCLK  | 31    | D   | 0                     | 0                  | no     | no             | no              | no            | no             | no         | no        | LVTTL        |
| flash_A18  | 28    | D   | 0                     | 0                  | no     | no             | no              | yes           | no             | no         | no        | LVTTL        |
| flash_CS_n | 44    | A   | 0                     | 0                  | no     | no             | no              | no            | no             | yes        | no        | LVTTL        |
| flash_OE_n | 43    | A   | 0                     | 0                  | no     | no             | no              | no            | no             | yes        | no        | LVTTL        |
+------------+-------+-----+-----------------------+--------------------+--------+----------------+-----------------+---------------+----------------+------------+-----------+--------------+

+-----------------------------------------------------------------------------+
| All Package Pins                                                            |
+-----------------------------------------------------------------------------+
+-------+--------+----------------+--------------+---------+
| Pin # | Bank # | Usage          | I/O Standard | Voltage |
+-------+--------+----------------+--------------+---------+
| 1     | --     | +~TDI~         | LVTTL        |         |
| 2     | --     | A[0]           | LVTTL        |         |
| 3     | --     | A[1]           | LVTTL        |         |
| 4     | --     | GND            |              |         |
| 5     | --     | A[2]           | LVTTL        |         |
| 6     | --     | A[3]           | LVTTL        |         |
| 7     | --     | +~TMS~         | LVTTL        |         |
| 8     | --     | A[4]           | LVTTL        |         |
| 9     | --     | VCCIO          |              |         |
| 10    | --     | A[5]           | LVTTL        |         |
| 11    | --     | RESERVED_INPUT |              |         |
| 12    | --     | A[6]           | LVTTL        |         |
| 13    | --     | A[7]           | LVTTL        |         |
| 14    | --     | A[8]           | LVTTL        |         |
| 15    | --     | A[9]           | LVTTL        |         |
| 16    | --     | GND            |              |         |
| 17    | --     | VCCINT         |              |         |
| 18    | --     | A[10]          | LVTTL        |         |
| 19    | --     | A[11]          | LVTTL        |         |
| 20    | --     | A[12]          | LVTTL        |         |
| 21    | --     | A[13]          | LVTTL        |         |
| 22    | --     | A[14]          | LVTTL        |         |
| 23    | --     | A[15]          | LVTTL        |         |
| 24    | --     | GND            |              |         |
| 25    | --     | A[16]          | LVTTL        |         |
| 26    | --     | +~TCK~         | LVTTL        |         |
| 27    | --     | A[17]          | LVTTL        |         |
| 28    | --     | flash_A18      | LVTTL        |         |
| 29    | --     | VCCIO          |              |         |
| 30    | --     | RESERVED_INPUT |              |         |
| 31    | --     | Apex_DCLK      | LVTTL        |         |
| 32    | --     | *~TDO~         | LVTTL        |         |
| 33    | --     | Apex_nCONFIG   | LVTTL        |         |
| 34    | --     | Apex_boot_sel  | LVTTL        |         |
| 35    | --     | Apex_reload_n  | LVTTL        |         |
| 36    | --     | GND            |              |         |
| 37    | --     | clk_CPLD       | LVTTL        |         |
| 38    | --     | Apex_CONF_DONE | LVTTL        |         |
| 39    | --     | RESET_n        | LVTTL        |         |
| 40    | --     | Apex_nSTATUS   | LVTTL        |         |
| 41    | --     | VCCINT         |              |         |
| 42    | --     | flash_byte_n   | LVTTL        |         |
| 43    | --     | flash_OE_n     | LVTTL        |         |
| 44    | --     | flash_CS_n     | LVTTL        |         |
+-------+--------+----------------+--------------+---------+

+-----------------------------------------------------------------------------+
| Control Signals                                                             |
+-----------------------------------------------------------------------------+
+------------+----------+---------+---------------+--------+----------------------+
| Name       | Location | Fan-Out | Usage         | Global | Global Resource Used |
+------------+----------+---------+---------------+--------+----------------------+
| RESET_n    | 39       | 3       | Async. clear  | yes    | On                   |
| State_Done | LC11     | 24      | Output enable | no     | --                   |
| clk_CPLD   | 37       | 31      | Clock         | yes    | On                   |
+------------+----------+---------+---------------+--------+----------------------+

+-----------------------------------------------------------------------------+
| Global & Other Fast Signals                                                 |
+-----------------------------------------------------------------------------+
+----------+----------+---------+----------------------+
| Name     | Location | Fan-Out | Global Resource Used |
+----------+----------+---------+----------------------+
| RESET_n  | 39       | 3       | On                   |
| clk_CPLD | 37       | 31      | On                   |
+----------+----------+---------+----------------------+

+-----------------------------------------------------------------------------+
| Non-Global High Fan-Out Signals                                             |
+-----------------------------------------------------------------------------+
+---------------------------------------------------------------------------------+---------+
| Name                                                                            | Fan-Out |
+---------------------------------------------------------------------------------+---------+
| restart_sequence_n~29bal                                                        | 29      |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | 26      |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | 26      |
| State_Done                                                                      | 24      |
| State_Counting                                                                  | 24      |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | 20      |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | 19      |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | 19      |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | 18      |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | 18      |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | 17      |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3]   | 16      |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4]   | 15      |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]   | 14      |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6]   | 13      |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7]   | 12      |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8]   | 11      |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9]   | 10      |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10]  | 9       |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11]  | 8       |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12]  | 7       |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13]  | 6       |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14]  | 5       |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15]  | 4       |
| try_user_config                                                                 | 3       |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16]  | 3       |
| Apex_nSTATUS                                                                    | 2       |
| Apex_CONF_DONE                                                                  | 2       |
| counter_wrapped                                                                 | 2       |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]  | 2       |
| eek_an_error                                                                    | 2       |
| nCONFIG_reg                                                                     | 2       |
| Apex_boot_sel                                                                   | 1       |
| Apex_reload_n                                                                   | 1       |
| sync_boot_sel                                                                   | 1       |
| State_Waiting_For_nSTATUS                                                       | 1       |
| dclk~8                                                                          | 1       |
| State_Done~37                                                                   | 1       |
+---------------------------------------------------------------------------------+---------+

+-----------------------------------------------------------------------------+
| I/O Standard                                                                |
+-----------------------------------------------------------------------------+
+--------------+------------+----------------------+-------------------+-------------------+-------+
| I/O Standard | Input Vref | Dedicated Input Pins | Pins in I/O Bank1 | Pins in I/O Bank2 | Total |
+--------------+------------+----------------------+-------------------+-------------------+-------+
| LVTTL        | -          | 4                    | 0                 | 0                 | 4     |
+--------------+------------+----------------------+-------------------+-------------------+-------+

+-----------------------------------------------------------------------------+
| Dedicated Inputs I/O                                                        |
+-----------------------------------------------------------------------------+
+----------------+-------+-------+-------+--------------+------------+---------+
| Name           | Pin # | Type  | VCCIO | I/O Standard | Input Vref | Current |
+----------------+-------+-------+-------+--------------+------------+---------+
| Apex_CONF_DONE | 38    | Input | --    | LVTTL        | -          | 0 mA    |
| Apex_nSTATUS   | 40    | Input | --    | LVTTL        | -          | 0 mA    |
| RESET_n        | 39    | Input | --    | LVTTL        | -          | 0 mA    |
| clk_CPLD       | 37    | Input | --    | LVTTL        | -          | 0 mA    |
+----------------+-------+-------+-------+--------------+------------+---------+

+-----------------------------------------------------------------------------+
| Output Pin Load For Reported TCO                                            |
+-----------------------------------------------------------------------------+
+--------------+-------+------------------------+
| I/O Standard | Load  | Termination Resistance |
+--------------+-------+------------------------+
| LVTTL        | 10 pF | Not Available          |
| LVCMOS       | 10 pF | Not Available          |
| 3.3-V PCI    | 10 pF | 25 Ohm                 |
| 2.5 V        | 10 pF | Not Available          |
+--------------+-------+------------------------+

+-----------------------------------------------------------------------------+
| Interconnect Usage Summary                                                  |
+-----------------------------------------------------------------------------+
+----------------------------+-------------------+
| Interconnect Resource Type | Usage             |
+----------------------------+-------------------+
| Output enables             | 1 / 6 ( 16 % )    |
| PIA buffers                | 88 / 144 ( 61 % ) |
+----------------------------+-------------------+

+-----------------------------------------------------------------------------+
| LAB Macrocells                                                              |
+-----------------------------------------------------------------------------+
+----------------------------------------+-----------------------------+
| Number of Macrocells  (Average = 8.50) | Number of LABs  (Total = 4) |
+----------------------------------------+-----------------------------+
| 0                                      | 0                           |
| 1                                      | 0                           |
| 2                                      | 0                           |
| 3                                      | 0                           |
| 4                                      | 0                           |
| 5                                      | 0                           |
| 6                                      | 0                           |
| 7                                      | 1                           |
| 8                                      | 1                           |
| 9                                      | 1                           |
| 10                                     | 1                           |
+----------------------------------------+-----------------------------+

+-----------------------------------------------------------------------------+
| Logic Cell Interconnection                                                  |
+-----------------------------------------------------------------------------+
+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| LAB | Logic Cell | Input                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | Output                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|  A  | LC14       | State_Done                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    | flash_OE_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |
|  A  | LC16       | clk_CPLD, nCONFIG_reg, State_Waiting_For_nSTATUS, Apex_CONF_DONE, restart_sequence_n~29bal, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | flash_byte_n, dclk~8, eek_an_error, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                   |
|  A  | LC2        | clk_CPLD, Apex_nSTATUS, restart_sequence_n~29bal, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | State_Counting                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|  A  | LC13       | clk_CPLD, RESET_n, State_Done, try_user_config, counter_wrapped, Apex_nSTATUS, State_Counting                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | try_user_config, restart_sequence_n~29bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
|  A  | LC5        | clk_CPLD, restart_sequence_n~29bal, data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | A[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|  A  | LC11       | clk_CPLD, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], Apex_CONF_DONE, State_Done, counter_wrapped, restart_sequence_n~29bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | A[0], A[1], A[2], A[3], A[4], A[5], A[6], A[7], A[8], A[9], A[10], A[11], A[12], A[13], A[14], A[15], A[16], A[17], flash_A18, flash_CS_n, State_Done~37, Apex_DCLK, eek_an_error, State_Done                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|  A  | LC4        | clk_CPLD, restart_sequence_n~29bal, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | A[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
|  A  | LC3        | clk_CPLD, restart_sequence_n~29bal, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | A[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                |
|  A  | LC1        | clk_CPLD, restart_sequence_n~29bal, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | A[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|  B  | LC26       | eek_an_error, RESET_n, Apex_reload_n                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | State_Counting, nCONFIG_reg, State_Waiting_For_nSTATUS, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Done, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped, data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], sync_boot_sel |
|  B  | LC28       | clk_CPLD, Apex_boot_sel, restart_sequence_n~29bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | try_user_config                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               |
|  B  | LC17       | clk_CPLD, restart_sequence_n~29bal, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | A[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         |
|  B  | LC19       | clk_CPLD, restart_sequence_n~29bal, data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | A[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|  B  | LC20       | clk_CPLD, restart_sequence_n~29bal, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | A[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
|  B  | LC21       | clk_CPLD, restart_sequence_n~29bal, data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | A[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
|  B  | LC25       | clk_CPLD, restart_sequence_n~29bal, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | A[5], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
|  B  | LC30       | clk_CPLD, restart_sequence_n~29bal, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | A[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |
|  C  | LC46       | clk_CPLD, restart_sequence_n~29bal, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]                                                                                 | A[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|  C  | LC41       | clk_CPLD, restart_sequence_n~29bal, data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]                                                                                                                                                                 | A[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|  C  | LC40       | clk_CPLD, restart_sequence_n~29bal, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]                                                                                                                                                                                                                                                 | A[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|  C  | LC37       | clk_CPLD, restart_sequence_n~29bal, data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]                                                                                                                                                                                                                                                                                                                                 | A[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|  C  | LC36       | clk_CPLD, restart_sequence_n~29bal, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]                                                                                                                                                                                                                                                                                                                                                                                                                 | A[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|  C  | LC35       | clk_CPLD, restart_sequence_n~29bal, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | A[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|  C  | LC33       | clk_CPLD, restart_sequence_n~29bal, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 | A[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|  D  | LC56       | clk_CPLD, restart_sequence_n~29bal, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | dclk~8, State_Counting, nCONFIG_reg, State_Waiting_For_nSTATUS, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Done, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                           |
|  D  | LC58       | clk_CPLD, restart_sequence_n~29bal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            | State_Counting, nCONFIG_reg, State_Waiting_For_nSTATUS, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Done, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0]                                                                                                          |
|  D  | LC49       | clk_CPLD, restart_sequence_n~29bal, data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5] | A[17], counter_wrapped                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        |
|  D  | LC51       | clk_CPLD, RESET_n, eek_an_error, try_user_config, sync_boot_sel                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | flash_A18, eek_an_error, try_user_config                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|  D  | LC50       | clk_CPLD, restart_sequence_n~29bal, address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]                                                                                                                                                                                                                                                                                                                                      | eek_an_error, State_Done                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      |
|  D  | LC52       | clk_CPLD, restart_sequence_n~29bal, data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
|  D  | LC59       | clk_CPLD, restart_sequence_n~29bal, data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0], State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2]                                                                                                                                                                                                                                                                                                                                                                                                                         |
|  D  | LC60       | clk_CPLD, restart_sequence_n~29bal, State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16], address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2], data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1]                                                                                                                                                                                                                                                                                                                                        |
|  D  | LC57       | clk_CPLD, restart_sequence_n~29bal, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1], dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          | Apex_nCONFIG, State_Counting                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |
|  D  | LC53       | State_Counting, dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | Apex_DCLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     |
+-----+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Timing Settings                                                             |
+-----------------------------------------------------------------------------+
+--------------------------------+-------------+------------------+------------------------------------------------------------------+--------------------+
| Assignment File                | Source Name | Destination Name | Option                                                           | Setting            |
+--------------------------------+-------------+------------------+------------------------------------------------------------------+--------------------+
| config_controller_w_reload.psf |             |                  | Include external delays to/from device pins in fmax calculations | Off                |
| config_controller_w_reload.psf |             |                  | Run All Timing Analyses                                          | Off                |
| config_controller_w_reload.psf |             |                  | Ignore user-defined clock settings                               | On                 |
| config_controller_w_reload.psf |             |                  | FMAX_REQUIREMENT                                                 | 33.33 MHz          |
| config_controller_w_reload.psf |             |                  | Default hold multicycle                                          | Same As Multicycle |
| config_controller_w_reload.psf |             |                  | Cut off feedback from I/O pins                                   | On                 |
| config_controller_w_reload.psf |             |                  | Cut off clear and preset signal paths                            | On                 |
| config_controller_w_reload.psf |             |                  | Cut off read during write signal paths                           | On                 |
| config_controller_w_reload.psf |             |                  | Cut paths between unrelated clock domains                        | On                 |
| config_controller_w_reload.psf |             |                  | Number of paths to report                                        | 200                |
| config_controller_w_reload.psf |             |                  | Number of destination nodes to report                            | 10                 |
| config_controller_w_reload.psf |             |                  | Number of source nodes to report per destination node            | 10                 |
| config_controller_w_reload.psf |             |                  | Maximum Strongly Connected Component loop size                   | 50                 |
|                                |             |                  | Device name                                                      | EPM7064AETC44-7    |
+--------------------------------+-------------+------------------+------------------------------------------------------------------+--------------------+

+-----------------------------------------------------------------------------+
| fmax (not incl. delays to/from pins)                                        |
+-----------------------------------------------------------------------------+
+------------------------------------------------------------------------------------------+---------------+------------------------------------------------------------+
| Clock Name                                                                               | Required fmax | Actual fmax (period)                                       |
|    -- Destination Register Name                                                          |               |                                                            |
|       -- Source Register Name                                                            |               |                                                            |
+------------------------------------------------------------------------------------------+---------------+------------------------------------------------------------+
| clk_CPLD                                                                                 | 33.33 MHz     | 129.87 MHz ( period = 7.700 ns )                           |
|    -- State_Done                                                                         | 33.33 MHz     | 129.87 MHz ( period = 7.700 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | 33.33 MHz     | 129.87 MHz ( period = 7.700 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | 33.33 MHz     | 129.87 MHz ( period = 7.700 ns )                           |
|       -- counter_wrapped                                                                 | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- State_Done                                                                      | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|    -- eek_an_error                                                                       | 33.33 MHz     | 129.87 MHz ( period = 7.700 ns )                           |
|       -- State_Counting                                                                  | 33.33 MHz     | 129.87 MHz ( period = 7.700 ns )                           |
|       -- try_user_config                                                                 | 33.33 MHz     | 133.33 MHz ( period = 7.500 ns )                           |
|       -- counter_wrapped                                                                 | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- State_Done                                                                      | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|    -- try_user_config                                                                    | 33.33 MHz     | 133.33 MHz ( period = 7.500 ns )                           |
|       -- try_user_config                                                                 | 33.33 MHz     | 133.33 MHz ( period = 7.500 ns )                           |
|       -- eek_an_error                                                                    | 33.33 MHz     | 133.33 MHz ( period = 7.500 ns )                           |
|       -- sync_boot_sel                                                                   | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|    -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]            | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|    -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]            | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]     | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]  | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- State_Counting                                                                  | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- Timing analysis results restricted.                                             |               | To change the limit use Timing Settings (Assignments menu) |
|    -- data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2]    | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- State_Counting                                                                  | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|    -- data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1]    | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- State_Counting                                                                  | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|    -- data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0]    | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- State_Counting                                                                  | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|    -- State_Counting                                                                     | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- State_Waiting_For_nSTATUS                                                       | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- nCONFIG_reg                                                                     | 33.33 MHz     | 135.14 MHz ( period = 7.400 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|       -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | 33.33 MHz     | 161.29 MHz ( period = 6.200 ns )                           |
|    -- Timing analysis results restricted.                                                |               | To change the limit use Timing Settings (Assignments menu) |
+------------------------------------------------------------------------------------------+---------------+------------------------------------------------------------+

+-----------------------------------------------------------------------------+
| Register-to-Register fmax                                                   |
+-----------------------------------------------------------------------------+
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------+------------------------+----------------------------------+----------------------------------+
| Source Register Name                                                            | Destination Register Name                                                       | Source Clock Name | Destination Clock Name | Required fmax                    | Actual fmax (period)             |
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------+------------------------+----------------------------------+----------------------------------+
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | State_Done                                                                      | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 129.87 MHz ( period = 7.700 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | State_Done                                                                      | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 129.87 MHz ( period = 7.700 ns ) |
| State_Counting                                                                  | eek_an_error                                                                    | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 129.87 MHz ( period = 7.700 ns ) |
| try_user_config                                                                 | eek_an_error                                                                    | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 133.33 MHz ( period = 7.500 ns ) |
| try_user_config                                                                 | try_user_config                                                                 | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 133.33 MHz ( period = 7.500 ns ) |
| eek_an_error                                                                    | try_user_config                                                                 | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 133.33 MHz ( period = 7.500 ns ) |
| counter_wrapped                                                                 | State_Done                                                                      | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| State_Done                                                                      | State_Done                                                                      | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| State_Waiting_For_nSTATUS                                                       | State_Counting                                                                  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| nCONFIG_reg                                                                     | State_Counting                                                                  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15]  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13]  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10]  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11]  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12]  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14]  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16]  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| counter_wrapped                                                                 | eek_an_error                                                                    | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| State_Done                                                                      | eek_an_error                                                                    | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| sync_boot_sel                                                                   | try_user_config                                                                 | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 135.14 MHz ( period = 7.400 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | counter_wrapped                                                                 | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | counter_wrapped                                                                 | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | counter_wrapped                                                                 | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | State_Counting                                                                  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | State_Counting                                                                  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | nCONFIG_reg                                                                     | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | nCONFIG_reg                                                                     | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | State_Waiting_For_nSTATUS                                                       | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | State_Waiting_For_nSTATUS                                                       | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9]   | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[0] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[1] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| data_bit_counter:The_Data_Bit_Counter|lpm_counter:lpm_counter_component|dffs[2] | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[0]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]         | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]   | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| State_Counting                                                                  | address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14]  | clk_CPLD          | clk_CPLD               | 33.33 MHz ( period = 30.003 ns ) | 161.29 MHz ( period = 6.200 ns ) |
| Timing analysis restricted to 200 rows.                                         | To change the limit use Timing Settings (Assignments menu)                      |                   |                        |                                  |                                  |
+---------------------------------------------------------------------------------+---------------------------------------------------------------------------------+-------------------+------------------------+----------------------------------+----------------------------------+

+-----------------------------------------------------------------------------+
| tsu (Input Setup Times)                                                     |
+-----------------------------------------------------------------------------+
+---------------------------------+------------+
| Data Pin Name                   | Actual tsu |
|    -- Register Name             |            |
|       -- Clock Name             |            |
+---------------------------------+------------+
| Apex_CONF_DONE                  | 4.700 ns   |
|    -- State_Counting            | 4.700 ns   |
|       -- clk_CPLD               | 4.700 ns   |
|    -- State_Done                | 4.700 ns   |
|       -- clk_CPLD               | 4.700 ns   |
| Apex_nSTATUS                    | 4.700 ns   |
|    -- State_Waiting_For_nSTATUS | 4.700 ns   |
|       -- clk_CPLD               | 4.700 ns   |
|    -- eek_an_error              | 4.700 ns   |
|       -- clk_CPLD               | 4.700 ns   |
| Apex_boot_sel                   | 4.700 ns   |
|    -- sync_boot_sel             | 4.700 ns   |
|       -- clk_CPLD               | 4.700 ns   |
+---------------------------------+------------+

+-----------------------------------------------------------------------------+
| th (Input Hold Times)                                                       |
+-----------------------------------------------------------------------------+
+---------------------------------+-----------+
| Data Pin Name                   | Actual th |
|    -- Register Name             |           |
|       -- Clock Name             |           |
+---------------------------------+-----------+
| Apex_CONF_DONE                  | <= 0 ns   |
|    -- State_Counting            | <= 0 ns   |
|       -- clk_CPLD               | <= 0 ns   |
|    -- State_Done                | <= 0 ns   |
|       -- clk_CPLD               | <= 0 ns   |
| Apex_nSTATUS                    | <= 0 ns   |
|    -- State_Waiting_For_nSTATUS | <= 0 ns   |
|       -- clk_CPLD               | <= 0 ns   |
|    -- eek_an_error              | <= 0 ns   |
|       -- clk_CPLD               | <= 0 ns   |
| Apex_boot_sel                   | <= 0 ns   |
|    -- sync_boot_sel             | <= 0 ns   |
|       -- clk_CPLD               | <= 0 ns   |
+---------------------------------+-----------+

+-----------------------------------------------------------------------------+
| tco (Clock to Output Delays)                                                |
+-----------------------------------------------------------------------------+
+--------------------------------------------------------------------------------------+------------+
| Output Name                                                                          | Actual tco |
|    -- Register Name                                                                  |            |
|       -- Clock Name                                                                  |            |
+--------------------------------------------------------------------------------------+------------+
| Apex_DCLK                                                                            | 10.500 ns  |
|    -- State_Counting                                                                 | 10.500 ns  |
|       -- clk_CPLD                                                                    | 10.500 ns  |
|    -- dclk_divider:The_Dclk_Divider|lpm_counter:lpm_counter_component|dffs[1]        | 10.500 ns  |
|       -- clk_CPLD                                                                    | 10.500 ns  |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
| flash_OE_n                                                                           | 10.200 ns  |
|    -- State_Done                                                                     | 10.200 ns  |
|       -- clk_CPLD                                                                    | 10.200 ns  |
| A[0]                                                                                 | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[0]  | 5.400 ns   |
|       -- clk_CPLD                                                                    | 5.400 ns   |
| A[1]                                                                                 | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[1]  | 5.400 ns   |
|       -- clk_CPLD                                                                    | 5.400 ns   |
| A[2]                                                                                 | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[2]  | 5.400 ns   |
|       -- clk_CPLD                                                                    | 5.400 ns   |
| A[3]                                                                                 | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[3]  | 5.300 ns   |
|       -- clk_CPLD                                                                    | 5.300 ns   |
| A[4]                                                                                 | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[4]  | 5.300 ns   |
|       -- clk_CPLD                                                                    | 5.300 ns   |
| A[5]                                                                                 | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[5]  | 5.300 ns   |
|       -- clk_CPLD                                                                    | 5.300 ns   |
| A[6]                                                                                 | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[6]  | 5.300 ns   |
|       -- clk_CPLD                                                                    | 5.300 ns   |
| A[7]                                                                                 | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[7]  | 5.300 ns   |
|       -- clk_CPLD                                                                    | 5.300 ns   |
| A[8]                                                                                 | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[8]  | 5.300 ns   |
|       -- clk_CPLD                                                                    | 5.300 ns   |
| A[9]                                                                                 | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[9]  | 5.200 ns   |
|       -- clk_CPLD                                                                    | 5.200 ns   |
| A[10]                                                                                | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[10] | 5.200 ns   |
|       -- clk_CPLD                                                                    | 5.200 ns   |
| A[11]                                                                                | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[11] | 5.200 ns   |
|       -- clk_CPLD                                                                    | 5.200 ns   |
| A[12]                                                                                | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[12] | 5.200 ns   |
|       -- clk_CPLD                                                                    | 5.200 ns   |
| A[13]                                                                                | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[13] | 5.200 ns   |
|       -- clk_CPLD                                                                    | 5.200 ns   |
| A[14]                                                                                | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[14] | 5.200 ns   |
|       -- clk_CPLD                                                                    | 5.200 ns   |
| A[15]                                                                                | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[15] | 5.200 ns   |
|       -- clk_CPLD                                                                    | 5.200 ns   |
| A[16]                                                                                | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[16] | 5.100 ns   |
|       -- clk_CPLD                                                                    | 5.100 ns   |
| A[17]                                                                                | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- address_counter:The_Address_Counter|lpm_counter:lpm_counter_component|dffs[17] | 5.100 ns   |
|       -- clk_CPLD                                                                    | 5.100 ns   |
| flash_A18                                                                            | 9.500 ns   |
|    -- State_Done                                                                     | 9.500 ns   |
|       -- clk_CPLD                                                                    | 9.500 ns   |
|    -- try_user_config                                                                | 5.200 ns   |
|       -- clk_CPLD                                                                    | 5.200 ns   |
| flash_byte_n                                                                         | 5.400 ns   |
|    -- State_Counting                                                                 | 5.400 ns   |
|       -- clk_CPLD                                                                    | 5.400 ns   |
| Apex_nCONFIG                                                                         | 5.100 ns   |
|    -- nCONFIG_reg                                                                    | 5.100 ns   |
|       -- clk_CPLD                                                                    | 5.100 ns   |
| flash_CS_n                                                                           | 5.100 ns   |
|    -- State_Done                                                                     | 5.100 ns   |
|       -- clk_CPLD                                                                    | 5.100 ns   |
+--------------------------------------------------------------------------------------+------------+

+-----------------------------------------------------------------------------+
| Processing Time                                                             |
+-----------------------------------------------------------------------------+
+-------------------+--------------+
| Module Name       | Elapsed Time |
+-------------------+--------------+
| Database Builder  | 00:00:00     |
| Logic Synthesizer | 00:00:02     |
| Fitter            | 00:00:05     |
| Assembler         | 00:00:00     |
| Timing Analyzer   | 00:00:00     |
| Total             | 00:00:08     |
+-------------------+--------------+

