{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1476764218992 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1476764218999 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 18 17:16:58 2016 " "Processing started: Tue Oct 18 17:16:58 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1476764218999 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1476764218999 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off group27 -c group27 " "Command: quartus_map --read_settings_files=on --write_settings_files=off group27 -c group27" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1476764219000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1476764219775 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "group27.vhd 2 1 " "Found 2 design units, including 1 entities, in source file group27.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 group27-mix " "Found design unit 1: group27-mix" {  } { { "group27.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/group27.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221240 ""} { "Info" "ISGN_ENTITY_NAME" "1 group27 " "Found entity 1: group27" {  } { { "group27.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/group27.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476764221240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_cmp15.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_cmp15.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S_CMP15-mix " "Found design unit 1: S_CMP15-mix" {  } { { "S_CMP15.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/S_CMP15.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221288 ""} { "Info" "ISGN_ENTITY_NAME" "1 S_CMP15 " "Found entity 1: S_CMP15" {  } { { "S_CMP15.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/S_CMP15.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476764221288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_cmp7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_cmp7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S_CMP7-mix " "Found design unit 1: S_CMP7-mix" {  } { { "S_CMP7.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/S_CMP7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221321 ""} { "Info" "ISGN_ENTITY_NAME" "1 S_CMP7 " "Found entity 1: S_CMP7" {  } { { "S_CMP7.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/S_CMP7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476764221321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file shift_reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 shift_reg-mix " "Found design unit 1: shift_reg-mix" {  } { { "shift_reg.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/shift_reg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221354 ""} { "Info" "ISGN_ENTITY_NAME" "1 shift_reg " "Found entity 1: shift_reg" {  } { { "shift_reg.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/shift_reg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476764221354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg-Behavioral " "Found design unit 1: seven_seg-Behavioral" {  } { { "seven_seg.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/seven_seg.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221404 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg " "Found entity 1: seven_seg" {  } { { "seven_seg.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/seven_seg.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476764221404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file s_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 S_counter-archi " "Found design unit 1: S_counter-archi" {  } { { "S_counter.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/S_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221517 ""} { "Info" "ISGN_ENTITY_NAME" "1 S_counter " "Found entity 1: S_counter" {  } { { "S_counter.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/S_counter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476764221517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "n_cmp7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file n_cmp7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 N_CMP7-mix " "Found design unit 1: N_CMP7-mix" {  } { { "N_CMP7.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/N_CMP7.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221557 ""} { "Info" "ISGN_ENTITY_NAME" "1 N_CMP7 " "Found entity 1: N_CMP7" {  } { { "N_CMP7.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/N_CMP7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476764221557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-Behavioral " "Found design unit 1: display-Behavioral" {  } { { "display.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/display.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221604 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.vhd" "" { Text "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/display.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476764221604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "a.bdf 1 1 " "Found 1 design units, including 1 entities, in source file a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 a " "Found entity 1: a" {  } { { "a.bdf" "" { Schematic "//uoa.auckland.ac.nz/engdfs/Home/isuk218/Downloads/group27 (VHDL_CPLD)/a.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1476764221671 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1476764221671 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "a " "Elaborating entity \"a\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1476764221976 ""}
