<?xml version="1.0"?>
<Checkpoint Version="4" Minor="0">
	<BUILD_NUMBER Name="1215546"/>
	<FULL_BUILD Name="SW Build 1215546 on Mon Apr 27 19:22:08 MDT 2015"/>
	<Part Name="xc7z020clg484-1"/>
	<BoardPart Name="em.avnet.com:zed:part0:1.3"/>
	<Top Name="partA_OLED_ip_0_1"/>
	<DisableAutoIOBuffers Name="1"/>
	<OutOfContext Name="1"/>
	<File Type="EDIF" Name="partA_OLED_ip_0_1.edf" ModTime="1442861945"/>
	<File Type="VERILOG_STUB" Name="partA_OLED_ip_0_1_stub.v" ModTime="1442861945"/>
	<File Type="VHDL_STUB" Name="partA_OLED_ip_0_1_stub.vhdl" ModTime="1442861945"/>
	<File Type="XN" Name="partA_OLED_ip_0_1.xn" ModTime="1442861946"/>
	<File Type="INCR" Name="partA_OLED_ip_0_1.incr" ModTime="1442861946"/>
	<File Type="PSR" Name="partA_OLED_ip_0_1.psr" ModTime="1442861946"/>
	<File Type="WDF" Name="partA_OLED_ip_0_1.wdf" ModTime="1442861946"/>
</Checkpoint>

