#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Nov 27 21:04:08 2019
# Process ID: 27932
# Current directory: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent20268 C:\Users\nekha\OneDrive\GitHub\TD4\Vivado\TD4E\TD4E.xpr
# Log file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/vivado.log
# Journal file: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.2/data/ip'.
open_project: Time (s): cpu = 00:00:22 ; elapsed = 00:00:12 . Memory (MB): peak = 901.828 ; gain = 183.746
update_compile_order -fileset sources_1
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:core:1.0 [get_ips  design_1_core_0_0] -log ip_upgrade.log
Adding cell -- xilinx.com:user:core:1.0 - core_0
Successfully read diagram <design_1> from BD file <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd>
Upgrading 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_core_0_0 from core_v1_0 1.0 to core_v1_0 1.0
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 1020.953 ; gain = 105.344
export_ip_user_files -of_objects [get_ips design_1_core_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'in' of cell '/core_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'out' of cell '/core_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block core_0 .
Exporting to file C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_core_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_core_0_0, cache-ID = 229eead9529fcdec; cache size = 0.269 MB.
export_ip_user_files -of_objects [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files -ipstatic_source_dir C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/modelsim} {questa=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/questa} {riviera=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/riviera} {activehdl=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7z020clg484-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1186.320 ; gain = 73.344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_core_0_0' [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/.Xil/Vivado-27932-DESKTOP-6OPJTB7/realtime/design_1_core_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_core_0_0' (1#1) [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/.Xil/Vivado-27932-DESKTOP-6OPJTB7/realtime/design_1_core_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (2#1) [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (3#1) [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1224.883 ; gain = 111.906
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1224.883 ; gain = 111.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1224.883 ; gain = 111.906
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ip/design_1_core_0_0/design_1_core_0_0.dcp' for cell 'design_1_i/core_0'
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 18 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1590.777 ; gain = 477.801
14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1590.777 ; gain = 477.801
report_ip_status -name ip_status 
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1590.777 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_core_0_0' [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/.Xil/Vivado-27932-DESKTOP-6OPJTB7/realtime/design_1_core_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_core_0_0' (1#1) [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/.Xil/Vivado-27932-DESKTOP-6OPJTB7/realtime/design_1_core_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (2#1) [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (3#1) [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1618.145 ; gain = 27.367
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1618.145 ; gain = 27.367
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1618.145 ; gain = 27.367
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ip/design_1_core_0_0/design_1_core_0_0.dcp' for cell 'design_1_i/core_0'
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 18 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
refresh_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:09 . Memory (MB): peak = 1634.215 ; gain = 43.438
open_bd_design {C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:core:1.0 [get_ips  design_1_core_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_core_0_0 from core_v1_0 1.0 to core_v1_0 1.0
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_core_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'in' of cell '/core_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'out' of cell '/core_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block core_0 .
Exporting to file C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_core_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 4 design_1_core_0_0_synth_1
[Wed Nov 27 21:24:07 2019] Launched design_1_core_0_0_synth_1...
Run output will be captured here: C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.runs/design_1_core_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files -ipstatic_source_dir C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/modelsim} {questa=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/questa} {riviera=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/riviera} {activehdl=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
wait_on_run design_1_core_0_0_synth_1
[Wed Nov 27 21:24:25 2019] Waiting for design_1_core_0_0_synth_1 to finish...
[Wed Nov 27 21:24:30 2019] Waiting for design_1_core_0_0_synth_1 to finish...
[Wed Nov 27 21:24:35 2019] Waiting for design_1_core_0_0_synth_1 to finish...
[Wed Nov 27 21:24:40 2019] Waiting for design_1_core_0_0_synth_1 to finish...
[Wed Nov 27 21:24:51 2019] Waiting for design_1_core_0_0_synth_1 to finish...

*** Running vivado
    with args -log design_1_core_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_core_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_core_0_0.tcl -notrace
Command: synth_design -top design_1_core_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12052 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 442.609 ; gain = 91.629
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_core_0_0' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ip/design_1_core_0_0/synth/design_1_core_0_0.sv:58]
INFO: [Synth 8-6157] synthesizing module 'core' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/core.sv:23]
	Parameter im_width bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'gen_reg' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:21]
	Parameter im_width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'gen_reg' (1#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:21]
INFO: [Synth 8-6157] synthesizing module 'inc_reg' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:35]
	Parameter im_width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'inc_reg' (2#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:35]
INFO: [Synth 8-6157] synthesizing module 'ram_controller' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:50]
	Parameter im_width bound to: 4 - type: integer 
WARNING: [Synth 8-5788] Register data_to_ram_write_reg in module ram_controller is has both Set and reset with same priority. This may cause simulation mismatches. Consider rewriting code  [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:65]
INFO: [Synth 8-6155] done synthesizing module 'ram_controller' (3#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:50]
INFO: [Synth 8-6157] synthesizing module 'source_selector' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:68]
	Parameter im_width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'source_selector' (4#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:68]
INFO: [Synth 8-6157] synthesizing module 'adder' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:88]
	Parameter im_width bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'adder' (5#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:88]
INFO: [Synth 8-6157] synthesizing module 'decoder' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:100]
INFO: [Synth 8-226] default block is never used [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:110]
INFO: [Synth 8-6155] done synthesizing module 'decoder' (6#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:100]
WARNING: [Synth 8-3848] Net ram_in in module/entity core does not have driver. [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/core.sv:37]
INFO: [Synth 8-6155] done synthesizing module 'core' (7#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/core.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1_core_0_0' (8#1) [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ip/design_1_core_0_0/synth/design_1_core_0_0.sv:58]
WARNING: [Synth 8-3331] design ram_controller has unconnected port address[3]
WARNING: [Synth 8-3331] design ram_controller has unconnected port address[2]
WARNING: [Synth 8-3331] design ram_controller has unconnected port address[1]
WARNING: [Synth 8-3331] design ram_controller has unconnected port address[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 497.309 ; gain = 146.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 497.309 ; gain = 146.328
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 497.309 ; gain = 146.328
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 497.309 ; gain = 146.328
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 8     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module gen_reg 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
Module inc_reg 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module ram_controller 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 2     
Module adder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 662.898 ; gain = 311.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 662.898 ; gain = 311.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3332] Sequential element (inst/ram_c/data_to_ram_write_reg[3]) is unused and will be removed from module design_1_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ram_c/data_to_ram_write_reg[2]) is unused and will be removed from module design_1_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ram_c/data_to_ram_write_reg[1]) is unused and will be removed from module design_1_core_0_0.
INFO: [Synth 8-3332] Sequential element (inst/ram_c/data_to_ram_write_reg[0]) is unused and will be removed from module design_1_core_0_0.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 662.898 ; gain = 311.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 662.898 ; gain = 311.918
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[3] with 1st driver pin 'inst/ram_c/data_out_reg[3]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[3] with 2nd driver pin 'inst/reg_B/out_reg[3]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[2] with 1st driver pin 'inst/ram_c/data_out_reg[2]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[2] with 2nd driver pin 'inst/reg_B/out_reg[2]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[1] with 1st driver pin 'inst/ram_c/data_out_reg[1]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[1] with 2nd driver pin 'inst/reg_B/out_reg[1]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:31]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[0] with 1st driver pin 'inst/ram_c/data_out_reg[0]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:63]
CRITICAL WARNING: [Synth 8-3352] multi-driven net inst/B[0] with 2nd driver pin 'inst/reg_B/out_reg[0]/Q' [c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ipshared/f1f1/basic_elements.sv:31]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        4|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 662.898 ; gain = 311.918
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 662.898 ; gain = 311.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 662.898 ; gain = 311.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 662.898 ; gain = 311.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 662.898 ; gain = 311.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT2 |     1|
|3     |LUT3 |     5|
|4     |LUT4 |     8|
|5     |LUT5 |     3|
|6     |LUT6 |     7|
|7     |FDCE |    28|
+------+-----+------+

Report Instance Areas: 
+------+-------------+---------------+------+
|      |Instance     |Module         |Cells |
+------+-------------+---------------+------+
|1     |top          |               |    53|
|2     |  inst       |core           |    52|
|3     |    ram_c    |ram_controller |     5|
|4     |    reg_A    |gen_reg        |    15|
|5     |    reg_B    |gen_reg_0      |     5|
|6     |    reg_Bank |gen_reg_1      |     5|
|7     |    reg_Out  |gen_reg_2      |     5|
|8     |    reg_PC   |inc_reg        |    12|
|9     |    reg_Page |gen_reg_3      |     5|
+------+-------------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 662.898 ; gain = 311.918
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 8 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 662.898 ; gain = 311.918
Synthesis Optimization Complete : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 662.898 ; gain = 311.918
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
28 Infos, 6 Warnings, 8 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 767.898 ; gain = 428.387
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.runs/design_1_core_0_0_synth_1/design_1_core_0_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1261.902 ; gain = 494.004
INFO: [Coretcl 2-1482] Added synthesis output to IP cache for IP c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ip/design_1_core_0_0/design_1_core_0_0.xci
INFO: [Coretcl 2-1174] Renamed 8 cell refs.
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.runs/design_1_core_0_0_synth_1/design_1_core_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_core_0_0_utilization_synth.rpt -pb design_1_core_0_0_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1265.914 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 21:24:51 2019...
[Wed Nov 27 21:24:56 2019] design_1_core_0_0_synth_1 finished
wait_on_run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:30 . Memory (MB): peak = 1639.063 ; gain = 0.000
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
synth_design -rtl -name rtl_2
Command: synth_design -rtl -name rtl_2
Starting synth_design
Using part: xc7z020clg484-1
Top: design_1_wrapper
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1642.293 ; gain = 2.988
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_core_0_0' [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/.Xil/Vivado-27932-DESKTOP-6OPJTB7/realtime/design_1_core_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_core_0_0' (1#1) [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/.Xil/Vivado-27932-DESKTOP-6OPJTB7/realtime/design_1_core_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (2#1) [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (3#1) [C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.398 ; gain = 40.094
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.398 ; gain = 40.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1679.398 ; gain = 40.094
---------------------------------------------------------------------------------
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ip/design_1_core_0_0/design_1_core_0_0.dcp' for cell 'design_1_i/core_0'
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 18 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 26 OBUFs to IO ports without IO buffers.

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1809.473 ; gain = 170.168
13 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1809.473 ; gain = 170.410
current_design rtl_1
close_design
open_bd_design {C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd}
update_ip_catalog -rebuild -scan_changes
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new'.
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/nekha/OneDrive/GitHub/TD4/Vivado/ip_repo'.
report_ip_status -name ip_status
upgrade_ip -vlnv xilinx.com:user:core:1.0 [get_ips  design_1_core_0_0] -log ip_upgrade.log
Upgrading 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd'
INFO: [IP_Flow 19-1972] Upgraded design_1_core_0_0 from core_v1_0 1.0 to core_v1_0 1.0
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to 'C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips design_1_core_0_0] -no_script -sync -force -quiet
generate_target all [get_files  C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
CRITICAL WARNING: [BD 41-1367] The port name 'in' of cell '/core_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
CRITICAL WARNING: [BD 41-1367] The port name 'out' of cell '/core_0' is a reserved keyword in a Hardware Description Language. Please consider renaming the port.
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd> 
VHDL Output written to : C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/synth/design_1.v
VHDL Output written to : C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/sim/design_1.v
VHDL Output written to : C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block core_0 .
Exporting to file C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Block Design Tcl file C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/hw_handoff/design_1_bd.tcl
Generated Hardware Definition File C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/synth/design_1.hwdef
catch { config_ip_cache -export [get_ips -all design_1_core_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_core_0_0, cache-ID = 229eead9529fcdec; cache size = 0.269 MB.
export_ip_user_files -of_objects [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files -ipstatic_source_dir C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/modelsim} {questa=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/questa} {riviera=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/riviera} {activehdl=C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property location {227 -70} [get_bd_intf_ports IO]
set_property location {224 -91} [get_bd_intf_ports to_RAM]
set_property location {233 -110} [get_bd_intf_ports to_ROM]
close [ open C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/Adapters.sv w ]
add_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/Adapters.sv
update_compile_order -fileset sources_1
create_bd_intf_port -mode Master -vlnv xilinx.com:interface:gpio_rtl:1.0 io_to_gpio
set_property location {255 -46} [get_bd_intf_ports io_to_gpio]
delete_bd_objs [get_bd_intf_nets core_0_IO] [get_bd_intf_ports IO]
undo
INFO: [Common 17-17] undo 'delete_bd_objs [get_bd_intf_nets core_0_IO] [get_bd_intf_ports IO]'
undo
INFO: [Common 17-17] undo 'set_property location {255 -46} [get_bd_intf_ports io_to_gpio]'
delete_bd_objs [get_bd_intf_ports io_to_gpio]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_0
endgroup
set_property location {2.5 687 -206} [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Memory_Type {Single_Port_ROM} CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {4} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.Port_A_Write_Rate {0} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {4} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {4} CONFIG.Write_Width_B {4} CONFIG.Read_Width_B {4}] [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {16} CONFIG.Write_Depth_A {16} CONFIG.Read_Width_A {16} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells blk_mem_gen_0]
set_property location {2 696 -145} [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Depth_A {256} CONFIG.Enable_A {Always_Enabled}] [get_bd_cells blk_mem_gen_0]
set_property location {2 673 -297} [get_bd_cells blk_mem_gen_0]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
delete_bd_objs [get_bd_cells blk_mem_gen_1]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
connect_bd_net [get_bd_ports clk] [get_bd_pins blk_mem_gen_0/clka]
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_0/clka is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
delete_bd_objs [get_bd_nets clk_1]
connect_bd_net [get_bd_ports clk] [get_bd_pins core_0/clk]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:blk_mem_gen:8.4 blk_mem_gen_1
endgroup
set_property location {3 674 -178} [get_bd_cells blk_mem_gen_1]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Enable_32bit_Address {false} CONFIG.Use_Byte_Write_Enable {false} CONFIG.Byte_Size {9} CONFIG.Write_Width_A {256} CONFIG.Write_Depth_A {8} CONFIG.Read_Width_A {256} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {256} CONFIG.Read_Width_B {256} CONFIG.Register_PortA_Output_of_Memory_Primitives {true} CONFIG.Use_RSTA_Pin {false} CONFIG.use_bram_block {Stand_Alone} CONFIG.EN_SAFETY_CKT {false}] [get_bd_cells blk_mem_gen_1]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_bd_cells blk_mem_gen_1]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Use_Byte_Write_Enable {true} CONFIG.Byte_Size {8} CONFIG.Write_Width_A {16} CONFIG.Read_Width_A {16} CONFIG.Operating_Mode_A {WRITE_FIRST} CONFIG.Write_Width_B {16} CONFIG.Read_Width_B {16}] [get_bd_cells blk_mem_gen_1]
delete_bd_objs [get_bd_intf_nets core_0_ROM] [get_bd_intf_ports to_ROM]
delete_bd_objs [get_bd_intf_nets core_0_RAM] [get_bd_intf_ports to_RAM]
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property -dict [list CONFIG.Write_Width_A {8} CONFIG.Read_Width_A {8} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_bd_cells blk_mem_gen_1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:xlslice:1.0 xlslice_0
endgroup
set_property location {2.5 406 -197} [get_bd_cells xlslice_0]
export_ip_user_files -of_objects  [get_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/Adapters.sv] -no_script -reset -force -quiet
remove_files  C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/Adapters.sv
delete_bd_objs [get_bd_cells xlslice_0]
connect_bd_net [get_bd_pins core_0/bank] [get_bd_pins blk_mem_gen_1/addra]
WARNING: [BD 41-1306] The connection to interface pin /core_0/bank is being overridden by the user. This pin will not be connected as a part of interface connection ROM
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/addra is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
delete_bd_objs [get_bd_nets core_0_bank]
connect_bd_net [get_bd_pins core_0/ram_w] [get_bd_pins blk_mem_gen_1/wea]
WARNING: [BD 41-1306] The connection to interface pin /core_0/ram_w is being overridden by the user. This pin will not be connected as a part of interface connection RAM
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/wea is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
startgroup
endgroup
connect_bd_net [get_bd_pins core_0/ram_read] [get_bd_pins blk_mem_gen_1/douta]
WARNING: [BD 41-1306] The connection to interface pin /core_0/ram_read is being overridden by the user. This pin will not be connected as a part of interface connection RAM
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/douta is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
connect_bd_net [get_bd_pins core_0/ram_write] [get_bd_pins blk_mem_gen_1/dina]
WARNING: [BD 41-1306] The connection to interface pin /core_0/ram_write is being overridden by the user. This pin will not be connected as a part of interface connection RAM
WARNING: [BD 41-1306] The connection to interface pin /blk_mem_gen_1/dina is being overridden by the user. This pin will not be connected as a part of interface connection BRAM_PORTA
set_property location {3 685 32} [get_bd_cells blk_mem_gen_1]
set_property location {2 687 93} [get_bd_cells blk_mem_gen_1]
set_property location {2 686 -193} [get_bd_cells blk_mem_gen_0]
set_property location {1.5 495 -194} [get_bd_cells blk_mem_gen_0]
close [ open C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/address_modifier.sv w ]
add_files C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/new/address_modifier.sv
update_compile_order -fileset sources_1
report_ip_status -name ip_status 
save_bd_design
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/design_1.bd> 
Wrote  : <C:/Users/nekha/OneDrive/GitHub/TD4/Vivado/TD4E/TD4E.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
exit
INFO: [Common 17-206] Exiting Vivado at Wed Nov 27 22:08:07 2019...
