Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" into library work
Parsing module <InstructionCache>.
Parsing module <DataCache>.
Parsing module <VexRiscv>.
Analyzing Verilog file "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" into library work
Parsing module <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10442: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10451: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10512: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10553: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10696: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10727: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10755: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10786: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10814: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10845: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10873: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10904: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10932: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10963: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10991: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11022: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11050: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11081: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11109: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11140: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11168: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11199: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11227: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11258: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11286: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11317: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11345: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11376: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11404: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11435: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11463: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11494: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11522: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11553: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11581: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11612: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11640: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11666: Port SHIFTOUT1 is not connected to this instance

Elaborating module <top>.
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 34: Using initial value of soc_basesoc_ctrl_reset_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 76: Using initial value of soc_basesoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 89: Using initial value of soc_basesoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 108: Using initial value of soc_basesoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 121: Using initial value of soc_basesoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 149: Using initial value of soc_basesoc_interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 155: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 257: Using initial value of soc_suart_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 270: Using initial value of soc_suart_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 271: Using initial value of soc_suart_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 307: Using initial value of soc_suart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 308: Using initial value of soc_suart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 324: Using initial value of soc_suart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 361: Using initial value of soc_suart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 389: Using initial value of soc_spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 428: Using initial value of soc_half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 587: Using initial value of soc_basesoc_sdram_inti_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 603: Using initial value of soc_basesoc_sdram_inti_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 619: Using initial value of soc_basesoc_sdram_inti_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 635: Using initial value of soc_basesoc_sdram_inti_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 778: Using initial value of soc_basesoc_sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 794: Using initial value of soc_basesoc_sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 810: Using initial value of soc_basesoc_sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 826: Using initial value of soc_basesoc_sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 846: Using initial value of soc_basesoc_sdram_dfi_p0_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 862: Using initial value of soc_basesoc_sdram_dfi_p1_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 878: Using initial value of soc_basesoc_sdram_dfi_p2_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 894: Using initial value of soc_basesoc_sdram_dfi_p3_act_n since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 968: Using initial value of soc_basesoc_sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 969: Using initial value of soc_basesoc_sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 973: Using initial value of soc_basesoc_sdram_timer_load since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 974: Using initial value of soc_basesoc_sdram_timer_load_count since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1001: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1002: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1018: Using initial value of soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1090: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1091: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1107: Using initial value of soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1179: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1180: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1196: Using initial value of soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1268: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1269: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1285: Using initial value of soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1357: Using initial value of soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1358: Using initial value of soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1374: Using initial value of soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1446: Using initial value of soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1447: Using initial value of soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1463: Using initial value of soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1535: Using initial value of soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1536: Using initial value of soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1552: Using initial value of soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1624: Using initial value of soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1625: Using initial value of soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1641: Using initial value of soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1693: Using initial value of soc_basesoc_sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1694: Using initial value of soc_basesoc_sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1695: Using initial value of soc_basesoc_sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1713: Using initial value of soc_basesoc_sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1714: Using initial value of soc_basesoc_sdram_choose_req_want_activates since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1729: Using initial value of soc_basesoc_sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1730: Using initial value of soc_basesoc_sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1735: Using initial value of soc_basesoc_sdram_steerer0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1736: Using initial value of soc_basesoc_sdram_steerer1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1737: Using initial value of soc_basesoc_sdram_steerer2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1738: Using initial value of soc_basesoc_sdram_steerer3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1739: Using initial value of soc_basesoc_sdram_steerer4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1740: Using initial value of soc_basesoc_sdram_steerer5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1741: Using initial value of soc_basesoc_sdram_steerer6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1742: Using initial value of soc_basesoc_sdram_steerer7 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1767: Using initial value of soc_basesoc_sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1770: Using initial value of soc_basesoc_sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1884: Using initial value of vns_locked0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1885: Using initial value of vns_locked1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1886: Using initial value of vns_locked2 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1887: Using initial value of vns_locked3 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1888: Using initial value of vns_locked4 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1889: Using initial value of vns_locked5 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1890: Using initial value of vns_locked6 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 1891: Using initial value of vns_locked7 since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10406: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2609: Assignment to soc_opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2649: Assignment to soc_opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2654: Assignment to soc_opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2872: Assignment to soc_suart_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2873: Assignment to soc_suart_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2877: Assignment to soc_suart_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2923: Assignment to soc_suart_tx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2948: Assignment to soc_suart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2949: Assignment to soc_suart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 2953: Assignment to soc_suart_rx_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3003: Assignment to soc_half_rate_phy_dfi_p1_act_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3090: Assignment to soc_half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3091: Assignment to soc_half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3094: Assignment to soc_half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3095: Assignment to soc_half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3118: Assignment to soc_dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3150: Assignment to soc_dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3166: Assignment to soc_dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3186: Assignment to soc_basesoc_sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3202: Assignment to soc_basesoc_sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3218: Assignment to soc_basesoc_sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3234: Assignment to soc_basesoc_sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3600: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3697: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3698: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3699: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3859: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3860: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 3861: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4021: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4022: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4023: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4183: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4184: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4185: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4345: Assignment to soc_basesoc_sdram_bankmachine4_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4346: Assignment to soc_basesoc_sdram_bankmachine4_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4347: Assignment to soc_basesoc_sdram_bankmachine4_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4507: Assignment to soc_basesoc_sdram_bankmachine5_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4508: Assignment to soc_basesoc_sdram_bankmachine5_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4509: Assignment to soc_basesoc_sdram_bankmachine5_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4669: Assignment to soc_basesoc_sdram_bankmachine6_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4670: Assignment to soc_basesoc_sdram_bankmachine6_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4671: Assignment to soc_basesoc_sdram_bankmachine6_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4831: Assignment to soc_basesoc_sdram_bankmachine7_cmd_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4832: Assignment to soc_basesoc_sdram_bankmachine7_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4833: Assignment to soc_basesoc_sdram_bankmachine7_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 4967: Assignment to soc_basesoc_sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5004: Assignment to soc_basesoc_sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5194: Assignment to vns_roundrobin0_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5195: Assignment to vns_roundrobin0_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5199: Assignment to vns_roundrobin1_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5200: Assignment to vns_roundrobin1_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5204: Assignment to vns_roundrobin2_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5205: Assignment to vns_roundrobin2_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5209: Assignment to vns_roundrobin3_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5210: Assignment to vns_roundrobin3_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5214: Assignment to vns_roundrobin4_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5215: Assignment to vns_roundrobin4_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5219: Assignment to vns_roundrobin5_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5220: Assignment to vns_roundrobin5_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5224: Assignment to vns_roundrobin6_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5225: Assignment to vns_roundrobin6_ce ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5229: Assignment to vns_roundrobin7_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5230: Assignment to vns_roundrobin7_ce ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5297: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5298: Assignment to soc_basesoc_word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5380: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5365: Assignment to soc_basesoc_port_wdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5420: Assignment to soc_basesoc_interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5421: Assignment to soc_basesoc_interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5425: Assignment to vns_wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5451: Assignment to soc_basesoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5452: Assignment to soc_basesoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5454: Assignment to soc_basesoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5455: Assignment to soc_basesoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5456: Assignment to soc_basesoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5462: Assignment to soc_basesoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5463: Assignment to soc_basesoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5466: Assignment to soc_basesoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5469: Assignment to soc_basesoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5470: Assignment to soc_basesoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5472: Assignment to soc_spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5473: Assignment to soc_spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5475: Assignment to soc_spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5476: Assignment to soc_spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5477: Assignment to soc_spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5506: Assignment to soc_basesoc_ctrl_reset_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5516: Assignment to vns_basesoc_csrbank0_bus_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5517: Assignment to vns_basesoc_csrbank0_bus_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5518: Assignment to vns_basesoc_csrbank0_bus_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5519: Assignment to vns_basesoc_csrbank0_bus_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5520: Assignment to vns_basesoc_csrbank0_bus_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5521: Assignment to vns_basesoc_csrbank0_bus_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5522: Assignment to vns_basesoc_csrbank0_bus_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5523: Assignment to vns_basesoc_csrbank0_bus_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5524: Assignment to soc_basesoc_ctrl_storage ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5534: Assignment to vns_basesoc_csrbank1_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5535: Assignment to vns_basesoc_csrbank1_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5550: Assignment to vns_basesoc_csrbank2_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5551: Assignment to vns_basesoc_csrbank2_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5552: Assignment to vns_basesoc_csrbank2_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5553: Assignment to vns_basesoc_csrbank2_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5554: Assignment to vns_basesoc_csrbank2_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5555: Assignment to vns_basesoc_csrbank2_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5556: Assignment to vns_basesoc_csrbank2_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5557: Assignment to vns_basesoc_csrbank2_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5558: Assignment to vns_basesoc_csrbank2_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5559: Assignment to vns_basesoc_csrbank2_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5560: Assignment to vns_basesoc_csrbank2_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5561: Assignment to vns_basesoc_csrbank2_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5562: Assignment to vns_basesoc_csrbank2_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5563: Assignment to vns_basesoc_csrbank2_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5564: Assignment to vns_basesoc_csrbank2_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5565: Assignment to vns_basesoc_csrbank2_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5566: Assignment to vns_basesoc_csrbank2_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5567: Assignment to vns_basesoc_csrbank2_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5568: Assignment to vns_basesoc_csrbank2_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5569: Assignment to vns_basesoc_csrbank2_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5570: Assignment to vns_basesoc_csrbank2_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5571: Assignment to vns_basesoc_csrbank2_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5572: Assignment to vns_basesoc_csrbank2_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5573: Assignment to vns_basesoc_csrbank2_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5574: Assignment to vns_basesoc_csrbank2_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5575: Assignment to vns_basesoc_csrbank2_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5576: Assignment to vns_basesoc_csrbank2_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5577: Assignment to vns_basesoc_csrbank2_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5578: Assignment to vns_basesoc_csrbank2_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5579: Assignment to vns_basesoc_csrbank2_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5580: Assignment to vns_basesoc_csrbank2_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5581: Assignment to vns_basesoc_csrbank2_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5582: Assignment to vns_basesoc_csrbank2_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5583: Assignment to vns_basesoc_csrbank2_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5584: Assignment to vns_basesoc_csrbank2_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5585: Assignment to vns_basesoc_csrbank2_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5586: Assignment to vns_basesoc_csrbank2_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5587: Assignment to vns_basesoc_csrbank2_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5588: Assignment to vns_basesoc_csrbank2_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5589: Assignment to vns_basesoc_csrbank2_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5590: Assignment to vns_basesoc_csrbank2_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5591: Assignment to vns_basesoc_csrbank2_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5592: Assignment to vns_basesoc_csrbank2_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5593: Assignment to vns_basesoc_csrbank2_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5594: Assignment to vns_basesoc_csrbank2_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5595: Assignment to vns_basesoc_csrbank2_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5596: Assignment to vns_basesoc_csrbank2_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5597: Assignment to vns_basesoc_csrbank2_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5598: Assignment to vns_basesoc_csrbank2_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5599: Assignment to vns_basesoc_csrbank2_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5600: Assignment to vns_basesoc_csrbank2_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5601: Assignment to vns_basesoc_csrbank2_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5602: Assignment to vns_basesoc_csrbank2_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5603: Assignment to vns_basesoc_csrbank2_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5604: Assignment to vns_basesoc_csrbank2_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5605: Assignment to vns_basesoc_csrbank2_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5606: Assignment to vns_basesoc_csrbank2_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5607: Assignment to vns_basesoc_csrbank2_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5608: Assignment to vns_basesoc_csrbank2_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5609: Assignment to vns_basesoc_csrbank2_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5610: Assignment to vns_basesoc_csrbank2_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5611: Assignment to vns_basesoc_csrbank2_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5612: Assignment to vns_basesoc_csrbank2_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5613: Assignment to vns_basesoc_csrbank2_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5614: Assignment to vns_basesoc_csrbank2_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5615: Assignment to vns_basesoc_csrbank2_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5616: Assignment to vns_basesoc_csrbank2_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5617: Assignment to vns_basesoc_csrbank2_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5618: Assignment to vns_basesoc_csrbank2_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5619: Assignment to vns_basesoc_csrbank2_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5620: Assignment to vns_basesoc_csrbank2_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5621: Assignment to vns_basesoc_csrbank2_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5622: Assignment to vns_basesoc_csrbank2_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5623: Assignment to vns_basesoc_csrbank2_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5624: Assignment to vns_basesoc_csrbank2_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5625: Assignment to vns_basesoc_csrbank2_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5626: Assignment to vns_basesoc_csrbank2_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5627: Assignment to vns_basesoc_csrbank2_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5628: Assignment to vns_basesoc_csrbank2_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5629: Assignment to vns_basesoc_csrbank2_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5630: Assignment to vns_basesoc_csrbank2_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5631: Assignment to vns_basesoc_csrbank2_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5632: Assignment to vns_basesoc_csrbank2_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5633: Assignment to vns_basesoc_csrbank2_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5634: Assignment to vns_basesoc_csrbank2_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5635: Assignment to vns_basesoc_csrbank2_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5636: Assignment to vns_basesoc_csrbank2_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5637: Assignment to vns_basesoc_csrbank2_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5685: Assignment to vns_basesoc_csrbank3_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5686: Assignment to vns_basesoc_csrbank3_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5715: Assignment to soc_basesoc_sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5731: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5732: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5733: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5734: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5735: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5736: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5737: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5738: Assignment to vns_basesoc_csrbank4_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5741: Assignment to soc_basesoc_sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5757: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5758: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5759: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5760: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5761: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5762: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5763: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5764: Assignment to vns_basesoc_csrbank4_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5767: Assignment to soc_basesoc_sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5783: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5784: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5785: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5786: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5787: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5788: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5789: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5790: Assignment to vns_basesoc_csrbank4_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5793: Assignment to soc_basesoc_sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5809: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5810: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5811: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5812: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5813: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5814: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5815: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5816: Assignment to vns_basesoc_csrbank4_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5817: Assignment to soc_basesoc_sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5819: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5820: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5821: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5822: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5823: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5824: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5825: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5826: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5827: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5828: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5829: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5830: Assignment to vns_basesoc_csrbank4_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5831: Assignment to vns_basesoc_csrbank4_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5832: Assignment to vns_basesoc_csrbank4_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5909: Assignment to vns_basesoc_csrbank5_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5910: Assignment to vns_basesoc_csrbank5_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5937: Assignment to soc_basesoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5939: Assignment to vns_basesoc_csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5940: Assignment to vns_basesoc_csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5941: Assignment to vns_basesoc_csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5942: Assignment to vns_basesoc_csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5943: Assignment to vns_basesoc_csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5944: Assignment to vns_basesoc_csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5945: Assignment to vns_basesoc_csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5946: Assignment to vns_basesoc_csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5947: Assignment to soc_basesoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5948: Assignment to soc_basesoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5974: Assignment to vns_basesoc_csrbank7_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5975: Assignment to vns_basesoc_csrbank7_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5976: Assignment to vns_basesoc_csrbank7_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5977: Assignment to vns_basesoc_csrbank7_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5978: Assignment to soc_suart_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 5979: Assignment to soc_suart_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 6005: Assignment to vns_basesoc_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 6014: Assignment to vns_basesoc_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7570: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7571: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7536: Assignment to soc_half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7622: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7623: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7663: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7860: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 9129: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 7607: Assignment to vns_rbank ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10485: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10488: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10583: Assignment to soc_opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10599: Assignment to soc_suart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 10616: Assignment to soc_suart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11703: Assignment to soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11717: Assignment to soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11731: Assignment to soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11745: Assignment to soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11759: Assignment to soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11773: Assignment to soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11787: Assignment to soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11801: Assignment to soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_dat_r ignored, since the identifier is never used

Elaborating module <VexRiscv>.

Elaborating module <InstructionCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 239: Assignment to lineLoader_wayToAllocate_willClear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 241: Assignment to lineLoader_wayToAllocate_willOverflow ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 319: Assignment to decodeStage_mmuRsp_isIoAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2413: Assignment to _zz_243 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2424: Assignment to _zz_249 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2433: Assignment to _zz_250 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2434: Assignment to _zz_246 ignored, since the identifier is never used

Elaborating module <DataCache>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 664: Assignment to haltCpu ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 867: Assignment to victim_counter_willOverflow ignored, since the identifier is never used
"/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 1048. $display ERROR writeBack stuck by another plugin is not allowed
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 920: Assignment to tagsWriteLastCmd_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 1052: Assignment to stageB_loadingDone ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2475: Assignment to _zz_263 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2484: Assignment to _zz_264 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2572: Assignment to writeBack_FORMAL_PC_NEXT ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2863: Assignment to decode_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2885: Assignment to execute_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2903: Assignment to memory_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 2928: Assignment to writeBack_arbitration_redoIt ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3049: Assignment to iBus_cmd_payload_size ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3079: Assignment to dBus_cmd_payload_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3612: Assignment to CsrPlugin_misa_base ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3613: Assignment to CsrPlugin_misa_extensions ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3650: Assignment to CsrPlugin_writeBackWasWfi ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3660: Assignment to contextSwitching ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3663: Assignment to execute_CsrPlugin_illegalAccess ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3747: Assignment to execute_CsrPlugin_readEnable ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3842: Assignment to decode_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3846: Assignment to execute_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3847: Assignment to execute_arbitration_isFiring ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3850: Assignment to memory_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" Line 3854: Assignment to writeBack_arbitration_isMoving ignored, since the identifier is never used
WARNING:HDLCompiler:189 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11860: Size mismatch in connection of port <externalResetVector>. Formal port size is 32-bit while actual signal size is 1-bit.

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11967: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" Line 11987: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v".
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine0_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine1_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine2_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine3_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine4_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine4_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine4_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine5_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine5_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine5_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine6_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine6_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine6_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine7_twtpcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine7_trccon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_bankmachine7_trascon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_trrdcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_tfawcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_tccdcon_ready>.
    Set property "register_balancing = no" for signal <soc_basesoc_sdram_twtrcon_ready>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <vns_xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <vns_xilinxmultiregimpl3_regs1>.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" line 11854: Output port <iBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" line 11854: Output port <iBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" line 11854: Output port <dBusWishbone_BTE> of the instance <VexRiscv> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/build/opsis_base_vexriscv/gateware/top.v" line 11854: Output port <dBusWishbone_CTI> of the instance <VexRiscv> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 8192x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
    Found 8x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <soc_half_rate_phy_record1_cke> equivalent to <soc_half_rate_phy_record0_cke> has been removed
    Register <soc_half_rate_phy_record1_odt> equivalent to <soc_half_rate_phy_record0_odt> has been removed
    Register <soc_half_rate_phy_record1_reset_n> equivalent to <soc_half_rate_phy_record0_reset_n> has been removed
    Register <memadr_1> equivalent to <memadr> has been removed
    Register <soc_dfi_dfi_p3_rddata_valid> equivalent to <soc_dfi_dfi_p2_rddata_valid> has been removed
    Found 1-bit register for signal <soc_half_rate_phy_phase_sel>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_half>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_odt>.
    Found 15-bit register for signal <soc_half_rate_phy_record0_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record0_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cke>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <soc_half_rate_phy_record1_address>.
    Found 3-bit register for signal <soc_half_rate_phy_record1_bank>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <soc_half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <soc_half_rate_phy_postamble>.
    Found 5-bit register for signal <soc_half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <soc_half_rate_phy_r_dfi_wrdata_en>.
    Found 32-bit register for signal <soc_basesoc_ctrl_bus_errors>.
    Found 1-bit register for signal <soc_basesoc_rom_bus_ack>.
    Found 1-bit register for signal <soc_basesoc_sram_bus_ack>.
    Found 1-bit register for signal <soc_basesoc_interface_we>.
    Found 8-bit register for signal <soc_basesoc_interface_dat_w>.
    Found 14-bit register for signal <soc_basesoc_interface_adr>.
    Found 32-bit register for signal <soc_basesoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <soc_basesoc_bus_wishbone_ack>.
    Found 2-bit register for signal <soc_basesoc_counter>.
    Found 32-bit register for signal <soc_basesoc_value>.
    Found 32-bit register for signal <soc_basesoc_value_status>.
    Found 1-bit register for signal <soc_basesoc_zero_pending>.
    Found 1-bit register for signal <soc_basesoc_zero_old_trigger>.
    Found 7-bit register for signal <soc_dna_cnt>.
    Found 57-bit register for signal <soc_dna_status>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <soc_opsis_i2c_samp_count>.
    Found 1-bit register for signal <soc_opsis_i2c_samp_carry>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_i>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_i>.
    Found 1-bit register for signal <soc_opsis_i2c_scl_r>.
    Found 1-bit register for signal <soc_opsis_i2c_sda_r>.
    Found 4-bit register for signal <soc_opsis_i2c_counter>.
    Found 8-bit register for signal <soc_opsis_i2c_din>.
    Found 1-bit register for signal <soc_opsis_i2c_is_read>.
    Found 1-bit register for signal <soc_opsis_i2c_data_drv>.
    Found 1-bit register for signal <soc_opsis_i2c_data_bit>.
    Found 4-bit register for signal <vns_opsisi2c_state>.
    Found 1-bit register for signal <soc_suart_sink_ready>.
    Found 8-bit register for signal <soc_suart_tx_reg>.
    Found 4-bit register for signal <soc_suart_tx_bitcount>.
    Found 1-bit register for signal <soc_suart_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_tx>.
    Found 1-bit register for signal <soc_suart_uart_clk_txen>.
    Found 1-bit register for signal <soc_suart_source_valid>.
    Found 1-bit register for signal <soc_suart_rx_r>.
    Found 1-bit register for signal <soc_suart_rx_busy>.
    Found 4-bit register for signal <soc_suart_rx_bitcount>.
    Found 8-bit register for signal <soc_suart_source_payload_data>.
    Found 8-bit register for signal <soc_suart_rx_reg>.
    Found 32-bit register for signal <soc_suart_phase_accumulator_rx>.
    Found 1-bit register for signal <soc_suart_uart_clk_rxen>.
    Found 1-bit register for signal <soc_suart_tx_pending>.
    Found 1-bit register for signal <soc_suart_tx_old_trigger>.
    Found 1-bit register for signal <soc_suart_rx_pending>.
    Found 1-bit register for signal <soc_suart_rx_old_trigger>.
    Found 1-bit register for signal <soc_suart_tx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_tx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_tx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_tx_fifo_level0>.
    Found 1-bit register for signal <soc_suart_rx_fifo_readable>.
    Found 4-bit register for signal <soc_suart_rx_fifo_produce>.
    Found 4-bit register for signal <soc_suart_rx_fifo_consume>.
    Found 5-bit register for signal <soc_suart_rx_fifo_level0>.
    Found 1-bit register for signal <soc_spiflash_clk>.
    Found 4-bit register for signal <soc_spiflash_dqi>.
    Found 2-bit register for signal <soc_spiflash_i1>.
    Found 32-bit register for signal <soc_spiflash_sr>.
    Found 1-bit register for signal <soc_spiflash_dq_oe>.
    Found 1-bit register for signal <soc_spiflash_cs_n>.
    Found 1-bit register for signal <soc_spiflash_bus_ack>.
    Found 8-bit register for signal <soc_spiflash_counter>.
    Found 26-bit register for signal <soc_front_panel_count>.
    Found 1-bit register for signal <soc_phase_sys>.
    Found 32-bit register for signal <soc_dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <soc_dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <soc_dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector0_status>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector1_status>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector2_status>.
    Found 32-bit register for signal <soc_basesoc_sdram_phaseinjector3_status>.
    Found 9-bit register for signal <soc_basesoc_sdram_timer_count>.
    Found 14-bit register for signal <soc_basesoc_sdram_cmd_payload_a>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_cas>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_ras>.
    Found 1-bit register for signal <soc_basesoc_sdram_cmd_payload_we>.
    Found 1-bit register for signal <soc_basesoc_sdram_generator_done>.
    Found 4-bit register for signal <soc_basesoc_sdram_generator_counter>.
    Found 2-bit register for signal <vns_refresher_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine0_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine0_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine0_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine0_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine0_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine0_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine1_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine1_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine1_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine1_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine1_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine1_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine2_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine2_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine2_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine2_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine2_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine2_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine3_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine3_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine3_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine3_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine3_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine3_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine4_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine4_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine4_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine4_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine4_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine4_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine5_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine5_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine5_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine5_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine5_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine5_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine6_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine6_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine6_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine6_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine6_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine6_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_row_opened>.
    Found 14-bit register for signal <soc_basesoc_sdram_bankmachine7_row>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
    Found 4-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_valid_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_we>.
    Found 21-bit register for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_source_payload_addr>.
    Found 3-bit register for signal <soc_basesoc_sdram_bankmachine7_twtpcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_twtpcon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine7_trccon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_trccon_ready>.
    Found 2-bit register for signal <soc_basesoc_sdram_bankmachine7_trascon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_bankmachine7_trascon_ready>.
    Found 3-bit register for signal <vns_bankmachine7_state>.
    Found 5-bit register for signal <soc_basesoc_sdram_time0>.
    Found 4-bit register for signal <soc_basesoc_sdram_time1>.
    Found 3-bit register for signal <soc_basesoc_sdram_choose_cmd_grant>.
    Found 3-bit register for signal <soc_basesoc_sdram_choose_req_grant>.
    Found 3-bit register for signal <soc_basesoc_sdram_dfi_p0_bank>.
    Found 14-bit register for signal <soc_basesoc_sdram_dfi_p0_address>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p0_rddata_en>.
    Found 3-bit register for signal <soc_basesoc_sdram_dfi_p1_bank>.
    Found 14-bit register for signal <soc_basesoc_sdram_dfi_p1_address>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <soc_basesoc_sdram_dfi_p1_wrdata_en>.
    Found 1-bit register for signal <soc_basesoc_sdram_trrdcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_trrdcon_ready>.
    Found 3-bit register for signal <soc_basesoc_sdram_tfawcon_window>.
    Found 1-bit register for signal <soc_basesoc_sdram_tfawcon_ready>.
    Found 3-bit register for signal <soc_basesoc_sdram_twtrcon_count>.
    Found 1-bit register for signal <soc_basesoc_sdram_twtrcon_ready>.
    Found 3-bit register for signal <vns_multiplexer_state>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_counter>.
    Found 1-bit register for signal <soc_basesoc_sdram_bandwidth_period>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <soc_basesoc_sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <vns_new_master_wdata_ready0>.
    Found 1-bit register for signal <vns_new_master_wdata_ready1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid0>.
    Found 1-bit register for signal <vns_new_master_rdata_valid1>.
    Found 1-bit register for signal <vns_new_master_rdata_valid2>.
    Found 1-bit register for signal <vns_new_master_rdata_valid3>.
    Found 1-bit register for signal <vns_new_master_rdata_valid4>.
    Found 2-bit register for signal <soc_basesoc_adr_offset_r>.
    Found 3-bit register for signal <vns_cache_state>.
    Found 2-bit register for signal <vns_litedramwishbone2native_state>.
    Found 1-bit register for signal <vns_basesoc_grant>.
    Found 5-bit register for signal <vns_basesoc_slave_sel_r>.
    Found 20-bit register for signal <vns_basesoc_count>.
    Found 8-bit register for signal <vns_basesoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_ctrl_storage_full<0>>.
    Found 8-bit register for signal <vns_basesoc_interface1_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_front_panel_leds_storage_full>.
    Found 1-bit register for signal <vns_basesoc_sel_r>.
    Found 8-bit register for signal <vns_basesoc_interface2_bank_bus_dat_r>.
    Found 8-bit register for signal <vns_basesoc_interface3_bank_bus_dat_r>.
    Found 8-bit register for signal <soc_opsis_i2c_master_storage_full>.
    Found 1-bit register for signal <soc_opsis_i2c_fx2_reset_storage_full>.
    Found 8-bit register for signal <soc_opsis_i2c_shift_reg_storage_full>.
    Found 2-bit register for signal <soc_opsis_i2c_status_storage_full>.
    Found 7-bit register for signal <soc_opsis_i2c_slave_addr_storage_full>.
    Found 1-bit register for signal <soc_opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <vns_opsisi2c_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface4_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_basesoc_sdram_storage_full>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <soc_basesoc_sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <soc_basesoc_sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <soc_basesoc_sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 6-bit register for signal <soc_basesoc_sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <soc_basesoc_sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 8-bit register for signal <vns_basesoc_interface5_bank_bus_dat_r>.
    Found 4-bit register for signal <soc_spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <soc_spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface6_bank_bus_dat_r>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_load_storage_full<0>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<31>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<30>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<29>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<28>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<27>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<26>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<25>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<24>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<23>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<22>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<21>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<20>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<19>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<18>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<17>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<16>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<15>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<14>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<13>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<12>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<11>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<10>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<9>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<8>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<7>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<6>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<5>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<4>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<3>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<2>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<1>>.
    Found 1-bit register for signal <soc_basesoc_reload_storage_full<0>>.
    Found 1-bit register for signal <soc_basesoc_en_storage_full>.
    Found 1-bit register for signal <soc_basesoc_eventmanager_storage_full>.
    Found 8-bit register for signal <vns_basesoc_interface7_bank_bus_dat_r>.
    Found 2-bit register for signal <soc_suart_eventmanager_storage_full>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <vns_xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <soc_phase_sel>.
    Found 1-bit register for signal <soc_phase_sys2x>.
    Found 1-bit register for signal <soc_wr_data_en_d>.
    Found 2-bit register for signal <soc_rddata_valid>.
    Found 32-bit register for signal <soc_rddata0>.
    Found 32-bit register for signal <soc_rddata1>.
    Found 1-bit register for signal <soc_half_rate_phy_phase_sys>.
    Found 1-bit register for signal <soc_half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <soc_half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <soc_half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <soc_half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <soc_half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <soc_half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <soc_half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <soc_half_rate_phy_rddata_sr>.
    Found 13-bit register for signal <memadr>.
    Found 3-bit register for signal <memadr_2>.
    Found 10-bit register for signal <memdat_1>.
    Found 10-bit register for signal <memdat_3>.
    Found 9-bit register for signal <memadr_3>.
    Found 11-bit register for signal <soc_crg_por>.
    Found finite state machine <FSM_0> for signal <vns_opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <vns_refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <vns_bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <vns_bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <vns_bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <vns_bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <vns_bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <vns_bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <vns_bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <vns_bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 21                                             |
    | Inputs             | 9                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <soc_basesoc_sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <soc_basesoc_sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <vns_multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 57                                             |
    | Inputs             | 14                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <vns_cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <vns_litedramwishbone2native_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 19                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 11-bit subtractor for signal <soc_crg_por[10]_GND_1_o_sub_1599_OUT> created at line 7529.
    Found 32-bit subtractor for signal <soc_basesoc_value[31]_GND_1_o_sub_1628_OUT> created at line 7645.
    Found 5-bit subtractor for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_sub_1688_OUT> created at line 7818.
    Found 5-bit subtractor for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_sub_1697_OUT> created at line 7840.
    Found 26-bit subtractor for signal <soc_front_panel_count[25]_GND_1_o_sub_1721_OUT> created at line 7887.
    Found 9-bit subtractor for signal <soc_basesoc_sdram_timer_count[8]_GND_1_o_sub_1729_OUT> created at line 7918.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1750_OUT> created at line 7976.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_twtpcon_count[2]_GND_1_o_sub_1754_OUT> created at line 7999.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_trccon_count[1]_GND_1_o_sub_1758_OUT> created at line 8014.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine0_trascon_count[1]_GND_1_o_sub_1762_OUT> created at line 8029.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1774_OUT> created at line 8056.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_twtpcon_count[2]_GND_1_o_sub_1778_OUT> created at line 8079.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_trccon_count[1]_GND_1_o_sub_1782_OUT> created at line 8094.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine1_trascon_count[1]_GND_1_o_sub_1786_OUT> created at line 8109.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1798_OUT> created at line 8136.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_twtpcon_count[2]_GND_1_o_sub_1802_OUT> created at line 8159.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_trccon_count[1]_GND_1_o_sub_1806_OUT> created at line 8174.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine2_trascon_count[1]_GND_1_o_sub_1810_OUT> created at line 8189.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1822_OUT> created at line 8216.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_twtpcon_count[2]_GND_1_o_sub_1826_OUT> created at line 8239.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_trccon_count[1]_GND_1_o_sub_1830_OUT> created at line 8254.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine3_trascon_count[1]_GND_1_o_sub_1834_OUT> created at line 8269.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1846_OUT> created at line 8296.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine4_twtpcon_count[2]_GND_1_o_sub_1850_OUT> created at line 8319.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine4_trccon_count[1]_GND_1_o_sub_1854_OUT> created at line 8334.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine4_trascon_count[1]_GND_1_o_sub_1858_OUT> created at line 8349.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1870_OUT> created at line 8376.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine5_twtpcon_count[2]_GND_1_o_sub_1874_OUT> created at line 8399.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine5_trccon_count[1]_GND_1_o_sub_1878_OUT> created at line 8414.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine5_trascon_count[1]_GND_1_o_sub_1882_OUT> created at line 8429.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1894_OUT> created at line 8456.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine6_twtpcon_count[2]_GND_1_o_sub_1898_OUT> created at line 8479.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine6_trccon_count[1]_GND_1_o_sub_1902_OUT> created at line 8494.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine6_trascon_count[1]_GND_1_o_sub_1906_OUT> created at line 8509.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_sub_1918_OUT> created at line 8536.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_bankmachine7_twtpcon_count[2]_GND_1_o_sub_1922_OUT> created at line 8559.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine7_trccon_count[1]_GND_1_o_sub_1926_OUT> created at line 8574.
    Found 2-bit subtractor for signal <soc_basesoc_sdram_bankmachine7_trascon_count[1]_GND_1_o_sub_1930_OUT> created at line 8589.
    Found 5-bit subtractor for signal <soc_basesoc_sdram_time0[4]_GND_1_o_sub_1934_OUT> created at line 8600.
    Found 4-bit subtractor for signal <soc_basesoc_sdram_time1[3]_GND_1_o_sub_1937_OUT> created at line 8607.
    Found 3-bit subtractor for signal <soc_basesoc_sdram_twtrcon_count[2]_GND_1_o_sub_2061_OUT> created at line 9161.
    Found 20-bit subtractor for signal <vns_basesoc_count[19]_GND_1_o_sub_2126_OUT> created at line 9269.
    Found 2-bit adder for signal <n6090> created at line 5108.
    Found 2-bit adder for signal <soc_basesoc_sdram_tfawcon_count> created at line 5108.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_sel_PWR_1_o_add_1604_OUT<0>> created at line 7540.
    Found 1-bit adder for signal <soc_half_rate_phy_phase_half_PWR_1_o_add_1605_OUT<0>> created at line 7542.
    Found 32-bit adder for signal <soc_basesoc_ctrl_bus_errors[31]_GND_1_o_add_1616_OUT> created at line 7610.
    Found 2-bit adder for signal <soc_basesoc_counter[1]_GND_1_o_add_1623_OUT> created at line 7635.
    Found 7-bit adder for signal <soc_dna_cnt[6]_GND_1_o_add_1632_OUT> created at line 7661.
    Found 4-bit adder for signal <n6104> created at line 7668.
    Found 4-bit adder for signal <soc_opsis_i2c_counter[3]_GND_1_o_add_1639_OUT> created at line 7682.
    Found 4-bit adder for signal <soc_suart_tx_bitcount[3]_GND_1_o_add_1653_OUT> created at line 7733.
    Found 33-bit adder for signal <n6110> created at line 7749.
    Found 4-bit adder for signal <soc_suart_rx_bitcount[3]_GND_1_o_add_1665_OUT> created at line 7762.
    Found 33-bit adder for signal <n6114> created at line 7781.
    Found 4-bit adder for signal <soc_suart_tx_fifo_produce[3]_GND_1_o_add_1681_OUT> created at line 7807.
    Found 4-bit adder for signal <soc_suart_tx_fifo_consume[3]_GND_1_o_add_1683_OUT> created at line 7810.
    Found 5-bit adder for signal <soc_suart_tx_fifo_level0[4]_GND_1_o_add_1685_OUT> created at line 7814.
    Found 4-bit adder for signal <soc_suart_rx_fifo_produce[3]_GND_1_o_add_1690_OUT> created at line 7829.
    Found 4-bit adder for signal <soc_suart_rx_fifo_consume[3]_GND_1_o_add_1692_OUT> created at line 7832.
    Found 5-bit adder for signal <soc_suart_rx_fifo_level0[4]_GND_1_o_add_1694_OUT> created at line 7836.
    Found 2-bit adder for signal <soc_spiflash_i1[1]_GND_1_o_add_1702_OUT> created at line 7852.
    Found 8-bit adder for signal <soc_spiflash_counter[7]_GND_1_o_add_1715_OUT> created at line 7878.
    Found 4-bit adder for signal <soc_basesoc_sdram_generator_counter[3]_GND_1_o_add_1737_OUT> created at line 7948.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1743_OUT> created at line 7965.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1745_OUT> created at line 7968.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level[3]_GND_1_o_add_1747_OUT> created at line 7972.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1767_OUT> created at line 8045.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1769_OUT> created at line 8048.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level[3]_GND_1_o_add_1771_OUT> created at line 8052.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1791_OUT> created at line 8125.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1793_OUT> created at line 8128.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level[3]_GND_1_o_add_1795_OUT> created at line 8132.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1815_OUT> created at line 8205.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1817_OUT> created at line 8208.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level[3]_GND_1_o_add_1819_OUT> created at line 8212.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1839_OUT> created at line 8285.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1841_OUT> created at line 8288.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level[3]_GND_1_o_add_1843_OUT> created at line 8292.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1863_OUT> created at line 8365.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1865_OUT> created at line 8368.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level[3]_GND_1_o_add_1867_OUT> created at line 8372.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1887_OUT> created at line 8445.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1889_OUT> created at line 8448.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level[3]_GND_1_o_add_1891_OUT> created at line 8452.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce[2]_GND_1_o_add_1911_OUT> created at line 8525.
    Found 3-bit adder for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume[2]_GND_1_o_add_1913_OUT> created at line 8528.
    Found 4-bit adder for signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level[3]_GND_1_o_add_1915_OUT> created at line 8532.
    Found 1-bit adder for signal <soc_basesoc_sdram_trrdcon_count_GND_1_o_add_2055_OUT<0>> created at line 9122.
    Found 25-bit adder for signal <n6186> created at line 9172.
    Found 24-bit adder for signal <soc_basesoc_sdram_bandwidth_nreads[23]_GND_1_o_add_2065_OUT> created at line 9181.
    Found 24-bit adder for signal <soc_basesoc_sdram_bandwidth_nwrites[23]_GND_1_o_add_2067_OUT> created at line 9184.
    Found 4-bit adder for signal <soc_half_rate_phy_bitslip_cnt[3]_GND_1_o_add_2513_OUT> created at line 10367.
    Found 32-bit 4-to-1 multiplexer for signal <soc_basesoc_interface0_wb_sdram_dat_r> created at line 5278.
    Found 1-bit 3-to-1 multiplexer for signal <soc_basesoc_ack> created at line 5377.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed0> created at line 6090.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed1> created at line 6119.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed3> created at line 6177.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed4> created at line 6206.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed0> created at line 6264.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed1> created at line 6293.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed2> created at line 6322.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed6> created at line 6351.
    Found 14-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed7> created at line 6380.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed9> created at line 6438.
    Found 1-bit 8-to-1 multiplexer for signal <vns_rhs_array_muxed10> created at line 6467.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed3> created at line 6525.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed4> created at line 6554.
    Found 1-bit 8-to-1 multiplexer for signal <vns_t_array_muxed5> created at line 6583.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed8> created at line 7044.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed9> created at line 7061.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed10> created at line 7078.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed11> created at line 7095.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed12> created at line 7112.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed13> created at line 7129.
    Found 3-bit 4-to-1 multiplexer for signal <vns_array_muxed15> created at line 7163.
    Found 14-bit 4-to-1 multiplexer for signal <vns_array_muxed16> created at line 7180.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed17> created at line 7197.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed18> created at line 7214.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed19> created at line 7231.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed20> created at line 7248.
    Found 1-bit 4-to-1 multiplexer for signal <vns_array_muxed21> created at line 7265.
    Found 8-bit 12-to-1 multiplexer for signal <vns_basesoc_interface0_bank_bus_adr[3]_GND_1_o_wide_mux_2128_OUT> created at line 9276.
    Found 8-bit 8-to-1 multiplexer for signal <vns_basesoc_interface3_bank_bus_adr[2]_GND_1_o_wide_mux_2135_OUT> created at line 9474.
    Found 8-bit 63-to-1 multiplexer for signal <vns_basesoc_interface4_bank_bus_adr[5]_GND_1_o_wide_mux_2143_OUT> created at line 9530.
    Found 8-bit 4-to-1 multiplexer for signal <vns_basesoc_interface5_bank_bus_adr[1]_GND_1_o_wide_mux_2154_OUT> created at line 9834.
    Found 8-bit 21-to-1 multiplexer for signal <vns_basesoc_interface6_bank_bus_adr[4]_GND_1_o_wide_mux_2157_OUT> created at line 9856.
    Found 8-bit 7-to-1 multiplexer for signal <vns_basesoc_interface7_bank_bus_adr[2]_GND_1_o_wide_mux_2159_OUT> created at line 9946.
    Found 1-bit 8-to-1 multiplexer for signal <_n9956> created at line 7697.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 10582
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 10619
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 10619
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 10619
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 10619
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 11884
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 11887
    Found 7-bit comparator equal for signal <soc_opsis_i2c_din[7]_soc_opsis_i2c_slave_addr_storage[6]_equal_13_o> created at line 2685
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_row_hit> created at line 3644
    Found 14-bit comparator not equal for signal <n0484> created at line 3660
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_row_hit> created at line 3806
    Found 14-bit comparator not equal for signal <n0576> created at line 3822
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_row_hit> created at line 3968
    Found 14-bit comparator not equal for signal <n0663> created at line 3984
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_row_hit> created at line 4130
    Found 14-bit comparator not equal for signal <n0750> created at line 4146
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine4_row_hit> created at line 4292
    Found 14-bit comparator not equal for signal <n0837> created at line 4308
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine5_row_hit> created at line 4454
    Found 14-bit comparator not equal for signal <n0924> created at line 4470
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine6_row_hit> created at line 4616
    Found 14-bit comparator not equal for signal <n1011> created at line 4632
    Found 14-bit comparator equal for signal <soc_basesoc_sdram_bankmachine7_row_hit> created at line 4778
    Found 14-bit comparator not equal for signal <n1098> created at line 4794
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_584_o> created at line 4989
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine0_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_585_o> created at line 4989
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_586_o> created at line 4990
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine1_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_587_o> created at line 4990
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_588_o> created at line 4991
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine2_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_589_o> created at line 4991
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_590_o> created at line 4992
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine3_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_591_o> created at line 4992
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine4_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_592_o> created at line 4993
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine4_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_593_o> created at line 4993
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine5_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_594_o> created at line 4994
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine5_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_595_o> created at line 4994
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine6_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_596_o> created at line 4995
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine6_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_597_o> created at line 4995
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine7_cmd_payload_is_read_soc_basesoc_sdram_choose_req_want_reads_equal_598_o> created at line 4996
    Found 1-bit comparator equal for signal <soc_basesoc_sdram_bankmachine7_cmd_payload_is_write_soc_basesoc_sdram_choose_req_want_writes_equal_599_o> created at line 4996
    Found 23-bit comparator equal for signal <soc_basesoc_tag_do_tag[22]_GND_1_o_equal_810_o> created at line 5313
    Found 11-bit comparator greater for signal <GND_1_o_soc_crg_por[10]_LessThan_1595_o> created at line 7519
    Found 1-bit comparator equal for signal <soc_half_rate_phy_phase_half_soc_half_rate_phy_phase_sys_equal_1604_o> created at line 7537
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_PWR_1_o_LessThan_1632_o> created at line 7660
    Found 1-bit comparator equal for signal <soc_phase_sys2x_soc_phase_sys_equal_2512_o> created at line 10352
    Found 7-bit comparator greater for signal <soc_dna_cnt[6]_GND_1_o_LessThan_2575_o> created at line 10577
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <soc_basesoc_sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    Summary:
	inferred  15 RAM(s).
	inferred  83 Adder/Subtractor(s).
	inferred 2210 D-type flip-flop(s).
	inferred  39 Comparator(s).
	inferred 1288 Multiplexer(s).
	inferred   7 Tristate(s).
	inferred  15 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <VexRiscv>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <iBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <dBusWishbone_ERR> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2410: Output port <io_cpu_fetch_physicalAddress> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2410: Output port <io_mem_cmd_payload_size> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2410: Output port <io_flush_rsp> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2410: Output port <io_cpu_fetch_mmuBus_cmd_bypassTranslation> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2410: Output port <io_cpu_fetch_mmuBus_end> of the instance <IBusCachedPlugin_cache> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2457: Output port <io_cpu_memory_mmuBus_cmd_bypassTranslation> of the instance <dataCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2457: Output port <io_cpu_memory_mmuBus_end> of the instance <dataCache_1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v" line 2457: Output port <io_mem_cmd_payload_last> of the instance <dataCache_1> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <_zz_236>.
    Found 2-bit register for signal <_zz_108>.
    Found 32-bit register for signal <IBusCachedPlugin_fetchPc_pcReg>.
    Found 1-bit register for signal <IBusCachedPlugin_fetchPc_inc>.
    Found 1-bit register for signal <_zz_115>.
    Found 1-bit register for signal <_zz_117>.
    Found 1-bit register for signal <_zz_122>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_0>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_1>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_2>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_3>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_nextPcCalc_valids_4>.
    Found 1-bit register for signal <IBusCachedPlugin_injector_decodeRemoved>.
    Found 1-bit register for signal <_zz_156>.
    Found 1-bit register for signal <_zz_168>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MIE>.
    Found 1-bit register for signal <CsrPlugin_mstatus_MPIE>.
    Found 2-bit register for signal <CsrPlugin_mstatus_MPP>.
    Found 1-bit register for signal <CsrPlugin_mip_MEIP>.
    Found 1-bit register for signal <CsrPlugin_mip_MSIP>.
    Found 1-bit register for signal <CsrPlugin_mie_MEIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MTIE>.
    Found 1-bit register for signal <CsrPlugin_mie_MSIE>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory>.
    Found 1-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack>.
    Found 6-bit register for signal <memory_DivPlugin_div_counter_value>.
    Found 32-bit register for signal <_zz_196>.
    Found 1-bit register for signal <execute_arbitration_isValid>.
    Found 1-bit register for signal <memory_arbitration_isValid>.
    Found 1-bit register for signal <writeBack_arbitration_isValid>.
    Found 32-bit register for signal <memory_to_writeBack_REGFILE_WRITE_DATA>.
    Found 32-bit register for signal <memory_to_writeBack_INSTRUCTION>.
    Found 3-bit register for signal <_zz_199>.
    Found 1-bit register for signal <_zz_200>.
    Found 3-bit register for signal <_zz_202>.
    Found 1-bit register for signal <_zz_208>.
    Found 32-bit register for signal <_zz_118>.
    Found 32-bit register for signal <_zz_241>.
    Found 5-bit register for signal <_zz_169>.
    Found 32-bit register for signal <_zz_170>.
    Found 4-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_code>.
    Found 32-bit register for signal <CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr>.
    Found 32-bit register for signal <CsrPlugin_mepc>.
    Found 1-bit register for signal <CsrPlugin_mcause_interrupt>.
    Found 4-bit register for signal <CsrPlugin_mcause_exceptionCode>.
    Found 1-bit register for signal <_zz_188>.
    Found 32-bit register for signal <CsrPlugin_mbadaddr>.
    Found 1-bit register for signal <execute_CsrPlugin_readDataRegValid>.
    Found 1-bit register for signal <memory_DivPlugin_rs1<32>>.
    Found 1-bit register for signal <memory_DivPlugin_rs1<31>>.
    Found 1-bit register for signal <_zz_357<31>>.
    Found 1-bit register for signal <_zz_357<30>>.
    Found 1-bit register for signal <_zz_357<29>>.
    Found 1-bit register for signal <_zz_357<28>>.
    Found 1-bit register for signal <_zz_357<27>>.
    Found 1-bit register for signal <_zz_357<26>>.
    Found 1-bit register for signal <_zz_357<25>>.
    Found 1-bit register for signal <_zz_357<24>>.
    Found 1-bit register for signal <_zz_357<23>>.
    Found 1-bit register for signal <_zz_357<22>>.
    Found 1-bit register for signal <_zz_357<21>>.
    Found 1-bit register for signal <_zz_357<20>>.
    Found 1-bit register for signal <_zz_357<19>>.
    Found 1-bit register for signal <_zz_357<18>>.
    Found 1-bit register for signal <_zz_357<17>>.
    Found 1-bit register for signal <_zz_357<16>>.
    Found 1-bit register for signal <_zz_357<15>>.
    Found 1-bit register for signal <_zz_357<14>>.
    Found 1-bit register for signal <_zz_357<13>>.
    Found 1-bit register for signal <_zz_357<12>>.
    Found 1-bit register for signal <_zz_357<11>>.
    Found 1-bit register for signal <_zz_357<10>>.
    Found 1-bit register for signal <_zz_357<9>>.
    Found 1-bit register for signal <_zz_357<8>>.
    Found 1-bit register for signal <_zz_357<7>>.
    Found 1-bit register for signal <_zz_357<6>>.
    Found 1-bit register for signal <_zz_357<5>>.
    Found 1-bit register for signal <_zz_357<4>>.
    Found 1-bit register for signal <_zz_357<3>>.
    Found 1-bit register for signal <_zz_357<2>>.
    Found 1-bit register for signal <_zz_357<1>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<31>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<30>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<29>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<28>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<27>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<26>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<25>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<24>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<23>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<22>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<21>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<20>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<19>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<18>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<17>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<16>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<15>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<14>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<13>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<12>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<11>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<10>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<9>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<8>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<7>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<6>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<5>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<4>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<3>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<2>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<1>>.
    Found 1-bit register for signal <memory_DivPlugin_accumulator<0>>.
    Found 32-bit register for signal <memory_DivPlugin_div_result>.
    Found 32-bit register for signal <memory_DivPlugin_rs2>.
    Found 1-bit register for signal <memory_DivPlugin_div_needRevert>.
    Found 32-bit register for signal <_zz_197>.
    Found 1-bit register for signal <decode_to_execute_IS_RS1_SIGNED>.
    Found 1-bit register for signal <execute_to_memory_BRANCH_DO>.
    Found 2-bit register for signal <decode_to_execute_SHIFT_CTRL>.
    Found 2-bit register for signal <execute_to_memory_SHIFT_CTRL>.
    Found 34-bit register for signal <execute_to_memory_MUL_LH>.
    Found 2-bit register for signal <decode_to_execute_ALU_BITWISE_CTRL>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_MEMORY_STAGE>.
    Found 1-bit register for signal <execute_to_memory_BYPASSABLE_MEMORY_STAGE>.
    Found 1-bit register for signal <decode_to_execute_IS_RS2_SIGNED>.
    Found 1-bit register for signal <decode_to_execute_SRC_USE_SUB_LESS>.
    Found 32-bit register for signal <decode_to_execute_INSTRUCTION>.
    Found 32-bit register for signal <execute_to_memory_INSTRUCTION>.
    Found 34-bit register for signal <execute_to_memory_MUL_HH>.
    Found 34-bit register for signal <memory_to_writeBack_MUL_HH>.
    Found 32-bit register for signal <execute_to_memory_MUL_LL>.
    Found 2-bit register for signal <decode_to_execute_ENV_CTRL>.
    Found 2-bit register for signal <decode_to_execute_BRANCH_CTRL>.
    Found 1-bit register for signal <decode_to_execute_FLUSH_ALL>.
    Found 1-bit register for signal <execute_to_memory_FLUSH_ALL>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_ENABLE>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_ENABLE>.
    Found 1-bit register for signal <memory_to_writeBack_MEMORY_ENABLE>.
    Found 1-bit register for signal <decode_to_execute_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <execute_to_memory_REGFILE_WRITE_VALID>.
    Found 1-bit register for signal <memory_to_writeBack_REGFILE_WRITE_VALID>.
    Found 52-bit register for signal <memory_to_writeBack_MUL_LOW>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_WR>.
    Found 1-bit register for signal <execute_to_memory_MEMORY_WR>.
    Found 1-bit register for signal <memory_to_writeBack_MEMORY_WR>.
    Found 32-bit register for signal <decode_to_execute_PC>.
    Found 32-bit register for signal <execute_to_memory_PC>.
    Found 32-bit register for signal <memory_to_writeBack_PC>.
    Found 1-bit register for signal <decode_to_execute_SRC_LESS_UNSIGNED>.
    Found 1-bit register for signal <decode_to_execute_IS_CSR>.
    Found 32-bit register for signal <decode_to_execute_RS2>.
    Found 1-bit register for signal <decode_to_execute_IS_DIV>.
    Found 1-bit register for signal <execute_to_memory_IS_DIV>.
    Found 34-bit register for signal <execute_to_memory_MUL_HL>.
    Found 1-bit register for signal <decode_to_execute_BYPASSABLE_EXECUTE_STAGE>.
    Found 32-bit register for signal <execute_to_memory_BRANCH_CALC>.
    Found 1-bit register for signal <decode_to_execute_PREDICTION_HAD_BRANCHED2>.
    Found 1-bit register for signal <decode_to_execute_IS_MUL>.
    Found 1-bit register for signal <execute_to_memory_IS_MUL>.
    Found 1-bit register for signal <memory_to_writeBack_IS_MUL>.
    Found 1-bit register for signal <decode_to_execute_MEMORY_MANAGMENT>.
    Found 32-bit register for signal <execute_to_memory_REGFILE_WRITE_DATA>.
    Found 1-bit register for signal <decode_to_execute_CSR_WRITE_OPCODE>.
    Found 2-bit register for signal <execute_to_memory_MEMORY_ADDRESS_LOW>.
    Found 2-bit register for signal <memory_to_writeBack_MEMORY_ADDRESS_LOW>.
    Found 2-bit register for signal <decode_to_execute_SRC2_CTRL>.
    Found 2-bit register for signal <decode_to_execute_ALU_CTRL>.
    Found 32-bit register for signal <execute_to_memory_SHIFT_RIGHT>.
    Found 2-bit register for signal <decode_to_execute_SRC1_CTRL>.
    Found 32-bit register for signal <decode_to_execute_RS1>.
    Found 32-bit register for signal <CsrPlugin_mtvec>.
    Found 32-bit register for signal <_zz_201>.
    Found 32-bit register for signal <_zz_209>.
    Found 32-bit register for signal <_zz_235>.
    Found 4-bit subtractor for signal <_zz_291> created at line 2134.
    Found 2-bit subtractor for signal <_zz_336> created at line 2179.
    Found 33-bit subtractor for signal <_zz_191> created at line 3802.
    Found 32-bit adder for signal <_zz_320> created at line 2163.
    Found 32-bit adder for signal <_zz_321> created at line 2164.
    Found 33-bit adder for signal <_zz_362> created at line 2205.
    Found 32-bit adder for signal <IBusCachedPlugin_fetchPc_pcReg[31]__zz_293[31]_add_388_OUT> created at line 2942.
    Found 32-bit adder for signal <_zz_93> created at line 3042.
    Found 32-bit adder for signal <execute_BranchPlugin_branchAdder> created at line 3605.
    Found 66-bit adder for signal <writeBack_MulPlugin_result> created at line 3779.
    Found 6-bit adder for signal <memory_DivPlugin_div_counter_value[5]__zz_355[5]_add_611_OUT> created at line 3793.
    Found 3-bit adder for signal <zz_199[2]_GND_21_o_add_686_OUT> created at line 4106.
    Found 3-bit adder for signal <zz_202[2]_GND_21_o_add_689_OUT> created at line 4111.
    Found 33-bit adder for signal <zz_195[32]__zz_366[32]_add_737_OUT> created at line 4178.
    Found 32-bit adder for signal <execute_RS2[31]__zz_368[31]_add_740_OUT> created at line 4179.
    Found 52-bit adder for signal <_n4565> created at line 1617.
    Found 52-bit adder for signal <_zz_23> created at line 1617.
    Found 33-bit shifter arithmetic right for signal <_zz_328> created at line 2171
    Found 16x16-bit multiplier for signal <_zz_27> created at line 3774.
    Found 17x17-bit multiplier for signal <_zz_26> created at line 3775.
    Found 17x17-bit multiplier for signal <_zz_25> created at line 3776.
    Found 17x17-bit multiplier for signal <_zz_24> created at line 3777.
    Found 32x32-bit dual-port RAM <Mram_RegFilePlugin_regFile> for signal <RegFilePlugin_regFile>.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_239> created at line 2510.
    Found 32-bit 3-to-1 multiplexer for signal <memory_SHIFT_CTRL[1]_memory_SHIFT_RIGHT[31]_wide_mux_350_OUT> created at line 2694.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<7>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<6>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<5>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<4>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<3>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<2>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<1>> created at line 3128.
    Found 1-bit 4-to-1 multiplexer for signal <writeBack_DBusCachedPlugin_rspShifted<0>> created at line 3128.
    Found 32-bit 4-to-1 multiplexer for signal <execute_IntAluPlugin_bitwise> created at line 3274.
    Found 32-bit 4-to-1 multiplexer for signal <_zz_163> created at line 3369.
    Found 5-bit comparator equal for signal <zz_169[4]_decode_INSTRUCTION[19]_equal_326_o> created at line 2632
    Found 5-bit comparator equal for signal <zz_169[4]_decode_INSTRUCTION[24]_equal_328_o> created at line 2635
    Found 1-bit comparator equal for signal <execute_SRC1[31]_execute_SRC2[31]_equal_527_o> created at line 3387
    Found 5-bit comparator equal for signal <_zz_172> created at line 3506
    Found 5-bit comparator equal for signal <_zz_173> created at line 3507
    Found 5-bit comparator equal for signal <_zz_174> created at line 3508
    Found 5-bit comparator equal for signal <_zz_175> created at line 3509
    Found 5-bit comparator equal for signal <_zz_176> created at line 3510
    Found 5-bit comparator equal for signal <_zz_177> created at line 3511
    Found 32-bit comparator equal for signal <execute_BranchPlugin_eq> created at line 3513
    Found 1-bit comparator not equal for signal <n1027> created at line 3544
    Found 3-bit comparator equal for signal <_zz_206> created at line 3878
    WARNING:Xst:2404 -  FFs/Latches <CsrPlugin_mip_MTIP<0:0>> (without init value) have a constant value of 0 in block <VexRiscv>.
    Summary:
	inferred   2 RAM(s).
	inferred   4 Multiplier(s).
	inferred  16 Adder/Subtractor(s).
	inferred 1290 D-type flip-flop(s).
	inferred  12 Comparator(s).
	inferred 264 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <VexRiscv> synthesized.

Synthesizing Unit <InstructionCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_pc<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_prefetch_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_isIoAccess> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_allowWrite> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_fetch_mmuBus_rsp_hit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_decode_isValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_ways_0_tags> for signal <ways_0_tags>.
    Found 1024x32-bit dual-port RAM <Mram_ways_0_datas> for signal <ways_0_datas>.
    Register <_zz_5> equivalent to <_zz_3> has been removed
    Found 32-bit register for signal <_zz_14>.
    Found 1-bit register for signal <lineLoader_valid>.
    Found 1-bit register for signal <lineLoader_write_tag_0_payload_data_error>.
    Found 8-bit register for signal <lineLoader_flushCounter>.
    Found 1-bit register for signal <lineLoader_flushFromInterface>.
    Found 1-bit register for signal <lineLoader_cmdSent>.
    Found 3-bit register for signal <lineLoader_wordIndex>.
    Found 32-bit register for signal <lineLoader_address>.
    Found 1-bit register for signal <_zz_3>.
    Found 32-bit register for signal <decodeStage_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <decodeStage_mmuRsp_miss>.
    Found 1-bit register for signal <decodeStage_hit_tags_0_valid>.
    Found 1-bit register for signal <decodeStage_hit_tags_0_error>.
    Found 20-bit register for signal <decodeStage_hit_tags_0_address>.
    Found 32-bit register for signal <_zz_12>.
    Found 22-bit register for signal <_zz_13>.
    Found 8-bit adder for signal <lineLoader_flushCounter[7]_GND_22_o_add_35_OUT> created at line 296.
    Found 3-bit adder for signal <lineLoader_wordIndex[2]_GND_22_o_add_39_OUT> created at line 311.
    Found 20-bit comparator equal for signal <decodeStage_hit_tags_0_address[19]_decodeStage_mmuRsp_physicalAddress[31]_equal_29_o> created at line 266
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 188 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   7 Multiplexer(s).
Unit <InstructionCache> synthesized.

Synthesizing Unit <DataCache>.
    Related source file is "/home/travis/build/timvideos/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/vexriscv/verilog/VexRiscv.v".
WARNING:Xst:647 - Input <io_cpu_memory_mmuBus_rsp_allowExecute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <io_cpu_memory_mmuBus_rsp_hit> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 128x22-bit dual-port RAM <Mram_way_tags> for signal <way_tags>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol0> for signal <way_data_symbol0>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol1> for signal <way_data_symbol1>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol2> for signal <way_data_symbol2>.
    Found 1024x8-bit dual-port RAM <Mram_way_data_symbol3> for signal <way_data_symbol3>.
    Found 8x32-bit dual-port RAM <Mram_victim_buffer> for signal <victim_buffer>.
    Found 8-bit register for signal <_zz_61>.
    Found 8-bit register for signal <_zz_62>.
    Found 8-bit register for signal <_zz_63>.
    Found 8-bit register for signal <_zz_64>.
    Found 32-bit register for signal <_zz_44>.
    Found 7-bit register for signal <way_tagReadRspOneAddress>.
    Found 1-bit register for signal <_zz_6>.
    Found 7-bit register for signal <_zz_7>.
    Found 1-bit register for signal <_zz_8>.
    Found 1-bit register for signal <_zz_9>.
    Found 20-bit register for signal <_zz_10>.
    Found 10-bit register for signal <way_dataReadRspOneAddress>.
    Found 1-bit register for signal <_zz_14>.
    Found 10-bit register for signal <_zz_15>.
    Found 1-bit register for signal <_zz_17<3>>.
    Found 1-bit register for signal <_zz_17<2>>.
    Found 1-bit register for signal <_zz_17<1>>.
    Found 1-bit register for signal <_zz_17<0>>.
    Found 1-bit register for signal <_zz_16<31>>.
    Found 1-bit register for signal <_zz_16<30>>.
    Found 1-bit register for signal <_zz_16<29>>.
    Found 1-bit register for signal <_zz_16<28>>.
    Found 1-bit register for signal <_zz_16<27>>.
    Found 1-bit register for signal <_zz_16<26>>.
    Found 1-bit register for signal <_zz_16<25>>.
    Found 1-bit register for signal <_zz_16<24>>.
    Found 1-bit register for signal <_zz_16<23>>.
    Found 1-bit register for signal <_zz_16<22>>.
    Found 1-bit register for signal <_zz_16<21>>.
    Found 1-bit register for signal <_zz_16<20>>.
    Found 1-bit register for signal <_zz_16<19>>.
    Found 1-bit register for signal <_zz_16<18>>.
    Found 1-bit register for signal <_zz_16<17>>.
    Found 1-bit register for signal <_zz_16<16>>.
    Found 1-bit register for signal <_zz_16<15>>.
    Found 1-bit register for signal <_zz_16<14>>.
    Found 1-bit register for signal <_zz_16<13>>.
    Found 1-bit register for signal <_zz_16<12>>.
    Found 1-bit register for signal <_zz_16<11>>.
    Found 1-bit register for signal <_zz_16<10>>.
    Found 1-bit register for signal <_zz_16<9>>.
    Found 1-bit register for signal <_zz_16<8>>.
    Found 1-bit register for signal <_zz_16<7>>.
    Found 1-bit register for signal <_zz_16<6>>.
    Found 1-bit register for signal <_zz_16<5>>.
    Found 1-bit register for signal <_zz_16<4>>.
    Found 1-bit register for signal <_zz_16<3>>.
    Found 1-bit register for signal <_zz_16<2>>.
    Found 1-bit register for signal <_zz_16<1>>.
    Found 1-bit register for signal <_zz_16<0>>.
    Found 1-bit register for signal <way_tagReadRspTwo_used>.
    Found 1-bit register for signal <way_tagReadRspTwo_dirty>.
    Found 20-bit register for signal <way_tagReadRspTwo_address>.
    Found 10-bit register for signal <_zz_20>.
    Found 8-bit register for signal <_zz_23>.
    Found 8-bit register for signal <_zz_24>.
    Found 8-bit register for signal <_zz_25>.
    Found 8-bit register for signal <_zz_26>.
    Found 32-bit register for signal <_zz_29>.
    Found 32-bit register for signal <_zz_35>.
    Found 1-bit register for signal <stageA_request_kind>.
    Found 1-bit register for signal <stageA_request_wr>.
    Found 32-bit register for signal <stageA_request_address>.
    Found 32-bit register for signal <stageA_request_data>.
    Found 2-bit register for signal <stageA_request_size>.
    Found 1-bit register for signal <stageA_request_forceUncachedAccess>.
    Found 1-bit register for signal <stageA_request_clean>.
    Found 1-bit register for signal <stageA_request_invalidate>.
    Found 1-bit register for signal <stageA_request_way>.
    Found 1-bit register for signal <stageB_request_kind>.
    Found 1-bit register for signal <stageB_request_wr>.
    Found 32-bit register for signal <stageB_request_address>.
    Found 32-bit register for signal <stageB_request_kind[0]_X_23_o_select_86_OUT>.
    Found 2-bit register for signal <stageB_request_size>.
    Found 1-bit register for signal <stageB_request_forceUncachedAccess>.
    Found 1-bit register for signal <stageB_request_clean>.
    Found 1-bit register for signal <stageB_request_invalidate>.
    Found 1-bit register for signal <stageB_request_way>.
    Found 1-bit register for signal <stageB_mmuRsp_isIoAccess>.
    Found 1-bit register for signal <stageB_mmuRsp_miss>.
    Found 1-bit register for signal <stageB_waysHit>.
    Found 1-bit register for signal <stageB_delayedIsStuck>.
    Found 1-bit register for signal <stageB_delayedWaysHitValid>.
    Found 1-bit register for signal <_zz_27>.
    Found 1-bit register for signal <_zz_28>.
    Found 4-bit register for signal <victim_readLineCmdCounter>.
    Found 1-bit register for signal <victim_dataReadRestored>.
    Found 4-bit register for signal <victim_readLineRspCounter>.
    Found 1-bit register for signal <_zz_30>.
    Found 4-bit register for signal <victim_bufferReadCounter>.
    Found 1-bit register for signal <_zz_33>.
    Found 1-bit register for signal <_zz_34>.
    Found 3-bit register for signal <victim_bufferReadedCounter>.
    Found 1-bit register for signal <stageB_victimNotSent>.
    Found 1-bit register for signal <stageB_loadingNotDone>.
    Found 1-bit register for signal <stageB_hadMemRspError>.
    Found 1-bit register for signal <stageB_bootEvicts_valid>.
    Found 32-bit register for signal <stageB_mmuRsp_physicalAddress>.
    Found 1-bit register for signal <loader_valid>.
    Found 1-bit register for signal <loader_memCmdSent>.
    Found 3-bit register for signal <loader_counter_value>.
    Found 1-bit register for signal <_zz_40>.
    Found 22-bit register for signal <_zz_42>.
    Found 3-bit adder for signal <loader_counter_valueNext> created at line 914.
    Found 4-bit adder for signal <victim_readLineCmdCounter[3]_GND_23_o_add_193_OUT> created at line 1084.
    Found 4-bit adder for signal <victim_readLineRspCounter[3]_GND_23_o_add_196_OUT> created at line 1094.
    Found 4-bit adder for signal <victim_bufferReadCounter[3]_GND_23_o_add_198_OUT> created at line 1097.
    Found 3-bit adder for signal <victim_bufferReadedCounter[2]_GND_23_o_add_200_OUT> created at line 1110.
    Found 7-bit adder for signal <stageB_mmuRsp_physicalAddress[11]_GND_23_o_add_204_OUT> created at line 1138.
    Found 4-bit shifter logical left for signal <stageB_request_kind[0]_X_23_o_select_87_OUT> created at line 744
    Found 7-bit comparator equal for signal <tagsWriteCmd_payload_address[6]_way_tagReadRspOneAddress[6]_equal_106_o> created at line 821
    Found 7-bit comparator equal for signal <zz_7[6]_way_tagReadRspOneAddress[6]_equal_107_o> created at line 822
    Found 10-bit comparator equal for signal <dataWriteCmd_payload_address[9]_way_dataReadRspOneAddress[9]_equal_110_o> created at line 827
    Found 10-bit comparator equal for signal <zz_15[9]_way_dataReadRspOneAddress[9]_equal_111_o> created at line 829
    Found 10-bit comparator equal for signal <zz_20[9]_dataWriteCmd_payload_address[9]_equal_119_o> created at line 844
    Found 4-bit comparator greater for signal <victim_bufferReadStream_valid> created at line 850
    Found 20-bit comparator equal for signal <io_cpu_memory_mmuBus_rsp_physicalAddress[31]_way_tagReadRspTwoRegIn_address[19]_equal_171_o> created at line 1043
    Summary:
	inferred   6 RAM(s).
	inferred   6 Adder/Subtractor(s).
	inferred 520 D-type flip-flop(s).
	inferred   7 Comparator(s).
	inferred 143 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <DataCache> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 25
 1024x32-bit dual-port RAM                             : 1
 1024x8-bit dual-port RAM                              : 4
 128x22-bit dual-port RAM                              : 2
 16x10-bit dual-port RAM                               : 2
 32x32-bit dual-port RAM                               : 2
 512x128-bit dual-port RAM                             : 1
 512x24-bit dual-port RAM                              : 1
 8192x32-bit dual-port RAM                             : 1
 8192x32-bit single-port Read Only RAM                 : 1
 8x24-bit dual-port RAM                                : 8
 8x32-bit dual-port RAM                                : 1
 8x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 4
 16x16-bit multiplier                                  : 1
 17x17-bit multiplier                                  : 3
# Adders/Subtractors                                   : 107
 1-bit adder                                           : 3
 11-bit subtractor                                     : 1
 2-bit adder                                           : 4
 2-bit subtractor                                      : 17
 20-bit subtractor                                     : 1
 24-bit adder                                          : 2
 25-bit adder                                          : 1
 26-bit subtractor                                     : 1
 3-bit adder                                           : 21
 3-bit subtractor                                      : 9
 32-bit adder                                          : 6
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 1
 4-bit adder                                           : 13
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 2
 5-bit addsub                                          : 2
 5-bit subtractor                                      : 1
 52-bit adder                                          : 2
 6-bit adder                                           : 1
 66-bit adder                                          : 1
 7-bit adder                                           : 2
 8-bit adder                                           : 2
 9-bit subtractor                                      : 1
# Registers                                            : 608
 1-bit register                                        : 316
 10-bit register                                       : 5
 11-bit register                                       : 1
 13-bit register                                       : 1
 14-bit register                                       : 12
 15-bit register                                       : 3
 2-bit register                                        : 37
 20-bit register                                       : 3
 21-bit register                                       : 8
 22-bit register                                       : 3
 24-bit register                                       : 6
 25-bit register                                       : 1
 26-bit register                                       : 1
 3-bit register                                        : 41
 32-bit register                                       : 63
 34-bit register                                       : 4
 4-bit register                                        : 29
 5-bit register                                        : 6
 52-bit register                                       : 1
 57-bit register                                       : 1
 6-bit register                                        : 7
 7-bit register                                        : 4
 8-bit register                                        : 53
 9-bit register                                        : 2
# Comparators                                          : 59
 1-bit comparator equal                                : 19
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 3
 11-bit comparator greater                             : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 20-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 8
 7-bit comparator equal                                : 3
 7-bit comparator greater                              : 2
# Multiplexers                                         : 1702
 1-bit 2-to-1 multiplexer                              : 1442
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 17
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 4
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 16
 20-bit 2-to-1 multiplexer                             : 3
 24-bit 2-to-1 multiplexer                             : 3
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 21
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 82
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 28
 6-bit 2-to-1 multiplexer                              : 2
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 30
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# Tristates                                            : 7
 1-bit tristate buffer                                 : 7
# FSMs                                                 : 15
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <DataCache>.
The following registers are absorbed into accumulator <loader_counter_value>: 1 register on signal <loader_counter_value>.
The following registers are absorbed into counter <victim_bufferReadedCounter>: 1 register on signal <victim_bufferReadedCounter>.
INFO:Xst:3231 - The small RAM <Mram_victim_buffer> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <_zz_30>        | high     |
    |     addrA          | connected to signal <victim_readLineRspCounter<2:0>> |          |
    |     diA            | connected to signal <(_zz_64,_zz_63,_zz_62,_zz_61)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 32-bit                     |          |
    |     addrB          | connected to signal <victim_bufferReadCounter<2:0>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol0> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<7:0>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<15:8>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol2> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<23:16>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_data_symbol3> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_64,_zz_63,_zz_62,_zz_61_sliced_sliced_sliced>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <dataWriteCmd_payload_address> |          |
    |     diA            | connected to signal <dataWriteCmd_payload_data<31:24>> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <dataReadCmd_valid> | high     |
    |     addrB          | connected to signal <dataReadCmd_payload> |          |
    |     doB            | connected to signal <_zz_64,_zz_63,_zz_62,_zz_61> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_way_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_42>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <tagsWriteCmd_valid> | high     |
    |     addrA          | connected to signal <stageB_mmuRsp_physicalAddress<11:5>> |          |
    |     diA            | connected to signal <(stageB_mmuRsp_physicalAddress<31:12>,tagsWriteCmd_payload_data_dirty,tagsWriteCmd_payload_data_used)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <tagsReadCmd_valid> | high     |
    |     addrB          | connected to signal <io_cpu_execute_args_address<11:5>> |          |
    |     doB            | connected to signal <_zz_42>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <DataCache> synthesized (advanced).

Synthesizing (advanced) Unit <InstructionCache>.
The following registers are absorbed into counter <lineLoader_wordIndex>: 1 register on signal <lineLoader_wordIndex>.
INFO:Xst:3226 - The RAM <Mram_ways_0_tags> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_13> <decodeStage_hit_tags_0_valid_decodeStage_hit_tags_0_error_decodeStage_hit_tags_0_address>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_tag_0_valid> | high     |
    |     addrA          | connected to signal <lineLoader_write_tag_0_payload_address> |          |
    |     diA            | connected to signal <(lineLoader_address<31:12>,"0",lineLoader_flushCounter<7>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 22-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_11>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc<11:5>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_ways_0_datas> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_14>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <lineLoader_write_data_0_valid> | high     |
    |     addrA          | connected to signal <(lineLoader_address<11:5>,lineLoader_wordIndex)> |          |
    |     diA            | connected to signal <io_mem_rsp_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <_zz_11>        | high     |
    |     addrB          | connected to signal <io_cpu_prefetch_pc> |          |
    |     doB            | connected to signal <_zz_14>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <InstructionCache> synthesized (advanced).

Synthesizing (advanced) Unit <VexRiscv>.
The following registers are absorbed into counter <_zz_202>: 1 register on signal <_zz_202>.
The following registers are absorbed into counter <_zz_199>: 1 register on signal <_zz_199>.
	Found pipelined multiplier on signal <_zz_27>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_24>:
		- 2 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_26>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <_zz_25>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <memory_to_writeBack_INSTRUCTION> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile1> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_80>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_83<24:20>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile1> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_236>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_80>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_83<24:20>> |          |
    |     doB            | connected to signal <_zz_236>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3212 - HDL ADVISOR - Asynchronous or synchronous initialization of the register <memory_to_writeBack_INSTRUCTION> prevents it from being combined with the RAM <Mram_RegFilePlugin_regFile> for implementation as read-only block RAM.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_80>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <_zz_83<19:15>> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_RegFilePlugin_regFile> will be implemented as a BLOCK RAM, absorbing the following register(s): <_zz_235>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <writeBack_RegFilePlugin_regFileWrite_valid> | high     |
    |     addrA          | connected to signal <memory_to_writeBack_INSTRUCTION<11:7>> |          |
    |     diA            | connected to signal <_zz_80>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <_zz_83<19:15>> |          |
    |     doB            | connected to signal <_zz_235>       |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_27 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_26 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult__zz_25 by adding 1 register level(s).
Unit <VexRiscv> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into counter <soc_front_panel_count>: 1 register on signal <soc_front_panel_count>.
The following registers are absorbed into counter <soc_crg_por>: 1 register on signal <soc_crg_por>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_half>: 1 register on signal <soc_half_rate_phy_phase_half>.
The following registers are absorbed into counter <soc_half_rate_phy_phase_sel>: 1 register on signal <soc_half_rate_phy_phase_sel>.
The following registers are absorbed into counter <soc_half_rate_phy_bitslip_cnt>: 1 register on signal <soc_half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <soc_spiflash_i1>: 1 register on signal <soc_spiflash_i1>.
The following registers are absorbed into counter <soc_basesoc_sdram_timer_count>: 1 register on signal <soc_basesoc_sdram_timer_count>.
The following registers are absorbed into counter <soc_basesoc_ctrl_bus_errors>: 1 register on signal <soc_basesoc_ctrl_bus_errors>.
The following registers are absorbed into counter <soc_basesoc_counter>: 1 register on signal <soc_basesoc_counter>.
The following registers are absorbed into counter <soc_dna_cnt>: 1 register on signal <soc_dna_cnt>.
The following registers are absorbed into counter <soc_suart_tx_bitcount>: 1 register on signal <soc_suart_tx_bitcount>.
The following registers are absorbed into counter <soc_suart_rx_bitcount>: 1 register on signal <soc_suart_rx_bitcount>.
The following registers are absorbed into counter <soc_suart_tx_fifo_produce>: 1 register on signal <soc_suart_tx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_tx_fifo_consume>: 1 register on signal <soc_suart_tx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_tx_fifo_level0>: 1 register on signal <soc_suart_tx_fifo_level0>.
The following registers are absorbed into counter <soc_suart_rx_fifo_produce>: 1 register on signal <soc_suart_rx_fifo_produce>.
The following registers are absorbed into counter <soc_suart_rx_fifo_consume>: 1 register on signal <soc_suart_rx_fifo_consume>.
The following registers are absorbed into counter <soc_suart_rx_fifo_level0>: 1 register on signal <soc_suart_rx_fifo_level0>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine0_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine0_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine1_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine1_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine2_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine2_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine3_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine3_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine4_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine4_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine5_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine5_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine6_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine6_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>: 1 register on signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>: 1 register on signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level>: 1 register on signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_level>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_twtpcon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine7_twtpcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_trascon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine7_trascon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_twtrcon_count>: 1 register on signal <soc_basesoc_sdram_twtrcon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bandwidth_nreads>: 1 register on signal <soc_basesoc_sdram_bandwidth_nreads>.
The following registers are absorbed into counter <soc_basesoc_sdram_bandwidth_nwrites>: 1 register on signal <soc_basesoc_sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine0_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine0_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine1_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine1_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine2_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine2_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine3_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine3_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine4_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine4_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine5_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine5_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine6_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine6_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_bankmachine7_trccon_count>: 1 register on signal <soc_basesoc_sdram_bankmachine7_trccon_count>.
The following registers are absorbed into counter <soc_basesoc_sdram_time0>: 1 register on signal <soc_basesoc_sdram_time0>.
The following registers are absorbed into counter <soc_basesoc_sdram_time1>: 1 register on signal <soc_basesoc_sdram_time1>.
The following registers are absorbed into counter <soc_basesoc_sdram_trrdcon_count>: 1 register on signal <soc_basesoc_sdram_trrdcon_count>.
The following registers are absorbed into counter <vns_basesoc_count>: 1 register on signal <vns_basesoc_count>.
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <soc_basesoc_data_port_dat_w> |          |
    |     doA            | connected to signal <soc_basesoc_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <soc_basesoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <soc_basesoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <soc_basesoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <soc_basesoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <vns_rhs_array_muxed45> |          |
    |     doA            | connected to signal <soc_basesoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_tx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_tag_port_we> | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<10:2>> |          |
    |     diA            | connected to signal <(soc_basesoc_tag_di_dirty,"0000",vns_rhs_array_muxed44<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <vns_rhs_array_muxed44<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <soc_basesoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_1> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_suart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <soc_suart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",soc_suart_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <soc_suart_rx_fifo_consume> |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine4_cmd_buffer_lookahead_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine5_cmd_buffer_lookahead_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine6_cmd_buffer_lookahead_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_wrport_we> | high     |
    |     addrA          | connected to signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_produce> |          |
    |     diA            | connected to signal <("00",soc_basesoc_port_cmd_payload_addr<23:10>,soc_basesoc_port_cmd_payload_addr<6:0>,soc_basesoc_port_cmd_payload_we)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_consume> |          |
    |     doB            | connected to signal <soc_basesoc_sdram_bankmachine7_cmd_buffer_lookahead_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <decode_to_execute_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_28> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_29> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <execute_to_memory_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_0> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_1> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_2> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_3> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_4> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_5> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_6> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_15> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_16> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_17> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_18> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_19> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_20> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_21> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_22> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_23> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_24> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_25> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_26> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_27> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_28> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_29> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_30> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <memory_to_writeBack_INSTRUCTION_31> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:2677 - Node <lineLoader_address_0> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_1> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_2> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_3> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <lineLoader_address_4> of sequential type is unconnected in block <InstructionCache>.
WARNING:Xst:2677 - Node <_zz_29_0> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_1> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_2> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_3> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <_zz_29_4> of sequential type is unconnected in block <DataCache>.
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_6> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_basesoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_3_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memdat_1_9> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 25
 1024x32-bit dual-port block RAM                       : 1
 1024x8-bit dual-port block RAM                        : 4
 128x22-bit dual-port block RAM                        : 2
 16x10-bit dual-port distributed RAM                   : 2
 32x32-bit dual-port block RAM                         : 2
 512x128-bit single-port block RAM                     : 1
 512x24-bit single-port block RAM                      : 1
 8192x32-bit single-port block RAM                     : 1
 8192x32-bit single-port block Read Only RAM           : 1
 8x24-bit dual-port distributed RAM                    : 8
 8x32-bit dual-port distributed RAM                    : 1
 8x8-bit single-port distributed Read Only RAM         : 1
# Multipliers                                          : 4
 16x16-bit registered multiplier                       : 1
 17x17-bit registered multiplier                       : 3
# Adders/Subtractors                                   : 27
 2-bit adder carry in                                  : 1
 2-bit subtractor                                      : 1
 25-bit adder                                          : 1
 32-bit adder                                          : 4
 32-bit adder carry in                                 : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 3
 33-bit subtractor                                     : 1
 4-bit adder                                           : 6
 4-bit subtractor                                      : 1
 52-bit adder                                          : 2
 6-bit adder                                           : 1
 64-bit adder                                          : 1
 7-bit adder                                           : 1
 8-bit adder                                           : 2
# Counters                                             : 77
 1-bit up counter                                      : 3
 11-bit down counter                                   : 1
 2-bit down counter                                    : 16
 2-bit up counter                                      : 2
 20-bit down counter                                   : 1
 24-bit up counter                                     : 2
 26-bit down counter                                   : 1
 3-bit down counter                                    : 9
 3-bit up counter                                      : 20
 32-bit up counter                                     : 1
 4-bit down counter                                    : 1
 4-bit up counter                                      : 7
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit updown counter                                  : 2
 7-bit up counter                                      : 1
 9-bit down counter                                    : 1
# Accumulators                                         : 1
 3-bit up accumulator                                  : 1
# Registers                                            : 3401
 Flip-Flops                                            : 3401
# Comparators                                          : 59
 1-bit comparator equal                                : 19
 1-bit comparator not equal                            : 1
 10-bit comparator equal                               : 3
 11-bit comparator greater                             : 1
 14-bit comparator equal                               : 8
 14-bit comparator not equal                           : 8
 20-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 3-bit comparator equal                                : 1
 32-bit comparator equal                               : 1
 4-bit comparator greater                              : 1
 5-bit comparator equal                                : 8
 7-bit comparator equal                                : 3
 7-bit comparator greater                              : 2
# Multiplexers                                         : 2174
 1-bit 2-to-1 multiplexer                              : 1937
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 45
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 13
 10-bit 2-to-1 multiplexer                             : 4
 128-bit 2-to-1 multiplexer                            : 2
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 1
 2-bit 2-to-1 multiplexer                              : 6
 20-bit 2-to-1 multiplexer                             : 2
 24-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 7
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 1
 32-bit 2-to-1 multiplexer                             : 64
 32-bit 3-to-1 multiplexer                             : 1
 32-bit 4-to-1 multiplexer                             : 3
 33-bit 2-to-1 multiplexer                             : 2
 4-bit 2-to-1 multiplexer                              : 26
 6-bit 2-to-1 multiplexer                              : 2
 8-bit 12-to-1 multiplexer                             : 1
 8-bit 2-to-1 multiplexer                              : 26
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
# Logic shifters                                       : 2
 33-bit shifter arithmetic right                       : 1
 4-bit shifter logical left                            : 1
# FSMs                                                 : 15
# Xors                                                 : 2
 1-bit xor2                                            : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <decode_to_execute_ENV_CTRL_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <decodeStage_mmuRsp_miss> (without init value) has a constant value of 0 in block <InstructionCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <stageA_request_forceUncachedAccess> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stageB_mmuRsp_miss> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <stageB_request_forceUncachedAccess> (without init value) has a constant value of 0 in block <DataCache>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <decode_to_execute_BRANCH_CTRL_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <decode_to_execute_SRC1_CTRL_1> 
INFO:Xst:2261 - The FF/Latch <decode_to_execute_IS_RS1_SIGNED> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <decode_to_execute_IS_RS2_SIGNED> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_basesoc_adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <soc_basesoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_basesoc_adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <soc_rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <soc_dfi_dfi_p1_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_dfi_dfi_p0_rddata_valid> 
INFO:Xst:2261 - The FF/Latch <_zz_197_0> in Unit <VexRiscv> is equivalent to the following 29 FFs/Latches, which will be removed : <_zz_197_3> <_zz_197_4> <_zz_197_5> <_zz_197_6> <_zz_197_7> <_zz_197_8> <_zz_197_9> <_zz_197_10> <_zz_197_11> <_zz_197_12> <_zz_197_13> <_zz_197_14> <_zz_197_15> <_zz_197_16> <_zz_197_17> <_zz_197_18> <_zz_197_19> <_zz_197_20> <_zz_197_21> <_zz_197_22> <_zz_197_23> <_zz_197_24> <_zz_197_25> <_zz_197_26> <_zz_197_27> <_zz_197_28> <_zz_197_29> <_zz_197_30> <_zz_197_31> 
INFO:Xst:2261 - The FF/Latch <_zz_201_10> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_10> 
INFO:Xst:2261 - The FF/Latch <_zz_201_11> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_11> 
INFO:Xst:2261 - The FF/Latch <_zz_201_12> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_12> 
INFO:Xst:2261 - The FF/Latch <_zz_201_0> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_0> 
INFO:Xst:2261 - The FF/Latch <_zz_201_13> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_13> 
INFO:Xst:2261 - The FF/Latch <_zz_201_1> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_1> 
INFO:Xst:2261 - The FF/Latch <_zz_201_14> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_14> 
INFO:Xst:2261 - The FF/Latch <_zz_201_2> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_2> 
INFO:Xst:2261 - The FF/Latch <_zz_201_20> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_20> 
INFO:Xst:2261 - The FF/Latch <_zz_201_15> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_15> 
INFO:Xst:2261 - The FF/Latch <_zz_201_3> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_3> 
INFO:Xst:2261 - The FF/Latch <_zz_201_21> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_21> 
INFO:Xst:2261 - The FF/Latch <_zz_201_16> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_16> 
INFO:Xst:2261 - The FF/Latch <_zz_201_4> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_4> 
INFO:Xst:2261 - The FF/Latch <_zz_201_22> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_22> 
INFO:Xst:2261 - The FF/Latch <_zz_201_17> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_17> 
INFO:Xst:2261 - The FF/Latch <_zz_201_5> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_5> 
INFO:Xst:2261 - The FF/Latch <_zz_201_23> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_23> 
INFO:Xst:2261 - The FF/Latch <_zz_201_18> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_18> 
INFO:Xst:2261 - The FF/Latch <_zz_201_6> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_6> 
INFO:Xst:2261 - The FF/Latch <_zz_201_24> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_24> 
INFO:Xst:2261 - The FF/Latch <_zz_201_19> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_19> 
INFO:Xst:2261 - The FF/Latch <_zz_201_7> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_7> 
INFO:Xst:2261 - The FF/Latch <_zz_201_30> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_30> 
INFO:Xst:2261 - The FF/Latch <_zz_201_25> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_25> 
INFO:Xst:2261 - The FF/Latch <_zz_201_8> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_8> 
INFO:Xst:2261 - The FF/Latch <_zz_201_31> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_31> 
INFO:Xst:2261 - The FF/Latch <_zz_201_26> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_26> 
INFO:Xst:2261 - The FF/Latch <_zz_201_9> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_9> 
INFO:Xst:2261 - The FF/Latch <_zz_201_27> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_27> 
INFO:Xst:2261 - The FF/Latch <_zz_201_28> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_28> 
INFO:Xst:2261 - The FF/Latch <_zz_201_29> in Unit <VexRiscv> is equivalent to the following FF/Latch, which will be removed : <_zz_209_29> 
WARNING:Xst:1710 - FF/Latch <_zz_197_0> (without init value) has a constant value of 0 in block <VexRiscv>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <vns_opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <vns_multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 100
 010   | 010
 011   | 011
 101   | 101
 110   | 110
 001   | 001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <vns_litedramwishbone2native_state[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 01    | 0010
 11    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <vns_refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <vns_cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <vns_bankmachine2_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <vns_bankmachine0_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <vns_bankmachine1_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <vns_bankmachine5_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <vns_bankmachine3_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <vns_bankmachine4_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <vns_bankmachine6_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <vns_bankmachine7_state[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 001   | 011
 010   | 010
 100   | 110
 101   | 111
 110   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <soc_basesoc_sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <soc_basesoc_sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_323> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_324> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memory_DivPlugin_rs1_32> of sequential type is unconnected in block <VexRiscv>.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface1_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface1_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface1_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface1_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface1_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface1_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface5_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface5_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface5_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <vns_basesoc_interface5_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <soc_suart_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <soc_half_rate_phy_record3_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <soc_half_rate_phy_record3_wrdata_mask_1> <soc_half_rate_phy_record3_wrdata_mask_2> <soc_half_rate_phy_record3_wrdata_mask_3> <soc_half_rate_phy_record2_wrdata_mask_0> <soc_half_rate_phy_record2_wrdata_mask_1> <soc_half_rate_phy_record2_wrdata_mask_2> <soc_half_rate_phy_record2_wrdata_mask_3> 

Optimizing unit <top> ...

Optimizing unit <VexRiscv> ...

Optimizing unit <InstructionCache> ...

Optimizing unit <DataCache> ...
WARNING:Xst:1710 - FF/Latch <VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_code_3> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/lineLoader_flushFromInterface> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_4> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_0> of sequential type is unconnected in block <top>.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_basesoc_sdram_tfawcon_ready> has a constant value of 1 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <soc_half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <VexRiscv/dataCache_1/stageB_hadMemRspErrorReg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_basesoc_sdram_tfawcon_window_0> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_basesoc_sdram_tfawcon_window_1> is unconnected in block <top>.
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <soc_basesoc_sdram_tfawcon_window_2> is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_5> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_6> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_7> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_8> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_9> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_size_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_size_1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_DivPlugin_rs2_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_10> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_11> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_12> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_13> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_14> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_20> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_15> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_21> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_16> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_22> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_17> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_23> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_18> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_24> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_to_writeBack_MEMORY_WR> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_wr> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_19> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_30> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_25> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_31> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_26> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_27> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_28> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/_zz_123_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/IBusCachedPlugin_cache/decodeStage_mmuRsp_physicalAddress_29> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageB_request_address_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_mmuRsp_isIoAccess> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_address_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_ADDRESS_LOW_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_address_1> 
INFO:Xst:2261 - The FF/Latch <soc_spiflash_clk> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <soc_opsis_i2c_samp_count_0> <soc_basesoc_sdram_bandwidth_counter_0> <soc_spiflash_i1_1> 
INFO:Xst:2261 - The FF/Latch <soc_opsis_i2c_samp_carry> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <soc_basesoc_sdram_bandwidth_period> <soc_spiflash_i1_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_WR> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageA_request_wr> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_address_0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/memory_to_writeBack_MEMORY_ADDRESS_LOW_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/stageB_request_address_1> 
INFO:Xst:2261 - The FF/Latch <soc_opsis_i2c_samp_count_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <soc_basesoc_sdram_bandwidth_counter_1> 
INFO:Xst:3203 - The FF/Latch <VexRiscv/dataCache_1/_zz_28> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <VexRiscv/dataCache_1/_zz_27> 
INFO:Xst:3203 - The FF/Latch <soc_spiflash_clk> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_basesoc_sdram_timer_count_1> 
INFO:Xst:3203 - The FF/Latch <soc_opsis_i2c_samp_carry> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_basesoc_sdram_timer_count_0> 
INFO:Xst:3203 - The FF/Latch <soc_opsis_i2c_samp_count_1> in Unit <top> is the opposite to the following FF/Latch, which will be removed : <soc_basesoc_sdram_timer_count_2> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 27.
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_12> in Unit <top> is equivalent to the following 16 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_15_BRB1> <VexRiscv/dataCache_1/stageA_request_data_14_BRB1> <VexRiscv/dataCache_1/stageA_request_data_13_BRB1> <VexRiscv/dataCache_1/stageA_request_data_12_BRB1> <VexRiscv/dataCache_1/stageA_request_data_11_BRB1> <VexRiscv/dataCache_1/stageA_request_data_10_BRB1> <VexRiscv/dataCache_1/stageA_request_data_9_BRB1> <VexRiscv/dataCache_1/stageA_request_data_8_BRB1> <VexRiscv/dataCache_1/stageA_request_data_31_BRB2> <VexRiscv/dataCache_1/stageA_request_data_30_BRB2> <VexRiscv/dataCache_1/stageA_request_data_29_BRB2> <VexRiscv/dataCache_1/stageA_request_data_28_BRB2> <VexRiscv/dataCache_1/stageA_request_data_27_BRB2> <VexRiscv/dataCache_1/stageA_request_data_26_BRB2> <VexRiscv/dataCache_1/stageA_request_data_25_BRB2> <VexRiscv/dataCache_1/stageA_request_data_24_BRB2> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_13> in Unit <top> is equivalent to the following 24 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_23_BRB0> <VexRiscv/dataCache_1/stageA_request_data_22_BRB0> <VexRiscv/dataCache_1/stageA_request_data_21_BRB0> <VexRiscv/dataCache_1/stageA_request_data_20_BRB0> <VexRiscv/dataCache_1/stageA_request_data_19_BRB0> <VexRiscv/dataCache_1/stageA_request_data_18_BRB0> <VexRiscv/dataCache_1/stageA_request_data_17_BRB0> <VexRiscv/dataCache_1/stageA_request_data_16_BRB0> <VexRiscv/dataCache_1/stageA_request_data_15_BRB2> <VexRiscv/dataCache_1/stageA_request_data_14_BRB2> <VexRiscv/dataCache_1/stageA_request_data_13_BRB2> <VexRiscv/dataCache_1/stageA_request_data_12_BRB2> <VexRiscv/dataCache_1/stageA_request_data_11_BRB2> <VexRiscv/dataCache_1/stageA_request_data_10_BRB2> <VexRiscv/dataCache_1/stageA_request_data_9_BRB2> <VexRiscv/dataCache_1/stageA_request_data_8_BRB2> <VexRiscv/dataCache_1/stageA_request_data_31_BRB0>
   <VexRiscv/dataCache_1/stageA_request_data_30_BRB0> <VexRiscv/dataCache_1/stageA_request_data_29_BRB0> <VexRiscv/dataCache_1/stageA_request_data_28_BRB0> <VexRiscv/dataCache_1/stageA_request_data_27_BRB0> <VexRiscv/dataCache_1/stageA_request_data_26_BRB0> <VexRiscv/dataCache_1/stageA_request_data_25_BRB0> <VexRiscv/dataCache_1/stageA_request_data_24_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/decode_to_execute_FLUSH_ALL_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_IS_MUL_BRB2> <VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_INSTRUCTION_25> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_IS_MUL_BRB1> <VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB2> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_17_BRB1> <VexRiscv/dataCache_1/stageA_request_data_9_BRB3> <VexRiscv/dataCache_1/stageA_request_data_25_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_18_BRB1> <VexRiscv/dataCache_1/stageA_request_data_10_BRB3> <VexRiscv/dataCache_1/stageA_request_data_26_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_19_BRB1> <VexRiscv/dataCache_1/stageA_request_data_11_BRB3> <VexRiscv/dataCache_1/stageA_request_data_27_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_20_BRB1> <VexRiscv/dataCache_1/stageA_request_data_12_BRB3> <VexRiscv/dataCache_1/stageA_request_data_28_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_5> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_21_BRB1> <VexRiscv/dataCache_1/stageA_request_data_13_BRB3> <VexRiscv/dataCache_1/stageA_request_data_29_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_6> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_22_BRB1> <VexRiscv/dataCache_1/stageA_request_data_14_BRB3> <VexRiscv/dataCache_1/stageA_request_data_30_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/dataCache_1/stageA_request_data_7> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <VexRiscv/dataCache_1/stageA_request_data_23_BRB1> <VexRiscv/dataCache_1/stageA_request_data_15_BRB3> <VexRiscv/dataCache_1/stageA_request_data_31_BRB3> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_MEMORY_MANAGMENT> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/decode_to_execute_FLUSH_ALL_BRB1> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/decode_to_execute_MEMORY_WR> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <VexRiscv/decode_to_execute_IS_MUL_BRB0> <VexRiscv/decode_to_execute_BYPASSABLE_MEMORY_STAGE_BRB0> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_INSTRUCTION_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/execute_to_memory_IS_MUL_BRB2> 
INFO:Xst:2261 - The FF/Latch <VexRiscv/execute_to_memory_MEMORY_WR> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <VexRiscv/execute_to_memory_IS_MUL_BRB0> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) soc_basesoc_interface_adr_0 soc_basesoc_interface_adr_1 soc_basesoc_interface_adr_4 has(ve) been forward balanced into : vns_basesoc_csrbank4_dfii_pi2_wrdata1_re11_FRB.
	Register(s) soc_basesoc_interface_adr_1 soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_0 has(ve) been forward balanced into : soc_suart_rx_clear11_FRB.
	Register(s) soc_basesoc_interface_adr_12 soc_basesoc_interface_adr_10 soc_basesoc_interface_adr_9 soc_basesoc_interface_adr_13 soc_basesoc_interface_adr_11 has(ve) been forward balanced into : vns_basesoc_csrbank4_sel<13>1_FRB.
	Register(s) soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_5 soc_basesoc_sdram_phaseinjector3_command_issue_re11_FRB has(ve) been forward balanced into : _n11764<5>11_FRB.
	Register(s) soc_basesoc_interface_adr_3 soc_basesoc_interface_adr_4 soc_basesoc_interface_adr_0 has(ve) been forward balanced into : soc_basesoc_sdram_phaseinjector3_command_issue_re11_FRB.
	Register(s) soc_basesoc_interface_adr_3 soc_suart_rx_clear11_FRB has(ve) been forward balanced into : vns_basesoc_csrbank4_dfii_pi3_baddress0_re11_FRB.
	Register(s) soc_basesoc_interface_adr_5 soc_basesoc_interface_adr_2 soc_basesoc_interface_adr_3 vns_basesoc_csrbank4_dfii_pi2_wrdata1_re11_FRB has(ve) been forward balanced into : _n117311_FRB.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_0_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_1_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_10_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_11_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_12_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_13_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_14_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_15_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_16_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_17_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_18_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_19_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_2_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_20_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_21_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_22_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_23_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_24_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_25_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_26_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_27_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_28_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_29_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_3_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_30_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB0 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB3 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB4 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_31_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_4_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_5_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_6_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_7_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_8_BRB5.
	Register(s) VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9 has(ve) been backward balanced into : VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB1 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB2 VexRiscv/CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr_9_BRB5.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_10 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_10_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_11 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_11_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_12 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_12_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_13 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_13_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_14 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_14_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_15 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_15_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_16 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_16_BRB1 VexRiscv/dataCache_1/stageA_request_data_16_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_17 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_17_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_18 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_18_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_19 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_19_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_20 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_20_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_21 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_21_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_22 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_22_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_23 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_23_BRB2.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_24 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_24_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_25 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_25_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_26 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_26_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_27 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_27_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_28 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_28_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_29 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_29_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_30 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_30_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_31 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_31_BRB4.
	Register(s) VexRiscv/dataCache_1/stageA_request_data_8 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_8_BRB0 .
	Register(s) VexRiscv/dataCache_1/stageA_request_data_9 has(ve) been backward balanced into : VexRiscv/dataCache_1/stageA_request_data_9_BRB0 .
	Register(s) VexRiscv/decode_to_execute_FLUSH_ALL has(ve) been backward balanced into : VexRiscv/decode_to_execute_FLUSH_ALL_BRB2.
	Register(s) VexRiscv/decode_to_execute_IS_MUL has(ve) been backward balanced into : VexRiscv/decode_to_execute_IS_MUL_BRB4 VexRiscv/decode_to_execute_IS_MUL_BRB5.
	Register(s) VexRiscv/execute_to_memory_IS_MUL has(ve) been backward balanced into : VexRiscv/execute_to_memory_IS_MUL_BRB1 VexRiscv/execute_to_memory_IS_MUL_BRB3 VexRiscv/execute_to_memory_IS_MUL_BRB4 VexRiscv/execute_to_memory_IS_MUL_BRB5.
	Register(s) soc_half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : soc_half_rate_phy_drive_dq_n1_BRB0.
	Register(s) soc_half_rate_phy_phase_sel has(ve) been backward balanced into : soc_half_rate_phy_phase_sel_BRB0 soc_half_rate_phy_phase_sel_BRB1.
	Register(s) soc_half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_1_BRB0 soc_half_rate_phy_rddata_sr_1_BRB1 soc_half_rate_phy_rddata_sr_1_BRB2 soc_half_rate_phy_rddata_sr_1_BRB3 soc_half_rate_phy_rddata_sr_1_BRB4.
	Register(s) soc_half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_2_BRB0 soc_half_rate_phy_rddata_sr_2_BRB1 soc_half_rate_phy_rddata_sr_2_BRB2 soc_half_rate_phy_rddata_sr_2_BRB3 soc_half_rate_phy_rddata_sr_2_BRB5 soc_half_rate_phy_rddata_sr_2_BRB6 soc_half_rate_phy_rddata_sr_2_BRB7 soc_half_rate_phy_rddata_sr_2_BRB8 .
	Register(s) soc_half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_3_BRB0 soc_half_rate_phy_rddata_sr_3_BRB1 soc_half_rate_phy_rddata_sr_3_BRB2 soc_half_rate_phy_rddata_sr_3_BRB3 soc_half_rate_phy_rddata_sr_3_BRB5 soc_half_rate_phy_rddata_sr_3_BRB7 soc_half_rate_phy_rddata_sr_3_BRB8 soc_half_rate_phy_rddata_sr_3_BRB9 soc_half_rate_phy_rddata_sr_3_BRB10 soc_half_rate_phy_rddata_sr_3_BRB11 soc_half_rate_phy_rddata_sr_3_BRB12 soc_half_rate_phy_rddata_sr_3_BRB13.
	Register(s) soc_half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_4_BRB0 soc_half_rate_phy_rddata_sr_4_BRB1 soc_half_rate_phy_rddata_sr_4_BRB2 soc_half_rate_phy_rddata_sr_4_BRB3 soc_half_rate_phy_rddata_sr_4_BRB4 soc_half_rate_phy_rddata_sr_4_BRB5 soc_half_rate_phy_rddata_sr_4_BRB6 soc_half_rate_phy_rddata_sr_4_BRB7 soc_half_rate_phy_rddata_sr_4_BRB8 soc_half_rate_phy_rddata_sr_4_BRB10 soc_half_rate_phy_rddata_sr_4_BRB11 soc_half_rate_phy_rddata_sr_4_BRB12 soc_half_rate_phy_rddata_sr_4_BRB13 soc_half_rate_phy_rddata_sr_4_BRB14 soc_half_rate_phy_rddata_sr_4_BRB15 soc_half_rate_phy_rddata_sr_4_BRB16.
	Register(s) soc_half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : soc_half_rate_phy_rddata_sr_5_BRB0 soc_half_rate_phy_rddata_sr_5_BRB1 soc_half_rate_phy_rddata_sr_5_BRB2 soc_half_rate_phy_rddata_sr_5_BRB3 soc_half_rate_phy_rddata_sr_5_BRB4 soc_half_rate_phy_rddata_sr_5_BRB5 soc_half_rate_phy_rddata_sr_5_BRB6 soc_half_rate_phy_rddata_sr_5_BRB7 soc_half_rate_phy_rddata_sr_5_BRB8 soc_half_rate_phy_rddata_sr_5_BRB10 soc_half_rate_phy_rddata_sr_5_BRB11 soc_half_rate_phy_rddata_sr_5_BRB12 soc_half_rate_phy_rddata_sr_5_BRB13 soc_half_rate_phy_rddata_sr_5_BRB14 soc_half_rate_phy_rddata_sr_5_BRB15 soc_half_rate_phy_rddata_sr_5_BRB16.
	Register(s) soc_half_rate_phy_record0_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record0_cas_n_BRB0 soc_half_rate_phy_record0_cas_n_BRB1 soc_half_rate_phy_record0_cas_n_BRB2 soc_half_rate_phy_record0_cas_n_BRB3 soc_half_rate_phy_record0_cas_n_BRB4.
	Register(s) soc_half_rate_phy_record0_cke has(ve) been backward balanced into : soc_half_rate_phy_record0_cke_BRB0 .
	Register(s) soc_half_rate_phy_record0_odt has(ve) been backward balanced into : soc_half_rate_phy_record0_odt_BRB0 .
	Register(s) soc_half_rate_phy_record0_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record0_ras_n_BRB2 soc_half_rate_phy_record0_ras_n_BRB3 .
	Register(s) soc_half_rate_phy_record0_reset_n has(ve) been backward balanced into : soc_half_rate_phy_record0_reset_n_BRB0 soc_half_rate_phy_record0_reset_n_BRB1.
	Register(s) soc_half_rate_phy_record0_we_n has(ve) been backward balanced into : soc_half_rate_phy_record0_we_n_BRB2 soc_half_rate_phy_record0_we_n_BRB3 .
	Register(s) soc_half_rate_phy_record1_cas_n has(ve) been backward balanced into : soc_half_rate_phy_record1_cas_n_BRB1 soc_half_rate_phy_record1_cas_n_BRB2 soc_half_rate_phy_record1_cas_n_BRB3 soc_half_rate_phy_record1_cas_n_BRB4.
	Register(s) soc_half_rate_phy_record1_ras_n has(ve) been backward balanced into : soc_half_rate_phy_record1_ras_n_BRB2 soc_half_rate_phy_record1_ras_n_BRB3 .
	Register(s) soc_half_rate_phy_record1_we_n has(ve) been backward balanced into : soc_half_rate_phy_record1_we_n_BRB2 soc_half_rate_phy_record1_we_n_BRB3 .
	Register(s) vns_new_master_rdata_valid0 has(ve) been backward balanced into : vns_new_master_rdata_valid0_BRB0 vns_new_master_rdata_valid0_BRB1 vns_new_master_rdata_valid0_BRB2 vns_new_master_rdata_valid0_BRB3 vns_new_master_rdata_valid0_BRB4 vns_new_master_rdata_valid0_BRB5 vns_new_master_rdata_valid0_BRB6 vns_new_master_rdata_valid0_BRB7 vns_new_master_rdata_valid0_BRB9 vns_new_master_rdata_valid0_BRB10 vns_new_master_rdata_valid0_BRB11 vns_new_master_rdata_valid0_BRB12 vns_new_master_rdata_valid0_BRB13 vns_new_master_rdata_valid0_BRB14 vns_new_master_rdata_valid0_BRB15 vns_new_master_rdata_valid0_BRB16 vns_new_master_rdata_valid0_BRB17 vns_new_master_rdata_valid0_BRB18 vns_new_master_rdata_valid0_BRB19 vns_new_master_rdata_valid0_BRB20 vns_new_master_rdata_valid0_BRB21 vns_new_master_rdata_valid0_BRB22 vns_new_master_rdata_valid0_BRB23 vns_new_master_rdata_valid0_BRB24 vns_new_master_rdata_valid0_BRB25 vns_new_master_rdata_valid0_BRB26 vns_new_master_rdata_valid0_BRB27 vns_new_master_rdata_valid0_BRB28
vns_new_master_rdata_valid0_BRB29 vns_new_master_rdata_valid0_BRB30 vns_new_master_rdata_valid0_BRB31 vns_new_master_rdata_valid0_BRB32 vns_new_master_rdata_valid0_BRB33 vns_new_master_rdata_valid0_BRB34 vns_new_master_rdata_valid0_BRB35 vns_new_master_rdata_valid0_BRB36 vns_new_master_rdata_valid0_BRB37 vns_new_master_rdata_valid0_BRB38 vns_new_master_rdata_valid0_BRB39 vns_new_master_rdata_valid0_BRB40 vns_new_master_rdata_valid0_BRB41 vns_new_master_rdata_valid0_BRB42 vns_new_master_rdata_valid0_BRB43 vns_new_master_rdata_valid0_BRB44 vns_new_master_rdata_valid0_BRB45 vns_new_master_rdata_valid0_BRB46 vns_new_master_rdata_valid0_BRB47 vns_new_master_rdata_valid0_BRB48.
	Register(s) vns_new_master_rdata_valid1 has(ve) been backward balanced into : vns_new_master_rdata_valid1_BRB0 vns_new_master_rdata_valid1_BRB1 vns_new_master_rdata_valid1_BRB2 vns_new_master_rdata_valid1_BRB3 vns_new_master_rdata_valid1_BRB4 vns_new_master_rdata_valid1_BRB5 vns_new_master_rdata_valid1_BRB6 vns_new_master_rdata_valid1_BRB7 vns_new_master_rdata_valid1_BRB8 vns_new_master_rdata_valid1_BRB10 vns_new_master_rdata_valid1_BRB11 vns_new_master_rdata_valid1_BRB12 vns_new_master_rdata_valid1_BRB13 vns_new_master_rdata_valid1_BRB14 vns_new_master_rdata_valid1_BRB15 vns_new_master_rdata_valid1_BRB16 vns_new_master_rdata_valid1_BRB17 vns_new_master_rdata_valid1_BRB18 vns_new_master_rdata_valid1_BRB19 vns_new_master_rdata_valid1_BRB20 vns_new_master_rdata_valid1_BRB21 vns_new_master_rdata_valid1_BRB22 vns_new_master_rdata_valid1_BRB23 vns_new_master_rdata_valid1_BRB24 vns_new_master_rdata_valid1_BRB25 vns_new_master_rdata_valid1_BRB26 vns_new_master_rdata_valid1_BRB27 vns_new_master_rdata_valid1_BRB28
vns_new_master_rdata_valid1_BRB29 vns_new_master_rdata_valid1_BRB30 vns_new_master_rdata_valid1_BRB31 vns_new_master_rdata_valid1_BRB32 vns_new_master_rdata_valid1_BRB33 vns_new_master_rdata_valid1_BRB34 vns_new_master_rdata_valid1_BRB35 vns_new_master_rdata_valid1_BRB36 vns_new_master_rdata_valid1_BRB37 vns_new_master_rdata_valid1_BRB38 vns_new_master_rdata_valid1_BRB39 vns_new_master_rdata_valid1_BRB40 vns_new_master_rdata_valid1_BRB41 vns_new_master_rdata_valid1_BRB42 vns_new_master_rdata_valid1_BRB43 vns_new_master_rdata_valid1_BRB44 vns_new_master_rdata_valid1_BRB45 vns_new_master_rdata_valid1_BRB46 vns_new_master_rdata_valid1_BRB47 vns_new_master_rdata_valid1_BRB48 vns_new_master_rdata_valid1_BRB49.
	Register(s) vns_new_master_rdata_valid2 has(ve) been backward balanced into : vns_new_master_rdata_valid2_BRB0 vns_new_master_rdata_valid2_BRB1 vns_new_master_rdata_valid2_BRB2 vns_new_master_rdata_valid2_BRB3 vns_new_master_rdata_valid2_BRB4 vns_new_master_rdata_valid2_BRB6 vns_new_master_rdata_valid2_BRB7 vns_new_master_rdata_valid2_BRB8 vns_new_master_rdata_valid2_BRB9 vns_new_master_rdata_valid2_BRB10 vns_new_master_rdata_valid2_BRB11 vns_new_master_rdata_valid2_BRB12 vns_new_master_rdata_valid2_BRB13 vns_new_master_rdata_valid2_BRB14 vns_new_master_rdata_valid2_BRB15 vns_new_master_rdata_valid2_BRB16 vns_new_master_rdata_valid2_BRB17 vns_new_master_rdata_valid2_BRB18 vns_new_master_rdata_valid2_BRB19 vns_new_master_rdata_valid2_BRB20 vns_new_master_rdata_valid2_BRB21 vns_new_master_rdata_valid2_BRB22 vns_new_master_rdata_valid2_BRB23 vns_new_master_rdata_valid2_BRB24 vns_new_master_rdata_valid2_BRB25 vns_new_master_rdata_valid2_BRB26 vns_new_master_rdata_valid2_BRB27 vns_new_master_rdata_valid2_BRB28
vns_new_master_rdata_valid2_BRB29.
	Register(s) vns_new_master_rdata_valid3 has(ve) been backward balanced into : vns_new_master_rdata_valid3_BRB0 vns_new_master_rdata_valid3_BRB1 vns_new_master_rdata_valid3_BRB2 vns_new_master_rdata_valid3_BRB3 vns_new_master_rdata_valid3_BRB4 vns_new_master_rdata_valid3_BRB5.
	Register(s) vns_new_master_wdata_ready0 has(ve) been backward balanced into : vns_new_master_wdata_ready0_BRB0 vns_new_master_wdata_ready0_BRB1 vns_new_master_wdata_ready0_BRB2 vns_new_master_wdata_ready0_BRB3 vns_new_master_wdata_ready0_BRB4 vns_new_master_wdata_ready0_BRB5.
Unit <top> processed.
FlipFlop VexRiscv/_zz_208 has been replicated 1 time(s)
FlipFlop VexRiscv/memory_to_writeBack_MEMORY_ENABLE has been replicated 1 time(s)
FlipFlop VexRiscv/writeBack_arbitration_isValid has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_1 has been replicated 2 time(s)
FlipFlop soc_basesoc_interface_adr_2 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_4 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop soc_basesoc_interface_we has been replicated 3 time(s)
FlipFlop soc_basesoc_sdram_storage_full_0 has been replicated 5 time(s)
FlipFlop soc_phase_sel has been replicated 5 time(s)
FlipFlop vns_basesoc_csrbank4_sel<13>1_FRB has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <soc_half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <soc_half_rate_phy_r_dfi_wrdata_en_5>.
	Found 2-bit shift register for signal <VexRiscv/_zz_123_0>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB1>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <soc_half_rate_phy_rddata_sr_1_BRB3>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB4>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB10>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB11>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB12>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB13>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB14>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB1>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB15>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB16>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB17>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB18>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB19>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB2>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB20>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB21>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB22>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB23>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB24>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB3>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB25>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB26>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB27>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB28>.
	Found 3-bit shift register for signal <vns_new_master_rdata_valid2_BRB29>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <soc_half_rate_phy_rddata_sr_2_BRB8>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB5>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB31>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB32>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB33>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB34>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB6>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB35>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB36>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB37>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB38>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB39>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB7>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB40>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB41>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB42>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB43>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB44>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB8>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB45>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB46>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB47>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB48>.
	Found 2-bit shift register for signal <vns_new_master_rdata_valid1_BRB49>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB10>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB11>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB12>.
	Found 3-bit shift register for signal <soc_half_rate_phy_rddata_sr_3_BRB13>.
	Found 2-bit shift register for signal <soc_half_rate_phy_rddata_sr_4_BRB4>.
	Found 2-bit shift register for signal <soc_half_rate_phy_rddata_sr_4_BRB6>.
	Found 2-bit shift register for signal <soc_half_rate_phy_rddata_sr_4_BRB14>.
	Found 2-bit shift register for signal <soc_half_rate_phy_rddata_sr_4_BRB15>.
	Found 2-bit shift register for signal <soc_half_rate_phy_rddata_sr_4_BRB16>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 3737
 Flip-Flops                                            : 3737
# Shift Registers                                      : 67
 2-bit shift register                                  : 30
 3-bit shift register                                  : 29
 4-bit shift register                                  : 4
 5-bit shift register                                  : 3
 6-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 6178
#      GND                         : 1
#      INV                         : 127
#      LUT1                        : 104
#      LUT2                        : 427
#      LUT3                        : 562
#      LUT4                        : 807
#      LUT5                        : 800
#      LUT6                        : 1998
#      MUXCY                       : 666
#      MUXF7                       : 89
#      MUXF8                       : 32
#      VCC                         : 1
#      XORCY                       : 564
# FlipFlops/Latches                : 3816
#      FD                          : 237
#      FDE                         : 1210
#      FDP                         : 8
#      FDPE                        : 2
#      FDR                         : 780
#      FDRE                        : 1479
#      FDS                         : 46
#      FDSE                        : 49
#      ODDR2                       : 5
# RAMS                             : 271
#      RAM16X1D                    : 224
#      RAMB16BWER                  : 39
#      RAMB8BWER                   : 8
# Shift Registers                  : 67
#      SRLC16E                     : 67
# Clock Buffers                    : 6
#      BUFG                        : 6
# IO Buffers                       : 62
#      BUFIO2                      : 1
#      IBUF                        : 3
#      IBUFG                       : 1
#      IOBUF                       : 22
#      OBUF                        : 31
#      OBUFDS                      : 1
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# DSPs                             : 4
#      DSP48A1                     : 4
# Others                           : 37
#      BUFPLL                      : 1
#      DNA_PORT                    : 1
#      ISERDES2                    : 16
#      OSERDES2                    : 18
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            3816  out of  54576     6%  
 Number of Slice LUTs:                 5340  out of  27288    19%  
    Number used as Logic:              4825  out of  27288    17%  
    Number used as Memory:              515  out of   6408     8%  
       Number used as RAM:              448
       Number used as SRL:               67

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   6972
   Number with an unused Flip Flop:    3156  out of   6972    45%  
   Number with an unused LUT:          1632  out of   6972    23%  
   Number of fully used LUT-FF pairs:  2184  out of   6972    31%  
   Number of unique control sets:       201

IO Utilization: 
 Number of IOs:                          64
 Number of bonded IOBs:                  64  out of    296    21%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               43  out of    116    37%  
    Number using Block RAM only:         43
 Number of BUFG/BUFGCTRLs:                6  out of     16    37%  
 Number of DSP48A1s:                      4  out of     58     6%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk100                             | PLL_ADV:CLKOUT5        | 3874  |
clk100                             | PLL_ADV:CLKOUT2        | 95    |
clk100                             | PLL_ADV:CLKOUT4        | 188   |
base50_clk                         | BUFG                   | 2     |
clk100                             | PLL_ADV:CLKOUT1        | 2     |
clk100                             | PLL_ADV:CLKOUT3        | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 7.678ns (Maximum Frequency: 130.242MHz)
   Minimum input arrival time before clock: 4.204ns
   Maximum output required time after clock: 4.963ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 7.678ns (frequency: 130.242MHz)
  Total number of paths / destination ports: 10732375 / 12230
-------------------------------------------------------------------------
Delay:               1.919ns (Levels of Logic = 1)
  Source:            soc_half_rate_phy_r_dfi_wrdata_en_5 (FF)
  Destination:       ODDR2_2 (FF)
  Source Clock:      clk100 rising 2.0X +230
  Destination Clock: clk100 falling 2.0X +230

  Data Path: soc_half_rate_phy_r_dfi_wrdata_en_5 to ODDR2_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              3   0.447   0.650  soc_half_rate_phy_r_dfi_wrdata_en_5 (soc_half_rate_phy_r_dfi_wrdata_en_5)
     INV:I->O              2   0.206   0.616  soc_half_rate_phy_dqs_t_d11_INV_0 (soc_half_rate_phy_dqs_t_d1)
     ODDR2:D1                  0.000          ODDR2_2
    ----------------------------------------
    Total                      1.919ns (0.653ns logic, 1.267ns route)
                                       (34.0% logic, 66.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (vns_xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 544 / 193
-------------------------------------------------------------------------
Offset:              4.204ns (Levels of Logic = 2)
  Source:            pwrsw (PAD)
  Destination:       soc_front_panel_count_1 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: pwrsw to soc_front_panel_count_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   1.222   1.250  pwrsw_IBUF (pwrsw_IBUF)
     LUT2:I1->O           26   0.205   1.206  _n10803_inv1 (_n10803_inv)
     FDRE:CE                   0.322          soc_front_panel_count_1
    ----------------------------------------
    Total                      4.204ns (1.749ns logic, 2.455ns route)
                                       (41.6% logic, 58.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.933ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.684  crg_periph_dcm_clkgen (soc_crg_dcm_base50_locked)
     LUT2:I0->O            2   0.203   0.616  vns_xilinxasyncresetsynchronizerimpl31 (vns_xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.933ns (0.633ns logic, 1.300ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 224 / 191
-------------------------------------------------------------------------
Offset:              4.963ns (Levels of Logic = 2)
  Source:            soc_spiflash_bitbang_en_storage_full (FF)
  Destination:       spiflash4x_dq<3> (PAD)
  Source Clock:      clk100 rising 0.5X

  Data Path: soc_spiflash_bitbang_en_storage_full to spiflash4x_dq<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.058  soc_spiflash_bitbang_en_storage_full (soc_spiflash_bitbang_en_storage_full)
     LUT3:I0->O            4   0.205   0.683  soc_spiflash_oe_inv1 (soc_spiflash_oe_inv)
     IOBUF:T->IO               2.571          spiflash4x_dq_3_IOBUF (spiflash4x_dq<3>)
    ----------------------------------------
    Total                      4.963ns (3.223ns logic, 1.740ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 124 / 108
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (soc_half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.130|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |   14.337|         |    1.919|         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 85.00 secs
Total CPU time to Xst completion: 84.82 secs
 
--> 


Total memory usage is 503616 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  638 (   0 filtered)
Number of infos    :  143 (   0 filtered)

