From 80555802c4e6b0f996394bdf9d5ff113e591f4da Mon Sep 17 00:00:00 2001
From: Ralf Gliese <gliese@elrest.de>
Date: Thu, 6 Dec 2018 16:41:34 +0100
Subject: [PATCH] dts: vtpctp: add VTPCTP specific dts-files

Signed-off-by: Ralf Gliese <gliese@elrest.de>
---
 arch/arm/boot/dts/Makefile               |    8 +
 arch/arm/boot/dts/imx6dl-vtpctp-0004.dts |  126 ++++
 arch/arm/boot/dts/imx6dl-vtpctp-0005.dts |  129 ++++
 arch/arm/boot/dts/imx6dl-vtpctp-0007.dts |  130 ++++
 arch/arm/boot/dts/imx6dl-vtpctp-0010.dts |  128 ++++
 arch/arm/boot/dts/imx6q-vtpctp-0004.dts  |  122 ++++
 arch/arm/boot/dts/imx6q-vtpctp-0005.dts  |  113 +++
 arch/arm/boot/dts/imx6q-vtpctp-0007.dts  |  116 +++
 arch/arm/boot/dts/imx6q-vtpctp-0010.dts  |  115 +++
 arch/arm/boot/dts/imx6qdl-vtpctp.dtsi    | 1150 ++++++++++++++++++++++++++++++
 10 files changed, 2137 insertions(+)
 create mode 100644 arch/arm/boot/dts/imx6dl-vtpctp-0004.dts
 create mode 100644 arch/arm/boot/dts/imx6dl-vtpctp-0005.dts
 create mode 100644 arch/arm/boot/dts/imx6dl-vtpctp-0007.dts
 create mode 100644 arch/arm/boot/dts/imx6dl-vtpctp-0010.dts
 create mode 100644 arch/arm/boot/dts/imx6q-vtpctp-0004.dts
 create mode 100644 arch/arm/boot/dts/imx6q-vtpctp-0005.dts
 create mode 100644 arch/arm/boot/dts/imx6q-vtpctp-0007.dts
 create mode 100644 arch/arm/boot/dts/imx6q-vtpctp-0010.dts
 create mode 100644 arch/arm/boot/dts/imx6qdl-vtpctp.dtsi

diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
index 76bfdda..3192dc4 100644
--- a/arch/arm/boot/dts/Makefile
+++ b/arch/arm/boot/dts/Makefile
@@ -358,6 +358,10 @@ dtb-$(CONFIG_SOC_IMX6Q) += \
 	imx6dl-tx6u-81xx-mb7.dtb \
 	imx6dl-udoo.dtb \
 	imx6dl-wandboard.dtb \
+	imx6dl-vtpctp-0004.dtb \
+	imx6dl-vtpctp-0005.dtb \
+	imx6dl-vtpctp-0007.dtb \
+	imx6dl-vtpctp-0010.dtb \
 	imx6dl-wandboard-revb1.dtb \
 	imx6q-apalis-ixora.dtb \
 	imx6q-apf6dev.dtb \
@@ -405,6 +409,10 @@ dtb-$(CONFIG_SOC_IMX6Q) += \
 	imx6q-utilite-pro.dtb \
 	imx6q-wandboard.dtb \
 	imx6q-wandboard-revb1.dtb \
+	imx6q-vtpctp-0004.dtb \
+	imx6q-vtpctp-0005.dtb \
+	imx6q-vtpctp-0007.dtb \
+	imx6q-vtpctp-0010.dtb \
 	imx6qp-nitrogen6_max.dtb \
 	imx6qp-sabreauto.dtb \
 	imx6qp-sabresd.dtb \
diff --git a/arch/arm/boot/dts/imx6dl-vtpctp-0004.dts b/arch/arm/boot/dts/imx6dl-vtpctp-0004.dts
new file mode 100644
index 0000000..310cc13
--- /dev/null
+++ b/arch/arm/boot/dts/imx6dl-vtpctp-0004.dts
@@ -0,0 +1,126 @@
+/*
+ * Copyright 2017 elrest GmbH
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include "imx6dl.dtsi"
+#include "imx6qdl-vtpctp.dtsi"
+
+/ {
+	model = "VTPCTP Dual-lite Board";
+	compatible = "wago,imx6dl-vtpctp-762_4xxx",
+				 "wago,imx6dl-vtpctp", "fsl,imx6dl";
+
+	memory {
+		reg = <0x10000000 0x80000000>;
+	};
+
+	display: display@di0 {
+		compatible = "fsl,imx-parallel-display";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_ipu_disp>;
+		interface-pix-fmt = "rgb24";
+		status = "okay";
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: hsd100pxn1 {
+				clock-frequency = <9000000>;
+				hactive = <480>;
+				vactive = <272>;
+				hfront-porch = <2>;
+				hback-porch = <2>;
+				hsync-len = <41>;
+				vback-porch = <2>;
+				vfront-porch = <2>;
+				vsync-len = <10>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+				de-active    = <1>;
+				pixelclk-active = <0>;
+			};
+		};
+
+		port {
+			display0_in: endpoint {
+				remote-endpoint = <&ipu1_di0_disp0>;
+			};
+		};
+	};
+
+};
+
+&ipu1_di0_disp0 {
+	remote-endpoint = <&display0_in>;
+};
+
+&mxcfb1 {
+	status = "okay";
+};
+
+&ecspi4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi4>;
+	fsl,spi-num-chipselects = <2>;
+	cs-gpios = <
+		&gpio3 20 0
+		&gpio5 2 0
+	>;
+	status = "ok";
+
+	/* touch controller */
+	touch:	tsc2046@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tsc2046>;
+
+		compatible = "ti,tsc2046";
+		vcc-supply = <&tsc2046reg>;
+
+		reg = <0>;	/* CS0 */
+		spi-max-frequency = <250000>;
+
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 0>;
+		pendown-gpio = <&gpio1 3 0>;
+
+		//ti,keep-vref-on;
+		//ti,vref-delay-usecs = <800>;
+
+		ti,x-min = /bits/ 16 <0x0>;
+		ti,x-max = /bits/ 16 <0x0ffff>;
+		ti,y-min = /bits/ 16 <0x0>;
+		ti,y-max = /bits/ 16 <0x0ffff>;
+
+		ti,x-plate-ohms = /bits/ 16 <150>;
+		ti,pressure-max = /bits/ 16 <1000>;
+
+		ti,debounce-max = /bits/ 16 <30>;
+		ti,debounce-tol = /bits/ 16 <10>;
+		ti,debounce-rep = /bits/ 16 <1>;
+
+		linux,wakeup;
+	};
+
+	di0_spi: dio_spi@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_dio_spi>;
+		compatible = "dio_spi";
+		reg = <1>;
+		spi-max-frequency = <1000000>;
+	};
+
+};
+
+&cpu0 {
+	arm-supply = <&sw1a_reg>;
+	soc-supply = <&sw1c_reg>;
+};
diff --git a/arch/arm/boot/dts/imx6dl-vtpctp-0005.dts b/arch/arm/boot/dts/imx6dl-vtpctp-0005.dts
new file mode 100644
index 0000000..7ffbcfe
--- /dev/null
+++ b/arch/arm/boot/dts/imx6dl-vtpctp-0005.dts
@@ -0,0 +1,129 @@
+/*
+ * Copyright 2017 elrest GmbH
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include "imx6dl.dtsi"
+#include "imx6qdl-vtpctp.dtsi"
+
+/ {
+	model = "VTPCTP Dual-lite Board";
+	compatible = "wago,imx6dl-vtpctp-762_4xxx",
+				 "wago,imx6dl-vtpctp", "fsl,imx6dl";
+
+	memory {
+		reg = <0x10000000 0x80000000>;
+	};
+};
+
+&ldb {
+	lvds-channel@0 {
+		crtc = "ipu1-di0";
+	};
+
+	lvds-channel@1 {
+		crtc = "ipu1-di1";
+	};
+};
+
+/* 5" Display */
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+		fsl,data-mapping = "spwg";
+		//fsl,data-mapping = "jeida";
+		fsl,data-width = <18>;
+		primary;
+		status = "okay";
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: hsd100pxn1 {
+				clock-frequency = <25000000>;
+				hactive = <640>;
+				vactive = <480>;
+				hback-porch = <114>;
+				hfront-porch = <16>;
+				vback-porch = <32>;
+				vfront-porch = <10>;
+				hsync-len = <30>;
+				vsync-len = <3>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+				de-active    = <1>;
+			};
+		};
+	};
+};
+
+&mxcfb1 {
+	status = "okay";
+};
+
+&ecspi4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi4>;
+	fsl,spi-num-chipselects = <2>;
+	cs-gpios = <
+		&gpio3 20 0
+		&gpio5 2 0
+	>;
+	status = "ok";
+
+	/* touch controller */
+	touch:	tsc2046@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tsc2046>;
+
+		compatible = "ti,tsc2046";
+		vcc-supply = <&tsc2046reg>;
+
+		reg = <0>;	/* CS0 */
+		spi-max-frequency = <500000>;
+
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 0>;
+		pendown-gpio = <&gpio1 3 0>;
+
+		ti,keep-vref-on;
+		ti,vref-delay-usecs = <800>;
+
+		ti,x-min = /bits/ 16 <0x0>;
+		ti,x-max = /bits/ 16 <0x0ffff>;
+		ti,y-min = /bits/ 16 <0x0>;
+		ti,y-max = /bits/ 16 <0x0ffff>;
+
+		ti,x-plate-ohms = /bits/ 16 <200>;
+		ti,pressure-max = /bits/ 16 <1000>;
+
+		ti,debounce-max = /bits/ 16 <30>;
+		ti,debounce-tol = /bits/ 16 <10>;
+		ti,debounce-rep = /bits/ 16 <1>;
+
+		linux,wakeup;
+	};
+
+	di0_spi: dio_spi@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_dio_spi>;
+		compatible = "dio_spi";
+		reg = <1>;
+		spi-max-frequency = <1000000>;
+	};
+
+};
+
+&cpu0 {
+	arm-supply = <&sw1a_reg>;
+	soc-supply = <&sw1c_reg>;
+};
diff --git a/arch/arm/boot/dts/imx6dl-vtpctp-0007.dts b/arch/arm/boot/dts/imx6dl-vtpctp-0007.dts
new file mode 100644
index 0000000..4d3857d
--- /dev/null
+++ b/arch/arm/boot/dts/imx6dl-vtpctp-0007.dts
@@ -0,0 +1,130 @@
+/*
+ * Copyright 2017 elrest GmbH
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include "imx6dl.dtsi"
+#include "imx6qdl-vtpctp.dtsi"
+
+/ {
+	model = "VTPCTP Dual-lite Board";
+	compatible = "wago,imx6dl-vtpctp-762_4xxx",
+				 "wago,imx6dl-vtpctp", "fsl,imx6dl";
+
+	memory {
+		reg = <0x10000000 0x80000000>;
+	};
+};
+
+&ldb {
+	lvds-channel@0 {
+		crtc = "ipu1-di0";
+	};
+
+	lvds-channel@1 {
+		crtc = "ipu1-di1";
+	};
+};
+
+/* 7" Display */
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+		fsl,data-mapping = "spwg";
+		//fsl,data-mapping = "jeida";
+		fsl,data-width = <24>;
+		primary;
+		status = "okay";
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: hsd100pxn1 {
+				clock-frequency = <33260000>;
+				hactive = <800>;
+				vactive = <480>;
+				hback-porch = <205>;
+				hfront-porch = <20>;
+				vback-porch = <26>;
+				vfront-porch = <5>;
+				hsync-len = <10>;
+				vsync-len = <10>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+				de-active    = <1>;
+			};
+		};
+	};
+};
+
+&mxcfb1 {
+	status = "okay";
+};
+
+&ecspi4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi4>;
+	fsl,spi-num-chipselects = <2>;
+	cs-gpios = <
+		&gpio3 20 0
+		&gpio5 2 0
+	>;
+	status = "ok";
+
+	/* touch controller */
+	touch:	tsc2046@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tsc2046>;
+
+		compatible = "ti,tsc2046";
+		vcc-supply = <&tsc2046reg>;
+
+		reg = <0>;	/* CS0 */
+		spi-max-frequency = <125000>;
+
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 0>;
+		pendown-gpio = <&gpio1 3 0>;
+
+		//ti,keep-vref-on;
+		//ti,vref-delay-usecs = <800>;
+
+		ti,x-min = /bits/ 16 <0x0>;
+		ti,x-max = /bits/ 16 <0x0ffff>;
+		ti,y-min = /bits/ 16 <0x0>;
+		ti,y-max = /bits/ 16 <0x0ffff>;
+
+		ti,x-plate-ohms = /bits/ 16 <300>;
+		ti,pressure-min = /bits/ 16 <50>;
+		ti,pressure-max = /bits/ 16 <1000>;
+
+		ti,debounce-max = /bits/ 16 <30>;
+		ti,debounce-tol = /bits/ 16 <10>;
+		ti,debounce-rep = /bits/ 16 <1>;
+
+		linux,wakeup;
+	};
+
+	di0_spi: dio_spi@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_dio_spi>;
+		compatible = "dio_spi";
+		reg = <1>;
+		spi-max-frequency = <1000000>;
+	};
+
+};
+
+&cpu0 {
+	arm-supply = <&sw1a_reg>;
+	soc-supply = <&sw1c_reg>;
+};
diff --git a/arch/arm/boot/dts/imx6dl-vtpctp-0010.dts b/arch/arm/boot/dts/imx6dl-vtpctp-0010.dts
new file mode 100644
index 0000000..a65a0ec
--- /dev/null
+++ b/arch/arm/boot/dts/imx6dl-vtpctp-0010.dts
@@ -0,0 +1,128 @@
+/*
+ * Copyright 2017 elrest GmbH
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include "imx6dl.dtsi"
+#include "imx6qdl-vtpctp.dtsi"
+
+/ {
+	model = "VTPCTP Dual-lite Board";
+	compatible = "wago,imx6dl-vtpctp-762_4xxx",
+				 "wago,imx6dl-vtpctp", "fsl,imx6dl";
+
+	memory {
+		reg = <0x10000000 0x80000000>;
+	};
+};
+
+&ldb {
+	lvds-channel@0 {
+		crtc = "ipu1-di0";
+	};
+
+	lvds-channel@1 {
+		crtc = "ipu1-di1";
+	};
+};
+
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+		fsl,data-mapping = "spwg";
+		//fsl,data-mapping = "jeida";
+		fsl,data-width = <24>;
+		primary;
+		status = "okay";
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: hsd100pxn1 {
+				clock-frequency = <71100000>;
+				hactive = <1280>;
+				vactive = <800>;
+				hback-porch = <160>;
+				hfront-porch = <190>;
+				vback-porch = <23>;
+				vfront-porch = <33>;
+				hsync-len = <60>;
+				vsync-len = <15>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+				de-active    = <1>;
+			};
+		};
+	};
+};
+
+&mxcfb1 {
+	status = "okay";
+};
+
+&ecspi4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi4>;
+	fsl,spi-num-chipselects = <2>;
+	cs-gpios = <
+		&gpio3 20 0
+		&gpio5 2 0
+	>;
+	status = "ok";
+
+	/* touch controller */
+	touch:	tsc2046@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tsc2046>;
+
+		compatible = "ti,tsc2046";
+		vcc-supply = <&tsc2046reg>;
+
+		reg = <0>;	/* CS0 */
+		spi-max-frequency = <250000>;
+
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 0>;
+		pendown-gpio = <&gpio1 3 0>;
+
+		ti,keep-vref-on;
+		ti,vref-delay-usecs = <400>;
+
+		ti,x-min = /bits/ 16 <0x0>;
+		ti,x-max = /bits/ 16 <0x0ffff>;
+		ti,y-min = /bits/ 16 <0x0>;
+		ti,y-max = /bits/ 16 <0x0ffff>;
+
+		ti,x-plate-ohms = /bits/ 16 <600>;
+		ti,pressure-max = /bits/ 16 <1000>;
+
+		ti,debounce-max = /bits/ 16 <30>;
+		ti,debounce-tol = /bits/ 16 <10>;
+		ti,debounce-rep = /bits/ 16 <1>;
+
+		linux,wakeup;
+	};
+
+	di0_spi: dio_spi@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_dio_spi>;
+		compatible = "dio_spi";
+		reg = <1>;
+		spi-max-frequency = <1000000>;
+	};
+
+};
+
+&cpu0 {
+	arm-supply = <&sw1a_reg>;
+	soc-supply = <&sw1c_reg>;
+};
diff --git a/arch/arm/boot/dts/imx6q-vtpctp-0004.dts b/arch/arm/boot/dts/imx6q-vtpctp-0004.dts
new file mode 100644
index 0000000..99f21ac
--- /dev/null
+++ b/arch/arm/boot/dts/imx6q-vtpctp-0004.dts
@@ -0,0 +1,122 @@
+/*
+ * Copyright 2017 elrest GmbH
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include "imx6q.dtsi"
+#include "imx6qdl-vtpctp.dtsi"
+
+/ {
+	model = "VTPCTP Quad Board";
+	compatible = "wago,imx6q-vtpctp-762_4xxx",
+				 "wago,imx6q-vtpctp", "fsl,imx6q";
+
+	memory {
+		reg = <0x10000000 0x80000000>;
+	};
+
+	display: display@di0 {
+		compatible = "fsl,imx-parallel-display";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_ipu_disp>;
+		interface-pix-fmt = "rgb24";
+		status = "okay";
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: hsd100pxn1 {
+				clock-frequency = <9000000>;
+				hactive = <480>;
+				vactive = <272>;
+				hfront-porch = <2>;
+				hback-porch = <2>;
+				hsync-len = <41>;
+				vback-porch = <2>;
+				vfront-porch = <2>;
+				vsync-len = <10>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+				de-active    = <1>;
+				pixelclk-active = <0>;
+			};
+		};
+
+		port {
+			display0_in: endpoint {
+				remote-endpoint = <&ipu1_di0_disp0>;
+			};
+		};
+	};
+
+};
+
+&ipu1_di0_disp0 {
+	remote-endpoint = <&display0_in>;
+};
+
+&ecspi4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi4>;
+	fsl,spi-num-chipselects = <2>;
+	cs-gpios = <
+		&gpio3 20 0
+		&gpio5 2 0
+	>;
+	status = "ok";
+
+	/* touch controller */
+	touch:	tsc2046@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tsc2046>;
+
+		compatible = "ti,tsc2046";
+		vcc-supply = <&tsc2046reg>;
+
+		reg = <0>;	/* CS0 */
+		spi-max-frequency = <250000>;
+
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 0>;
+		pendown-gpio = <&gpio1 3 0>;
+
+		//ti,keep-vref-on;
+		//ti,vref-delay-usecs = <800>;
+
+		ti,x-min = /bits/ 16 <0x0>;
+		ti,x-max = /bits/ 16 <0x0ffff>;
+		ti,y-min = /bits/ 16 <0x0>;
+		ti,y-max = /bits/ 16 <0x0ffff>;
+
+		ti,x-plate-ohms = /bits/ 16 <150>;
+		ti,pressure-max = /bits/ 16 <1000>;
+
+		ti,debounce-max = /bits/ 16 <30>;
+		ti,debounce-tol = /bits/ 16 <10>;
+		ti,debounce-rep = /bits/ 16 <1>;
+
+		linux,wakeup;
+	};
+
+	di0_spi: dio_spi@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_dio_spi>;
+		compatible = "dio_spi";
+		reg = <1>;
+		spi-max-frequency = <1000000>;
+	};
+
+};
+
+&cpu0 {
+	arm-supply = <&sw1a_reg>;
+	soc-supply = <&sw1c_reg>;
+};
diff --git a/arch/arm/boot/dts/imx6q-vtpctp-0005.dts b/arch/arm/boot/dts/imx6q-vtpctp-0005.dts
new file mode 100644
index 0000000..75bf094
--- /dev/null
+++ b/arch/arm/boot/dts/imx6q-vtpctp-0005.dts
@@ -0,0 +1,113 @@
+/*
+ * Copyright 2017 elrest GmbH
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include "imx6q.dtsi"
+#include "imx6qdl-vtpctp.dtsi"
+
+/ {
+	model = "VTPCTP Quad Board";
+	compatible = "wago,imx6q-vtpctp-762_4xxx",
+				 "wago,imx6q-vtpctp", "fsl,imx6q";
+
+	memory {
+		reg = <0x10000000 0x80000000>;
+	};
+};
+
+/* 5" Display */
+&ldb {
+	status = "okay";
+	lvds-channel@0 {
+		fsl,data-mapping = "spwg";
+		fsl,data-width = <18>;
+		primary;
+		status = "okay";
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: hsd100pxn1 {
+				clock-frequency = <25000000>;
+				hactive = <640>;
+				vactive = <480>;
+				hback-porch = <114>;
+				hfront-porch = <16>;
+				vback-porch = <32>;
+				vfront-porch = <10>;
+				hsync-len = <30>;
+				vsync-len = <3>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+				de-active    = <1>;
+			};
+		};
+	};
+};
+
+&ecspi4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi4>;
+	fsl,spi-num-chipselects = <2>;
+	cs-gpios = <
+		&gpio3 20 0
+		&gpio5 2 0
+	>;
+	status = "ok";
+
+	/* touch controller */
+	touch:	tsc2046@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tsc2046>;
+
+		compatible = "ti,tsc2046";
+		vcc-supply = <&tsc2046reg>;
+
+		reg = <0>;	/* CS0 */
+		spi-max-frequency = <500000>;
+
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 0>;
+		pendown-gpio = <&gpio1 3 0>;
+
+		ti,keep-vref-on;
+		ti,vref-delay-usecs = <800>;
+
+		ti,x-min = /bits/ 16 <0x0>;
+		ti,x-max = /bits/ 16 <0x0ffff>;
+		ti,y-min = /bits/ 16 <0x0>;
+		ti,y-max = /bits/ 16 <0x0ffff>;
+
+		ti,x-plate-ohms = /bits/ 16 <200>;
+		ti,pressure-max = /bits/ 16 <1000>;
+
+		ti,debounce-max = /bits/ 16 <30>;
+		ti,debounce-tol = /bits/ 16 <10>;
+		ti,debounce-rep = /bits/ 16 <1>;
+
+		linux,wakeup;
+	};
+
+	di0_spi: dio_spi@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_dio_spi>;
+		compatible = "dio_spi";
+		reg = <1>;
+		spi-max-frequency = <1000000>;
+	};
+
+};
+
+&cpu0 {
+	arm-supply = <&sw1a_reg>;
+	soc-supply = <&sw1c_reg>;
+};
diff --git a/arch/arm/boot/dts/imx6q-vtpctp-0007.dts b/arch/arm/boot/dts/imx6q-vtpctp-0007.dts
new file mode 100644
index 0000000..af528e5
--- /dev/null
+++ b/arch/arm/boot/dts/imx6q-vtpctp-0007.dts
@@ -0,0 +1,116 @@
+/*
+ * Copyright 2017 elrest GmbH
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include "imx6q.dtsi"
+#include "imx6qdl-vtpctp.dtsi"
+
+/ {
+	model = "VTPCTP Quad Board";
+	compatible = "wago,imx6q-vtpctp-762_4xxx",
+				 "wago,imx6q-vtpctp", "fsl,imx6q";
+
+	memory {
+		reg = <0x10000000 0x80000000>;
+	};
+};
+
+/* 7" Display */
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+		fsl,data-mapping = "spwg";
+		//fsl,data-mapping = "jeida";
+		fsl,data-width = <24>;
+		primary;
+		status = "okay";
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: hsd100pxn1 {
+				clock-frequency = <33260000>;
+				hactive = <800>;
+				vactive = <480>;
+				hback-porch = <205>;
+				hfront-porch = <20>;
+				vback-porch = <26>;
+				vfront-porch = <5>;
+				hsync-len = <10>;
+				vsync-len = <10>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+				de-active    = <1>;
+			};
+		};
+	};
+};
+
+&ecspi4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi4>;
+	fsl,spi-num-chipselects = <2>;
+	cs-gpios = <
+		&gpio3 20 0
+		&gpio5 2 0
+	>;
+	status = "ok";
+
+	/* touch controller */
+	touch:	tsc2046@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tsc2046>;
+
+		compatible = "ti,tsc2046";
+		vcc-supply = <&tsc2046reg>;
+
+		reg = <0>;	/* CS0 */
+		spi-max-frequency = <125000>;
+
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 0>;
+		pendown-gpio = <&gpio1 3 0>;
+
+		//ti,keep-vref-on;
+		//ti,vref-delay-usecs = <800>;
+
+		ti,x-min = /bits/ 16 <0x0>;
+		ti,x-max = /bits/ 16 <0x0ffff>;
+		ti,y-min = /bits/ 16 <0x0>;
+		ti,y-max = /bits/ 16 <0x0ffff>;
+
+		ti,x-plate-ohms = /bits/ 16 <300>;
+		ti,pressure-min = /bits/ 16 <50>;
+		ti,pressure-max = /bits/ 16 <1000>;
+
+		ti,debounce-max = /bits/ 16 <30>;
+		ti,debounce-tol = /bits/ 16 <10>;
+		ti,debounce-rep = /bits/ 16 <1>;
+
+		linux,wakeup;
+	};
+
+	di0_spi: dio_spi@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_dio_spi>;
+		compatible = "dio_spi";
+		reg = <1>;
+		spi-max-frequency = <1000000>;
+	};
+
+};
+
+&cpu0 {
+	arm-supply = <&sw1a_reg>;
+	soc-supply = <&sw1c_reg>;
+};
diff --git a/arch/arm/boot/dts/imx6q-vtpctp-0010.dts b/arch/arm/boot/dts/imx6q-vtpctp-0010.dts
new file mode 100644
index 0000000..02c47f8
--- /dev/null
+++ b/arch/arm/boot/dts/imx6q-vtpctp-0010.dts
@@ -0,0 +1,115 @@
+/*
+ * Copyright 2017 elrest GmbH
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+/dts-v1/;
+#include "imx6q.dtsi"
+#include "imx6qdl-vtpctp.dtsi"
+
+/ {
+	model = "VTPCTP Quad Board";
+	compatible = "wago,imx6q-vtpctp-762_4xxx",
+				 "wago,imx6q-vtpctp", "fsl,imx6q";
+
+	memory {
+		reg = <0x10000000 0x80000000>;
+	};
+};
+
+/* 10" Display */
+&ldb {
+	status = "okay";
+
+	lvds-channel@0 {
+		fsl,data-mapping = "spwg";
+		//fsl,data-mapping = "jeida";
+		fsl,data-width = <24>;
+		primary;
+		status = "okay";
+
+		display-timings {
+			native-mode = <&timing0>;
+			timing0: hsd100pxn1 {
+				clock-frequency = <71100000>;
+				hactive = <1280>;
+				vactive = <800>;
+				hback-porch = <160>;
+				hfront-porch = <190>;
+				vback-porch = <23>;
+				vfront-porch = <33>;
+				hsync-len = <60>;
+				vsync-len = <15>;
+				hsync-active = <0>;
+				vsync-active = <0>;
+				de-active    = <1>;
+			};
+		};
+	};
+};
+
+&ecspi4 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_ecspi4>;
+	fsl,spi-num-chipselects = <2>;
+	cs-gpios = <
+		&gpio3 20 0
+		&gpio5 2 0
+	>;
+	status = "ok";
+
+	/* touch controller */
+	touch:	tsc2046@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_tsc2046>;
+
+		compatible = "ti,tsc2046";
+		vcc-supply = <&tsc2046reg>;
+
+		reg = <0>;	/* CS0 */
+		spi-max-frequency = <250000>;
+
+		interrupt-parent = <&gpio1>;
+		interrupts = <3 0>;
+		pendown-gpio = <&gpio1 3 0>;
+
+		ti,keep-vref-on;
+		ti,vref-delay-usecs = <400>;
+
+		ti,x-min = /bits/ 16 <0x0>;
+		ti,x-max = /bits/ 16 <0x0ffff>;
+		ti,y-min = /bits/ 16 <0x0>;
+		ti,y-max = /bits/ 16 <0x0ffff>;
+
+		ti,x-plate-ohms = /bits/ 16 <600>;
+		ti,pressure-max = /bits/ 16 <1000>;
+
+		ti,debounce-max = /bits/ 16 <30>;
+		ti,debounce-tol = /bits/ 16 <10>;
+		ti,debounce-rep = /bits/ 16 <1>;
+
+		linux,wakeup;
+	};
+
+	di0_spi: dio_spi@1 {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_dio_spi>;
+		compatible = "dio_spi";
+		reg = <1>;
+		spi-max-frequency = <1000000>;
+	};
+
+};
+
+&cpu0 {
+	arm-supply = <&sw1a_reg>;
+	soc-supply = <&sw1c_reg>;
+};
diff --git a/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi b/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi
new file mode 100644
index 0000000..0e6695a
--- /dev/null
+++ b/arch/arm/boot/dts/imx6qdl-vtpctp.dtsi
@@ -0,0 +1,1150 @@
+/*
+ * Copyright 2016 congatec AG
+ * Copyright 2012 Freescale Semiconductor, Inc.
+ * Copyright 2011 Linaro Ltd.
+ *
+ * The code contained herein is licensed under the GNU General Public
+ * License. You may obtain a copy of the GNU General Public License
+ * Version 2 or later at the following locations:
+ *
+ * http://www.opensource.org/licenses/gpl-license.html
+ * http://www.gnu.org/copyleft/gpl.html
+ */
+
+#include <dt-bindings/gpio/gpio.h>
+#include <dt-bindings/input/input.h>
+
+/ {
+	aliases {
+		mxcfb0 = &mxcfb1;
+		mdio-gpio0 = &bitbang_mdio0;
+		mmc0 = &usdhc1;
+		mmc1 = &usdhc3;
+	};
+
+	wsysinit_init {
+		compatible = "wago,sysinit";
+		add-sysfs-entries;
+
+		tty,service   = "ttymxc0";
+		tty,rs232-485 = "ttymxc1";
+
+		board,variant = "TP600";
+
+		/* sysclock adjustments, empirical values */
+		adjtimex,tick = <10000>;
+		adjtimex,frequency = <2000000>;
+	};
+
+	regulators {
+		compatible = "simple-bus";
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		reg_1p5v: 1p5v {
+			compatible = "regulator-fixed";
+			regulator-name = "1P5V";
+			regulator-min-microvolt = <1500000>;
+			regulator-max-microvolt = <1500000>;
+			regulator-always-on;
+		};
+
+		reg_1p8v: 1p8v {
+			compatible = "regulator-fixed";
+			regulator-name = "1P8V";
+			regulator-min-microvolt = <1800000>;
+			regulator-max-microvolt = <1800000>;
+			regulator-always-on;
+		};
+
+		reg_2p5v: 2p5v {
+			compatible = "regulator-fixed";
+			regulator-name = "2P5V";
+			regulator-min-microvolt = <2500000>;
+			regulator-max-microvolt = <2500000>;
+			regulator-always-on;
+		};
+
+		reg_2p8v: 2p8v {
+			compatible = "regulator-fixed";
+			regulator-name = "2P8V";
+			regulator-min-microvolt = <2800000>;
+			regulator-max-microvolt = <2800000>;
+			regulator-always-on;
+		};
+
+		reg_3p3v: 3p3v {
+			compatible = "regulator-fixed";
+			regulator-name = "3P3V";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+		};
+
+		reg_usb_otg_vbus: regulator@0 {
+			compatible = "regulator-fixed";
+			reg = <0>;
+			regulator-name = "usb_otg_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			gpio = <&gpio4 15 GPIO_ACTIVE_LOW>;
+			enable-active-high;
+		};
+
+		reg_usb_h1_vbus: regulator@1 {
+			compatible = "regulator-fixed";
+			reg = <1>;
+			regulator-name = "usb_h1_vbus";
+			regulator-min-microvolt = <5000000>;
+			regulator-max-microvolt = <5000000>;
+			regulator-always-on;
+		};
+
+		reg_lvds_backlight_3v3: regulator@3 {
+			compatible = "regulator-fixed";
+			regulator-name = "lvds-3v3";
+			regulator-min-microvolt = <3300000>;
+			regulator-max-microvolt = <3300000>;
+			regulator-always-on;
+		};
+
+	};
+
+	tsc2046reg: tsc2046-reg {
+		compatible = "regulator-fixed";
+		regulator-name = "tsc2046-reg";
+		regulator-min-microvolt = <3300000>;
+		regulator-max-microvolt = <3300000>;
+	};
+
+	sound {
+		compatible = "fsl,imx6dl-vtpctp-sgtl5000",
+					 "fsl,imx-audio-sgtl5000";
+		model = "imx6dl-vtpctp-sgtl5000";
+		ssi-controller = <&ssi1>;
+		audio-codec = <&codec>;
+		audio-routing =
+		"Headphone Jack", "HP_OUT";
+		mux-int-port = <1>;
+		mux-ext-port = <4>;
+	};
+
+	mxcfb1: fb@0 {
+		compatible = "fsl,mxc_sdc_fb";
+		disp_dev = "ldb";
+		interface_pix_fmt = "RGB666";
+		default_bpp = <24>;
+		int_clk = <0>;
+		late_init = <0>;
+		status = "ok";
+	};
+
+	backlight {
+		compatible = "pwm-backlight";
+		pwms = <&pwm3 0 5000000>;
+		brightness-levels =
+			< 0   1   2   3   4   5   6   7   8   9
+			 10  11  12  13  14  15  16  17  18  19
+			 20  21  22  23  24  25  26  27  28  29
+			 30  31  32  33  34  35  36  37  38  39
+			 40  41  42  43  44  45  46  47  48  49
+			 50  51  52  53  54  55  56  57  58  59
+			 60  61  62  63  64  65  66  67  68  69
+			 70  71  72  73  74  75  76  77  78  79
+			 80  81  82  83  84  85  86  87  88  89
+			 90  91  92  93  94  95  96  97  98  99
+			100 101 102 103 104 105 106 107 108 109
+			110 111 112 113 114 115 116 117 118 119
+			120 121 122 123 124 125 126 127 128 129
+			130 131 132 133 134 135 136 137 138 139
+			140 141 142 143 144 145 146 147 148 149
+			150 151 152 153 154 155 156 157 158 159
+			160 161 162 163 164 165 166 167 168 169
+			170 171 172 173 174 175 176 177 178 179
+			180 181 182 183 184 185 186 187 188 189
+			190 191 192 193 194 195 196 197 198 199
+			200 201 202 203 204 205 206 207 208 209
+			210 211 212 213 214 215 216 217 218 219
+			220 221 222 223 224 225 226 227 228 229
+			230 231 232 233 234 235 236 237 238 239
+			240 241 242 243 244 245 246 247 248 249
+			250 251 252 253 254 255>;
+		default-brightness-level = <0>;
+		power-supply = <&reg_lvds_backlight_3v3>;
+		status = "okay";
+	};
+
+	backlight_leds {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_reg_lcd_3v3>;
+		compatible = "gpio-leds";
+
+		vled-on {
+			gpios = <&gpio2 11 GPIO_ACTIVE_HIGH>;
+			default-state = "on";
+		};
+
+		light-on {
+			gpios = <&gpio2 8 GPIO_ACTIVE_HIGH>;
+			default-state = "on";
+		};
+
+		vlcd-on {
+			gpios = <&gpio6 11 GPIO_ACTIVE_HIGH>;
+			default-state = "on";
+		};
+
+		captast-nreset {
+			gpios = <&gpio2 3 GPIO_ACTIVE_HIGH>;
+			default-state = "on";
+		};
+
+		pcap-bridge-nreset {
+			gpios = <&gpio6 10 GPIO_ACTIVE_HIGH>;
+			default-state = "on";
+		};
+
+		rs-sel {
+			gpios = <&gpio6 9 GPIO_ACTIVE_HIGH>;
+			default-state = "on";
+		};
+
+		sys-red {
+			gpios = <&gpio2 4 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+
+		sys-green {
+			gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+
+		sys-blue {
+			gpios = <&gpio2 6 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+
+		led-rd-ovrd {
+			gpios = <&gpio5 18 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+
+		led-srvr-wd-imx6 {
+			gpios = <&gpio5 19 GPIO_ACTIVE_HIGH>;
+			default-state = "off";
+		};
+
+		en-led-rd-srvr-ndw {
+			gpios = <&gpio2 16 GPIO_ACTIVE_LOW>;
+			default-state = "off";
+		};
+	};
+
+	v4l2_cap_1 {
+		compatible = "fsl,imx6q-v4l2-capture";
+		ipu_id = <0>;
+		csi_id = <1>;
+		mclk_source = <0>;
+		status = "okay";
+	};
+
+	v4l2_out {
+		compatible = "fsl,mxc_v4l2_output";
+		status = "okay";
+	};
+
+	susp-signals {
+		compatible = "fsl,susp-signals";
+		gpios = <&gpio1 5 GPIO_ACTIVE_LOW>;
+	};
+
+	PAC-Operating-Mode-Switch {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_bas>;
+		compatible = "gpio-keys";
+		status = "okay";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		autorepeat;
+
+		run {
+			label = "RUN";
+			gpios = <&gpio2 12 GPIO_ACTIVE_LOW>; /* GPIO 44 */
+			linux,code = <1>;
+			linux,input-type = <EV_SW>;
+			debounce-interval = <1>; /* debounce in msecs */
+		};
+
+		stop {
+			label = "STOP";
+			gpios = <&gpio2 13 GPIO_ACTIVE_LOW>; /* GPIO 45 */
+			linux,code = <2>;
+			linux,input-type = <EV_SW>;
+			debounce-interval = <1>; /* debounce in msecs */
+		};
+
+		reset {
+			label = "RESET";
+			gpios = <&gpio2 15 GPIO_ACTIVE_LOW>; /* GPIO 47 */
+			linux,code = <3>;
+			linux,input-type = <EV_KEY>;
+			debounce-interval = <1>; /* debounce in msecs */
+		};
+
+		reset_all {
+			label = "RESET_ALL";
+			gpios = <&gpio4 7 GPIO_ACTIVE_LOW>; /* GPIO 103 */
+			linux,code = <4>;
+			linux,input-type = <EV_KEY>;
+			debounce-interval = <1>; /* debounce in msecs */
+		};
+
+	};
+
+	ksz8863 {
+		compatible = "micrel,ksz8863";
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_ksz8863>;
+		status = "okay";
+
+		ksz,reset-switch;
+		ksz,reset-gpio = <&gpio4 9 GPIO_ACTIVE_LOW>;
+		/* ksz,disable-internal-ldo; */
+		ksz,mii-bus = <&bitbang_mdio0>;
+	};
+
+	swcfg_ksz8863: swcfg_ksz8863 {
+		compatible = "swcfg,ksz8863";
+		status = "okay";
+
+		swcfg,mii-bus = <&bitbang_mdio0>;
+		swcfg,alias = "switch0";
+		swcfg,cpu_port = <2>;
+		swcfg,ports = <3>;
+		swcfg,vlans = <16>;
+	};
+
+	bitbang_mdio0: gpio_mdio {
+		compatible = "virtual,mdio-gpio";
+		#address-cells = <1>;
+		#size-cells = <0>;
+		##status = "okay";
+	};
+
+	dsa@0 {
+		compatible = "marvell,dsa";
+		#address-cells = <2>;
+		#size-cells = <0>;
+
+		/* interrupts = <10>; --> not supported from the driver! */
+
+		/* master netdevice (eth0) */
+		dsa,ethernet = <&fec>;
+		/* dsa,mii-bus = <&mdio>; */
+		dsa,mii-bus = <&bitbang_mdio0>;
+		status = "okay";
+
+		switch@0 {
+			#address-cells = <1>;
+			#size-cells = <0>;
+			reg = <16 0>;	/* MDIO address 16, switch 0 in tree */
+
+			port@0 {
+				reg = <1>;
+				label = "ethX1";
+				phy-handle = <&phy1>;
+				phy-pwrdown;
+			};
+
+			port@1 {
+				reg = <2>;
+				label = "ethX2";
+				phy-handle = <&phy2>;
+				phy-pwrdown;
+			};
+
+			port@2 {
+				reg = <3>;
+				label = "cpu";
+			};
+
+		};
+	};
+
+};
+
+&audmux {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_audmux>;
+	status = "okay";
+};
+
+&clks {
+	fsl,ldb-di0-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
+	fsl,ldb-di1-parent = <&clks IMX6QDL_CLK_PLL2_PFD0_352M>;
+};
+
+&fec {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_enet>;
+	phy-mode = "rmii";
+	status = "okay";
+	fixed-link {
+		speed = <100>;
+		full-duplex;
+	};
+
+	mdio: mdio@0 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+	};
+};
+
+&i2c2 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c2>;
+	status = "okay";
+
+	pmic: pf0100@08 {
+		compatible = "fsl,pfuze100";
+		reg = <0x08>;
+		interrupt-parent = <&gpio7>;
+		interrupts = <12 8>;
+
+		regulators {
+
+			/* VDD_ARM */
+			sw1a_reg: sw1ab {
+				regulator-min-microvolt = <300000>;
+				regulator-max-microvolt = <1875000>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <6250>;
+			};
+
+			/* VDD_SOC */
+			sw1c_reg: sw1c {
+				regulator-min-microvolt = <300000>;
+				regulator-max-microvolt = <1875000>;
+				regulator-boot-on;
+				regulator-always-on;
+				regulator-ramp-delay = <6250>;
+			};
+
+			 /* VDD_HIGH */
+			sw2_reg: sw2 {
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			 /* VDD_DDR */
+			sw3a_reg: sw3a {
+				regulator-min-microvolt = <400000>;
+				regulator-max-microvolt = <1975000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			 /* VDD_DDR */
+			sw3b_reg: sw3b {
+				regulator-min-microvolt = <400000>;
+				regulator-max-microvolt = <1975000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			/* VDD_1P8 */
+			sw4_reg: sw4 {
+				regulator-min-microvolt = <800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			swbst_reg: swbst {
+				regulator-min-microvolt = <5000000>;
+				regulator-max-microvolt = <5150000>;
+			};
+
+			snvs_reg: vsnvs {
+				regulator-min-microvolt = <1000000>;
+				regulator-max-microvolt = <3000000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			vref_reg: vrefddr {
+				regulator-boot-on;
+				regulator-always-on;
+			};
+
+			/* keep VGEN3, VGEN4 and VGEN5 enabled in order to  */
+			/* maintain backward compatibility with hw-rev. A.0 */
+			vgen3_reg: vgen3 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			vgen4_reg: vgen4 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-always-on;
+			};
+
+
+			vgen5_reg: vgen5 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <3300000>;
+				regulator-always-on;
+			};
+
+			/* supply voltage for eMMC */
+			vgen6_reg: vgen6 {
+				regulator-min-microvolt = <1800000>;
+				regulator-max-microvolt = <1800000>;
+				regulator-boot-on;
+				regulator-always-on;
+			};
+		};
+	};
+
+	lm75: lm75@48 {
+		compatible = "national,lm75";
+		reg = <0x49>;
+	};
+
+	eeprom: m24c512@54 {
+		compatible = "st,24c512", "at24";
+		reg = <0x54>;
+	};
+
+	rtc_r2221t {
+		compatible = "ricoh,r2221tl";
+		reg = <0x32>;
+
+		interrupt-parent = <&gpio1>;
+		interrupts = <4 IRQ_TYPE_LEVEL_LOW>;
+	};
+
+	pca9552@61 {
+		compatible = "nxp,pca9552";
+		status = "okay";
+		reg = <0x61>;
+		#address-cells = <1>;
+		#size-cells = <0>;
+
+		sys-red-back@3 {
+			label = "sys-red-back";
+			reg = <3>;
+			linux,default-trigger = "none";
+		};
+
+		sys-green-back@4 {
+			label = "sys-green-back";
+			reg = <4>;
+			linux,default-trigger = "none";
+		};
+
+		sys-blue-back@5 {
+			label = "sys-blue-back";
+			reg = <5>;
+			linux,default-trigger = "none";
+		};
+
+		run-green@8 {
+			label = "run-green";
+			reg = <8>;
+			linux,default-trigger = "none";
+		};
+
+		run-red@9 {
+			label = "run-red";
+			reg = <9>;
+			linux,default-trigger = "none";
+		};
+
+		can-green@10 {
+			label = "can-green";
+			reg = <10>;
+			linux,default-trigger = "none";
+		};
+
+		can-red@11 {
+			label = "can-red";
+			reg = <11>;
+			linux,default-trigger = "none";
+		};
+
+		h11-green@12 {
+			label = "h11-green";
+			reg = <12>;
+			linux,default-trigger = "none";
+		};
+
+		h11-red@13 {
+			label = "h11-red";
+			reg = <13>;
+			linux,default-trigger = "none";
+		};
+
+		h12-green@14 {
+			label = "h12-green";
+			reg = <14>;
+			linux,default-trigger = "none";
+		};
+
+		h12-red@15 {
+			label = "h12-red";
+			reg = <15>;
+			linux,default-trigger = "none";
+		};
+	};
+
+};
+
+&i2c3 {
+	clock-frequency = <400000>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_i2c3>;
+	status = "okay";
+
+	codec: sgtl5000@0a {
+		compatible = "fsl,sgtl5000";
+		reg = <0x0a>;
+		clocks = <&clks IMX6QDL_CLK_CKO2>;
+		/* sysclk = <12000000>; */
+		VDDD-supply = <&reg_1p8v>;
+		VDDA-supply = <&reg_2p5v>;
+		VDDIO-supply = <&reg_3p3v>;
+	};
+
+	qt1070: keyboard@1b {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_qt1070_irq>;
+		compatible = "qt1070";
+		reg = <0x1b>;
+		interrupt-parent = <&gpio4>;
+		interrupts = <8 IRQ_TYPE_LEVEL_LOW>;
+		wakeup-source;
+	};
+
+	si1142: si1142@5a {
+		pinctrl-names = "default";
+		pinctrl-0 = <&pinctrl_si1142_irq>;
+		compatible = "si1142_motion";
+		reg = <0x5a>;
+		interrupt-parent = <&gpio1>;
+		interrupts = <0 IRQ_TYPE_LEVEL_LOW>;
+		wakeup-source;
+	};
+
+	qtouch_led_pca9552: qtouch_led_pca9552@60 {
+		compatible = "qtouch_led_pca9552";
+		reg = <0x60>;
+		wakeup-source;
+	};
+
+};
+
+&iomuxc {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_hog>;
+
+	imx6qdl-qmx6 {
+		pinctrl_hog: hoggrp {
+			fsl,pins = <
+				/* RTC-NINT */
+				MX6QDL_PAD_GPIO_4__GPIO1_IO04		0x1b0b0
+				/* RGMII Phy Interrupt */
+				MX6QDL_PAD_EIM_D23__GPIO3_IO23	0x80000000
+				/* EEPROM WP GPIO23 */
+				MX6QDL_PAD_ENET_REF_CLK__GPIO1_IO23	0x1b0b0
+				/* PCAP-BRIDGE-NRESET */
+				MX6QDL_PAD_NANDF_RB0__GPIO6_IO10	0x1b0b0
+				/* BEEPER_ON */
+				MX6QDL_PAD_NANDF_D7__GPIO2_IO07		0x1b0b0
+				/* AIO_NREST */
+				MX6QDL_PAD_EIM_A24__GPIO5_IO04		0x0b0b1
+				/* PMIC-NINTB */
+				MX6QDL_PAD_GPIO_17__GPIO7_IO12		0x0b0b1
+			>;
+		};
+
+		pinctrl_audmux: audmuxgrp {
+			fsl,pins = <
+				MX6QDL_PAD_SD2_DAT0__AUD4_RXD		0x130b0
+				MX6QDL_PAD_SD2_DAT3__AUD4_TXC		0x130b0
+				MX6QDL_PAD_SD2_DAT2__AUD4_TXD		0x110b0
+				MX6QDL_PAD_SD2_DAT1__AUD4_TXFS		0x130b0
+				/* --> Vorsicht Reset */
+				MX6QDL_PAD_NANDF_CS2__CCM_CLKO2		0x030b0
+			>;
+		};
+
+		pinctrl_ecspi4: ecspi4grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D22__ECSPI4_MISO	0x100b1
+				MX6QDL_PAD_EIM_D28__ECSPI4_MOSI	0x100b1
+				MX6QDL_PAD_EIM_D21__ECSPI4_SCLK	0x100b1
+				/* CS0 */
+				MX6QDL_PAD_EIM_D20__GPIO3_IO20	0x1b0b0
+				/* CS1 */
+				MX6QDL_PAD_EIM_A25__ECSPI4_SS1	0x1b0b0
+			>;
+		};
+
+		pinctrl_enet: enetgrp {
+			fsl,pins = <
+			MX6QDL_PAD_ENET_RXD0__ENET_RX_DATA0	0x1b0b0
+			MX6QDL_PAD_ENET_RXD1__ENET_RX_DATA1	0x1b0b0
+			MX6QDL_PAD_ENET_CRS_DV__ENET_RX_EN	0x1b0b0
+			MX6QDL_PAD_ENET_TXD0__ENET_TX_DATA0 0x1b0b0
+			MX6QDL_PAD_ENET_TXD1__ENET_TX_DATA1	0x1b0b0
+			MX6QDL_PAD_ENET_TX_EN__ENET_TX_EN	0x1b0b0
+			MX6QDL_PAD_GPIO_16__ENET_REF_CLK	0x4001b0a8
+			>;
+		};
+
+		pinctrl_flexcan1: flexcan1grp {
+			fsl,pins = <
+			MX6QDL_PAD_KEY_ROW2__FLEXCAN1_RX	0x80000000
+			MX6QDL_PAD_KEY_COL2__FLEXCAN1_TX	0x80000000
+			>;
+		};
+
+		pinctrl_i2c2: i2c2grp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL3__I2C2_SCL	0x4001b8b1
+				MX6QDL_PAD_KEY_ROW3__I2C2_SDA	0x4001b8b1
+			>;
+		};
+
+		pinctrl_i2c3: i2c3grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D17__I2C3_SCL	0x4001b8b1
+				MX6QDL_PAD_EIM_D18__I2C3_SDA	0x4001b8b1
+			>;
+		};
+
+		pinctrl_uart1: uart1grp {
+			fsl,pins = <
+				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b0
+				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b0
+			>;
+		};
+
+		pinctrl_uart2: uart2grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D26__UART2_TX_DATA	0x1b0b0
+				MX6QDL_PAD_EIM_D27__UART2_RX_DATA	0x1b0b0
+				MX6QDL_PAD_EIM_D29__GPIO3_IO29		0x1b0b0
+				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B	0x1b0b0
+			>;
+		};
+
+		pinctrl_usbotg: usbotggrp {
+			fsl,pins = <
+				/* OTG_ID */
+				MX6QDL_PAD_ENET_RX_ER__USB_OTG_ID	0x1b0b1
+				/* OTG_OC */
+				MX6QDL_PAD_KEY_COL4__USB_OTG_OC		0x1b0b1
+				/* OTG_PWR */
+				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x130b0
+			>;
+		};
+
+		pinctrl_usdhc1: usdhc1grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD1_CMD__SD1_CMD		0x17059
+				MX6QDL_PAD_SD1_CLK__SD1_CLK		0x10059
+				MX6QDL_PAD_SD1_DAT0__SD1_DATA0	0x17059
+				MX6QDL_PAD_SD1_DAT1__SD1_DATA1	0x17059
+				MX6QDL_PAD_SD1_DAT2__SD1_DATA2	0x17059
+				MX6QDL_PAD_SD1_DAT3__SD1_DATA3	0x17059
+				/* CD */
+				MX6QDL_PAD_GPIO_1__SD1_CD_B		0x1b0b0
+				/* SD-CARD.EN */
+				MX6QDL_PAD_SD4_CMD__GPIO7_IO09	0x1b0b0
+			>;
+		};
+
+		pinctrl_usdhc3: usdhc3grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD3_CMD__SD3_CMD		0x17059
+				MX6QDL_PAD_SD3_CLK__SD3_CLK		0x10059
+				MX6QDL_PAD_SD3_DAT0__SD3_DATA0		0x17059
+				MX6QDL_PAD_SD3_DAT1__SD3_DATA1		0x17059
+				MX6QDL_PAD_SD3_DAT2__SD3_DATA2		0x17059
+				MX6QDL_PAD_SD3_DAT3__SD3_DATA3		0x17059
+				MX6QDL_PAD_SD3_DAT4__SD3_DATA4		0x17059
+				MX6QDL_PAD_SD3_DAT5__SD3_DATA5		0x17059
+				MX6QDL_PAD_SD3_DAT6__SD3_DATA6		0x17059
+				MX6QDL_PAD_SD3_DAT7__SD3_DATA7		0x17059
+			>;
+		};
+
+		pinctrl_reg_lcd_3v3: lpinctrl_reg_lcd_3v3grp {
+			fsl,pins = <
+			/* LCD-CTRL.LIGHT-ON */
+			MX6QDL_PAD_SD4_DAT0__GPIO2_IO08	0x80000000
+			/* LCD-CTRL.VLED-ON */
+			MX6QDL_PAD_SD4_DAT3__GPIO2_IO11	0x80000000
+			/* LCD-CTRL.VLCD-ON */
+			MX6QDL_PAD_NANDF_CS0__GPIO6_IO11	0x80000000
+			/* RS-SEL */
+			MX6QDL_PAD_NANDF_WP_B__GPIO6_IO09	0x1b0b0
+			/* CAPTAST_NRESET */
+			MX6QDL_PAD_NANDF_D3__GPIO2_IO03		0x1b0b0
+			/* LED-RD-ON */
+			MX6QDL_PAD_NANDF_D4__GPIO2_IO04		0x1b0b0
+			/* LED-GN-ON */
+			MX6QDL_PAD_NANDF_D5__GPIO2_IO05		0x1b0b0
+			/* LED-BL-ON */
+			MX6QDL_PAD_NANDF_D6__GPIO2_IO06		0x1b0b0
+			/* EN-LED-SRVR-NWD */
+			MX6QDL_PAD_EIM_A22__GPIO2_IO16		0x1b0b0
+			/* LED-RD-OVRD */
+			MX6QDL_PAD_CSI0_PIXCLK__GPIO5_IO18	0x1b0b0
+			/* LED-SRVR-WD-IMX6 */
+			MX6QDL_PAD_CSI0_MCLK__GPIO5_IO19	0x1b0b0
+			>;
+		};
+
+		pinctrl_pwm3: pwm3grp {
+			fsl,pins = <
+				MX6QDL_PAD_SD4_DAT1__PWM3_OUT	0x1b0b0
+			>;
+		};
+
+		pinctrl_bas: basgrp {
+			fsl,pins = <
+				/* BAS-NRUN */
+				MX6QDL_PAD_SD4_DAT4__GPIO2_IO12	0x1b0b0
+				/* BAS-NSTOP */
+				MX6QDL_PAD_SD4_DAT5__GPIO2_IO13	0x1b0b0
+				/* BAS-NRESET */
+				MX6QDL_PAD_SD4_DAT7__GPIO2_IO15	0x1b0b0
+				/* RESET-ALL */
+				MX6QDL_PAD_KEY_ROW0__GPIO4_IO07	0x1b0b0
+			>;
+		};
+
+		pinctrl_ksz8863: pinctrl_ksz8863grp {
+			fsl,pins = <
+				/* phy-reset */
+				MX6QDL_PAD_KEY_ROW1__GPIO4_IO09	0x1B0B0
+				/* phy-irq */
+				MX6QDL_PAD_GPIO_6__ENET_IRQ		0x000b1
+			>;
+		};
+
+		gpio_bitbang_mdio_pins: pinmux_gpio_bitbang_mdio_pins {
+			fsl,pins = <
+				/* MDIO */
+				MX6QDL_PAD_ENET_MDIO__GPIO1_IO22	0x1b0b0
+				MX6QDL_PAD_ENET_MDC__GPIO1_IO31		0x1b0b0
+			>;
+		};
+
+		gpio_bitbang_mdio_sleep_pins: pinmux_gpio_bitbang_mdio_sleep {
+			fsl,pins = <
+				/* MDIO reset value */
+				MX6QDL_PAD_ENET_MDIO__GPIO1_IO22	0x1b0b0
+				MX6QDL_PAD_ENET_MDC__GPIO1_IO31		0x1b0b0
+			>;
+		};
+
+		/* pins for tsc2046 pendown */
+		pinctrl_tsc2046: tsc2046grp {
+			fsl,pins = <
+				/* tsc2046 PENDOWN */
+				MX6QDL_PAD_GPIO_3__GPIO1_IO03 0x0 /* 0x1b0b0 */
+			>;
+		};
+
+		pinctrl_qt1070_irq: qt1070_irqgrp {
+			fsl,pins = <
+				MX6QDL_PAD_KEY_COL1__GPIO4_IO08 0x1b0b0
+			>;
+		};
+
+		pinctrl_si1142_irq: si1142_irqgrp {
+			fsl,pins = <
+				MX6QDL_PAD_GPIO_0__GPIO1_IO00 0x1b0b0
+			>;
+		};
+
+		pinctrl_weim_cs1: weimcs1grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_CS1__EIM_CS1_B		0x0b0b1
+				MX6QDL_PAD_EIM_CS0__EIM_CS0_B		0x0b0b1
+			>;
+		};
+
+		pinctrl_weim_nvram: weimnorgrp {
+			fsl,pins = <
+			MX6QDL_PAD_EIM_EB0__EIM_EB0_B		0x0b0b1
+			MX6QDL_PAD_EIM_EB1__EIM_EB1_B		0x0b0b1
+			MX6QDL_PAD_EIM_EB2__EIM_EB2_B		0x1b0b0
+			MX6QDL_PAD_EIM_EB3__EIM_EB3_B		0x1b0b0
+			MX6QDL_PAD_EIM_LBA__EIM_LBA_B		0x0b0b1
+			MX6QDL_PAD_EIM_OE__EIM_OE_B			0x0b0b1
+			MX6QDL_PAD_EIM_RW__EIM_RW			0x0b0b1
+			/* MX6QDL_PAD_EIM_WAIT__EIM_WAIT_B	0x0b060 */
+			MX6QDL_PAD_EIM_WAIT__GPIO5_IO00		0x0b060
+			MX6QDL_PAD_EIM_BCLK__EIM_BCLK		0x0b0b1
+			MX6QDL_PAD_CSI0_DATA_EN__EIM_DATA00 0x1b0b0
+			MX6QDL_PAD_CSI0_VSYNC__EIM_DATA01	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT4__EIM_DATA02	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT5__EIM_DATA03	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT6__EIM_DATA04	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT7__EIM_DATA05	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT8__EIM_DATA06	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT9__EIM_DATA07	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT12__EIM_DATA08	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT13__EIM_DATA09	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT14__EIM_DATA10	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT15__EIM_DATA11	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT16__EIM_DATA12	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT17__EIM_DATA13	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT18__EIM_DATA14	0x1b0b0
+			MX6QDL_PAD_CSI0_DAT19__EIM_DATA15	0x1b0b0
+			MX6QDL_PAD_EIM_DA0__EIM_AD00		0x0b0b1
+			MX6QDL_PAD_EIM_DA1__EIM_AD01		0x0b0b1
+			MX6QDL_PAD_EIM_DA2__EIM_AD02		0x0b0b1
+			MX6QDL_PAD_EIM_DA3__EIM_AD03		0x0b0b1
+			MX6QDL_PAD_EIM_DA4__EIM_AD04		0x0b0b1
+			MX6QDL_PAD_EIM_DA5__EIM_AD05		0x0b0b1
+			MX6QDL_PAD_EIM_DA6__EIM_AD06		0x0b0b1
+			MX6QDL_PAD_EIM_DA7__EIM_AD07		0x0b0b1
+			MX6QDL_PAD_EIM_DA8__EIM_AD08		0x0b0b1
+			MX6QDL_PAD_EIM_DA9__EIM_AD09		0x0b0b1
+			MX6QDL_PAD_EIM_DA10__EIM_AD10		0x0b0b1
+			MX6QDL_PAD_EIM_DA11__EIM_AD11		0x0b0b1
+			MX6QDL_PAD_EIM_DA12__EIM_AD12		0x0b0b1
+			MX6QDL_PAD_EIM_DA13__EIM_AD13		0x0b0b1
+			MX6QDL_PAD_EIM_DA14__EIM_AD14		0x0b0b1
+			MX6QDL_PAD_EIM_DA15__EIM_AD15		0x0b0b1
+			MX6QDL_PAD_EIM_A16__EIM_ADDR16		0x0b0b1
+			MX6QDL_PAD_EIM_A17__EIM_ADDR17		0x0b0b1
+			MX6QDL_PAD_EIM_A18__EIM_ADDR18		0x0b0b1
+			MX6QDL_PAD_EIM_A19__EIM_ADDR19		0x0b0b1
+			MX6QDL_PAD_EIM_A20__EIM_ADDR20		0x0b0b1
+			>;
+		};
+
+		pinctrl_ipu_disp: ipudisp1grp {
+			fsl,pins = <
+			MX6QDL_PAD_DI0_DISP_CLK__IPU1_DI0_DISP_CLK	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT0__IPU1_DISP0_DATA00	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT1__IPU1_DISP0_DATA01	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT2__IPU1_DISP0_DATA02	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT3__IPU1_DISP0_DATA03	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT4__IPU1_DISP0_DATA04	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT5__IPU1_DISP0_DATA05	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT6__IPU1_DISP0_DATA06	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT7__IPU1_DISP0_DATA07	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT8__IPU1_DISP0_DATA08	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT9__IPU1_DISP0_DATA09	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT10__IPU1_DISP0_DATA10	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT11__IPU1_DISP0_DATA11	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT12__IPU1_DISP0_DATA12	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT13__IPU1_DISP0_DATA13	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT14__IPU1_DISP0_DATA14	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT15__IPU1_DISP0_DATA15	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT16__IPU1_DISP0_DATA16	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT17__IPU1_DISP0_DATA17	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT18__IPU1_DISP0_DATA18	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT19__IPU1_DISP0_DATA19	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT20__IPU1_DISP0_DATA20	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT21__IPU1_DISP0_DATA21	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT22__IPU1_DISP0_DATA22	0x1b0b0
+			MX6QDL_PAD_DISP0_DAT23__IPU1_DISP0_DATA23	0x1b0b0
+			MX6QDL_PAD_DI0_PIN2__IPU1_DI0_PIN02		0x1b0b0
+			MX6QDL_PAD_DI0_PIN3__IPU1_DI0_PIN03		0x1b0b0
+			MX6QDL_PAD_DI0_PIN15__IPU1_DI0_PIN15	0x1b0b0
+			>;
+		};
+
+		pinctrl_dio_spi: dio_spi_grp {
+			fsl,pins = <
+				MX6QDL_PAD_EIM_D19__GPIO3_IO19	0x1b0b0
+				MX6QDL_PAD_NANDF_D0__GPIO2_IO00	0x1b0b0
+			>;
+		};
+
+	};
+};
+
+&audmux {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_audmux>;
+	status = "okay";
+};
+
+&can1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_flexcan1>;
+	status = "okay";
+};
+
+&gpc {
+	/* use ldo-bypass, u-boot will check it and configure */
+	fsl,ldo-bypass = <1>;
+	fsl,wdog-reset = <1>;
+};
+
+&pwm3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_pwm3>;
+	status = "okay";
+};
+
+&dcic1 {
+	dcic_id = <0>;
+	dcic_mux = "dcic-hdmi";
+	status = "okay";
+};
+
+&dcic2 {
+	dcic_id = <1>;
+	dcic_mux = "dcic-lvds1";
+	status = "okay";
+};
+
+&snvs_poweroff {
+	status = "okay";
+};
+
+&ssi1 {
+	fsl,mode = "i2s-slave";
+	status = "okay";
+};
+
+&uart1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart1>;
+	status = "okay";
+};
+
+&uart2 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_uart2>;
+	status = "okay";
+	rs485-rts-active-high;
+	rs485-rx-during-tx;
+	rts-gpio = <&gpio3 29 GPIO_ACTIVE_HIGH>;
+	linux,rs485-enabled-at-boot-time;
+	rs485-rts-delay = <0 0>;
+};
+
+&usbh1 {
+	vbus-supply = <&reg_usb_h1_vbus>;
+	status = "okay";
+};
+
+&usbotg {
+	vbus-supply = <&reg_usb_otg_vbus>;
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usbotg>;
+	disable-over-current;
+	status = "okay";
+};
+
+&usdhc1 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc1>;
+	/* cd-gpios = <&gpio7 9 GPIO_ACTIVE_LOW>; */
+	no-1-8-v;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	vmmc-supply = <&reg_3p3v>;
+	status = "okay";
+};
+
+&usdhc3 {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_usdhc3>;
+	non-removable;
+	bus-width = <8>;
+	no-1-8-v;
+	keep-power-in-suspend;
+	enable-sdio-wakeup;
+	vmmc-supply = <&reg_3p3v>;
+	status = "okay";
+};
+
+&bitbang_mdio0 {
+	pinctrl-names = "default", "sleep";
+	pinctrl-0 = <&gpio_bitbang_mdio_pins>;
+	pinctrl-1 = <&gpio_bitbang_mdio_sleep_pins>;
+	gpios = <&gpio1 31 0	/* 0: mdc  */
+	&gpio1 22 0>;			/* 1: mdio */
+	status = "okay";
+
+	phy1: ethernet-phy@1 {
+		compatible = "ethernet-phy-ieee802.3-c22";
+		reg = <1>;
+	};
+
+	phy2: ethernet-phy@2 {
+		compatible = "ethernet-phy-ieee802.3-c22";
+		reg = <2>;
+	};
+};
+
+&weim {
+	pinctrl-names = "default";
+	pinctrl-0 = <&pinctrl_weim_nvram>;
+	pinctrl-1 = <&pinctrl_weim_cs1>;
+	//compatible = "fsl,imx6q-weim";
+	#address-cells = <2>;
+	#size-cells = <1>;
+	/* <cs-number> 0 <physical address of mapping> <size> */
+	ranges = <0 0  0x08000000  0x04000000>,
+			 <1 0  0x0c000000  0x04000000>;
+	fsl,weim-cs-gpr = <&gpr>;
+	status = "okay";
+
+	UIO_NVRAM@0,0 {
+		compatible = "uio_pdrv_genirq";
+		reg = <0 0x1000000 0x20000>;	/* 128k 16bit NVRAM */
+		reg-names = "uio_cs0";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		bank-width = <2>;
+		/* EIM_CSnGCR1, EIM_CSnGCR2, EIM_CSnRCR1, */
+		/* EIM_CSnRCR2, EIM_CSnWCR1, EIM_CSnWCR2  */
+		fsl,weim-cs-timing = <0x00010CB1 0x00001010 0x0C015100
+		 0x00000000 0xCC1C7640 0x00000000>;
+		status = "disabled";
+	};
+
+	UIO_NVRAM@0,1 {
+		compatible = "uio_pdrv_genirq";
+		reg = <1 0x1000000 0x10000>;	/* 128k 16bit NVRAM */
+		reg-names = "uio_cs1";
+		#address-cells = <1>;
+		#size-cells = <1>;
+		bank-width = <2>;
+		/* EIM_CSnGCR1, EIM_CSnGCR2, EIM_CSnRCR1, */
+		/* EIM_CSnRCR2, EIM_CSnWCR1, EIM_CSnWCR2  */
+		fsl,weim-cs-timing = <0x00F184B1 0x00001010 0x0F780000
+		 0x00000008 0x04F00040 0x00000000>;
+		status = "ok";
+	};
+};
+
+&reg_arm {
+	vin-supply = <&sw1a_reg>;
+	regulator-allow-bypass;
+};
+
+&reg_soc {
+	vin-supply = <&sw1c_reg>;
+	regulator-allow-bypass;
+};
-- 
2.7.4

