// Seed: 1241934261
module module_0 (
    input  tri  id_0,
    output wand id_1,
    input  wand id_2,
    input  wand id_3,
    output wand id_4
);
  assign id_4 = 1;
endmodule
module module_1 (
    input uwire id_0,
    output wire id_1,
    input uwire id_2,
    output tri1 id_3,
    input wand id_4,
    inout supply1 id_5,
    output uwire id_6,
    input wand id_7,
    output logic id_8
);
  wor id_10;
  module_0(
      id_5, id_5, id_4, id_4, id_5
  );
  assign id_3 = 1;
  always @(posedge 1) for (id_5 = 1'd0 & ""; id_10 - 1; id_6 = id_0) id_8 <= 1;
endmodule
