

================================================================
== Vitis HLS Report for 'A_IO_L2_in_boundary_x1'
================================================================
* Date:           Wed Aug 31 19:45:02 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.417 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    33284|    33284|  0.111 ms|  0.111 ms|  33284|  33284|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                           Loop Name                           |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- A_IO_L2_in_boundary_x1_loop_2_A_IO_L2_in_boundary_x1_loop_3  |      512|      512|         2|          1|          1|   512|       yes|
        |- A_IO_L2_in_boundary_x1_loop_4_A_IO_L2_in_boundary_x1_loop_5  |    32768|    32768|        17|         16|         16|  2048|       yes|
        +---------------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      289|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        8|      -|        0|        0|     -|
|Multiplexer          |        -|      -|        -|      435|     -|
|Register             |        -|      -|     2180|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        8|      0|     2180|      724|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |       ~0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory      |             Module             | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |local_A_pong_V_U  |A_IO_L2_in_0_x0_local_A_pong_V  |        8|  0|   0|    0|   512|  256|     1|       131072|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total             |                                |        8|  0|   0|    0|   512|  256|     1|       131072|
    +------------------+--------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln691_415_fu_407_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln691_416_fu_429_p2            |         +|   0|  0|  13|           6|           1|
    |add_ln691_417_fu_463_p2            |         +|   0|  0|  14|           7|           1|
    |add_ln691_fu_357_p2                |         +|   0|  0|  12|           5|           1|
    |add_ln7091_fu_401_p2               |         +|   0|  0|  16|           9|           9|
    |add_ln7102_1_fu_494_p2             |         +|   0|  0|  15|           8|           7|
    |add_ln7102_2_fu_513_p2             |         +|   0|  0|  15|           8|           8|
    |add_ln7102_3_fu_534_p2             |         +|   0|  0|  16|           9|           8|
    |add_ln7102_4_fu_553_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln7102_5_fu_571_p2             |         +|   0|  0|  16|           9|           9|
    |add_ln7102_fu_483_p2               |         +|   0|  0|  14|           7|           6|
    |add_ln890_157_fu_417_p2            |         +|   0|  0|  19|          12|           1|
    |add_ln890_fu_345_p2                |         +|   0|  0|  17|          10|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp1_stage10_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state10_pp1_stage5_iter0  |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1   |       and|   0|  0|   2|           1|           1|
    |icmp_ln890130_fu_363_p2            |      icmp|   0|  0|  10|           6|           7|
    |icmp_ln890_306_fu_423_p2           |      icmp|   0|  0|  12|          12|          13|
    |icmp_ln890_307_fu_435_p2           |      icmp|   0|  0|  11|           7|           8|
    |icmp_ln890_fu_351_p2               |      icmp|   0|  0|  11|          10|          11|
    |ap_block_state1                    |        or|   0|  0|   2|           1|           1|
    |select_ln691_fu_469_p3             |    select|   0|  0|   7|           1|           1|
    |select_ln890_377_fu_377_p3         |    select|   0|  0|   5|           1|           5|
    |select_ln890_378_fu_441_p3         |    select|   0|  0|   6|           1|           6|
    |select_ln890_fu_369_p3             |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_pp1                      |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1            |       xor|   0|  0|   2|           2|           1|
    |xor_ln7102_fu_605_p2               |       xor|   0|  0|   7|           6|           7|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 289|         160|         132|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+-----+-----------+-----+-----------+
    |                    Name                   | LUT | Input Size| Bits| Total Bits|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  102|         21|    1|         21|
    |ap_done                                    |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |   14|          3|    1|          3|
    |ap_enable_reg_pp1_iter1                    |    9|          2|    1|          2|
    |ap_phi_mux_c4_V_phi_fu_270_p4              |    9|          2|    5|         10|
    |ap_phi_mux_c5_V_phi_fu_303_p4              |    9|          2|    6|         12|
    |ap_phi_mux_c6_V_phi_fu_314_p4              |    9|          2|    7|         14|
    |ap_phi_mux_indvar_flatten28_phi_fu_292_p4  |    9|          2|   12|         24|
    |c4_V_reg_266                               |    9|          2|    5|         10|
    |c5_V_5_reg_277                             |    9|          2|    6|         12|
    |c5_V_reg_299                               |    9|          2|    6|         12|
    |c6_V_reg_310                               |    9|          2|    7|         14|
    |fifo_A_A_IO_L2_in_12_x113_blk_n            |    9|          2|    1|          2|
    |fifo_A_PE_12_0_x152_blk_n                  |    9|          2|    1|          2|
    |fifo_A_PE_12_0_x152_din                    |   54|         10|  256|       2560|
    |indvar_flatten28_reg_288                   |    9|          2|   12|         24|
    |indvar_flatten_reg_255                     |    9|          2|   10|         20|
    |local_A_pong_V_address0                    |   49|          9|    9|         81|
    |local_A_pong_V_address1                    |   54|         10|    9|         90|
    |reg_321                                    |    9|          2|  256|        512|
    |reg_327                                    |    9|          2|  256|        512|
    |reg_333                                    |    9|          2|  256|        512|
    |reg_339                                    |    9|          2|  256|        512|
    +-------------------------------------------+-----+-----------+-----+-----------+
    |Total                                      |  435|         89| 1380|       4963|
    +-------------------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+-----+----+-----+-----------+
    |              Name              |  FF | LUT| Bits| Const Bits|
    +--------------------------------+-----+----+-----+-----------+
    |add_ln7091_reg_633              |    9|   0|    9|          0|
    |add_ln7102_2_reg_702            |    8|   0|    8|          0|
    |add_ln890_157_reg_643           |   12|   0|   12|          0|
    |ap_CS_fsm                       |   20|   0|   20|          0|
    |ap_done_reg                     |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0         |    1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1         |    1|   0|    1|          0|
    |c4_V_reg_266                    |    5|   0|    5|          0|
    |c5_V_5_reg_277                  |    6|   0|    6|          0|
    |c5_V_reg_299                    |    6|   0|    6|          0|
    |c6_V_reg_310                    |    7|   0|    7|          0|
    |icmp_ln890_306_reg_648          |    1|   0|    1|          0|
    |icmp_ln890_reg_624              |    1|   0|    1|          0|
    |indvar_flatten28_reg_288        |   12|   0|   12|          0|
    |indvar_flatten_reg_255          |   10|   0|   10|          0|
    |local_A_pong_V_load_11_reg_763  |  256|   0|  256|          0|
    |local_A_pong_V_load_13_reg_778  |  256|   0|  256|          0|
    |local_A_pong_V_load_15_reg_783  |  256|   0|  256|          0|
    |local_A_pong_V_load_9_reg_748   |  256|   0|  256|          0|
    |reg_321                         |  256|   0|  256|          0|
    |reg_327                         |  256|   0|  256|          0|
    |reg_333                         |  256|   0|  256|          0|
    |reg_339                         |  256|   0|  256|          0|
    |select_ln691_reg_677            |    7|   0|    7|          0|
    |select_ln890_377_reg_628        |    5|   0|    5|          0|
    |select_ln890_378_reg_652        |    6|   0|    6|          0|
    |zext_ln7102_1_reg_682           |    6|   0|    8|          2|
    |zext_ln7102_reg_712             |    6|   0|    9|          3|
    +--------------------------------+-----+----+-----+-----------+
    |Total                           | 2180|   0| 2185|          5|
    +--------------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+-----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|     A_IO_L2_in_boundary_x1|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|     A_IO_L2_in_boundary_x1|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|     A_IO_L2_in_boundary_x1|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|     A_IO_L2_in_boundary_x1|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|     A_IO_L2_in_boundary_x1|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|     A_IO_L2_in_boundary_x1|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|     A_IO_L2_in_boundary_x1|  return value|
|fifo_A_A_IO_L2_in_12_x113_dout     |   in|  256|     ap_fifo|  fifo_A_A_IO_L2_in_12_x113|       pointer|
|fifo_A_A_IO_L2_in_12_x113_empty_n  |   in|    1|     ap_fifo|  fifo_A_A_IO_L2_in_12_x113|       pointer|
|fifo_A_A_IO_L2_in_12_x113_read     |  out|    1|     ap_fifo|  fifo_A_A_IO_L2_in_12_x113|       pointer|
|fifo_A_PE_12_0_x152_din            |  out|  256|     ap_fifo|        fifo_A_PE_12_0_x152|       pointer|
|fifo_A_PE_12_0_x152_full_n         |   in|    1|     ap_fifo|        fifo_A_PE_12_0_x152|       pointer|
|fifo_A_PE_12_0_x152_write          |  out|    1|     ap_fifo|        fifo_A_PE_12_0_x152|       pointer|
+-----------------------------------+-----+-----+------------+---------------------------+--------------+

