

================================================================
== Vitis HLS Report for 'matmul_partition'
================================================================
* Date:           Mon Jul 21 16:25:52 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        component_array_partition_block_cyclic
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |      547|     1083|  5.470 us|  10.830 us|  548|  1084|       no|
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                                |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                            Instance                            |                        Module                       |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_matmul_partition_Pipeline_readA_fu_259                      |matmul_partition_Pipeline_readA                      |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_matmul_partition_Pipeline_readB_fu_284                      |matmul_partition_Pipeline_readB                      |      259|      259|  2.590 us|  2.590 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309  |matmul_partition_Pipeline_loop2_lreorder1_lreorder2  |      266|      266|  2.660 us|  2.660 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_matmul_partition_Pipeline_writeC_fu_349                     |matmul_partition_Pipeline_writeC                     |      261|      261|  2.610 us|  2.610 us|  257|  257|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +----------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    214|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        4|   60|    7266|   5369|    -|
|Memory           |        1|    -|    1024|    256|    0|
|Multiplexer      |        -|    -|       0|   1611|    -|
|Register         |        -|    -|     893|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        5|   60|    9183|   7450|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        1|   27|       8|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |                            Instance                            |                        Module                       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |control_s_axi_U                                                 |control_s_axi                                        |        0|   0|   240|   424|    0|
    |gmem_m_axi_U                                                    |gmem_m_axi                                           |        4|   0|   824|   723|    0|
    |grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309  |matmul_partition_Pipeline_loop2_lreorder1_lreorder2  |        0|  45|  4885|  2801|    0|
    |grp_matmul_partition_Pipeline_readA_fu_259                      |matmul_partition_Pipeline_readA                      |        0|   0|   173|   350|    0|
    |grp_matmul_partition_Pipeline_readB_fu_284                      |matmul_partition_Pipeline_readB                      |        0|   0|   203|   372|    0|
    |grp_matmul_partition_Pipeline_writeC_fu_349                     |matmul_partition_Pipeline_writeC                     |        0|   0|   176|   349|    0|
    |mul_31ns_32ns_63_2_1_U127                                       |mul_31ns_32ns_63_2_1                                 |        0|   4|   165|    50|    0|
    |mul_31ns_63ns_94_5_1_U128                                       |mul_31ns_63ns_94_5_1                                 |        0|   8|   435|   250|    0|
    |mul_32s_32s_32_2_1_U129                                         |mul_32s_32s_32_2_1                                   |        0|   3|   165|    50|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+
    |Total                                                           |                                                     |        4|  60|  7266|  5369|    0|
    +----------------------------------------------------------------+-----------------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    | Memory |      Module     | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |A_U     |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_1_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_2_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_3_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_4_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_5_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_6_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_7_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_8_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_9_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_10_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_11_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_12_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_13_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_14_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |A_15_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_U     |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_1_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_2_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_3_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_4_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_5_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_6_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_7_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_8_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_9_U   |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_10_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_11_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_12_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_13_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_14_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |B_15_U  |A_RAM_AUTO_1R1W  |        0|  32|   8|    0|    16|   32|     1|          512|
    |C_U     |C_RAM_AUTO_1R1W  |        1|   0|   0|    0|   256|   32|     1|         8192|
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+
    |Total   |                 |        1|1024| 256|    0|   768| 1056|    33|        24576|
    +--------+-----------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state23_on_subcall_done  |       and|   0|  0|   2|           1|           1|
    |ap_block_state4_io                |       and|   0|  0|   2|           1|           1|
    |empty_26_fu_433_p2                |      icmp|   0|  0|  39|          32|           1|
    |empty_27_fu_445_p2                |      icmp|   0|  0|  39|          32|           1|
    |icmp_ln46_fu_377_p2               |      icmp|   0|  0|  39|          32|           1|
    |empty_28_fu_485_p3                |    select|   0|  0|  31|           1|          31|
    |smax2_fu_450_p3                   |    select|   0|  0|  31|           1|          31|
    |smax_fu_438_p3                    |    select|   0|  0|  31|           1|          31|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 214|         101|          98|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------+-----+-----------+-----+-----------+
    |      Name      | LUT | Input Size| Bits| Total Bits|
    +----------------+-----+-----------+-----+-----------+
    |A_10_address0   |   14|          3|    4|         12|
    |A_10_ce0        |   14|          3|    1|          3|
    |A_10_we0        |    9|          2|    1|          2|
    |A_11_address0   |   14|          3|    4|         12|
    |A_11_ce0        |   14|          3|    1|          3|
    |A_11_we0        |    9|          2|    1|          2|
    |A_12_address0   |   14|          3|    4|         12|
    |A_12_ce0        |   14|          3|    1|          3|
    |A_12_we0        |    9|          2|    1|          2|
    |A_13_address0   |   14|          3|    4|         12|
    |A_13_ce0        |   14|          3|    1|          3|
    |A_13_we0        |    9|          2|    1|          2|
    |A_14_address0   |   14|          3|    4|         12|
    |A_14_ce0        |   14|          3|    1|          3|
    |A_14_we0        |    9|          2|    1|          2|
    |A_15_address0   |   14|          3|    4|         12|
    |A_15_ce0        |   14|          3|    1|          3|
    |A_15_we0        |    9|          2|    1|          2|
    |A_1_address0    |   14|          3|    4|         12|
    |A_1_ce0         |   14|          3|    1|          3|
    |A_1_we0         |    9|          2|    1|          2|
    |A_2_address0    |   14|          3|    4|         12|
    |A_2_ce0         |   14|          3|    1|          3|
    |A_2_we0         |    9|          2|    1|          2|
    |A_3_address0    |   14|          3|    4|         12|
    |A_3_ce0         |   14|          3|    1|          3|
    |A_3_we0         |    9|          2|    1|          2|
    |A_4_address0    |   14|          3|    4|         12|
    |A_4_ce0         |   14|          3|    1|          3|
    |A_4_we0         |    9|          2|    1|          2|
    |A_5_address0    |   14|          3|    4|         12|
    |A_5_ce0         |   14|          3|    1|          3|
    |A_5_we0         |    9|          2|    1|          2|
    |A_6_address0    |   14|          3|    4|         12|
    |A_6_ce0         |   14|          3|    1|          3|
    |A_6_we0         |    9|          2|    1|          2|
    |A_7_address0    |   14|          3|    4|         12|
    |A_7_ce0         |   14|          3|    1|          3|
    |A_7_we0         |    9|          2|    1|          2|
    |A_8_address0    |   14|          3|    4|         12|
    |A_8_ce0         |   14|          3|    1|          3|
    |A_8_we0         |    9|          2|    1|          2|
    |A_9_address0    |   14|          3|    4|         12|
    |A_9_ce0         |   14|          3|    1|          3|
    |A_9_we0         |    9|          2|    1|          2|
    |A_address0      |   14|          3|    4|         12|
    |A_ce0           |   14|          3|    1|          3|
    |A_we0           |    9|          2|    1|          2|
    |B_10_address0   |   14|          3|    4|         12|
    |B_10_ce0        |   14|          3|    1|          3|
    |B_10_we0        |    9|          2|    1|          2|
    |B_11_address0   |   14|          3|    4|         12|
    |B_11_ce0        |   14|          3|    1|          3|
    |B_11_we0        |    9|          2|    1|          2|
    |B_12_address0   |   14|          3|    4|         12|
    |B_12_ce0        |   14|          3|    1|          3|
    |B_12_we0        |    9|          2|    1|          2|
    |B_13_address0   |   14|          3|    4|         12|
    |B_13_ce0        |   14|          3|    1|          3|
    |B_13_we0        |    9|          2|    1|          2|
    |B_14_address0   |   14|          3|    4|         12|
    |B_14_ce0        |   14|          3|    1|          3|
    |B_14_we0        |    9|          2|    1|          2|
    |B_15_address0   |   14|          3|    4|         12|
    |B_15_ce0        |   14|          3|    1|          3|
    |B_15_we0        |    9|          2|    1|          2|
    |B_1_address0    |   14|          3|    4|         12|
    |B_1_ce0         |   14|          3|    1|          3|
    |B_1_we0         |    9|          2|    1|          2|
    |B_2_address0    |   14|          3|    4|         12|
    |B_2_ce0         |   14|          3|    1|          3|
    |B_2_we0         |    9|          2|    1|          2|
    |B_3_address0    |   14|          3|    4|         12|
    |B_3_ce0         |   14|          3|    1|          3|
    |B_3_we0         |    9|          2|    1|          2|
    |B_4_address0    |   14|          3|    4|         12|
    |B_4_ce0         |   14|          3|    1|          3|
    |B_4_we0         |    9|          2|    1|          2|
    |B_5_address0    |   14|          3|    4|         12|
    |B_5_ce0         |   14|          3|    1|          3|
    |B_5_we0         |    9|          2|    1|          2|
    |B_6_address0    |   14|          3|    4|         12|
    |B_6_ce0         |   14|          3|    1|          3|
    |B_6_we0         |    9|          2|    1|          2|
    |B_7_address0    |   14|          3|    4|         12|
    |B_7_ce0         |   14|          3|    1|          3|
    |B_7_we0         |    9|          2|    1|          2|
    |B_8_address0    |   14|          3|    4|         12|
    |B_8_ce0         |   14|          3|    1|          3|
    |B_8_we0         |    9|          2|    1|          2|
    |B_9_address0    |   14|          3|    4|         12|
    |B_9_ce0         |   14|          3|    1|          3|
    |B_9_we0         |    9|          2|    1|          2|
    |B_address0      |   14|          3|    4|         12|
    |B_ce0           |   14|          3|    1|          3|
    |B_we0           |    9|          2|    1|          2|
    |C_address0      |   14|          3|    8|         24|
    |C_ce0           |   14|          3|    1|          3|
    |C_we0           |    9|          2|    1|          2|
    |ap_NS_fsm       |  177|         40|    1|         40|
    |gmem_0_ARADDR   |   25|          5|   64|        320|
    |gmem_0_ARLEN    |   25|          5|   32|        160|
    |gmem_0_ARVALID  |   20|          4|    1|          4|
    |gmem_0_AWADDR   |   14|          3|   64|        192|
    |gmem_0_AWLEN    |   14|          3|   32|         96|
    |gmem_0_AWVALID  |   14|          3|    1|          3|
    |gmem_0_BREADY   |   14|          3|    1|          3|
    |gmem_0_RREADY   |   14|          3|    1|          3|
    |gmem_0_WVALID   |    9|          2|    1|          2|
    |gmem_blk_n_AR   |    9|          2|    1|          2|
    |gmem_blk_n_AW   |    9|          2|    1|          2|
    |gmem_blk_n_B    |    9|          2|    1|          2|
    |grp_fu_367_ce   |    9|          2|    1|          2|
    |grp_fu_367_p0   |   14|          3|   32|         96|
    |grp_fu_367_p1   |   14|          3|   32|         96|
    +----------------+-----+-----------+-----+-----------+
    |Total           | 1611|        349|  468|       1596|
    +----------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |                                     Name                                    | FF | LUT| Bits| Const Bits|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                                    |  39|   0|   39|          0|
    |bound6_reg_637                                                               |  94|   0|   94|          0|
    |bound_reg_621                                                                |  63|   0|   63|          0|
    |dim_read_reg_506                                                             |  32|   0|   32|          0|
    |empty_28_reg_642                                                             |  31|   0|   31|          0|
    |grp_matmul_partition_Pipeline_loop2_lreorder1_lreorder2_fu_309_ap_start_reg  |   1|   0|    1|          0|
    |grp_matmul_partition_Pipeline_readA_fu_259_ap_start_reg                      |   1|   0|    1|          0|
    |grp_matmul_partition_Pipeline_readB_fu_284_ap_start_reg                      |   1|   0|    1|          0|
    |grp_matmul_partition_Pipeline_writeC_fu_349_ap_start_reg                     |   1|   0|    1|          0|
    |icmp_ln46_reg_547                                                            |   1|   0|    1|          0|
    |in1_read_reg_542                                                             |  64|   0|   64|          0|
    |in2_read_reg_537                                                             |  64|   0|   64|          0|
    |mul_reg_523                                                                  |  32|   0|   32|          0|
    |out_r_read_reg_532                                                           |  64|   0|   64|          0|
    |rep_count_read_reg_552                                                       |  32|   0|   32|          0|
    |smax2_reg_600                                                                |  31|   0|   31|          0|
    |smax_reg_595                                                                 |  31|   0|   31|          0|
    |trunc_ln1_reg_578                                                            |  62|   0|   62|          0|
    |trunc_ln24_1_reg_518                                                         |  31|   0|   31|          0|
    |trunc_ln24_reg_557                                                           |  31|   0|   31|          0|
    |trunc_ln46_reg_584                                                           |  31|   0|   31|          0|
    |trunc_ln5_reg_605                                                            |  62|   0|   62|          0|
    |trunc_ln_reg_568                                                             |  62|   0|   62|          0|
    |wide_trip_count49_reg_562                                                    |  32|   0|   64|         32|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                        | 893|   0|  925|         32|
    +-----------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+-----------------------+-----+-----+------------+------------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_AWREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_AWADDR   |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_WVALID   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_WREADY   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_WDATA    |   in|   32|       s_axi|           control|        scalar|
|s_axi_control_WSTRB    |   in|    4|       s_axi|           control|        scalar|
|s_axi_control_ARVALID  |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_ARREADY  |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_ARADDR   |   in|    6|       s_axi|           control|        scalar|
|s_axi_control_RVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_RREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_RDATA    |  out|   32|       s_axi|           control|        scalar|
|s_axi_control_RRESP    |  out|    2|       s_axi|           control|        scalar|
|s_axi_control_BVALID   |  out|    1|       s_axi|           control|        scalar|
|s_axi_control_BREADY   |   in|    1|       s_axi|           control|        scalar|
|s_axi_control_BRESP    |  out|    2|       s_axi|           control|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|  matmul_partition|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|  matmul_partition|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  matmul_partition|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  matmul_partition|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  matmul_partition|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  matmul_partition|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WDATA       |  out|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|              gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RDATA       |   in|   32|       m_axi|              gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|              gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|              gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|              gmem|       pointer|
|dim                    |   in|   32|     ap_none|               dim|        scalar|
|rep_count              |   in|   32|     ap_none|         rep_count|        scalar|
+-----------------------+-----+-----+------------+------------------+--------------+

