// Seed: 2629924614
module module_0 (
    output wor   id_0,
    output tri   id_1,
    output uwire id_2,
    output wand  id_3
);
  assign id_2 = id_5;
  supply0 id_6;
  wor id_7 = id_6, id_8, id_9, id_10, id_11, id_12 = 1, id_13, id_14, id_15;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input supply0 id_2,
    output tri id_3,
    input wor id_4,
    input wire id_5,
    output wor id_6,
    output tri1 id_7,
    input tri0 id_8,
    output wor id_9,
    output supply1 id_10,
    output supply1 id_11,
    input wire id_12,
    output wand id_13,
    input wor id_14,
    output wor id_15,
    output logic id_16,
    input wand id_17,
    output supply1 id_18,
    output tri0 id_19,
    output tri0 id_20,
    input wire id_21,
    input uwire id_22,
    input wire id_23,
    input supply1 id_24,
    output tri id_25,
    input tri1 id_26,
    input wire id_27
);
  assign id_10 = 1;
  module_0(
      id_3, id_25, id_25, id_18
  );
  wire id_29;
  always @(posedge 1 or posedge 1) begin
    id_16 <= 1;
  end
endmodule
