/*
 * (C) Copyright 2007 OpenMoko, Inc.
 * Author: Andy Green <andy@openmoko.com>
 *
 * (port_init_gta02 came out of Openmoko U-Boot)
 *
 * Configuation settings for the OPENMOKO Neo GTA02 Linux GSM phone
 *
 * This program is free software; you can redistribute it and/or
 * modify it under the terms of the GNU General Public License as
 * published by the Free Software Foundation; either version 2 of
 * the License, or (at your option) any later version.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place, Suite 330, Boston,
 * MA 02111-1307 USA
 *
 */

#include <qi.h>
#include <neo_gta02.h>
#include <serial-s3c24xx.h>
#include <ports-s3c24xx.h>
#include <i2c-bitbang-s3c24xx.h>
#include <pcf50633.h>
#include <glamo-init.h>
#include <string.h>
#include <ext2.h>

#define GTA02_DEBUG_UART 2
#define PCF50633_I2C_ADS 0x73
#define BOOST_TO_400MHZ 1
#define KERNEL_SOURCE_NAND_INDEX 4

static int battery_condition_reasonable = 0;

extern unsigned long partition_offset_blocks;
extern unsigned long partition_length_blocks;

const struct board_api board_api_gta02;

struct nand_dynparts {
	const char *name; /* name of this partition for Linux */
	u32 good_length; /* bytes needed from good sectors in this partition */
	u32 true_offset;
};

/*
 * These are the NAND partitions U-Boot leaves in GTA02 NAND.
 * The "dynparts" business means that in the case of bad blocks, all the
 * following partitions move up accordingly to have the right amount of
 * good blocks.  To allow for this, the length of the last, largest
 * partition is computed according to the bad blocks that went before.
 */

static struct nand_dynparts nand_dynparts[] = {
	{ "qi",            0x40000 },
	{ "depr-ub-env",   0x40000 },
	{ "kernel",       0x800000 },
	{ "depr",          0xa0000 },
	{ "identity-ext2", 0x40000 },
	{ "rootfs",              0 },
};

static u32 nand_extent_block512 = 256 * 1024 * 1024 / 512;

const struct pcf50633_init pcf50633_init[] = {

	{ PCF50633_REG_OOCWAKE,		0xd3 }, /* wake from ONKEY,EXTON!,RTC,USB,ADP */
	{ PCF50633_REG_OOCTIM1,		0xaa },	/* debounce 14ms everything */
	{ PCF50633_REG_OOCTIM2,		0x4a },
	{ PCF50633_REG_OOCMODE,		0x55 },
	{ PCF50633_REG_OOCCTL,		0x47 },

	{ PCF50633_REG_GPIO2CFG,	0x00 },	/* GSM_ON = 0 */
	{ PCF50633_REG_GPIOCTL,		0x01 },	/* only GPIO1 is input */

	{ PCF50633_REG_SVMCTL,		0x08 },	/* 3.10V SYS vth, 62ms filter */
	{ PCF50633_REG_BVMCTL,		0x02 },	/* 2.80V BAT vth, 62ms filter */

	{ PCF50633_REG_AUTOENA,		0x01 },	/* always on */

	{ PCF50633_REG_DOWN1OUT,	0x1b }, /* 1.3V (0x1b * .025V + 0.625V) */
	{ PCF50633_REG_DOWN1ENA,	0x02 }, /* enabled if GPIO1 = HIGH */
	{ PCF50633_REG_HCLDOOUT,	21 },	/* 3.0V (21 * 0.1V + 0.9V) */
	{ PCF50633_REG_HCLDOENA,	0x01 }, /* ON by default*/

	{ PCF50633_REG_DOWN1OUT,	0x1b }, /* 1.3V (0x1b * .025V + 0.625V) */
	{ PCF50633_REG_DOWN1ENA,	0x02 }, /* enabled if GPIO1 = HIGH */

	{ PCF50633_REG_INT1M,		0x00 },
	{ PCF50633_REG_INT2M,		0x00 },
	{ PCF50633_REG_INT3M,		0x00 },
	{ PCF50633_REG_INT4M,		0x00 },
	{ PCF50633_REG_INT5M,		0x00 },

	{ PCF50633_REG_MBCC2,		0x28 },	/* Vbatconid=2.7V, Vmax=4.20V */
	{ PCF50633_REG_MBCC3,		0x19 },	/* 25/255 == 98mA pre-charge */
	{ PCF50633_REG_MBCC4,		0xff }, /* 255/255 == 1A adapter fast */
	{ PCF50633_REG_MBCC5,		0xff },	/* 255/255 == 1A usb fast */
	{ PCF50633_REG_MBCC6,		0x01 }, /* cutoff current 2/32 * Ichg */
	{ PCF50633_REG_MBCC7,		0x00 },	/* 1.6A max bat curr, USB 100mA */
	{ PCF50633_REG_MBCC8,		0x00 },
	{ PCF50633_REG_MBCC1,		0xff }, /* chgena */

	{ PCF50633_REG_LDO1ENA,		2 }, /* accel enabled if GPIO1 = H */
	{ PCF50633_REG_LDO2ENA,		2 }, /* codec enabled if GPIO1 = H */
	{ PCF50633_REG_LDO4ENA,		0 }, /* bt off */
	{ PCF50633_REG_LDO5ENA,		0 }, /* gps off */
	{ PCF50633_REG_LDO6ENA,		2 }, /* lcm enabled if GPIO1 = H */

	{ PCF50633_REG_BBCCTL,		0x19 },	/* 3V, 200uA, on */
	{ PCF50633_REG_OOCSHDWN,	0x04 },  /* defeat 8s death from lowsys on A5 */

};

static const struct board_variant board_variants[] = {
	[0] = {
		.name = "A5 PCB",
		.machine_revision = 0x350,
	},
	[1] = {
		.name = "A6 PCB",
		.machine_revision = 0x360,
	},
	[9] = { /* 01001 */
		.name = "A7 PCB",
		.machine_revision = 0x360, /* report as A6 */
	},
};


void port_init_gta02(void)
{
	unsigned int * MPLLCON = (unsigned int *)0x4c000004;
	unsigned int * UPLLCON = (unsigned int *)0x4c000008;
	unsigned int * CLKDIVN = (unsigned int *)0x4c000014;
	int n;
	u32 block512 = 0;
	u32 start_block512 = 0;
	const u32 GTA02_NAND_READBLOCK_SIZE = 2048;
	extern int s3c2442_nand_is_bad_block(unsigned long block_index_512);

	//CAUTION:Follow the configuration order for setting the ports.
	// 1) setting value(GPnDAT)
	// 2) setting control register  (GPnCON)
	// 3) configure pull-down resistor(GPnUP)

	/* 32bit data bus configuration   */
	/*
	 * === PORT A GROUP
	 *     Ports  : GPA22 GPA21  GPA20 GPA19 GPA18 GPA17 GPA16 GPA15 GPA14 GPA13 GPA12
	 *     Signal : nFCE nRSTOUT nFRE   nFWE  ALE   CLE  nGCS5 nGCS4 nGCS3 nGCS2 nGCS1
	 *     Binary :  1     1      1  , 1   1   1    1   ,  1     1     1     1
	 *     Ports  : GPA11   GPA10  GPA9   GPA8   GPA7   GPA6   GPA5   GPA4   GPA3   GPA2   GPA1  GPA0
	 *     Signal : ADDR26 ADDR25 ADDR24 ADDR23 ADDR22 ADDR21 ADDR20 ADDR19 ADDR18 ADDR17 ADDR16 ADDR0
	 *     Binary :  1       1      1      1   , 1       1      1      1   ,  1       1     1      1
	 */
	rGPACON = 0x007E5FFF;
	rGPADAT = 0x00000000;
	/*
	 * ===* PORT B GROUP
	 *      Ports  : GPB10    GPB9    GPB8    GPB7    GPB6     GPB5    GPB4   GPB3   GPB2     GPB1      GPB0
	 *      Signal : nXDREQ0 nXDACK0 nXDREQ1 nXDACK1 nSS_KBD nDIS_OFF L3CLOCK L3DATA L3MODE nIrDATXDEN Keyboard
	 *      Setting: INPUT  OUTPUT   INPUT  OUTPUT   INPUT   OUTPUT   OUTPUT OUTPUT OUTPUT   OUTPUT    OUTPUT
	 *      Binary :   00  ,  01       00  ,   01      00   ,  01       01  ,   01     01   ,  01        01
	 */
	rGPBCON = 0x00155555;
	rGPBUP = 0x000007FF;
	rGPBDAT = 0x00000000;
	/*
	 * === PORT C GROUP
	 *     Ports  : GPC15 GPC14 GPC13 GPC12 GPC11 GPC10 GPC9 GPC8  GPC7   GPC6   GPC5 GPC4 GPC3  GPC2  GPC1 GPC0
	 *     Signal : VD7   VD6   VD5   VD4   VD3   VD2   VD1  VD0 LCDVF2 LCDVF1 LCDVF0 VM VFRAME VLINE VCLK LEND
	 *     Binary :  10   10  , 10    10  , 10    10  , 10   10  , 10     10  ,  10   10 , 10     10 , 10   10
	 */
	rGPCCON = 0x55555155;
	rGPCUP = 0x0000FFFF & ~(1 << 5);
	rGPCDAT = (1 << 13) | (1 << 15); /* index detect -> hi */
	/*
	 * === PORT D GROUP
	 *     Ports  : GPD15 GPD14 GPD13 GPD12 GPD11 GPD10 GPD9 GPD8 GPD7 GPD6 GPD5 GPD4 GPD3 GPD2 GPD1 GPD0
	 *     Signal : VD23  VD22  VD21  VD20  VD19  VD18  VD17 VD16 VD15 VD14 VD13 VD12 VD11 VD10 VD9  VD8
	 *     Binary : 10    10  , 10    10  , 10    10  , 10   10 , 10   10 , 10   10 , 10   10 ,10   10
	 */
	rGPDCON = 0x55555555;
	rGPDUP = 0x0000FFFF;
	rGPDDAT = (1 << 0) | (1 << 3) | (1 << 4); /* index detect -> hi */
	/*
	 * === PORT E GROUP
	 *     Ports  : GPE15  GPE14 GPE13   GPE12   GPE11   GPE10   GPE9    GPE8     GPE7  GPE6  GPE5   GPE4
	 *     Signal : IICSDA IICSCL SPICLK SPIMOSI SPIMISO SDDATA3 SDDATA2 SDDATA1 SDDATA0 SDCMD SDCLK I2SSDO
	 *     Binary :  10     10  ,  10      10  ,  10      10   ,  10      10   ,   10    10  , 10     10  ,
	 *     -------------------------------------------------------------------------------------------------------
	 *     Ports  :  GPE3   GPE2  GPE1    GPE0
	 *     Signal : I2SSDI CDCLK I2SSCLK I2SLRCK
	 *     Binary :  10     10  ,  10      10
	 */
	rGPECON = 0xAAAAAAAA;
	rGPEUP = 0x0000FFFF & ~(1 << 11);
	rGPEDAT = 0x00000000;
	/*
	 * === PORT F GROUP
	 *     Ports  : GPF7   GPF6   GPF5   GPF4      GPF3     GPF2  GPF1   GPF0
	 *     Signal : nLED_8 nLED_4 nLED_2 nLED_1 nIRQ_PCMCIA EINT2 KBDINT EINT0
	 *     Setting: Output Output Output Output    EINT3    EINT2 EINT1  EINT0
	 *     Binary :  01      01 ,  01     01  ,     10       10  , 10     10
	 */
	/* pulldown on GPF03: TP-4705+debug - debug conn will float */
	rGPFCON = 0x00008AAA;
	rGPFUP = 0x000000FF & ~(1 << 3);
	rGPFDAT = 0x00000000;


	/*
	 * === PORT G GROUP
	 *     Ports  : GPG15 GPG14 GPG13 GPG12 GPG11    GPG10    GPG9     GPG8     GPG7      GPG6
	 *     Signal : nYPON  YMON nXPON XMON  EINT19 DMAMODE1 DMAMODE0 DMASTART KBDSPICLK KBDSPIMOSI
	 *     Setting: nYPON  YMON nXPON XMON  EINT19  Output   Output   Output   SPICLK1    SPIMOSI1
	 *     Binary :   11    11 , 11    11  , 10      01    ,   01       01   ,    11         11
	 *     -----------------------------------------------------------------------------------------
	 *     Ports  :    GPG5       GPG4    GPG3    GPG2    GPG1    GPG0
	 *     Signal : KBDSPIMISO LCD_PWREN EINT11 nSS_SPI IRQ_LAN IRQ_PCMCIA
	 *     Setting:  SPIMISO1  LCD_PWRDN EINT11   nSS0   EINT9    EINT8
	 *     Binary :     11         11   ,  10      11  ,  10        10
	 */
	rGPGCON = 0x01AAFE79;
	rGPGUP = 0x0000FFFF;
	rGPGDAT = 0x00000000;

	/*
	 * === PORT H GROUP
	 *     Ports  :  GPH10    GPH9  GPH8 GPH7  GPH6  GPH5 GPH4 GPH3 GPH2 GPH1  GPH0
	 *     Signal : CLKOUT1 CLKOUT0 UCLK RXD2 TXD2 RXD1 TXD1 RXD0 TXD0 nRTS0 nCTS0
	 *     Binary :   10   ,  10     10 , 11    11  , 10   10 , 10   10 , 10    10
	 */

/*
 * FIXME the following should be removed eventually and only the first stanza
 * kept unconditionally.  As it stands it allows TX and RTS to drive high into
 * a powered-down GSM unit, which draws considerable fault current.
 *
 * However kernels earlier than andy-tracking from end Feb 2009 do not enforce
 * the mode of these GPIOs, so Qi doing the correct thing here "breaks GSM"
 * apparently for those users.
 *
 * Upgrading to current kernel will solve this, so after most distros are on
 * 2.6.29-rc3 and later, we should return here and again disable driving out
 * into unpowered GSM.
 */

#if 0
	rGPHCON = 0x001AAA82; /* H1 and H2 are INPUTs to start with, not UART */
#else
	rGPHCON = 0x001AAAAA; /* Wrong but compatible: H1 and H2 = UART */
#endif

	/* pulldown on GPH08: UEXTCLK, just floats!
	 * pulldown GPH1 -- nCTS0 / RTS_MODEM -- floats when GSM off
	 * pulldown GPH3 -- RXD[0] / RX_MODEM -- floats when GSM off
	 */
	rGPHUP = 0x000007FF & ~(1 << 8) & ~(1 << 1) & ~(1 << 3);
	rGPHDAT = 0x00000000;

	/* pulldown on GPJ00: input, just floats! */
	/* pulldown on GPJ07: WLAN module WLAN_GPIO0, no ext pull */
	rGPJCON = 0x1551544;
	rGPJUP = 0x1ffff & ~(1 << 0) & ~(1 << 7);
	rGPJDAT = 0x00000100;

	rGPJDAT |= (1 << 4) | (1 << 6);
					/* Set GPJ4 to high (nGSM_EN) */
					/* Set GPJ6 to high (nDL_GSM) */
	rGPJDAT &= ~(1 << 5);	/* Set GPJ5 to low 3D RST */

	/* leaving Glamo forced to Reset# active here killed
	 * U-Boot when you touched the memory region
	 */

	rGPJDAT |= (1 << 5);	/* Set GPJ5 to high 3D RST */


	/*
	 * We have to talk to the PMU a little bit
	 */

	for (n = 0; n < ARRAY_SIZE(pcf50633_init); n++)
		i2c_write_sync(&bb_s3c24xx, PCF50633_I2C_ADS,
			       pcf50633_init[n].index, pcf50633_init[n].value);

	/* what does the battery monitoring unit say about the battery? */

	battery_condition_reasonable = !(i2c_read_sync(&bb_s3c24xx,
				    PCF50633_I2C_ADS, PCF50633_REG_BVMCTL) & 1);

	if (battery_condition_reasonable) {
		/* change CPU clocking to 400MHz 1:4:8 */

		/* clock divide 1:4:8 - do it first */
		*CLKDIVN = 5;
		/* configure UPLL */
		*UPLLCON = ((88 << 12) + (4 << 4) + 2);
		/* Magic delay: Page 7-19, seven nops between UPLL and MPLL */
		asm __volatile__ (
			"nop\n"
			"nop\n"
			"nop\n"
			"nop\n"
			"nop\n"
			"nop\n"
			"nop\n"
		);
		/* configure MPLL */
		*MPLLCON = ((42 << 12) + (1 << 4) + 0);

		/* get debug UART working at 115kbps */
		serial_init_115200_s3c24xx(GTA02_DEBUG_UART, 50 /* 50MHz */);
	} else {
		serial_init_115200_s3c24xx(GTA02_DEBUG_UART, 33 /* 33MHz */);
	}

	/* we're going to use Glamo for SD Card access, so we need to init the
	 * evil beast
	 */
	glamo_core_init();

	/*
	 * dynparts computation
	 */

	n = 0;
	while (n < ARRAY_SIZE(nand_dynparts)) {

		if (nand_dynparts[n].good_length)
			while (nand_dynparts[n].good_length) {
				if (!s3c2442_nand_is_bad_block(block512))
					nand_dynparts[n].good_length -=
						      GTA02_NAND_READBLOCK_SIZE;
				block512 += GTA02_NAND_READBLOCK_SIZE / 512;
			}
		else
			/*
			 * cannot afford to compute real size of last block
			 * set it to extent - end of last block
			 */
			block512 = nand_extent_block512;

		/* stash a copy of real offset for each partition */
		nand_dynparts[n].true_offset = start_block512;

		/* and the accurate length */
		nand_dynparts[n].good_length = block512 - start_block512;

		start_block512 = block512;

		n++;
	}

	/* fix up the true start of kernel partition */

	((struct board_api *)&board_api_gta02)->kernel_source[KERNEL_SOURCE_NAND_INDEX].
	     offset_blocks512_if_no_partition = nand_dynparts[2].true_offset;

}

/**
 * returns PCB revision information in b9,b8 and b2,b1,b0
 * Pre-GTA02 A6 returns 0x000
 *     GTA02 A6 returns 0x001
 */

int gta02_get_pcb_revision(void)
{
	int n;
	u32 u;

	/* make C13 and C15 pulled-down inputs */
	rGPCCON &= ~0xcc000000;
	rGPCUP  &= ~((1 << 13) | (1 << 15));
	/* D0, D3 and D4 pulled-down inputs */
	rGPDCON &= ~0x000003c3;
	rGPDUP  &= ~((1 << 0) | (1 << 3) | (1 << 4));

	/* delay after changing pulldowns */
	u = rGPCDAT;
	u = rGPDDAT;

	/* read the version info */
	u = rGPCDAT;
	n =  (u >> (13 - 0)) & 0x001;
	n |= (u >> (15 - 1)) & 0x002;
	u = rGPDDAT;
	n |= (u << (0 + 2))  & 0x004;

	n |= (u << (3 - 3))  & 0x008;
	n |= (u << (4 - 4))  & 0x010;

	/*
	 * when not being interrogated, all of the revision GPIO
	 * are set to output HIGH without pulldown so no current flows
	 * if they are NC or pulled up.
	 */
	/* make C13 and C15 high ouputs with no pulldowns */
	rGPCCON |= 0x44000000;
	rGPCUP  |= (1 << 13) | (1 << 15);
	rGPCDAT |= (1 << 13) | (1 << 15);
	/* D0, D3 and D4 high ouputs with no pulldowns */
	rGPDCON |= 0x00000141;
	rGPDUP  |= (1 << 0) | (1 << 3) | (1 << 4);
	rGPDDAT |= (1 << 0) | (1 << 3) | (1 << 4);

	n &= 1;

	return n;
}

int sd_card_init_gta02(void)
{
	extern int mmc_init(int verbose);

	return mmc_init(1);
}

int sd_card_block_read_gta02(unsigned char * buf, unsigned long start512,
							       int blocks512)
{
unsigned long mmc_bread(int dev_num, unsigned long blknr, unsigned long blkcnt,
								     void *dst);

	return mmc_bread(0, start512, blocks512, buf);
}

/* return nonzero if we believe we run on GTA02 */

int is_this_board_gta02(void)
{
	/* look for GTA02 NOR */

	*(volatile unsigned short *)(0x18000000) = 0x98;

	return !!(*(volatile unsigned short *)(0x18000000) == 0x0020);
}

const struct board_variant const * get_board_variant_gta02(void)
{
	int rev = gta02_get_pcb_revision() & 0x1f;

	if (!board_variants[rev].name)
		return &board_variants[1]; /* A6 */

	return &board_variants[rev];
}

static __attribute__ (( section (".steppingstone") )) void putc_gta02(char c)
{
	serial_putc_s3c24xx(GTA02_DEBUG_UART, c);
}

static void close_gta02(void)
{
	/* explicitly clear any pending 8s timeout */

	i2c_write_sync(&bb_s3c24xx, PCF50633_I2C_ADS, PCF50633_REG_OOCSHDWN, 0x04);

	/* clear any pending timeouts by reading interrupts */

	i2c_read_sync(&bb_s3c24xx, PCF50633_I2C_ADS, PCF50633_REG_INT1);
	i2c_read_sync(&bb_s3c24xx, PCF50633_I2C_ADS, PCF50633_REG_INT2);
	i2c_read_sync(&bb_s3c24xx, PCF50633_I2C_ADS, PCF50633_REG_INT3);
	i2c_read_sync(&bb_s3c24xx, PCF50633_I2C_ADS, PCF50633_REG_INT4);
	i2c_read_sync(&bb_s3c24xx, PCF50633_I2C_ADS, PCF50633_REG_INT5);

	/* set I2C GPIO back to peripheral unit */

	(bb_s3c24xx.close)();

	/* aux back to being EINT */
	rGPFCON = 0x0000AAAA;

}

/* Here we will care only about AUX button as polling for PWR button
 * through i2c slows down the boot */

static u8 get_ui_keys_gta02(void)
{
	u8 keys;
	u8 ret = 0;
	static u8 old_keys = 0; /* previous state for debounce */
	static u8 older_keys = 0; /* previous debounced output for edge detect */

	/* GPF6 is AUX on GTA02, map to UI_ACTION_SKIPKERNEL, down = 1 */
	keys = !!(rGPFDAT & (1 << 6));

	/* edge action */
	if ((old_keys & 1) && !(older_keys & 1))
		ret |= UI_ACTION_SKIPKERNEL;

	older_keys = old_keys;
	old_keys = keys;

	return ret;
}

static u8 get_ui_debug_gta02(void)
{
	/* PWR button state can be seen in OOCSTAT b0, down = 0, map to UI_ACTION_ADD_DEBUG */
	return !(i2c_read_sync(&bb_s3c24xx, PCF50633_I2C_ADS, PCF50633_REG_OOCSTAT) & 1);
}

static void set_ui_indication_gta02(enum ui_indication ui_indication)
{

	switch (ui_indication) {
		case UI_IND_UPDATE_ONLY:
			break;

		case UI_IND_MOUNT_PART:
		case UI_IND_KERNEL_PULL_OK:
		case UI_IND_INITRAMFS_PULL_OK:
			if (battery_condition_reasonable)
				rGPBDAT |= 4;
			break;

		case UI_IND_KERNEL_PULL_FAIL:
		case UI_IND_SKIPPING:
		case UI_IND_INITRAMFS_PULL_FAIL:
		case UI_IND_MOUNT_FAIL:
			rGPBDAT &= ~4;
			if (battery_condition_reasonable) {
				rGPBDAT |= 8;
				udelay(2000000);
				rGPBDAT &= ~8;
				udelay(200000);
			}
			break;

		case UI_IND_KERNEL_START:
		case UI_IND_MEM_TEST:
		case UI_IND_KERNEL_PULL:
		case UI_IND_INITRAMFS_PULL:
			rGPBDAT &= ~4;
			break;
	}
}


void post_serial_init_gta02(void)
{
	if (battery_condition_reasonable)
		puts("Battery condition reasonable\n");
	else
		puts("BATTERY CONDITION LOW\n");
}

/*
 * Increment a hexadecimal digit represented by a char and
 * return 1 if an overflow occured.
 */
static char inc_hexchar(char * p)
{
	if (*p == '9')
		*p = 'A';
	else if (*p != 'F')
		(*p)++;
	else {
		*p = '0';
		return 1;
	}
	return 0;
}

/*
 * create and append device-specific Linux kernel commandline
 *
 * This takes care of legacy dyanmic partition sizing and USB Ethernet
 * MAC address identity information.
 */

char * append_device_specific_cmdline_gta02(char * cmdline)
{
	int n = 0;
	int i;
	int len;
	static char mac[64];
	struct kernel_source const * real_kernel = this_kernel;

	/*
	 * dynparts computation
	 */

	cmdline += strlen(strcpy(cmdline,
			       " mtdparts=physmap-flash:-(nor);neo1973-nand:"));

	while (n < ARRAY_SIZE(nand_dynparts)) {

		*cmdline++ = '0';
		*cmdline++ = 'x';
		set32(cmdline, nand_dynparts[n].good_length * 512);
		cmdline += 8;
		*cmdline++ = '(';
		cmdline += strlen(strcpy(cmdline, nand_dynparts[n].name));
		*cmdline++ = ')';

		if (++n == ARRAY_SIZE(nand_dynparts))
			*cmdline++ = ' ';
		else
			*cmdline++ = ',';

	}

	*cmdline = '\0';

	/*
	 * Identity
	 */

	/* position ourselves at true start of GTA02 identity partition */
	partition_offset_blocks = nand_dynparts[4].true_offset;
	partition_length_blocks = 0x40000 / 512;

	/*
	 * lie that we are in NAND context... GTA02 specific
	 * all filesystem access is completed before we are called
	 */
	this_kernel = &board_api_gta02.kernel_source[KERNEL_SOURCE_NAND_INDEX];

	if (!ext2fs_mount()) {
		puts("Unable to mount ext2 filesystem\n");
		goto bail;
	}

	len = ext2fs_open("usb");
	if (len < 0) {
		puts(" Open failed\n");
		goto bail;
	}

	n = ext2fs_read(mac, sizeof(mac));
	if (n < 0) {
		puts(" Read failed\n");
		goto bail;
	}

	mac[len] = '\0';

	cmdline += strlen(strcpy(cmdline, " g_ether.dev_addr="));
	cmdline += strlen(strcpy(cmdline, &mac[2]));

	for (i = 0; i != 10; i++) {
		if ((i % 3) == 2)
			continue;
		if (!inc_hexchar(mac + 18 - i))
			break; /* Carry not needed. */
	}

	cmdline += strlen(strcpy(cmdline, " g_ether.host_addr="));
	cmdline += strlen(strcpy(cmdline, &mac[2]));
	*cmdline++ = ' ' ;
bail:
	this_kernel = real_kernel;

	*cmdline = '\0';

	return cmdline;
}

/*
 * our API for bootloader on this machine
 */

const struct board_api board_api_gta02 = {
	.name = "Freerunner / GTA02",
	.linux_machine_id = 1304,
	.linux_mem_start = 0x30000000,
	.linux_mem_size = (128 * 1024 * 1024),
	.linux_tag_placement = 0x30000000 + 0x100,
	.get_board_variant = get_board_variant_gta02,
	.is_this_board = is_this_board_gta02,
	.port_init = port_init_gta02,
	.post_serial_init = post_serial_init_gta02,
	.append_device_specific_cmdline = append_device_specific_cmdline_gta02,
	.putc = putc_gta02,
	.close = close_gta02,
	.get_ui_keys = get_ui_keys_gta02,
	.get_ui_debug = get_ui_debug_gta02,
	.set_ui_indication = set_ui_indication_gta02,
	.commandline_board = "loglevel=4 "
				      "console=tty0 "
				      "console=ttySAC2,115200 "
				      "init=/sbin/init "
				      "ro ",
	.commandline_board_debug =  " loglevel=8",
	.noboot = "boot/noboot-GTA02",
	.append = "boot/append-GTA02",
	/* these are the ways we could boot GTA02 in the order to try */
	.kernel_source = {
		[0] = {
			.name = "SD Card EXT2 P1 Kernel",
			.block_init = sd_card_init_gta02,
			.block_read = sd_card_block_read_gta02,
			.partition_index = 1,
			.filesystem = FS_EXT2,
			.filepath = "boot/uImage-GTA02.bin",
			.initramfs_filepath = "boot/initrd-GTA02.bin",
			.commandline_append = " root=/dev/mmcblk0p1 rootwait ",
		},
		[1] = {
			.name = "SD Card EXT2 P1 Kernel",
			.block_init = sd_card_init_gta02,
			.block_read = sd_card_block_read_gta02,
			.partition_index = 1,
			.filesystem = FS_EXT2,
			.filepath = "boot/uImage-GTA02.bin.2",
			.initramfs_filepath = "boot/initrd-GTA02.bin.2",
			.commandline_append = " root=/dev/mmcblk0p1 rootwait ",
		},
		[2] = {
			.name = "SD Card EXT2 P2 Kernel",
			.block_init = sd_card_init_gta02,
			.block_read = sd_card_block_read_gta02,
			.partition_index = 2,
			.filesystem = FS_EXT2,
			.filepath = "boot/uImage-GTA02.bin",
			.initramfs_filepath = "boot/initrd-GTA02.bin",
			.commandline_append = " root=/dev/mmcblk0p2 rootwait ",
		},
		[3] = {
			.name = "SD Card EXT2 P3 Kernel",
			.block_init = sd_card_init_gta02,
			.block_read = sd_card_block_read_gta02,
			.partition_index = 3,
			.filesystem = FS_EXT2,
			.filepath = "boot/uImage-GTA02.bin",
			.initramfs_filepath = "boot/initrd-GTA02.bin",
			.commandline_append = " root=/dev/mmcblk0p3 rootwait ",
		},
		[KERNEL_SOURCE_NAND_INDEX] = {
			.name = "NAND Kernel",
			.block_read = nand_read_ll,
			/* NOTE offset below is replaced at runtime */
			.offset_blocks512_if_no_partition = 0x80000 / 512,
			.filesystem = FS_RAW,
			.commandline_append = " rootfstype=ubifs " \
					      " ubi.mtd=6,2048 " \
					      " root=ubi0:om-gta02-rootfs ",
		},
	},
};
