#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002864f70de70 .scope module, "fir_tb" "fir_tb" 2 23;
 .timescale -9 -12;
P_000002864f6e9e00 .param/l "Data_Num" 0 2 27, +C4<00000000000000000000001001011000>;
P_000002864f6e9e38 .param/l "Tape_Num" 0 2 26, +C4<00000000000000000000000000001011>;
P_000002864f6e9e70 .param/l "pADDR_WIDTH" 0 2 24, +C4<00000000000000000000000000001100>;
P_000002864f6e9ea8 .param/l "pDATA_WIDTH" 0 2 25, +C4<00000000000000000000000000100000>;
v000002864faca1c0_0 .var/i "Din", 31 0;
v000002864fac8a00 .array/s "Din_list", 599 0, 31 0;
v000002864fac9220_0 .var "araddr", 11 0;
v000002864fac8aa0_0 .net "arready", 0 0, v000002864fac5a20_0;  1 drivers
v000002864faca4e0_0 .var "arvalid", 0 0;
v000002864fac8e60_0 .var "awaddr", 11 0;
v000002864fac9180_0 .net "awready", 0 0, v000002864fac55c0_0;  1 drivers
v000002864fac95e0_0 .var "awvalid", 0 0;
v000002864fac90e0_0 .var "axis_clk", 0 0;
v000002864fac9fe0_0 .var "axis_rst_n", 0 0;
v000002864fac8b40 .array/s "coef", 10 0, 31 0;
v000002864fac8fa0_0 .net "data_A", 11 0, L_000002864facb7d0;  1 drivers
v000002864faca580_0 .net "data_Di", 31 0, L_000002864f70f5c0;  1 drivers
v000002864fac88c0_0 .net "data_Do", 31 0, L_000002864f6ecf30;  1 drivers
v000002864fac9680_0 .net "data_EN", 0 0, L_000002864f70efa0;  1 drivers
v000002864faca300_0 .net "data_WE", 3 0, L_000002864f70f080;  1 drivers
v000002864fac9b80_0 .var "data_length", 31 0;
v000002864fac86e0_0 .var "error", 0 0;
v000002864fac99a0_0 .var "error_coef", 0 0;
v000002864fac9040_0 .var/i "golden", 31 0;
v000002864fac9ea0_0 .var/i "golden_data", 31 0;
v000002864fac92c0 .array/s "golden_list", 599 0, 31 0;
v000002864fac9360_0 .var/i "i", 31 0;
v000002864fac8d20_0 .var/i "input_data", 31 0;
v000002864fac97c0_0 .var/i "k", 31 0;
v000002864fac94a0_0 .var/i "m", 31 0;
v000002864fac9f40_0 .net/s "rdata", 31 0, L_000002864f6eda90;  1 drivers
v000002864fac8780_0 .var "rready", 0 0;
v000002864fac9400_0 .net "rvalid", 0 0, L_000002864f6ed550;  1 drivers
v000002864faca440_0 .net/s "sm_tdata", 31 0, L_000002864f70ebb0;  1 drivers
v000002864fac8960_0 .net "sm_tlast", 0 0, L_000002864f70f240;  1 drivers
v000002864fac8dc0_0 .var "sm_tready", 0 0;
v000002864faca260_0 .net "sm_tvalid", 0 0, L_000002864f70ede0;  1 drivers
v000002864fac9540_0 .var/s "ss_tdata", 31 0;
v000002864fac8820_0 .var "ss_tlast", 0 0;
v000002864fac9a40_0 .net "ss_tready", 0 0, L_000002864f70f320;  1 drivers
v000002864fac8c80_0 .var "ss_tvalid", 0 0;
v000002864fac9860_0 .var "status_error", 0 0;
v000002864fac9720_0 .net "tap_A", 11 0, L_000002864facc090;  1 drivers
v000002864fac8be0_0 .net "tap_Di", 31 0, L_000002864f70f470;  1 drivers
v000002864fac9ae0_0 .net "tap_Do", 31 0, L_000002864f6ed160;  1 drivers
v000002864fac8f00_0 .net "tap_EN", 0 0, L_000002864f6ecd00;  1 drivers
v000002864fac9c20_0 .net "tap_WE", 3 0, L_000002864facbeb0;  1 drivers
v000002864fac9d60_0 .var/i "timeout", 31 0;
v000002864fac9e00_0 .var/s "wdata", 31 0;
v000002864facc310_0 .net "wready", 0 0, v000002864fac6f90_0;  1 drivers
v000002864facbff0_0 .var "wvalid", 0 0;
S_000002864f71a030 .scope task, "config_read_check" "config_read_check" 2 345, 2 345 0, S_000002864f70de70;
 .timescale -9 -12;
v000002864f703420_0 .var "addr", 11 0;
v000002864f704be0_0 .var/s "exp_data", 31 0;
v000002864f703100_0 .var "mask", 31 0;
E_000002864fa62c50 .event posedge, v000002864f703ce0_0;
TD_fir_tb.config_read_check ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864faca4e0_0, 0;
    %wait E_000002864fa62c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864faca4e0_0, 0;
    %load/vec4 v000002864f703420_0;
    %assign/vec4 v000002864fac9220_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac8780_0, 0;
    %wait E_000002864fa62c50;
T_0.0 ;
    %load/vec4 v000002864fac9400_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_000002864fa62c50;
    %jmp T_0.0;
T_0.1 ;
    %load/vec4 v000002864fac9f40_0;
    %load/vec4 v000002864f703100_0;
    %and;
    %load/vec4 v000002864f704be0_0;
    %load/vec4 v000002864f703100_0;
    %and;
    %cmp/ne;
    %jmp/0xz  T_0.2, 4;
    %vpi_call 2 359 "$display", "ERROR: exp = %d, rdata = %d", v000002864f704be0_0, v000002864fac9f40_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac99a0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 363 "$display", "OK: exp = %d, rdata = %d", v000002864f704be0_0, v000002864fac9f40_0 {0 0 0};
T_0.3 ;
    %end;
S_000002864f6ecad0 .scope task, "config_write" "config_write" 2 328, 2 328 0, S_000002864f70de70;
 .timescale -9 -12;
v000002864f703f60_0 .var "addr", 11 0;
v000002864f703b00_0 .var "data", 31 0;
TD_fir_tb.config_write ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac95e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864facbff0_0, 0;
    %wait E_000002864fa62c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac95e0_0, 0;
    %load/vec4 v000002864f703f60_0;
    %assign/vec4 v000002864fac8e60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864facbff0_0, 0;
    %load/vec4 v000002864f703b00_0;
    %assign/vec4 v000002864fac9e00_0, 0;
    %wait E_000002864fa62c50;
T_1.4 ;
    %load/vec4 v000002864facc310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_1.5, 8;
    %wait E_000002864fa62c50;
    %jmp T_1.4;
T_1.5 ;
    %end;
S_000002864f6e9b80 .scope module, "data_RAM" "bram11" 2 120, 3 3 0, S_000002864f70de70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "WE";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 32 "Di";
    .port_info 4 /OUTPUT 32 "Do";
    .port_info 5 /INPUT 12 "A";
L_000002864f6ecf30 .functor AND 32, L_000002864faca790, L_000002864facc270, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002864f6ed080 .functor BUFZ 12, L_000002864facb7d0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v000002864f703600_0 .net "A", 11 0, L_000002864facb7d0;  alias, 1 drivers
v000002864f703ce0_0 .net "CLK", 0 0, v000002864fac90e0_0;  1 drivers
v000002864f703880_0 .net "Di", 31 0, L_000002864f70f5c0;  alias, 1 drivers
v000002864f704d20_0 .net "Do", 31 0, L_000002864f6ecf30;  alias, 1 drivers
v000002864f7037e0_0 .net "EN", 0 0, L_000002864f70efa0;  alias, 1 drivers
v000002864f704c80 .array "RAM", 0 11, 31 0;
v000002864f7034c0_0 .net "WA", 11 0, L_000002864f6ed080;  1 drivers
v000002864f7046e0_0 .net "WE", 3 0, L_000002864f70f080;  alias, 1 drivers
v000002864f704b40_0 .net *"_ivl_0", 31 0, L_000002864faca790;  1 drivers
v000002864f704820_0 .net *"_ivl_2", 31 0, L_000002864facc270;  1 drivers
v000002864f702e80_0 .net *"_ivl_4", 11 0, L_000002864facae70;  1 drivers
v000002864f703920_0 .net *"_ivl_6", 9 0, L_000002864facafb0;  1 drivers
L_000002864facc790 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002864f704640_0 .net *"_ivl_8", 1 0, L_000002864facc790;  1 drivers
v000002864f7039c0_0 .var "r_A", 11 0;
LS_000002864faca790_0_0 .concat [ 1 1 1 1], L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0;
LS_000002864faca790_0_4 .concat [ 1 1 1 1], L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0;
LS_000002864faca790_0_8 .concat [ 1 1 1 1], L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0;
LS_000002864faca790_0_12 .concat [ 1 1 1 1], L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0;
LS_000002864faca790_0_16 .concat [ 1 1 1 1], L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0;
LS_000002864faca790_0_20 .concat [ 1 1 1 1], L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0;
LS_000002864faca790_0_24 .concat [ 1 1 1 1], L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0;
LS_000002864faca790_0_28 .concat [ 1 1 1 1], L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0, L_000002864f70efa0;
LS_000002864faca790_1_0 .concat [ 4 4 4 4], LS_000002864faca790_0_0, LS_000002864faca790_0_4, LS_000002864faca790_0_8, LS_000002864faca790_0_12;
LS_000002864faca790_1_4 .concat [ 4 4 4 4], LS_000002864faca790_0_16, LS_000002864faca790_0_20, LS_000002864faca790_0_24, LS_000002864faca790_0_28;
L_000002864faca790 .concat [ 16 16 0 0], LS_000002864faca790_1_0, LS_000002864faca790_1_4;
L_000002864facc270 .array/port v000002864f704c80, L_000002864facae70;
L_000002864facafb0 .part v000002864f7039c0_0, 2, 10;
L_000002864facae70 .concat [ 10 2 0 0], L_000002864facafb0, L_000002864facc790;
S_000002864f6eb580 .scope module, "fir_DUT" "fir" 2 68, 4 68 0, S_000002864f70de70;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 1 "awready";
    .port_info 1 /OUTPUT 1 "wready";
    .port_info 2 /INPUT 1 "awvalid";
    .port_info 3 /INPUT 12 "awaddr";
    .port_info 4 /INPUT 1 "wvalid";
    .port_info 5 /INPUT 32 "wdata";
    .port_info 6 /OUTPUT 1 "arready";
    .port_info 7 /INPUT 1 "rready";
    .port_info 8 /INPUT 1 "arvalid";
    .port_info 9 /INPUT 12 "araddr";
    .port_info 10 /OUTPUT 1 "rvalid";
    .port_info 11 /OUTPUT 32 "rdata";
    .port_info 12 /INPUT 1 "ss_tvalid";
    .port_info 13 /INPUT 32 "ss_tdata";
    .port_info 14 /INPUT 1 "ss_tlast";
    .port_info 15 /OUTPUT 1 "ss_tready";
    .port_info 16 /INPUT 1 "sm_tready";
    .port_info 17 /OUTPUT 1 "sm_tvalid";
    .port_info 18 /OUTPUT 32 "sm_tdata";
    .port_info 19 /OUTPUT 1 "sm_tlast";
    .port_info 20 /OUTPUT 4 "tap_WE";
    .port_info 21 /OUTPUT 1 "tap_EN";
    .port_info 22 /OUTPUT 32 "tap_Di";
    .port_info 23 /OUTPUT 12 "tap_A";
    .port_info 24 /INPUT 32 "tap_Do";
    .port_info 25 /OUTPUT 4 "data_WE";
    .port_info 26 /OUTPUT 1 "data_EN";
    .port_info 27 /OUTPUT 32 "data_Di";
    .port_info 28 /OUTPUT 12 "data_A";
    .port_info 29 /INPUT 32 "data_Do";
    .port_info 30 /INPUT 1 "axis_clk";
    .port_info 31 /INPUT 1 "axis_rst_n";
P_000002864f718f70 .param/l "Tape_Num" 0 4 71, +C4<00000000000000000000000000001011>;
P_000002864f718fa8 .param/l "ap_done" 0 4 118, +C4<00000000000000000000000000000010>;
P_000002864f718fe0 .param/l "ap_idle" 0 4 115, +C4<00000000000000000000000000000000>;
P_000002864f719018 .param/l "ap_start" 0 4 117, +C4<00000000000000000000000000000001>;
P_000002864f719050 .param/l "pADDR_WIDTH" 0 4 69, +C4<00000000000000000000000000001100>;
P_000002864f719088 .param/l "pDATA_WIDTH" 0 4 70, +C4<00000000000000000000000000100000>;
L_000002864f70f320 .functor BUFZ 1, v000002864fac6a90_0, C4<0>, C4<0>, C4<0>;
L_000002864f70f080 .functor BUFZ 4, v000002864fac5340_0, C4<0000>, C4<0000>, C4<0000>;
L_000002864f70f5c0 .functor BUFZ 32, v000002864fac48a0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002864f70ed00 .functor BUFZ 4, v000002864fac7030_0, C4<0000>, C4<0000>, C4<0000>;
L_000002864f70e7c0 .functor BUFZ 1, v000002864fac7350_0, C4<0>, C4<0>, C4<0>;
L_000002864f70ed70 .functor BUFZ 1, v000002864fac7e90_0, C4<0>, C4<0>, C4<0>;
L_000002864f70efa0 .functor OR 1, v000002864fac5e80_0, v000002864fac50c0_0, C4<0>, C4<0>;
L_000002864f70ede0 .functor BUFZ 1, v000002864fac6770_0, C4<0>, C4<0>, C4<0>;
L_000002864f70ebb0 .functor BUFZ 32, v000002864fac6950_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002864f70f240 .functor BUFZ 1, v000002864fac8110_0, C4<0>, C4<0>, C4<0>;
L_000002864f70e6e0 .functor NOT 1, v000002864fac73f0_0, C4<0>, C4<0>, C4<0>;
L_000002864f70e8a0 .functor BUFZ 32, L_000002864f6ed160, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002864f70ee50 .functor BUFZ 32, L_000002864f6ecf30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002864f70f390 .functor AND 1, v000002864fac55c0_0, v000002864fac6f90_0, C4<1>, C4<1>;
L_000002864f70f470 .functor BUFZ 32, v000002864fac8070_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002864f6ed550 .functor BUFZ 1, v000002864fac5160_0, C4<0>, C4<0>, C4<0>;
L_000002864f6eda90 .functor BUFZ 32, v000002864fac5f20_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002864f6ecd70 .functor AND 1, v000002864fac55c0_0, v000002864fac6f90_0, C4<1>, C4<1>;
L_000002864f6ecd00 .functor OR 1, L_000002864facbc30, v000002864fac70d0_0, C4<0>, C4<0>;
L_000002864f6ed780 .functor AND 1, v000002864fac55c0_0, v000002864fac6f90_0, C4<1>, C4<1>;
L_000002864f6ecde0 .functor AND 1, v000002864faca4e0_0, v000002864fac5a20_0, C4<1>, C4<1>;
L_000002864f6ed320 .functor OR 1, L_000002864facadd0, v000002864fac68b0_0, C4<0>, C4<0>;
L_000002864facc6b8 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002864f704460_0 .net/2u *"_ivl_20", 11 0, L_000002864facc6b8;  1 drivers
v000002864f703d80_0 .net *"_ivl_22", 11 0, L_000002864facb4b0;  1 drivers
v000002864f703e20_0 .net *"_ivl_52", 0 0, L_000002864f70f390;  1 drivers
v000002864f703ec0_0 .net *"_ivl_68", 0 0, L_000002864f6ecd70;  1 drivers
v000002864f704500_0 .net *"_ivl_70", 0 0, L_000002864facbc30;  1 drivers
v000002864f6efae0_0 .net *"_ivl_74", 0 0, L_000002864f6ed780;  1 drivers
v000002864f6ef2c0_0 .net *"_ivl_76", 0 0, L_000002864facba50;  1 drivers
v000002864f6ef540_0 .net *"_ivl_78", 0 0, L_000002864f6ecde0;  1 drivers
v000002864f6ef680_0 .net *"_ivl_80", 0 0, L_000002864facadd0;  1 drivers
v000002864f6eedc0_0 .net *"_ivl_82", 0 0, L_000002864f6ed320;  1 drivers
L_000002864facc700 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000002864f6ef220_0 .net/2u *"_ivl_84", 11 0, L_000002864facc700;  1 drivers
v000002864f6ef400_0 .net *"_ivl_86", 11 0, L_000002864facad30;  1 drivers
v000002864fac49e0_0 .var "ap_start_sig", 0 0;
v000002864fac64c0_0 .net "araddr", 11 0, v000002864fac9220_0;  1 drivers
v000002864fac6380_0 .net "arready", 0 0, v000002864fac5a20_0;  alias, 1 drivers
v000002864fac5a20_0 .var "arready_r", 0 0;
v000002864fac6560_0 .net "arvalid", 0 0, v000002864faca4e0_0;  1 drivers
v000002864fac5520_0 .net "awaddr", 11 0, v000002864fac8e60_0;  1 drivers
v000002864fac5700_0 .net "awready", 0 0, v000002864fac55c0_0;  alias, 1 drivers
v000002864fac55c0_0 .var "awready_r", 0 0;
v000002864fac46c0_0 .net "awvalid", 0 0, v000002864fac95e0_0;  1 drivers
v000002864fac5ac0_0 .net "axis_clk", 0 0, v000002864fac90e0_0;  alias, 1 drivers
v000002864fac5b60_0 .net "axis_rst_n", 0 0, v000002864fac9fe0_0;  1 drivers
v000002864fac5840_0 .net "ctrl_count", 3 0, L_000002864f70f0f0;  1 drivers
v000002864fac6240_0 .net "ctrl_data_addr", 11 0, L_000002864f70eec0;  1 drivers
v000002864fac6100_0 .var "ctrl_rst_n", 0 0;
v000002864fac62e0_0 .net "ctrl_tap_addr", 11 0, L_000002864f70f2b0;  1 drivers
v000002864fac4b20_0 .net "ctrl_tap_ready", 0 0, v000002864fac6420_0;  1 drivers
v000002864fac6420_0 .var "ctrl_tap_ready_r", 0 0;
v000002864fac4a80_0 .net "ctrl_tap_valid", 0 0, v000002864f704320_0;  1 drivers
v000002864fac4da0_0 .net "data_A", 11 0, L_000002864facb7d0;  alias, 1 drivers
v000002864fac58e0_0 .net "data_Di", 31 0, L_000002864f70f5c0;  alias, 1 drivers
v000002864fac48a0_0 .var "data_Di_r", 31 0;
v000002864fac4e40_0 .net "data_Do", 31 0, L_000002864f6ecf30;  alias, 1 drivers
v000002864fac6060_0 .net "data_EN", 0 0, L_000002864f70efa0;  alias, 1 drivers
v000002864fac50c0_0 .var "data_EN_r_d", 0 0;
v000002864fac61a0_0 .var "data_EN_sr_r", 0 0;
v000002864fac5e80_0 .var "data_EN_sw_r", 0 0;
v000002864fac5d40_0 .net "data_RA", 11 0, v000002864fac4ee0_0;  1 drivers
v000002864fac4ee0_0 .var "data_RA_r", 11 0;
v000002864fac5660_0 .net "data_WA", 11 0, v000002864fac52a0_0;  1 drivers
v000002864fac52a0_0 .var "data_WA_r", 11 0;
v000002864fac4760_0 .net "data_WE", 3 0, L_000002864f70f080;  alias, 1 drivers
v000002864fac5340_0 .var "data_WE_r", 3 0;
v000002864fac57a0_0 .var "data_length", 31 0;
v000002864fac5de0_0 .net "ffen", 0 0, v000002864f7032e0_0;  1 drivers
v000002864fac4800_0 .var "ffen_d", 0 0;
v000002864fac4f80_0 .net "muxsel", 0 0, L_000002864f70e9f0;  1 drivers
v000002864fac5200_0 .net "new_cof_data", 31 0, L_000002864f70e8a0;  1 drivers
v000002864fac4940_0 .net "new_ram_data", 31 0, L_000002864f70ee50;  1 drivers
v000002864fac5020_0 .net "o_cof_data", 31 0, L_000002864facb9b0;  1 drivers
v000002864fac5c00_0 .net "o_ram_data", 31 0, L_000002864facb730;  1 drivers
v000002864fac5ca0_0 .net "old_cof_data", 31 0, v000002864fac4bc0_0;  1 drivers
v000002864fac4bc0_0 .var "old_cof_data_r", 31 0;
v000002864fac4c60_0 .net "old_ram_data", 31 0, v000002864fac5980_0;  1 drivers
v000002864fac5980_0 .var "old_ram_data_r", 31 0;
v000002864fac4d00_0 .net "rdata", 31 0, L_000002864f6eda90;  alias, 1 drivers
v000002864fac5f20_0 .var "rdata_r", 31 0;
v000002864fac53e0_0 .net "rready", 0 0, v000002864fac8780_0;  1 drivers
v000002864fac5fc0_0 .net "rvalid", 0 0, L_000002864f6ed550;  alias, 1 drivers
v000002864fac5160_0 .var "rvalid_r", 0 0;
v000002864fac5480_0 .net "sm_tdata", 31 0, L_000002864f70ebb0;  alias, 1 drivers
v000002864fac6950_0 .var "sm_tdata_r", 31 0;
v000002864fac7b70_0 .net "sm_tlast", 0 0, L_000002864f70f240;  alias, 1 drivers
v000002864fac8110_0 .var "sm_tlast_r", 0 0;
v000002864fac69f0_0 .net "sm_tready", 0 0, v000002864fac8dc0_0;  1 drivers
v000002864fac7990_0 .net "sm_tvalid", 0 0, L_000002864f70ede0;  alias, 1 drivers
v000002864fac6770_0 .var "sm_tvalid_r", 0 0;
v000002864fac6c70_0 .net "ss_count", 3 0, L_000002864f70ed00;  1 drivers
v000002864fac7030_0 .var "ss_count_r", 3 0;
v000002864fac6db0_0 .net "ss_finish", 0 0, L_000002864f70ed70;  1 drivers
v000002864fac7e90_0 .var "ss_finish_r", 0 0;
v000002864fac6e50_0 .net "ss_read_valid", 0 0, v000002864fac73f0_0;  1 drivers
v000002864fac73f0_0 .var "ss_read_valid_r", 0 0;
v000002864fac8250_0 .net "ss_tdata", 31 0, v000002864fac9540_0;  1 drivers
v000002864fac7a30_0 .net "ss_tlast", 0 0, v000002864fac8820_0;  1 drivers
v000002864fac7fd0_0 .net "ss_tready", 0 0, L_000002864f70f320;  alias, 1 drivers
v000002864fac6a90_0 .var "ss_tready_r", 0 0;
v000002864fac7490_0 .net "ss_tvalid", 0 0, v000002864fac8c80_0;  1 drivers
v000002864fac82f0_0 .net "ss_write_valid", 0 0, L_000002864f70e6e0;  1 drivers
v000002864fac8390_0 .var "state", 1 0;
v000002864fac7ad0_0 .net "stream_prepared", 0 0, L_000002864f70e7c0;  1 drivers
v000002864fac7350_0 .var "stream_prepared_r", 0 0;
v000002864fac6d10_0 .net "tap_A", 11 0, L_000002864facc090;  alias, 1 drivers
v000002864fac6810_0 .net "tap_Di", 31 0, L_000002864f70f470;  alias, 1 drivers
v000002864fac8070_0 .var "tap_Di_r", 31 0;
v000002864fac7c10_0 .net "tap_Do", 31 0, L_000002864f6ed160;  alias, 1 drivers
v000002864fac6b30_0 .net "tap_EN", 0 0, L_000002864f6ecd00;  alias, 1 drivers
v000002864fac70d0_0 .var "tap_EN_r_d", 0 0;
v000002864fac68b0_0 .var "tap_EN_sr_r", 0 0;
v000002864fac8430_0 .net "tap_RA", 11 0, L_000002864facc1d0;  1 drivers
v000002864fac7210_0 .var "tap_RA_lr_r", 11 0;
v000002864fac72b0_0 .var "tap_RA_sr_r", 11 0;
v000002864fac7f30_0 .net "tap_WA", 11 0, v000002864fac84d0_0;  1 drivers
v000002864fac84d0_0 .var "tap_WA_r", 11 0;
v000002864fac6ef0_0 .net "tap_WE", 3 0, L_000002864facbeb0;  alias, 1 drivers
v000002864fac8570_0 .net "wdata", 31 0, v000002864fac9e00_0;  1 drivers
v000002864fac7530_0 .net "wready", 0 0, v000002864fac6f90_0;  alias, 1 drivers
v000002864fac6f90_0 .var "wready_r", 0 0;
v000002864fac7d50_0 .net "wvalid", 0 0, v000002864facbff0_0;  1 drivers
E_000002864fa62650/0 .event anyedge, v000002864fac8390_0, v000002864fac64c0_0, v000002864fac5fc0_0, v000002864fac49e0_0;
E_000002864fa62650/1 .event anyedge, v000002864fac7c10_0, v000002864fac5520_0, v000002864fac57a0_0;
E_000002864fa62650 .event/or E_000002864fa62650/0, E_000002864fa62650/1;
L_000002864facb4b0 .functor MUXZ 12, L_000002864facc6b8, v000002864fac4ee0_0, v000002864fac61a0_0, C4<>;
L_000002864facb7d0 .functor MUXZ 12, L_000002864facb4b0, v000002864fac52a0_0, v000002864fac5e80_0, C4<>;
L_000002864facb730 .functor MUXZ 32, L_000002864f70ee50, v000002864fac5980_0, L_000002864f70e9f0, C4<>;
L_000002864facb9b0 .functor MUXZ 32, L_000002864f70e8a0, v000002864fac4bc0_0, L_000002864f70e9f0, C4<>;
L_000002864facbeb0 .concat [ 1 1 1 1], L_000002864f70f390, L_000002864f70f390, L_000002864f70f390, L_000002864f70f390;
L_000002864facc1d0 .functor MUXZ 12, v000002864fac7210_0, v000002864fac72b0_0, v000002864fac68b0_0, C4<>;
L_000002864facbc30 .concat [ 1 0 0 0], L_000002864f6ecd70;
L_000002864facba50 .concat [ 1 0 0 0], L_000002864f6ed780;
L_000002864facadd0 .concat [ 1 0 0 0], L_000002864f6ecde0;
L_000002864facad30 .functor MUXZ 12, L_000002864facc700, L_000002864facc1d0, L_000002864f6ed320, C4<>;
L_000002864facc090 .functor MUXZ 12, L_000002864facad30, v000002864fac84d0_0, L_000002864facba50, C4<>;
S_000002864f69dcb0 .scope module, "ctrl_tap" "ctrl" 4 429, 4 3 0, S_000002864f6eb580;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_ready";
    .port_info 3 /OUTPUT 1 "o_valid";
    .port_info 4 /OUTPUT 12 "o_data_addr";
    .port_info 5 /OUTPUT 12 "o_tap_addr";
    .port_info 6 /OUTPUT 1 "muxsel";
    .port_info 7 /OUTPUT 1 "ffen";
    .port_info 8 /OUTPUT 4 "count";
P_000002864fa62d50 .param/l "ADDR_W" 0 4 5, +C4<00000000000000000000000000001100>;
L_000002864f70eec0 .functor BUFZ 12, v000002864f703560_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_000002864f70f2b0 .functor BUFZ 12, v000002864f7043c0_0, C4<000000000000>, C4<000000000000>, C4<000000000000>;
L_000002864f70e9f0 .functor NOT 1, v000002864f7032e0_0, C4<0>, C4<0>, C4<0>;
L_000002864f70ef30 .functor AND 1, v000002864fac6420_0, v000002864f704320_0, C4<1>, C4<1>;
L_000002864f70f0f0 .functor BUFZ 4, v000002864f7031a0_0, C4<0000>, C4<0000>, C4<0000>;
v000002864f702f20_0 .net "count", 3 0, L_000002864f70f0f0;  alias, 1 drivers
v000002864f7031a0_0 .var "count_r", 3 0;
v000002864f7040a0_0 .net "en", 0 0, L_000002864f70ef30;  1 drivers
v000002864f703240_0 .net "ffen", 0 0, v000002864f7032e0_0;  alias, 1 drivers
v000002864f7032e0_0 .var "ffen_r", 0 0;
v000002864f704960_0 .net "i_clk", 0 0, v000002864fac90e0_0;  alias, 1 drivers
v000002864f7041e0_0 .net "i_ready", 0 0, v000002864fac6420_0;  alias, 1 drivers
v000002864f703c40_0 .net "i_rst_n", 0 0, v000002864fac6100_0;  1 drivers
v000002864f704a00_0 .net "muxsel", 0 0, L_000002864f70e9f0;  alias, 1 drivers
v000002864f704280_0 .net "o_data_addr", 11 0, L_000002864f70eec0;  alias, 1 drivers
v000002864f703560_0 .var "o_data_addr_r", 11 0;
v000002864f7036a0_0 .net "o_tap_addr", 11 0, L_000002864f70f2b0;  alias, 1 drivers
v000002864f7043c0_0 .var "o_tap_addr_r", 11 0;
v000002864f704140_0 .net "o_valid", 0 0, v000002864f704320_0;  alias, 1 drivers
v000002864f704320_0 .var "o_valid_r", 0 0;
v000002864f703a60_0 .var "tap_last_addr_r", 11 0;
S_000002864f69de40 .scope task, "sm" "sm" 2 383, 2 383 0, S_000002864f70de70;
 .timescale -9 -12;
v000002864fac75d0_0 .var/s "in2", 31 0;
v000002864fac7670_0 .var "pcnt", 31 0;
E_000002864fa62190 .event anyedge, v000002864fac7990_0;
TD_fir_tb.sm ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac8dc0_0, 0;
    %wait E_000002864fa62c50;
T_2.6 ;
    %load/vec4 v000002864faca260_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_2.7, 6;
    %wait E_000002864fa62190;
    %jmp T_2.6;
T_2.7 ;
T_2.8 ;
    %load/vec4 v000002864faca260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_2.9, 8;
    %wait E_000002864fa62c50;
    %jmp T_2.8;
T_2.9 ;
    %load/vec4 v000002864faca440_0;
    %load/vec4 v000002864fac75d0_0;
    %cmp/ne;
    %jmp/0xz  T_2.10, 4;
    %vpi_call 2 393 "$display", "[ERROR] [Pattern %d] Golden answer: %d, Your answer: %d", v000002864fac7670_0, v000002864fac75d0_0, v000002864faca440_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac86e0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %vpi_call 2 397 "$display", "[PASS] [Pattern %d] Golden answer: %d, Your answer: %d", v000002864fac7670_0, v000002864fac75d0_0, v000002864faca440_0 {0 0 0};
T_2.11 ;
    %wait E_000002864fa62c50;
    %end;
S_000002864f6d3bb0 .scope task, "ss" "ss" 2 370, 2 370 0, S_000002864f70de70;
 .timescale -9 -12;
v000002864fac7710_0 .var/s "in1", 31 0;
TD_fir_tb.ss ;
    %wait E_000002864fa62c50;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac8c80_0, 0;
    %load/vec4 v000002864fac7710_0;
    %assign/vec4 v000002864fac9540_0, 0;
    %wait E_000002864fa62c50;
T_3.12 ;
    %load/vec4 v000002864fac9a40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_3.13, 8;
    %wait E_000002864fa62c50;
    %jmp T_3.12;
T_3.13 ;
    %end;
S_000002864f6d3d40 .scope module, "tap_RAM" "bram11" 2 110, 3 3 0, S_000002864f70de70;
 .timescale -9 -9;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 4 "WE";
    .port_info 2 /INPUT 1 "EN";
    .port_info 3 /INPUT 32 "Di";
    .port_info 4 /OUTPUT 32 "Do";
    .port_info 5 /INPUT 12 "A";
L_000002864f6ed160 .functor AND 32, L_000002864facc130, L_000002864facb0f0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000002864f6ed5c0 .functor BUFZ 12, L_000002864facc090, C4<000000000000>, C4<000000000000>, C4<000000000000>;
v000002864fac7cb0_0 .net "A", 11 0, L_000002864facc090;  alias, 1 drivers
v000002864fac7df0_0 .net "CLK", 0 0, v000002864fac90e0_0;  alias, 1 drivers
v000002864fac66d0_0 .net "Di", 31 0, L_000002864f70f470;  alias, 1 drivers
v000002864fac6bd0_0 .net "Do", 31 0, L_000002864f6ed160;  alias, 1 drivers
v000002864fac77b0_0 .net "EN", 0 0, L_000002864f6ecd00;  alias, 1 drivers
v000002864fac7170 .array "RAM", 0 11, 31 0;
v000002864fac81b0_0 .net "WA", 11 0, L_000002864f6ed5c0;  1 drivers
v000002864fac7850_0 .net "WE", 3 0, L_000002864facbeb0;  alias, 1 drivers
v000002864fac78f0_0 .net *"_ivl_0", 31 0, L_000002864facc130;  1 drivers
v000002864faca3a0_0 .net *"_ivl_2", 31 0, L_000002864facb0f0;  1 drivers
v000002864faca120_0 .net *"_ivl_4", 11 0, L_000002864facbcd0;  1 drivers
v000002864faca080_0 .net *"_ivl_6", 9 0, L_000002864facac90;  1 drivers
L_000002864facc748 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000002864fac9900_0 .net *"_ivl_8", 1 0, L_000002864facc748;  1 drivers
v000002864fac9cc0_0 .var "r_A", 11 0;
LS_000002864facc130_0_0 .concat [ 1 1 1 1], L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00;
LS_000002864facc130_0_4 .concat [ 1 1 1 1], L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00;
LS_000002864facc130_0_8 .concat [ 1 1 1 1], L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00;
LS_000002864facc130_0_12 .concat [ 1 1 1 1], L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00;
LS_000002864facc130_0_16 .concat [ 1 1 1 1], L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00;
LS_000002864facc130_0_20 .concat [ 1 1 1 1], L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00;
LS_000002864facc130_0_24 .concat [ 1 1 1 1], L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00;
LS_000002864facc130_0_28 .concat [ 1 1 1 1], L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00, L_000002864f6ecd00;
LS_000002864facc130_1_0 .concat [ 4 4 4 4], LS_000002864facc130_0_0, LS_000002864facc130_0_4, LS_000002864facc130_0_8, LS_000002864facc130_0_12;
LS_000002864facc130_1_4 .concat [ 4 4 4 4], LS_000002864facc130_0_16, LS_000002864facc130_0_20, LS_000002864facc130_0_24, LS_000002864facc130_0_28;
L_000002864facc130 .concat [ 16 16 0 0], LS_000002864facc130_1_0, LS_000002864facc130_1_4;
L_000002864facb0f0 .array/port v000002864fac7170, L_000002864facbcd0;
L_000002864facac90 .part v000002864fac9cc0_0, 2, 10;
L_000002864facbcd0 .concat [ 10 2 0 0], L_000002864facac90, L_000002864facc748;
    .scope S_000002864f69dcb0;
T_4 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864f703c40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000002864f703560_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000002864f7043c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864f7032e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864f704320_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002864f7031a0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000002864f7040a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v000002864f702f20_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.4, 8;
    %pushi/vec4 0, 0, 2;
    %jmp/1 T_4.5, 8;
T_4.4 ; End of true expr.
    %pushi/vec4 1, 0, 2;
    %jmp/0 T_4.5, 8;
 ; End of false expr.
    %blend;
T_4.5;
    %pad/s 1;
    %assign/vec4 v000002864f704320_0, 0;
    %load/vec4 v000002864f702f20_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.6, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_4.7, 8;
T_4.6 ; End of true expr.
    %load/vec4 v000002864f703560_0;
    %addi 4, 0, 12;
    %jmp/0 T_4.7, 8;
 ; End of false expr.
    %blend;
T_4.7;
    %assign/vec4 v000002864f703560_0, 0;
    %load/vec4 v000002864f702f20_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.8, 8;
    %load/vec4 v000002864f703a60_0;
    %jmp/1 T_4.9, 8;
T_4.8 ; End of true expr.
    %load/vec4 v000002864f7036a0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_4.10, 9;
    %pushi/vec4 40, 0, 12;
    %jmp/1 T_4.11, 9;
T_4.10 ; End of true expr.
    %load/vec4 v000002864f7036a0_0;
    %subi 4, 0, 12;
    %jmp/0 T_4.11, 9;
 ; End of false expr.
    %blend;
T_4.11;
    %jmp/0 T_4.9, 8;
 ; End of false expr.
    %blend;
T_4.9;
    %assign/vec4 v000002864f7043c0_0, 0;
    %load/vec4 v000002864f702f20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_4.14, 4;
    %load/vec4 v000002864f7036a0_0;
    %pushi/vec4 40, 0, 12;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %load/vec4 v000002864f702f20_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 9, 4;
    %jmp/0 T_4.15, 9;
    %load/vec4 v000002864f7036a0_0;
    %addi 4, 0, 12;
    %jmp/1 T_4.16, 9;
T_4.15 ; End of true expr.
    %load/vec4 v000002864f703a60_0;
    %jmp/0 T_4.16, 9;
 ; End of false expr.
    %blend;
T_4.16;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %assign/vec4 v000002864f703a60_0, 0;
    %load/vec4 v000002864f702f20_0;
    %cmpi/e 11, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_4.17, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_4.18, 8;
T_4.17 ; End of true expr.
    %load/vec4 v000002864f702f20_0;
    %addi 1, 0, 4;
    %jmp/0 T_4.18, 8;
 ; End of false expr.
    %blend;
T_4.18;
    %assign/vec4 v000002864f7031a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864f7032e0_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864f704320_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864f7032e0_0, 0;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000002864f6eb580;
T_5 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864fac5b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002864fac8390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac6100_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000002864fac8390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002864fac8390_0, 0;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v000002864fac7ad0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.9, 9;
    %load/vec4 v000002864fac49e0_0;
    %and;
T_5.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000002864fac8390_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac6100_0, 0;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac8110_0, 0;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v000002864fac6db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.12, 9;
    %load/vec4 v000002864fac7b70_0;
    %and;
T_5.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000002864fac8390_0, 0;
T_5.10 ;
    %load/vec4 v000002864fac6db0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.15, 9;
    %load/vec4 v000002864fac4a80_0;
    %nor/r;
    %and;
T_5.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac8110_0, 0;
    %jmp T_5.14;
T_5.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac8110_0, 0;
T_5.14 ;
    %jmp T_5.6;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac8110_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000002864fac8390_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac6100_0, 0;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000002864f6eb580;
T_6 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864fac5b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac6a90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac7e90_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000002864fac52a0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002864fac7030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac7350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac73f0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000002864fac7fd0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.4, 9;
    %load/vec4 v000002864fac7490_0;
    %and;
T_6.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002864fac8390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v000002864fac6c70_0;
    %pad/u 32;
    %cmpi/u 10, 0, 32;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_6.11, 5;
    %load/vec4 v000002864fac7ad0_0;
    %nor/r;
    %and;
T_6.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002864fac5340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac5e80_0, 0;
    %load/vec4 v000002864fac6c70_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %load/vec4 v000002864fac52a0_0;
    %addi 4, 0, 12;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000002864fac52a0_0, 0;
    %load/vec4 v000002864fac7030_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002864fac7030_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002864fac48a0_0, 0;
    %jmp T_6.10;
T_6.9 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac7350_0, 0;
    %pushi/vec4 10, 0, 4;
    %assign/vec4 v000002864fac7030_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac5e80_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002864fac5340_0, 0;
T_6.10 ;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v000002864fac82f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.14, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac6a90_0, 0;
    %pushi/vec4 15, 0, 4;
    %assign/vec4 v000002864fac5340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac5e80_0, 0;
    %load/vec4 v000002864fac6c70_0;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.16, 8;
    %pushi/vec4 0, 0, 12;
    %jmp/1 T_6.17, 8;
T_6.16 ; End of true expr.
    %load/vec4 v000002864fac52a0_0;
    %addi 4, 0, 12;
    %jmp/0 T_6.17, 8;
 ; End of false expr.
    %blend;
T_6.17;
    %assign/vec4 v000002864fac52a0_0, 0;
    %load/vec4 v000002864fac6c70_0;
    %cmpi/e 10, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_6.18, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_6.19, 8;
T_6.18 ; End of true expr.
    %load/vec4 v000002864fac7030_0;
    %addi 1, 0, 4;
    %jmp/0 T_6.19, 8;
 ; End of false expr.
    %blend;
T_6.19;
    %assign/vec4 v000002864fac7030_0, 0;
    %load/vec4 v000002864fac8250_0;
    %assign/vec4 v000002864fac48a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac73f0_0, 0;
    %jmp T_6.15;
T_6.14 ;
    %load/vec4 v000002864fac7990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.20, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac73f0_0, 0;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002864fac5340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac6a90_0, 0;
T_6.21 ;
T_6.15 ;
    %jmp T_6.8;
T_6.7 ;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002864fac5340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac5e80_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac6a90_0, 0;
    %load/vec4 v000002864fac7a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac7e90_0, 0;
    %jmp T_6.23;
T_6.22 ;
    %load/vec4 v000002864fac82f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.24, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac7e90_0, 0;
T_6.24 ;
T_6.23 ;
    %load/vec4 v000002864fac8390_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_6.26, 6;
    %jmp T_6.27;
T_6.26 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac7350_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002864fac7030_0, 0;
    %jmp T_6.27;
T_6.27 ;
    %pop/vec4 1;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000002864f6eb580;
T_7 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864fac61a0_0;
    %assign/vec4 v000002864fac50c0_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_000002864f6eb580;
T_8 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864fac5b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac6770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac6420_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac61a0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac68b0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000002864fac69f0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.4, 9;
    %load/vec4 v000002864fac7990_0;
    %nor/r;
    %and;
T_8.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002864fac8390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %jmp T_8.7;
T_8.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac6770_0, 0;
    %jmp T_8.7;
T_8.6 ;
    %load/vec4 v000002864fac6e50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.10, 9;
    %load/vec4 v000002864fac4a80_0;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac6770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac61a0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac68b0_0, 0;
    %load/vec4 v000002864fac6240_0;
    %assign/vec4 v000002864fac4ee0_0, 0;
    %load/vec4 v000002864fac62e0_0;
    %assign/vec4 v000002864fac72b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac6420_0, 0;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v000002864fac6e50_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.13, 9;
    %load/vec4 v000002864fac4a80_0;
    %nor/r;
    %and;
T_8.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac6770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac6420_0, 0;
T_8.11 ;
T_8.9 ;
    %jmp T_8.7;
T_8.7 ;
    %pop/vec4 1;
    %jmp T_8.3;
T_8.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac6770_0, 0;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002864f6eb580;
T_9 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864fac5de0_0;
    %assign/vec4 v000002864fac4800_0, 0;
    %load/vec4 v000002864fac5b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002864fac6950_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000002864fac7990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002864fac6950_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v000002864fac4800_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v000002864fac6950_0;
    %load/vec4 v000002864fac5c00_0;
    %load/vec4 v000002864fac5020_0;
    %mul;
    %add;
    %assign/vec4 v000002864fac6950_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000002864f6eb580;
T_10 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864fac5de0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002864fac4940_0;
    %assign/vec4 v000002864fac5980_0, 0;
    %load/vec4 v000002864fac5200_0;
    %assign/vec4 v000002864fac4bc0_0, 0;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000002864f6eb580;
T_11 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864fac5b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac55c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac6f90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac49e0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000002864fac5700_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v000002864fac46c0_0;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000002864fac5520_0;
    %cmpi/u 32, 0, 12;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_11.7, 5;
    %load/vec4 v000002864fac5520_0;
    %cmpi/u 96, 0, 12;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_11.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.5, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac55c0_0, 0;
    %load/vec4 v000002864fac5520_0;
    %subi 32, 0, 12;
    %assign/vec4 v000002864fac84d0_0, 0;
    %jmp T_11.6;
T_11.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac55c0_0, 0;
T_11.6 ;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac55c0_0, 0;
T_11.3 ;
    %load/vec4 v000002864fac7530_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.10, 9;
    %load/vec4 v000002864fac7d50_0;
    %and;
T_11.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac6f90_0, 0;
    %load/vec4 v000002864fac5520_0;
    %cmpi/u 32, 0, 12;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_11.13, 5;
    %load/vec4 v000002864fac5520_0;
    %cmpi/u 96, 0, 12;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_11.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v000002864fac8570_0;
    %assign/vec4 v000002864fac8070_0, 0;
    %jmp T_11.12;
T_11.11 ;
    %load/vec4 v000002864fac5520_0;
    %cmpi/e 16, 0, 12;
    %jmp/0xz  T_11.14, 4;
    %load/vec4 v000002864fac8570_0;
    %assign/vec4 v000002864fac57a0_0, 0;
    %jmp T_11.15;
T_11.14 ;
    %load/vec4 v000002864fac5520_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_11.18, 4;
    %load/vec4 v000002864fac8570_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_11.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.16, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac49e0_0, 0;
T_11.16 ;
T_11.15 ;
T_11.12 ;
    %jmp T_11.9;
T_11.8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac6f90_0, 0;
    %load/vec4 v000002864fac7ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.19, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac49e0_0, 0;
T_11.19 ;
T_11.9 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000002864f6eb580;
T_12 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864fac6560_0;
    %load/vec4 v000002864fac6380_0;
    %and;
    %load/vec4 v000002864fac68b0_0;
    %or;
    %assign/vec4 v000002864fac70d0_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000002864f6eb580;
T_13 ;
    %wait E_000002864fa62650;
    %load/vec4 v000002864fac8390_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864fac5f20_0, 0, 32;
    %jmp T_13.4;
T_13.0 ;
    %load/vec4 v000002864fac64c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.7, 4;
    %load/vec4 v000002864fac5fc0_0;
    %and;
T_13.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.5, 8;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v000002864fac5f20_0, 0, 32;
    %jmp T_13.6;
T_13.5 ;
    %load/vec4 v000002864fac64c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.11, 4;
    %load/vec4 v000002864fac5fc0_0;
    %and;
T_13.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.10, 9;
    %load/vec4 v000002864fac49e0_0;
    %and;
T_13.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.8, 8;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002864fac5f20_0, 0, 32;
    %jmp T_13.9;
T_13.8 ;
    %load/vec4 v000002864fac7c10_0;
    %store/vec4 v000002864fac5f20_0, 0, 32;
T_13.9 ;
T_13.6 ;
    %jmp T_13.4;
T_13.1 ;
    %load/vec4 v000002864fac64c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.14, 4;
    %load/vec4 v000002864fac5fc0_0;
    %and;
T_13.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.12, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864fac5f20_0, 0, 32;
    %jmp T_13.13;
T_13.12 ;
    %load/vec4 v000002864fac5520_0;
    %cmpi/e 16, 0, 12;
    %flag_get/vec4 4;
    %jmp/0 T_13.17, 4;
    %load/vec4 v000002864fac5fc0_0;
    %and;
T_13.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.15, 8;
    %load/vec4 v000002864fac57a0_0;
    %store/vec4 v000002864fac5f20_0, 0, 32;
    %jmp T_13.16;
T_13.15 ;
    %load/vec4 v000002864fac7c10_0;
    %store/vec4 v000002864fac5f20_0, 0, 32;
T_13.16 ;
T_13.13 ;
    %jmp T_13.4;
T_13.2 ;
    %load/vec4 v000002864fac64c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_13.20, 4;
    %load/vec4 v000002864fac5fc0_0;
    %and;
T_13.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.18, 8;
    %pushi/vec4 6, 0, 32;
    %store/vec4 v000002864fac5f20_0, 0, 32;
    %jmp T_13.19;
T_13.18 ;
    %load/vec4 v000002864fac7c10_0;
    %store/vec4 v000002864fac5f20_0, 0, 32;
T_13.19 ;
    %jmp T_13.4;
T_13.4 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000002864f6eb580;
T_14 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864fac5b60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac5a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac5160_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000002864fac6380_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.5, 10;
    %load/vec4 v000002864fac6560_0;
    %and;
T_14.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v000002864fac5fc0_0;
    %nor/r;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000002864fac64c0_0;
    %cmpi/u 32, 0, 12;
    %flag_inv 5; GE is !LT
    %flag_get/vec4 5;
    %jmp/0 T_14.8, 5;
    %load/vec4 v000002864fac64c0_0;
    %cmpi/u 96, 0, 12;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_14.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.6, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac5a20_0, 0;
    %load/vec4 v000002864fac64c0_0;
    %subi 32, 0, 12;
    %assign/vec4 v000002864fac7210_0, 0;
    %jmp T_14.7;
T_14.6 ;
    %load/vec4 v000002864fac64c0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_14.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac5a20_0, 0;
    %jmp T_14.10;
T_14.9 ;
    %load/vec4 v000002864fac5520_0;
    %cmpi/e 16, 0, 12;
    %jmp/0xz  T_14.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac5a20_0, 0;
    %jmp T_14.12;
T_14.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac5a20_0, 0;
T_14.12 ;
T_14.10 ;
T_14.7 ;
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v000002864fac6380_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_14.16, 10;
    %load/vec4 v000002864fac6560_0;
    %and;
T_14.16;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.15, 9;
    %load/vec4 v000002864fac5fc0_0;
    %nor/r;
    %and;
T_14.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac5a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002864fac5160_0, 0;
    %jmp T_14.14;
T_14.13 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac5a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac5160_0, 0;
T_14.14 ;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000002864f6d3d40;
T_15 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864fac7cb0_0;
    %assign/vec4 v000002864fac9cc0_0, 0;
    %jmp T_15;
    .thread T_15;
    .scope S_000002864f6d3d40;
T_16 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864fac77b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v000002864fac7850_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %load/vec4 v000002864fac66d0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002864fac81b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002864fac7170, 0, 4;
T_16.2 ;
    %load/vec4 v000002864fac7850_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %load/vec4 v000002864fac66d0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002864fac81b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002864fac7170, 4, 5;
T_16.4 ;
    %load/vec4 v000002864fac7850_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.6, 8;
    %load/vec4 v000002864fac66d0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000002864fac81b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002864fac7170, 4, 5;
T_16.6 ;
    %load/vec4 v000002864fac7850_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.8, 8;
    %load/vec4 v000002864fac66d0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000002864fac81b0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002864fac7170, 4, 5;
T_16.8 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002864f6e9b80;
T_17 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864f703600_0;
    %assign/vec4 v000002864f7039c0_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000002864f6e9b80;
T_18 ;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864f7037e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %load/vec4 v000002864f7046e0_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %load/vec4 v000002864f703880_0;
    %parti/s 8, 0, 2;
    %load/vec4 v000002864f7034c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000002864f704c80, 0, 4;
T_18.2 ;
    %load/vec4 v000002864f7046e0_0;
    %parti/s 1, 1, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %load/vec4 v000002864f703880_0;
    %parti/s 8, 8, 5;
    %load/vec4 v000002864f7034c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 8, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002864f704c80, 4, 5;
T_18.4 ;
    %load/vec4 v000002864f7046e0_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.6, 8;
    %load/vec4 v000002864f703880_0;
    %parti/s 8, 16, 6;
    %load/vec4 v000002864f7034c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 16, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002864f704c80, 4, 5;
T_18.6 ;
    %load/vec4 v000002864f7046e0_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.8, 8;
    %load/vec4 v000002864f703880_0;
    %parti/s 8, 24, 6;
    %load/vec4 v000002864f7034c0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %ix/vec4 3;
    %ix/load 4, 24, 0; part off
    %ix/load 5, 0, 0; Constant delay
    %assign/vec4/a/d v000002864f704c80, 4, 5;
T_18.8 ;
T_18.0 ;
    %jmp T_18;
    .thread T_18;
    .scope S_000002864f70de70;
T_19 ;
    %pushi/vec4 1000000, 0, 32;
    %store/vec4 v000002864fac9d60_0, 0, 32;
    %end;
    .thread T_19;
    .scope S_000002864f70de70;
T_20 ;
    %vpi_call 2 133 "$dumpfile", "fir.vcd" {0 0 0};
    %vpi_call 2 134 "$dumpvars" {0 0 0};
    %end;
    .thread T_20;
    .scope S_000002864f70de70;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002864fac90e0_0, 0, 1;
T_21.0 ;
    %delay 5000, 0;
    %load/vec4 v000002864fac90e0_0;
    %inv;
    %store/vec4 v000002864fac90e0_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_000002864f70de70;
T_22 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002864fac9fe0_0, 0, 1;
    %wait E_000002864fa62c50;
    %wait E_000002864fa62c50;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002864fac9fe0_0, 0, 1;
    %end;
    .thread T_22;
    .scope S_000002864f70de70;
T_23 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864fac9b80_0, 0, 32;
    %vpi_func 2 156 "$fopen" 32, "./fir/samples_triangular_wave.dat", "r" {0 0 0};
    %store/vec4 v000002864faca1c0_0, 0, 32;
    %vpi_func 2 157 "$fopen" 32, "./fir/out_gold.dat", "r" {0 0 0};
    %store/vec4 v000002864fac9040_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864fac94a0_0, 0, 32;
T_23.0 ;
    %load/vec4 v000002864fac94a0_0;
    %cmpi/s 600, 0, 32;
    %jmp/0xz T_23.1, 5;
    %vpi_func 2 159 "$fscanf" 32, v000002864faca1c0_0, "%d", &A<v000002864fac8a00, v000002864fac94a0_0 > {0 0 0};
    %store/vec4 v000002864fac8d20_0, 0, 32;
    %vpi_func 2 160 "$fscanf" 32, v000002864fac9040_0, "%d", &A<v000002864fac92c0, v000002864fac94a0_0 > {0 0 0};
    %store/vec4 v000002864fac9ea0_0, 0, 32;
    %load/vec4 v000002864fac9b80_0;
    %addi 1, 0, 32;
    %store/vec4 v000002864fac9b80_0, 0, 32;
    %load/vec4 v000002864fac94a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002864fac94a0_0, 0, 32;
    %jmp T_23.0;
T_23.1 ;
    %end;
    .thread T_23;
    .scope S_000002864f70de70;
T_24 ;
    %vpi_call 2 168 "$display", "------------Start simulation 1-----------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002864fac8c80_0, 0, 1;
    %vpi_call 2 170 "$display", "----Start the data input(AXI-Stream)----" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864fac9360_0, 0, 32;
T_24.0 ;
    %load/vec4 v000002864fac9360_0;
    %load/vec4 v000002864fac9b80_0;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz T_24.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002864fac8820_0, 0, 1;
    %ix/getv/s 4, v000002864fac9360_0;
    %load/vec4a v000002864fac8a00, 4;
    %store/vec4 v000002864fac7710_0, 0, 32;
    %fork TD_fir_tb.ss, S_000002864f6d3bb0;
    %join;
    %load/vec4 v000002864fac9360_0;
    %addi 1, 0, 32;
    %store/vec4 v000002864fac9360_0, 0, 32;
    %jmp T_24.0;
T_24.1 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000002864f703420_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864f704be0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002864f703100_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_000002864f71a030;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864faca4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002864fac8820_0, 0, 1;
    %ix/load 4, 599, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002864fac8a00, 4;
    %store/vec4 v000002864fac7710_0, 0, 32;
    %fork TD_fir_tb.ss, S_000002864f6d3bb0;
    %join;
    %vpi_call 2 181 "$display", "------End the data input 1(AXI-Stream)------" {0 0 0};
T_24.2 ;
    %load/vec4 v000002864fac8960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_24.3, 8;
    %wait E_000002864fa62c50;
    %jmp T_24.2;
T_24.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002864fac8820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac95e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864facbff0_0, 0;
    %vpi_call 2 190 "$display", "------------Start simulation 2-----------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002864fac8c80_0, 0, 1;
    %vpi_call 2 192 "$display", "----Start the data input(AXI-Stream)----" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864fac9360_0, 0, 32;
T_24.4 ;
    %load/vec4 v000002864fac9360_0;
    %load/vec4 v000002864fac9b80_0;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz T_24.5, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002864fac8820_0, 0, 1;
    %ix/getv/s 4, v000002864fac9360_0;
    %load/vec4a v000002864fac8a00, 4;
    %store/vec4 v000002864fac7710_0, 0, 32;
    %fork TD_fir_tb.ss, S_000002864f6d3bb0;
    %join;
    %load/vec4 v000002864fac9360_0;
    %addi 1, 0, 32;
    %store/vec4 v000002864fac9360_0, 0, 32;
    %jmp T_24.4;
T_24.5 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000002864f703420_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864f704be0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002864f703100_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_000002864f71a030;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864faca4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002864fac8820_0, 0, 1;
    %ix/load 4, 599, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002864fac8a00, 4;
    %store/vec4 v000002864fac7710_0, 0, 32;
    %fork TD_fir_tb.ss, S_000002864f6d3bb0;
    %join;
    %vpi_call 2 201 "$display", "------End the data input 2(AXI-Stream)------" {0 0 0};
T_24.6 ;
    %load/vec4 v000002864fac8960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_24.7, 8;
    %wait E_000002864fa62c50;
    %jmp T_24.6;
T_24.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002864fac8820_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac95e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864facbff0_0, 0;
    %vpi_call 2 211 "$display", "------------Start simulation 3-----------" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002864fac8c80_0, 0, 1;
    %vpi_call 2 213 "$display", "----Start the data input(AXI-Stream)----" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864fac9360_0, 0, 32;
T_24.8 ;
    %load/vec4 v000002864fac9360_0;
    %load/vec4 v000002864fac9b80_0;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz T_24.9, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002864fac8820_0, 0, 1;
    %ix/getv/s 4, v000002864fac9360_0;
    %load/vec4a v000002864fac8a00, 4;
    %store/vec4 v000002864fac7710_0, 0, 32;
    %fork TD_fir_tb.ss, S_000002864f6d3bb0;
    %join;
    %load/vec4 v000002864fac9360_0;
    %addi 1, 0, 32;
    %store/vec4 v000002864fac9360_0, 0, 32;
    %jmp T_24.8;
T_24.9 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000002864f703420_0, 0, 12;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864f704be0_0, 0, 32;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v000002864f703100_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_000002864f71a030;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864faca4e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002864fac8820_0, 0, 1;
    %ix/load 4, 599, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000002864fac8a00, 4;
    %store/vec4 v000002864fac7710_0, 0, 32;
    %fork TD_fir_tb.ss, S_000002864f6d3bb0;
    %join;
    %vpi_call 2 223 "$display", "------End the data input 3(AXI-Stream)------" {0 0 0};
    %end;
    .thread T_24;
    .scope S_000002864f70de70;
T_25 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002864fac86e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002864fac9860_0, 0, 1;
    %vpi_call 2 233 "$display", "------------Start check 1-----------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002864fac8dc0_0, 0, 1;
T_25.0 ;
    %load/vec4 v000002864faca260_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_25.1, 6;
    %wait E_000002864fa62190;
    %jmp T_25.0;
T_25.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864fac97c0_0, 0, 32;
T_25.2 ;
    %load/vec4 v000002864fac97c0_0;
    %load/vec4 v000002864fac9b80_0;
    %cmp/u;
    %jmp/0xz T_25.3, 5;
    %ix/getv/s 4, v000002864fac97c0_0;
    %load/vec4a v000002864fac92c0, 4;
    %store/vec4 v000002864fac75d0_0, 0, 32;
    %load/vec4 v000002864fac97c0_0;
    %store/vec4 v000002864fac7670_0, 0, 32;
    %fork TD_fir_tb.sm, S_000002864f69de40;
    %join;
    %load/vec4 v000002864fac97c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002864fac97c0_0, 0, 32;
    %jmp T_25.2;
T_25.3 ;
    %vpi_call 2 244 "$display", "------------Start check 2-----------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002864fac8dc0_0, 0, 1;
T_25.4 ;
    %load/vec4 v000002864faca260_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_25.5, 6;
    %wait E_000002864fa62190;
    %jmp T_25.4;
T_25.5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864fac97c0_0, 0, 32;
T_25.6 ;
    %load/vec4 v000002864fac97c0_0;
    %load/vec4 v000002864fac9b80_0;
    %cmp/u;
    %jmp/0xz T_25.7, 5;
    %ix/getv/s 4, v000002864fac97c0_0;
    %load/vec4a v000002864fac92c0, 4;
    %store/vec4 v000002864fac75d0_0, 0, 32;
    %load/vec4 v000002864fac97c0_0;
    %store/vec4 v000002864fac7670_0, 0, 32;
    %fork TD_fir_tb.sm, S_000002864f69de40;
    %join;
    %load/vec4 v000002864fac97c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002864fac97c0_0, 0, 32;
    %jmp T_25.6;
T_25.7 ;
    %vpi_call 2 251 "$display", "------------Start check 3-----------" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002864fac8dc0_0, 0, 1;
T_25.8 ;
    %load/vec4 v000002864faca260_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_25.9, 6;
    %wait E_000002864fa62190;
    %jmp T_25.8;
T_25.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864fac97c0_0, 0, 32;
T_25.10 ;
    %load/vec4 v000002864fac97c0_0;
    %load/vec4 v000002864fac9b80_0;
    %cmp/u;
    %jmp/0xz T_25.11, 5;
    %ix/getv/s 4, v000002864fac97c0_0;
    %load/vec4a v000002864fac92c0, 4;
    %store/vec4 v000002864fac75d0_0, 0, 32;
    %load/vec4 v000002864fac97c0_0;
    %store/vec4 v000002864fac7670_0, 0, 32;
    %fork TD_fir_tb.sm, S_000002864f69de40;
    %join;
    %load/vec4 v000002864fac97c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002864fac97c0_0, 0, 32;
    %jmp T_25.10;
T_25.11 ;
    %load/vec4 v000002864fac86e0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v000002864fac99a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_25.12, 8;
    %vpi_call 2 259 "$display", "---------------------------------------------" {0 0 0};
    %vpi_call 2 260 "$display", "-----------Congratulations! Pass-------------" {0 0 0};
    %jmp T_25.13;
T_25.12 ;
    %vpi_call 2 263 "$display", "--------Simulation Failed---------" {0 0 0};
T_25.13 ;
    %vpi_call 2 265 "$finish" {0 0 0};
    %end;
    .thread T_25;
    .scope S_000002864f70de70;
T_26 ;
T_26.0 ;
    %load/vec4 v000002864fac9d60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.1, 5;
    %wait E_000002864fa62c50;
    %load/vec4 v000002864fac9d60_0;
    %subi 1, 0, 32;
    %store/vec4 v000002864fac9d60_0, 0, 32;
    %jmp T_26.0;
T_26.1 ;
    %vpi_call 2 275 "$display", $time, "Simualtion Hang ...." {0 0 0};
    %vpi_call 2 276 "$finish" {0 0 0};
    %end;
    .thread T_26;
    .scope S_000002864f70de70;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002864fac8b40, 4, 0;
    %pushi/vec4 4294967286, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002864fac8b40, 4, 0;
    %pushi/vec4 4294967287, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002864fac8b40, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002864fac8b40, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002864fac8b40, 4, 0;
    %pushi/vec4 63, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002864fac8b40, 4, 0;
    %pushi/vec4 56, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002864fac8b40, 4, 0;
    %pushi/vec4 23, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002864fac8b40, 4, 0;
    %pushi/vec4 4294967287, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002864fac8b40, 4, 0;
    %pushi/vec4 4294967286, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002864fac8b40, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000002864fac8b40, 4, 0;
    %end;
    .thread T_27;
    .scope S_000002864f70de70;
T_28 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002864fac99a0_0, 0, 1;
    %vpi_call 2 298 "$display", "----Start the coefficient input(AXI-lite)----" {0 0 0};
    %pushi/vec4 16, 0, 12;
    %store/vec4 v000002864f703f60_0, 0, 12;
    %load/vec4 v000002864fac9b80_0;
    %store/vec4 v000002864f703b00_0, 0, 32;
    %fork TD_fir_tb.config_write, S_000002864f6ecad0;
    %join;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864fac97c0_0, 0, 32;
T_28.0 ;
    %load/vec4 v000002864fac97c0_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_28.1, 5;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002864fac97c0_0;
    %muli 4, 0, 32;
    %add;
    %pad/u 12;
    %store/vec4 v000002864f703f60_0, 0, 12;
    %ix/getv/s 4, v000002864fac97c0_0;
    %load/vec4a v000002864fac8b40, 4;
    %store/vec4 v000002864f703b00_0, 0, 32;
    %fork TD_fir_tb.config_write, S_000002864f6ecad0;
    %join;
    %load/vec4 v000002864fac97c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002864fac97c0_0, 0, 32;
    %jmp T_28.0;
T_28.1 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac95e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864facbff0_0, 0;
    %vpi_call 2 306 "$display", " Check Coefficient ..." {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002864fac97c0_0, 0, 32;
T_28.2 ;
    %load/vec4 v000002864fac97c0_0;
    %cmpi/s 11, 0, 32;
    %jmp/0xz T_28.3, 5;
    %pushi/vec4 32, 0, 32;
    %load/vec4 v000002864fac97c0_0;
    %muli 4, 0, 32;
    %add;
    %pad/u 12;
    %store/vec4 v000002864f703420_0, 0, 12;
    %ix/getv/s 4, v000002864fac97c0_0;
    %load/vec4a v000002864fac8b40, 4;
    %store/vec4 v000002864f704be0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v000002864f703100_0, 0, 32;
    %fork TD_fir_tb.config_read_check, S_000002864f71a030;
    %join;
    %load/vec4 v000002864fac97c0_0;
    %addi 1, 0, 32;
    %store/vec4 v000002864fac97c0_0, 0, 32;
    %jmp T_28.2;
T_28.3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864faca4e0_0, 0;
    %vpi_call 2 311 "$display", " Tape programming done ..." {0 0 0};
    %vpi_call 2 312 "$display", " Start FIR" {0 0 0};
    %wait E_000002864fa62c50;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000002864f703f60_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002864f703b00_0, 0, 32;
    %fork TD_fir_tb.config_write, S_000002864f6ecad0;
    %join;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864fac95e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002864facbff0_0, 0;
    %vpi_call 2 316 "$display", "----End the coefficient input(AXI-lite)----" {0 0 0};
T_28.4 ;
    %load/vec4 v000002864fac8960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_28.5, 8;
    %wait E_000002864fa62c50;
    %jmp T_28.4;
T_28.5 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000002864f703f60_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002864f703b00_0, 0, 32;
    %fork TD_fir_tb.config_write, S_000002864f6ecad0;
    %join;
T_28.6 ;
    %load/vec4 v000002864fac8960_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_28.7, 8;
    %wait E_000002864fa62c50;
    %jmp T_28.6;
T_28.7 ;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000002864f703f60_0, 0, 12;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v000002864f703b00_0, 0, 32;
    %fork TD_fir_tb.config_write, S_000002864f6ecad0;
    %join;
    %end;
    .thread T_28;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    ".\fir\tb\fir_tb.v";
    ".\bram\bram11.v";
    ".\fir\rtl\fir.v";
