# Pipelined Image Convolution Accelerator

## üìå Overview
This repository contains a high-performance, modular **RTL implementation** of a 2D convolution engine designed for real-time image processing. The architecture is fully parameterized, allowing for variable kernel sizes and image resolutions.

## üöÄ Key Features
* **Parameterized Design**: Configurable kernel dimensions (3x3, 5x5, etc.) and data bit-widths via Verilog parameters.
* **Pipelined Architecture**: Achieved a throughput of **1 pixel per clock cycle** using a streaming data path.
* **Hardware Optimized**: Efficiently utilizes dedicated **DSP48 slices** for arithmetic and **Block RAM** for line buffering.
* **Robust Verification**: Includes a comprehensive testbench suite capable of processing real `.bmp` image files through Verilog File I/O.

---

## üèóÔ∏è Architecture
The design utilizes a **Sliding Window Architecture** to minimize external memory access:
1.  **Line Buffer Unit**: Uses Dual-Port RAM to store rows of the image, providing concurrent access to pixels.
2.  **MAC Array**: A parallel array of 60 Multiply-Accumulate units that compute the convolution sum in a single cycle.
3.  **Pipeline Stages**: Synchronous registers separate memory access, multiplication, and summation to maximize clock frequency.



---

## üìä Implementation Results (Post-Route)
The design successfully passed **Implementation** (Synthesis and Routing) in Xilinx Vivado, targeting the **ZedBoard (Zynq-7000)**. The results confirm the design meets high-speed timing constraints with minimal resource overhead.

### **Resource Utilization**
| Resource | Used | Available | Utilization |
| :--- | :--- | :--- | :--- |
| **Slice LUTs** | 68 | 53,200 | 0.13% |
| **Slice Registers** | 227 | 106,400 | 0.21% |
| **DSPs** | 60 | 220 | 27.27% |
| **Block RAM** | 1 | 140 | 0.71% |
*(Source: [utilization_report.txt](./docs/utilization_report.txt))*

### **Timing Summary**
* **Worst Negative Slack (WNS)**: 0.592 ns (Met)
* **Total Negative Slack (TNS)**: 0.000 ns
* **Clock Frequency**: 100 MHz (Target)

---

## üñºÔ∏è Verification Results
The design was verified via behavioral simulation by applying a **Sobel Edge Detection** filter to the standard 512x512 "Lena" grayscale image.

| Input Image | Sobel Combined Output |
| :---: | :---: |
| ![Input](./sim/input/lena_gray.bmp) | ![Output](./sim/output/output_combined.bmp) |

---

## üõ†Ô∏è Future Work & Roadmap
To move from simulation to real-world hardware deployment on the ZedBoard, the following steps are planned:
* **AXI4-Stream Wrapper**: Encapsulate the RTL core with an AXI4-Stream interface for standard SoC compatibility.
* **DMA Integration**: Utilize **Zynq DMA** to transfer image data from DDR memory to the Programmable Logic (PL) at high speeds.
* **Bare-Metal Application**: Develop a C/C++ driver to control the accelerator and process images in real-time.

## üìÇ Repository Structure
* `rtl/`: Synthesizable Verilog source files.
* `tb/`: Unit and System-level testbenches.
* `sim/`: Input assets and resulting filtered images.
* `docs/`: Implementation reports and timing summaries.

## üìú License
This project is licensed under the **MIT License**.

## ‚úçÔ∏è Author
**Divyansh Tripathi** *Electrical Engineering Undergraduate | Aspiring Digital VLSI Engineer*