INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/TAYLOR_exp_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TAYLOR_exp_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_addsub.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_addsub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_mul.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_mul
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sources_1/imports/16_bit/lampFPU_TAY_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lampFPU_TAY_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Coding_Projects/ES_project/TEST_BENCHES/Taylor_16_project/Taylor_16_project.srcs/sim_1/imports/16_bit/TAYLOR_exp_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module TAYLOR_exp_top_tb
