<html><body><samp><pre>
<!@TC:1635651248>
#Build: Synplify Pro (R) Q-2020.03L-SP1, Build 182R, Oct 29 2020
#install: D:\LSCC\diamond\3.12\synpbase
#OS: Windows 8 6.2
#Hostname: LILGAMING-PC

# Sat Oct 30 22:34:08 2021

#Implementation: word0


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\LSCC\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LILGAMING-PC

Implementation : word0
<a name=compilerReport1></a>Synopsys HDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1635651249> | Running in 64-bit mode 
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\LSCC\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LILGAMING-PC

Implementation : word0
<a name=compilerReport2></a>Synopsys VHDL Compiler, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1635651249> | Running in 64-bit mode 
@N: : <a href="D:\Clases\Arqui\2doParcial\word00\word00.vhdl:7:7:7:13:@N::@XP_MSG">word00.vhdl(7)</a><!@TM:1635651249> | Top entity is set to word00.
File D:\LSCC\diamond\3.12\synpbase\lib\cpld\lattice.vhd changed - recompiling
File D:\Clases\Arqui\oscvhdl\div00.vhdl changed - recompiling
File D:\Clases\Arqui\oscvhdl\packageosc00.vhdl changed - recompiling
File D:\Clases\Arqui\2doParcial\word00\contring00.vhdl changed - recompiling
File D:\Clases\Arqui\2doParcial\word00\coder00.vhdl changed - recompiling
File D:\Clases\Arqui\2doParcial\word00\packageword00.vhdl changed - recompiling
File D:\Clases\Arqui\oscvhdl\osc00.vhdl changed - recompiling
File D:\Clases\Arqui\2doParcial\word00\word00.vhdl changed - recompiling
VHDL syntax check successful!
File D:\Clases\Arqui\2doParcial\word00\coder00.vhdl changed - recompiling
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Clases\Arqui\2doParcial\word00\word00.vhdl:7:7:7:13:@N:CD630:@XP_MSG">word00.vhdl(7)</a><!@TM:1635651249> | Synthesizing work.word00.word0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Clases\Arqui\2doParcial\word00\coder00.vhdl:6:7:6:14:@N:CD630:@XP_MSG">coder00.vhdl(6)</a><!@TM:1635651249> | Synthesizing work.coder00.coder0.
Post processing for work.coder00.coder0
Running optimization stage 1 on coder00 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Clases\Arqui\2doParcial\word00\contring00.vhdl:6:7:6:17:@N:CD630:@XP_MSG">contring00.vhdl(6)</a><!@TM:1635651249> | Synthesizing work.contring00.contring0.
Post processing for work.contring00.contring0
Running optimization stage 1 on contring00 .......
<font color=#A52A2A>@W:<a href="@W:CL260:@XP_HELP">CL260</a> : <a href="D:\Clases\Arqui\2doParcial\word00\contring00.vhdl:19:8:19:10:@W:CL260:@XP_MSG">contring00.vhdl(19)</a><!@TM:1635651249> | Pruning register bit 5 of sshift(5 downto 0). If this is not the intended behavior, drive the input with valid values, or an input from the top level.</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Clases\Arqui\oscvhdl\osc00.vhdl:7:7:7:12:@N:CD630:@XP_MSG">osc00.vhdl(7)</a><!@TM:1635651249> | Synthesizing work.osc00.osc0.
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Clases\Arqui\oscvhdl\div00.vhdl:8:7:8:12:@N:CD630:@XP_MSG">div00.vhdl(8)</a><!@TM:1635651249> | Synthesizing work.div00.div0.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\oscvhdl\div00.vhdl:27:5:27:11:@N:CD364:@XP_MSG">div00.vhdl(27)</a><!@TM:1635651249> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\oscvhdl\div00.vhdl:35:5:35:11:@N:CD364:@XP_MSG">div00.vhdl(35)</a><!@TM:1635651249> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\oscvhdl\div00.vhdl:43:5:43:11:@N:CD364:@XP_MSG">div00.vhdl(43)</a><!@TM:1635651249> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\oscvhdl\div00.vhdl:51:5:51:11:@N:CD364:@XP_MSG">div00.vhdl(51)</a><!@TM:1635651249> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\oscvhdl\div00.vhdl:59:5:59:11:@N:CD364:@XP_MSG">div00.vhdl(59)</a><!@TM:1635651249> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\oscvhdl\div00.vhdl:67:5:67:11:@N:CD364:@XP_MSG">div00.vhdl(67)</a><!@TM:1635651249> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\oscvhdl\div00.vhdl:75:5:75:11:@N:CD364:@XP_MSG">div00.vhdl(75)</a><!@TM:1635651249> | Removing redundant assignment.
@N:<a href="@N:CD364:@XP_HELP">CD364</a> : <a href="D:\Clases\Arqui\oscvhdl\div00.vhdl:83:5:83:11:@N:CD364:@XP_MSG">div00.vhdl(83)</a><!@TM:1635651249> | Removing redundant assignment.
Post processing for work.div00.div0
Running optimization stage 1 on div00 .......
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\Clases\Arqui\oscvhdl\oscint00.vhdl:6:7:6:15:@N:CD630:@XP_MSG">oscint00.vhdl(6)</a><!@TM:1635651249> | Synthesizing work.oscint00.oscint0.
<font color=#A52A2A>@W:<a href="@W:CD276:@XP_HELP">CD276</a> : <a href="D:\LSCC\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd:2297:8:2297:16:@W:CD276:@XP_MSG">machxo2.vhd(2297)</a><!@TM:1635651249> | Map for port sedstdby of component osch not found</font>
@N:<a href="@N:CD630:@XP_HELP">CD630</a> : <a href="D:\LSCC\diamond\3.12\cae_library\synthesis\vhdl\machxo2.vhd:2291:10:2291:14:@N:CD630:@XP_MSG">machxo2.vhd(2291)</a><!@TM:1635651249> | Synthesizing work.osch.syn_black_box.
Post processing for work.osch.syn_black_box
Post processing for work.oscint00.oscint0
Running optimization stage 1 on oscint00 .......
Post processing for work.osc00.osc0
Running optimization stage 1 on osc00 .......
Post processing for work.word00.word0
Running optimization stage 1 on word00 .......
Running optimization stage 2 on oscint00 .......
Running optimization stage 2 on div00 .......
Running optimization stage 2 on osc00 .......
Running optimization stage 2 on contring00 .......
Running optimization stage 2 on coder00 .......
Running optimization stage 2 on word00 .......

For a summary of runtime and memory usage per design unit, please see file:
==========================================================
Linked File:  <a href="D:\Clases\Arqui\2doParcial\word00\word0\synwork\layer0.rt.csv:@XP_FILE">layer0.rt.csv</a>


At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 96MB peak: 98MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 30 22:34:09 2021

###########################################################]
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\LSCC\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LILGAMING-PC

Implementation : word0
<a name=compilerReport3></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1635651249> | Running in 64-bit mode 
File D:\Clases\Arqui\2doParcial\word00\word0\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 30 22:34:09 2021

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
Linked File:  <a href="D:\Clases\Arqui\2doParcial\word00\word0\synwork\word00_word0_comp.rt.csv:@XP_FILE">word00_word0_comp.rt.csv</a>

@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 23MB peak: 23MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 30 22:34:09 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1635651248>
###########################################################[

Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\LSCC\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LILGAMING-PC

Implementation : word0
<a name=compilerReport4></a>Synopsys Synopsys Netlist Linker, Version comp202003synp2, Build 182R, Built Oct 29 2020 10:49:53, @</a>

@N: : <!@TM:1635651250> | Running in 64-bit mode 
File D:\Clases\Arqui\2doParcial\word00\word0\synwork\word00_word0_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 90MB peak: 90MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Oct 30 22:34:10 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1635651248>
Premap Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1635651248>
# Sat Oct 30 22:34:11 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\LSCC\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LILGAMING-PC

Implementation : word0
<a name=mapperReport5></a>Synopsys Lattice Technology Pre-mapping, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@A:<a href="@A:MF827:@XP_HELP">MF827</a> : <!@TM:1635651252> | No constraint file specified. 
Linked File:  <a href="D:\Clases\Arqui\2doParcial\word00\word0\word00_word0_scck.rpt:@XP_FILE">word00_word0_scck.rpt</a>
See clock summary report "D:\Clases\Arqui\2doParcial\word00\word0\word00_word0_scck.rpt"
@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1635651252> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1635651252> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1635651252> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 139MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)

@N:<a href="@N:FX1184:@XP_HELP">FX1184</a> : <!@TM:1635651252> | Applying syn_allowed_resources blockrams=26 on top level netlist word00  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 169MB peak: 169MB)



<a name=mapperReport6></a>Clock Summary</a>
******************

          Start                               Requested     Requested     Clock                                              Clock                   Clock
Level     Clock                               Frequency     Period        Type                                               Group                   Load 
----------------------------------------------------------------------------------------------------------------------------------------------------------
0 -       oscint00|osc_int_inferred_clock     2.1 MHz       480.769       inferred                                           Inferred_clkgroup_0     23   
1 .         div00|oscout_derived_clock        2.1 MHz       480.769       derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0     11   
==========================================================================================================================================================



Clock Load Summary
***********************

                                    Clock     Source                           Clock Pin             Non-clock Pin     Non-clock Pin
Clock                               Load      Pin                              Seq Example           Seq Example       Comb Example 
------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock     23        W00.OS00.OSCIinst0.OSC(OSCH)     W00.OS01.oscout.C     -                 -            
div00|oscout_derived_clock          11        W00.OS01.oscout.Q[0](dffe)       W01.sshift[4:0].C     -                 -            
====================================================================================================================================

<font color=#A52A2A>@W:<a href="@W:MT529:@XP_HELP">MT529</a> : <a href="d:\clases\arqui\oscvhdl\div00.vhdl:20:1:20:3:@W:MT529:@XP_MSG">div00.vhdl(20)</a><!@TM:1635651252> | Found inferred clock oscint00|osc_int_inferred_clock which controls 23 sequential elements including W00.OS01.sdiv[21:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. </font>

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



<a name=clockReport7></a>#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[</a>

1 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 11 clock pin(s) of sequential element(s)
0 instances converted, 11 sequential instances remain driven by gated/generated clocks

================================= Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element            Drive Element Type     Fanout     Sample Instance    
--------------------------------------------------------------------------------------------------
<a href="@|L:D:\Clases\Arqui\2doParcial\word00\word0\synwork\word00_word0_prem.srm@|S:W00.OS00.OSCIinst0.OSC@|E:W00.OS01.sdiv[21:0]@|F:@syn_dgcc_clockid0_2==1@|M:ClockId_0_2 @XP_NAMES_BY_PROP">ClockId_0_2</a>       W00.OS00.OSCIinst0.OSC     OSCH                   23         W00.OS01.sdiv[21:0]
==================================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element          Drive Element Type     Unconverted Fanout     Sample Instance     Explanation                               
-------------------------------------------------------------------------------------------------------------------------------------------------------
<a href="@|L:D:\Clases\Arqui\2doParcial\word00\word0\synwork\word00_word0_prem.srm@|S:W00.OS01.oscout.Q[0]@|E:W01.outc[5:0]@|F:@syn_dgcc_clockid0_0==1@|M:ClockId_0_0 @XP_NAMES_BY_PROP">ClockId_0_0</a>       W00.OS01.oscout.Q[0]     dffe                   11                     W01.outc[5:0]       Derived clock on input (not legal for GCC)
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######

@N:<a href="@N:FX1143:@XP_HELP">FX1143</a> : <!@TM:1635651252> | Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized. 
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 169MB peak: 169MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)


Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 170MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 90MB peak: 172MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Oct 30 22:34:12 2021

###########################################################]

</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1635651248>
Map & Optimize Report


</pre></samp></body></html>
<html><body><samp><pre>
<!@TC:1635651248>
# Sat Oct 30 22:34:12 2021


Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: Q-2020.03L-SP1
Install: D:\LSCC\diamond\3.12\synpbase
OS: Windows 6.2

Hostname: LILGAMING-PC

Implementation : word0
<a name=mapperReport8></a>Synopsys Lattice Technology Mapper, Version map202003lat, Build 172R, Built Nov  2 2020 09:31:45, @</a>


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 117MB peak: 117MB)

@N:<a href="@N:MF916:@XP_HELP">MF916</a> : <!@TM:1635651255> | Option synthesis_strategy=base is enabled.  
@N:<a href="@N:MF248:@XP_HELP">MF248</a> : <!@TM:1635651255> | Running in 64-bit mode. 
@N:<a href="@N:MF666:@XP_HELP">MF666</a> : <!@TM:1635651255> | Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.) 

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 119MB peak: 128MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 132MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 166MB peak: 166MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 170MB peak: 170MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 172MB peak: 172MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 173MB peak: 173MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 174MB peak: 174MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 174MB peak: 174MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		   466.72ns		  58 /        34

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)

@N:<a href="@N:FX164:@XP_HELP">FX164</a> : <!@TM:1635651255> | The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.   

Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 179MB)


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 143MB peak: 180MB)

Writing Analyst data base D:\Clases\Arqui\2doParcial\word00\word0\synwork\word00_word0_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 179MB peak: 180MB)

Writing EDIF Netlist and constraint files
@N:<a href="@N:FX1056:@XP_HELP">FX1056</a> : <!@TM:1635651255> | Writing EDF file: D:\Clases\Arqui\2doParcial\word00\word0\word00_word0.edi 
@N:<a href="@N:BW106:@XP_HELP">BW106</a> : <!@TM:1635651255> | Synplicity Constraint File capacitance units using default value of 1pF  

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 184MB peak: 184MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 183MB peak: 184MB)

<font color=#A52A2A>@W:<a href="@W:MT420:@XP_HELP">MT420</a> : <!@TM:1635651255> | Found inferred clock oscint00|osc_int_inferred_clock with period 480.77ns. Please declare a user-defined clock on net W00.OS00.sclk.</font> 
@N:<a href="@N:MT615:@XP_HELP">MT615</a> : <!@TM:1635651255> | Found clock div00|oscout_derived_clock with period 480.77ns  


<a name=timingReport9></a>##### START OF TIMING REPORT #####[</a>
# Timing report written on Sat Oct 30 22:34:14 2021
#


Top view:               word00
Requested Frequency:    2.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N:<a href="@N:MT320:@XP_HELP">MT320</a> : <!@TM:1635651255> | This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report. 

@N:<a href="@N:MT322:@XP_HELP">MT322</a> : <!@TM:1635651255> | Clock constraints include only register-to-register paths associated with each individual clock. 



<a name=performanceSummary10></a>Performance Summary</a>
*******************


Worst slack in design: 466.364

                                    Requested     Estimated      Requested     Estimated                 Clock                                              Clock              
Starting Clock                      Frequency     Frequency      Period        Period        Slack       Type                                               Group              
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
div00|oscout_derived_clock          2.1 MHz       1546.3 MHz     480.769       0.647         960.245     derived (from oscint00|osc_int_inferred_clock)     Inferred_clkgroup_0
oscint00|osc_int_inferred_clock     2.1 MHz       69.4 MHz       480.769       14.405        466.364     inferred                                           Inferred_clkgroup_0
===============================================================================================================================================================================





<a name=clockRelationships11></a>Clock Relationships</a>
*******************

Clocks                                                            |    rise  to  rise     |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                         Ending                           |  constraint  slack    |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------------------------------------------
oscint00|osc_int_inferred_clock  oscint00|osc_int_inferred_clock  |  480.769     466.364  |  No paths    -      |  No paths    -      |  No paths    -    
div00|oscout_derived_clock       div00|oscout_derived_clock       |  480.769     960.245  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



<a name=interfaceInfo12></a>Interface Information </a>
*********************

No IO constraint found



====================================
<a name=clockReport13></a>Detailed Report for Clock: div00|oscout_derived_clock</a>
====================================



<a name=startingSlack14></a>Starting Points with Worst Slack</a>
********************************

                  Starting                                                                 Arrival            
Instance          Reference                      Type        Pin     Net                   Time        Slack  
                  Clock                                                                                       
--------------------------------------------------------------------------------------------------------------
W01.outc[0]       div00|oscout_derived_clock     FD1S3IX     Q       outtransist0_c[0]     1.188       960.245
W01.sshift[1]     div00|oscout_derived_clock     FD1S3JX     Q       sshift[1]             1.044       960.389
W01.sshift[2]     div00|oscout_derived_clock     FD1S3JX     Q       sshift[2]             1.044       960.389
W01.sshift[3]     div00|oscout_derived_clock     FD1S3JX     Q       sshift[3]             1.044       960.389
W01.sshift[4]     div00|oscout_derived_clock     FD1S3JX     Q       sshift[4]             1.044       960.389
W01.sshift[0]     div00|oscout_derived_clock     FD1S3JX     Q       sshift[0]             0.972       960.461
==============================================================================================================


<a name=endingSlack15></a>Ending Points with Worst Slack</a>
******************************

                  Starting                                                                 Required            
Instance          Reference                      Type        Pin     Net                   Time         Slack  
                  Clock                                                                                        
---------------------------------------------------------------------------------------------------------------
W01.outc[5]       div00|oscout_derived_clock     FD1S3IX     D       outtransist0_c[0]     961.433      960.245
W01.sshift[4]     div00|oscout_derived_clock     FD1S3JX     D       outtransist0_c[0]     961.433      960.245
W01.outc[1]       div00|oscout_derived_clock     FD1S3IX     D       sshift[1]             961.433      960.389
W01.outc[2]       div00|oscout_derived_clock     FD1S3IX     D       sshift[2]             961.433      960.389
W01.outc[3]       div00|oscout_derived_clock     FD1S3IX     D       sshift[3]             961.433      960.389
W01.outc[4]       div00|oscout_derived_clock     FD1S3IX     D       sshift[4]             961.433      960.389
W01.sshift[0]     div00|oscout_derived_clock     FD1S3JX     D       sshift[1]             961.433      960.389
W01.sshift[1]     div00|oscout_derived_clock     FD1S3JX     D       sshift[2]             961.433      960.389
W01.sshift[2]     div00|oscout_derived_clock     FD1S3JX     D       sshift[3]             961.433      960.389
W01.sshift[3]     div00|oscout_derived_clock     FD1S3JX     D       sshift[4]             961.433      960.389
===============================================================================================================



<a name=worstPaths16></a>Worst Path Information</a>
<a href="D:\Clases\Arqui\2doParcial\word00\word0\word00_word0.srr:srsfD:\Clases\Arqui\2doParcial\word00\word0\word00_word0.srs:fp:27993:28248:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      961.538
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         961.433

    - Propagation time:                      1.188
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 960.245

    Number of logic level(s):                0
    Starting point:                          W01.outc[0] / Q
    Ending point:                            W01.outc[5] / D
    The start point is clocked by            div00|oscout_derived_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            div00|oscout_derived_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    -Timing constraint applied as multi cycle path with factor 2 (from c:div00|oscout_derived_clock to c:div00|oscout_derived_clock)

Instance / Net                    Pin      Pin               Arrival     No. of    
Name                  Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------
W01.outc[0]           FD1S3IX     Q        Out     1.188     1.188 r     -         
outtransist0_c[0]     Net         -        -       -         -           6         
W01.outc[5]           FD1S3IX     D        In      0.000     1.188 r     -         
===================================================================================




====================================
<a name=clockReport17></a>Detailed Report for Clock: oscint00|osc_int_inferred_clock</a>
====================================



<a name=startingSlack18></a>Starting Points with Worst Slack</a>
********************************

                      Starting                                                             Arrival            
Instance              Reference                           Type        Pin     Net          Time        Slack  
                      Clock                                                                                   
--------------------------------------------------------------------------------------------------------------
W00.OS01.sdiv[16]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[16]     1.108       466.364
W00.OS01.sdiv[15]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[15]     1.044       466.428
W00.OS01.sdiv[12]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[12]     1.108       467.453
W00.OS01.sdiv[13]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[13]     1.108       467.453
W00.OS01.sdiv[14]     oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[14]     1.108       467.453
W00.OS01.sdiv[0]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[0]      1.044       467.525
W00.OS01.sdiv[1]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[1]      1.044       467.525
W00.OS01.sdiv[2]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[2]      1.044       467.525
W00.OS01.sdiv[3]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[3]      1.044       467.525
W00.OS01.sdiv[6]      oscint00|osc_int_inferred_clock     FD1S3IX     Q       sdiv[6]      1.044       467.525
==============================================================================================================


<a name=endingSlack19></a>Ending Points with Worst Slack</a>
******************************

                      Starting                                                                Required            
Instance              Reference                           Type        Pin     Net             Time         Slack  
                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------
W00.OS01.sdiv[21]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[21]     480.664      466.364
W00.OS01.sdiv[19]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[19]     480.664      466.507
W00.OS01.sdiv[20]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[20]     480.664      466.507
W00.OS01.sdiv[17]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[17]     480.664      466.649
W00.OS01.sdiv[18]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[18]     480.664      466.649
W00.OS01.sdiv[15]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[15]     480.664      466.792
W00.OS01.sdiv[16]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[16]     480.664      466.792
W00.OS01.sdiv[13]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[13]     480.664      466.935
W00.OS01.sdiv[14]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[14]     480.664      466.935
W00.OS01.sdiv[11]     oscint00|osc_int_inferred_clock     FD1S3IX     D       sdiv_11[11]     480.664      467.078
==================================================================================================================



<a name=worstPaths20></a>Worst Path Information</a>
<a href="D:\Clases\Arqui\2doParcial\word00\word0\word00_word0.srr:srsfD:\Clases\Arqui\2doParcial\word00\word0\word00_word0.srs:fp:33303:39792:@XP_NAMES_GATE">View Worst Path in Analyst</a>
***********************


Path information for path number 1: 
      Requested Period:                      480.769
    - Setup time:                            0.106
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         480.664

    - Propagation time:                      14.300
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     466.364

    Number of logic level(s):                20
    Starting point:                          W00.OS01.sdiv[16] / Q
    Ending point:                            W00.OS01.sdiv[21] / D
    The start point is clocked by            oscint00|osc_int_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK
    The end   point is clocked by            oscint00|osc_int_inferred_clock [rising] (rise=0.000 fall=240.385 period=480.769) on pin CK

Instance / Net                                     Pin      Pin               Arrival      No. of    
Name                                  Type         Name     Dir     Delay     Time         Fan Out(s)
-----------------------------------------------------------------------------------------------------
W00.OS01.sdiv[16]                     FD1S3IX      Q        Out     1.108     1.108 r      -         
sdiv[16]                              Net          -        -       -         -            3         
W00.OS01.oscout_0_sqmuxa_5_i_a2       ORCALUT4     B        In      0.000     1.108 r      -         
W00.OS01.oscout_0_sqmuxa_5_i_a2       ORCALUT4     Z        Out     1.089     2.197 f      -         
N_60                                  Net          -        -       -         -            2         
W00.OS01.oscout_0_sqmuxa_6_i_a2       ORCALUT4     A        In      0.000     2.197 f      -         
W00.OS01.oscout_0_sqmuxa_6_i_a2       ORCALUT4     Z        Out     1.089     3.285 f      -         
N_65                                  Net          -        -       -         -            2         
W00.OS01.oscout_0_sqmuxa_7_i_a2       ORCALUT4     A        In      0.000     3.285 f      -         
W00.OS01.oscout_0_sqmuxa_7_i_a2       ORCALUT4     Z        Out     1.089     4.374 f      -         
N_67                                  Net          -        -       -         -            2         
W00.OS01.oscout_0_sqmuxa_4_i_a2_0     ORCALUT4     A        In      0.000     4.374 f      -         
W00.OS01.oscout_0_sqmuxa_4_i_a2_0     ORCALUT4     Z        Out     1.193     5.567 f      -         
N_68                                  Net          -        -       -         -            4         
W00.OS01.oscout_0_sqmuxa_2_i_a6       ORCALUT4     B        In      0.000     5.567 f      -         
W00.OS01.oscout_0_sqmuxa_2_i_a6       ORCALUT4     Z        Out     1.017     6.584 f      -         
N_54                                  Net          -        -       -         -            1         
W00.OS01.oscout_0_sqmuxa_2_i          ORCALUT4     C        In      0.000     6.584 f      -         
W00.OS01.oscout_0_sqmuxa_2_i          ORCALUT4     Z        Out     1.089     7.673 f      -         
N_18                                  Net          -        -       -         -            2         
W00.OS01.un1_oscout50_4               ORCALUT4     D        In      0.000     7.673 f      -         
W00.OS01.un1_oscout50_4               ORCALUT4     Z        Out     1.089     8.761 r      -         
un1_oscout50_4                        Net          -        -       -         -            2         
W00.OS01.un1_sdiv_cry_0_0_RNO         ORCALUT4     A        In      0.000     8.761 r      -         
W00.OS01.un1_sdiv_cry_0_0_RNO         ORCALUT4     Z        Out     1.017     9.778 f      -         
un1_oscout50_i                        Net          -        -       -         -            1         
W00.OS01.un1_sdiv_cry_0_0             CCU2D        B0       In      0.000     9.778 f      -         
W00.OS01.un1_sdiv_cry_0_0             CCU2D        COUT     Out     1.544     11.323 r     -         
un1_sdiv_cry_0                        Net          -        -       -         -            1         
W00.OS01.un1_sdiv_cry_1_0             CCU2D        CIN      In      0.000     11.323 r     -         
W00.OS01.un1_sdiv_cry_1_0             CCU2D        COUT     Out     0.143     11.466 r     -         
un1_sdiv_cry_2                        Net          -        -       -         -            1         
W00.OS01.un1_sdiv_cry_3_0             CCU2D        CIN      In      0.000     11.466 r     -         
W00.OS01.un1_sdiv_cry_3_0             CCU2D        COUT     Out     0.143     11.608 r     -         
un1_sdiv_cry_4                        Net          -        -       -         -            1         
W00.OS01.un1_sdiv_cry_5_0             CCU2D        CIN      In      0.000     11.608 r     -         
W00.OS01.un1_sdiv_cry_5_0             CCU2D        COUT     Out     0.143     11.751 r     -         
un1_sdiv_cry_6                        Net          -        -       -         -            1         
W00.OS01.un1_sdiv_cry_7_0             CCU2D        CIN      In      0.000     11.751 r     -         
W00.OS01.un1_sdiv_cry_7_0             CCU2D        COUT     Out     0.143     11.894 r     -         
un1_sdiv_cry_8                        Net          -        -       -         -            1         
W00.OS01.un1_sdiv_cry_9_0             CCU2D        CIN      In      0.000     11.894 r     -         
W00.OS01.un1_sdiv_cry_9_0             CCU2D        COUT     Out     0.143     12.037 r     -         
un1_sdiv_cry_10                       Net          -        -       -         -            1         
W00.OS01.un1_sdiv_cry_11_0            CCU2D        CIN      In      0.000     12.037 r     -         
W00.OS01.un1_sdiv_cry_11_0            CCU2D        COUT     Out     0.143     12.180 r     -         
un1_sdiv_cry_12                       Net          -        -       -         -            1         
W00.OS01.un1_sdiv_cry_13_0            CCU2D        CIN      In      0.000     12.180 r     -         
W00.OS01.un1_sdiv_cry_13_0            CCU2D        COUT     Out     0.143     12.322 r     -         
un1_sdiv_cry_14                       Net          -        -       -         -            1         
W00.OS01.un1_sdiv_cry_15_0            CCU2D        CIN      In      0.000     12.322 r     -         
W00.OS01.un1_sdiv_cry_15_0            CCU2D        COUT     Out     0.143     12.465 r     -         
un1_sdiv_cry_16                       Net          -        -       -         -            1         
W00.OS01.un1_sdiv_cry_17_0            CCU2D        CIN      In      0.000     12.465 r     -         
W00.OS01.un1_sdiv_cry_17_0            CCU2D        COUT     Out     0.143     12.608 r     -         
un1_sdiv_cry_18                       Net          -        -       -         -            1         
W00.OS01.un1_sdiv_cry_19_0            CCU2D        CIN      In      0.000     12.608 r     -         
W00.OS01.un1_sdiv_cry_19_0            CCU2D        COUT     Out     0.143     12.751 r     -         
un1_sdiv_cry_20                       Net          -        -       -         -            1         
W00.OS01.un1_sdiv_s_21_0              CCU2D        CIN      In      0.000     12.751 r     -         
W00.OS01.un1_sdiv_s_21_0              CCU2D        S0       Out     1.549     14.300 r     -         
sdiv_11[21]                           Net          -        -       -         -            1         
W00.OS01.sdiv[21]                     FD1S3IX      D        In      0.000     14.300 r     -         
=====================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 184MB peak: 184MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 184MB peak: 184MB)

---------------------------------------
<a name=resourceUsage21></a>Resource Usage Report</a>
Part: lcmxo2_7000he-5

Register bits: 34 of 6864 (0%)
PIC Latch:       0
I/O cells:       20


Details:
CCU2D:          12
FD1S3AX:        1
FD1S3IX:        28
FD1S3JX:        5
GSR:            1
IB:             6
INV:            1
OB:             14
ORCALUT4:       57
OSCH:           1
PUR:            1
VHI:            3
VLO:            4
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 63MB peak: 184MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sat Oct 30 22:34:15 2021

###########################################################]

</pre></samp></body></html>
