Info Session started: Sun Nov 12 23:00:09 2023

Info PROGRAM /home/hassan/imperas-riscv-tests/riscv-ovpsim-plus/bin/Linux64/riscvOVPsimPlus.exe
Info ------------- ENVIRONMENT -------------
Info --------------------------------------
Info -------- FLAGS (from command line)
Info --variant            RV32GCV
Info --override           riscvOVPsim/cpu/add_Extensions=AMFV
Info --override           riscvOVPsim/cpu/vector_version=1.0
Info --override           riscvOVPsim/cpu/VLEN=256
Info --override           riscvOVPsim/cpu/SLEN=256
Info --override           riscvOVPsim/cpu/ELEN=32
Info --override           riscvOVPsim/cpu/Zvfh=T
Info --override           riscvOVPsim/cpu/tval_ii_code=F
Info --program            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW16_LMUL1.elf
Info --signaturedump     
Info --customcontrol     
Info --startcover         rvtest_code_begin
Info --finishcover        rvtest_code_end
Info --cover              basic
Info --extensions         Vb
Info --outputfile         /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW16_LMUL1.basic.coverage.yaml
Info --override           riscvOVPsim/cpu/sigdump/SignatureFile=/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW16_LMUL1.signature.output
Info --override           riscvOVPsim/cpu/sigdump/SignatureGranularity=4
Info --override           riscvOVPsim/cpu/simulateexceptions=T
Info --override           riscvOVPsim/cpu/defaultsemihost=F
Info --logfile            /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW16_LMUL1.log
Info --override           riscvOVPsim/cpu/user_version=2.3
Imperas riscvOVPsimPlus


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Copyright (c) 2005-2023 Imperas Software Ltd.  Contains Imperas Proprietary Information.
Licensed Software, All Rights Reserved.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

riscvOVPsimPlus started: Sun Nov 12 23:00:09 2023


Info (OR_OF) Target 'riscvOVPsim/cpu' has object file read from '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW16_LMUL1.elf'
Info (OR_PH) Program Headers:
Info (OR_PH) Type           Offset     VirtAddr   PhysAddr   FileSiz    MemSiz     Flags Align
Info (OR_PD) PROC           0x00006904 0x00000000 0x00000000 0x00000088 0x00000000 R--   1
Info (OR_PD) LOAD           0x00001000 0x80000000 0x80000000 0x00000d2c 0x00000d2c R-E   1000
Info (OR_PD) LOAD           0x00002000 0x80001000 0x80001000 0x00004904 0x00004904 RW-   1000
Info (SIGNATURE_DUMP_FSB) Found Symbol 'begin_signature' in application at 0x80005390
Info (SIGNATURE_DUMP_FSE) Found Symbol 'end_signature' in application at 0x80005790
Info (SIGNATURE_DUMP_EN) Signature File enabled, file '/home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW16_LMUL1.signature.output'.
Info (SIGNATURE_DUMP_ES) Extracting signature from 0x80005390 size 1024 bytes
Info (SIGNATURE_DUMP_SB) Symbol 'begin_signature' at 0x80005390
Info (SIGNATURE_DUMP_SE) Symbol 'end_signature' at 0x80005790
Info (ICV_PVSN) parameter 'vector_version' is '1.0'
Info (ICV_ALI) Pseudo instructions will be translated
Info (ICV_ST) Starting coverage at 0x80000178
Info (SIGNATURE_DUMP_SFW) Signature Write 1 0x80005390 bytes 1 0xef
Info (ICV_FN) Finishing coverage at 0x80000d10
Info (ICV_WCF) Writing coverage file /home/hassan/imperas-riscv-tests/work/rv32i_m/Vb/VLSE8-V-SEW16_LMUL1.basic.coverage.yaml
Info (ICV_FIN) Instruction Coverage finished
Info ---------------------------------------------------
Info TOTAL INSTRUCTION COVERAGE : Vb
Info   Threshold             : 1
Info   Instructions counted  : 224
Info   Unique instructions   : 4/48 :   8.33%
Info   Coverage points hit   : 180/3762 :   4.78%
Info ---------------------------------------------------
Info (SIGNATURE_DUMP_WTH) Intercept 'write_tohost'. Generate Signature file
56271aef
21519e51
91a8d5fd
bd8f6c65
0466250f
e31ffa64
c737ad3a
e54c8c1e
a8fd2151
660f8f65
e31f1f64
c737ad3a
e54c8c1e
7ca660db
0692dadf
2c63c847
c764ad3a
4c1e8c3a
7ca660db
0692dadf
2c63c847
fbba7ae7
195b62bf
f600a3d1
a6db4c1e
2c6392df
fbba7ae7
195b62bf
f600a3d1
34b80fd4
3aef5ff4
34267ad9
19e76347
f600a3d1
34b80fd4
3aef5ff4
34267ad9
681454c0
67dd3492
b02d663e
3aef00d1
34267ad9
681454c0
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
67dd3492
b02d663e
b2d3f1c5
824d39ae
5233a4dd
d4983650
18fc88d5
37bf4071
d3c52d3e
33dd4dae
fcd59850
3b30bf71
37bf4071
c83b3c30
d1bc7dd8
a968a97f
185088dd
37bf40d5
c83b3c30
d1bc7dd8
a968a97f
62f6cb6d
5b086787
3874f8a5
3b30bf71
687fbcd8
62f6cb6d
5b086787
3874f8a5
6075c1a2
951e8621
4ff09378
5b08677f
387408a5
6075c1a2
951e8621
4ff09378
9b327ba8
b32a4c52
03d5081b
75a274a5
4ff09378
9b327ba8
b32a4c52
03d5081b
17a2fb1a
0b56ed8c
484605f6
b32af052
03d5081b
17a2fb1a
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
0b56ed8c
484605f6
b5aeeeb5
fc9d848f
8dd5cd04
9b1a8042
da4c9686
426b8dfb
ae9d468f
8d04cd04
9b868042
e94c96fb
426b8dfb
e0e9092c
f6323d52
73b3e156
1a42d504
6bfb4c86
e0e9e92c
f6323d52
73b3e156
4bfb003d
86b081d4
f22b6484
f62c3dfb
b3563256
4bfb003d
86b081d4
f22b6484
93b06678
0cc9d6c8
3b9b3ddc
fb3db356
f22bb0d4
93b06678
0cc9d6c8
3b9b3ddc
169dbce8
05252532
a2167b52
b078d684
3b9b3ddc
169dbce8
05252532
a2167b52
9fcbe57f
e92f674b
97056592
05259bdc
a2167b52
9fcbe57f
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
e92f674b
97056592
8bfcad15
4e1181e9
445da8cc
ea35fe19
527e81e3
79e910dd
fc150592
5dcc11e9
7ee33519
e7b3e9dd
79e910dd
0be793b3
c47c5d71
24e0658c
35195de3
e9e97edd
0be7e7b3
c47c5d71
24e0658c
47c6f638
c3a22eae
4ed86866
e7b3e9dd
e08c7c71
47c6f638
c3a22eae
4ed86866
e6b6a11c
4daa96d5
d7a568f0
c3382eae
4ed8a2ae
e6b6a11c
4daa96d5
d7a568f0
66652ebf
dfcadfe1
3be0154f
b61cd866
d7a568f0
66652ebf
dfcadfe1
3be0154f
69150191
f1bcd84d
734b985d
dfcaa5e1
3be0154f
69150191
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
f1bcd84d
734b985d
353308fb
4c45120b
fde223d8
dbee5e94
982bc336
65e3c70c
33454b5d
fdd823d8
2b365e94
98f6e30c
65e3c70c
b64b71f6
86604880
700a8d4e
ee94e2d8
e30c2b36
b64b4bf6
86604880
700a8d4e
63b91dcd
04b11e73
355e64a2
4bf6e30c
0a4e8d4e
63b91dcd
04b11e73
355e64a2
95a74545
8b4ecba8
cd1b37e5
b9cd0a4e
355eb173
95a74545
8b4ecba8
cd1b37e5
4f031546
918f472f
ac98e804
Info 
Info ---------------------------------------------------
Info CPU 'riscvOVPsim/cpu' STATISTICS
Info   Type                  : riscv (RV32GCV)
Info   Nominal MIPS          : 100
Info   Final program counter : 0x8000003c
Info   Simulated instructions: 826
Info   Simulated MIPS        : run too short for meaningful result
Info ---------------------------------------------------
Info 
Info ---------------------------------------------------
Info SIMULATION TIME STATISTICS
Info   Simulated time        : 0.00 seconds
Info   User time             : 0.04 seconds
Info   System time           : 0.01 seconds
Info   Elapsed time          : 0.05 seconds
Info ---------------------------------------------------

riscvOVPsimPlus finished: Sun Nov 12 23:00:09 2023


riscvOVPsimPlus (64-Bit) v20231026.0 Open Virtual Platform simulator from www.IMPERAS.com.
Visit www.IMPERAS.com for multicore debug, verification and analysis solutions.

Info Session ended: Sun Nov 12 23:00:09 2023

