INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/EP_MEM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module EP_MEM
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/PIO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/PIO_EP.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_EP
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/PIO_EP_MEM_ACCESS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_EP_MEM_ACCESS
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/PIO_RX_ENGINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_RX_ENGINE
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/PIO_TO_CTRL.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_TO_CTRL
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/PIO_TX_ENGINE.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module PIO_TX_ENGINE
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/src/verilog-pcie/rtl/arbiter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arbiter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/src/verilog-axis/rtl/axis_adapter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_adapter
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/src/verilog-pcie/rtl/axis_arb_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_arb_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/src/verilog-axis/rtl/axis_async_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_async_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/src/verilog-axis/rtl/axis_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/src/verilog-axis/rtl/axis_register.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_register
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/pci_exp_usrapp_cfg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_cfg
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/pci_exp_usrapp_com.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_com
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/pci_exp_usrapp_pl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_pl
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/pci_exp_usrapp_rx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_rx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/pci_exp_usrapp_tx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pci_exp_usrapp_tx
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/pcie_2_1_rport_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_2_1_rport_7x
INFO: [VRFC 10-311] analyzing module rp_axi_basic_rx_null_gen
INFO: [VRFC 10-311] analyzing module rp_axi_basic_rx_pipeline
INFO: [VRFC 10-311] analyzing module rp_axi_basic_rx
INFO: [VRFC 10-311] analyzing module rp_axi_basic_top
INFO: [VRFC 10-311] analyzing module rp_axi_basic_tx_pipeline
INFO: [VRFC 10-311] analyzing module rp_axi_basic_tx_thrtl_ctl
INFO: [VRFC 10-311] analyzing module rp_axi_basic_tx
INFO: [VRFC 10-311] analyzing module rp_core_top
INFO: [VRFC 10-311] analyzing module rp_gt_common
INFO: [VRFC 10-311] analyzing module rp_gtp_cpllpd_ovrd
INFO: [VRFC 10-311] analyzing module rp_gtp_pipe_drp
INFO: [VRFC 10-311] analyzing module rp_gtp_pipe_rate
INFO: [VRFC 10-311] analyzing module rp_gtp_pipe_reset
INFO: [VRFC 10-311] analyzing module rp_gt_rx_valid_filter_7x
INFO: [VRFC 10-311] analyzing module rp_gt_top
INFO: [VRFC 10-311] analyzing module rp_gt_wrapper
INFO: [VRFC 10-311] analyzing module rp_gtx_cpllpd_ovrd
INFO: [VRFC 10-311] analyzing module rp_pcie2_top
INFO: [VRFC 10-311] analyzing module rp_pcie_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_bram_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_brams_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_bram_top_7x
INFO: [VRFC 10-311] analyzing module rp_pcie_pipe_lane
INFO: [VRFC 10-311] analyzing module rp_pcie_pipe_misc
INFO: [VRFC 10-311] analyzing module rp_pcie_pipe_pipeline
INFO: [VRFC 10-311] analyzing module rp_pcie_top
INFO: [VRFC 10-311] analyzing module rp_pipe_clock
INFO: [VRFC 10-311] analyzing module rp_pipe_drp
INFO: [VRFC 10-311] analyzing module rp_pipe_eq
INFO: [VRFC 10-311] analyzing module rp_pipe_rate
INFO: [VRFC 10-311] analyzing module rp_pipe_reset
INFO: [VRFC 10-311] analyzing module rp_pipe_sync
INFO: [VRFC 10-311] analyzing module rp_pipe_user
INFO: [VRFC 10-311] analyzing module rp_pipe_wrapper
INFO: [VRFC 10-311] analyzing module rp_qpll_drp
INFO: [VRFC 10-311] analyzing module rp_qpll_reset
INFO: [VRFC 10-311] analyzing module rp_qpll_wrapper
INFO: [VRFC 10-311] analyzing module rp_rxeq_scan
INFO: [VRFC 10-311] analyzing module rp_BRAM_SDP_MACRO
INFO: [VRFC 10-311] analyzing module rp_BRAM_TDP_MACRO
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_gt_common.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_common
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_gt_top_temp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_top_temp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_gt_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gt_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_gtp_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_gtp_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_gtp_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_gtp_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtp_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_gtx_cpllpd_ovrd.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_gtx_cpllpd_ovrd
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_pipe_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_pipe_eq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_eq
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_pipe_rate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_rate
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_pipe_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_pipe_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_pipe_user.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_user
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_pipe_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_pipe_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_qpll_drp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_drp
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_qpll_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_qpll_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_qpll_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/gt_pipe_wrapper/source/pcie_7x_0_rxeq_scan.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_7x_0_rxeq_scan
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/pcie_app_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_app_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/pcie_axi_trn_bridge.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_axi_trn_bridge
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/src/crc/pcie_dllp_crc8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_dllp_crc8
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/pcie_top_gtx.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_top_gtx
WARNING: [VRFC 10-3248] data object 'bridge_reset_int' is already declared [/tools/C/research/pcie/copy-pcie/example/pcie_top_gtx.v:480]
WARNING: [VRFC 10-9364] second declaration of 'bridge_reset_int' is ignored [/tools/C/research/pcie/copy-pcie/example/pcie_top_gtx.v:480]
WARNING: [VRFC 10-3248] data object 'bridge_reset_d' is already declared [/tools/C/research/pcie/copy-pcie/example/pcie_top_gtx.v:481]
WARNING: [VRFC 10-9364] second declaration of 'bridge_reset_d' is ignored [/tools/C/research/pcie/copy-pcie/example/pcie_top_gtx.v:481]
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/src/verilog-pcie/rtl/priority_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module priority_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/sys_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/sys_clk_gen_ds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sys_clk_gen_ds
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/tb/vivado_sim/pcie_7x_0_ex/pcie_7x_0_ex/imports/xilinx_pcie_2_1_rport_7x.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pcie_2_1_rport_7x
INFO: [VRFC 10-2263] Analyzing Verilog file "/tools/C/research/pcie/copy-pcie/example/pcie_pipe_wrapper/xilinx_pcie_mmcm.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xilinx_pci_mmcm
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/packages/pcie_datalink_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/dllp/axis_retry_fifo.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_retry_fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/dllp/axis_user_demux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_user_demux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/packages/pcie_phy_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_phy_core/block_alignment.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module block_alignment
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/scrambler/byte_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module byte_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_phy_core/data_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/dllp/dllp2tlp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp2tlp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/dllp/dllp_fc_update.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_fc_update
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/dllp/dllp_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_cfg/pcie_config_reg_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/dllp/dllp_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/dllp/dllp_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dllp_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_phy_core/frame_symbols.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module frame_symbols
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/scrambler/gen1_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen1_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/scrambler/gen3_byte_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen3_byte_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/scrambler/gen3_scramble.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen3_scramble
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_phy_core/lane_management.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lane_management
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_phy_core/ordered_set_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ordered_set_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_phy_core/os_generator.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module os_generator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_phy_core/pack_data.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pack_data
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/packages/pcie_tlp_pkg.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_cfg/pcie_cfg_wrapper.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_cfg_wrapper
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_cfg/pcie_config_decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_cfg/pcie_config_handler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_handler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_cfg/pcie_config_mux.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_mux
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_cfg/pcie_config_reg.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_config_reg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/crc/pcie_datalink_crc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_crc
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/dllp/pcie_datalink_init.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/dllp/pcie_datalink_layer.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_datalink_layer
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/dllp/pcie_flow_ctrl_init.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_flow_ctrl_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/crc/pcie_lcrc16.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_lcrc16
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/crc/pcie_lcrc32.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_lcrc32
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/ltssm/pcie_ltssm_downstream.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_ltssm_downstream
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_phy_core/pcie_phy_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pcie_phy_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_phy_core/phy_receive.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_receive
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/pcie_phy_core/phy_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module phy_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/dllp/retry_management.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module retry_management
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/dllp/retry_transmit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module retry_transmit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/scrambler/scrambler.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module scrambler
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/tools/C/research/pcie/copy-pcie/src/dllp/tlp2dllp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tlp2dllp
