39|407|Public
5000|$|A {{related term}} is {{latching}} current, {{which is the}} minimum additional current that can make up for any missing <b>input</b> (<b>gate)</b> current {{in order to keep}} the device 'ON', in other words to keep the device's internal structure latched.|$|E
50|$|The {{construction}} of DIMS logic gates comprises generating every possible minterm using {{a row of}} C-elements and then gathering the outputs of these using OR gates which generate the true and false output signals. With two dual-rail inputs the gate would be composed of four two-input C-elements. A three <b>input</b> <b>gate</b> uses eight three-input C-elements.|$|E
5000|$|An {{arithmetic}} circuit [...] {{over the}} field [...] and the set of variables [...] is a directed acyclic graph. as follows. Every node in it with indegree zero is called an <b>input</b> <b>gate</b> and is labeled by either a variable [...] or a field element in [...] Every other gate is labeled by either [...] or [...] {{in the first case}} it is a sum gate and in the second a product gate. An arithmetic formula is a circuit in which every gate has outdegree one (and so the underlying graph is a directed tree).|$|E
5000|$|All modes are {{sensitive}} to the <b>GATE</b> <b>input,</b> with <b>GATE</b> high causing normal operation, but the effects of GATE low depend on the mode: ...|$|R
50|$|With E high (enable true), {{the signals}} can {{pass through the}} <b>input</b> <b>gates</b> to the {{encapsulated}} latch; all signal combinations except for (0,0) = hold then immediately reproduce on the (Q,) output, i.e. the latch is transparent.|$|R
3000|$|We {{explore the}} {{effectiveness}} of inter-region dynamic features by analyzing the input weights (only the portions which connect <b>inputs</b> to <b>input</b> <b>gates)</b> of each temporal component in spatial component, M^sp. Figure  6 (b) summarizes the importance of inter-region dynamic features in predicting protest within given states. Large percentages (96.5 [...]...|$|R
5000|$|A Boolean circuit with [...] input bits is a {{directed}} acyclic graph {{in which}} every node (usually called gates in this context) is either an input node of in-degree 0 labeled {{by one of the}} [...] input bits, an AND gate, an OR gate, or a NOT gate. One of these gates is designated as the output gate. Such a circuit naturally computes a function of its [...] inputs. The size of a circuit is the number of gates it contains and its depth is the maximal length of a path from an <b>input</b> <b>gate</b> to the output gate.|$|E
5000|$|An {{arithmetic}} circuit computes a polynomial in {{the following}} natural way. An <b>input</b> <b>gate</b> computes the polynomial it is labeled by. A sum gate [...] computes {{the sum of the}} polynomials computed by its children (a gate [...] is a child of [...] if the directed edge [...] is in the graph). A product gate computes the product of the polynomials computed by its children. Consider the circuit in the figure, for example: the input gates compute (from left to right) [...] and [...] the sum gates compute [...] and [...] and the product gate computes ...|$|E
5000|$|The read {{noise is}} the total of all the {{electronic}} noises in the conversion chain for the pixels in the sensor array. To compare it with photon noise, it must be referred back to its equivalent in photoelectrons, which requires {{the division of the}} noise measured in volts by the conversion gain of the pixel. This is given, for an active pixel sensor, by the voltage at the <b>input</b> (<b>gate)</b> of the read transistor divided by the charge which generates that voltage, [...] This is the inverse of the capacitance of the read transistor gate (and the attached floating diffusion) since capacitance [...] Thus [...]|$|E
5000|$|... #Caption: a and b are <b>input</b> to OR <b>gate</b> with output x. x and c are <b>input</b> to AND <b>gate</b> with output y ...|$|R
40|$|A Quantum Cellular Automaton (QCA) is a {{nanotechnology}} {{which is}} an attractive alternative for transistor based technologies in the near future. A new seven <b>input</b> majority <b>gate</b> in quantum dot cellular automata is proposed in this paper. The basic elements in QCA are majority and inverter gates, therefore using a majority <b>gate</b> with more <b>inputs</b> in QCA circuit will cause reduction in cell count, latency and complexity. Furthermore, by using the proposed seven <b>input</b> majority <b>gate</b> we can design four <b>inputs</b> AND <b>gate</b> and OR gate in only two clock phases. By applying these kinds of gates QCA circuits could be simplified and optimized. In order to prove the functionality of the proposed device, QCADesigner tool and some physical proofs are utilized...|$|R
50|$|In most designs, {{logic gates}} are {{connected}} to form more complex circuits. While no logic <b>gate</b> <b>input</b> can be fed {{by more than one}} output, it is common for one output to be connected to several inputs. The technology used to implement logic gates usually allows a certain number of <b>gate</b> <b>inputs</b> to be wired directly together without additional interfacing circuitry. The maximum fan-out of an output measures its load-driving capability: it is the greatest number of <b>inputs</b> of <b>gates</b> of the same type to which the output can be safely connected.|$|R
40|$|On a GaN {{smart power}} integrated-circuit platform, a {{monolithically}} integrated gate-protected high-voltage AlGaN/GaN enhancement-/depletion-mode high-electron mobility transistor (HEMT) has been proposed. It can sustain large <b>input</b> <b>gate</b> voltage swing (> 20 V) with enhanced safety (no gate failure observed) and improved reliability (no observable shifting of the threshold voltage), and the breakdown voltage is not sacrificed. Such a protection scheme {{with a wide}} <b>input</b> <b>gate</b> bias range also facilitates simple and reliable connections between the gate driver circuits and the power switches without the level shifter circuits for conventional GaN Schottky gate power HEMTs...|$|E
40|$|Based {{upon the}} active line concept, the {{conversion}} mechanisms of microscopic low frequency noise (e. g. generation-recombination noise) {{located in the}} channel of a Field Effect Transistor (FET) which is driven by a large RF signal is demonstrated. The first consequence is that the based band (low frequency) <b>input</b> <b>gate</b> noise voltage spectral density {{is dependent on the}} magnitude of the input RF power applied to the FET. Moreover, the microscopic generation-recombination noise sources located in the channel are responsible of up-converted <b>input</b> <b>gate</b> noise voltage spectral density around the RF frequency...|$|E
40|$|WO 2004055961 A UPAB: 20040802 NOVELTY - The device has a {{transformer}} (105) with an <b>input</b> <b>gate</b> and an output gate, a switch (103) for feeding an input signal {{from a source}} (101) to the <b>input</b> <b>gate</b> and a switching frequency controller (109). The transformer is dimensioned and connected for a transformation ratio of between 1. 5 and 5 to 1 when rated power is fed to the load (107). The controller controls the switching frequency based on a phase shift between a switch current and a load current. DETAILED DESCRIPTION - AN INDEPENDENT CLAIM is also included for the following: (a) a method of driving a variable load with a resonance converter. USE - For driving variable loads. ADVANTAGE - Enables efficient driving of variable loads...|$|E
40|$|A fully {{operational}} engineering telemetry remote module is reported {{that forms the}} basis for a decentralized telemetry system which employs small low powered modules capable of distributing the multiplexer <b>input</b> <b>gates</b> around a spacecraft. The module operates mainly as a harness reducer, allowing data to be transmitted back to a central control core for inclusion in the telemetry bit stream. Each unit is capable of accepting 32 data points in various combinations...|$|R
40|$|We {{construct}} single <b>input</b> logic <b>gates</b> {{using the}} energy sharing collisions of a minimal number of (three) bright optical solitons {{associated with the}} three soliton solution of the integrable Manakov system. As computation requires state changes to represent binary logic, here we {{make use of the}} state change of a particular soliton during its sequential collision with other two solitons for constructing single <b>input</b> <b>gates.</b> As a consequence, we clearly demonstrate the construction of various one-input logic gates such as COPY gate, NOT gate and ONE gate using energy sharing three soliton collision of Manakov system. This type of realization of logic gates just from a three soliton collision (pair-wise interaction) is clearly distinct from the earlier studies which require separate collisions of four solitons. Comment: 22 pages, 7 figure...|$|R
5000|$|... #Caption: The image {{represent}} a 8:3 encoder.4 <b>input</b> OR <b>gates</b> {{have been just}} for simplicity one can also use 2 2inputs OR gates.|$|R
40|$|A {{method is}} {{presented}} {{for determining the}} occurrence of the inertial effect (pulse filtering) in CMOS digital logic gates to overcome the limitations of conventional approaches. It is based on accounting for individual <b>input</b> <b>gate</b> thresholds and a new scheduling mechanism, while maintaining compatibility with existing delay models. Peer Reviewe...|$|E
40|$|A 100 -element quasi-optical {{amplifier}} is presented. The {{active devices}} are custom-fabricated modulation-doped field-effect transistors (MODFETs). Common-mode oscillations were suppressed using resistors in the <b>input</b> <b>gate</b> leads. The grid has 9 dB of gain at 10. 1 GHz. The 3 -dB bandwidth is 1. 2 GHz. We present {{a model for}} the gain of the grid versus frequency and compare measurement with theory...|$|E
40|$|Abstract- Adiabatic {{failures}} due to {{an initial}} peak voltage of VF-TLP measurements were observed at the <b>input</b> <b>gate</b> of a 40 nm CMOS technology. Moreover, a correlation was verified between the failure current of the VF-TLP measurements and failure voltage of CDM testing. Through the transient analyses by a VF-TLP system, {{the performance of a}} diode-stack was better than that of SCRs as an input protection for CDM robustness. I...|$|E
50|$|The {{arithmetic}} {{logic functions}} were fully electronic, implemented with vacuum tubes. The family of logic gates ranged from inverters to {{two and three}} <b>input</b> <b>gates.</b> The <b>input</b> and output levels and operating voltages were compatible between the different gates. Each gate consisted of one inverting vacuum tube amplifier, preceded by a resistor divider input network that defined the logical function. The control logic functions, which only needed to operate once per drum rotation and therefore did not require electronic speed, were electromechanical, implemented with relays.|$|R
40|$|In {{this paper}} we analyse the {{expected}} depth of random circuits of fixed fanin f. Such circuits are built a gate at a time, with the f inputs of each new gate being chosen randomly {{from among the}} previously added gates. The depth of the new gate is defined to be one more than the maximal depth of its <b>input</b> <b>gates.</b> We show that the expected depth of a random circuit with n gates is bounded from above by ef ln n and from below by 2. 04 [...] . f In n...|$|R
40|$|The circuit {{concept of}} {{programmable}} logic gates {{based on the}} controlled quenching of series-connected negative differential resistance (NDR) devices is introduced, along with the detailed logic synthesis and circuit modeling. At the rising edge of a clocked, supply voltage, the NDR devices are quenched in the ascending order of peak currents that can be reordered by the control <b>gates</b> and <b>input</b> <b>gates</b> biases, thus, providing programmable logic functions. The simulated results agree well with the experimental demonstration of the programmable logic gate fabricated by a monolithic integrated resonant tunneling diode/high electron mobility transistor technology...|$|R
40|$|Abstract—This paper {{presents}} fundamental logic structures designed using novel {{quantum dot}} gate FETs with three-state characteristics. This three-state FET manifests {{itself as a}} transistor with a stable ”intermediate ” state, where the drain current remains constant over a range of <b>input</b> <b>gate</b> voltages due {{to a change in}} the threshold voltage over this range. We have developed a simplified circuit model that accounts for this intermediate state. Using this model, we have designed rudimentary logic circuits for use in multiple-valued logic circuits. I...|$|E
40|$|Special purpose CCD {{designed}} for ultra low-noise imaging and spectroscopy applications that require subelectron read noise floors, wherein a non-destructive output circuit operating near its 1 /f noise regime is clocked {{in a special}} manner to read a single pixel multiple times. Off-chip electronics average the multiple values, reducing the random noise by the square-root {{of the number of}} samples taken. Noise floors below 0. 5 electrons rms are possible in this manner. In a preferred embodiment of the invention, a three-phase CCD horizontal register is used to bring a pixel charge packet to an <b>input</b> <b>gate</b> adjacent a floating gate amplifier. The charge is then repeatedly clocked {{back and forth between the}} <b>input</b> <b>gate</b> and the floating gate. Each time the charge is injected into the potential well of the floating gate, it is sensed non-destructively. The floating gate amplifier is provided with a reference voltage of a fixed value and a pre-charge gate for resetting the amplifier between charge samples to a constant gain. After the charge is repeatedly sampled a selected number of times, it is transferred by means of output gates, back into the horizontal register, where it is clocked in a conventional manner to a diffusion MOSFET amplifier. It can then be either sampled (destructively) one more time or otherwise discarded...|$|E
40|$|Among {{the noise}} {{parameters}} {{expressed in the}} reflection coefficient form (Fo, IFOI, /Fo and rn), the noise resistance rn is of critical importance lo the design of low-noise receivers. Very low values of rn allow for optimizing the performance of broad band amplifiers in receiver front-ends. We here present an analysis performed on typical circuit models of FET's which was aimed at assessing the key elements influencing the behavior of rn at microwave frequencies. We found that the noise performance can be improved by tuning {{the value of the}} <b>input</b> (<b>gate,</b> source) inductances which are responsible of the U shaped curves typically observed for rn in MESFET's and HEMT's...|$|E
50|$|Triple emitter {{transistor}} {{in three}} <b>input</b> transistor-transistor logic <b>gates.</b>|$|R
50|$|The A and B inputs must {{be stable}} {{throughout}} this sample time. The output C becomes valid {{during this time}} - and therefore a 1 gate output can't drive another 1 <b>gate's</b> <b>inputs.</b> Hence 1 <b>gates</b> have to feed 3 gates and they in turn have to feed 1 gates.|$|R
50|$|Dual emitter transistor, used in two <b>input</b> transistor-transistor logic <b>gates.</b>|$|R
40|$|We propose and numerically analyze novel {{reconfigurable}} {{logic gates}} using "single-electron spin transistors" (SESTs), which are single-electron transistors (SETs) with ferromagnetic electrodes and islands. The output {{characteristics of a}} SEST depend on the relative magnetization configuration of the ferromagnetic island {{with respect to the}} magnetization of the source and the drain, i. e., high current drive capability in parallel magnetization and low current drive capability in antiparallel magnetization. The summation of multiple input signals can be achieved by directly coupling multiple <b>input</b> <b>gate</b> electrodes to the SEST island, without using a floating gate. A Tucker-type inverter with a variable threshold voltage, a reconfigurable AND/OR logic gate, and a reconfigurable logic gate for all symmetric Boolean functions are proposed and simulated using the Monte Carlo method...|$|E
40|$|This paper {{shows how}} to design {{efficient}} quantum multiplexer circuit borrowed from classical computer design. The design {{will show that}} it is composed of some Toffole gates or C 2 NOT gate and some two input CNOT gates. Every C 2 NOT gate is synthesized and optimized by applying the genetic algorithm {{to get the best}} possible combination for the design of these gate circuits. gate. It is a three <b>input</b> <b>gate.</b> The first two inputs are the controlled inputs and the third one is the target input. This gate has a 3 -bit input and output. If the first two bits are set, it flips the third bit. Following is a table over the input and output bits: Keywords...|$|E
40|$|Quantum-dot Cellular Automata (QCA) {{offers a}} new {{computing}} paradigm in nanotechnology. The basic logic elements of this technology are the inverter and the majority voter. In this paper, we propose a novel complex and universal QCA gate: the And-Or-Inverter (AOI) gate, which is a 5 <b>input</b> <b>gate</b> consisting of 7 cells. This paper presents a detailed simulation-based analysis of the AOI gate {{as well as the}} characterization of QCA defects and study of their effects at logic level. Design implementations using the AOI gate are compared with the conventional CMOS and the majority voter-based QCA methodology. Testing of the AOI gate at logic level is also addressed, unique testing features of designs based on this complex gate have been investigated...|$|E
5000|$|... {{consequently}} no {{current-limiting resistor}} {{is required in}} the <b>gate</b> <b>input</b> ...|$|R
40|$|Sampling {{switches}} have {{a dominant}} role in switched-capacitor circuits and analog-to-digital convertors. Since {{they act as}} <b>input</b> <b>gates,</b> their nonlinearities directly degrade {{the quality of the}} input signals. The scaling-down trend of CMOS technology and increasing demands for high-speed and power-efficient circuits pose design challenge in high-speed sampling switches for low-voltage applications. To address this issue, an optimized CMOS switch is proposed in this paper consisting of a bootstrapped NMOS switch and a boosted PMOS switch as a transmission gate. By utilizing this technique, the nonlinearity resulting from the threshold voltage variation (body effect) of NMOS switch is mitigated, considerably...|$|R
40|$|This paper {{extends the}} {{polynomial}} time algorithm we obtained in [7] to find a minimal cardinal-ity path set that long covers each lead or <b>gate</b> <b>input</b> of a digital logic circuit. The extension of this paper allows one to find, in polynomial time, a minimal cardinality path set that both long and short covers these leads or <b>gate</b> <b>inputs...</b>|$|R
