

================================================================
== Synthesis Summary Report of 'dct'
================================================================
+ General Information: 
    * Date:           Thu Apr  6 15:00:10 2023
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        dct_prj
    * Solution:       solution1 (Vitis Kernel Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvc1156-2-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+-----------+-----+
    |                          Modules                          | Issue|      | Latency |  Latency  | Iteration|         | Trip |          |         |          |            |           |     |
    |                          & Loops                          | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|  BRAM   |    DSP   |     FF     |    LUT    | URAM|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+-----------+-----+
    |+ dct                                                      |     -|  0.00|      444|  4.440e+03|         -|      445|     -|        no|  16 (2%)|  16 (~0%)|  4180 (~0%)|  5907 (2%)|    -|
    | + dct_Pipeline_RD_Loop_Row                                |     -|  0.00|       11|    110.000|         -|       11|     -|        no|        -|         -|   917 (~0%)|  105 (~0%)|    -|
    |  o RD_Loop_Row                                            |     -|  7.30|        9|     90.000|         3|        1|     8|       yes|        -|         -|           -|          -|    -|
    | + dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop                |     -|  3.71|       70|    700.000|         -|       70|     -|        no|        -|   8 (~0%)|   159 (~0%)|  279 (~0%)|    -|
    |  o Row_DCT_Loop_DCT_Outer_Loop                            |     -|  7.30|       68|    680.000|         6|        1|    64|       yes|        -|         -|           -|          -|    -|
    | + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop  |     -|  4.09|       66|    660.000|         -|       66|     -|        no|        -|         -|    24 (~0%)|  166 (~0%)|    -|
    |  o Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop              |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|         -|           -|          -|    -|
    | + dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop                |     -|  3.71|       70|    700.000|         -|       70|     -|        no|        -|   8 (~0%)|   219 (~0%)|  369 (~0%)|    -|
    |  o Col_DCT_Loop_DCT_Outer_Loop                            |     -|  7.30|       68|    680.000|         6|        1|    64|       yes|        -|         -|           -|          -|    -|
    | + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop  |     -|  4.09|       66|    660.000|         -|       66|     -|        no|        -|         -|    24 (~0%)|  166 (~0%)|    -|
    |  o Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop              |     -|  7.30|       64|    640.000|         2|        1|    64|       yes|        -|         -|           -|          -|    -|
    | + dct_Pipeline_WR_Loop_Row                                |     -|  0.00|       11|    110.000|         -|       11|     -|        no|        -|         -|   524 (~0%)|  465 (~0%)|    -|
    |  o WR_Loop_Row                                            |     -|  7.30|        9|     90.000|         3|        1|     8|       yes|        -|         -|           -|          -|    -|
    +-----------------------------------------------------------+------+------+---------+-----------+----------+---------+------+----------+---------+----------+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 16 -> 512  | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 6             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register   | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL       | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER       | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER     | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR     | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | input_r_1  | 0x10   | 32    | W      | Data signal of input_r           |                                                                                    |
| s_axi_control | input_r_2  | 0x14   | 32    | W      | Data signal of input_r           |                                                                                    |
| s_axi_control | output_r_1 | 0x1c   | 32    | W      | Data signal of output_r          |                                                                                    |
| s_axi_control | output_r_2 | 0x20   | 32    | W      | Data signal of output_r          |                                                                                    |
+---------------+------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------+
| Argument | Direction | Datatype |
+----------+-----------+----------+
| input    | inout     | short*   |
| output   | inout     | short*   |
+----------+-----------+----------+

* SW-to-HW Mapping
+----------+---------------+-----------+----------+
| Argument | HW Interface  | HW Type   | HW Usage |
+----------+---------------+-----------+----------+
| input    | m_axi_gmem    | interface |          |
| input    | s_axi_control | interface | offset   |
| output   | m_axi_gmem    | interface |          |
| output   | s_axi_control | interface | offset   |
+----------+---------------+-----------+----------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+--------------+-----------+--------+-------+----------------------------------------------------------------------------------------------+
| HW Interface | Direction | Length | Width | Location                                                                                     |
+--------------+-----------+--------+-------+----------------------------------------------------------------------------------------------+
| m_axi_gmem   | read      | 2      | 512   | C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:74:4 |
| m_axi_gmem   | write     | 2      | 512   | C:/Users/ASUS/git/Vitis-Tutorials/Getting_Started/Vitis_HLS/reference-files/src/dct.cpp:87:4 |
+--------------+-----------+--------+-------+----------------------------------------------------------------------------------------------+


================================================================
== Bind Op Report
================================================================
+-----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                                      | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+-----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + dct                                                     | 16  |        |             |     |        |         |
|  + dct_Pipeline_RD_Loop_Row                               | 0   |        |             |     |        |         |
|    add_ln74_fu_257_p2                                     | -   |        | add_ln74    | add | fabric | 0       |
|  + dct_Pipeline_Row_DCT_Loop_DCT_Outer_Loop               | 8   |        |             |     |        |         |
|    add_ln47_1_fu_337_p2                                   | -   |        | add_ln47_1  | add | fabric | 0       |
|    add_ln47_fu_349_p2                                     | -   |        | add_ln47    | add | fabric | 0       |
|    add_ln34_1_fu_413_p2                                   | -   |        | add_ln34_1  | add | fabric | 0       |
|    mac_muladd_16s_14ns_29s_29_4_1_U15                     | 1   |        | mul_ln31    | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U11                             | 1   |        | mul_ln31_1  | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U12                             | 1   |        | mul_ln31_2  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U16                      | 1   |        | mul_ln31_3  | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U13                             | 1   |        | mul_ln31_4  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U17                      | 1   |        | mul_ln31_5  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29ns_29_4_1_U18                     | 1   |        | mul_ln31_6  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_13ns_29_4_1_U14                     | 1   |        | mul_ln34    | mul | dsp48  | 3       |
|    mac_muladd_16s_14ns_29s_29_4_1_U15                     | 1   |        | add_ln34_2  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U16                      | 1   |        | add_ln34_3  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U17                      | 1   |        | add_ln34_5  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_13ns_29_4_1_U14                     | 1   |        | add_ln34_6  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29ns_29_4_1_U18                     | 1   |        | add_ln34_7  | add | dsp48  | 3       |
|    add_ln34_8_fu_508_p2                                   | -   |        | add_ln34_8  | add | fabric | 0       |
|    add_ln28_fu_419_p2                                     | -   |        | add_ln28    | add | fabric | 0       |
|  + dct_Pipeline_Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop | 0   |        |             |     |        |         |
|    add_ln52_1_fu_105_p2                                   | -   |        | add_ln52_1  | add | fabric | 0       |
|    add_ln52_fu_117_p2                                     | -   |        | add_ln52    | add | fabric | 0       |
|    add_ln55_fu_177_p2                                     | -   |        | add_ln55    | add | fabric | 0       |
|    add_ln55_1_fu_188_p2                                   | -   |        | add_ln55_1  | add | fabric | 0       |
|    add_ln54_fu_194_p2                                     | -   |        | add_ln54    | add | fabric | 0       |
|  + dct_Pipeline_Col_DCT_Loop_DCT_Outer_Loop               | 8   |        |             |     |        |         |
|    add_ln58_1_fu_345_p2                                   | -   |        | add_ln58_1  | add | fabric | 0       |
|    add_ln58_fu_354_p2                                     | -   |        | add_ln58    | add | fabric | 0       |
|    add_ln34_fu_568_p2                                     | -   |        | add_ln34    | add | fabric | 0       |
|    mac_muladd_16s_14ns_29s_29_4_1_U47                     | 1   |        | mul_ln31    | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U43                             | 1   |        | mul_ln31_7  | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U44                             | 1   |        | mul_ln31_8  | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U48                      | 1   |        | mul_ln31_9  | mul | dsp48  | 3       |
|    mul_mul_16s_15s_29_4_1_U45                             | 1   |        | mul_ln31_10 | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U49                      | 1   |        | mul_ln31_11 | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_29ns_29_4_1_U50                     | 1   |        | mul_ln31_12 | mul | dsp48  | 3       |
|    mac_muladd_16s_15s_13ns_29_4_1_U46                     | 1   |        | mul_ln34    | mul | dsp48  | 3       |
|    mac_muladd_16s_14ns_29s_29_4_1_U47                     | 1   |        | add_ln34_9  | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U48                      | 1   |        | add_ln34_10 | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29s_29_4_1_U49                      | 1   |        | add_ln34_12 | add | dsp48  | 3       |
|    mac_muladd_16s_15s_13ns_29_4_1_U46                     | 1   |        | add_ln34_13 | add | dsp48  | 3       |
|    mac_muladd_16s_15s_29ns_29_4_1_U50                     | 1   |        | add_ln34_14 | add | dsp48  | 3       |
|    add_ln34_15_fu_659_p2                                  | -   |        | add_ln34_15 | add | fabric | 0       |
|    add_ln28_fu_574_p2                                     | -   |        | add_ln28    | add | fabric | 0       |
|  + dct_Pipeline_Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop | 0   |        |             |     |        |         |
|    add_ln63_1_fu_105_p2                                   | -   |        | add_ln63_1  | add | fabric | 0       |
|    add_ln63_fu_117_p2                                     | -   |        | add_ln63    | add | fabric | 0       |
|    add_ln66_fu_177_p2                                     | -   |        | add_ln66    | add | fabric | 0       |
|    add_ln66_1_fu_188_p2                                   | -   |        | add_ln66_1  | add | fabric | 0       |
|    add_ln65_fu_194_p2                                     | -   |        | add_ln65    | add | fabric | 0       |
|  + dct_Pipeline_WR_Loop_Row                               | 0   |        |             |     |        |         |
|    add_ln87_fu_232_p2                                     | -   |        | add_ln87    | add | fabric | 0       |
+-----------------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+-----------------------+------+------+--------+-------------------+---------+------+---------+
| Name                  | BRAM | URAM | Pragma | Variable          | Storage | Impl | Latency |
+-----------------------+------+------+--------+-------------------+---------+------+---------+
| + dct                 | 16   | 0    |        |                   |         |      |         |
|   row_outbuf_U        | 1    | -    |        | row_outbuf        | ram_1p  | auto | 1       |
|   col_outbuf_U        | 1    | -    |        | col_outbuf        | ram_1p  | auto | 1       |
|   col_inbuf_U         | 1    | -    |        | col_inbuf         | rom_np  | auto | 1       |
|   buf_2d_in_0_U       | -    | -    |        | buf_2d_in_0       | ram_1p  | auto | 1       |
|   buf_2d_in_1_U       | -    | -    |        | buf_2d_in_1       | ram_1p  | auto | 1       |
|   buf_2d_in_2_U       | -    | -    |        | buf_2d_in_2       | ram_1p  | auto | 1       |
|   buf_2d_in_3_U       | -    | -    |        | buf_2d_in_3       | ram_1p  | auto | 1       |
|   buf_2d_in_4_U       | -    | -    |        | buf_2d_in_4       | ram_1p  | auto | 1       |
|   buf_2d_in_5_U       | -    | -    |        | buf_2d_in_5       | ram_1p  | auto | 1       |
|   buf_2d_in_6_U       | -    | -    |        | buf_2d_in_6       | ram_1p  | auto | 1       |
|   buf_2d_in_7_U       | -    | -    |        | buf_2d_in_7       | ram_1p  | auto | 1       |
|   buf_2d_out_U        | 1    | -    |        | buf_2d_out        | rom_np  | auto | 1       |
|   dct_coeff_table_0_U | -    | -    |        | dct_coeff_table_0 | rom_1p  | auto | 1       |
|   dct_coeff_table_1_U | -    | -    |        | dct_coeff_table_1 | rom_1p  | auto | 1       |
|   dct_coeff_table_2_U | -    | -    |        | dct_coeff_table_2 | rom_1p  | auto | 1       |
|   dct_coeff_table_3_U | -    | -    |        | dct_coeff_table_3 | rom_1p  | auto | 1       |
|   dct_coeff_table_4_U | -    | -    |        | dct_coeff_table_4 | rom_1p  | auto | 1       |
|   dct_coeff_table_5_U | -    | -    |        | dct_coeff_table_5 | rom_1p  | auto | 1       |
|   dct_coeff_table_6_U | -    | -    |        | dct_coeff_table_6 | rom_1p  | auto | 1       |
|   dct_coeff_table_7_U | -    | -    |        | dct_coeff_table_7 | rom_1p  | auto | 1       |
+-----------------------+------+------+--------+-------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
  No pragmas found

