#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
S_0x5582ce3242f0 .scope module, "ripple_carry_adder_tb" "ripple_carry_adder_tb" 2 18;
 .timescale -9 -12;
P_0x5582ce352790 .param/l "NUMBITS" 0 2 19, +C4<00000000000000000000000000001000>;
v0x5582ce3b01e0_0 .var "A", 7 0;
v0x5582ce3b02c0_0 .var "B", 7 0;
v0x5582ce3b03d0_0 .net "carryout", 0 0, L_0x5582ce3b7dc0;  1 drivers
v0x5582ce3b0470_0 .net "carryout2", 0 0, v0x5582ce3afca0_0;  1 drivers
v0x5582ce3b0510_0 .var "clk", 0 0;
v0x5582ce3b0600_0 .var "expected_result", 7 0;
v0x5582ce3b06a0_0 .net "expected_result_carry", 7 0, v0x5582ce3afee0_0;  1 drivers
v0x5582ce3b0760_0 .var/i "failedTests", 31 0;
v0x5582ce3b0820_0 .var "reset", 0 0;
v0x5582ce3b0970_0 .net "result", 7 0, v0x5582ce381390_0;  1 drivers
v0x5582ce3b0a60_0 .var/i "totalTests", 31 0;
E_0x5582ce2734c0 .event posedge, v0x5582ce3b0510_0;
E_0x5582ce274780 .event negedge, v0x5582ce3b0820_0;
S_0x5582ce332de0 .scope module, "uut1" "ripple_carry_adder" 2 51, 3 20 0, S_0x5582ce3242f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "carryin";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "carryout";
P_0x5582ce346ba0 .param/l "NUMBITS" 0 3 20, +C4<00000000000000000000000000001000>;
v0x5582ce380e40_0 .net "A", 7 0, v0x5582ce3b01e0_0;  1 drivers
v0x5582ce380f40_0 .net "B", 7 0, v0x5582ce3b02c0_0;  1 drivers
L_0x7f8a2af1c018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5582ce381020_0 .net/2s *"_ivl_60", 0 0, L_0x7f8a2af1c018;  1 drivers
v0x5582ce3810e0_0 .net "carri", 8 0, L_0x5582ce3b7a70;  1 drivers
L_0x7f8a2af1c060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x5582ce3811c0_0 .net "carryin", 0 0, L_0x7f8a2af1c060;  1 drivers
v0x5582ce3812d0_0 .net "carryout", 0 0, L_0x5582ce3b7dc0;  alias, 1 drivers
v0x5582ce381390_0 .var "result", 7 0;
v0x5582ce381470_0 .net "result_w", 7 0, L_0x5582ce3b7980;  1 drivers
E_0x5582ce275880 .event edge, v0x5582ce381470_0;
L_0x5582ce3b1710 .part v0x5582ce3b01e0_0, 0, 1;
L_0x5582ce3b17b0 .part v0x5582ce3b02c0_0, 0, 1;
L_0x5582ce3b1850 .part L_0x5582ce3b7a70, 0, 1;
L_0x5582ce3b2410 .part v0x5582ce3b01e0_0, 1, 1;
L_0x5582ce3b2570 .part v0x5582ce3b02c0_0, 1, 1;
L_0x5582ce3b26a0 .part L_0x5582ce3b7a70, 1, 1;
L_0x5582ce3b3220 .part v0x5582ce3b01e0_0, 2, 1;
L_0x5582ce3b32c0 .part v0x5582ce3b02c0_0, 2, 1;
L_0x5582ce3b33b0 .part L_0x5582ce3b7a70, 2, 1;
L_0x5582ce3b3f40 .part v0x5582ce3b01e0_0, 3, 1;
L_0x5582ce3b4040 .part v0x5582ce3b02c0_0, 3, 1;
L_0x5582ce3b40e0 .part L_0x5582ce3b7a70, 3, 1;
L_0x5582ce3b4cd0 .part v0x5582ce3b01e0_0, 4, 1;
L_0x5582ce3b4d70 .part v0x5582ce3b02c0_0, 4, 1;
L_0x5582ce3b4e90 .part L_0x5582ce3b7a70, 4, 1;
L_0x5582ce3b5a20 .part v0x5582ce3b01e0_0, 5, 1;
L_0x5582ce3b5b50 .part v0x5582ce3b02c0_0, 5, 1;
L_0x5582ce3b5bf0 .part L_0x5582ce3b7a70, 5, 1;
L_0x5582ce3b6930 .part v0x5582ce3b01e0_0, 6, 1;
L_0x5582ce3b69d0 .part v0x5582ce3b02c0_0, 6, 1;
L_0x5582ce3b5c90 .part L_0x5582ce3b7a70, 6, 1;
L_0x5582ce3b7610 .part v0x5582ce3b01e0_0, 7, 1;
L_0x5582ce3b7770 .part v0x5582ce3b02c0_0, 7, 1;
L_0x5582ce3b7810 .part L_0x5582ce3b7a70, 7, 1;
LS_0x5582ce3b7980_0_0 .concat8 [ 1 1 1 1], v0x5582ce31ba90_0, v0x5582ce2d13d0_0, v0x5582ce3014d0_0, v0x5582ce2df930_0;
LS_0x5582ce3b7980_0_4 .concat8 [ 1 1 1 1], v0x5582ce3177e0_0, v0x5582ce29c710_0, v0x5582ce37ec30_0, v0x5582ce380cd0_0;
L_0x5582ce3b7980 .concat8 [ 4 4 0 0], LS_0x5582ce3b7980_0_0, LS_0x5582ce3b7980_0_4;
LS_0x5582ce3b7a70_0_0 .concat8 [ 1 1 1 1], L_0x7f8a2af1c018, v0x5582ce31ccb0_0, v0x5582ce30e7c0_0, v0x5582ce3027b0_0;
LS_0x5582ce3b7a70_0_4 .concat8 [ 1 1 1 1], v0x5582ce2e50e0_0, v0x5582ce31bde0_0, v0x5582ce282a50_0, v0x5582ce29ee60_0;
LS_0x5582ce3b7a70_0_8 .concat8 [ 1 0 0 0], v0x5582ce380a50_0;
L_0x5582ce3b7a70 .concat8 [ 4 4 1 0], LS_0x5582ce3b7a70_0_0, LS_0x5582ce3b7a70_0_4, LS_0x5582ce3b7a70_0_8;
L_0x5582ce3b7dc0 .part L_0x5582ce3b7a70, 8, 1;
S_0x5582ce2ea910 .scope generate, "genblk1[0]" "genblk1[0]" 3 43, 3 43 0, S_0x5582ce332de0;
 .timescale -9 -12;
P_0x5582ce33e4f0 .param/l "i" 0 3 43, +C4<00>;
S_0x5582ce336a30 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x5582ce2ea910;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x5582ce31d830_0 .net "a", 0 0, L_0x5582ce3b1710;  1 drivers
v0x5582ce31d8f0_0 .net "b", 0 0, L_0x5582ce3b17b0;  1 drivers
v0x5582ce31cc10_0 .net "c_in", 0 0, L_0x5582ce3b1850;  1 drivers
v0x5582ce31ccb0_0 .var "c_out", 0 0;
v0x5582ce31c250_0 .net "c_out_w", 0 0, L_0x5582ce3b1580;  1 drivers
v0x5582ce31b9f0_0 .net "level1", 2 0, L_0x5582ce3b1370;  1 drivers
v0x5582ce31ba90_0 .var "s", 0 0;
E_0x5582ce25dbb0 .event edge, v0x5582ce31d830_0, v0x5582ce31d8f0_0, v0x5582ce31cc10_0, v0x5582ce31e3f0_0;
L_0x5582ce3b0c70 .concat [ 1 1 0 0], L_0x5582ce3b17b0, L_0x5582ce3b1710;
L_0x5582ce3b0f30 .concat [ 1 1 0 0], L_0x5582ce3b1850, L_0x5582ce3b1710;
L_0x5582ce3b11e0 .concat [ 1 1 0 0], L_0x5582ce3b1850, L_0x5582ce3b17b0;
L_0x5582ce3b1370 .concat8 [ 1 1 1 0], L_0x5582ce3b0b20, L_0x5582ce3b0d90, L_0x5582ce3b1070;
S_0x5582ce2ed480 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x5582ce336a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce332490 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce3596e0_0 .net "a", 1 0, L_0x5582ce3b0c70;  1 drivers
v0x5582ce351e60_0 .net "result", 0 0, L_0x5582ce3b0b20;  1 drivers
L_0x5582ce3b0b20 .delay 1 (3000,3000,3000) L_0x5582ce3b0b20/d;
L_0x5582ce3b0b20/d .reduce/and L_0x5582ce3b0c70;
S_0x5582ce33a680 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x5582ce336a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce337660 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce34b7c0_0 .net "a", 1 0, L_0x5582ce3b0f30;  1 drivers
v0x5582ce346270_0 .net "result", 0 0, L_0x5582ce3b0d90;  1 drivers
L_0x5582ce3b0d90 .delay 1 (3000,3000,3000) L_0x5582ce3b0d90/d;
L_0x5582ce3b0d90/d .reduce/and L_0x5582ce3b0f30;
S_0x5582ce2efff0 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x5582ce336a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce33b680 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce3245f0_0 .net "a", 1 0, L_0x5582ce3b11e0;  1 drivers
v0x5582ce32bf20_0 .net "result", 0 0, L_0x5582ce3b1070;  1 drivers
L_0x5582ce3b1070 .delay 1 (3000,3000,3000) L_0x5582ce3b1070/d;
L_0x5582ce3b1070/d .reduce/and L_0x5582ce3b11e0;
S_0x5582ce33e2d0 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x5582ce336a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce31fd80 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x5582ce337410_0 .net "a", 2 0, L_0x5582ce3b1370;  alias, 1 drivers
v0x5582ce31e3f0_0 .net "result", 0 0, L_0x5582ce3b1580;  alias, 1 drivers
L_0x5582ce3b1580 .delay 1 (2000,2000,2000) L_0x5582ce3b1580/d;
L_0x5582ce3b1580/d .reduce/or L_0x5582ce3b1370;
S_0x5582ce2e7da0 .scope generate, "genblk1[1]" "genblk1[1]" 3 43, 3 43 0, S_0x5582ce332de0;
 .timescale -9 -12;
P_0x5582ce31b820 .param/l "i" 0 3 43, +C4<01>;
S_0x5582ce2dcfe0 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x5582ce2e7da0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x5582ce310600_0 .net "a", 0 0, L_0x5582ce3b2410;  1 drivers
v0x5582ce3106c0_0 .net "b", 0 0, L_0x5582ce3b2570;  1 drivers
v0x5582ce30f9e0_0 .net "c_in", 0 0, L_0x5582ce3b26a0;  1 drivers
v0x5582ce30e7c0_0 .var "c_out", 0 0;
v0x5582ce30e860_0 .net "c_out_w", 0 0, L_0x5582ce3b2280;  1 drivers
v0x5582ce30e540_0 .net "level1", 2 0, L_0x5582ce3b2070;  1 drivers
v0x5582ce2d13d0_0 .var "s", 0 0;
E_0x5582ce319ed0 .event edge, v0x5582ce310600_0, v0x5582ce3106c0_0, v0x5582ce30f9e0_0, v0x5582ce3111c0_0;
L_0x5582ce3b1a30 .concat [ 1 1 0 0], L_0x5582ce3b2570, L_0x5582ce3b2410;
L_0x5582ce3b1c60 .concat [ 1 1 0 0], L_0x5582ce3b26a0, L_0x5582ce3b2410;
L_0x5582ce3b1ee0 .concat [ 1 1 0 0], L_0x5582ce3b26a0, L_0x5582ce3b2570;
L_0x5582ce3b2070 .concat8 [ 1 1 1 0], L_0x5582ce3b18f0, L_0x5582ce3b1b20, L_0x5582ce3b1da0;
S_0x5582ce2dfb50 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x5582ce2dcfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3192c0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce318670_0 .net "a", 1 0, L_0x5582ce3b1a30;  1 drivers
v0x5582ce317c60_0 .net "result", 0 0, L_0x5582ce3b18f0;  1 drivers
L_0x5582ce3b18f0 .delay 1 (3000,3000,3000) L_0x5582ce3b18f0/d;
L_0x5582ce3b18f0/d .reduce/and L_0x5582ce3b1a30;
S_0x5582ce3278f0 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x5582ce2dcfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce317430 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce317160_0 .net "a", 1 0, L_0x5582ce3b1c60;  1 drivers
v0x5582ce3157d0_0 .net "result", 0 0, L_0x5582ce3b1b20;  1 drivers
L_0x5582ce3b1b20 .delay 1 (3000,3000,3000) L_0x5582ce3b1b20/d;
L_0x5582ce3b1b20/d .reduce/and L_0x5582ce3b1c60;
S_0x5582ce2e26c0 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x5582ce2dcfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce314c10 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce313ff0_0 .net "a", 1 0, L_0x5582ce3b1ee0;  1 drivers
v0x5582ce312dd0_0 .net "result", 0 0, L_0x5582ce3b1da0;  1 drivers
L_0x5582ce3b1da0 .delay 1 (3000,3000,3000) L_0x5582ce3b1da0/d;
L_0x5582ce3b1da0/d .reduce/and L_0x5582ce3b1ee0;
S_0x5582ce32b540 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x5582ce2dcfe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce314ce0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x5582ce312ba0_0 .net "a", 2 0, L_0x5582ce3b2070;  alias, 1 drivers
v0x5582ce3111c0_0 .net "result", 0 0, L_0x5582ce3b2280;  alias, 1 drivers
L_0x5582ce3b2280 .delay 1 (2000,2000,2000) L_0x5582ce3b2280/d;
L_0x5582ce3b2280/d .reduce/or L_0x5582ce3b2070;
S_0x5582ce2e5230 .scope generate, "genblk1[2]" "genblk1[2]" 3 43, 3 43 0, S_0x5582ce332de0;
 .timescale -9 -12;
P_0x5582ce30cbb0 .param/l "i" 0 3 43, +C4<010>;
S_0x5582ce32f190 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x5582ce2e5230;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x5582ce303f90_0 .net "a", 0 0, L_0x5582ce3b3220;  1 drivers
v0x5582ce304050_0 .net "b", 0 0, L_0x5582ce3b32c0;  1 drivers
v0x5582ce3033d0_0 .net "c_in", 0 0, L_0x5582ce3b33b0;  1 drivers
v0x5582ce3027b0_0 .var "c_out", 0 0;
v0x5582ce302850_0 .net "c_out_w", 0 0, L_0x5582ce3b3090;  1 drivers
v0x5582ce301df0_0 .net "level1", 2 0, L_0x5582ce3b2eb0;  1 drivers
v0x5582ce3014d0_0 .var "s", 0 0;
E_0x5582ce314d30 .event edge, v0x5582ce303f90_0, v0x5582ce304050_0, v0x5582ce3033d0_0, v0x5582ce305920_0;
L_0x5582ce3b2870 .concat [ 1 1 0 0], L_0x5582ce3b32c0, L_0x5582ce3b3220;
L_0x5582ce3b2aa0 .concat [ 1 1 0 0], L_0x5582ce3b33b0, L_0x5582ce3b3220;
L_0x5582ce3b2d20 .concat [ 1 1 0 0], L_0x5582ce3b33b0, L_0x5582ce3b32c0;
L_0x5582ce3b2eb0 .concat8 [ 1 1 1 0], L_0x5582ce3b2780, L_0x5582ce3b2960, L_0x5582ce3b2be0;
S_0x5582ce30f020 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x5582ce32f190;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce30c0e0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce30b450_0 .net "a", 1 0, L_0x5582ce3b2870;  1 drivers
v0x5582ce30aa30_0 .net "result", 0 0, L_0x5582ce3b2780;  1 drivers
L_0x5582ce3b2780 .delay 1 (3000,3000,3000) L_0x5582ce3b2780/d;
L_0x5582ce3b2780/d .reduce/and L_0x5582ce3b2870;
S_0x5582ce2d3290 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x5582ce32f190;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce30a200 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce309f30_0 .net "a", 1 0, L_0x5582ce3b2aa0;  1 drivers
v0x5582ce3085a0_0 .net "result", 0 0, L_0x5582ce3b2960;  1 drivers
L_0x5582ce3b2960 .delay 1 (3000,3000,3000) L_0x5582ce3b2960/d;
L_0x5582ce3b2960/d .reduce/and L_0x5582ce3b2aa0;
S_0x5582ce2d51b0 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x5582ce32f190;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3079e0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce306dc0_0 .net "a", 1 0, L_0x5582ce3b2d20;  1 drivers
v0x5582ce306400_0 .net "result", 0 0, L_0x5582ce3b2be0;  1 drivers
L_0x5582ce3b2be0 .delay 1 (3000,3000,3000) L_0x5582ce3b2be0/d;
L_0x5582ce3b2be0/d .reduce/and L_0x5582ce3b2d20;
S_0x5582ce2d70d0 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x5582ce32f190;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce307ab0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x5582ce305bf0_0 .net "a", 2 0, L_0x5582ce3b2eb0;  alias, 1 drivers
v0x5582ce305920_0 .net "result", 0 0, L_0x5582ce3b3090;  alias, 1 drivers
L_0x5582ce3b3090 .delay 1 (2000,2000,2000) L_0x5582ce3b3090/d;
L_0x5582ce3b3090/d .reduce/or L_0x5582ce3b2eb0;
S_0x5582ce2d8ff0 .scope generate, "genblk1[3]" "genblk1[3]" 3 43, 3 43 0, S_0x5582ce332de0;
 .timescale -9 -12;
P_0x5582ce301250 .param/l "i" 0 3 43, +C4<011>;
S_0x5582ce301860 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x5582ce2d8ff0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x5582ce2e7b80_0 .net "a", 0 0, L_0x5582ce3b3f40;  1 drivers
v0x5582ce2e7c40_0 .net "b", 0 0, L_0x5582ce3b4040;  1 drivers
v0x5582ce2e5010_0 .net "c_in", 0 0, L_0x5582ce3b40e0;  1 drivers
v0x5582ce2e50e0_0 .var "c_out", 0 0;
v0x5582ce2e24a0_0 .net "c_out_w", 0 0, L_0x5582ce3b3db0;  1 drivers
v0x5582ce2e2540_0 .net "level1", 2 0, L_0x5582ce3b3bd0;  1 drivers
v0x5582ce2df930_0 .var "s", 0 0;
E_0x5582ce2d14f0 .event edge, v0x5582ce2e7b80_0, v0x5582ce2e7c40_0, v0x5582ce2e5010_0, v0x5582ce2ea7f0_0;
L_0x5582ce3b3590 .concat [ 1 1 0 0], L_0x5582ce3b4040, L_0x5582ce3b3f40;
L_0x5582ce3b37c0 .concat [ 1 1 0 0], L_0x5582ce3b40e0, L_0x5582ce3b3f40;
L_0x5582ce3b3a40 .concat [ 1 1 0 0], L_0x5582ce3b40e0, L_0x5582ce3b4040;
L_0x5582ce3b3bd0 .concat8 [ 1 1 1 0], L_0x5582ce3b3450, L_0x5582ce3b3680, L_0x5582ce3b3900;
S_0x5582ce313630 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x5582ce301860;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce2feeb0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce36d4e0_0 .net "a", 1 0, L_0x5582ce3b3590;  1 drivers
v0x5582ce2cfd50_0 .net "result", 0 0, L_0x5582ce3b3450;  1 drivers
L_0x5582ce3b3450 .delay 1 (3000,3000,3000) L_0x5582ce3b3450/d;
L_0x5582ce3b3450/d .reduce/and L_0x5582ce3b3590;
S_0x5582ce360e40 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x5582ce301860;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce2fef80 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce2ce7a0_0 .net "a", 1 0, L_0x5582ce3b37c0;  1 drivers
v0x5582ce2cd150_0 .net "result", 0 0, L_0x5582ce3b3680;  1 drivers
L_0x5582ce3b3680 .delay 1 (3000,3000,3000) L_0x5582ce3b3680/d;
L_0x5582ce3b3680/d .reduce/and L_0x5582ce3b37c0;
S_0x5582ce362110 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x5582ce301860;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3379d0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce2ff140_0 .net "a", 1 0, L_0x5582ce3b3a40;  1 drivers
v0x5582ce2efdd0_0 .net "result", 0 0, L_0x5582ce3b3900;  1 drivers
L_0x5582ce3b3900 .delay 1 (3000,3000,3000) L_0x5582ce3b3900/d;
L_0x5582ce3b3900/d .reduce/and L_0x5582ce3b3a40;
S_0x5582ce2ed260 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x5582ce301860;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce2ff220 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x5582ce2ea6f0_0 .net "a", 2 0, L_0x5582ce3b3bd0;  alias, 1 drivers
v0x5582ce2ea7f0_0 .net "result", 0 0, L_0x5582ce3b3db0;  alias, 1 drivers
L_0x5582ce3b3db0 .delay 1 (2000,2000,2000) L_0x5582ce3b3db0/d;
L_0x5582ce3b3db0/d .reduce/or L_0x5582ce3b3bd0;
S_0x5582ce2dcdc0 .scope generate, "genblk1[4]" "genblk1[4]" 3 43, 3 43 0, S_0x5582ce332de0;
 .timescale -9 -12;
P_0x5582ce276fd0 .param/l "i" 0 3 43, +C4<0100>;
S_0x5582ce277090 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x5582ce2dcdc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x5582ce320490_0 .net "a", 0 0, L_0x5582ce3b4cd0;  1 drivers
v0x5582ce320550_0 .net "b", 0 0, L_0x5582ce3b4d70;  1 drivers
v0x5582ce31bd40_0 .net "c_in", 0 0, L_0x5582ce3b4e90;  1 drivers
v0x5582ce31bde0_0 .var "c_out", 0 0;
v0x5582ce31bea0_0 .net "c_out_w", 0 0, L_0x5582ce3b4b40;  1 drivers
v0x5582ce317710_0 .net "level1", 2 0, L_0x5582ce3b4960;  1 drivers
v0x5582ce3177e0_0 .var "s", 0 0;
E_0x5582ce2ffa70 .event edge, v0x5582ce320490_0, v0x5582ce320550_0, v0x5582ce31bd40_0, v0x5582ce320350_0;
L_0x5582ce3b4370 .concat [ 1 1 0 0], L_0x5582ce3b4d70, L_0x5582ce3b4cd0;
L_0x5582ce3b4550 .concat [ 1 1 0 0], L_0x5582ce3b4e90, L_0x5582ce3b4cd0;
L_0x5582ce3b47d0 .concat [ 1 1 0 0], L_0x5582ce3b4e90, L_0x5582ce3b4d70;
L_0x5582ce3b4960 .concat8 [ 1 1 1 0], L_0x5582ce3b4280, L_0x5582ce3b4410, L_0x5582ce3b4690;
S_0x5582ce33eb00 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x5582ce277090;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce33ade0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce33aea0_0 .net "a", 1 0, L_0x5582ce3b4370;  1 drivers
v0x5582ce33afa0_0 .net "result", 0 0, L_0x5582ce3b4280;  1 drivers
L_0x5582ce3b4280 .delay 1 (3000,3000,3000) L_0x5582ce3b4280/d;
L_0x5582ce3b4280/d .reduce/and L_0x5582ce3b4370;
S_0x5582ce3371a0 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x5582ce277090;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce337380 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce333570_0 .net "a", 1 0, L_0x5582ce3b4550;  1 drivers
v0x5582ce333670_0 .net "result", 0 0, L_0x5582ce3b4410;  1 drivers
L_0x5582ce3b4410 .delay 1 (3000,3000,3000) L_0x5582ce3b4410/d;
L_0x5582ce3b4410/d .reduce/and L_0x5582ce3b4550;
S_0x5582ce32f8a0 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x5582ce277090;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce32fa80 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce32bc50_0 .net "a", 1 0, L_0x5582ce3b47d0;  1 drivers
v0x5582ce32bd30_0 .net "result", 0 0, L_0x5582ce3b4690;  1 drivers
L_0x5582ce3b4690 .delay 1 (3000,3000,3000) L_0x5582ce3b4690/d;
L_0x5582ce3b4690/d .reduce/and L_0x5582ce3b47d0;
S_0x5582ce328000 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x5582ce277090;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce328190 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x5582ce32be50_0 .net "a", 2 0, L_0x5582ce3b4960;  alias, 1 drivers
v0x5582ce320350_0 .net "result", 0 0, L_0x5582ce3b4b40;  alias, 1 drivers
L_0x5582ce3b4b40 .delay 1 (2000,2000,2000) L_0x5582ce3b4b40/d;
L_0x5582ce3b4b40/d .reduce/or L_0x5582ce3b4960;
S_0x5582ce313100 .scope generate, "genblk1[5]" "genblk1[5]" 3 43, 3 43 0, S_0x5582ce332de0;
 .timescale -9 -12;
P_0x5582ce313300 .param/l "i" 0 3 43, +C4<0101>;
S_0x5582ce30eaf0 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x5582ce313100;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x5582ce282800_0 .net "a", 0 0, L_0x5582ce3b5a20;  1 drivers
v0x5582ce2828c0_0 .net "b", 0 0, L_0x5582ce3b5b50;  1 drivers
v0x5582ce282980_0 .net "c_in", 0 0, L_0x5582ce3b5bf0;  1 drivers
v0x5582ce282a50_0 .var "c_out", 0 0;
v0x5582ce282b10_0 .net "c_out_w", 0 0, L_0x5582ce3b5890;  1 drivers
v0x5582ce282c00_0 .net "level1", 2 0, L_0x5582ce3b56b0;  1 drivers
v0x5582ce29c710_0 .var "s", 0 0;
E_0x5582ce31bfb0 .event edge, v0x5582ce282800_0, v0x5582ce2828c0_0, v0x5582ce282980_0, v0x5582ce298990_0;
L_0x5582ce3b5070 .concat [ 1 1 0 0], L_0x5582ce3b5b50, L_0x5582ce3b5a20;
L_0x5582ce3b52a0 .concat [ 1 1 0 0], L_0x5582ce3b5bf0, L_0x5582ce3b5a20;
L_0x5582ce3b5520 .concat [ 1 1 0 0], L_0x5582ce3b5bf0, L_0x5582ce3b5b50;
L_0x5582ce3b56b0 .concat8 [ 1 1 1 0], L_0x5582ce3b4f30, L_0x5582ce3b5160, L_0x5582ce3b53e0;
S_0x5582ce30a4e0 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x5582ce30eaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce30a6e0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce305ed0_0 .net "a", 1 0, L_0x5582ce3b5070;  1 drivers
v0x5582ce305fd0_0 .net "result", 0 0, L_0x5582ce3b4f30;  1 drivers
L_0x5582ce3b4f30 .delay 1 (3000,3000,3000) L_0x5582ce3b4f30/d;
L_0x5582ce3b4f30/d .reduce/and L_0x5582ce3b5070;
S_0x5582ce27b9d0 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x5582ce30eaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce27bb80 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce27bc60_0 .net "a", 1 0, L_0x5582ce3b52a0;  1 drivers
v0x5582ce27bd60_0 .net "result", 0 0, L_0x5582ce3b5160;  1 drivers
L_0x5582ce3b5160 .delay 1 (3000,3000,3000) L_0x5582ce3b5160/d;
L_0x5582ce3b5160/d .reduce/and L_0x5582ce3b52a0;
S_0x5582ce27fc80 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x5582ce30eaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce27fe90 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce27ffa0_0 .net "a", 1 0, L_0x5582ce3b5520;  1 drivers
v0x5582ce3060f0_0 .net "result", 0 0, L_0x5582ce3b53e0;  1 drivers
L_0x5582ce3b53e0 .delay 1 (3000,3000,3000) L_0x5582ce3b53e0/d;
L_0x5582ce3b53e0/d .reduce/and L_0x5582ce3b5520;
S_0x5582ce2985e0 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x5582ce30eaf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce2987c0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x5582ce298890_0 .net "a", 2 0, L_0x5582ce3b56b0;  alias, 1 drivers
v0x5582ce298990_0 .net "result", 0 0, L_0x5582ce3b5890;  alias, 1 drivers
L_0x5582ce3b5890 .delay 1 (2000,2000,2000) L_0x5582ce3b5890/d;
L_0x5582ce3b5890/d .reduce/or L_0x5582ce3b56b0;
S_0x5582ce29c880 .scope generate, "genblk1[6]" "genblk1[6]" 3 43, 3 43 0, S_0x5582ce332de0;
 .timescale -9 -12;
P_0x5582ce29ca80 .param/l "i" 0 3 43, +C4<0110>;
S_0x5582ce29d840 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x5582ce29c880;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x5582ce37e100_0 .net "a", 0 0, L_0x5582ce3b6930;  1 drivers
v0x5582ce37e1c0_0 .net "b", 0 0, L_0x5582ce3b69d0;  1 drivers
v0x5582ce37e280_0 .net "c_in", 0 0, L_0x5582ce3b5c90;  1 drivers
v0x5582ce29ee60_0 .var "c_out", 0 0;
v0x5582ce37ea70_0 .net "c_out_w", 0 0, L_0x5582ce3b67a0;  1 drivers
v0x5582ce37eb60_0 .net "level1", 2 0, L_0x5582ce3b65c0;  1 drivers
v0x5582ce37ec30_0 .var "s", 0 0;
E_0x5582ce29cb60 .event edge, v0x5582ce37e100_0, v0x5582ce37e1c0_0, v0x5582ce37e280_0, v0x5582ce37dfe0_0;
L_0x5582ce3b5f80 .concat [ 1 1 0 0], L_0x5582ce3b69d0, L_0x5582ce3b6930;
L_0x5582ce3b61b0 .concat [ 1 1 0 0], L_0x5582ce3b5c90, L_0x5582ce3b6930;
L_0x5582ce3b6430 .concat [ 1 1 0 0], L_0x5582ce3b5c90, L_0x5582ce3b69d0;
L_0x5582ce3b65c0 .concat8 [ 1 1 1 0], L_0x5582ce3b5d30, L_0x5582ce3b6070, L_0x5582ce3b62f0;
S_0x5582ce29daf0 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x5582ce29d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce29ea40 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce29eb70_0 .net "a", 1 0, L_0x5582ce3b5f80;  1 drivers
v0x5582ce29ec70_0 .net "result", 0 0, L_0x5582ce3b5d30;  1 drivers
L_0x5582ce3b5d30 .delay 1 (3000,3000,3000) L_0x5582ce3b5d30/d;
L_0x5582ce3b5d30/d .reduce/and L_0x5582ce3b5f80;
S_0x5582ce29fc40 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x5582ce29d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce29fe20 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce29ff20_0 .net "a", 1 0, L_0x5582ce3b61b0;  1 drivers
v0x5582ce2a0020_0 .net "result", 0 0, L_0x5582ce3b6070;  1 drivers
L_0x5582ce3b6070 .delay 1 (3000,3000,3000) L_0x5582ce3b6070/d;
L_0x5582ce3b6070/d .reduce/and L_0x5582ce3b61b0;
S_0x5582ce239cf0 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x5582ce29d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce239f00 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce23a010_0 .net "a", 1 0, L_0x5582ce3b6430;  1 drivers
v0x5582ce23a0f0_0 .net "result", 0 0, L_0x5582ce3b62f0;  1 drivers
L_0x5582ce3b62f0 .delay 1 (3000,3000,3000) L_0x5582ce3b62f0/d;
L_0x5582ce3b62f0/d .reduce/and L_0x5582ce3b6430;
S_0x5582ce37dbf0 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x5582ce29d840;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce37ddd0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x5582ce37dee0_0 .net "a", 2 0, L_0x5582ce3b65c0;  alias, 1 drivers
v0x5582ce37dfe0_0 .net "result", 0 0, L_0x5582ce3b67a0;  alias, 1 drivers
L_0x5582ce3b67a0 .delay 1 (2000,2000,2000) L_0x5582ce3b67a0/d;
L_0x5582ce3b67a0/d .reduce/or L_0x5582ce3b65c0;
S_0x5582ce37eda0 .scope generate, "genblk1[7]" "genblk1[7]" 3 43, 3 43 0, S_0x5582ce332de0;
 .timescale -9 -12;
P_0x5582ce37efa0 .param/l "i" 0 3 43, +C4<0111>;
S_0x5582ce37f080 .scope module, "looping" "full_adder" 3 44, 4 12 0, S_0x5582ce37eda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "s";
    .port_info 4 /OUTPUT 1 "c_out";
v0x5582ce380800_0 .net "a", 0 0, L_0x5582ce3b7610;  1 drivers
v0x5582ce3808c0_0 .net "b", 0 0, L_0x5582ce3b7770;  1 drivers
v0x5582ce380980_0 .net "c_in", 0 0, L_0x5582ce3b7810;  1 drivers
v0x5582ce380a50_0 .var "c_out", 0 0;
v0x5582ce380b10_0 .net "c_out_w", 0 0, L_0x5582ce3b7480;  1 drivers
v0x5582ce380c00_0 .net "level1", 2 0, L_0x5582ce3b72a0;  1 drivers
v0x5582ce380cd0_0 .var "s", 0 0;
E_0x5582ce37f2e0 .event edge, v0x5582ce380800_0, v0x5582ce3808c0_0, v0x5582ce380980_0, v0x5582ce3806e0_0;
L_0x5582ce3b6c60 .concat [ 1 1 0 0], L_0x5582ce3b7770, L_0x5582ce3b7610;
L_0x5582ce3b6e90 .concat [ 1 1 0 0], L_0x5582ce3b7810, L_0x5582ce3b7610;
L_0x5582ce3b7110 .concat [ 1 1 0 0], L_0x5582ce3b7810, L_0x5582ce3b7770;
L_0x5582ce3b72a0 .concat8 [ 1 1 1 0], L_0x5582ce3b6b20, L_0x5582ce3b6d50, L_0x5582ce3b6fd0;
S_0x5582ce37f370 .scope module, "and1" "slow_and" 4 24, 5 12 0, S_0x5582ce37f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce37f570 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce37f6a0_0 .net "a", 1 0, L_0x5582ce3b6c60;  1 drivers
v0x5582ce37f7a0_0 .net "result", 0 0, L_0x5582ce3b6b20;  1 drivers
L_0x5582ce3b6b20 .delay 1 (3000,3000,3000) L_0x5582ce3b6b20/d;
L_0x5582ce3b6b20/d .reduce/and L_0x5582ce3b6c60;
S_0x5582ce37f8c0 .scope module, "and2" "slow_and" 4 25, 5 12 0, S_0x5582ce37f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce37faa0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce37fbb0_0 .net "a", 1 0, L_0x5582ce3b6e90;  1 drivers
v0x5582ce37fcb0_0 .net "result", 0 0, L_0x5582ce3b6d50;  1 drivers
L_0x5582ce3b6d50 .delay 1 (3000,3000,3000) L_0x5582ce3b6d50/d;
L_0x5582ce3b6d50/d .reduce/and L_0x5582ce3b6e90;
S_0x5582ce37fdd0 .scope module, "and3" "slow_and" 4 26, 5 12 0, S_0x5582ce37f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce37ffe0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce3800f0_0 .net "a", 1 0, L_0x5582ce3b7110;  1 drivers
v0x5582ce3801d0_0 .net "result", 0 0, L_0x5582ce3b6fd0;  1 drivers
L_0x5582ce3b6fd0 .delay 1 (3000,3000,3000) L_0x5582ce3b6fd0/d;
L_0x5582ce3b6fd0/d .reduce/and L_0x5582ce3b7110;
S_0x5582ce3802f0 .scope module, "or1" "slow_or" 4 28, 6 12 0, S_0x5582ce37f080;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3804d0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x5582ce3805e0_0 .net "a", 2 0, L_0x5582ce3b72a0;  alias, 1 drivers
v0x5582ce3806e0_0 .net "result", 0 0, L_0x5582ce3b7480;  alias, 1 drivers
L_0x5582ce3b7480 .delay 1 (2000,2000,2000) L_0x5582ce3b7480/d;
L_0x5582ce3b7480/d .reduce/or L_0x5582ce3b72a0;
S_0x5582ce3815f0 .scope module, "uut2" "carry_look_ahead_adder" 2 59, 7 20 0, S_0x5582ce3242f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "A";
    .port_info 1 /INPUT 8 "B";
    .port_info 2 /INPUT 1 "carryin";
    .port_info 3 /OUTPUT 8 "result";
    .port_info 4 /OUTPUT 1 "carryout";
P_0x5582ce3817f0 .param/l "NUMBITS" 0 7 20, +C4<00000000000000000000000000001000>;
L_0x7f8a2af1c0a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x5582ce3c01a0 .functor BUFZ 1, L_0x7f8a2af1c0a8, C4<0>, C4<0>, C4<0>;
v0x5582ce3af860_0 .net "A", 7 0, v0x5582ce3b01e0_0;  alias, 1 drivers
v0x5582ce3af970_0 .net "B", 7 0, v0x5582ce3b02c0_0;  alias, 1 drivers
v0x5582ce3afa40_0 .net *"_ivl_78", 0 0, L_0x5582ce3c01a0;  1 drivers
RS_0x7f8a2af6a958 .resolv tri, v0x5582ce39c770_0, L_0x5582ce3cc7a0;
v0x5582ce3afb10_0 .net8 "carries", 8 0, RS_0x7f8a2af6a958;  2 drivers
v0x5582ce3afc00_0 .net "carryin", 0 0, L_0x7f8a2af1c0a8;  1 drivers
v0x5582ce3afca0_0 .var "carryout", 0 0;
v0x5582ce3afd40_0 .net "g", 7 0, L_0x5582ce3bdcb0;  1 drivers
v0x5582ce3afe10_0 .net "p", 7 0, L_0x5582ce3bdda0;  1 drivers
v0x5582ce3afee0_0 .var "result", 7 0;
v0x5582ce3b0030_0 .net "result_w", 7 0, L_0x5582ce3bdfc0;  1 drivers
E_0x5582ce381940 .event edge, v0x5582ce39c770_0, v0x5582ce3b0030_0;
L_0x5582ce3b8830 .part v0x5582ce3b01e0_0, 0, 1;
L_0x5582ce3b88d0 .part v0x5582ce3b02c0_0, 0, 1;
L_0x5582ce3b8970 .part RS_0x7f8a2af6a958, 0, 1;
L_0x5582ce3b9280 .part v0x5582ce3b01e0_0, 1, 1;
L_0x5582ce3b9320 .part v0x5582ce3b02c0_0, 1, 1;
L_0x5582ce3b93c0 .part RS_0x7f8a2af6a958, 1, 1;
L_0x5582ce3b9cc0 .part v0x5582ce3b01e0_0, 2, 1;
L_0x5582ce3b9df0 .part v0x5582ce3b02c0_0, 2, 1;
L_0x5582ce3b9f70 .part RS_0x7f8a2af6a958, 2, 1;
L_0x5582ce3ba870 .part v0x5582ce3b01e0_0, 3, 1;
L_0x5582ce3baa00 .part v0x5582ce3b02c0_0, 3, 1;
L_0x5582ce3bab30 .part RS_0x7f8a2af6a958, 3, 1;
L_0x5582ce3bb410 .part v0x5582ce3b01e0_0, 4, 1;
L_0x5582ce3bb540 .part v0x5582ce3b02c0_0, 4, 1;
L_0x5582ce3bb6f0 .part RS_0x7f8a2af6a958, 4, 1;
L_0x5582ce3bbfb0 .part v0x5582ce3b01e0_0, 5, 1;
L_0x5582ce3bc170 .part v0x5582ce3b02c0_0, 5, 1;
L_0x5582ce3bc4b0 .part RS_0x7f8a2af6a958, 5, 1;
L_0x5582ce3bce10 .part v0x5582ce3b01e0_0, 6, 1;
L_0x5582ce3bceb0 .part v0x5582ce3b02c0_0, 6, 1;
L_0x5582ce3bc550 .part RS_0x7f8a2af6a958, 6, 1;
L_0x5582ce3bd8b0 .part v0x5582ce3b01e0_0, 7, 1;
L_0x5582ce3bda10 .part v0x5582ce3b02c0_0, 7, 1;
L_0x5582ce3bdb40 .part RS_0x7f8a2af6a958, 7, 1;
LS_0x5582ce3bdcb0_0_0 .concat8 [ 1 1 1 1], v0x5582ce39ec40_0, v0x5582ce3a11d0_0, v0x5582ce3a3750_0, v0x5582ce3a5cf0_0;
LS_0x5582ce3bdcb0_0_4 .concat8 [ 1 1 1 1], v0x5582ce3a8270_0, v0x5582ce3aa7f0_0, v0x5582ce3acd70_0, v0x5582ce3af330_0;
L_0x5582ce3bdcb0 .concat8 [ 4 4 0 0], LS_0x5582ce3bdcb0_0_0, LS_0x5582ce3bdcb0_0_4;
LS_0x5582ce3bdda0_0_0 .concat8 [ 1 1 1 1], v0x5582ce39edd0_0, v0x5582ce3a1360_0, v0x5582ce3a38e0_0, v0x5582ce3a5e80_0;
LS_0x5582ce3bdda0_0_4 .concat8 [ 1 1 1 1], v0x5582ce3a8400_0, v0x5582ce3aa980_0, v0x5582ce3acf00_0, v0x5582ce3af4c0_0;
L_0x5582ce3bdda0 .concat8 [ 4 4 0 0], LS_0x5582ce3bdda0_0_0, LS_0x5582ce3bdda0_0_4;
LS_0x5582ce3bdfc0_0_0 .concat8 [ 1 1 1 1], v0x5582ce39ef40_0, v0x5582ce3a14d0_0, v0x5582ce3a3a50_0, v0x5582ce3a5ff0_0;
LS_0x5582ce3bdfc0_0_4 .concat8 [ 1 1 1 1], v0x5582ce3a8570_0, v0x5582ce3aaaf0_0, v0x5582ce3ad070_0, v0x5582ce3af630_0;
L_0x5582ce3bdfc0 .concat8 [ 4 4 0 0], LS_0x5582ce3bdfc0_0_0, LS_0x5582ce3bdfc0_0_4;
L_0x5582ce3cc7a0 .part/pv L_0x5582ce3c01a0, 0, 1, 9;
S_0x5582ce3819a0 .scope module, "cla_logic" "carry_look_ahead_logic" 7 33, 8 20 0, S_0x5582ce3815f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "p";
    .port_info 1 /INPUT 8 "g";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 9 "c";
P_0x5582ce381ba0 .param/l "NUMBITS" 0 8 20, +C4<00000000000000000000000000001000>;
o0x7f8a2af6a928 .functor BUFZ 1, C4<z>; HiZ drive
; Elide local net with no drivers, v0x5582ce39c670_0 name=_ivl_91
v0x5582ce39c770_0 .var "c", 8 0;
v0x5582ce39c850_0 .net "c_in", 0 0, L_0x7f8a2af1c0a8;  alias, 1 drivers
v0x5582ce39c920_0 .net "c_w", 8 0, L_0x5582ce3cc980;  1 drivers
v0x5582ce39ca00_0 .net "g", 7 0, L_0x5582ce3bdcb0;  alias, 1 drivers
v0x5582ce39cb30_0 .net "p", 7 0, L_0x5582ce3bdda0;  alias, 1 drivers
E_0x5582ce381ca0 .event edge, v0x5582ce39c920_0;
L_0x5582ce3be1f0 .part L_0x5582ce3bdcb0, 0, 1;
L_0x5582ce3be560 .part L_0x5582ce3bdda0, 0, 1;
L_0x5582ce3be8d0 .part L_0x5582ce3bdcb0, 1, 1;
L_0x5582ce3bec30 .part L_0x5582ce3bdda0, 0, 2;
L_0x5582ce3bef90 .part L_0x5582ce3bdcb0, 0, 1;
L_0x5582ce3bf030 .part L_0x5582ce3bdda0, 1, 1;
L_0x5582ce3bf570 .part L_0x5582ce3bdcb0, 2, 1;
L_0x5582ce3bf890 .part L_0x5582ce3bdda0, 0, 3;
L_0x5582ce3bfc40 .part L_0x5582ce3bdcb0, 0, 1;
L_0x5582ce3bfce0 .part L_0x5582ce3bdda0, 1, 2;
L_0x5582ce3c0060 .part L_0x5582ce3bdcb0, 1, 1;
L_0x5582ce3c0100 .part L_0x5582ce3bdda0, 2, 1;
L_0x5582ce3c07d0 .part L_0x5582ce3bdcb0, 3, 1;
L_0x5582ce3c0af0 .part L_0x5582ce3bdda0, 0, 4;
L_0x5582ce3c0e90 .part L_0x5582ce3bdcb0, 0, 1;
L_0x5582ce3c0f30 .part L_0x5582ce3bdda0, 1, 3;
L_0x5582ce3c1330 .part L_0x5582ce3bdcb0, 1, 1;
L_0x5582ce3c13d0 .part L_0x5582ce3bdda0, 2, 2;
L_0x5582ce3c17e0 .part L_0x5582ce3bdcb0, 2, 1;
L_0x5582ce3c1880 .part L_0x5582ce3bdda0, 3, 1;
L_0x5582ce3c1e30 .part L_0x5582ce3bdcb0, 4, 1;
L_0x5582ce3c2150 .part L_0x5582ce3bdda0, 0, 5;
L_0x5582ce3c2530 .part L_0x5582ce3bdcb0, 0, 1;
L_0x5582ce3c25d0 .part L_0x5582ce3bdda0, 1, 4;
L_0x5582ce3c2a10 .part L_0x5582ce3bdcb0, 1, 1;
L_0x5582ce3c2ab0 .part L_0x5582ce3bdda0, 2, 3;
L_0x5582ce3c2f00 .part L_0x5582ce3bdcb0, 2, 1;
L_0x5582ce3c31b0 .part L_0x5582ce3bdda0, 3, 2;
L_0x5582ce3c3820 .part L_0x5582ce3bdcb0, 3, 1;
L_0x5582ce3c38c0 .part L_0x5582ce3bdda0, 4, 1;
L_0x5582ce3c3fb0 .part L_0x5582ce3bdcb0, 5, 1;
L_0x5582ce3c42d0 .part L_0x5582ce3bdda0, 0, 6;
L_0x5582ce3c4700 .part L_0x5582ce3bdcb0, 0, 1;
L_0x5582ce3c47a0 .part L_0x5582ce3bdda0, 1, 5;
L_0x5582ce3c4c30 .part L_0x5582ce3bdcb0, 1, 1;
L_0x5582ce3c4cd0 .part L_0x5582ce3bdda0, 2, 4;
L_0x5582ce3c5080 .part L_0x5582ce3bdcb0, 2, 1;
L_0x5582ce3c5120 .part L_0x5582ce3bdda0, 3, 3;
L_0x5582ce3c55d0 .part L_0x5582ce3bdcb0, 3, 1;
L_0x5582ce3c5670 .part L_0x5582ce3bdda0, 4, 2;
L_0x5582ce3c5b30 .part L_0x5582ce3bdcb0, 4, 1;
L_0x5582ce3c5bd0 .part L_0x5582ce3bdda0, 5, 1;
L_0x5582ce3c6370 .part L_0x5582ce3bdcb0, 6, 1;
L_0x5582ce3c6690 .part L_0x5582ce3bdda0, 0, 7;
L_0x5582ce3c6b20 .part L_0x5582ce3bdcb0, 0, 1;
L_0x5582ce3c6bc0 .part L_0x5582ce3bdda0, 1, 6;
L_0x5582ce3c70b0 .part L_0x5582ce3bdcb0, 1, 1;
L_0x5582ce3c7150 .part L_0x5582ce3bdda0, 2, 5;
L_0x5582ce3c7650 .part L_0x5582ce3bdcb0, 2, 1;
L_0x5582ce3c76f0 .part L_0x5582ce3bdda0, 3, 4;
L_0x5582ce3c7c00 .part L_0x5582ce3bdcb0, 3, 1;
L_0x5582ce3c7ca0 .part L_0x5582ce3bdda0, 4, 3;
L_0x5582ce3c81c0 .part L_0x5582ce3bdcb0, 4, 1;
L_0x5582ce3c8260 .part L_0x5582ce3bdda0, 5, 2;
L_0x5582ce3c8790 .part L_0x5582ce3bdcb0, 5, 1;
L_0x5582ce3c8830 .part L_0x5582ce3bdda0, 6, 1;
L_0x5582ce3c90e0 .part L_0x5582ce3bdcb0, 7, 1;
L_0x5582ce3c9630 .part L_0x5582ce3bdcb0, 0, 1;
L_0x5582ce3c98b0 .part L_0x5582ce3bdda0, 1, 7;
L_0x5582ce3ca030 .part L_0x5582ce3bdcb0, 1, 1;
L_0x5582ce3ca2c0 .part L_0x5582ce3bdda0, 2, 6;
L_0x5582ce3ca630 .part L_0x5582ce3bdcb0, 2, 1;
L_0x5582ce3ca8d0 .part L_0x5582ce3bdda0, 3, 5;
L_0x5582ce3cac40 .part L_0x5582ce3bdcb0, 3, 1;
L_0x5582ce3caef0 .part L_0x5582ce3bdda0, 4, 4;
L_0x5582ce3cb260 .part L_0x5582ce3bdcb0, 4, 1;
L_0x5582ce3cb520 .part L_0x5582ce3bdda0, 5, 3;
L_0x5582ce3cb890 .part L_0x5582ce3bdcb0, 5, 1;
L_0x5582ce3cbb60 .part L_0x5582ce3bdda0, 6, 2;
L_0x5582ce3cbed0 .part L_0x5582ce3bdcb0, 6, 1;
L_0x5582ce3cc1b0 .part L_0x5582ce3bdda0, 7, 1;
LS_0x5582ce3cc980_0_0 .concat [ 1 1 1 1], o0x7f8a2af6a928, L_0x5582ce3be0b0, L_0x5582ce3be790, L_0x5582ce3bf430;
LS_0x5582ce3cc980_0_4 .concat [ 1 1 1 1], L_0x5582ce3c0580, L_0x5582ce3c1cf0, L_0x5582ce3c3e70, L_0x5582ce3c6230;
LS_0x5582ce3cc980_0_8 .concat [ 1 0 0 0], L_0x5582ce3c8fa0;
L_0x5582ce3cc980 .concat [ 4 4 1 0], LS_0x5582ce3cc980_0_0, LS_0x5582ce3cc980_0_4, LS_0x5582ce3cc980_0_8;
S_0x5582ce381d20 .scope generate, "genblk1[1]" "genblk1[1]" 8 32, 8 32 0, S_0x5582ce3819a0;
 .timescale -9 -12;
P_0x5582ce381f40 .param/l "i" 0 8 32, +C4<01>;
v0x5582ce382e40_0 .net *"_ivl_0", 0 0, L_0x5582ce3be1f0;  1 drivers
v0x5582ce382f20_0 .net "stage_w", 0 0, L_0x5582ce3be420;  1 drivers
L_0x5582ce3be290 .concat [ 1 1 0 0], L_0x5582ce3be420, L_0x5582ce3be1f0;
S_0x5582ce382020 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x5582ce381d20;
 .timescale -9 -12;
P_0x5582ce382220 .param/l "j" 0 8 34, +C4<00>;
v0x5582ce382830_0 .net *"_ivl_0", 0 0, L_0x5582ce3be560;  1 drivers
L_0x5582ce3be600 .concat [ 1 1 0 0], L_0x5582ce3be560, L_0x7f8a2af1c0a8;
S_0x5582ce382300 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce382020;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3824e0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce382610_0 .net "a", 1 0, L_0x5582ce3be600;  1 drivers
v0x5582ce382710_0 .net "result", 0 0, L_0x5582ce3be420;  alias, 1 drivers
L_0x5582ce3be420 .delay 1 (3000,3000,3000) L_0x5582ce3be420/d;
L_0x5582ce3be420/d .reduce/and L_0x5582ce3be600;
S_0x5582ce382910 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x5582ce381d20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce382b10 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000010>;
v0x5582ce382c20_0 .net "a", 1 0, L_0x5582ce3be290;  1 drivers
v0x5582ce382d20_0 .net "result", 0 0, L_0x5582ce3be0b0;  1 drivers
L_0x5582ce3be0b0 .delay 1 (2000,2000,2000) L_0x5582ce3be0b0/d;
L_0x5582ce3be0b0/d .reduce/or L_0x5582ce3be290;
S_0x5582ce383010 .scope generate, "genblk1[2]" "genblk1[2]" 8 32, 8 32 0, S_0x5582ce3819a0;
 .timescale -9 -12;
P_0x5582ce383210 .param/l "i" 0 8 32, +C4<010>;
v0x5582ce384ad0_0 .net *"_ivl_0", 0 0, L_0x5582ce3be8d0;  1 drivers
v0x5582ce384bb0_0 .net "stage_w", 1 0, L_0x5582ce3bf2a0;  1 drivers
L_0x5582ce3bea00 .concat [ 2 1 0 0], L_0x5582ce3bf2a0, L_0x5582ce3be8d0;
L_0x5582ce3bf2a0 .concat8 [ 1 1 0 0], L_0x5582ce3beaf0, L_0x5582ce3bee50;
S_0x5582ce3832d0 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x5582ce383010;
 .timescale -9 -12;
P_0x5582ce3834d0 .param/l "j" 0 8 34, +C4<00>;
v0x5582ce383ae0_0 .net *"_ivl_0", 1 0, L_0x5582ce3bec30;  1 drivers
L_0x5582ce3bed60 .concat [ 2 1 0 0], L_0x5582ce3bec30, L_0x7f8a2af1c0a8;
S_0x5582ce3835b0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce3832d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce383790 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x5582ce3838c0_0 .net "a", 2 0, L_0x5582ce3bed60;  1 drivers
v0x5582ce3839c0_0 .net "result", 0 0, L_0x5582ce3beaf0;  1 drivers
L_0x5582ce3beaf0 .delay 1 (3000,3000,3000) L_0x5582ce3beaf0/d;
L_0x5582ce3beaf0/d .reduce/and L_0x5582ce3bed60;
S_0x5582ce383bc0 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x5582ce383010;
 .timescale -9 -12;
P_0x5582ce383de0 .param/l "j" 0 8 34, +C4<01>;
v0x5582ce3843d0_0 .net *"_ivl_0", 0 0, L_0x5582ce3bef90;  1 drivers
v0x5582ce3844b0_0 .net *"_ivl_1", 0 0, L_0x5582ce3bf030;  1 drivers
L_0x5582ce3bf110 .concat [ 1 1 0 0], L_0x5582ce3bf030, L_0x5582ce3bef90;
S_0x5582ce383ea0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce383bc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce384080 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce3841b0_0 .net "a", 1 0, L_0x5582ce3bf110;  1 drivers
v0x5582ce3842b0_0 .net "result", 0 0, L_0x5582ce3bee50;  1 drivers
L_0x5582ce3bee50 .delay 1 (3000,3000,3000) L_0x5582ce3bee50/d;
L_0x5582ce3bee50/d .reduce/and L_0x5582ce3bf110;
S_0x5582ce384590 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x5582ce383010;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3847a0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000011>;
v0x5582ce3848b0_0 .net "a", 2 0, L_0x5582ce3bea00;  1 drivers
v0x5582ce3849b0_0 .net "result", 0 0, L_0x5582ce3be790;  1 drivers
L_0x5582ce3be790 .delay 1 (2000,2000,2000) L_0x5582ce3be790/d;
L_0x5582ce3be790/d .reduce/or L_0x5582ce3bea00;
S_0x5582ce384c90 .scope generate, "genblk1[3]" "genblk1[3]" 8 32, 8 32 0, S_0x5582ce3819a0;
 .timescale -9 -12;
P_0x5582ce384ec0 .param/l "i" 0 8 32, +C4<011>;
v0x5582ce387150_0 .net *"_ivl_0", 0 0, L_0x5582ce3bf570;  1 drivers
v0x5582ce387230_0 .net "stage_w", 2 0, L_0x5582ce3c03a0;  1 drivers
L_0x5582ce3bf610 .concat [ 3 1 0 0], L_0x5582ce3c03a0, L_0x5582ce3bf570;
L_0x5582ce3c03a0 .concat8 [ 1 1 1 0], L_0x5582ce3bf750, L_0x5582ce3bfb50, L_0x5582ce3bff20;
S_0x5582ce384f80 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x5582ce384c90;
 .timescale -9 -12;
P_0x5582ce385180 .param/l "j" 0 8 34, +C4<00>;
v0x5582ce385790_0 .net *"_ivl_0", 2 0, L_0x5582ce3bf890;  1 drivers
L_0x5582ce3bf980 .concat [ 3 1 0 0], L_0x5582ce3bf890, L_0x7f8a2af1c0a8;
S_0x5582ce385260 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce384f80;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce385440 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000100>;
v0x5582ce385570_0 .net "a", 3 0, L_0x5582ce3bf980;  1 drivers
v0x5582ce385670_0 .net "result", 0 0, L_0x5582ce3bf750;  1 drivers
L_0x5582ce3bf750 .delay 1 (3000,3000,3000) L_0x5582ce3bf750/d;
L_0x5582ce3bf750/d .reduce/and L_0x5582ce3bf980;
S_0x5582ce385870 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x5582ce384c90;
 .timescale -9 -12;
P_0x5582ce385a90 .param/l "j" 0 8 34, +C4<01>;
v0x5582ce386080_0 .net *"_ivl_0", 0 0, L_0x5582ce3bfc40;  1 drivers
v0x5582ce386160_0 .net *"_ivl_1", 1 0, L_0x5582ce3bfce0;  1 drivers
L_0x5582ce3bfde0 .concat [ 2 1 0 0], L_0x5582ce3bfce0, L_0x5582ce3bfc40;
S_0x5582ce385b50 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce385870;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce385d30 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x5582ce385e60_0 .net "a", 2 0, L_0x5582ce3bfde0;  1 drivers
v0x5582ce385f60_0 .net "result", 0 0, L_0x5582ce3bfb50;  1 drivers
L_0x5582ce3bfb50 .delay 1 (3000,3000,3000) L_0x5582ce3bfb50/d;
L_0x5582ce3bfb50/d .reduce/and L_0x5582ce3bfde0;
S_0x5582ce386240 .scope generate, "genblk2[2]" "genblk2[2]" 8 34, 8 34 0, S_0x5582ce384c90;
 .timescale -9 -12;
P_0x5582ce386470 .param/l "j" 0 8 34, +C4<010>;
v0x5582ce386a60_0 .net *"_ivl_0", 0 0, L_0x5582ce3c0060;  1 drivers
v0x5582ce386b40_0 .net *"_ivl_1", 0 0, L_0x5582ce3c0100;  1 drivers
L_0x5582ce3c0210 .concat [ 1 1 0 0], L_0x5582ce3c0100, L_0x5582ce3c0060;
S_0x5582ce386530 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce386240;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce386710 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce386840_0 .net "a", 1 0, L_0x5582ce3c0210;  1 drivers
v0x5582ce386940_0 .net "result", 0 0, L_0x5582ce3bff20;  1 drivers
L_0x5582ce3bff20 .delay 1 (3000,3000,3000) L_0x5582ce3bff20/d;
L_0x5582ce3bff20/d .reduce/and L_0x5582ce3c0210;
S_0x5582ce386c20 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x5582ce384c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce386e00 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000100>;
v0x5582ce386f30_0 .net "a", 3 0, L_0x5582ce3bf610;  1 drivers
v0x5582ce387030_0 .net "result", 0 0, L_0x5582ce3bf430;  1 drivers
L_0x5582ce3bf430 .delay 1 (2000,2000,2000) L_0x5582ce3bf430/d;
L_0x5582ce3bf430/d .reduce/or L_0x5582ce3bf610;
S_0x5582ce387310 .scope generate, "genblk1[4]" "genblk1[4]" 8 32, 8 32 0, S_0x5582ce3819a0;
 .timescale -9 -12;
P_0x5582ce387510 .param/l "i" 0 8 32, +C4<0100>;
v0x5582ce38a1b0_0 .net *"_ivl_0", 0 0, L_0x5582ce3c07d0;  1 drivers
v0x5582ce38a290_0 .net "stage_w", 3 0, L_0x5582ce3c1ac0;  1 drivers
L_0x5582ce3c0870 .concat [ 4 1 0 0], L_0x5582ce3c1ac0, L_0x5582ce3c07d0;
L_0x5582ce3c1ac0 .concat8 [ 1 1 1 1], L_0x5582ce3c09b0, L_0x5582ce3c0d50, L_0x5582ce3c11f0, L_0x5582ce3c16a0;
S_0x5582ce3875f0 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x5582ce387310;
 .timescale -9 -12;
P_0x5582ce3877f0 .param/l "j" 0 8 34, +C4<00>;
v0x5582ce387e00_0 .net *"_ivl_0", 3 0, L_0x5582ce3c0af0;  1 drivers
L_0x5582ce3c0c10 .concat [ 4 1 0 0], L_0x5582ce3c0af0, L_0x7f8a2af1c0a8;
S_0x5582ce3878d0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce3875f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce387ab0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000101>;
v0x5582ce387be0_0 .net "a", 4 0, L_0x5582ce3c0c10;  1 drivers
v0x5582ce387ce0_0 .net "result", 0 0, L_0x5582ce3c09b0;  1 drivers
L_0x5582ce3c09b0 .delay 1 (3000,3000,3000) L_0x5582ce3c09b0/d;
L_0x5582ce3c09b0/d .reduce/and L_0x5582ce3c0c10;
S_0x5582ce387ee0 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x5582ce387310;
 .timescale -9 -12;
P_0x5582ce388100 .param/l "j" 0 8 34, +C4<01>;
v0x5582ce3886f0_0 .net *"_ivl_0", 0 0, L_0x5582ce3c0e90;  1 drivers
v0x5582ce3887d0_0 .net *"_ivl_1", 2 0, L_0x5582ce3c0f30;  1 drivers
L_0x5582ce3c1060 .concat [ 3 1 0 0], L_0x5582ce3c0f30, L_0x5582ce3c0e90;
S_0x5582ce3881c0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce387ee0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3883a0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000100>;
v0x5582ce3884d0_0 .net "a", 3 0, L_0x5582ce3c1060;  1 drivers
v0x5582ce3885d0_0 .net "result", 0 0, L_0x5582ce3c0d50;  1 drivers
L_0x5582ce3c0d50 .delay 1 (3000,3000,3000) L_0x5582ce3c0d50/d;
L_0x5582ce3c0d50/d .reduce/and L_0x5582ce3c1060;
S_0x5582ce3888b0 .scope generate, "genblk2[2]" "genblk2[2]" 8 34, 8 34 0, S_0x5582ce387310;
 .timescale -9 -12;
P_0x5582ce388ae0 .param/l "j" 0 8 34, +C4<010>;
v0x5582ce3890d0_0 .net *"_ivl_0", 0 0, L_0x5582ce3c1330;  1 drivers
v0x5582ce3891b0_0 .net *"_ivl_1", 1 0, L_0x5582ce3c13d0;  1 drivers
L_0x5582ce3c1510 .concat [ 2 1 0 0], L_0x5582ce3c13d0, L_0x5582ce3c1330;
S_0x5582ce388ba0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce3888b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce388d80 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x5582ce388eb0_0 .net "a", 2 0, L_0x5582ce3c1510;  1 drivers
v0x5582ce388fb0_0 .net "result", 0 0, L_0x5582ce3c11f0;  1 drivers
L_0x5582ce3c11f0 .delay 1 (3000,3000,3000) L_0x5582ce3c11f0/d;
L_0x5582ce3c11f0/d .reduce/and L_0x5582ce3c1510;
S_0x5582ce389290 .scope generate, "genblk2[3]" "genblk2[3]" 8 34, 8 34 0, S_0x5582ce387310;
 .timescale -9 -12;
P_0x5582ce389490 .param/l "j" 0 8 34, +C4<011>;
v0x5582ce389aa0_0 .net *"_ivl_0", 0 0, L_0x5582ce3c17e0;  1 drivers
v0x5582ce389b80_0 .net *"_ivl_1", 0 0, L_0x5582ce3c1880;  1 drivers
L_0x5582ce3c1470 .concat [ 1 1 0 0], L_0x5582ce3c1880, L_0x5582ce3c17e0;
S_0x5582ce389570 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce389290;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce389750 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce389880_0 .net "a", 1 0, L_0x5582ce3c1470;  1 drivers
v0x5582ce389980_0 .net "result", 0 0, L_0x5582ce3c16a0;  1 drivers
L_0x5582ce3c16a0 .delay 1 (3000,3000,3000) L_0x5582ce3c16a0/d;
L_0x5582ce3c16a0/d .reduce/and L_0x5582ce3c1470;
S_0x5582ce389c60 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x5582ce387310;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce389e90 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000101>;
v0x5582ce389f90_0 .net "a", 4 0, L_0x5582ce3c0870;  1 drivers
v0x5582ce38a090_0 .net "result", 0 0, L_0x5582ce3c0580;  1 drivers
L_0x5582ce3c0580 .delay 1 (2000,2000,2000) L_0x5582ce3c0580/d;
L_0x5582ce3c0580/d .reduce/or L_0x5582ce3c0870;
S_0x5582ce38a370 .scope generate, "genblk1[5]" "genblk1[5]" 8 32, 8 32 0, S_0x5582ce3819a0;
 .timescale -9 -12;
P_0x5582ce38a5c0 .param/l "i" 0 8 32, +C4<0101>;
v0x5582ce38dc00_0 .net *"_ivl_0", 0 0, L_0x5582ce3c1e30;  1 drivers
v0x5582ce38dce0_0 .net "stage_w", 4 0, L_0x5582ce3c3bf0;  1 drivers
L_0x5582ce3c1ed0 .concat [ 5 1 0 0], L_0x5582ce3c3bf0, L_0x5582ce3c1e30;
LS_0x5582ce3c3bf0_0_0 .concat8 [ 1 1 1 1], L_0x5582ce3c2010, L_0x5582ce3c23f0, L_0x5582ce3c28d0, L_0x5582ce3c2dc0;
LS_0x5582ce3c3bf0_0_4 .concat8 [ 1 0 0 0], L_0x5582ce3c36e0;
L_0x5582ce3c3bf0 .concat8 [ 4 1 0 0], LS_0x5582ce3c3bf0_0_0, LS_0x5582ce3c3bf0_0_4;
S_0x5582ce38a6a0 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x5582ce38a370;
 .timescale -9 -12;
P_0x5582ce38a8a0 .param/l "j" 0 8 34, +C4<00>;
v0x5582ce38ae80_0 .net *"_ivl_0", 4 0, L_0x5582ce3c2150;  1 drivers
L_0x5582ce3c22b0 .concat [ 5 1 0 0], L_0x5582ce3c2150, L_0x7f8a2af1c0a8;
S_0x5582ce38a980 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce38a6a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce38ab60 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000110>;
v0x5582ce38ac60_0 .net "a", 5 0, L_0x5582ce3c22b0;  1 drivers
v0x5582ce38ad60_0 .net "result", 0 0, L_0x5582ce3c2010;  1 drivers
L_0x5582ce3c2010 .delay 1 (3000,3000,3000) L_0x5582ce3c2010/d;
L_0x5582ce3c2010/d .reduce/and L_0x5582ce3c22b0;
S_0x5582ce38af60 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x5582ce38a370;
 .timescale -9 -12;
P_0x5582ce38b180 .param/l "j" 0 8 34, +C4<01>;
v0x5582ce38b770_0 .net *"_ivl_0", 0 0, L_0x5582ce3c2530;  1 drivers
v0x5582ce38b850_0 .net *"_ivl_1", 3 0, L_0x5582ce3c25d0;  1 drivers
L_0x5582ce3c2740 .concat [ 4 1 0 0], L_0x5582ce3c25d0, L_0x5582ce3c2530;
S_0x5582ce38b240 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce38af60;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce38b420 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000101>;
v0x5582ce38b550_0 .net "a", 4 0, L_0x5582ce3c2740;  1 drivers
v0x5582ce38b650_0 .net "result", 0 0, L_0x5582ce3c23f0;  1 drivers
L_0x5582ce3c23f0 .delay 1 (3000,3000,3000) L_0x5582ce3c23f0/d;
L_0x5582ce3c23f0/d .reduce/and L_0x5582ce3c2740;
S_0x5582ce38b930 .scope generate, "genblk2[2]" "genblk2[2]" 8 34, 8 34 0, S_0x5582ce38a370;
 .timescale -9 -12;
P_0x5582ce38bb60 .param/l "j" 0 8 34, +C4<010>;
v0x5582ce38c150_0 .net *"_ivl_0", 0 0, L_0x5582ce3c2a10;  1 drivers
v0x5582ce38c230_0 .net *"_ivl_1", 2 0, L_0x5582ce3c2ab0;  1 drivers
L_0x5582ce3c2c30 .concat [ 3 1 0 0], L_0x5582ce3c2ab0, L_0x5582ce3c2a10;
S_0x5582ce38bc20 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce38b930;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce38be00 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000100>;
v0x5582ce38bf30_0 .net "a", 3 0, L_0x5582ce3c2c30;  1 drivers
v0x5582ce38c030_0 .net "result", 0 0, L_0x5582ce3c28d0;  1 drivers
L_0x5582ce3c28d0 .delay 1 (3000,3000,3000) L_0x5582ce3c28d0/d;
L_0x5582ce3c28d0/d .reduce/and L_0x5582ce3c2c30;
S_0x5582ce38c310 .scope generate, "genblk2[3]" "genblk2[3]" 8 34, 8 34 0, S_0x5582ce38a370;
 .timescale -9 -12;
P_0x5582ce38c510 .param/l "j" 0 8 34, +C4<011>;
v0x5582ce38cb20_0 .net *"_ivl_0", 0 0, L_0x5582ce3c2f00;  1 drivers
v0x5582ce38cc00_0 .net *"_ivl_1", 1 0, L_0x5582ce3c31b0;  1 drivers
L_0x5582ce3c3550 .concat [ 2 1 0 0], L_0x5582ce3c31b0, L_0x5582ce3c2f00;
S_0x5582ce38c5f0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce38c310;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce38c7d0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x5582ce38c900_0 .net "a", 2 0, L_0x5582ce3c3550;  1 drivers
v0x5582ce38ca00_0 .net "result", 0 0, L_0x5582ce3c2dc0;  1 drivers
L_0x5582ce3c2dc0 .delay 1 (3000,3000,3000) L_0x5582ce3c2dc0/d;
L_0x5582ce3c2dc0/d .reduce/and L_0x5582ce3c3550;
S_0x5582ce38cce0 .scope generate, "genblk2[4]" "genblk2[4]" 8 34, 8 34 0, S_0x5582ce38a370;
 .timescale -9 -12;
P_0x5582ce38cf30 .param/l "j" 0 8 34, +C4<0100>;
v0x5582ce38d510_0 .net *"_ivl_0", 0 0, L_0x5582ce3c3820;  1 drivers
v0x5582ce38d5f0_0 .net *"_ivl_1", 0 0, L_0x5582ce3c38c0;  1 drivers
L_0x5582ce3c3a60 .concat [ 1 1 0 0], L_0x5582ce3c38c0, L_0x5582ce3c3820;
S_0x5582ce38d010 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce38cce0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce38d1f0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce38d2f0_0 .net "a", 1 0, L_0x5582ce3c3a60;  1 drivers
v0x5582ce38d3f0_0 .net "result", 0 0, L_0x5582ce3c36e0;  1 drivers
L_0x5582ce3c36e0 .delay 1 (3000,3000,3000) L_0x5582ce3c36e0/d;
L_0x5582ce3c36e0/d .reduce/and L_0x5582ce3c3a60;
S_0x5582ce38d6d0 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x5582ce38a370;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce38d8b0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000110>;
v0x5582ce38d9e0_0 .net "a", 5 0, L_0x5582ce3c1ed0;  1 drivers
v0x5582ce38dae0_0 .net "result", 0 0, L_0x5582ce3c1cf0;  1 drivers
L_0x5582ce3c1cf0 .delay 1 (2000,2000,2000) L_0x5582ce3c1cf0/d;
L_0x5582ce3c1cf0/d .reduce/or L_0x5582ce3c1ed0;
S_0x5582ce38ddc0 .scope generate, "genblk1[6]" "genblk1[6]" 8 32, 8 32 0, S_0x5582ce3819a0;
 .timescale -9 -12;
P_0x5582ce38dfc0 .param/l "i" 0 8 32, +C4<0110>;
v0x5582ce392000_0 .net *"_ivl_0", 0 0, L_0x5582ce3c3fb0;  1 drivers
v0x5582ce3920e0_0 .net "stage_w", 5 0, L_0x5582ce3c5f60;  1 drivers
L_0x5582ce3c4050 .concat [ 6 1 0 0], L_0x5582ce3c5f60, L_0x5582ce3c3fb0;
LS_0x5582ce3c5f60_0_0 .concat8 [ 1 1 1 1], L_0x5582ce3c4190, L_0x5582ce3c45c0, L_0x5582ce3c4af0, L_0x5582ce3c4f40;
LS_0x5582ce3c5f60_0_4 .concat8 [ 1 1 0 0], L_0x5582ce3c5490, L_0x5582ce3c59f0;
L_0x5582ce3c5f60 .concat8 [ 4 2 0 0], LS_0x5582ce3c5f60_0_0, LS_0x5582ce3c5f60_0_4;
S_0x5582ce38e0a0 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x5582ce38ddc0;
 .timescale -9 -12;
P_0x5582ce38e2a0 .param/l "j" 0 8 34, +C4<00>;
v0x5582ce38e8b0_0 .net *"_ivl_0", 5 0, L_0x5582ce3c42d0;  1 drivers
L_0x5582ce3c4480 .concat [ 6 1 0 0], L_0x5582ce3c42d0, L_0x7f8a2af1c0a8;
S_0x5582ce38e380 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce38e0a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce38e560 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000111>;
v0x5582ce38e690_0 .net "a", 6 0, L_0x5582ce3c4480;  1 drivers
v0x5582ce38e790_0 .net "result", 0 0, L_0x5582ce3c4190;  1 drivers
L_0x5582ce3c4190 .delay 1 (3000,3000,3000) L_0x5582ce3c4190/d;
L_0x5582ce3c4190/d .reduce/and L_0x5582ce3c4480;
S_0x5582ce38e990 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x5582ce38ddc0;
 .timescale -9 -12;
P_0x5582ce38ebb0 .param/l "j" 0 8 34, +C4<01>;
v0x5582ce38f1a0_0 .net *"_ivl_0", 0 0, L_0x5582ce3c4700;  1 drivers
v0x5582ce38f280_0 .net *"_ivl_1", 4 0, L_0x5582ce3c47a0;  1 drivers
L_0x5582ce3c4960 .concat [ 5 1 0 0], L_0x5582ce3c47a0, L_0x5582ce3c4700;
S_0x5582ce38ec70 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce38e990;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce38ee50 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000110>;
v0x5582ce38ef80_0 .net "a", 5 0, L_0x5582ce3c4960;  1 drivers
v0x5582ce38f080_0 .net "result", 0 0, L_0x5582ce3c45c0;  1 drivers
L_0x5582ce3c45c0 .delay 1 (3000,3000,3000) L_0x5582ce3c45c0/d;
L_0x5582ce3c45c0/d .reduce/and L_0x5582ce3c4960;
S_0x5582ce38f360 .scope generate, "genblk2[2]" "genblk2[2]" 8 34, 8 34 0, S_0x5582ce38ddc0;
 .timescale -9 -12;
P_0x5582ce38f590 .param/l "j" 0 8 34, +C4<010>;
v0x5582ce38fb80_0 .net *"_ivl_0", 0 0, L_0x5582ce3c4c30;  1 drivers
v0x5582ce38fc60_0 .net *"_ivl_1", 3 0, L_0x5582ce3c4cd0;  1 drivers
L_0x5582ce3c4840 .concat [ 4 1 0 0], L_0x5582ce3c4cd0, L_0x5582ce3c4c30;
S_0x5582ce38f650 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce38f360;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce38f830 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000101>;
v0x5582ce38f960_0 .net "a", 4 0, L_0x5582ce3c4840;  1 drivers
v0x5582ce38fa60_0 .net "result", 0 0, L_0x5582ce3c4af0;  1 drivers
L_0x5582ce3c4af0 .delay 1 (3000,3000,3000) L_0x5582ce3c4af0/d;
L_0x5582ce3c4af0/d .reduce/and L_0x5582ce3c4840;
S_0x5582ce38fd40 .scope generate, "genblk2[3]" "genblk2[3]" 8 34, 8 34 0, S_0x5582ce38ddc0;
 .timescale -9 -12;
P_0x5582ce38ff40 .param/l "j" 0 8 34, +C4<011>;
v0x5582ce390550_0 .net *"_ivl_0", 0 0, L_0x5582ce3c5080;  1 drivers
v0x5582ce390630_0 .net *"_ivl_1", 2 0, L_0x5582ce3c5120;  1 drivers
L_0x5582ce3c5300 .concat [ 3 1 0 0], L_0x5582ce3c5120, L_0x5582ce3c5080;
S_0x5582ce390020 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce38fd40;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce390200 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000100>;
v0x5582ce390330_0 .net "a", 3 0, L_0x5582ce3c5300;  1 drivers
v0x5582ce390430_0 .net "result", 0 0, L_0x5582ce3c4f40;  1 drivers
L_0x5582ce3c4f40 .delay 1 (3000,3000,3000) L_0x5582ce3c4f40/d;
L_0x5582ce3c4f40/d .reduce/and L_0x5582ce3c5300;
S_0x5582ce390710 .scope generate, "genblk2[4]" "genblk2[4]" 8 34, 8 34 0, S_0x5582ce38ddc0;
 .timescale -9 -12;
P_0x5582ce390960 .param/l "j" 0 8 34, +C4<0100>;
v0x5582ce390f40_0 .net *"_ivl_0", 0 0, L_0x5582ce3c55d0;  1 drivers
v0x5582ce391020_0 .net *"_ivl_1", 1 0, L_0x5582ce3c5670;  1 drivers
L_0x5582ce3c5860 .concat [ 2 1 0 0], L_0x5582ce3c5670, L_0x5582ce3c55d0;
S_0x5582ce390a40 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce390710;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce390c20 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x5582ce390d20_0 .net "a", 2 0, L_0x5582ce3c5860;  1 drivers
v0x5582ce390e20_0 .net "result", 0 0, L_0x5582ce3c5490;  1 drivers
L_0x5582ce3c5490 .delay 1 (3000,3000,3000) L_0x5582ce3c5490/d;
L_0x5582ce3c5490/d .reduce/and L_0x5582ce3c5860;
S_0x5582ce391100 .scope generate, "genblk2[5]" "genblk2[5]" 8 34, 8 34 0, S_0x5582ce38ddc0;
 .timescale -9 -12;
P_0x5582ce391300 .param/l "j" 0 8 34, +C4<0101>;
v0x5582ce391910_0 .net *"_ivl_0", 0 0, L_0x5582ce3c5b30;  1 drivers
v0x5582ce3919f0_0 .net *"_ivl_1", 0 0, L_0x5582ce3c5bd0;  1 drivers
L_0x5582ce3c5dd0 .concat [ 1 1 0 0], L_0x5582ce3c5bd0, L_0x5582ce3c5b30;
S_0x5582ce3913e0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce391100;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3915c0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce3916f0_0 .net "a", 1 0, L_0x5582ce3c5dd0;  1 drivers
v0x5582ce3917f0_0 .net "result", 0 0, L_0x5582ce3c59f0;  1 drivers
L_0x5582ce3c59f0 .delay 1 (3000,3000,3000) L_0x5582ce3c59f0/d;
L_0x5582ce3c59f0/d .reduce/and L_0x5582ce3c5dd0;
S_0x5582ce391ad0 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x5582ce38ddc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce391cb0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000000111>;
v0x5582ce391de0_0 .net "a", 6 0, L_0x5582ce3c4050;  1 drivers
v0x5582ce391ee0_0 .net "result", 0 0, L_0x5582ce3c3e70;  1 drivers
L_0x5582ce3c3e70 .delay 1 (2000,2000,2000) L_0x5582ce3c3e70/d;
L_0x5582ce3c3e70/d .reduce/or L_0x5582ce3c4050;
S_0x5582ce3921c0 .scope generate, "genblk1[7]" "genblk1[7]" 8 32, 8 32 0, S_0x5582ce3819a0;
 .timescale -9 -12;
P_0x5582ce3923c0 .param/l "i" 0 8 32, +C4<0111>;
v0x5582ce396dd0_0 .net *"_ivl_0", 0 0, L_0x5582ce3c6370;  1 drivers
v0x5582ce396eb0_0 .net "stage_w", 6 0, L_0x5582ce3c8c30;  1 drivers
L_0x5582ce3c6410 .concat [ 7 1 0 0], L_0x5582ce3c8c30, L_0x5582ce3c6370;
LS_0x5582ce3c8c30_0_0 .concat8 [ 1 1 1 1], L_0x5582ce3c6550, L_0x5582ce3c69e0, L_0x5582ce3c6f70, L_0x5582ce3c7510;
LS_0x5582ce3c8c30_0_4 .concat8 [ 1 1 1 0], L_0x5582ce3c7ac0, L_0x5582ce3c8080, L_0x5582ce3c8650;
L_0x5582ce3c8c30 .concat8 [ 4 3 0 0], LS_0x5582ce3c8c30_0_0, LS_0x5582ce3c8c30_0_4;
S_0x5582ce3924a0 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x5582ce3921c0;
 .timescale -9 -12;
P_0x5582ce3926a0 .param/l "j" 0 8 34, +C4<00>;
v0x5582ce392cb0_0 .net *"_ivl_0", 6 0, L_0x5582ce3c6690;  1 drivers
L_0x5582ce3c68a0 .concat [ 7 1 0 0], L_0x5582ce3c6690, L_0x7f8a2af1c0a8;
S_0x5582ce392780 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce3924a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce392960 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000001000>;
v0x5582ce392a90_0 .net "a", 7 0, L_0x5582ce3c68a0;  1 drivers
v0x5582ce392b90_0 .net "result", 0 0, L_0x5582ce3c6550;  1 drivers
L_0x5582ce3c6550 .delay 1 (3000,3000,3000) L_0x5582ce3c6550/d;
L_0x5582ce3c6550/d .reduce/and L_0x5582ce3c68a0;
S_0x5582ce392d90 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x5582ce3921c0;
 .timescale -9 -12;
P_0x5582ce392fb0 .param/l "j" 0 8 34, +C4<01>;
v0x5582ce3935a0_0 .net *"_ivl_0", 0 0, L_0x5582ce3c6b20;  1 drivers
v0x5582ce393680_0 .net *"_ivl_1", 5 0, L_0x5582ce3c6bc0;  1 drivers
L_0x5582ce3c6de0 .concat [ 6 1 0 0], L_0x5582ce3c6bc0, L_0x5582ce3c6b20;
S_0x5582ce393070 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce392d90;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce393250 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000111>;
v0x5582ce393380_0 .net "a", 6 0, L_0x5582ce3c6de0;  1 drivers
v0x5582ce393480_0 .net "result", 0 0, L_0x5582ce3c69e0;  1 drivers
L_0x5582ce3c69e0 .delay 1 (3000,3000,3000) L_0x5582ce3c69e0/d;
L_0x5582ce3c69e0/d .reduce/and L_0x5582ce3c6de0;
S_0x5582ce393760 .scope generate, "genblk2[2]" "genblk2[2]" 8 34, 8 34 0, S_0x5582ce3921c0;
 .timescale -9 -12;
P_0x5582ce393990 .param/l "j" 0 8 34, +C4<010>;
v0x5582ce393f80_0 .net *"_ivl_0", 0 0, L_0x5582ce3c70b0;  1 drivers
v0x5582ce394060_0 .net *"_ivl_1", 4 0, L_0x5582ce3c7150;  1 drivers
L_0x5582ce3c7380 .concat [ 5 1 0 0], L_0x5582ce3c7150, L_0x5582ce3c70b0;
S_0x5582ce393a50 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce393760;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce393c30 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000110>;
v0x5582ce393d60_0 .net "a", 5 0, L_0x5582ce3c7380;  1 drivers
v0x5582ce393e60_0 .net "result", 0 0, L_0x5582ce3c6f70;  1 drivers
L_0x5582ce3c6f70 .delay 1 (3000,3000,3000) L_0x5582ce3c6f70/d;
L_0x5582ce3c6f70/d .reduce/and L_0x5582ce3c7380;
S_0x5582ce394140 .scope generate, "genblk2[3]" "genblk2[3]" 8 34, 8 34 0, S_0x5582ce3921c0;
 .timescale -9 -12;
P_0x5582ce394340 .param/l "j" 0 8 34, +C4<011>;
v0x5582ce394950_0 .net *"_ivl_0", 0 0, L_0x5582ce3c7650;  1 drivers
v0x5582ce394a30_0 .net *"_ivl_1", 3 0, L_0x5582ce3c76f0;  1 drivers
L_0x5582ce3c7930 .concat [ 4 1 0 0], L_0x5582ce3c76f0, L_0x5582ce3c7650;
S_0x5582ce394420 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce394140;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce394600 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000101>;
v0x5582ce394730_0 .net "a", 4 0, L_0x5582ce3c7930;  1 drivers
v0x5582ce394830_0 .net "result", 0 0, L_0x5582ce3c7510;  1 drivers
L_0x5582ce3c7510 .delay 1 (3000,3000,3000) L_0x5582ce3c7510/d;
L_0x5582ce3c7510/d .reduce/and L_0x5582ce3c7930;
S_0x5582ce394b10 .scope generate, "genblk2[4]" "genblk2[4]" 8 34, 8 34 0, S_0x5582ce3921c0;
 .timescale -9 -12;
P_0x5582ce394d60 .param/l "j" 0 8 34, +C4<0100>;
v0x5582ce395340_0 .net *"_ivl_0", 0 0, L_0x5582ce3c7c00;  1 drivers
v0x5582ce395420_0 .net *"_ivl_1", 2 0, L_0x5582ce3c7ca0;  1 drivers
L_0x5582ce3c7ef0 .concat [ 3 1 0 0], L_0x5582ce3c7ca0, L_0x5582ce3c7c00;
S_0x5582ce394e40 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce394b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce395020 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000100>;
v0x5582ce395120_0 .net "a", 3 0, L_0x5582ce3c7ef0;  1 drivers
v0x5582ce395220_0 .net "result", 0 0, L_0x5582ce3c7ac0;  1 drivers
L_0x5582ce3c7ac0 .delay 1 (3000,3000,3000) L_0x5582ce3c7ac0/d;
L_0x5582ce3c7ac0/d .reduce/and L_0x5582ce3c7ef0;
S_0x5582ce395500 .scope generate, "genblk2[5]" "genblk2[5]" 8 34, 8 34 0, S_0x5582ce3921c0;
 .timescale -9 -12;
P_0x5582ce395700 .param/l "j" 0 8 34, +C4<0101>;
v0x5582ce395d10_0 .net *"_ivl_0", 0 0, L_0x5582ce3c81c0;  1 drivers
v0x5582ce395df0_0 .net *"_ivl_1", 1 0, L_0x5582ce3c8260;  1 drivers
L_0x5582ce3c84c0 .concat [ 2 1 0 0], L_0x5582ce3c8260, L_0x5582ce3c81c0;
S_0x5582ce3957e0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce395500;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3959c0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x5582ce395af0_0 .net "a", 2 0, L_0x5582ce3c84c0;  1 drivers
v0x5582ce395bf0_0 .net "result", 0 0, L_0x5582ce3c8080;  1 drivers
L_0x5582ce3c8080 .delay 1 (3000,3000,3000) L_0x5582ce3c8080/d;
L_0x5582ce3c8080/d .reduce/and L_0x5582ce3c84c0;
S_0x5582ce395ed0 .scope generate, "genblk2[6]" "genblk2[6]" 8 34, 8 34 0, S_0x5582ce3921c0;
 .timescale -9 -12;
P_0x5582ce3960d0 .param/l "j" 0 8 34, +C4<0110>;
v0x5582ce3966e0_0 .net *"_ivl_0", 0 0, L_0x5582ce3c8790;  1 drivers
v0x5582ce3967c0_0 .net *"_ivl_1", 0 0, L_0x5582ce3c8830;  1 drivers
L_0x5582ce3c8aa0 .concat [ 1 1 0 0], L_0x5582ce3c8830, L_0x5582ce3c8790;
S_0x5582ce3961b0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce395ed0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce396390 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce3964c0_0 .net "a", 1 0, L_0x5582ce3c8aa0;  1 drivers
v0x5582ce3965c0_0 .net "result", 0 0, L_0x5582ce3c8650;  1 drivers
L_0x5582ce3c8650 .delay 1 (3000,3000,3000) L_0x5582ce3c8650/d;
L_0x5582ce3c8650/d .reduce/and L_0x5582ce3c8aa0;
S_0x5582ce3968a0 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x5582ce3921c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce396a80 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000001000>;
v0x5582ce396bb0_0 .net "a", 7 0, L_0x5582ce3c6410;  1 drivers
v0x5582ce396cb0_0 .net "result", 0 0, L_0x5582ce3c6230;  1 drivers
L_0x5582ce3c6230 .delay 1 (2000,2000,2000) L_0x5582ce3c6230/d;
L_0x5582ce3c6230/d .reduce/or L_0x5582ce3c6410;
S_0x5582ce396f90 .scope generate, "genblk1[8]" "genblk1[8]" 8 32, 8 32 0, S_0x5582ce3819a0;
 .timescale -9 -12;
P_0x5582ce397190 .param/l "i" 0 8 32, +C4<01000>;
v0x5582ce39c4b0_0 .net *"_ivl_0", 0 0, L_0x5582ce3c90e0;  1 drivers
v0x5582ce39c590_0 .net "stage_w", 7 0, L_0x5582ce3cc3e0;  1 drivers
L_0x5582ce3c9180 .concat [ 8 1 0 0], L_0x5582ce3cc3e0, L_0x5582ce3c90e0;
LS_0x5582ce3cc3e0_0_0 .concat8 [ 1 1 1 1], L_0x5582ce3c92c0, L_0x5582ce3c94f0, L_0x5582ce3c9ef0, L_0x5582ce3ca4f0;
LS_0x5582ce3cc3e0_0_4 .concat8 [ 1 1 1 1], L_0x5582ce3cab00, L_0x5582ce3cb120, L_0x5582ce3cb750, L_0x5582ce3cbd90;
L_0x5582ce3cc3e0 .concat8 [ 4 4 0 0], LS_0x5582ce3cc3e0_0_0, LS_0x5582ce3cc3e0_0_4;
S_0x5582ce397270 .scope generate, "genblk2[0]" "genblk2[0]" 8 34, 8 34 0, S_0x5582ce396f90;
 .timescale -9 -12;
P_0x5582ce397470 .param/l "j" 0 8 34, +C4<00>;
L_0x5582ce3c9400 .concat [ 8 1 0 0], L_0x5582ce3bdda0, L_0x7f8a2af1c0a8;
S_0x5582ce397550 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce397270;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce397730 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000001001>;
v0x5582ce397860_0 .net "a", 8 0, L_0x5582ce3c9400;  1 drivers
v0x5582ce397960_0 .net "result", 0 0, L_0x5582ce3c92c0;  1 drivers
L_0x5582ce3c92c0 .delay 1 (3000,3000,3000) L_0x5582ce3c92c0/d;
L_0x5582ce3c92c0/d .reduce/and L_0x5582ce3c9400;
S_0x5582ce397a80 .scope generate, "genblk2[1]" "genblk2[1]" 8 34, 8 34 0, S_0x5582ce396f90;
 .timescale -9 -12;
P_0x5582ce397c80 .param/l "j" 0 8 34, +C4<01>;
v0x5582ce398270_0 .net *"_ivl_0", 0 0, L_0x5582ce3c9630;  1 drivers
v0x5582ce398350_0 .net *"_ivl_1", 6 0, L_0x5582ce3c98b0;  1 drivers
L_0x5582ce3c9d60 .concat [ 7 1 0 0], L_0x5582ce3c98b0, L_0x5582ce3c9630;
S_0x5582ce397d40 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce397a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce397f20 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000001000>;
v0x5582ce398050_0 .net "a", 7 0, L_0x5582ce3c9d60;  1 drivers
v0x5582ce398150_0 .net "result", 0 0, L_0x5582ce3c94f0;  1 drivers
L_0x5582ce3c94f0 .delay 1 (3000,3000,3000) L_0x5582ce3c94f0/d;
L_0x5582ce3c94f0/d .reduce/and L_0x5582ce3c9d60;
S_0x5582ce398430 .scope generate, "genblk2[2]" "genblk2[2]" 8 34, 8 34 0, S_0x5582ce396f90;
 .timescale -9 -12;
P_0x5582ce398660 .param/l "j" 0 8 34, +C4<010>;
v0x5582ce398c50_0 .net *"_ivl_0", 0 0, L_0x5582ce3ca030;  1 drivers
v0x5582ce398d30_0 .net *"_ivl_1", 5 0, L_0x5582ce3ca2c0;  1 drivers
L_0x5582ce3ca360 .concat [ 6 1 0 0], L_0x5582ce3ca2c0, L_0x5582ce3ca030;
S_0x5582ce398720 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce398430;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce398900 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000111>;
v0x5582ce398a30_0 .net "a", 6 0, L_0x5582ce3ca360;  1 drivers
v0x5582ce398b30_0 .net "result", 0 0, L_0x5582ce3c9ef0;  1 drivers
L_0x5582ce3c9ef0 .delay 1 (3000,3000,3000) L_0x5582ce3c9ef0/d;
L_0x5582ce3c9ef0/d .reduce/and L_0x5582ce3ca360;
S_0x5582ce398e10 .scope generate, "genblk2[3]" "genblk2[3]" 8 34, 8 34 0, S_0x5582ce396f90;
 .timescale -9 -12;
P_0x5582ce399010 .param/l "j" 0 8 34, +C4<011>;
v0x5582ce399620_0 .net *"_ivl_0", 0 0, L_0x5582ce3ca630;  1 drivers
v0x5582ce399700_0 .net *"_ivl_1", 4 0, L_0x5582ce3ca8d0;  1 drivers
L_0x5582ce3ca970 .concat [ 5 1 0 0], L_0x5582ce3ca8d0, L_0x5582ce3ca630;
S_0x5582ce3990f0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce398e10;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3992d0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000110>;
v0x5582ce399400_0 .net "a", 5 0, L_0x5582ce3ca970;  1 drivers
v0x5582ce399500_0 .net "result", 0 0, L_0x5582ce3ca4f0;  1 drivers
L_0x5582ce3ca4f0 .delay 1 (3000,3000,3000) L_0x5582ce3ca4f0/d;
L_0x5582ce3ca4f0/d .reduce/and L_0x5582ce3ca970;
S_0x5582ce3997e0 .scope generate, "genblk2[4]" "genblk2[4]" 8 34, 8 34 0, S_0x5582ce396f90;
 .timescale -9 -12;
P_0x5582ce399a30 .param/l "j" 0 8 34, +C4<0100>;
v0x5582ce39a010_0 .net *"_ivl_0", 0 0, L_0x5582ce3cac40;  1 drivers
v0x5582ce39a0f0_0 .net *"_ivl_1", 3 0, L_0x5582ce3caef0;  1 drivers
L_0x5582ce3caf90 .concat [ 4 1 0 0], L_0x5582ce3caef0, L_0x5582ce3cac40;
S_0x5582ce399b10 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce3997e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 5 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce399cf0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000101>;
v0x5582ce399df0_0 .net "a", 4 0, L_0x5582ce3caf90;  1 drivers
v0x5582ce399ef0_0 .net "result", 0 0, L_0x5582ce3cab00;  1 drivers
L_0x5582ce3cab00 .delay 1 (3000,3000,3000) L_0x5582ce3cab00/d;
L_0x5582ce3cab00/d .reduce/and L_0x5582ce3caf90;
S_0x5582ce39a1d0 .scope generate, "genblk2[5]" "genblk2[5]" 8 34, 8 34 0, S_0x5582ce396f90;
 .timescale -9 -12;
P_0x5582ce39a3d0 .param/l "j" 0 8 34, +C4<0101>;
v0x5582ce39a9e0_0 .net *"_ivl_0", 0 0, L_0x5582ce3cb260;  1 drivers
v0x5582ce39aac0_0 .net *"_ivl_1", 2 0, L_0x5582ce3cb520;  1 drivers
L_0x5582ce3cb5c0 .concat [ 3 1 0 0], L_0x5582ce3cb520, L_0x5582ce3cb260;
S_0x5582ce39a4b0 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce39a1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce39a690 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000100>;
v0x5582ce39a7c0_0 .net "a", 3 0, L_0x5582ce3cb5c0;  1 drivers
v0x5582ce39a8c0_0 .net "result", 0 0, L_0x5582ce3cb120;  1 drivers
L_0x5582ce3cb120 .delay 1 (3000,3000,3000) L_0x5582ce3cb120/d;
L_0x5582ce3cb120/d .reduce/and L_0x5582ce3cb5c0;
S_0x5582ce39aba0 .scope generate, "genblk2[6]" "genblk2[6]" 8 34, 8 34 0, S_0x5582ce396f90;
 .timescale -9 -12;
P_0x5582ce39ada0 .param/l "j" 0 8 34, +C4<0110>;
v0x5582ce39b3b0_0 .net *"_ivl_0", 0 0, L_0x5582ce3cb890;  1 drivers
v0x5582ce39b490_0 .net *"_ivl_1", 1 0, L_0x5582ce3cbb60;  1 drivers
L_0x5582ce3cbc00 .concat [ 2 1 0 0], L_0x5582ce3cbb60, L_0x5582ce3cb890;
S_0x5582ce39ae80 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce39aba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 3 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce39b060 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000011>;
v0x5582ce39b190_0 .net "a", 2 0, L_0x5582ce3cbc00;  1 drivers
v0x5582ce39b290_0 .net "result", 0 0, L_0x5582ce3cb750;  1 drivers
L_0x5582ce3cb750 .delay 1 (3000,3000,3000) L_0x5582ce3cb750/d;
L_0x5582ce3cb750/d .reduce/and L_0x5582ce3cbc00;
S_0x5582ce39b570 .scope generate, "genblk2[7]" "genblk2[7]" 8 34, 8 34 0, S_0x5582ce396f90;
 .timescale -9 -12;
P_0x5582ce39b770 .param/l "j" 0 8 34, +C4<0111>;
v0x5582ce39bd80_0 .net *"_ivl_0", 0 0, L_0x5582ce3cbed0;  1 drivers
v0x5582ce39be60_0 .net *"_ivl_1", 0 0, L_0x5582ce3cc1b0;  1 drivers
L_0x5582ce3cc250 .concat [ 1 1 0 0], L_0x5582ce3cc1b0, L_0x5582ce3cbed0;
S_0x5582ce39b850 .scope module, "and_stage" "slow_and" 8 35, 5 12 0, S_0x5582ce39b570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce39ba30 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce39bb60_0 .net "a", 1 0, L_0x5582ce3cc250;  1 drivers
v0x5582ce39bc60_0 .net "result", 0 0, L_0x5582ce3cbd90;  1 drivers
L_0x5582ce3cbd90 .delay 1 (3000,3000,3000) L_0x5582ce3cbd90/d;
L_0x5582ce3cbd90/d .reduce/and L_0x5582ce3cc250;
S_0x5582ce39bf40 .scope module, "or_stage" "slow_or" 8 37, 6 12 0, S_0x5582ce396f90;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3999e0 .param/l "NUMINPUTS" 0 6 12, +C4<00000000000000000000000000001001>;
v0x5582ce39c290_0 .net "a", 8 0, L_0x5582ce3c9180;  1 drivers
v0x5582ce39c390_0 .net "result", 0 0, L_0x5582ce3c8fa0;  1 drivers
L_0x5582ce3c8fa0 .delay 1 (2000,2000,2000) L_0x5582ce3c8fa0/d;
L_0x5582ce3c8fa0/d .reduce/or L_0x5582ce3c9180;
S_0x5582ce39cc90 .scope generate, "genblk1[0]" "genblk1[0]" 7 50, 7 50 0, S_0x5582ce3815f0;
 .timescale -9 -12;
P_0x5582ce39ceb0 .param/l "i" 0 7 50, +C4<00>;
S_0x5582ce39cf70 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x5582ce39cc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x5582ce39e9d0_0 .net "a", 0 0, L_0x5582ce3b8830;  1 drivers
v0x5582ce39eaa0_0 .net "b", 0 0, L_0x5582ce3b88d0;  1 drivers
v0x5582ce39eb70_0 .net "c_in", 0 0, L_0x5582ce3b8970;  1 drivers
v0x5582ce39ec40_0 .var "g", 0 0;
v0x5582ce39ece0_0 .net "g_w", 0 0, v0x5582ce39e110_0;  1 drivers
v0x5582ce39edd0_0 .var "p", 0 0;
v0x5582ce39ee70_0 .net "p_w", 0 0, v0x5582ce39e2b0_0;  1 drivers
v0x5582ce39ef40_0 .var "s", 0 0;
v0x5582ce39efe0_0 .net "s_w", 0 0, L_0x5582ce3b8560;  1 drivers
E_0x5582ce39d230 .event edge, v0x5582ce39e110_0, v0x5582ce39e2b0_0, v0x5582ce39e8b0_0;
L_0x5582ce3b86f0 .concat [ 1 1 0 0], L_0x5582ce3b8970, v0x5582ce39e2b0_0;
S_0x5582ce39d2b0 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x5582ce39cf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x5582ce39df90_0 .net "a", 0 0, L_0x5582ce3b8830;  alias, 1 drivers
v0x5582ce39e050_0 .net "b", 0 0, L_0x5582ce3b88d0;  alias, 1 drivers
v0x5582ce39e110_0 .var "c_out", 0 0;
v0x5582ce39e1e0_0 .net "c_out_w", 0 0, L_0x5582ce3b7eb0;  1 drivers
v0x5582ce39e2b0_0 .var "s", 0 0;
v0x5582ce39e3a0_0 .net "s_w", 0 0, L_0x5582ce3b82e0;  1 drivers
E_0x5582ce39d4b0 .event edge, v0x5582ce39d960_0, v0x5582ce39de70_0;
L_0x5582ce3b8150 .concat [ 1 1 0 0], L_0x5582ce3b88d0, L_0x5582ce3b8830;
L_0x5582ce3b8470 .concat [ 1 1 0 0], L_0x5582ce3b88d0, L_0x5582ce3b8830;
S_0x5582ce39d530 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x5582ce39d2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce39d730 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce39d860_0 .net "a", 1 0, L_0x5582ce3b8150;  1 drivers
v0x5582ce39d960_0 .net "result", 0 0, L_0x5582ce3b7eb0;  alias, 1 drivers
L_0x5582ce3b7eb0 .delay 1 (3000,3000,3000) L_0x5582ce3b7eb0/d;
L_0x5582ce3b7eb0/d .reduce/and L_0x5582ce3b8150;
S_0x5582ce39da80 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x5582ce39d2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce39dc60 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce39dd70_0 .net "a", 1 0, L_0x5582ce3b8470;  1 drivers
v0x5582ce39de70_0 .net "result", 0 0, L_0x5582ce3b82e0;  alias, 1 drivers
L_0x5582ce3b82e0 .delay 1 (2000,2000,2000) L_0x5582ce3b82e0/d;
L_0x5582ce3b82e0/d .reduce/xor L_0x5582ce3b8470;
S_0x5582ce39e4d0 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x5582ce39cf70;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce39e6d0 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce39e7b0_0 .net "a", 1 0, L_0x5582ce3b86f0;  1 drivers
v0x5582ce39e8b0_0 .net "result", 0 0, L_0x5582ce3b8560;  alias, 1 drivers
L_0x5582ce3b8560 .delay 1 (2000,2000,2000) L_0x5582ce3b8560/d;
L_0x5582ce3b8560/d .reduce/xor L_0x5582ce3b86f0;
S_0x5582ce39f170 .scope generate, "genblk1[1]" "genblk1[1]" 7 50, 7 50 0, S_0x5582ce3815f0;
 .timescale -9 -12;
P_0x5582ce39f350 .param/l "i" 0 7 50, +C4<01>;
S_0x5582ce39f410 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x5582ce39f170;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x5582ce3a0f60_0 .net "a", 0 0, L_0x5582ce3b9280;  1 drivers
v0x5582ce3a1030_0 .net "b", 0 0, L_0x5582ce3b9320;  1 drivers
v0x5582ce3a1100_0 .net "c_in", 0 0, L_0x5582ce3b93c0;  1 drivers
v0x5582ce3a11d0_0 .var "g", 0 0;
v0x5582ce3a1270_0 .net "g_w", 0 0, v0x5582ce3a06a0_0;  1 drivers
v0x5582ce3a1360_0 .var "p", 0 0;
v0x5582ce3a1400_0 .net "p_w", 0 0, v0x5582ce3a0840_0;  1 drivers
v0x5582ce3a14d0_0 .var "s", 0 0;
v0x5582ce3a1570_0 .net "s_w", 0 0, L_0x5582ce3b8fb0;  1 drivers
E_0x5582ce39f690 .event edge, v0x5582ce3a06a0_0, v0x5582ce3a0840_0, v0x5582ce3a0e40_0;
L_0x5582ce3b9140 .concat [ 1 1 0 0], L_0x5582ce3b93c0, v0x5582ce3a0840_0;
S_0x5582ce39f710 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x5582ce39f410;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x5582ce3a0520_0 .net "a", 0 0, L_0x5582ce3b9280;  alias, 1 drivers
v0x5582ce3a05e0_0 .net "b", 0 0, L_0x5582ce3b9320;  alias, 1 drivers
v0x5582ce3a06a0_0 .var "c_out", 0 0;
v0x5582ce3a0770_0 .net "c_out_w", 0 0, L_0x5582ce3b8a10;  1 drivers
v0x5582ce3a0840_0 .var "s", 0 0;
v0x5582ce3a0930_0 .net "s_w", 0 0, L_0x5582ce3b8d30;  1 drivers
E_0x5582ce39f9b0 .event edge, v0x5582ce39fef0_0, v0x5582ce3a0400_0;
L_0x5582ce3b8ba0 .concat [ 1 1 0 0], L_0x5582ce3b9320, L_0x5582ce3b9280;
L_0x5582ce3b8ec0 .concat [ 1 1 0 0], L_0x5582ce3b9320, L_0x5582ce3b9280;
S_0x5582ce39fa30 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x5582ce39f710;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce39fc30 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce39fdf0_0 .net "a", 1 0, L_0x5582ce3b8ba0;  1 drivers
v0x5582ce39fef0_0 .net "result", 0 0, L_0x5582ce3b8a10;  alias, 1 drivers
L_0x5582ce3b8a10 .delay 1 (3000,3000,3000) L_0x5582ce3b8a10/d;
L_0x5582ce3b8a10/d .reduce/and L_0x5582ce3b8ba0;
S_0x5582ce3a0010 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x5582ce39f710;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3a01f0 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3a0300_0 .net "a", 1 0, L_0x5582ce3b8ec0;  1 drivers
v0x5582ce3a0400_0 .net "result", 0 0, L_0x5582ce3b8d30;  alias, 1 drivers
L_0x5582ce3b8d30 .delay 1 (2000,2000,2000) L_0x5582ce3b8d30/d;
L_0x5582ce3b8d30/d .reduce/xor L_0x5582ce3b8ec0;
S_0x5582ce3a0a60 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x5582ce39f410;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3a0c60 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3a0d40_0 .net "a", 1 0, L_0x5582ce3b9140;  1 drivers
v0x5582ce3a0e40_0 .net "result", 0 0, L_0x5582ce3b8fb0;  alias, 1 drivers
L_0x5582ce3b8fb0 .delay 1 (2000,2000,2000) L_0x5582ce3b8fb0/d;
L_0x5582ce3b8fb0/d .reduce/xor L_0x5582ce3b9140;
S_0x5582ce3a1700 .scope generate, "genblk1[2]" "genblk1[2]" 7 50, 7 50 0, S_0x5582ce3815f0;
 .timescale -9 -12;
P_0x5582ce3a18b0 .param/l "i" 0 7 50, +C4<010>;
S_0x5582ce3a1990 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x5582ce3a1700;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x5582ce3a34e0_0 .net "a", 0 0, L_0x5582ce3b9cc0;  1 drivers
v0x5582ce3a35b0_0 .net "b", 0 0, L_0x5582ce3b9df0;  1 drivers
v0x5582ce3a3680_0 .net "c_in", 0 0, L_0x5582ce3b9f70;  1 drivers
v0x5582ce3a3750_0 .var "g", 0 0;
v0x5582ce3a37f0_0 .net "g_w", 0 0, v0x5582ce3a2c20_0;  1 drivers
v0x5582ce3a38e0_0 .var "p", 0 0;
v0x5582ce3a3980_0 .net "p_w", 0 0, v0x5582ce3a2dc0_0;  1 drivers
v0x5582ce3a3a50_0 .var "s", 0 0;
v0x5582ce3a3af0_0 .net "s_w", 0 0, L_0x5582ce3b99f0;  1 drivers
E_0x5582ce3a1c10 .event edge, v0x5582ce3a2c20_0, v0x5582ce3a2dc0_0, v0x5582ce3a33c0_0;
L_0x5582ce3b9b80 .concat [ 1 1 0 0], L_0x5582ce3b9f70, v0x5582ce3a2dc0_0;
S_0x5582ce3a1c90 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x5582ce3a1990;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x5582ce3a2aa0_0 .net "a", 0 0, L_0x5582ce3b9cc0;  alias, 1 drivers
v0x5582ce3a2b60_0 .net "b", 0 0, L_0x5582ce3b9df0;  alias, 1 drivers
v0x5582ce3a2c20_0 .var "c_out", 0 0;
v0x5582ce3a2cf0_0 .net "c_out_w", 0 0, L_0x5582ce3b94a0;  1 drivers
v0x5582ce3a2dc0_0 .var "s", 0 0;
v0x5582ce3a2eb0_0 .net "s_w", 0 0, L_0x5582ce3b9770;  1 drivers
E_0x5582ce3a1f30 .event edge, v0x5582ce3a2470_0, v0x5582ce3a2980_0;
L_0x5582ce3b95e0 .concat [ 1 1 0 0], L_0x5582ce3b9df0, L_0x5582ce3b9cc0;
L_0x5582ce3b9900 .concat [ 1 1 0 0], L_0x5582ce3b9df0, L_0x5582ce3b9cc0;
S_0x5582ce3a1fb0 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x5582ce3a1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3a21b0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce3a2370_0 .net "a", 1 0, L_0x5582ce3b95e0;  1 drivers
v0x5582ce3a2470_0 .net "result", 0 0, L_0x5582ce3b94a0;  alias, 1 drivers
L_0x5582ce3b94a0 .delay 1 (3000,3000,3000) L_0x5582ce3b94a0/d;
L_0x5582ce3b94a0/d .reduce/and L_0x5582ce3b95e0;
S_0x5582ce3a2590 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x5582ce3a1c90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3a2770 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3a2880_0 .net "a", 1 0, L_0x5582ce3b9900;  1 drivers
v0x5582ce3a2980_0 .net "result", 0 0, L_0x5582ce3b9770;  alias, 1 drivers
L_0x5582ce3b9770 .delay 1 (2000,2000,2000) L_0x5582ce3b9770/d;
L_0x5582ce3b9770/d .reduce/xor L_0x5582ce3b9900;
S_0x5582ce3a2fe0 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x5582ce3a1990;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3a31e0 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3a32c0_0 .net "a", 1 0, L_0x5582ce3b9b80;  1 drivers
v0x5582ce3a33c0_0 .net "result", 0 0, L_0x5582ce3b99f0;  alias, 1 drivers
L_0x5582ce3b99f0 .delay 1 (2000,2000,2000) L_0x5582ce3b99f0/d;
L_0x5582ce3b99f0/d .reduce/xor L_0x5582ce3b9b80;
S_0x5582ce3a3c80 .scope generate, "genblk1[3]" "genblk1[3]" 7 50, 7 50 0, S_0x5582ce3815f0;
 .timescale -9 -12;
P_0x5582ce3a3e80 .param/l "i" 0 7 50, +C4<011>;
S_0x5582ce3a3f60 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x5582ce3a3c80;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x5582ce3a5a80_0 .net "a", 0 0, L_0x5582ce3ba870;  1 drivers
v0x5582ce3a5b50_0 .net "b", 0 0, L_0x5582ce3baa00;  1 drivers
v0x5582ce3a5c20_0 .net "c_in", 0 0, L_0x5582ce3bab30;  1 drivers
v0x5582ce3a5cf0_0 .var "g", 0 0;
v0x5582ce3a5d90_0 .net "g_w", 0 0, v0x5582ce3a51c0_0;  1 drivers
v0x5582ce3a5e80_0 .var "p", 0 0;
v0x5582ce3a5f20_0 .net "p_w", 0 0, v0x5582ce3a5360_0;  1 drivers
v0x5582ce3a5ff0_0 .var "s", 0 0;
v0x5582ce3a6090_0 .net "s_w", 0 0, L_0x5582ce3ba5a0;  1 drivers
E_0x5582ce3a41e0 .event edge, v0x5582ce3a51c0_0, v0x5582ce3a5360_0, v0x5582ce3a5960_0;
L_0x5582ce3ba730 .concat [ 1 1 0 0], L_0x5582ce3bab30, v0x5582ce3a5360_0;
S_0x5582ce3a4260 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x5582ce3a3f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x5582ce3a5040_0 .net "a", 0 0, L_0x5582ce3ba870;  alias, 1 drivers
v0x5582ce3a5100_0 .net "b", 0 0, L_0x5582ce3baa00;  alias, 1 drivers
v0x5582ce3a51c0_0 .var "c_out", 0 0;
v0x5582ce3a5290_0 .net "c_out_w", 0 0, L_0x5582ce3ba0a0;  1 drivers
v0x5582ce3a5360_0 .var "s", 0 0;
v0x5582ce3a5450_0 .net "s_w", 0 0, L_0x5582ce3ba320;  1 drivers
E_0x5582ce3a44d0 .event edge, v0x5582ce3a4a10_0, v0x5582ce3a4f20_0;
L_0x5582ce3ba190 .concat [ 1 1 0 0], L_0x5582ce3baa00, L_0x5582ce3ba870;
L_0x5582ce3ba4b0 .concat [ 1 1 0 0], L_0x5582ce3baa00, L_0x5582ce3ba870;
S_0x5582ce3a4550 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x5582ce3a4260;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3a4750 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce3a4910_0 .net "a", 1 0, L_0x5582ce3ba190;  1 drivers
v0x5582ce3a4a10_0 .net "result", 0 0, L_0x5582ce3ba0a0;  alias, 1 drivers
L_0x5582ce3ba0a0 .delay 1 (3000,3000,3000) L_0x5582ce3ba0a0/d;
L_0x5582ce3ba0a0/d .reduce/and L_0x5582ce3ba190;
S_0x5582ce3a4b30 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x5582ce3a4260;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3a4d10 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3a4e20_0 .net "a", 1 0, L_0x5582ce3ba4b0;  1 drivers
v0x5582ce3a4f20_0 .net "result", 0 0, L_0x5582ce3ba320;  alias, 1 drivers
L_0x5582ce3ba320 .delay 1 (2000,2000,2000) L_0x5582ce3ba320/d;
L_0x5582ce3ba320/d .reduce/xor L_0x5582ce3ba4b0;
S_0x5582ce3a5580 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x5582ce3a3f60;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3a5780 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3a5860_0 .net "a", 1 0, L_0x5582ce3ba730;  1 drivers
v0x5582ce3a5960_0 .net "result", 0 0, L_0x5582ce3ba5a0;  alias, 1 drivers
L_0x5582ce3ba5a0 .delay 1 (2000,2000,2000) L_0x5582ce3ba5a0/d;
L_0x5582ce3ba5a0/d .reduce/xor L_0x5582ce3ba730;
S_0x5582ce3a6220 .scope generate, "genblk1[4]" "genblk1[4]" 7 50, 7 50 0, S_0x5582ce3815f0;
 .timescale -9 -12;
P_0x5582ce3a63d0 .param/l "i" 0 7 50, +C4<0100>;
S_0x5582ce3a64b0 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x5582ce3a6220;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x5582ce3a8000_0 .net "a", 0 0, L_0x5582ce3bb410;  1 drivers
v0x5582ce3a80d0_0 .net "b", 0 0, L_0x5582ce3bb540;  1 drivers
v0x5582ce3a81a0_0 .net "c_in", 0 0, L_0x5582ce3bb6f0;  1 drivers
v0x5582ce3a8270_0 .var "g", 0 0;
v0x5582ce3a8310_0 .net "g_w", 0 0, v0x5582ce3a7740_0;  1 drivers
v0x5582ce3a8400_0 .var "p", 0 0;
v0x5582ce3a84a0_0 .net "p_w", 0 0, v0x5582ce3a78e0_0;  1 drivers
v0x5582ce3a8570_0 .var "s", 0 0;
v0x5582ce3a8610_0 .net "s_w", 0 0, L_0x5582ce3bb140;  1 drivers
E_0x5582ce3a6730 .event edge, v0x5582ce3a7740_0, v0x5582ce3a78e0_0, v0x5582ce3a7ee0_0;
L_0x5582ce3bb2d0 .concat [ 1 1 0 0], L_0x5582ce3bb6f0, v0x5582ce3a78e0_0;
S_0x5582ce3a67b0 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x5582ce3a64b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x5582ce3a75c0_0 .net "a", 0 0, L_0x5582ce3bb410;  alias, 1 drivers
v0x5582ce3a7680_0 .net "b", 0 0, L_0x5582ce3bb540;  alias, 1 drivers
v0x5582ce3a7740_0 .var "c_out", 0 0;
v0x5582ce3a7810_0 .net "c_out_w", 0 0, L_0x5582ce3bac40;  1 drivers
v0x5582ce3a78e0_0 .var "s", 0 0;
v0x5582ce3a79d0_0 .net "s_w", 0 0, L_0x5582ce3baec0;  1 drivers
E_0x5582ce3a6a50 .event edge, v0x5582ce3a6f90_0, v0x5582ce3a74a0_0;
L_0x5582ce3bad30 .concat [ 1 1 0 0], L_0x5582ce3bb540, L_0x5582ce3bb410;
L_0x5582ce3bb050 .concat [ 1 1 0 0], L_0x5582ce3bb540, L_0x5582ce3bb410;
S_0x5582ce3a6ad0 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x5582ce3a67b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3a6cd0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce3a6e90_0 .net "a", 1 0, L_0x5582ce3bad30;  1 drivers
v0x5582ce3a6f90_0 .net "result", 0 0, L_0x5582ce3bac40;  alias, 1 drivers
L_0x5582ce3bac40 .delay 1 (3000,3000,3000) L_0x5582ce3bac40/d;
L_0x5582ce3bac40/d .reduce/and L_0x5582ce3bad30;
S_0x5582ce3a70b0 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x5582ce3a67b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3a7290 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3a73a0_0 .net "a", 1 0, L_0x5582ce3bb050;  1 drivers
v0x5582ce3a74a0_0 .net "result", 0 0, L_0x5582ce3baec0;  alias, 1 drivers
L_0x5582ce3baec0 .delay 1 (2000,2000,2000) L_0x5582ce3baec0/d;
L_0x5582ce3baec0/d .reduce/xor L_0x5582ce3bb050;
S_0x5582ce3a7b00 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x5582ce3a64b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3a7d00 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3a7de0_0 .net "a", 1 0, L_0x5582ce3bb2d0;  1 drivers
v0x5582ce3a7ee0_0 .net "result", 0 0, L_0x5582ce3bb140;  alias, 1 drivers
L_0x5582ce3bb140 .delay 1 (2000,2000,2000) L_0x5582ce3bb140/d;
L_0x5582ce3bb140/d .reduce/xor L_0x5582ce3bb2d0;
S_0x5582ce3a87a0 .scope generate, "genblk1[5]" "genblk1[5]" 7 50, 7 50 0, S_0x5582ce3815f0;
 .timescale -9 -12;
P_0x5582ce3a8950 .param/l "i" 0 7 50, +C4<0101>;
S_0x5582ce3a8a30 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x5582ce3a87a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x5582ce3aa580_0 .net "a", 0 0, L_0x5582ce3bbfb0;  1 drivers
v0x5582ce3aa650_0 .net "b", 0 0, L_0x5582ce3bc170;  1 drivers
v0x5582ce3aa720_0 .net "c_in", 0 0, L_0x5582ce3bc4b0;  1 drivers
v0x5582ce3aa7f0_0 .var "g", 0 0;
v0x5582ce3aa890_0 .net "g_w", 0 0, v0x5582ce3a9cc0_0;  1 drivers
v0x5582ce3aa980_0 .var "p", 0 0;
v0x5582ce3aaa20_0 .net "p_w", 0 0, v0x5582ce3a9e60_0;  1 drivers
v0x5582ce3aaaf0_0 .var "s", 0 0;
v0x5582ce3aab90_0 .net "s_w", 0 0, L_0x5582ce3bbce0;  1 drivers
E_0x5582ce3a8cb0 .event edge, v0x5582ce3a9cc0_0, v0x5582ce3a9e60_0, v0x5582ce3aa460_0;
L_0x5582ce3bbe70 .concat [ 1 1 0 0], L_0x5582ce3bc4b0, v0x5582ce3a9e60_0;
S_0x5582ce3a8d30 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x5582ce3a8a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x5582ce3a9b40_0 .net "a", 0 0, L_0x5582ce3bbfb0;  alias, 1 drivers
v0x5582ce3a9c00_0 .net "b", 0 0, L_0x5582ce3bc170;  alias, 1 drivers
v0x5582ce3a9cc0_0 .var "c_out", 0 0;
v0x5582ce3a9d90_0 .net "c_out_w", 0 0, L_0x5582ce3bb790;  1 drivers
v0x5582ce3a9e60_0 .var "s", 0 0;
v0x5582ce3a9f50_0 .net "s_w", 0 0, L_0x5582ce3bba60;  1 drivers
E_0x5582ce3a8fd0 .event edge, v0x5582ce3a9510_0, v0x5582ce3a9a20_0;
L_0x5582ce3bb8d0 .concat [ 1 1 0 0], L_0x5582ce3bc170, L_0x5582ce3bbfb0;
L_0x5582ce3bbbf0 .concat [ 1 1 0 0], L_0x5582ce3bc170, L_0x5582ce3bbfb0;
S_0x5582ce3a9050 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x5582ce3a8d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3a9250 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce3a9410_0 .net "a", 1 0, L_0x5582ce3bb8d0;  1 drivers
v0x5582ce3a9510_0 .net "result", 0 0, L_0x5582ce3bb790;  alias, 1 drivers
L_0x5582ce3bb790 .delay 1 (3000,3000,3000) L_0x5582ce3bb790/d;
L_0x5582ce3bb790/d .reduce/and L_0x5582ce3bb8d0;
S_0x5582ce3a9630 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x5582ce3a8d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3a9810 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3a9920_0 .net "a", 1 0, L_0x5582ce3bbbf0;  1 drivers
v0x5582ce3a9a20_0 .net "result", 0 0, L_0x5582ce3bba60;  alias, 1 drivers
L_0x5582ce3bba60 .delay 1 (2000,2000,2000) L_0x5582ce3bba60/d;
L_0x5582ce3bba60/d .reduce/xor L_0x5582ce3bbbf0;
S_0x5582ce3aa080 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x5582ce3a8a30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3aa280 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3aa360_0 .net "a", 1 0, L_0x5582ce3bbe70;  1 drivers
v0x5582ce3aa460_0 .net "result", 0 0, L_0x5582ce3bbce0;  alias, 1 drivers
L_0x5582ce3bbce0 .delay 1 (2000,2000,2000) L_0x5582ce3bbce0/d;
L_0x5582ce3bbce0/d .reduce/xor L_0x5582ce3bbe70;
S_0x5582ce3aad20 .scope generate, "genblk1[6]" "genblk1[6]" 7 50, 7 50 0, S_0x5582ce3815f0;
 .timescale -9 -12;
P_0x5582ce3aaed0 .param/l "i" 0 7 50, +C4<0110>;
S_0x5582ce3aafb0 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x5582ce3aad20;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x5582ce3acb00_0 .net "a", 0 0, L_0x5582ce3bce10;  1 drivers
v0x5582ce3acbd0_0 .net "b", 0 0, L_0x5582ce3bceb0;  1 drivers
v0x5582ce3acca0_0 .net "c_in", 0 0, L_0x5582ce3bc550;  1 drivers
v0x5582ce3acd70_0 .var "g", 0 0;
v0x5582ce3ace10_0 .net "g_w", 0 0, v0x5582ce3ac240_0;  1 drivers
v0x5582ce3acf00_0 .var "p", 0 0;
v0x5582ce3acfa0_0 .net "p_w", 0 0, v0x5582ce3ac3e0_0;  1 drivers
v0x5582ce3ad070_0 .var "s", 0 0;
v0x5582ce3ad110_0 .net "s_w", 0 0, L_0x5582ce3bcb40;  1 drivers
E_0x5582ce3ab230 .event edge, v0x5582ce3ac240_0, v0x5582ce3ac3e0_0, v0x5582ce3ac9e0_0;
L_0x5582ce3bccd0 .concat [ 1 1 0 0], L_0x5582ce3bc550, v0x5582ce3ac3e0_0;
S_0x5582ce3ab2b0 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x5582ce3aafb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x5582ce3ac0c0_0 .net "a", 0 0, L_0x5582ce3bce10;  alias, 1 drivers
v0x5582ce3ac180_0 .net "b", 0 0, L_0x5582ce3bceb0;  alias, 1 drivers
v0x5582ce3ac240_0 .var "c_out", 0 0;
v0x5582ce3ac310_0 .net "c_out_w", 0 0, L_0x5582ce3bc5f0;  1 drivers
v0x5582ce3ac3e0_0 .var "s", 0 0;
v0x5582ce3ac4d0_0 .net "s_w", 0 0, L_0x5582ce3bc8c0;  1 drivers
E_0x5582ce3ab550 .event edge, v0x5582ce3aba90_0, v0x5582ce3abfa0_0;
L_0x5582ce3bc730 .concat [ 1 1 0 0], L_0x5582ce3bceb0, L_0x5582ce3bce10;
L_0x5582ce3bca50 .concat [ 1 1 0 0], L_0x5582ce3bceb0, L_0x5582ce3bce10;
S_0x5582ce3ab5d0 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x5582ce3ab2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3ab7d0 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce3ab990_0 .net "a", 1 0, L_0x5582ce3bc730;  1 drivers
v0x5582ce3aba90_0 .net "result", 0 0, L_0x5582ce3bc5f0;  alias, 1 drivers
L_0x5582ce3bc5f0 .delay 1 (3000,3000,3000) L_0x5582ce3bc5f0/d;
L_0x5582ce3bc5f0/d .reduce/and L_0x5582ce3bc730;
S_0x5582ce3abbb0 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x5582ce3ab2b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3abd90 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3abea0_0 .net "a", 1 0, L_0x5582ce3bca50;  1 drivers
v0x5582ce3abfa0_0 .net "result", 0 0, L_0x5582ce3bc8c0;  alias, 1 drivers
L_0x5582ce3bc8c0 .delay 1 (2000,2000,2000) L_0x5582ce3bc8c0/d;
L_0x5582ce3bc8c0/d .reduce/xor L_0x5582ce3bca50;
S_0x5582ce3ac600 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x5582ce3aafb0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3ac800 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3ac8e0_0 .net "a", 1 0, L_0x5582ce3bccd0;  1 drivers
v0x5582ce3ac9e0_0 .net "result", 0 0, L_0x5582ce3bcb40;  alias, 1 drivers
L_0x5582ce3bcb40 .delay 1 (2000,2000,2000) L_0x5582ce3bcb40/d;
L_0x5582ce3bcb40/d .reduce/xor L_0x5582ce3bccd0;
S_0x5582ce3ad2a0 .scope generate, "genblk1[7]" "genblk1[7]" 7 50, 7 50 0, S_0x5582ce3815f0;
 .timescale -9 -12;
P_0x5582ce3a3e30 .param/l "i" 0 7 50, +C4<0111>;
S_0x5582ce3ad570 .scope module, "stage" "spg_block" 7 51, 9 20 0, S_0x5582ce3ad2a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c_in";
    .port_info 3 /OUTPUT 1 "g";
    .port_info 4 /OUTPUT 1 "p";
    .port_info 5 /OUTPUT 1 "s";
v0x5582ce3af0c0_0 .net "a", 0 0, L_0x5582ce3bd8b0;  1 drivers
v0x5582ce3af190_0 .net "b", 0 0, L_0x5582ce3bda10;  1 drivers
v0x5582ce3af260_0 .net "c_in", 0 0, L_0x5582ce3bdb40;  1 drivers
v0x5582ce3af330_0 .var "g", 0 0;
v0x5582ce3af3d0_0 .net "g_w", 0 0, v0x5582ce3ae800_0;  1 drivers
v0x5582ce3af4c0_0 .var "p", 0 0;
v0x5582ce3af560_0 .net "p_w", 0 0, v0x5582ce3ae9a0_0;  1 drivers
v0x5582ce3af630_0 .var "s", 0 0;
v0x5582ce3af6d0_0 .net "s_w", 0 0, L_0x5582ce3bd5e0;  1 drivers
E_0x5582ce3ad7f0 .event edge, v0x5582ce3ae800_0, v0x5582ce3ae9a0_0, v0x5582ce3aefa0_0;
L_0x5582ce3bd770 .concat [ 1 1 0 0], L_0x5582ce3bdb40, v0x5582ce3ae9a0_0;
S_0x5582ce3ad870 .scope module, "ha1" "half_adder" 9 33, 10 12 0, S_0x5582ce3ad570;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /OUTPUT 1 "s";
    .port_info 3 /OUTPUT 1 "c_out";
v0x5582ce3ae680_0 .net "a", 0 0, L_0x5582ce3bd8b0;  alias, 1 drivers
v0x5582ce3ae740_0 .net "b", 0 0, L_0x5582ce3bda10;  alias, 1 drivers
v0x5582ce3ae800_0 .var "c_out", 0 0;
v0x5582ce3ae8d0_0 .net "c_out_w", 0 0, L_0x5582ce3bd090;  1 drivers
v0x5582ce3ae9a0_0 .var "s", 0 0;
v0x5582ce3aea90_0 .net "s_w", 0 0, L_0x5582ce3bd360;  1 drivers
E_0x5582ce3adb10 .event edge, v0x5582ce3ae050_0, v0x5582ce3ae560_0;
L_0x5582ce3bd1d0 .concat [ 1 1 0 0], L_0x5582ce3bda10, L_0x5582ce3bd8b0;
L_0x5582ce3bd4f0 .concat [ 1 1 0 0], L_0x5582ce3bda10, L_0x5582ce3bd8b0;
S_0x5582ce3adb90 .scope module, "and1" "slow_and" 10 24, 5 12 0, S_0x5582ce3ad870;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3add90 .param/l "NUMINPUTS" 0 5 12, +C4<00000000000000000000000000000010>;
v0x5582ce3adf50_0 .net "a", 1 0, L_0x5582ce3bd1d0;  1 drivers
v0x5582ce3ae050_0 .net "result", 0 0, L_0x5582ce3bd090;  alias, 1 drivers
L_0x5582ce3bd090 .delay 1 (3000,3000,3000) L_0x5582ce3bd090/d;
L_0x5582ce3bd090/d .reduce/and L_0x5582ce3bd1d0;
S_0x5582ce3ae170 .scope module, "xor1" "slow_xor" 10 25, 11 12 0, S_0x5582ce3ad870;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3ae350 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3ae460_0 .net "a", 1 0, L_0x5582ce3bd4f0;  1 drivers
v0x5582ce3ae560_0 .net "result", 0 0, L_0x5582ce3bd360;  alias, 1 drivers
L_0x5582ce3bd360 .delay 1 (2000,2000,2000) L_0x5582ce3bd360/d;
L_0x5582ce3bd360/d .reduce/xor L_0x5582ce3bd4f0;
S_0x5582ce3aebc0 .scope module, "xor1" "slow_xor" 9 34, 11 12 0, S_0x5582ce3ad570;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "a";
    .port_info 1 /OUTPUT 1 "result";
P_0x5582ce3aedc0 .param/l "NUMINPUTS" 0 11 12, +C4<00000000000000000000000000000010>;
v0x5582ce3aeea0_0 .net "a", 1 0, L_0x5582ce3bd770;  1 drivers
v0x5582ce3aefa0_0 .net "result", 0 0, L_0x5582ce3bd5e0;  alias, 1 drivers
L_0x5582ce3bd5e0 .delay 1 (2000,2000,2000) L_0x5582ce3bd5e0/d;
L_0x5582ce3bd5e0/d .reduce/xor L_0x5582ce3bd770;
    .scope S_0x5582ce336a30;
T_0 ;
    %wait E_0x5582ce25dbb0;
    %load/vec4 v0x5582ce31d830_0;
    %inv;
    %load/vec4 v0x5582ce31d8f0_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce31cc10_0;
    %and;
    %load/vec4 v0x5582ce31d830_0;
    %inv;
    %load/vec4 v0x5582ce31d8f0_0;
    %and;
    %load/vec4 v0x5582ce31cc10_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x5582ce31d830_0;
    %load/vec4 v0x5582ce31d8f0_0;
    %and;
    %load/vec4 v0x5582ce31cc10_0;
    %and;
    %or;
    %load/vec4 v0x5582ce31d830_0;
    %load/vec4 v0x5582ce31d8f0_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce31cc10_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x5582ce31ba90_0, 0;
    %load/vec4 v0x5582ce31c250_0;
    %assign/vec4 v0x5582ce31ccb0_0, 0;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5582ce2dcfe0;
T_1 ;
    %wait E_0x5582ce319ed0;
    %load/vec4 v0x5582ce310600_0;
    %inv;
    %load/vec4 v0x5582ce3106c0_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce30f9e0_0;
    %and;
    %load/vec4 v0x5582ce310600_0;
    %inv;
    %load/vec4 v0x5582ce3106c0_0;
    %and;
    %load/vec4 v0x5582ce30f9e0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x5582ce310600_0;
    %load/vec4 v0x5582ce3106c0_0;
    %and;
    %load/vec4 v0x5582ce30f9e0_0;
    %and;
    %or;
    %load/vec4 v0x5582ce310600_0;
    %load/vec4 v0x5582ce3106c0_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce30f9e0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x5582ce2d13d0_0, 0;
    %load/vec4 v0x5582ce30e860_0;
    %assign/vec4 v0x5582ce30e7c0_0, 0;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5582ce32f190;
T_2 ;
    %wait E_0x5582ce314d30;
    %load/vec4 v0x5582ce303f90_0;
    %inv;
    %load/vec4 v0x5582ce304050_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce3033d0_0;
    %and;
    %load/vec4 v0x5582ce303f90_0;
    %inv;
    %load/vec4 v0x5582ce304050_0;
    %and;
    %load/vec4 v0x5582ce3033d0_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x5582ce303f90_0;
    %load/vec4 v0x5582ce304050_0;
    %and;
    %load/vec4 v0x5582ce3033d0_0;
    %and;
    %or;
    %load/vec4 v0x5582ce303f90_0;
    %load/vec4 v0x5582ce304050_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce3033d0_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x5582ce3014d0_0, 0;
    %load/vec4 v0x5582ce302850_0;
    %assign/vec4 v0x5582ce3027b0_0, 0;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5582ce301860;
T_3 ;
    %wait E_0x5582ce2d14f0;
    %load/vec4 v0x5582ce2e7b80_0;
    %inv;
    %load/vec4 v0x5582ce2e7c40_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce2e5010_0;
    %and;
    %load/vec4 v0x5582ce2e7b80_0;
    %inv;
    %load/vec4 v0x5582ce2e7c40_0;
    %and;
    %load/vec4 v0x5582ce2e5010_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x5582ce2e7b80_0;
    %load/vec4 v0x5582ce2e7c40_0;
    %and;
    %load/vec4 v0x5582ce2e5010_0;
    %and;
    %or;
    %load/vec4 v0x5582ce2e7b80_0;
    %load/vec4 v0x5582ce2e7c40_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce2e5010_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x5582ce2df930_0, 0;
    %load/vec4 v0x5582ce2e24a0_0;
    %assign/vec4 v0x5582ce2e50e0_0, 0;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x5582ce277090;
T_4 ;
    %wait E_0x5582ce2ffa70;
    %load/vec4 v0x5582ce320490_0;
    %inv;
    %load/vec4 v0x5582ce320550_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce31bd40_0;
    %and;
    %load/vec4 v0x5582ce320490_0;
    %inv;
    %load/vec4 v0x5582ce320550_0;
    %and;
    %load/vec4 v0x5582ce31bd40_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x5582ce320490_0;
    %load/vec4 v0x5582ce320550_0;
    %and;
    %load/vec4 v0x5582ce31bd40_0;
    %and;
    %or;
    %load/vec4 v0x5582ce320490_0;
    %load/vec4 v0x5582ce320550_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce31bd40_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x5582ce3177e0_0, 0;
    %load/vec4 v0x5582ce31bea0_0;
    %assign/vec4 v0x5582ce31bde0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5582ce30eaf0;
T_5 ;
    %wait E_0x5582ce31bfb0;
    %load/vec4 v0x5582ce282800_0;
    %inv;
    %load/vec4 v0x5582ce2828c0_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce282980_0;
    %and;
    %load/vec4 v0x5582ce282800_0;
    %inv;
    %load/vec4 v0x5582ce2828c0_0;
    %and;
    %load/vec4 v0x5582ce282980_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x5582ce282800_0;
    %load/vec4 v0x5582ce2828c0_0;
    %and;
    %load/vec4 v0x5582ce282980_0;
    %and;
    %or;
    %load/vec4 v0x5582ce282800_0;
    %load/vec4 v0x5582ce2828c0_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce282980_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x5582ce29c710_0, 0;
    %load/vec4 v0x5582ce282b10_0;
    %assign/vec4 v0x5582ce282a50_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x5582ce29d840;
T_6 ;
    %wait E_0x5582ce29cb60;
    %load/vec4 v0x5582ce37e100_0;
    %inv;
    %load/vec4 v0x5582ce37e1c0_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce37e280_0;
    %and;
    %load/vec4 v0x5582ce37e100_0;
    %inv;
    %load/vec4 v0x5582ce37e1c0_0;
    %and;
    %load/vec4 v0x5582ce37e280_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x5582ce37e100_0;
    %load/vec4 v0x5582ce37e1c0_0;
    %and;
    %load/vec4 v0x5582ce37e280_0;
    %and;
    %or;
    %load/vec4 v0x5582ce37e100_0;
    %load/vec4 v0x5582ce37e1c0_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce37e280_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x5582ce37ec30_0, 0;
    %load/vec4 v0x5582ce37ea70_0;
    %assign/vec4 v0x5582ce29ee60_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x5582ce37f080;
T_7 ;
    %wait E_0x5582ce37f2e0;
    %load/vec4 v0x5582ce380800_0;
    %inv;
    %load/vec4 v0x5582ce3808c0_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce380980_0;
    %and;
    %load/vec4 v0x5582ce380800_0;
    %inv;
    %load/vec4 v0x5582ce3808c0_0;
    %and;
    %load/vec4 v0x5582ce380980_0;
    %inv;
    %and;
    %or;
    %load/vec4 v0x5582ce380800_0;
    %load/vec4 v0x5582ce3808c0_0;
    %and;
    %load/vec4 v0x5582ce380980_0;
    %and;
    %or;
    %load/vec4 v0x5582ce380800_0;
    %load/vec4 v0x5582ce3808c0_0;
    %inv;
    %and;
    %load/vec4 v0x5582ce380980_0;
    %inv;
    %and;
    %or;
    %assign/vec4 v0x5582ce380cd0_0, 0;
    %load/vec4 v0x5582ce380b10_0;
    %assign/vec4 v0x5582ce380a50_0, 0;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x5582ce332de0;
T_8 ;
    %wait E_0x5582ce275880;
    %load/vec4 v0x5582ce381470_0;
    %assign/vec4 v0x5582ce381390_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x5582ce39d2b0;
T_9 ;
    %wait E_0x5582ce39d4b0;
    %load/vec4 v0x5582ce39e1e0_0;
    %assign/vec4 v0x5582ce39e110_0, 0;
    %load/vec4 v0x5582ce39e3a0_0;
    %assign/vec4 v0x5582ce39e2b0_0, 0;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0x5582ce39cf70;
T_10 ;
    %wait E_0x5582ce39d230;
    %load/vec4 v0x5582ce39ece0_0;
    %assign/vec4 v0x5582ce39ec40_0, 0;
    %load/vec4 v0x5582ce39ee70_0;
    %assign/vec4 v0x5582ce39edd0_0, 0;
    %load/vec4 v0x5582ce39efe0_0;
    %assign/vec4 v0x5582ce39ef40_0, 0;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0x5582ce39f710;
T_11 ;
    %wait E_0x5582ce39f9b0;
    %load/vec4 v0x5582ce3a0770_0;
    %assign/vec4 v0x5582ce3a06a0_0, 0;
    %load/vec4 v0x5582ce3a0930_0;
    %assign/vec4 v0x5582ce3a0840_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x5582ce39f410;
T_12 ;
    %wait E_0x5582ce39f690;
    %load/vec4 v0x5582ce3a1270_0;
    %assign/vec4 v0x5582ce3a11d0_0, 0;
    %load/vec4 v0x5582ce3a1400_0;
    %assign/vec4 v0x5582ce3a1360_0, 0;
    %load/vec4 v0x5582ce3a1570_0;
    %assign/vec4 v0x5582ce3a14d0_0, 0;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x5582ce3a1c90;
T_13 ;
    %wait E_0x5582ce3a1f30;
    %load/vec4 v0x5582ce3a2cf0_0;
    %assign/vec4 v0x5582ce3a2c20_0, 0;
    %load/vec4 v0x5582ce3a2eb0_0;
    %assign/vec4 v0x5582ce3a2dc0_0, 0;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x5582ce3a1990;
T_14 ;
    %wait E_0x5582ce3a1c10;
    %load/vec4 v0x5582ce3a37f0_0;
    %assign/vec4 v0x5582ce3a3750_0, 0;
    %load/vec4 v0x5582ce3a3980_0;
    %assign/vec4 v0x5582ce3a38e0_0, 0;
    %load/vec4 v0x5582ce3a3af0_0;
    %assign/vec4 v0x5582ce3a3a50_0, 0;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x5582ce3a4260;
T_15 ;
    %wait E_0x5582ce3a44d0;
    %load/vec4 v0x5582ce3a5290_0;
    %assign/vec4 v0x5582ce3a51c0_0, 0;
    %load/vec4 v0x5582ce3a5450_0;
    %assign/vec4 v0x5582ce3a5360_0, 0;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x5582ce3a3f60;
T_16 ;
    %wait E_0x5582ce3a41e0;
    %load/vec4 v0x5582ce3a5d90_0;
    %assign/vec4 v0x5582ce3a5cf0_0, 0;
    %load/vec4 v0x5582ce3a5f20_0;
    %assign/vec4 v0x5582ce3a5e80_0, 0;
    %load/vec4 v0x5582ce3a6090_0;
    %assign/vec4 v0x5582ce3a5ff0_0, 0;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_0x5582ce3a67b0;
T_17 ;
    %wait E_0x5582ce3a6a50;
    %load/vec4 v0x5582ce3a7810_0;
    %assign/vec4 v0x5582ce3a7740_0, 0;
    %load/vec4 v0x5582ce3a79d0_0;
    %assign/vec4 v0x5582ce3a78e0_0, 0;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x5582ce3a64b0;
T_18 ;
    %wait E_0x5582ce3a6730;
    %load/vec4 v0x5582ce3a8310_0;
    %assign/vec4 v0x5582ce3a8270_0, 0;
    %load/vec4 v0x5582ce3a84a0_0;
    %assign/vec4 v0x5582ce3a8400_0, 0;
    %load/vec4 v0x5582ce3a8610_0;
    %assign/vec4 v0x5582ce3a8570_0, 0;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_0x5582ce3a8d30;
T_19 ;
    %wait E_0x5582ce3a8fd0;
    %load/vec4 v0x5582ce3a9d90_0;
    %assign/vec4 v0x5582ce3a9cc0_0, 0;
    %load/vec4 v0x5582ce3a9f50_0;
    %assign/vec4 v0x5582ce3a9e60_0, 0;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_0x5582ce3a8a30;
T_20 ;
    %wait E_0x5582ce3a8cb0;
    %load/vec4 v0x5582ce3aa890_0;
    %assign/vec4 v0x5582ce3aa7f0_0, 0;
    %load/vec4 v0x5582ce3aaa20_0;
    %assign/vec4 v0x5582ce3aa980_0, 0;
    %load/vec4 v0x5582ce3aab90_0;
    %assign/vec4 v0x5582ce3aaaf0_0, 0;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x5582ce3ab2b0;
T_21 ;
    %wait E_0x5582ce3ab550;
    %load/vec4 v0x5582ce3ac310_0;
    %assign/vec4 v0x5582ce3ac240_0, 0;
    %load/vec4 v0x5582ce3ac4d0_0;
    %assign/vec4 v0x5582ce3ac3e0_0, 0;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_0x5582ce3aafb0;
T_22 ;
    %wait E_0x5582ce3ab230;
    %load/vec4 v0x5582ce3ace10_0;
    %assign/vec4 v0x5582ce3acd70_0, 0;
    %load/vec4 v0x5582ce3acfa0_0;
    %assign/vec4 v0x5582ce3acf00_0, 0;
    %load/vec4 v0x5582ce3ad110_0;
    %assign/vec4 v0x5582ce3ad070_0, 0;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_0x5582ce3ad870;
T_23 ;
    %wait E_0x5582ce3adb10;
    %load/vec4 v0x5582ce3ae8d0_0;
    %assign/vec4 v0x5582ce3ae800_0, 0;
    %load/vec4 v0x5582ce3aea90_0;
    %assign/vec4 v0x5582ce3ae9a0_0, 0;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_0x5582ce3ad570;
T_24 ;
    %wait E_0x5582ce3ad7f0;
    %load/vec4 v0x5582ce3af3d0_0;
    %assign/vec4 v0x5582ce3af330_0, 0;
    %load/vec4 v0x5582ce3af560_0;
    %assign/vec4 v0x5582ce3af4c0_0, 0;
    %load/vec4 v0x5582ce3af6d0_0;
    %assign/vec4 v0x5582ce3af630_0, 0;
    %jmp T_24;
    .thread T_24, $push;
    .scope S_0x5582ce3819a0;
T_25 ;
    %wait E_0x5582ce381ca0;
    %load/vec4 v0x5582ce39c920_0;
    %assign/vec4 v0x5582ce39c770_0, 0;
    %jmp T_25;
    .thread T_25, $push;
    .scope S_0x5582ce3815f0;
T_26 ;
    %wait E_0x5582ce381940;
    %load/vec4 v0x5582ce3afb10_0;
    %parti/s 1, 8, 5;
    %assign/vec4 v0x5582ce3afca0_0, 0;
    %load/vec4 v0x5582ce3b0030_0;
    %assign/vec4 v0x5582ce3afee0_0, 0;
    %jmp T_26;
    .thread T_26, $push;
    .scope S_0x5582ce3242f0;
T_27 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582ce3b0a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5582ce3b0760_0, 0, 32;
    %end;
    .thread T_27;
    .scope S_0x5582ce3242f0;
T_28 ;
    %vpi_call 2 39 "$dumpfile", "lab02.vcd" {0 0 0};
    %vpi_call 2 40 "$dumpvars", 32'sb00000000000000000000000000000000 {0 0 0};
    %end;
    .thread T_28;
    .scope S_0x5582ce3242f0;
T_29 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582ce3b0510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5582ce3b0820_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5582ce3b0510_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5582ce3b0820_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582ce3b0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582ce3b0820_0, 0, 1;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5582ce3b0510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5582ce3b0820_0, 0, 1;
    %delay 50000, 0;
T_29.0 ;
    %load/vec4 v0x5582ce3b0510_0;
    %inv;
    %store/vec4 v0x5582ce3b0510_0, 0, 1;
    %delay 50000, 0;
    %jmp T_29.0;
    %end;
    .thread T_29;
    .scope S_0x5582ce3242f0;
T_30 ;
    %wait E_0x5582ce274780;
    %wait E_0x5582ce2734c0;
    %delay 10000, 0;
    %vpi_call 2 100 "$write", "Test Group 1: Addition Behavior Verification ... \012" {0 0 0};
    %load/vec4 v0x5582ce3b0a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0a60_0, 0, 32;
    %vpi_call 2 104 "$write", "\011Test Case 1.1:   0+  0 =   0, c_out = 0 ... " {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5582ce3b01e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5582ce3b02c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5582ce3b0600_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 111 "$write", "\011 any%d", v0x5582ce3b0970_0 {0 0 0};
    %vpi_call 2 112 "$write", "\011 any%d", v0x5582ce3b03d0_0 {0 0 0};
    %vpi_call 2 113 "$write", "\011 any%d", v0x5582ce3b06a0_0 {0 0 0};
    %load/vec4 v0x5582ce3b0600_0;
    %load/vec4 v0x5582ce3b0970_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5582ce3b03d0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_30.0, 6;
    %vpi_call 2 115 "$write", "failed\012" {0 0 0};
    %load/vec4 v0x5582ce3b0760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0760_0, 0, 32;
    %jmp T_30.1;
T_30.0 ;
    %vpi_call 2 118 "$write", "passed\012" {0 0 0};
T_30.1 ;
    %delay 10000, 0;
    %load/vec4 v0x5582ce3b0a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0a60_0, 0, 32;
    %vpi_call 2 123 "$write", "\011Test Case 1.2:  FF + 01 = 00, c_out = 1 ... " {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5582ce3b01e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5582ce3b02c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5582ce3b0600_0, 0, 8;
    %delay 100000, 0;
    %load/vec4 v0x5582ce3b0600_0;
    %load/vec4 v0x5582ce3b0970_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5582ce3b03d0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_30.2, 6;
    %vpi_call 2 129 "$write", "failed\012" {0 0 0};
    %load/vec4 v0x5582ce3b0760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0760_0, 0, 32;
    %jmp T_30.3;
T_30.2 ;
    %vpi_call 2 132 "$write", "passed\012" {0 0 0};
T_30.3 ;
    %delay 10000, 0;
    %load/vec4 v0x5582ce3b0a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0a60_0, 0, 32;
    %vpi_call 2 137 "$write", "\011Test Case 1.3:  00 + 0F = 0F, c_out = 0 ... " {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5582ce3b01e0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5582ce3b02c0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5582ce3b0600_0, 0, 8;
    %delay 100000, 0;
    %load/vec4 v0x5582ce3b0600_0;
    %load/vec4 v0x5582ce3b0970_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5582ce3b03d0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_30.4, 6;
    %vpi_call 2 144 "$write", "failed\012" {0 0 0};
    %load/vec4 v0x5582ce3b0760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0760_0, 0, 32;
    %jmp T_30.5;
T_30.4 ;
    %vpi_call 2 147 "$write", "passed\012" {0 0 0};
T_30.5 ;
    %delay 10000, 0;
    %load/vec4 v0x5582ce3b0a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0a60_0, 0, 32;
    %vpi_call 2 152 "$write", "\011Test Case 1.4:  7F + 01 = 80, c_out = 0 ... " {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5582ce3b01e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5582ce3b02c0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5582ce3b0600_0, 0, 8;
    %delay 100000, 0;
    %load/vec4 v0x5582ce3b0600_0;
    %load/vec4 v0x5582ce3b0970_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5582ce3b03d0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_30.6, 6;
    %vpi_call 2 159 "$write", "failed\012" {0 0 0};
    %load/vec4 v0x5582ce3b0760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0760_0, 0, 32;
    %jmp T_30.7;
T_30.6 ;
    %vpi_call 2 162 "$write", "passed\012" {0 0 0};
T_30.7 ;
    %delay 10000, 0;
    %vpi_call 2 173 "$write", "Test Group 2: Addition Behavior Verification ... \012" {0 0 0};
    %load/vec4 v0x5582ce3b0a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0a60_0, 0, 32;
    %vpi_call 2 177 "$write", "\011Test Case 2.1:   0+  0 =   0, c_out = 0 ... " {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5582ce3b01e0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5582ce3b02c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5582ce3b0600_0, 0, 8;
    %delay 100000, 0;
    %vpi_call 2 183 "$write", "\011 any%d", v0x5582ce3b0600_0 {0 0 0};
    %vpi_call 2 184 "$write", "\011 any%d", v0x5582ce3b0970_0 {0 0 0};
    %vpi_call 2 185 "$write", "\011 any%d", v0x5582ce3b03d0_0 {0 0 0};
    %vpi_call 2 186 "$write", "\011 any%d", v0x5582ce3b06a0_0 {0 0 0};
    %load/vec4 v0x5582ce3b0600_0;
    %load/vec4 v0x5582ce3b06a0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5582ce3b03d0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_30.8, 6;
    %vpi_call 2 188 "$write", "failed\012" {0 0 0};
    %load/vec4 v0x5582ce3b0760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0760_0, 0, 32;
    %jmp T_30.9;
T_30.8 ;
    %vpi_call 2 191 "$write", "passed\012" {0 0 0};
T_30.9 ;
    %delay 10000, 0;
    %load/vec4 v0x5582ce3b0a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0a60_0, 0, 32;
    %vpi_call 2 196 "$write", "\011Test Case 2.2:  FF + 01 = 00, c_out = 1 ... " {0 0 0};
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x5582ce3b01e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5582ce3b02c0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5582ce3b0600_0, 0, 8;
    %delay 100000, 0;
    %load/vec4 v0x5582ce3b0600_0;
    %load/vec4 v0x5582ce3b06a0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5582ce3b03d0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_30.10, 6;
    %vpi_call 2 202 "$write", "failed\012" {0 0 0};
    %load/vec4 v0x5582ce3b0760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0760_0, 0, 32;
    %jmp T_30.11;
T_30.10 ;
    %vpi_call 2 205 "$write", "passed\012" {0 0 0};
T_30.11 ;
    %delay 10000, 0;
    %load/vec4 v0x5582ce3b0a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0a60_0, 0, 32;
    %vpi_call 2 210 "$write", "\011Test Case 2.3:  00 + 0F = 0F, c_out = 0 ... " {0 0 0};
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x5582ce3b01e0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5582ce3b02c0_0, 0, 8;
    %pushi/vec4 15, 0, 8;
    %store/vec4 v0x5582ce3b0600_0, 0, 8;
    %delay 100000, 0;
    %load/vec4 v0x5582ce3b0600_0;
    %load/vec4 v0x5582ce3b06a0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5582ce3b03d0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_30.12, 6;
    %vpi_call 2 217 "$write", "failed\012" {0 0 0};
    %load/vec4 v0x5582ce3b0760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0760_0, 0, 32;
    %jmp T_30.13;
T_30.12 ;
    %vpi_call 2 220 "$write", "passed\012" {0 0 0};
T_30.13 ;
    %delay 10000, 0;
    %load/vec4 v0x5582ce3b0a60_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0a60_0, 0, 32;
    %vpi_call 2 225 "$write", "\011Test Case 2.4:  7F + 01 = 80, c_out = 0 ... " {0 0 0};
    %pushi/vec4 127, 0, 8;
    %store/vec4 v0x5582ce3b01e0_0, 0, 8;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v0x5582ce3b02c0_0, 0, 8;
    %pushi/vec4 128, 0, 8;
    %store/vec4 v0x5582ce3b0600_0, 0, 8;
    %delay 100000, 0;
    %load/vec4 v0x5582ce3b0600_0;
    %load/vec4 v0x5582ce3b06a0_0;
    %cmp/ne;
    %flag_mov 8, 6;
    %load/vec4 v0x5582ce3b03d0_0;
    %cmpi/ne 1, 0, 1;
    %flag_or 6, 8;
    %jmp/0xz  T_30.14, 6;
    %vpi_call 2 232 "$write", "failed\012" {0 0 0};
    %load/vec4 v0x5582ce3b0760_0;
    %addi 1, 0, 32;
    %store/vec4 v0x5582ce3b0760_0, 0, 32;
    %jmp T_30.15;
T_30.14 ;
    %vpi_call 2 235 "$write", "passed\012" {0 0 0};
T_30.15 ;
    %delay 10000, 0;
    %vpi_call 2 239 "$write", "Test Group 2: Increasing Number of Bits ...\012" {0 0 0};
    %vpi_call 2 248 "$write", "\012-------------------------------------------------------" {0 0 0};
    %load/vec4 v0x5582ce3b0a60_0;
    %load/vec4 v0x5582ce3b0760_0;
    %sub;
    %vpi_call 2 249 "$write", "\012Testing complete\012Passed %0d / %0d tests", S<0,vec4,s32>, v0x5582ce3b0a60_0 {1 0 0};
    %vpi_call 2 250 "$write", "\012-------------------------------------------------------\012" {0 0 0};
    %vpi_call 2 251 "$finish" {0 0 0};
    %end;
    .thread T_30;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "ripple_carry_adder_tb.v";
    "ripple_carry_adder.v";
    "full_adder.v";
    "slow_and.v";
    "slow_or.v";
    "carry_look_ahead_adder.v";
    "carry_look_ahead_logic.v";
    "spg_block.v";
    "half_adder.v";
    "slow_xor.v";
