
---------- Begin Simulation Statistics ----------
final_tick                                   77995500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 224027                       # Simulator instruction rate (inst/s)
host_mem_usage                                 848400                       # Number of bytes of host memory used
host_op_rate                                   226174                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     2.23                       # Real time elapsed on the host
host_tick_rate                               34943059                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      500003                       # Number of instructions simulated
sim_ops                                        504832                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000078                       # Number of seconds simulated
sim_ticks                                    77995500                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             98.890901                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                   69904                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                70688                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               890                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted             74721                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 14                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups             201                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses              187                       # Number of indirect misses.
system.cpu.branchPred.lookups                   77541                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     605                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted           52                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                    210840                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   211904                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts               655                       # The number of times a branch was mispredicted
system.cpu.commit.branches                      73188                       # Number of branches committed
system.cpu.commit.bw_lim_events                 10490                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              26                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           12993                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts               500067                       # Number of instructions committed
system.cpu.commit.committedOps                 504896                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples       113422                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     4.451482                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     3.300254                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        32392     28.56%     28.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         7492      6.61%     35.16% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         2294      2.02%     37.19% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         1697      1.50%     38.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         1182      1.04%     39.73% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5         1708      1.51%     41.23% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2632      2.32%     43.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        53535     47.20%     90.75% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8        10490      9.25%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       113422                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  303                       # Number of function calls committed.
system.cpu.commit.int_insts                    429575                       # Number of committed integer instructions.
system.cpu.commit.loads                        138548                       # Number of loads committed
system.cpu.commit.membars                          18                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass           10      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           290404     57.52%     57.52% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             467      0.09%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                7      0.00%     57.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            254      0.05%     57.66% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp           1016      0.20%     57.86% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            395      0.08%     57.94% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult          1397      0.28%     58.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc         1397      0.28%     58.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv             14      0.00%     58.50% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc           142      0.03%     58.53% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     58.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              32      0.01%     58.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     58.53% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              37      0.01%     58.54% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp              40      0.01%     58.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     58.55% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            158      0.03%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     58.58% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          138548     27.44%     86.02% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          70578     13.98%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            504896                       # Class of committed instruction
system.cpu.commit.refs                         209126                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                      7513                       # Number of committed Vector instructions.
system.cpu.committedInsts                      500003                       # Number of Instructions Simulated
system.cpu.committedOps                        504832                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               0.311982                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.311982                       # CPI: Total CPI of All Threads
system.cpu.decode.BlockedCycles                 26949                       # Number of cycles decode is blocked
system.cpu.decode.BranchMispred                   240                       # Number of times decode detected a branch misprediction
system.cpu.decode.BranchResolved                69875                       # Number of times decode resolved a branch
system.cpu.decode.DecodedInsts                 523595                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    16985                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     65721                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                    686                       # Number of cycles decode is squashing
system.cpu.decode.SquashedInsts                   815                       # Number of squashed instructions handled by decode
system.cpu.decode.UnblockCycles                  5150                       # Number of cycles decode is unblocking
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch.Branches                       77541                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      7460                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         96745                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   516                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                         521206                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                    1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.SquashCycles                    1842                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.497083                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              17810                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches              70523                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        3.341235                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples             115491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.581491                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.276146                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    36344     31.47%     31.47% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1413      1.22%     32.69% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1397      1.21%     33.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1224      1.06%     34.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                     1962      1.70%     36.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     1174      1.02%     37.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                     1413      1.22%     38.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                    65466     56.68%     95.59% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                     5098      4.41%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               115491                       # Number of instructions fetched each cycle (Total)
system.cpu.idleCycles                           40501                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                  776                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    74425                       # Number of branches executed
system.cpu.iew.exec_nop                           111                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.290970                       # Inst execution rate
system.cpu.iew.exec_refs                       211799                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      71557                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                    1737                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                140465                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 37                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               181                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                72573                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts              518012                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                140242                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1211                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                513365                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                      5                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  1666                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                    686                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                  1664                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           489                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               94                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation           19                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads           55                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         1911                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1994                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents             19                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect          658                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            118                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                    641343                       # num instructions consuming a value
system.cpu.iew.wb_count                        511904                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.560642                       # average fanout of values written-back
system.cpu.iew.wb_producers                    359564                       # num instructions producing a value
system.cpu.iew.wb_rate                       3.281604                       # insts written-back per cycle
system.cpu.iew.wb_sent                         512587                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                   711871                       # number of integer regfile reads
system.cpu.int_regfile_writes                  361197                       # number of integer regfile writes
system.cpu.ipc                               3.205312                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         3.205312                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass                13      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                296811     57.68%     57.68% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  469      0.09%     57.77% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    10      0.00%     57.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 254      0.05%     57.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                1016      0.20%     58.02% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 395      0.08%     58.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult               1399      0.27%     58.37% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc            1399      0.27%     58.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                  14      0.00%     58.65% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                143      0.03%     58.67% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     58.67% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   43      0.01%     58.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     58.68% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                   51      0.01%     58.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   52      0.01%     58.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     58.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 162      0.03%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     58.73% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               140487     27.30%     86.03% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               71861     13.97%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite              0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 514579                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                        1431                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.002781                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     230     16.07%     16.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     16.07% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     16.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     16.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     16.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     16.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                   58      4.05%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     20.13% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    1      0.07%     20.20% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     20.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     20.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     20.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      2      0.14%     20.34% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      4      0.28%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     20.61% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    883     61.71%     82.32% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   253     17.68%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 508151                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            1130594                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       504276                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes            522470                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                     517864                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    514579                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  37                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           13043                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               183                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             11                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        10216                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        115491                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         4.455577                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        3.106919                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               29601     25.63%     25.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4557      3.95%     29.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                3465      3.00%     32.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                3935      3.41%     35.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                4887      4.23%     40.22% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                8480      7.34%     47.56% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                7576      6.56%     54.12% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7               40037     34.67%     88.78% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               12953     11.22%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          115491                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.298753                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                   7846                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads              15666                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses         7628                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes              8491                       # Number of vector instruction queue writes
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.memDep0.conflictingLoads               131                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              142                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               140465                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               72573                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  385729                       # number of misc regfile reads
system.cpu.misc_regfile_writes                   4546                       # number of misc regfile writes
system.cpu.numCycles                           155992                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.rename.BlockCycles                    3497                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                576355                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                   1333                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    19842                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    327                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     3                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                970988                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                 521172                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands              591919                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     67984                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  14138                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                    686                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                 17700                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    15523                       # Number of HB maps that are undone due to squashing
system.cpu.rename.int_rename_lookups           721318                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           5782                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                219                       # count of serializing insts renamed
system.cpu.rename.skidInsts                     26834                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             38                       # count of temporary serializing insts renamed
system.cpu.rename.vec_rename_lookups            12050                       # Number of vector rename lookups
system.cpu.rob.rob_reads                       620561                       # The number of ROB reads
system.cpu.rob.rob_writes                     1037885                       # The number of ROB writes
system.cpu.timesIdled                             396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.vec_regfile_reads                    11504                       # number of vector regfile reads
system.cpu.vec_regfile_writes                    6356                       # number of vector regfile writes
system.cpu.workload.numSyscalls                     7                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1284                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests         1957                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests         4797                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp                584                       # Transaction distribution
system.membus.trans_dist::ReadExReq               183                       # Transaction distribution
system.membus.trans_dist::ReadExResp              183                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           584                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           517                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         2051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2051                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        49088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   49088                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              1284                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    1284    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                1284                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1527000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4065500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              5.2                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED     77995500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp               782                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         1722                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          122                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict             113                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1538                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1538                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           493                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq          289                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          520                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          520                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1108                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side         6529                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                  7637                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        39360                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       227136                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                 266496                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoopTraffic                         0                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples             2840                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000352                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.018765                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                   2839     99.96%     99.96% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      1      0.04%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total               2840                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy            4242500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy           3000500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy            739500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED     77995500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   11                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                 1542                       # number of demand (read+write) hits
system.l2.demand_hits::total                     1553                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  11                       # number of overall hits
system.l2.overall_hits::.cpu.data                1542                       # number of overall hits
system.l2.overall_hits::total                    1553                       # number of overall hits
system.l2.demand_misses::.cpu.inst                482                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                285                       # number of demand (read+write) misses
system.l2.demand_misses::total                    767                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               482                       # number of overall misses
system.l2.overall_misses::.cpu.data               285                       # number of overall misses
system.l2.overall_misses::total                   767                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     38513000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data     23285000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         61798000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     38513000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data     23285000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        61798000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              493                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data             1827                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                 2320                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             493                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data            1827                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                2320                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.977688                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.155993                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.330603                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.977688                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.155993                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.330603                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79902.489627                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 81701.754386                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80571.056063                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79902.489627                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 81701.754386                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80571.056063                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_misses::.cpu.inst           482                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data           285                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               767                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          482                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data          285                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              767                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     33693000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data     20434501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     54127501                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     33693000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data     20434501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     54127501                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.977688                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.155993                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.330603                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.977688                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.155993                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.330603                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69902.489627                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 71700.003509                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70570.405476                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69902.489627                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 71700.003509                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70570.405476                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         1722                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             1722                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         1722                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         1722                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          122                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              122                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          122                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          122                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data              1355                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1355                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data             183                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 183                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data     14487000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      14487000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data          1538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1538                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.118986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.118986                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79163.934426                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79163.934426                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data          183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            183                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data     12656501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     12656501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.118986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.118986                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69161.207650                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69161.207650                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 11                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              482                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     38513000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     38513000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          493                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            493                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.977688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.977688                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79902.489627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79902.489627                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          482                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     33693000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     33693000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.977688                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.977688                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69902.489627                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69902.489627                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data           187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total               187                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             102                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data      8798000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total      8798000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data          289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total           289                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.352941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.352941                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86254.901961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86254.901961                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          102                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data      7778000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total      7778000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.352941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.352941                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76254.901961                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76254.901961                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu.data             3                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                 3                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu.data          517                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             517                       # number of InvalidateReq misses
system.l2.InvalidateReq_accesses::.cpu.data          520                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           520                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu.data     0.994231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.994231                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_misses::.cpu.data          517                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          517                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu.data      9878500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      9878500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu.data     0.994231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.994231                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu.data 19107.350097                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19107.350097                       # average InvalidateReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED     77995500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                   679.263596                       # Cycle average of tags in use
system.l2.tags.total_refs                        4279                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                       980                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.366327                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     109.433731                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       378.279761                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       191.550103                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003340                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.011544                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.005846                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.020729                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           977                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           62                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          915                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.029816                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                     39348                       # Number of tag accesses
system.l2.tags.data_accesses                    39348                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED     77995500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu.inst          30848                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          18240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              49088                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        30848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         30848                       # Number of instructions bytes read from this memory
system.mem_ctrls.num_reads::.cpu.inst             482                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             285                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 767                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst         395509997                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data         233859646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             629369643                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst    395509997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        395509997                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst        395509997                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data        233859646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            629369643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.cpu.inst::samples       482.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       285.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000579250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                1502                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         767                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                       767                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                70                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                68                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               117                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 4                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                31                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                69                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                14                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               12                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.36                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      8148000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    3835000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                22529250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10623.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29373.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      593                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   767                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     413                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      89                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      34                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          174                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    282.114943                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   180.493303                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   289.916449                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           56     32.18%     32.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           50     28.74%     60.92% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           31     17.82%     78.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            5      2.87%     81.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      2.87%     84.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      3.45%     87.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            6      3.45%     91.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      0.57%     91.95% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           14      8.05%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          174                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                  49088                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   49088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       629.37                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    629.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.92                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                      72465000                       # Total gap between requests
system.mem_ctrls.avgGap                      94478.49                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        30848                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        18240                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 395509997.371643245220                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 233859645.748793214560                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          482                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          285                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     13851500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data      8677750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     28737.55                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     30448.25                       # Per-master read average memory access latency
system.mem_ctrls.pageHitRate                    77.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy               342720                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               182160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             1913520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         20596380                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy         12654720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy           41835900                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        536.388638                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE     32717000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF      2459250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     42819250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy               899640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               478170                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3562860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     6146400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy         26893740                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy          7351680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy           45332490                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        581.219301                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     18797750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF      2459250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT     56738500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED     77995500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst         6795                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             6795                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         6795                       # number of overall hits
system.cpu.icache.overall_hits::total            6795                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          665                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            665                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          665                       # number of overall misses
system.cpu.icache.overall_misses::total           665                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     50147499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     50147499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     50147499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     50147499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         7460                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         7460                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         7460                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         7460                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.089142                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.089142                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.089142                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.089142                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 75409.772932                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 75409.772932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 75409.772932                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 75409.772932                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          711                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   101.571429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          122                       # number of writebacks
system.cpu.icache.writebacks::total               122                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          172                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          172                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          172                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          172                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          493                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          493                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          493                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          493                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39378999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39378999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39378999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39378999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.066086                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.066086                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.066086                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.066086                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79876.265720                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79876.265720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79876.265720                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79876.265720                       # average overall mshr miss latency
system.cpu.icache.replacements                    122                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         6795                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            6795                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          665                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           665                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     50147499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     50147499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         7460                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         7460                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.089142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.089142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 75409.772932                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 75409.772932                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          172                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          172                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          493                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          493                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39378999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39378999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.066086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.066086                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79876.265720                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79876.265720                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED     77995500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           300.123444                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                7288                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               493                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             14.782961                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   300.123444                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.586179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.586179                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          371                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          371                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.724609                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             15413                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            15413                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     77995500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     77995500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     77995500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     77995500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED     77995500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       187673                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           187673                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       187695                       # number of overall hits
system.cpu.dcache.overall_hits::total          187695                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        22733                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          22733                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        22735                       # number of overall misses
system.cpu.dcache.overall_misses::total         22735                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    303910525                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    303910525                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    303910525                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    303910525                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       210406                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       210406                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       210430                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       210430                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.108043                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.108043                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.108041                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.108041                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 13368.694189                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 13368.694189                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 13367.518144                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 13367.518144                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        10745                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               583                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    18.430532                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         1722                       # number of writebacks
system.cpu.dcache.writebacks::total              1722                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        20388                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        20388                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        20388                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        20388                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         2345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         2345                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         2347                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         2347                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     58409586                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     58409586                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     58572086                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     58572086                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011145                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011145                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011153                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011153                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24908.139019                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24908.139019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24956.150831                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24956.150831                       # average overall mshr miss latency
system.cpu.dcache.replacements                   1835                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data       139369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          139369                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           477                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19948500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19948500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       139846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       139846                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003411                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41820.754717                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41820.754717                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          190                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          287                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     11059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11059000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.002052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.002052                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 38533.101045                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 38533.101045                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        48304                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          48304                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        21740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        21740                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    267287936                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    267287936                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        70044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        70044                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.310376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.310376                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12294.753266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12294.753266                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        20198                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        20198                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1542                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     31192497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     31192497                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.022015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.022015                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 20228.597276                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 20228.597276                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            22                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            2                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total           24                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.083333                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            2                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total       162500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.083333                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total        81250                       # average SoftPFReq mshr miss latency
system.cpu.dcache.WriteLineReq_misses::.cpu.data          516                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_misses::total          516                       # number of WriteLineReq misses
system.cpu.dcache.WriteLineReq_miss_latency::.cpu.data     16674089                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_miss_latency::total     16674089                       # number of WriteLineReq miss cycles
system.cpu.dcache.WriteLineReq_accesses::.cpu.data          516                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_accesses::total          516                       # number of WriteLineReq accesses(hits+misses)
system.cpu.dcache.WriteLineReq_miss_rate::.cpu.data            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_miss_latency::.cpu.data 32314.125969                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_avg_miss_latency::total 32314.125969                       # average WriteLineReq miss latency
system.cpu.dcache.WriteLineReq_mshr_misses::.cpu.data          516                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_misses::total          516                       # number of WriteLineReq MSHR misses
system.cpu.dcache.WriteLineReq_mshr_miss_latency::.cpu.data     16158089                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_latency::total     16158089                       # number of WriteLineReq MSHR miss cycles
system.cpu.dcache.WriteLineReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteLineReq accesses
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::.cpu.data 31314.125969                       # average WriteLineReq mshr miss latency
system.cpu.dcache.WriteLineReq_avg_mshr_miss_latency::total 31314.125969                       # average WriteLineReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           20                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           20                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           18                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           18                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED     77995500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           361.506704                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              190080                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              2347                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             80.988496                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   361.506704                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.706068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.706068                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          162                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          350                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            423283                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           423283                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED     77995500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON     77995500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
