|Datapath
clock => IF_ID:IF_ID_Pipepline_Reg.clk
clock => instr_decode:Jainesh_instruc.clk
clock => IDRR:ID_RR_pipeline.clk
clock => Register_file:RF.clock
clock => RREX:RR_EX_pipeline.clk
clock => dff_en:D_ff1.clk
clock => dff_en:D_ff2.clk
clock => EXMEM:EX_MEM_pipeline.clk
clock => Memory:RAM_MEM.clock
clock => MEMWB:MEM_WB_pipeline.clk
reset => dff_en:D_ff1.reset
reset => dff_en:D_ff2.reset


|Datapath|ROM:MyROM
Mem_Add[0] => Data.RADDR
Mem_Add[1] => Data.RADDR1
Mem_Add[2] => Data.RADDR2
Mem_Add[3] => Data.RADDR3
Mem_Add[4] => Data.RADDR4
Mem_Add[5] => Data.RADDR5
Mem_Add[6] => Data.RADDR6
Mem_Add[7] => Data.RADDR7
Mem_Add[8] => Data.RADDR8
Mem_Add[9] => Data.RADDR9
Mem_Add[10] => ~NO_FANOUT~
Mem_Add[11] => ~NO_FANOUT~
Mem_Add[12] => ~NO_FANOUT~
Mem_Add[13] => ~NO_FANOUT~
Mem_Add[14] => ~NO_FANOUT~
Mem_Add[15] => ~NO_FANOUT~
Mem_Data_Out[0] <= Data.DATAOUT
Mem_Data_Out[1] <= Data.DATAOUT1
Mem_Data_Out[2] <= Data.DATAOUT2
Mem_Data_Out[3] <= Data.DATAOUT3
Mem_Data_Out[4] <= Data.DATAOUT4
Mem_Data_Out[5] <= Data.DATAOUT5
Mem_Data_Out[6] <= Data.DATAOUT6
Mem_Data_Out[7] <= Data.DATAOUT7
Mem_Data_Out[8] <= Data.DATAOUT8
Mem_Data_Out[9] <= Data.DATAOUT9
Mem_Data_Out[10] <= Data.DATAOUT10
Mem_Data_Out[11] <= Data.DATAOUT11
Mem_Data_Out[12] <= Data.DATAOUT12
Mem_Data_Out[13] <= Data.DATAOUT13
Mem_Data_Out[14] <= Data.DATAOUT14
Mem_Data_Out[15] <= Data.DATAOUT15


|Datapath|adder:IF_add
Inp1[0] => Add0.IN16
Inp1[1] => Add0.IN15
Inp1[2] => Add0.IN14
Inp1[3] => Add0.IN13
Inp1[4] => Add0.IN12
Inp1[5] => Add0.IN11
Inp1[6] => Add0.IN10
Inp1[7] => Add0.IN9
Inp1[8] => Add0.IN8
Inp1[9] => Add0.IN7
Inp1[10] => Add0.IN6
Inp1[11] => Add0.IN5
Inp1[12] => Add0.IN4
Inp1[13] => Add0.IN3
Inp1[14] => Add0.IN2
Inp1[15] => Add0.IN1
Inp2[0] => Add0.IN32
Inp2[1] => Add0.IN31
Inp2[2] => Add0.IN30
Inp2[3] => Add0.IN29
Inp2[4] => Add0.IN28
Inp2[5] => Add0.IN27
Inp2[6] => Add0.IN26
Inp2[7] => Add0.IN25
Inp2[8] => Add0.IN24
Inp2[9] => Add0.IN23
Inp2[10] => Add0.IN22
Inp2[11] => Add0.IN21
Inp2[12] => Add0.IN20
Inp2[13] => Add0.IN19
Inp2[14] => Add0.IN18
Inp2[15] => Add0.IN17
Outp[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IF_ID:IF_ID_Pipepline_Reg
Instruc_in[0] => Register_16bit:Instruction.DataIn[0]
Instruc_in[1] => Register_16bit:Instruction.DataIn[1]
Instruc_in[2] => Register_16bit:Instruction.DataIn[2]
Instruc_in[3] => Register_16bit:Instruction.DataIn[3]
Instruc_in[4] => Register_16bit:Instruction.DataIn[4]
Instruc_in[5] => Register_16bit:Instruction.DataIn[5]
Instruc_in[6] => Register_16bit:Instruction.DataIn[6]
Instruc_in[7] => Register_16bit:Instruction.DataIn[7]
Instruc_in[8] => Register_16bit:Instruction.DataIn[8]
Instruc_in[9] => Register_16bit:Instruction.DataIn[9]
Instruc_in[10] => Register_16bit:Instruction.DataIn[10]
Instruc_in[11] => Register_16bit:Instruction.DataIn[11]
Instruc_in[12] => Register_16bit:Instruction.DataIn[12]
Instruc_in[13] => Register_16bit:Instruction.DataIn[13]
Instruc_in[14] => Register_16bit:Instruction.DataIn[14]
Instruc_in[15] => Register_16bit:Instruction.DataIn[15]
PC_in[0] => Register_16bit:PC.DataIn[0]
PC_in[1] => Register_16bit:PC.DataIn[1]
PC_in[2] => Register_16bit:PC.DataIn[2]
PC_in[3] => Register_16bit:PC.DataIn[3]
PC_in[4] => Register_16bit:PC.DataIn[4]
PC_in[5] => Register_16bit:PC.DataIn[5]
PC_in[6] => Register_16bit:PC.DataIn[6]
PC_in[7] => Register_16bit:PC.DataIn[7]
PC_in[8] => Register_16bit:PC.DataIn[8]
PC_in[9] => Register_16bit:PC.DataIn[9]
PC_in[10] => Register_16bit:PC.DataIn[10]
PC_in[11] => Register_16bit:PC.DataIn[11]
PC_in[12] => Register_16bit:PC.DataIn[12]
PC_in[13] => Register_16bit:PC.DataIn[13]
PC_in[14] => Register_16bit:PC.DataIn[14]
PC_in[15] => Register_16bit:PC.DataIn[15]
CN_in => Register_1bit:Canc.DataIn
clk => Register_16bit:Instruction.clock
clk => Register_16bit:PC.clock
clk => Register_1bit:Canc.clock
WR_EN => Register_16bit:Instruction.Write_Enable
WR_EN => Register_16bit:PC.Write_Enable
WR_EN => Register_1bit:Canc.Write_Enable
CN_out <= Register_1bit:Canc.DataOut
Instruc_op[0] <= Register_16bit:Instruction.DataOut[0]
Instruc_op[1] <= Register_16bit:Instruction.DataOut[1]
Instruc_op[2] <= Register_16bit:Instruction.DataOut[2]
Instruc_op[3] <= Register_16bit:Instruction.DataOut[3]
Instruc_op[4] <= Register_16bit:Instruction.DataOut[4]
Instruc_op[5] <= Register_16bit:Instruction.DataOut[5]
Instruc_op[6] <= Register_16bit:Instruction.DataOut[6]
Instruc_op[7] <= Register_16bit:Instruction.DataOut[7]
Instruc_op[8] <= Register_16bit:Instruction.DataOut[8]
Instruc_op[9] <= Register_16bit:Instruction.DataOut[9]
Instruc_op[10] <= Register_16bit:Instruction.DataOut[10]
Instruc_op[11] <= Register_16bit:Instruction.DataOut[11]
Instruc_op[12] <= Register_16bit:Instruction.DataOut[12]
Instruc_op[13] <= Register_16bit:Instruction.DataOut[13]
Instruc_op[14] <= Register_16bit:Instruction.DataOut[14]
Instruc_op[15] <= Register_16bit:Instruction.DataOut[15]
PC_op[0] <= Register_16bit:PC.DataOut[0]
PC_op[1] <= Register_16bit:PC.DataOut[1]
PC_op[2] <= Register_16bit:PC.DataOut[2]
PC_op[3] <= Register_16bit:PC.DataOut[3]
PC_op[4] <= Register_16bit:PC.DataOut[4]
PC_op[5] <= Register_16bit:PC.DataOut[5]
PC_op[6] <= Register_16bit:PC.DataOut[6]
PC_op[7] <= Register_16bit:PC.DataOut[7]
PC_op[8] <= Register_16bit:PC.DataOut[8]
PC_op[9] <= Register_16bit:PC.DataOut[9]
PC_op[10] <= Register_16bit:PC.DataOut[10]
PC_op[11] <= Register_16bit:PC.DataOut[11]
PC_op[12] <= Register_16bit:PC.DataOut[12]
PC_op[13] <= Register_16bit:PC.DataOut[13]
PC_op[14] <= Register_16bit:PC.DataOut[14]
PC_op[15] <= Register_16bit:PC.DataOut[15]


|Datapath|IF_ID:IF_ID_Pipepline_Reg|Register_16bit:Instruction
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IF_ID:IF_ID_Pipepline_Reg|Register_16bit:PC
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IF_ID:IF_ID_Pipepline_Reg|Register_1bit:Canc
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|instr_decode:Jainesh_instruc
Instruction[0] => var_Carry_sel.IN0
Instruction[0] => var_RF_wr.DATAB
Instruction[0] => var_CZ.DATAB
Instruction[0] => var_CZ.DATAB
Instruction[0] => SE10:Sign_6.Raw[0]
Instruction[0] => SE7:Sign_9.Raw[0]
Instruction[1] => var_Carry_sel.IN1
Instruction[1] => var_RF_wr.DATAB
Instruction[1] => var_CZ.DATAB
Instruction[1] => var_CZ.DATAB
Instruction[1] => SE10:Sign_6.Raw[1]
Instruction[1] => SE7:Sign_9.Raw[1]
Instruction[2] => var_RF_wr.DATAB
Instruction[2] => var_CPL.DATAB
Instruction[2] => var_CPL.DATAB
Instruction[2] => SE10:Sign_6.Raw[2]
Instruction[2] => SE7:Sign_9.Raw[2]
Instruction[3] => var_RD.DATAA
Instruction[3] => var_RF_wr.DATAB
Instruction[3] => var_RD.DATAA
Instruction[3] => var_RD.DATAB
Instruction[3] => var_RD.DATAB
Instruction[3] => var_RD.DATAB
Instruction[3] => var_RD.DATAB
Instruction[3] => SE10:Sign_6.Raw[3]
Instruction[3] => SE7:Sign_9.Raw[3]
Instruction[4] => var_RD.DATAA
Instruction[4] => var_RF_wr.DATAB
Instruction[4] => var_RD.DATAA
Instruction[4] => var_RD.DATAB
Instruction[4] => var_RD.DATAB
Instruction[4] => var_RD.DATAB
Instruction[4] => var_RD.DATAB
Instruction[4] => SE10:Sign_6.Raw[4]
Instruction[4] => SE7:Sign_9.Raw[4]
Instruction[5] => var_RD.DATAA
Instruction[5] => var_RF_wr.DATAB
Instruction[5] => var_RD.DATAA
Instruction[5] => var_RD.DATAB
Instruction[5] => var_RD.DATAB
Instruction[5] => var_RD.DATAB
Instruction[5] => var_RD.DATAB
Instruction[5] => SE10:Sign_6.Raw[5]
Instruction[5] => SE7:Sign_9.Raw[5]
Instruction[6] => var_RF_wr.DATAB
Instruction[6] => var_RS2.DATAA
Instruction[6] => var_RS2.DATAA
Instruction[6] => var_RS2.DATAB
Instruction[6] => var_RS2.DATAB
Instruction[6] => var_RS2.DATAB
Instruction[6] => var_RS2.DATAB
Instruction[6] => var_RS2.DATAB
Instruction[6] => var_RS2.DATAB
Instruction[6] => var_RD.DATAB
Instruction[6] => var_RS1.DATAB
Instruction[6] => var_RS1.DATAB
Instruction[6] => SE7:Sign_9.Raw[6]
Instruction[7] => var_RF_wr.DATAB
Instruction[7] => var_RS2.DATAA
Instruction[7] => var_RS2.DATAA
Instruction[7] => var_RS2.DATAB
Instruction[7] => var_RS2.DATAB
Instruction[7] => var_RS2.DATAB
Instruction[7] => var_RS2.DATAB
Instruction[7] => var_RS2.DATAB
Instruction[7] => var_RS2.DATAB
Instruction[7] => var_RD.DATAB
Instruction[7] => var_RS1.DATAB
Instruction[7] => var_RS1.DATAB
Instruction[7] => SE7:Sign_9.Raw[7]
Instruction[8] => var_RS2.DATAA
Instruction[8] => var_RS2.DATAA
Instruction[8] => var_RS2.DATAB
Instruction[8] => var_RS2.DATAB
Instruction[8] => var_RS2.DATAB
Instruction[8] => var_RS2.DATAB
Instruction[8] => var_RS2.DATAB
Instruction[8] => var_RS2.DATAB
Instruction[8] => var_RD.DATAB
Instruction[8] => var_RS1.DATAB
Instruction[8] => var_RS1.DATAB
Instruction[8] => SE7:Sign_9.Raw[8]
Instruction[9] => var_RD.DATAB
Instruction[9] => var_RD.DATAB
Instruction[9] => var_RD.DATAB
Instruction[9] => var_RD.DATAB
Instruction[9] => var_RS1.DATAA
Instruction[9] => var_RS1.DATAB
Instruction[9] => var_RS1.DATAB
Instruction[9] => var_RS1.DATAB
Instruction[10] => var_RD.DATAB
Instruction[10] => var_RD.DATAB
Instruction[10] => var_RD.DATAB
Instruction[10] => var_RD.DATAB
Instruction[10] => var_RS1.DATAA
Instruction[10] => var_RS1.DATAB
Instruction[10] => var_RS1.DATAB
Instruction[10] => var_RS1.DATAB
Instruction[11] => var_RD.DATAB
Instruction[11] => var_RD.DATAB
Instruction[11] => var_RD.DATAB
Instruction[11] => var_RD.DATAB
Instruction[11] => var_RS1.DATAA
Instruction[11] => var_RS1.DATAB
Instruction[11] => var_RS1.DATAB
Instruction[11] => var_RS1.DATAB
Instruction[12] => var_OP.DATAA
Instruction[12] => var_OP.DATAA
Instruction[12] => var_OP.DATAA
Instruction[12] => var_OP.DATAB
Instruction[12] => var_OP.DATAB
Instruction[12] => var_OP.DATAB
Instruction[12] => var_OP.DATAB
Instruction[12] => var_OP.DATAB
Instruction[12] => Equal0.IN3
Instruction[12] => Equal1.IN0
Instruction[12] => Equal2.IN3
Instruction[12] => Equal3.IN1
Instruction[12] => Equal4.IN3
Instruction[12] => Equal5.IN1
Instruction[12] => Equal6.IN3
Instruction[12] => Equal7.IN2
Instruction[12] => Equal16.IN3
Instruction[12] => Equal17.IN1
Instruction[12] => Equal18.IN3
Instruction[12] => Equal19.IN3
Instruction[12] => Equal20.IN2
Instruction[13] => var_OP.DATAA
Instruction[13] => var_OP.DATAA
Instruction[13] => var_OP.DATAB
Instruction[13] => var_OP.DATAB
Instruction[13] => var_OP.DATAB
Instruction[13] => var_OP.DATAB
Instruction[13] => var_OP.DATAB
Instruction[13] => Equal0.IN2
Instruction[13] => Equal1.IN3
Instruction[13] => Equal2.IN0
Instruction[13] => Equal3.IN0
Instruction[13] => Equal4.IN2
Instruction[13] => Equal5.IN3
Instruction[13] => Equal6.IN1
Instruction[13] => Equal7.IN1
Instruction[13] => Equal16.IN2
Instruction[13] => Equal17.IN3
Instruction[13] => Equal18.IN1
Instruction[13] => Equal19.IN2
Instruction[13] => Equal20.IN3
Instruction[14] => var_OP.DATAA
Instruction[14] => var_OP.DATAA
Instruction[14] => var_OP.DATAB
Instruction[14] => var_OP.DATAB
Instruction[14] => var_OP.DATAB
Instruction[14] => var_OP.DATAB
Instruction[14] => var_OP.DATAB
Instruction[14] => Equal0.IN1
Instruction[14] => Equal1.IN2
Instruction[14] => Equal2.IN2
Instruction[14] => Equal3.IN3
Instruction[14] => Equal4.IN0
Instruction[14] => Equal5.IN0
Instruction[14] => Equal6.IN0
Instruction[14] => Equal7.IN0
Instruction[14] => Equal16.IN1
Instruction[14] => Equal17.IN2
Instruction[14] => Equal18.IN2
Instruction[14] => Equal19.IN1
Instruction[14] => Equal20.IN1
Instruction[15] => var_OP.DATAA
Instruction[15] => var_OP.DATAA
Instruction[15] => var_OP.DATAB
Instruction[15] => var_OP.DATAB
Instruction[15] => var_OP.DATAB
Instruction[15] => var_OP.DATAB
Instruction[15] => var_OP.DATAB
Instruction[15] => Equal0.IN0
Instruction[15] => Equal1.IN1
Instruction[15] => Equal2.IN1
Instruction[15] => Equal3.IN2
Instruction[15] => Equal4.IN1
Instruction[15] => Equal5.IN2
Instruction[15] => Equal6.IN2
Instruction[15] => Equal7.IN3
Instruction[15] => Equal16.IN0
Instruction[15] => Equal17.IN0
Instruction[15] => Equal18.IN0
Instruction[15] => Equal19.IN0
Instruction[15] => Equal20.IN0
PC_in[0] => adder:ad.Inp1[0]
PC_in[1] => adder:ad.Inp1[1]
PC_in[2] => adder:ad.Inp1[2]
PC_in[3] => adder:ad.Inp1[3]
PC_in[4] => adder:ad.Inp1[4]
PC_in[5] => adder:ad.Inp1[5]
PC_in[6] => adder:ad.Inp1[6]
PC_in[7] => adder:ad.Inp1[7]
PC_in[8] => adder:ad.Inp1[8]
PC_in[9] => adder:ad.Inp1[9]
PC_in[10] => adder:ad.Inp1[10]
PC_in[11] => adder:ad.Inp1[11]
PC_in[12] => adder:ad.Inp1[12]
PC_in[13] => adder:ad.Inp1[13]
PC_in[14] => adder:ad.Inp1[14]
PC_in[15] => adder:ad.Inp1[15]
RS1[0] <= var_RS1.DB_MAX_OUTPUT_PORT_TYPE
RS1[1] <= var_RS1.DB_MAX_OUTPUT_PORT_TYPE
RS1[2] <= var_RS1.DB_MAX_OUTPUT_PORT_TYPE
RS2[0] <= var_RS2.DB_MAX_OUTPUT_PORT_TYPE
RS2[1] <= var_RS2.DB_MAX_OUTPUT_PORT_TYPE
RS2[2] <= var_RS2.DB_MAX_OUTPUT_PORT_TYPE
RD[0] <= var_RD.DB_MAX_OUTPUT_PORT_TYPE
RD[1] <= var_RD.DB_MAX_OUTPUT_PORT_TYPE
RD[2] <= var_RD.DB_MAX_OUTPUT_PORT_TYPE
ALU_sel[0] <= var_ALU_sel.DB_MAX_OUTPUT_PORT_TYPE
ALU_sel[1] <= var_ALU_sel.DB_MAX_OUTPUT_PORT_TYPE
D3_MUX[0] <= var_D3_MUX.DB_MAX_OUTPUT_PORT_TYPE
D3_MUX[1] <= var_D3_MUX.DB_MAX_OUTPUT_PORT_TYPE
CZ[0] <= var_CZ.DB_MAX_OUTPUT_PORT_TYPE
CZ[1] <= var_CZ.DB_MAX_OUTPUT_PORT_TYPE
ALU3_MUX[0] <= var_ALU3_MUX.DB_MAX_OUTPUT_PORT_TYPE
ALU3_MUX[1] <= var_ALU3_MUX.DB_MAX_OUTPUT_PORT_TYPE
Imm[0] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[1] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[2] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[3] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[4] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[5] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[6] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[7] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[8] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[9] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[10] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[11] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[12] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[13] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[14] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
Imm[15] <= var_Imm.DB_MAX_OUTPUT_PORT_TYPE
RF_wr <= var_RF_wr.DB_MAX_OUTPUT_PORT_TYPE
C_modified <= var_C_modified.DB_MAX_OUTPUT_PORT_TYPE
Z_modified <= var_Z_modified.DB_MAX_OUTPUT_PORT_TYPE
Mem_wr <= var_Mem_wr.DB_MAX_OUTPUT_PORT_TYPE
Carry_sel <= var_Carry_sel.DB_MAX_OUTPUT_PORT_TYPE
CPL <= var_CPL.DB_MAX_OUTPUT_PORT_TYPE
WB_MUX <= var_WB_MUX.DB_MAX_OUTPUT_PORT_TYPE
OP[0] <= var_OP.DB_MAX_OUTPUT_PORT_TYPE
OP[1] <= var_OP.DB_MAX_OUTPUT_PORT_TYPE
OP[2] <= var_OP.DB_MAX_OUTPUT_PORT_TYPE
OP[3] <= var_OP.DB_MAX_OUTPUT_PORT_TYPE
PC_ID[0] <= adder:ad.Outp[0]
PC_ID[1] <= adder:ad.Outp[1]
PC_ID[2] <= adder:ad.Outp[2]
PC_ID[3] <= adder:ad.Outp[3]
PC_ID[4] <= adder:ad.Outp[4]
PC_ID[5] <= adder:ad.Outp[5]
PC_ID[6] <= adder:ad.Outp[6]
PC_ID[7] <= adder:ad.Outp[7]
PC_ID[8] <= adder:ad.Outp[8]
PC_ID[9] <= adder:ad.Outp[9]
PC_ID[10] <= adder:ad.Outp[10]
PC_ID[11] <= adder:ad.Outp[11]
PC_ID[12] <= adder:ad.Outp[12]
PC_ID[13] <= adder:ad.Outp[13]
PC_ID[14] <= adder:ad.Outp[14]
PC_ID[15] <= adder:ad.Outp[15]
LM_SM_hazard <= var_LM_SM_hazard.DB_MAX_OUTPUT_PORT_TYPE
clk => Register_4bit:counter.clock


|Datapath|instr_decode:Jainesh_instruc|SE10:Sign_6
Raw[0] => Output[0].DATAIN
Raw[1] => Output[1].DATAIN
Raw[2] => Output[2].DATAIN
Raw[3] => Output[3].DATAIN
Raw[4] => Output[4].DATAIN
Raw[5] => Output[5].DATAIN
Output[0] <= Raw[0].DB_MAX_OUTPUT_PORT_TYPE
Output[1] <= Raw[1].DB_MAX_OUTPUT_PORT_TYPE
Output[2] <= Raw[2].DB_MAX_OUTPUT_PORT_TYPE
Output[3] <= Raw[3].DB_MAX_OUTPUT_PORT_TYPE
Output[4] <= Raw[4].DB_MAX_OUTPUT_PORT_TYPE
Output[5] <= Raw[5].DB_MAX_OUTPUT_PORT_TYPE
Output[6] <= <GND>
Output[7] <= <GND>
Output[8] <= <GND>
Output[9] <= <GND>
Output[10] <= <GND>
Output[11] <= <GND>
Output[12] <= <GND>
Output[13] <= <GND>
Output[14] <= <GND>
Output[15] <= <GND>


|Datapath|instr_decode:Jainesh_instruc|SE7:Sign_9
Raw[0] => Outp[0].DATAIN
Raw[1] => Outp[1].DATAIN
Raw[2] => Outp[2].DATAIN
Raw[3] => Outp[3].DATAIN
Raw[4] => Outp[4].DATAIN
Raw[5] => Outp[5].DATAIN
Raw[6] => Outp[6].DATAIN
Raw[7] => Outp[7].DATAIN
Raw[8] => Outp[8].DATAIN
Outp[0] <= Raw[0].DB_MAX_OUTPUT_PORT_TYPE
Outp[1] <= Raw[1].DB_MAX_OUTPUT_PORT_TYPE
Outp[2] <= Raw[2].DB_MAX_OUTPUT_PORT_TYPE
Outp[3] <= Raw[3].DB_MAX_OUTPUT_PORT_TYPE
Outp[4] <= Raw[4].DB_MAX_OUTPUT_PORT_TYPE
Outp[5] <= Raw[5].DB_MAX_OUTPUT_PORT_TYPE
Outp[6] <= Raw[6].DB_MAX_OUTPUT_PORT_TYPE
Outp[7] <= Raw[7].DB_MAX_OUTPUT_PORT_TYPE
Outp[8] <= Raw[8].DB_MAX_OUTPUT_PORT_TYPE
Outp[9] <= <GND>
Outp[10] <= <GND>
Outp[11] <= <GND>
Outp[12] <= <GND>
Outp[13] <= <GND>
Outp[14] <= <GND>
Outp[15] <= <GND>


|Datapath|instr_decode:Jainesh_instruc|adder:ad
Inp1[0] => Add0.IN16
Inp1[1] => Add0.IN15
Inp1[2] => Add0.IN14
Inp1[3] => Add0.IN13
Inp1[4] => Add0.IN12
Inp1[5] => Add0.IN11
Inp1[6] => Add0.IN10
Inp1[7] => Add0.IN9
Inp1[8] => Add0.IN8
Inp1[9] => Add0.IN7
Inp1[10] => Add0.IN6
Inp1[11] => Add0.IN5
Inp1[12] => Add0.IN4
Inp1[13] => Add0.IN3
Inp1[14] => Add0.IN2
Inp1[15] => Add0.IN1
Inp2[0] => Add0.IN32
Inp2[1] => Add0.IN31
Inp2[2] => Add0.IN30
Inp2[3] => Add0.IN29
Inp2[4] => Add0.IN28
Inp2[5] => Add0.IN27
Inp2[6] => Add0.IN26
Inp2[7] => Add0.IN25
Inp2[8] => Add0.IN24
Inp2[9] => Add0.IN23
Inp2[10] => Add0.IN22
Inp2[11] => Add0.IN21
Inp2[12] => Add0.IN20
Inp2[13] => Add0.IN19
Inp2[14] => Add0.IN18
Inp2[15] => Add0.IN17
Outp[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|instr_decode:Jainesh_instruc|Register_4bit:counter
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => DataOut[3]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline
clk => Register_4bit:OP.clock
clk => Register_3bit:RS1.clock
clk => Register_3bit:RS2.clock
clk => Register_3bit:RD.clock
clk => Register_1bit:RF_wr.clock
clk => Register_2bit:ALU_sel.clock
clk => Register_1bit:Carry_sel.clock
clk => Register_1bit:C_modified.clock
clk => Register_1bit:Z_modified.clock
clk => Register_1bit:Mem_wr.clock
clk => Register_16bit:Imm.clock
clk => Register_16bit:PC.clock
clk => Register_2bit:D3_MUX.clock
clk => Register_1bit:CPL.clock
clk => Register_1bit:CN.clock
clk => Register_1bit:WB_MUX.clock
clk => Register_2bit:CZ2.clock
WR_EN => Register_4bit:OP.Write_Enable
WR_EN => Register_3bit:RS1.Write_Enable
WR_EN => Register_3bit:RS2.Write_Enable
WR_EN => Register_3bit:RD.Write_Enable
WR_EN => Register_1bit:RF_wr.Write_Enable
WR_EN => Register_2bit:ALU_sel.Write_Enable
WR_EN => Register_1bit:Carry_sel.Write_Enable
WR_EN => Register_1bit:C_modified.Write_Enable
WR_EN => Register_1bit:Z_modified.Write_Enable
WR_EN => Register_1bit:Mem_wr.Write_Enable
WR_EN => Register_16bit:Imm.Write_Enable
WR_EN => Register_16bit:PC.Write_Enable
WR_EN => Register_2bit:D3_MUX.Write_Enable
WR_EN => Register_1bit:CPL.Write_Enable
WR_EN => Register_1bit:CN.Write_Enable
WR_EN => Register_1bit:WB_MUX.Write_Enable
WR_EN => Register_2bit:CZ2.Write_Enable
OP_in[0] => Register_4bit:OP.DataIn[0]
OP_in[1] => Register_4bit:OP.DataIn[1]
OP_in[2] => Register_4bit:OP.DataIn[2]
OP_in[3] => Register_4bit:OP.DataIn[3]
RS1_in[0] => Register_3bit:RS1.DataIn[0]
RS1_in[1] => Register_3bit:RS1.DataIn[1]
RS1_in[2] => Register_3bit:RS1.DataIn[2]
RS2_in[0] => Register_3bit:RS2.DataIn[0]
RS2_in[1] => Register_3bit:RS2.DataIn[1]
RS2_in[2] => Register_3bit:RS2.DataIn[2]
RD_in[0] => Register_3bit:RD.DataIn[0]
RD_in[1] => Register_3bit:RD.DataIn[1]
RD_in[2] => Register_3bit:RD.DataIn[2]
RF_wr_in => Register_1bit:RF_wr.DataIn
ALU_sel_in[0] => Register_2bit:ALU_sel.DataIn[0]
ALU_sel_in[1] => Register_2bit:ALU_sel.DataIn[1]
Carry_sel_in => Register_1bit:Carry_sel.DataIn
C_modified_in => Register_1bit:C_modified.DataIn
Z_modified_in => Register_1bit:Z_modified.DataIn
Mem_wr_in => Register_1bit:Mem_wr.DataIn
Imm_in[0] => Register_16bit:Imm.DataIn[0]
Imm_in[1] => Register_16bit:Imm.DataIn[1]
Imm_in[2] => Register_16bit:Imm.DataIn[2]
Imm_in[3] => Register_16bit:Imm.DataIn[3]
Imm_in[4] => Register_16bit:Imm.DataIn[4]
Imm_in[5] => Register_16bit:Imm.DataIn[5]
Imm_in[6] => Register_16bit:Imm.DataIn[6]
Imm_in[7] => Register_16bit:Imm.DataIn[7]
Imm_in[8] => Register_16bit:Imm.DataIn[8]
Imm_in[9] => Register_16bit:Imm.DataIn[9]
Imm_in[10] => Register_16bit:Imm.DataIn[10]
Imm_in[11] => Register_16bit:Imm.DataIn[11]
Imm_in[12] => Register_16bit:Imm.DataIn[12]
Imm_in[13] => Register_16bit:Imm.DataIn[13]
Imm_in[14] => Register_16bit:Imm.DataIn[14]
Imm_in[15] => Register_16bit:Imm.DataIn[15]
PC_in[0] => Register_16bit:PC.DataIn[0]
PC_in[1] => Register_16bit:PC.DataIn[1]
PC_in[2] => Register_16bit:PC.DataIn[2]
PC_in[3] => Register_16bit:PC.DataIn[3]
PC_in[4] => Register_16bit:PC.DataIn[4]
PC_in[5] => Register_16bit:PC.DataIn[5]
PC_in[6] => Register_16bit:PC.DataIn[6]
PC_in[7] => Register_16bit:PC.DataIn[7]
PC_in[8] => Register_16bit:PC.DataIn[8]
PC_in[9] => Register_16bit:PC.DataIn[9]
PC_in[10] => Register_16bit:PC.DataIn[10]
PC_in[11] => Register_16bit:PC.DataIn[11]
PC_in[12] => Register_16bit:PC.DataIn[12]
PC_in[13] => Register_16bit:PC.DataIn[13]
PC_in[14] => Register_16bit:PC.DataIn[14]
PC_in[15] => Register_16bit:PC.DataIn[15]
D3_MUX_in[0] => Register_2bit:D3_MUX.DataIn[0]
D3_MUX_in[1] => Register_2bit:D3_MUX.DataIn[1]
CPL_in => Register_1bit:CPL.DataIn
CN_in => Register_1bit:CN.DataIn
WB_MUX_in => Register_1bit:WB_MUX.DataIn
CZ_in[0] => Register_2bit:CZ2.DataIn[0]
CZ_in[1] => Register_2bit:CZ2.DataIn[1]
OP_out[0] <= Register_4bit:OP.DataOut[0]
OP_out[1] <= Register_4bit:OP.DataOut[1]
OP_out[2] <= Register_4bit:OP.DataOut[2]
OP_out[3] <= Register_4bit:OP.DataOut[3]
RS1_out[0] <= Register_3bit:RS1.DataOut[0]
RS1_out[1] <= Register_3bit:RS1.DataOut[1]
RS1_out[2] <= Register_3bit:RS1.DataOut[2]
RS2_out[0] <= Register_3bit:RS2.DataOut[0]
RS2_out[1] <= Register_3bit:RS2.DataOut[1]
RS2_out[2] <= Register_3bit:RS2.DataOut[2]
RD_out[0] <= Register_3bit:RD.DataOut[0]
RD_out[1] <= Register_3bit:RD.DataOut[1]
RD_out[2] <= Register_3bit:RD.DataOut[2]
RF_wr_out <= Register_1bit:RF_wr.DataOut
ALU_sel_out[0] <= Register_2bit:ALU_sel.DataOut[0]
ALU_sel_out[1] <= Register_2bit:ALU_sel.DataOut[1]
Carry_sel_out <= Register_1bit:Carry_sel.DataOut
C_modified_out <= Register_1bit:C_modified.DataOut
Z_modified_out <= Register_1bit:Z_modified.DataOut
Mem_wr_out <= Register_1bit:Mem_wr.DataOut
Imm_out[0] <= Register_16bit:Imm.DataOut[0]
Imm_out[1] <= Register_16bit:Imm.DataOut[1]
Imm_out[2] <= Register_16bit:Imm.DataOut[2]
Imm_out[3] <= Register_16bit:Imm.DataOut[3]
Imm_out[4] <= Register_16bit:Imm.DataOut[4]
Imm_out[5] <= Register_16bit:Imm.DataOut[5]
Imm_out[6] <= Register_16bit:Imm.DataOut[6]
Imm_out[7] <= Register_16bit:Imm.DataOut[7]
Imm_out[8] <= Register_16bit:Imm.DataOut[8]
Imm_out[9] <= Register_16bit:Imm.DataOut[9]
Imm_out[10] <= Register_16bit:Imm.DataOut[10]
Imm_out[11] <= Register_16bit:Imm.DataOut[11]
Imm_out[12] <= Register_16bit:Imm.DataOut[12]
Imm_out[13] <= Register_16bit:Imm.DataOut[13]
Imm_out[14] <= Register_16bit:Imm.DataOut[14]
Imm_out[15] <= Register_16bit:Imm.DataOut[15]
PC_out[0] <= Register_16bit:PC.DataOut[0]
PC_out[1] <= Register_16bit:PC.DataOut[1]
PC_out[2] <= Register_16bit:PC.DataOut[2]
PC_out[3] <= Register_16bit:PC.DataOut[3]
PC_out[4] <= Register_16bit:PC.DataOut[4]
PC_out[5] <= Register_16bit:PC.DataOut[5]
PC_out[6] <= Register_16bit:PC.DataOut[6]
PC_out[7] <= Register_16bit:PC.DataOut[7]
PC_out[8] <= Register_16bit:PC.DataOut[8]
PC_out[9] <= Register_16bit:PC.DataOut[9]
PC_out[10] <= Register_16bit:PC.DataOut[10]
PC_out[11] <= Register_16bit:PC.DataOut[11]
PC_out[12] <= Register_16bit:PC.DataOut[12]
PC_out[13] <= Register_16bit:PC.DataOut[13]
PC_out[14] <= Register_16bit:PC.DataOut[14]
PC_out[15] <= Register_16bit:PC.DataOut[15]
D3_MUX_out[0] <= Register_2bit:D3_MUX.DataOut[0]
D3_MUX_out[1] <= Register_2bit:D3_MUX.DataOut[1]
CPL_out <= Register_1bit:CPL.DataOut
CN_out <= Register_1bit:CN.DataOut
WB_MUX_out <= Register_1bit:WB_MUX.DataOut
CZ_out[0] <= Register_2bit:CZ2.DataOut[0]
CZ_out[1] <= Register_2bit:CZ2.DataOut[1]


|Datapath|IDRR:ID_RR_pipeline|Register_4bit:OP
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => DataOut[3]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_3bit:RS1
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_3bit:RS2
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_3bit:RD
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_1bit:RF_wr
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_2bit:ALU_sel
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_1bit:Carry_sel
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_1bit:C_modified
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_1bit:Z_modified
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_1bit:Mem_wr
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_16bit:Imm
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_16bit:PC
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_2bit:D3_MUX
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_1bit:CPL
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_1bit:CN
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_1bit:WB_MUX
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|IDRR:ID_RR_pipeline|Register_2bit:CZ2
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Register_file:RF
A1[0] => Mux0.IN2
A1[0] => Mux1.IN2
A1[0] => Mux2.IN2
A1[0] => Mux3.IN2
A1[0] => Mux4.IN2
A1[0] => Mux5.IN2
A1[0] => Mux6.IN2
A1[0] => Mux7.IN2
A1[0] => Mux8.IN2
A1[0] => Mux9.IN2
A1[0] => Mux10.IN2
A1[0] => Mux11.IN2
A1[0] => Mux12.IN2
A1[0] => Mux13.IN2
A1[0] => Mux14.IN2
A1[0] => Mux15.IN2
A1[1] => Mux0.IN1
A1[1] => Mux1.IN1
A1[1] => Mux2.IN1
A1[1] => Mux3.IN1
A1[1] => Mux4.IN1
A1[1] => Mux5.IN1
A1[1] => Mux6.IN1
A1[1] => Mux7.IN1
A1[1] => Mux8.IN1
A1[1] => Mux9.IN1
A1[1] => Mux10.IN1
A1[1] => Mux11.IN1
A1[1] => Mux12.IN1
A1[1] => Mux13.IN1
A1[1] => Mux14.IN1
A1[1] => Mux15.IN1
A1[2] => Mux0.IN0
A1[2] => Mux1.IN0
A1[2] => Mux2.IN0
A1[2] => Mux3.IN0
A1[2] => Mux4.IN0
A1[2] => Mux5.IN0
A1[2] => Mux6.IN0
A1[2] => Mux7.IN0
A1[2] => Mux8.IN0
A1[2] => Mux9.IN0
A1[2] => Mux10.IN0
A1[2] => Mux11.IN0
A1[2] => Mux12.IN0
A1[2] => Mux13.IN0
A1[2] => Mux14.IN0
A1[2] => Mux15.IN0
A2[0] => Mux16.IN2
A2[0] => Mux17.IN2
A2[0] => Mux18.IN2
A2[0] => Mux19.IN2
A2[0] => Mux20.IN2
A2[0] => Mux21.IN2
A2[0] => Mux22.IN2
A2[0] => Mux23.IN2
A2[0] => Mux24.IN2
A2[0] => Mux25.IN2
A2[0] => Mux26.IN2
A2[0] => Mux27.IN2
A2[0] => Mux28.IN2
A2[0] => Mux29.IN2
A2[0] => Mux30.IN2
A2[0] => Mux31.IN2
A2[1] => Mux16.IN1
A2[1] => Mux17.IN1
A2[1] => Mux18.IN1
A2[1] => Mux19.IN1
A2[1] => Mux20.IN1
A2[1] => Mux21.IN1
A2[1] => Mux22.IN1
A2[1] => Mux23.IN1
A2[1] => Mux24.IN1
A2[1] => Mux25.IN1
A2[1] => Mux26.IN1
A2[1] => Mux27.IN1
A2[1] => Mux28.IN1
A2[1] => Mux29.IN1
A2[1] => Mux30.IN1
A2[1] => Mux31.IN1
A2[2] => Mux16.IN0
A2[2] => Mux17.IN0
A2[2] => Mux18.IN0
A2[2] => Mux19.IN0
A2[2] => Mux20.IN0
A2[2] => Mux21.IN0
A2[2] => Mux22.IN0
A2[2] => Mux23.IN0
A2[2] => Mux24.IN0
A2[2] => Mux25.IN0
A2[2] => Mux26.IN0
A2[2] => Mux27.IN0
A2[2] => Mux28.IN0
A2[2] => Mux29.IN0
A2[2] => Mux30.IN0
A2[2] => Mux31.IN0
A3[0] => Decoder0.IN2
A3[1] => Decoder0.IN1
A3[2] => Decoder0.IN0
D3[0] => Data.DATAB
D3[0] => Data.DATAB
D3[0] => Data.DATAB
D3[0] => Data.DATAB
D3[0] => Data.DATAB
D3[0] => Data.DATAB
D3[0] => Data.DATAB
D3[0] => Data.DATAB
D3[1] => Data.DATAB
D3[1] => Data.DATAB
D3[1] => Data.DATAB
D3[1] => Data.DATAB
D3[1] => Data.DATAB
D3[1] => Data.DATAB
D3[1] => Data.DATAB
D3[1] => Data.DATAB
D3[2] => Data.DATAB
D3[2] => Data.DATAB
D3[2] => Data.DATAB
D3[2] => Data.DATAB
D3[2] => Data.DATAB
D3[2] => Data.DATAB
D3[2] => Data.DATAB
D3[2] => Data.DATAB
D3[3] => Data.DATAB
D3[3] => Data.DATAB
D3[3] => Data.DATAB
D3[3] => Data.DATAB
D3[3] => Data.DATAB
D3[3] => Data.DATAB
D3[3] => Data.DATAB
D3[3] => Data.DATAB
D3[4] => Data.DATAB
D3[4] => Data.DATAB
D3[4] => Data.DATAB
D3[4] => Data.DATAB
D3[4] => Data.DATAB
D3[4] => Data.DATAB
D3[4] => Data.DATAB
D3[4] => Data.DATAB
D3[5] => Data.DATAB
D3[5] => Data.DATAB
D3[5] => Data.DATAB
D3[5] => Data.DATAB
D3[5] => Data.DATAB
D3[5] => Data.DATAB
D3[5] => Data.DATAB
D3[5] => Data.DATAB
D3[6] => Data.DATAB
D3[6] => Data.DATAB
D3[6] => Data.DATAB
D3[6] => Data.DATAB
D3[6] => Data.DATAB
D3[6] => Data.DATAB
D3[6] => Data.DATAB
D3[6] => Data.DATAB
D3[7] => Data.DATAB
D3[7] => Data.DATAB
D3[7] => Data.DATAB
D3[7] => Data.DATAB
D3[7] => Data.DATAB
D3[7] => Data.DATAB
D3[7] => Data.DATAB
D3[7] => Data.DATAB
D3[8] => Data.DATAB
D3[8] => Data.DATAB
D3[8] => Data.DATAB
D3[8] => Data.DATAB
D3[8] => Data.DATAB
D3[8] => Data.DATAB
D3[8] => Data.DATAB
D3[8] => Data.DATAB
D3[9] => Data.DATAB
D3[9] => Data.DATAB
D3[9] => Data.DATAB
D3[9] => Data.DATAB
D3[9] => Data.DATAB
D3[9] => Data.DATAB
D3[9] => Data.DATAB
D3[9] => Data.DATAB
D3[10] => Data.DATAB
D3[10] => Data.DATAB
D3[10] => Data.DATAB
D3[10] => Data.DATAB
D3[10] => Data.DATAB
D3[10] => Data.DATAB
D3[10] => Data.DATAB
D3[10] => Data.DATAB
D3[11] => Data.DATAB
D3[11] => Data.DATAB
D3[11] => Data.DATAB
D3[11] => Data.DATAB
D3[11] => Data.DATAB
D3[11] => Data.DATAB
D3[11] => Data.DATAB
D3[11] => Data.DATAB
D3[12] => Data.DATAB
D3[12] => Data.DATAB
D3[12] => Data.DATAB
D3[12] => Data.DATAB
D3[12] => Data.DATAB
D3[12] => Data.DATAB
D3[12] => Data.DATAB
D3[12] => Data.DATAB
D3[13] => Data.DATAB
D3[13] => Data.DATAB
D3[13] => Data.DATAB
D3[13] => Data.DATAB
D3[13] => Data.DATAB
D3[13] => Data.DATAB
D3[13] => Data.DATAB
D3[13] => Data.DATAB
D3[14] => Data.DATAB
D3[14] => Data.DATAB
D3[14] => Data.DATAB
D3[14] => Data.DATAB
D3[14] => Data.DATAB
D3[14] => Data.DATAB
D3[14] => Data.DATAB
D3[14] => Data.DATAB
D3[15] => Data.DATAB
D3[15] => Data.DATAB
D3[15] => Data.DATAB
D3[15] => Data.DATAB
D3[15] => Data.DATAB
D3[15] => Data.DATAB
D3[15] => Data.DATAB
D3[15] => Data.DATAB
RF_D_PC_WR[0] => Data.DATAB
RF_D_PC_WR[1] => Data.DATAB
RF_D_PC_WR[2] => Data.DATAB
RF_D_PC_WR[3] => Data.DATAB
RF_D_PC_WR[4] => Data.DATAB
RF_D_PC_WR[5] => Data.DATAB
RF_D_PC_WR[6] => Data.DATAB
RF_D_PC_WR[7] => Data.DATAB
RF_D_PC_WR[8] => Data.DATAB
RF_D_PC_WR[9] => Data.DATAB
RF_D_PC_WR[10] => Data.DATAB
RF_D_PC_WR[11] => Data.DATAB
RF_D_PC_WR[12] => Data.DATAB
RF_D_PC_WR[13] => Data.DATAB
RF_D_PC_WR[14] => Data.DATAB
RF_D_PC_WR[15] => Data.DATAB
clock => Data[7][0].CLK
clock => Data[7][1].CLK
clock => Data[7][2].CLK
clock => Data[7][3].CLK
clock => Data[7][4].CLK
clock => Data[7][5].CLK
clock => Data[7][6].CLK
clock => Data[7][7].CLK
clock => Data[7][8].CLK
clock => Data[7][9].CLK
clock => Data[7][10].CLK
clock => Data[7][11].CLK
clock => Data[7][12].CLK
clock => Data[7][13].CLK
clock => Data[7][14].CLK
clock => Data[7][15].CLK
clock => Data[6][0].CLK
clock => Data[6][1].CLK
clock => Data[6][2].CLK
clock => Data[6][3].CLK
clock => Data[6][4].CLK
clock => Data[6][5].CLK
clock => Data[6][6].CLK
clock => Data[6][7].CLK
clock => Data[6][8].CLK
clock => Data[6][9].CLK
clock => Data[6][10].CLK
clock => Data[6][11].CLK
clock => Data[6][12].CLK
clock => Data[6][13].CLK
clock => Data[6][14].CLK
clock => Data[6][15].CLK
clock => Data[5][0].CLK
clock => Data[5][1].CLK
clock => Data[5][2].CLK
clock => Data[5][3].CLK
clock => Data[5][4].CLK
clock => Data[5][5].CLK
clock => Data[5][6].CLK
clock => Data[5][7].CLK
clock => Data[5][8].CLK
clock => Data[5][9].CLK
clock => Data[5][10].CLK
clock => Data[5][11].CLK
clock => Data[5][12].CLK
clock => Data[5][13].CLK
clock => Data[5][14].CLK
clock => Data[5][15].CLK
clock => Data[4][0].CLK
clock => Data[4][1].CLK
clock => Data[4][2].CLK
clock => Data[4][3].CLK
clock => Data[4][4].CLK
clock => Data[4][5].CLK
clock => Data[4][6].CLK
clock => Data[4][7].CLK
clock => Data[4][8].CLK
clock => Data[4][9].CLK
clock => Data[4][10].CLK
clock => Data[4][11].CLK
clock => Data[4][12].CLK
clock => Data[4][13].CLK
clock => Data[4][14].CLK
clock => Data[4][15].CLK
clock => Data[3][0].CLK
clock => Data[3][1].CLK
clock => Data[3][2].CLK
clock => Data[3][3].CLK
clock => Data[3][4].CLK
clock => Data[3][5].CLK
clock => Data[3][6].CLK
clock => Data[3][7].CLK
clock => Data[3][8].CLK
clock => Data[3][9].CLK
clock => Data[3][10].CLK
clock => Data[3][11].CLK
clock => Data[3][12].CLK
clock => Data[3][13].CLK
clock => Data[3][14].CLK
clock => Data[3][15].CLK
clock => Data[2][0].CLK
clock => Data[2][1].CLK
clock => Data[2][2].CLK
clock => Data[2][3].CLK
clock => Data[2][4].CLK
clock => Data[2][5].CLK
clock => Data[2][6].CLK
clock => Data[2][7].CLK
clock => Data[2][8].CLK
clock => Data[2][9].CLK
clock => Data[2][10].CLK
clock => Data[2][11].CLK
clock => Data[2][12].CLK
clock => Data[2][13].CLK
clock => Data[2][14].CLK
clock => Data[2][15].CLK
clock => Data[1][0].CLK
clock => Data[1][1].CLK
clock => Data[1][2].CLK
clock => Data[1][3].CLK
clock => Data[1][4].CLK
clock => Data[1][5].CLK
clock => Data[1][6].CLK
clock => Data[1][7].CLK
clock => Data[1][8].CLK
clock => Data[1][9].CLK
clock => Data[1][10].CLK
clock => Data[1][11].CLK
clock => Data[1][12].CLK
clock => Data[1][13].CLK
clock => Data[1][14].CLK
clock => Data[1][15].CLK
clock => Data[0][0].CLK
clock => Data[0][1].CLK
clock => Data[0][2].CLK
clock => Data[0][3].CLK
clock => Data[0][4].CLK
clock => Data[0][5].CLK
clock => Data[0][6].CLK
clock => Data[0][7].CLK
clock => Data[0][8].CLK
clock => Data[0][9].CLK
clock => Data[0][10].CLK
clock => Data[0][11].CLK
clock => Data[0][12].CLK
clock => Data[0][13].CLK
clock => Data[0][14].CLK
clock => Data[0][15].CLK
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data.OUTPUTSELECT
Write_Enable => Data[7][0].ENA
Write_Enable => Data[7][1].ENA
Write_Enable => Data[7][2].ENA
Write_Enable => Data[7][3].ENA
Write_Enable => Data[7][4].ENA
Write_Enable => Data[7][5].ENA
Write_Enable => Data[7][6].ENA
Write_Enable => Data[7][7].ENA
Write_Enable => Data[7][8].ENA
Write_Enable => Data[7][9].ENA
Write_Enable => Data[7][10].ENA
Write_Enable => Data[7][11].ENA
Write_Enable => Data[7][12].ENA
Write_Enable => Data[7][13].ENA
Write_Enable => Data[7][14].ENA
Write_Enable => Data[7][15].ENA
Write_Enable => Data[6][0].ENA
Write_Enable => Data[6][1].ENA
Write_Enable => Data[6][2].ENA
Write_Enable => Data[6][3].ENA
Write_Enable => Data[6][4].ENA
Write_Enable => Data[6][5].ENA
Write_Enable => Data[6][6].ENA
Write_Enable => Data[6][7].ENA
Write_Enable => Data[6][8].ENA
Write_Enable => Data[6][9].ENA
Write_Enable => Data[6][10].ENA
Write_Enable => Data[6][11].ENA
Write_Enable => Data[6][12].ENA
Write_Enable => Data[6][13].ENA
Write_Enable => Data[6][14].ENA
Write_Enable => Data[6][15].ENA
Write_Enable => Data[5][0].ENA
Write_Enable => Data[5][1].ENA
Write_Enable => Data[5][2].ENA
Write_Enable => Data[5][3].ENA
Write_Enable => Data[5][4].ENA
Write_Enable => Data[5][5].ENA
Write_Enable => Data[5][6].ENA
Write_Enable => Data[5][7].ENA
Write_Enable => Data[5][8].ENA
Write_Enable => Data[5][9].ENA
Write_Enable => Data[5][10].ENA
Write_Enable => Data[5][11].ENA
Write_Enable => Data[5][12].ENA
Write_Enable => Data[5][13].ENA
Write_Enable => Data[5][14].ENA
Write_Enable => Data[5][15].ENA
Write_Enable => Data[4][0].ENA
Write_Enable => Data[4][1].ENA
Write_Enable => Data[4][2].ENA
Write_Enable => Data[4][3].ENA
Write_Enable => Data[4][4].ENA
Write_Enable => Data[4][5].ENA
Write_Enable => Data[4][6].ENA
Write_Enable => Data[4][7].ENA
Write_Enable => Data[4][8].ENA
Write_Enable => Data[4][9].ENA
Write_Enable => Data[4][10].ENA
Write_Enable => Data[4][11].ENA
Write_Enable => Data[4][12].ENA
Write_Enable => Data[4][13].ENA
Write_Enable => Data[4][14].ENA
Write_Enable => Data[4][15].ENA
Write_Enable => Data[3][0].ENA
Write_Enable => Data[3][1].ENA
Write_Enable => Data[3][2].ENA
Write_Enable => Data[3][3].ENA
Write_Enable => Data[3][4].ENA
Write_Enable => Data[3][5].ENA
Write_Enable => Data[3][6].ENA
Write_Enable => Data[3][7].ENA
Write_Enable => Data[3][8].ENA
Write_Enable => Data[3][9].ENA
Write_Enable => Data[3][10].ENA
Write_Enable => Data[3][11].ENA
Write_Enable => Data[3][12].ENA
Write_Enable => Data[3][13].ENA
Write_Enable => Data[3][14].ENA
Write_Enable => Data[3][15].ENA
Write_Enable => Data[2][0].ENA
Write_Enable => Data[2][1].ENA
Write_Enable => Data[2][2].ENA
Write_Enable => Data[2][3].ENA
Write_Enable => Data[2][4].ENA
Write_Enable => Data[2][5].ENA
Write_Enable => Data[2][6].ENA
Write_Enable => Data[2][7].ENA
Write_Enable => Data[2][8].ENA
Write_Enable => Data[2][9].ENA
Write_Enable => Data[2][10].ENA
Write_Enable => Data[2][11].ENA
Write_Enable => Data[2][12].ENA
Write_Enable => Data[2][13].ENA
Write_Enable => Data[2][14].ENA
Write_Enable => Data[2][15].ENA
Write_Enable => Data[1][0].ENA
Write_Enable => Data[1][1].ENA
Write_Enable => Data[1][2].ENA
Write_Enable => Data[1][3].ENA
Write_Enable => Data[1][4].ENA
Write_Enable => Data[1][5].ENA
Write_Enable => Data[1][6].ENA
Write_Enable => Data[1][7].ENA
Write_Enable => Data[1][8].ENA
Write_Enable => Data[1][9].ENA
Write_Enable => Data[1][10].ENA
Write_Enable => Data[1][11].ENA
Write_Enable => Data[1][12].ENA
Write_Enable => Data[1][13].ENA
Write_Enable => Data[1][14].ENA
Write_Enable => Data[1][15].ENA
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
PC_WR => Data.OUTPUTSELECT
RF_D_PC_R[0] <= Data[0][0].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[1] <= Data[0][1].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[2] <= Data[0][2].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[3] <= Data[0][3].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[4] <= Data[0][4].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[5] <= Data[0][5].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[6] <= Data[0][6].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[7] <= Data[0][7].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[8] <= Data[0][8].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[9] <= Data[0][9].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[10] <= Data[0][10].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[11] <= Data[0][11].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[12] <= Data[0][12].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[13] <= Data[0][13].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[14] <= Data[0][14].DB_MAX_OUTPUT_PORT_TYPE
RF_D_PC_R[15] <= Data[0][15].DB_MAX_OUTPUT_PORT_TYPE
D1[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
D1[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
D1[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
D1[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
D1[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
D1[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
D1[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
D1[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
D1[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
D1[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
D1[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
D1[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
D1[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
D1[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
D1[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
D1[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
D2[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
D2[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
D2[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
D2[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
D2[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
D2[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
D2[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
D2[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
D2[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
D2[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
D2[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
D2[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
D2[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
D2[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
D2[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
D2[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Mux16_4x1:MuxA1
A0[0] => Mux15.IN0
A0[1] => Mux14.IN0
A0[2] => Mux13.IN0
A0[3] => Mux12.IN0
A0[4] => Mux11.IN0
A0[5] => Mux10.IN0
A0[6] => Mux9.IN0
A0[7] => Mux8.IN0
A0[8] => Mux7.IN0
A0[9] => Mux6.IN0
A0[10] => Mux5.IN0
A0[11] => Mux4.IN0
A0[12] => Mux3.IN0
A0[13] => Mux2.IN0
A0[14] => Mux1.IN0
A0[15] => Mux0.IN0
A1[0] => Mux15.IN1
A1[1] => Mux14.IN1
A1[2] => Mux13.IN1
A1[3] => Mux12.IN1
A1[4] => Mux11.IN1
A1[5] => Mux10.IN1
A1[6] => Mux9.IN1
A1[7] => Mux8.IN1
A1[8] => Mux7.IN1
A1[9] => Mux6.IN1
A1[10] => Mux5.IN1
A1[11] => Mux4.IN1
A1[12] => Mux3.IN1
A1[13] => Mux2.IN1
A1[14] => Mux1.IN1
A1[15] => Mux0.IN1
A2[0] => Mux15.IN2
A2[1] => Mux14.IN2
A2[2] => Mux13.IN2
A2[3] => Mux12.IN2
A2[4] => Mux11.IN2
A2[5] => Mux10.IN2
A2[6] => Mux9.IN2
A2[7] => Mux8.IN2
A2[8] => Mux7.IN2
A2[9] => Mux6.IN2
A2[10] => Mux5.IN2
A2[11] => Mux4.IN2
A2[12] => Mux3.IN2
A2[13] => Mux2.IN2
A2[14] => Mux1.IN2
A2[15] => Mux0.IN2
A3[0] => Mux15.IN3
A3[1] => Mux14.IN3
A3[2] => Mux13.IN3
A3[3] => Mux12.IN3
A3[4] => Mux11.IN3
A3[5] => Mux10.IN3
A3[6] => Mux9.IN3
A3[7] => Mux8.IN3
A3[8] => Mux7.IN3
A3[9] => Mux6.IN3
A3[10] => Mux5.IN3
A3[11] => Mux4.IN3
A3[12] => Mux3.IN3
A3[13] => Mux2.IN3
A3[14] => Mux1.IN3
A3[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
F[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Mux16_4x1:MuxB1
A0[0] => Mux15.IN0
A0[1] => Mux14.IN0
A0[2] => Mux13.IN0
A0[3] => Mux12.IN0
A0[4] => Mux11.IN0
A0[5] => Mux10.IN0
A0[6] => Mux9.IN0
A0[7] => Mux8.IN0
A0[8] => Mux7.IN0
A0[9] => Mux6.IN0
A0[10] => Mux5.IN0
A0[11] => Mux4.IN0
A0[12] => Mux3.IN0
A0[13] => Mux2.IN0
A0[14] => Mux1.IN0
A0[15] => Mux0.IN0
A1[0] => Mux15.IN1
A1[1] => Mux14.IN1
A1[2] => Mux13.IN1
A1[3] => Mux12.IN1
A1[4] => Mux11.IN1
A1[5] => Mux10.IN1
A1[6] => Mux9.IN1
A1[7] => Mux8.IN1
A1[8] => Mux7.IN1
A1[9] => Mux6.IN1
A1[10] => Mux5.IN1
A1[11] => Mux4.IN1
A1[12] => Mux3.IN1
A1[13] => Mux2.IN1
A1[14] => Mux1.IN1
A1[15] => Mux0.IN1
A2[0] => Mux15.IN2
A2[1] => Mux14.IN2
A2[2] => Mux13.IN2
A2[3] => Mux12.IN2
A2[4] => Mux11.IN2
A2[5] => Mux10.IN2
A2[6] => Mux9.IN2
A2[7] => Mux8.IN2
A2[8] => Mux7.IN2
A2[9] => Mux6.IN2
A2[10] => Mux5.IN2
A2[11] => Mux4.IN2
A2[12] => Mux3.IN2
A2[13] => Mux2.IN2
A2[14] => Mux1.IN2
A2[15] => Mux0.IN2
A3[0] => Mux15.IN3
A3[1] => Mux14.IN3
A3[2] => Mux13.IN3
A3[3] => Mux12.IN3
A3[4] => Mux11.IN3
A3[5] => Mux10.IN3
A3[6] => Mux9.IN3
A3[7] => Mux8.IN3
A3[8] => Mux7.IN3
A3[9] => Mux6.IN3
A3[10] => Mux5.IN3
A3[11] => Mux4.IN3
A3[12] => Mux3.IN3
A3[13] => Mux2.IN3
A3[14] => Mux1.IN3
A3[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
F[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|adder:Adder_RR
Inp1[0] => Add0.IN16
Inp1[1] => Add0.IN15
Inp1[2] => Add0.IN14
Inp1[3] => Add0.IN13
Inp1[4] => Add0.IN12
Inp1[5] => Add0.IN11
Inp1[6] => Add0.IN10
Inp1[7] => Add0.IN9
Inp1[8] => Add0.IN8
Inp1[9] => Add0.IN7
Inp1[10] => Add0.IN6
Inp1[11] => Add0.IN5
Inp1[12] => Add0.IN4
Inp1[13] => Add0.IN3
Inp1[14] => Add0.IN2
Inp1[15] => Add0.IN1
Inp2[0] => Add0.IN32
Inp2[1] => Add0.IN31
Inp2[2] => Add0.IN30
Inp2[3] => Add0.IN29
Inp2[4] => Add0.IN28
Inp2[5] => Add0.IN27
Inp2[6] => Add0.IN26
Inp2[7] => Add0.IN25
Inp2[8] => Add0.IN24
Inp2[9] => Add0.IN23
Inp2[10] => Add0.IN22
Inp2[11] => Add0.IN21
Inp2[12] => Add0.IN20
Inp2[13] => Add0.IN19
Inp2[14] => Add0.IN18
Inp2[15] => Add0.IN17
Outp[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline
clk => Register_4bit:OP.clock
clk => Register_3bit:RS1.clock
clk => Register_3bit:RS2.clock
clk => Register_3bit:RD.clock
clk => Register_16bit:RF_D1.clock
clk => Register_16bit:RF_D2.clock
clk => Register_1bit:RF_wr.clock
clk => Register_2bit:ALU_sel.clock
clk => Register_1bit:Carry_sel.clock
clk => Register_1bit:C_modified.clock
clk => Register_1bit:Z_modified.clock
clk => Register_1bit:Mem_wr.clock
clk => Register_16bit:Imm.clock
clk => Register_16bit:PC.clock
clk => Register_2bit:D3_MUX.clock
clk => Register_1bit:CPL.clock
clk => Register_1bit:CN.clock
clk => Register_1bit:WB_MUX.clock
clk => Register_2bit:CZ2.clock
WR_EN => Register_4bit:OP.Write_Enable
WR_EN => Register_3bit:RS1.Write_Enable
WR_EN => Register_3bit:RS2.Write_Enable
WR_EN => Register_3bit:RD.Write_Enable
WR_EN => Register_16bit:RF_D1.Write_Enable
WR_EN => Register_16bit:RF_D2.Write_Enable
WR_EN => Register_1bit:RF_wr.Write_Enable
WR_EN => Register_2bit:ALU_sel.Write_Enable
WR_EN => Register_1bit:Carry_sel.Write_Enable
WR_EN => Register_1bit:C_modified.Write_Enable
WR_EN => Register_1bit:Z_modified.Write_Enable
WR_EN => Register_1bit:Mem_wr.Write_Enable
WR_EN => Register_16bit:Imm.Write_Enable
WR_EN => Register_16bit:PC.Write_Enable
WR_EN => Register_2bit:D3_MUX.Write_Enable
WR_EN => Register_1bit:CPL.Write_Enable
WR_EN => Register_1bit:CN.Write_Enable
WR_EN => Register_1bit:WB_MUX.Write_Enable
WR_EN => Register_2bit:CZ2.Write_Enable
OP_in[0] => Register_4bit:OP.DataIn[0]
OP_in[1] => Register_4bit:OP.DataIn[1]
OP_in[2] => Register_4bit:OP.DataIn[2]
OP_in[3] => Register_4bit:OP.DataIn[3]
RS1_in[0] => Register_3bit:RS1.DataIn[0]
RS1_in[1] => Register_3bit:RS1.DataIn[1]
RS1_in[2] => Register_3bit:RS1.DataIn[2]
RS2_in[0] => Register_3bit:RS2.DataIn[0]
RS2_in[1] => Register_3bit:RS2.DataIn[1]
RS2_in[2] => Register_3bit:RS2.DataIn[2]
RD_in[0] => Register_3bit:RD.DataIn[0]
RD_in[1] => Register_3bit:RD.DataIn[1]
RD_in[2] => Register_3bit:RD.DataIn[2]
RF_D1_in[0] => Register_16bit:RF_D1.DataIn[0]
RF_D1_in[1] => Register_16bit:RF_D1.DataIn[1]
RF_D1_in[2] => Register_16bit:RF_D1.DataIn[2]
RF_D1_in[3] => Register_16bit:RF_D1.DataIn[3]
RF_D1_in[4] => Register_16bit:RF_D1.DataIn[4]
RF_D1_in[5] => Register_16bit:RF_D1.DataIn[5]
RF_D1_in[6] => Register_16bit:RF_D1.DataIn[6]
RF_D1_in[7] => Register_16bit:RF_D1.DataIn[7]
RF_D1_in[8] => Register_16bit:RF_D1.DataIn[8]
RF_D1_in[9] => Register_16bit:RF_D1.DataIn[9]
RF_D1_in[10] => Register_16bit:RF_D1.DataIn[10]
RF_D1_in[11] => Register_16bit:RF_D1.DataIn[11]
RF_D1_in[12] => Register_16bit:RF_D1.DataIn[12]
RF_D1_in[13] => Register_16bit:RF_D1.DataIn[13]
RF_D1_in[14] => Register_16bit:RF_D1.DataIn[14]
RF_D1_in[15] => Register_16bit:RF_D1.DataIn[15]
RF_D2_in[0] => Register_16bit:RF_D2.DataIn[0]
RF_D2_in[1] => Register_16bit:RF_D2.DataIn[1]
RF_D2_in[2] => Register_16bit:RF_D2.DataIn[2]
RF_D2_in[3] => Register_16bit:RF_D2.DataIn[3]
RF_D2_in[4] => Register_16bit:RF_D2.DataIn[4]
RF_D2_in[5] => Register_16bit:RF_D2.DataIn[5]
RF_D2_in[6] => Register_16bit:RF_D2.DataIn[6]
RF_D2_in[7] => Register_16bit:RF_D2.DataIn[7]
RF_D2_in[8] => Register_16bit:RF_D2.DataIn[8]
RF_D2_in[9] => Register_16bit:RF_D2.DataIn[9]
RF_D2_in[10] => Register_16bit:RF_D2.DataIn[10]
RF_D2_in[11] => Register_16bit:RF_D2.DataIn[11]
RF_D2_in[12] => Register_16bit:RF_D2.DataIn[12]
RF_D2_in[13] => Register_16bit:RF_D2.DataIn[13]
RF_D2_in[14] => Register_16bit:RF_D2.DataIn[14]
RF_D2_in[15] => Register_16bit:RF_D2.DataIn[15]
RF_wr_in => Register_1bit:RF_wr.DataIn
ALU_sel_in[0] => Register_2bit:ALU_sel.DataIn[0]
ALU_sel_in[1] => Register_2bit:ALU_sel.DataIn[1]
Carry_sel_in => Register_1bit:Carry_sel.DataIn
C_modified_in => Register_1bit:C_modified.DataIn
Z_modified_in => Register_1bit:Z_modified.DataIn
Mem_wr_in => Register_1bit:Mem_wr.DataIn
Imm_in[0] => Register_16bit:Imm.DataIn[0]
Imm_in[1] => Register_16bit:Imm.DataIn[1]
Imm_in[2] => Register_16bit:Imm.DataIn[2]
Imm_in[3] => Register_16bit:Imm.DataIn[3]
Imm_in[4] => Register_16bit:Imm.DataIn[4]
Imm_in[5] => Register_16bit:Imm.DataIn[5]
Imm_in[6] => Register_16bit:Imm.DataIn[6]
Imm_in[7] => Register_16bit:Imm.DataIn[7]
Imm_in[8] => Register_16bit:Imm.DataIn[8]
Imm_in[9] => Register_16bit:Imm.DataIn[9]
Imm_in[10] => Register_16bit:Imm.DataIn[10]
Imm_in[11] => Register_16bit:Imm.DataIn[11]
Imm_in[12] => Register_16bit:Imm.DataIn[12]
Imm_in[13] => Register_16bit:Imm.DataIn[13]
Imm_in[14] => Register_16bit:Imm.DataIn[14]
Imm_in[15] => Register_16bit:Imm.DataIn[15]
PC_in[0] => Register_16bit:PC.DataIn[0]
PC_in[1] => Register_16bit:PC.DataIn[1]
PC_in[2] => Register_16bit:PC.DataIn[2]
PC_in[3] => Register_16bit:PC.DataIn[3]
PC_in[4] => Register_16bit:PC.DataIn[4]
PC_in[5] => Register_16bit:PC.DataIn[5]
PC_in[6] => Register_16bit:PC.DataIn[6]
PC_in[7] => Register_16bit:PC.DataIn[7]
PC_in[8] => Register_16bit:PC.DataIn[8]
PC_in[9] => Register_16bit:PC.DataIn[9]
PC_in[10] => Register_16bit:PC.DataIn[10]
PC_in[11] => Register_16bit:PC.DataIn[11]
PC_in[12] => Register_16bit:PC.DataIn[12]
PC_in[13] => Register_16bit:PC.DataIn[13]
PC_in[14] => Register_16bit:PC.DataIn[14]
PC_in[15] => Register_16bit:PC.DataIn[15]
D3_MUX_in[0] => Register_2bit:D3_MUX.DataIn[0]
D3_MUX_in[1] => Register_2bit:D3_MUX.DataIn[1]
CPL_in => Register_1bit:CPL.DataIn
CN_in => Register_1bit:CN.DataIn
WB_MUX_in => Register_1bit:WB_MUX.DataIn
CZ_in[0] => Register_2bit:CZ2.DataIn[0]
CZ_in[1] => Register_2bit:CZ2.DataIn[1]
OP_out[0] <= Register_4bit:OP.DataOut[0]
OP_out[1] <= Register_4bit:OP.DataOut[1]
OP_out[2] <= Register_4bit:OP.DataOut[2]
OP_out[3] <= Register_4bit:OP.DataOut[3]
RS1_out[0] <= Register_3bit:RS1.DataOut[0]
RS1_out[1] <= Register_3bit:RS1.DataOut[1]
RS1_out[2] <= Register_3bit:RS1.DataOut[2]
RS2_out[0] <= Register_3bit:RS2.DataOut[0]
RS2_out[1] <= Register_3bit:RS2.DataOut[1]
RS2_out[2] <= Register_3bit:RS2.DataOut[2]
RD_out[0] <= Register_3bit:RD.DataOut[0]
RD_out[1] <= Register_3bit:RD.DataOut[1]
RD_out[2] <= Register_3bit:RD.DataOut[2]
RF_D1_out[0] <= Register_16bit:RF_D1.DataOut[0]
RF_D1_out[1] <= Register_16bit:RF_D1.DataOut[1]
RF_D1_out[2] <= Register_16bit:RF_D1.DataOut[2]
RF_D1_out[3] <= Register_16bit:RF_D1.DataOut[3]
RF_D1_out[4] <= Register_16bit:RF_D1.DataOut[4]
RF_D1_out[5] <= Register_16bit:RF_D1.DataOut[5]
RF_D1_out[6] <= Register_16bit:RF_D1.DataOut[6]
RF_D1_out[7] <= Register_16bit:RF_D1.DataOut[7]
RF_D1_out[8] <= Register_16bit:RF_D1.DataOut[8]
RF_D1_out[9] <= Register_16bit:RF_D1.DataOut[9]
RF_D1_out[10] <= Register_16bit:RF_D1.DataOut[10]
RF_D1_out[11] <= Register_16bit:RF_D1.DataOut[11]
RF_D1_out[12] <= Register_16bit:RF_D1.DataOut[12]
RF_D1_out[13] <= Register_16bit:RF_D1.DataOut[13]
RF_D1_out[14] <= Register_16bit:RF_D1.DataOut[14]
RF_D1_out[15] <= Register_16bit:RF_D1.DataOut[15]
RF_D2_out[0] <= Register_16bit:RF_D2.DataOut[0]
RF_D2_out[1] <= Register_16bit:RF_D2.DataOut[1]
RF_D2_out[2] <= Register_16bit:RF_D2.DataOut[2]
RF_D2_out[3] <= Register_16bit:RF_D2.DataOut[3]
RF_D2_out[4] <= Register_16bit:RF_D2.DataOut[4]
RF_D2_out[5] <= Register_16bit:RF_D2.DataOut[5]
RF_D2_out[6] <= Register_16bit:RF_D2.DataOut[6]
RF_D2_out[7] <= Register_16bit:RF_D2.DataOut[7]
RF_D2_out[8] <= Register_16bit:RF_D2.DataOut[8]
RF_D2_out[9] <= Register_16bit:RF_D2.DataOut[9]
RF_D2_out[10] <= Register_16bit:RF_D2.DataOut[10]
RF_D2_out[11] <= Register_16bit:RF_D2.DataOut[11]
RF_D2_out[12] <= Register_16bit:RF_D2.DataOut[12]
RF_D2_out[13] <= Register_16bit:RF_D2.DataOut[13]
RF_D2_out[14] <= Register_16bit:RF_D2.DataOut[14]
RF_D2_out[15] <= Register_16bit:RF_D2.DataOut[15]
RF_wr_out <= Register_1bit:RF_wr.DataOut
ALU_sel_out[0] <= Register_2bit:ALU_sel.DataOut[0]
ALU_sel_out[1] <= Register_2bit:ALU_sel.DataOut[1]
Carry_sel_out <= Register_1bit:Carry_sel.DataOut
C_modified_out <= Register_1bit:C_modified.DataOut
Z_modified_out <= Register_1bit:Z_modified.DataOut
Mem_wr_out <= Register_1bit:Mem_wr.DataOut
Imm_out[0] <= Register_16bit:Imm.DataOut[0]
Imm_out[1] <= Register_16bit:Imm.DataOut[1]
Imm_out[2] <= Register_16bit:Imm.DataOut[2]
Imm_out[3] <= Register_16bit:Imm.DataOut[3]
Imm_out[4] <= Register_16bit:Imm.DataOut[4]
Imm_out[5] <= Register_16bit:Imm.DataOut[5]
Imm_out[6] <= Register_16bit:Imm.DataOut[6]
Imm_out[7] <= Register_16bit:Imm.DataOut[7]
Imm_out[8] <= Register_16bit:Imm.DataOut[8]
Imm_out[9] <= Register_16bit:Imm.DataOut[9]
Imm_out[10] <= Register_16bit:Imm.DataOut[10]
Imm_out[11] <= Register_16bit:Imm.DataOut[11]
Imm_out[12] <= Register_16bit:Imm.DataOut[12]
Imm_out[13] <= Register_16bit:Imm.DataOut[13]
Imm_out[14] <= Register_16bit:Imm.DataOut[14]
Imm_out[15] <= Register_16bit:Imm.DataOut[15]
PC_out[0] <= Register_16bit:PC.DataOut[0]
PC_out[1] <= Register_16bit:PC.DataOut[1]
PC_out[2] <= Register_16bit:PC.DataOut[2]
PC_out[3] <= Register_16bit:PC.DataOut[3]
PC_out[4] <= Register_16bit:PC.DataOut[4]
PC_out[5] <= Register_16bit:PC.DataOut[5]
PC_out[6] <= Register_16bit:PC.DataOut[6]
PC_out[7] <= Register_16bit:PC.DataOut[7]
PC_out[8] <= Register_16bit:PC.DataOut[8]
PC_out[9] <= Register_16bit:PC.DataOut[9]
PC_out[10] <= Register_16bit:PC.DataOut[10]
PC_out[11] <= Register_16bit:PC.DataOut[11]
PC_out[12] <= Register_16bit:PC.DataOut[12]
PC_out[13] <= Register_16bit:PC.DataOut[13]
PC_out[14] <= Register_16bit:PC.DataOut[14]
PC_out[15] <= Register_16bit:PC.DataOut[15]
D3_MUX_out[0] <= Register_2bit:D3_MUX.DataOut[0]
D3_MUX_out[1] <= Register_2bit:D3_MUX.DataOut[1]
CPL_out <= Register_1bit:CPL.DataOut
CN_out <= Register_1bit:CN.DataOut
WB_MUX_out <= Register_1bit:WB_MUX.DataOut
CZ_out[0] <= Register_2bit:CZ2.DataOut[0]
CZ_out[1] <= Register_2bit:CZ2.DataOut[1]


|Datapath|RREX:RR_EX_pipeline|Register_4bit:OP
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => DataOut[3]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_3bit:RS1
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_3bit:RS2
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_3bit:RD
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_16bit:RF_D1
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_16bit:RF_D2
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_1bit:RF_wr
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_2bit:ALU_sel
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_1bit:Carry_sel
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_1bit:C_modified
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_1bit:Z_modified
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_1bit:Mem_wr
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_16bit:Imm
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_16bit:PC
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_2bit:D3_MUX
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_1bit:CPL
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_1bit:CN
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_1bit:WB_MUX
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|RREX:RR_EX_pipeline|Register_2bit:CZ2
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|ALU:ALU1_EX
sel[0] => Equal0.IN1
sel[0] => Equal1.IN1
sel[1] => Equal0.IN0
sel[1] => Equal1.IN0
ALU_A[0] => sum.IN0
ALU_A[0] => carry.IN0
ALU_A[0] => sum.IN0
ALU_A[0] => carry.IN0
ALU_A[0] => carry.IN0
ALU_A[0] => S.IN0
ALU_A[1] => sum.IN0
ALU_A[1] => carry.IN0
ALU_A[1] => carry.IN0
ALU_A[1] => sum.IN0
ALU_A[1] => carry.IN0
ALU_A[1] => carry.IN0
ALU_A[1] => S.IN0
ALU_A[2] => sum.IN0
ALU_A[2] => carry.IN0
ALU_A[2] => carry.IN0
ALU_A[2] => sum.IN0
ALU_A[2] => carry.IN0
ALU_A[2] => carry.IN0
ALU_A[2] => S.IN0
ALU_A[3] => sum.IN0
ALU_A[3] => carry.IN0
ALU_A[3] => carry.IN0
ALU_A[3] => sum.IN0
ALU_A[3] => carry.IN0
ALU_A[3] => carry.IN0
ALU_A[3] => S.IN0
ALU_A[4] => sum.IN0
ALU_A[4] => carry.IN0
ALU_A[4] => carry.IN0
ALU_A[4] => sum.IN0
ALU_A[4] => carry.IN0
ALU_A[4] => carry.IN0
ALU_A[4] => S.IN0
ALU_A[5] => sum.IN0
ALU_A[5] => carry.IN0
ALU_A[5] => carry.IN0
ALU_A[5] => sum.IN0
ALU_A[5] => carry.IN0
ALU_A[5] => carry.IN0
ALU_A[5] => S.IN0
ALU_A[6] => sum.IN0
ALU_A[6] => carry.IN0
ALU_A[6] => carry.IN0
ALU_A[6] => sum.IN0
ALU_A[6] => carry.IN0
ALU_A[6] => carry.IN0
ALU_A[6] => S.IN0
ALU_A[7] => sum.IN0
ALU_A[7] => carry.IN0
ALU_A[7] => carry.IN0
ALU_A[7] => sum.IN0
ALU_A[7] => carry.IN0
ALU_A[7] => carry.IN0
ALU_A[7] => S.IN0
ALU_A[8] => sum.IN0
ALU_A[8] => carry.IN0
ALU_A[8] => carry.IN0
ALU_A[8] => sum.IN0
ALU_A[8] => carry.IN0
ALU_A[8] => carry.IN0
ALU_A[8] => S.IN0
ALU_A[9] => sum.IN0
ALU_A[9] => carry.IN0
ALU_A[9] => carry.IN0
ALU_A[9] => sum.IN0
ALU_A[9] => carry.IN0
ALU_A[9] => carry.IN0
ALU_A[9] => S.IN0
ALU_A[10] => sum.IN0
ALU_A[10] => carry.IN0
ALU_A[10] => carry.IN0
ALU_A[10] => sum.IN0
ALU_A[10] => carry.IN0
ALU_A[10] => carry.IN0
ALU_A[10] => S.IN0
ALU_A[11] => sum.IN0
ALU_A[11] => carry.IN0
ALU_A[11] => carry.IN0
ALU_A[11] => sum.IN0
ALU_A[11] => carry.IN0
ALU_A[11] => carry.IN0
ALU_A[11] => S.IN0
ALU_A[12] => sum.IN0
ALU_A[12] => carry.IN0
ALU_A[12] => carry.IN0
ALU_A[12] => sum.IN0
ALU_A[12] => carry.IN0
ALU_A[12] => carry.IN0
ALU_A[12] => S.IN0
ALU_A[13] => sum.IN0
ALU_A[13] => carry.IN0
ALU_A[13] => carry.IN0
ALU_A[13] => sum.IN0
ALU_A[13] => carry.IN0
ALU_A[13] => carry.IN0
ALU_A[13] => S.IN0
ALU_A[14] => sum.IN0
ALU_A[14] => carry.IN0
ALU_A[14] => carry.IN0
ALU_A[14] => sum.IN0
ALU_A[14] => carry.IN0
ALU_A[14] => carry.IN0
ALU_A[14] => S.IN0
ALU_A[15] => sum.IN0
ALU_A[15] => carry.IN0
ALU_A[15] => carry.IN0
ALU_A[15] => sum.IN0
ALU_A[15] => carry.IN0
ALU_A[15] => carry.IN0
ALU_A[15] => S.IN0
ALU_B[0] => sum.IN1
ALU_B[0] => carry.IN1
ALU_B[0] => S.IN1
ALU_B[0] => carry.IN1
ALU_B[0] => carry.IN1
ALU_B[0] => sum.IN1
ALU_B[1] => sum.IN1
ALU_B[1] => carry.IN1
ALU_B[1] => carry.IN1
ALU_B[1] => S.IN1
ALU_B[1] => carry.IN1
ALU_B[1] => carry.IN1
ALU_B[1] => sum.IN1
ALU_B[2] => sum.IN1
ALU_B[2] => carry.IN1
ALU_B[2] => carry.IN1
ALU_B[2] => S.IN1
ALU_B[2] => carry.IN1
ALU_B[2] => carry.IN1
ALU_B[2] => sum.IN1
ALU_B[3] => sum.IN1
ALU_B[3] => carry.IN1
ALU_B[3] => carry.IN1
ALU_B[3] => S.IN1
ALU_B[3] => carry.IN1
ALU_B[3] => carry.IN1
ALU_B[3] => sum.IN1
ALU_B[4] => sum.IN1
ALU_B[4] => carry.IN1
ALU_B[4] => carry.IN1
ALU_B[4] => S.IN1
ALU_B[4] => carry.IN1
ALU_B[4] => carry.IN1
ALU_B[4] => sum.IN1
ALU_B[5] => sum.IN1
ALU_B[5] => carry.IN1
ALU_B[5] => carry.IN1
ALU_B[5] => S.IN1
ALU_B[5] => carry.IN1
ALU_B[5] => carry.IN1
ALU_B[5] => sum.IN1
ALU_B[6] => sum.IN1
ALU_B[6] => carry.IN1
ALU_B[6] => carry.IN1
ALU_B[6] => S.IN1
ALU_B[6] => carry.IN1
ALU_B[6] => carry.IN1
ALU_B[6] => sum.IN1
ALU_B[7] => sum.IN1
ALU_B[7] => carry.IN1
ALU_B[7] => carry.IN1
ALU_B[7] => S.IN1
ALU_B[7] => carry.IN1
ALU_B[7] => carry.IN1
ALU_B[7] => sum.IN1
ALU_B[8] => sum.IN1
ALU_B[8] => carry.IN1
ALU_B[8] => carry.IN1
ALU_B[8] => S.IN1
ALU_B[8] => carry.IN1
ALU_B[8] => carry.IN1
ALU_B[8] => sum.IN1
ALU_B[9] => sum.IN1
ALU_B[9] => carry.IN1
ALU_B[9] => carry.IN1
ALU_B[9] => S.IN1
ALU_B[9] => carry.IN1
ALU_B[9] => carry.IN1
ALU_B[9] => sum.IN1
ALU_B[10] => sum.IN1
ALU_B[10] => carry.IN1
ALU_B[10] => carry.IN1
ALU_B[10] => S.IN1
ALU_B[10] => carry.IN1
ALU_B[10] => carry.IN1
ALU_B[10] => sum.IN1
ALU_B[11] => sum.IN1
ALU_B[11] => carry.IN1
ALU_B[11] => carry.IN1
ALU_B[11] => S.IN1
ALU_B[11] => carry.IN1
ALU_B[11] => carry.IN1
ALU_B[11] => sum.IN1
ALU_B[12] => sum.IN1
ALU_B[12] => carry.IN1
ALU_B[12] => carry.IN1
ALU_B[12] => S.IN1
ALU_B[12] => carry.IN1
ALU_B[12] => carry.IN1
ALU_B[12] => sum.IN1
ALU_B[13] => sum.IN1
ALU_B[13] => carry.IN1
ALU_B[13] => carry.IN1
ALU_B[13] => S.IN1
ALU_B[13] => carry.IN1
ALU_B[13] => carry.IN1
ALU_B[13] => sum.IN1
ALU_B[14] => sum.IN1
ALU_B[14] => carry.IN1
ALU_B[14] => carry.IN1
ALU_B[14] => S.IN1
ALU_B[14] => carry.IN1
ALU_B[14] => carry.IN1
ALU_B[14] => sum.IN1
ALU_B[15] => sum.IN1
ALU_B[15] => carry.IN1
ALU_B[15] => carry.IN1
ALU_B[15] => S.IN1
ALU_B[15] => sum.IN1
ALU_B[15] => carry.IN1
ALU_B[15] => carry.IN1
C_in => sum.IN1
C_in => carry.IN1
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
Carry_sel => ALU_c.OUTPUTSELECT
ALU_c[0] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[1] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[2] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[3] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[4] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[5] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[6] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[7] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[8] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[9] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[10] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[11] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[12] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[13] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[14] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
ALU_c[15] <= ALU_c.DB_MAX_OUTPUT_PORT_TYPE
C_F <= C_F.DB_MAX_OUTPUT_PORT_TYPE
Z_F <= Equal2.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|adder:ALU3_EX
Inp1[0] => Add0.IN16
Inp1[1] => Add0.IN15
Inp1[2] => Add0.IN14
Inp1[3] => Add0.IN13
Inp1[4] => Add0.IN12
Inp1[5] => Add0.IN11
Inp1[6] => Add0.IN10
Inp1[7] => Add0.IN9
Inp1[8] => Add0.IN8
Inp1[9] => Add0.IN7
Inp1[10] => Add0.IN6
Inp1[11] => Add0.IN5
Inp1[12] => Add0.IN4
Inp1[13] => Add0.IN3
Inp1[14] => Add0.IN2
Inp1[15] => Add0.IN1
Inp2[0] => Add0.IN32
Inp2[1] => Add0.IN31
Inp2[2] => Add0.IN30
Inp2[3] => Add0.IN29
Inp2[4] => Add0.IN28
Inp2[5] => Add0.IN27
Inp2[6] => Add0.IN26
Inp2[7] => Add0.IN25
Inp2[8] => Add0.IN24
Inp2[9] => Add0.IN23
Inp2[10] => Add0.IN22
Inp2[11] => Add0.IN21
Inp2[12] => Add0.IN20
Inp2[13] => Add0.IN19
Inp2[14] => Add0.IN18
Inp2[15] => Add0.IN17
Outp[0] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[1] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[2] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[3] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[4] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[5] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[6] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[7] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[8] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[9] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[10] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[11] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[12] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[13] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[14] <= Add0.DB_MAX_OUTPUT_PORT_TYPE
Outp[15] <= Add0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|dff_en:D_ff1
clk => q_reg.CLK
reset => q_reg.ACLR
en => q_reg.ENA
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|dff_en:D_ff2
clk => q_reg.CLK
reset => q_reg.ACLR
en => q_reg.ENA
d => q_reg.DATAIN
q <= q_reg.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline
clk => Register_4bit:OP.clock
clk => Register_3bit:RS1.clock
clk => Register_3bit:RS2.clock
clk => Register_3bit:RD.clock
clk => Register_16bit:RF_D1.clock
clk => Register_16bit:RF_D2.clock
clk => Register_1bit:RF_wr.clock
clk => Register_2bit:ALU_sel.clock
clk => Register_1bit:Carry_sel.clock
clk => Register_1bit:C_modified.clock
clk => Register_1bit:Z_modified.clock
clk => Register_1bit:Mem_wr.clock
clk => Register_16bit:Imm.clock
clk => Register_16bit:PC.clock
clk => Register_2bit:D3_MUX.clock
clk => Register_1bit:CPL.clock
clk => Register_1bit:CN.clock
clk => Register_16bit:ALU1_C.clock
clk => Register_16bit:ALU3_C.clock
clk => Register_1bit:WB_MUX.clock
clk => Register_2bit:CZ2.clock
WR_EN => Register_4bit:OP.Write_Enable
WR_EN => Register_3bit:RS1.Write_Enable
WR_EN => Register_3bit:RS2.Write_Enable
WR_EN => Register_3bit:RD.Write_Enable
WR_EN => Register_16bit:RF_D1.Write_Enable
WR_EN => Register_16bit:RF_D2.Write_Enable
WR_EN => Register_1bit:RF_wr.Write_Enable
WR_EN => Register_2bit:ALU_sel.Write_Enable
WR_EN => Register_1bit:Carry_sel.Write_Enable
WR_EN => Register_1bit:C_modified.Write_Enable
WR_EN => Register_1bit:Z_modified.Write_Enable
WR_EN => Register_1bit:Mem_wr.Write_Enable
WR_EN => Register_16bit:Imm.Write_Enable
WR_EN => Register_16bit:PC.Write_Enable
WR_EN => Register_2bit:D3_MUX.Write_Enable
WR_EN => Register_1bit:CPL.Write_Enable
WR_EN => Register_1bit:CN.Write_Enable
WR_EN => Register_16bit:ALU1_C.Write_Enable
WR_EN => Register_16bit:ALU3_C.Write_Enable
WR_EN => Register_1bit:WB_MUX.Write_Enable
WR_EN => Register_2bit:CZ2.Write_Enable
OP_in[0] => Register_4bit:OP.DataIn[0]
OP_in[1] => Register_4bit:OP.DataIn[1]
OP_in[2] => Register_4bit:OP.DataIn[2]
OP_in[3] => Register_4bit:OP.DataIn[3]
RS1_in[0] => Register_3bit:RS1.DataIn[0]
RS1_in[1] => Register_3bit:RS1.DataIn[1]
RS1_in[2] => Register_3bit:RS1.DataIn[2]
RS2_in[0] => Register_3bit:RS2.DataIn[0]
RS2_in[1] => Register_3bit:RS2.DataIn[1]
RS2_in[2] => Register_3bit:RS2.DataIn[2]
RD_in[0] => Register_3bit:RD.DataIn[0]
RD_in[1] => Register_3bit:RD.DataIn[1]
RD_in[2] => Register_3bit:RD.DataIn[2]
RF_D1_in[0] => Register_16bit:RF_D1.DataIn[0]
RF_D1_in[1] => Register_16bit:RF_D1.DataIn[1]
RF_D1_in[2] => Register_16bit:RF_D1.DataIn[2]
RF_D1_in[3] => Register_16bit:RF_D1.DataIn[3]
RF_D1_in[4] => Register_16bit:RF_D1.DataIn[4]
RF_D1_in[5] => Register_16bit:RF_D1.DataIn[5]
RF_D1_in[6] => Register_16bit:RF_D1.DataIn[6]
RF_D1_in[7] => Register_16bit:RF_D1.DataIn[7]
RF_D1_in[8] => Register_16bit:RF_D1.DataIn[8]
RF_D1_in[9] => Register_16bit:RF_D1.DataIn[9]
RF_D1_in[10] => Register_16bit:RF_D1.DataIn[10]
RF_D1_in[11] => Register_16bit:RF_D1.DataIn[11]
RF_D1_in[12] => Register_16bit:RF_D1.DataIn[12]
RF_D1_in[13] => Register_16bit:RF_D1.DataIn[13]
RF_D1_in[14] => Register_16bit:RF_D1.DataIn[14]
RF_D1_in[15] => Register_16bit:RF_D1.DataIn[15]
RF_D2_in[0] => Register_16bit:RF_D2.DataIn[0]
RF_D2_in[1] => Register_16bit:RF_D2.DataIn[1]
RF_D2_in[2] => Register_16bit:RF_D2.DataIn[2]
RF_D2_in[3] => Register_16bit:RF_D2.DataIn[3]
RF_D2_in[4] => Register_16bit:RF_D2.DataIn[4]
RF_D2_in[5] => Register_16bit:RF_D2.DataIn[5]
RF_D2_in[6] => Register_16bit:RF_D2.DataIn[6]
RF_D2_in[7] => Register_16bit:RF_D2.DataIn[7]
RF_D2_in[8] => Register_16bit:RF_D2.DataIn[8]
RF_D2_in[9] => Register_16bit:RF_D2.DataIn[9]
RF_D2_in[10] => Register_16bit:RF_D2.DataIn[10]
RF_D2_in[11] => Register_16bit:RF_D2.DataIn[11]
RF_D2_in[12] => Register_16bit:RF_D2.DataIn[12]
RF_D2_in[13] => Register_16bit:RF_D2.DataIn[13]
RF_D2_in[14] => Register_16bit:RF_D2.DataIn[14]
RF_D2_in[15] => Register_16bit:RF_D2.DataIn[15]
RF_wr_in => Register_1bit:RF_wr.DataIn
ALU_sel_in[0] => Register_2bit:ALU_sel.DataIn[0]
ALU_sel_in[1] => Register_2bit:ALU_sel.DataIn[1]
Carry_sel_in => Register_1bit:Carry_sel.DataIn
C_modified_in => Register_1bit:C_modified.DataIn
Z_modified_in => Register_1bit:Z_modified.DataIn
Mem_wr_in => Register_1bit:Mem_wr.DataIn
Imm_in[0] => Register_16bit:Imm.DataIn[0]
Imm_in[1] => Register_16bit:Imm.DataIn[1]
Imm_in[2] => Register_16bit:Imm.DataIn[2]
Imm_in[3] => Register_16bit:Imm.DataIn[3]
Imm_in[4] => Register_16bit:Imm.DataIn[4]
Imm_in[5] => Register_16bit:Imm.DataIn[5]
Imm_in[6] => Register_16bit:Imm.DataIn[6]
Imm_in[7] => Register_16bit:Imm.DataIn[7]
Imm_in[8] => Register_16bit:Imm.DataIn[8]
Imm_in[9] => Register_16bit:Imm.DataIn[9]
Imm_in[10] => Register_16bit:Imm.DataIn[10]
Imm_in[11] => Register_16bit:Imm.DataIn[11]
Imm_in[12] => Register_16bit:Imm.DataIn[12]
Imm_in[13] => Register_16bit:Imm.DataIn[13]
Imm_in[14] => Register_16bit:Imm.DataIn[14]
Imm_in[15] => Register_16bit:Imm.DataIn[15]
PC_in[0] => Register_16bit:PC.DataIn[0]
PC_in[1] => Register_16bit:PC.DataIn[1]
PC_in[2] => Register_16bit:PC.DataIn[2]
PC_in[3] => Register_16bit:PC.DataIn[3]
PC_in[4] => Register_16bit:PC.DataIn[4]
PC_in[5] => Register_16bit:PC.DataIn[5]
PC_in[6] => Register_16bit:PC.DataIn[6]
PC_in[7] => Register_16bit:PC.DataIn[7]
PC_in[8] => Register_16bit:PC.DataIn[8]
PC_in[9] => Register_16bit:PC.DataIn[9]
PC_in[10] => Register_16bit:PC.DataIn[10]
PC_in[11] => Register_16bit:PC.DataIn[11]
PC_in[12] => Register_16bit:PC.DataIn[12]
PC_in[13] => Register_16bit:PC.DataIn[13]
PC_in[14] => Register_16bit:PC.DataIn[14]
PC_in[15] => Register_16bit:PC.DataIn[15]
D3_MUX_in[0] => Register_2bit:D3_MUX.DataIn[0]
D3_MUX_in[1] => Register_2bit:D3_MUX.DataIn[1]
CPL_in => Register_1bit:CPL.DataIn
CN_in => Register_1bit:CN.DataIn
ALU1_C_in[0] => Register_16bit:ALU1_C.DataIn[0]
ALU1_C_in[1] => Register_16bit:ALU1_C.DataIn[1]
ALU1_C_in[2] => Register_16bit:ALU1_C.DataIn[2]
ALU1_C_in[3] => Register_16bit:ALU1_C.DataIn[3]
ALU1_C_in[4] => Register_16bit:ALU1_C.DataIn[4]
ALU1_C_in[5] => Register_16bit:ALU1_C.DataIn[5]
ALU1_C_in[6] => Register_16bit:ALU1_C.DataIn[6]
ALU1_C_in[7] => Register_16bit:ALU1_C.DataIn[7]
ALU1_C_in[8] => Register_16bit:ALU1_C.DataIn[8]
ALU1_C_in[9] => Register_16bit:ALU1_C.DataIn[9]
ALU1_C_in[10] => Register_16bit:ALU1_C.DataIn[10]
ALU1_C_in[11] => Register_16bit:ALU1_C.DataIn[11]
ALU1_C_in[12] => Register_16bit:ALU1_C.DataIn[12]
ALU1_C_in[13] => Register_16bit:ALU1_C.DataIn[13]
ALU1_C_in[14] => Register_16bit:ALU1_C.DataIn[14]
ALU1_C_in[15] => Register_16bit:ALU1_C.DataIn[15]
ALU3_C_in[0] => Register_16bit:ALU3_C.DataIn[0]
ALU3_C_in[1] => Register_16bit:ALU3_C.DataIn[1]
ALU3_C_in[2] => Register_16bit:ALU3_C.DataIn[2]
ALU3_C_in[3] => Register_16bit:ALU3_C.DataIn[3]
ALU3_C_in[4] => Register_16bit:ALU3_C.DataIn[4]
ALU3_C_in[5] => Register_16bit:ALU3_C.DataIn[5]
ALU3_C_in[6] => Register_16bit:ALU3_C.DataIn[6]
ALU3_C_in[7] => Register_16bit:ALU3_C.DataIn[7]
ALU3_C_in[8] => Register_16bit:ALU3_C.DataIn[8]
ALU3_C_in[9] => Register_16bit:ALU3_C.DataIn[9]
ALU3_C_in[10] => Register_16bit:ALU3_C.DataIn[10]
ALU3_C_in[11] => Register_16bit:ALU3_C.DataIn[11]
ALU3_C_in[12] => Register_16bit:ALU3_C.DataIn[12]
ALU3_C_in[13] => Register_16bit:ALU3_C.DataIn[13]
ALU3_C_in[14] => Register_16bit:ALU3_C.DataIn[14]
ALU3_C_in[15] => Register_16bit:ALU3_C.DataIn[15]
WB_MUX_in => Register_1bit:WB_MUX.DataIn
CZ_in[0] => Register_2bit:CZ2.DataIn[0]
CZ_in[1] => Register_2bit:CZ2.DataIn[1]
OP_out[0] <= Register_4bit:OP.DataOut[0]
OP_out[1] <= Register_4bit:OP.DataOut[1]
OP_out[2] <= Register_4bit:OP.DataOut[2]
OP_out[3] <= Register_4bit:OP.DataOut[3]
RS1_out[0] <= Register_3bit:RS1.DataOut[0]
RS1_out[1] <= Register_3bit:RS1.DataOut[1]
RS1_out[2] <= Register_3bit:RS1.DataOut[2]
RS2_out[0] <= Register_3bit:RS2.DataOut[0]
RS2_out[1] <= Register_3bit:RS2.DataOut[1]
RS2_out[2] <= Register_3bit:RS2.DataOut[2]
RD_out[0] <= Register_3bit:RD.DataOut[0]
RD_out[1] <= Register_3bit:RD.DataOut[1]
RD_out[2] <= Register_3bit:RD.DataOut[2]
RF_D1_out[0] <= Register_16bit:RF_D1.DataOut[0]
RF_D1_out[1] <= Register_16bit:RF_D1.DataOut[1]
RF_D1_out[2] <= Register_16bit:RF_D1.DataOut[2]
RF_D1_out[3] <= Register_16bit:RF_D1.DataOut[3]
RF_D1_out[4] <= Register_16bit:RF_D1.DataOut[4]
RF_D1_out[5] <= Register_16bit:RF_D1.DataOut[5]
RF_D1_out[6] <= Register_16bit:RF_D1.DataOut[6]
RF_D1_out[7] <= Register_16bit:RF_D1.DataOut[7]
RF_D1_out[8] <= Register_16bit:RF_D1.DataOut[8]
RF_D1_out[9] <= Register_16bit:RF_D1.DataOut[9]
RF_D1_out[10] <= Register_16bit:RF_D1.DataOut[10]
RF_D1_out[11] <= Register_16bit:RF_D1.DataOut[11]
RF_D1_out[12] <= Register_16bit:RF_D1.DataOut[12]
RF_D1_out[13] <= Register_16bit:RF_D1.DataOut[13]
RF_D1_out[14] <= Register_16bit:RF_D1.DataOut[14]
RF_D1_out[15] <= Register_16bit:RF_D1.DataOut[15]
RF_D2_out[0] <= Register_16bit:RF_D2.DataOut[0]
RF_D2_out[1] <= Register_16bit:RF_D2.DataOut[1]
RF_D2_out[2] <= Register_16bit:RF_D2.DataOut[2]
RF_D2_out[3] <= Register_16bit:RF_D2.DataOut[3]
RF_D2_out[4] <= Register_16bit:RF_D2.DataOut[4]
RF_D2_out[5] <= Register_16bit:RF_D2.DataOut[5]
RF_D2_out[6] <= Register_16bit:RF_D2.DataOut[6]
RF_D2_out[7] <= Register_16bit:RF_D2.DataOut[7]
RF_D2_out[8] <= Register_16bit:RF_D2.DataOut[8]
RF_D2_out[9] <= Register_16bit:RF_D2.DataOut[9]
RF_D2_out[10] <= Register_16bit:RF_D2.DataOut[10]
RF_D2_out[11] <= Register_16bit:RF_D2.DataOut[11]
RF_D2_out[12] <= Register_16bit:RF_D2.DataOut[12]
RF_D2_out[13] <= Register_16bit:RF_D2.DataOut[13]
RF_D2_out[14] <= Register_16bit:RF_D2.DataOut[14]
RF_D2_out[15] <= Register_16bit:RF_D2.DataOut[15]
RF_wr_out <= Register_1bit:RF_wr.DataOut
ALU_sel_out[0] <= Register_2bit:ALU_sel.DataOut[0]
ALU_sel_out[1] <= Register_2bit:ALU_sel.DataOut[1]
Carry_sel_out <= Register_1bit:Carry_sel.DataOut
C_modified_out <= Register_1bit:C_modified.DataOut
Z_modified_out <= Register_1bit:Z_modified.DataOut
Mem_wr_out <= Register_1bit:Mem_wr.DataOut
Imm_out[0] <= Register_16bit:Imm.DataOut[0]
Imm_out[1] <= Register_16bit:Imm.DataOut[1]
Imm_out[2] <= Register_16bit:Imm.DataOut[2]
Imm_out[3] <= Register_16bit:Imm.DataOut[3]
Imm_out[4] <= Register_16bit:Imm.DataOut[4]
Imm_out[5] <= Register_16bit:Imm.DataOut[5]
Imm_out[6] <= Register_16bit:Imm.DataOut[6]
Imm_out[7] <= Register_16bit:Imm.DataOut[7]
Imm_out[8] <= Register_16bit:Imm.DataOut[8]
Imm_out[9] <= Register_16bit:Imm.DataOut[9]
Imm_out[10] <= Register_16bit:Imm.DataOut[10]
Imm_out[11] <= Register_16bit:Imm.DataOut[11]
Imm_out[12] <= Register_16bit:Imm.DataOut[12]
Imm_out[13] <= Register_16bit:Imm.DataOut[13]
Imm_out[14] <= Register_16bit:Imm.DataOut[14]
Imm_out[15] <= Register_16bit:Imm.DataOut[15]
PC_out[0] <= Register_16bit:PC.DataOut[0]
PC_out[1] <= Register_16bit:PC.DataOut[1]
PC_out[2] <= Register_16bit:PC.DataOut[2]
PC_out[3] <= Register_16bit:PC.DataOut[3]
PC_out[4] <= Register_16bit:PC.DataOut[4]
PC_out[5] <= Register_16bit:PC.DataOut[5]
PC_out[6] <= Register_16bit:PC.DataOut[6]
PC_out[7] <= Register_16bit:PC.DataOut[7]
PC_out[8] <= Register_16bit:PC.DataOut[8]
PC_out[9] <= Register_16bit:PC.DataOut[9]
PC_out[10] <= Register_16bit:PC.DataOut[10]
PC_out[11] <= Register_16bit:PC.DataOut[11]
PC_out[12] <= Register_16bit:PC.DataOut[12]
PC_out[13] <= Register_16bit:PC.DataOut[13]
PC_out[14] <= Register_16bit:PC.DataOut[14]
PC_out[15] <= Register_16bit:PC.DataOut[15]
D3_MUX_out[0] <= Register_2bit:D3_MUX.DataOut[0]
D3_MUX_out[1] <= Register_2bit:D3_MUX.DataOut[1]
CPL_out <= Register_1bit:CPL.DataOut
CN_out <= Register_1bit:CN.DataOut
ALU1_C_out[0] <= Register_16bit:ALU1_C.DataOut[0]
ALU1_C_out[1] <= Register_16bit:ALU1_C.DataOut[1]
ALU1_C_out[2] <= Register_16bit:ALU1_C.DataOut[2]
ALU1_C_out[3] <= Register_16bit:ALU1_C.DataOut[3]
ALU1_C_out[4] <= Register_16bit:ALU1_C.DataOut[4]
ALU1_C_out[5] <= Register_16bit:ALU1_C.DataOut[5]
ALU1_C_out[6] <= Register_16bit:ALU1_C.DataOut[6]
ALU1_C_out[7] <= Register_16bit:ALU1_C.DataOut[7]
ALU1_C_out[8] <= Register_16bit:ALU1_C.DataOut[8]
ALU1_C_out[9] <= Register_16bit:ALU1_C.DataOut[9]
ALU1_C_out[10] <= Register_16bit:ALU1_C.DataOut[10]
ALU1_C_out[11] <= Register_16bit:ALU1_C.DataOut[11]
ALU1_C_out[12] <= Register_16bit:ALU1_C.DataOut[12]
ALU1_C_out[13] <= Register_16bit:ALU1_C.DataOut[13]
ALU1_C_out[14] <= Register_16bit:ALU1_C.DataOut[14]
ALU1_C_out[15] <= Register_16bit:ALU1_C.DataOut[15]
ALU3_C_out[0] <= Register_16bit:ALU3_C.DataOut[0]
ALU3_C_out[1] <= Register_16bit:ALU3_C.DataOut[1]
ALU3_C_out[2] <= Register_16bit:ALU3_C.DataOut[2]
ALU3_C_out[3] <= Register_16bit:ALU3_C.DataOut[3]
ALU3_C_out[4] <= Register_16bit:ALU3_C.DataOut[4]
ALU3_C_out[5] <= Register_16bit:ALU3_C.DataOut[5]
ALU3_C_out[6] <= Register_16bit:ALU3_C.DataOut[6]
ALU3_C_out[7] <= Register_16bit:ALU3_C.DataOut[7]
ALU3_C_out[8] <= Register_16bit:ALU3_C.DataOut[8]
ALU3_C_out[9] <= Register_16bit:ALU3_C.DataOut[9]
ALU3_C_out[10] <= Register_16bit:ALU3_C.DataOut[10]
ALU3_C_out[11] <= Register_16bit:ALU3_C.DataOut[11]
ALU3_C_out[12] <= Register_16bit:ALU3_C.DataOut[12]
ALU3_C_out[13] <= Register_16bit:ALU3_C.DataOut[13]
ALU3_C_out[14] <= Register_16bit:ALU3_C.DataOut[14]
ALU3_C_out[15] <= Register_16bit:ALU3_C.DataOut[15]
WB_MUX_out <= Register_1bit:WB_MUX.DataOut
CZ_out[0] <= Register_2bit:CZ2.DataOut[0]
CZ_out[1] <= Register_2bit:CZ2.DataOut[1]


|Datapath|EXMEM:EX_MEM_pipeline|Register_4bit:OP
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => DataOut[3]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_3bit:RS1
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_3bit:RS2
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_3bit:RD
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_16bit:RF_D1
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_16bit:RF_D2
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_1bit:RF_wr
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_2bit:ALU_sel
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_1bit:Carry_sel
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_1bit:C_modified
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_1bit:Z_modified
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_1bit:Mem_wr
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_16bit:Imm
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_16bit:PC
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_2bit:D3_MUX
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_1bit:CPL
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_1bit:CN
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_16bit:ALU1_C
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_16bit:ALU3_C
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_1bit:WB_MUX
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|EXMEM:EX_MEM_pipeline|Register_2bit:CZ2
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Memory:RAM_MEM
Mem_Add[0] => Data~9.DATAIN
Mem_Add[0] => Data.WADDR
Mem_Add[0] => Data.RADDR
Mem_Add[1] => Data~8.DATAIN
Mem_Add[1] => Data.WADDR1
Mem_Add[1] => Data.RADDR1
Mem_Add[2] => Data~7.DATAIN
Mem_Add[2] => Data.WADDR2
Mem_Add[2] => Data.RADDR2
Mem_Add[3] => Data~6.DATAIN
Mem_Add[3] => Data.WADDR3
Mem_Add[3] => Data.RADDR3
Mem_Add[4] => Data~5.DATAIN
Mem_Add[4] => Data.WADDR4
Mem_Add[4] => Data.RADDR4
Mem_Add[5] => Data~4.DATAIN
Mem_Add[5] => Data.WADDR5
Mem_Add[5] => Data.RADDR5
Mem_Add[6] => Data~3.DATAIN
Mem_Add[6] => Data.WADDR6
Mem_Add[6] => Data.RADDR6
Mem_Add[7] => Data~2.DATAIN
Mem_Add[7] => Data.WADDR7
Mem_Add[7] => Data.RADDR7
Mem_Add[8] => Data~1.DATAIN
Mem_Add[8] => Data.WADDR8
Mem_Add[8] => Data.RADDR8
Mem_Add[9] => Data~0.DATAIN
Mem_Add[9] => Data.WADDR9
Mem_Add[9] => Data.RADDR9
Mem_Add[10] => ~NO_FANOUT~
Mem_Add[11] => ~NO_FANOUT~
Mem_Add[12] => ~NO_FANOUT~
Mem_Add[13] => ~NO_FANOUT~
Mem_Add[14] => ~NO_FANOUT~
Mem_Add[15] => ~NO_FANOUT~
Mem_Data_In[0] => Data~25.DATAIN
Mem_Data_In[0] => Data.DATAIN
Mem_Data_In[1] => Data~24.DATAIN
Mem_Data_In[1] => Data.DATAIN1
Mem_Data_In[2] => Data~23.DATAIN
Mem_Data_In[2] => Data.DATAIN2
Mem_Data_In[3] => Data~22.DATAIN
Mem_Data_In[3] => Data.DATAIN3
Mem_Data_In[4] => Data~21.DATAIN
Mem_Data_In[4] => Data.DATAIN4
Mem_Data_In[5] => Data~20.DATAIN
Mem_Data_In[5] => Data.DATAIN5
Mem_Data_In[6] => Data~19.DATAIN
Mem_Data_In[6] => Data.DATAIN6
Mem_Data_In[7] => Data~18.DATAIN
Mem_Data_In[7] => Data.DATAIN7
Mem_Data_In[8] => Data~17.DATAIN
Mem_Data_In[8] => Data.DATAIN8
Mem_Data_In[9] => Data~16.DATAIN
Mem_Data_In[9] => Data.DATAIN9
Mem_Data_In[10] => Data~15.DATAIN
Mem_Data_In[10] => Data.DATAIN10
Mem_Data_In[11] => Data~14.DATAIN
Mem_Data_In[11] => Data.DATAIN11
Mem_Data_In[12] => Data~13.DATAIN
Mem_Data_In[12] => Data.DATAIN12
Mem_Data_In[13] => Data~12.DATAIN
Mem_Data_In[13] => Data.DATAIN13
Mem_Data_In[14] => Data~11.DATAIN
Mem_Data_In[14] => Data.DATAIN14
Mem_Data_In[15] => Data~10.DATAIN
Mem_Data_In[15] => Data.DATAIN15
PC_Add[0] => ~NO_FANOUT~
PC_Add[1] => ~NO_FANOUT~
PC_Add[2] => ~NO_FANOUT~
PC_Add[3] => ~NO_FANOUT~
PC_Add[4] => ~NO_FANOUT~
PC_Add[5] => ~NO_FANOUT~
PC_Add[6] => ~NO_FANOUT~
PC_Add[7] => ~NO_FANOUT~
PC_Add[8] => ~NO_FANOUT~
PC_Add[9] => ~NO_FANOUT~
PC_Add[10] => ~NO_FANOUT~
PC_Add[11] => ~NO_FANOUT~
PC_Add[12] => ~NO_FANOUT~
PC_Add[13] => ~NO_FANOUT~
PC_Add[14] => ~NO_FANOUT~
PC_Add[15] => ~NO_FANOUT~
clock => Data~26.CLK
clock => Data~0.CLK
clock => Data~1.CLK
clock => Data~2.CLK
clock => Data~3.CLK
clock => Data~4.CLK
clock => Data~5.CLK
clock => Data~6.CLK
clock => Data~7.CLK
clock => Data~8.CLK
clock => Data~9.CLK
clock => Data~10.CLK
clock => Data~11.CLK
clock => Data~12.CLK
clock => Data~13.CLK
clock => Data~14.CLK
clock => Data~15.CLK
clock => Data~16.CLK
clock => Data~17.CLK
clock => Data~18.CLK
clock => Data~19.CLK
clock => Data~20.CLK
clock => Data~21.CLK
clock => Data~22.CLK
clock => Data~23.CLK
clock => Data~24.CLK
clock => Data~25.CLK
clock => Data.CLK0
Write_Enable => Data~26.DATAIN
Write_Enable => Data.WE
Mem_Data_Out[0] <= Data.DATAOUT
Mem_Data_Out[1] <= Data.DATAOUT1
Mem_Data_Out[2] <= Data.DATAOUT2
Mem_Data_Out[3] <= Data.DATAOUT3
Mem_Data_Out[4] <= Data.DATAOUT4
Mem_Data_Out[5] <= Data.DATAOUT5
Mem_Data_Out[6] <= Data.DATAOUT6
Mem_Data_Out[7] <= Data.DATAOUT7
Mem_Data_Out[8] <= Data.DATAOUT8
Mem_Data_Out[9] <= Data.DATAOUT9
Mem_Data_Out[10] <= Data.DATAOUT10
Mem_Data_Out[11] <= Data.DATAOUT11
Mem_Data_Out[12] <= Data.DATAOUT12
Mem_Data_Out[13] <= Data.DATAOUT13
Mem_Data_Out[14] <= Data.DATAOUT14
Mem_Data_Out[15] <= Data.DATAOUT15


|Datapath|Mux16_2x1:WB_MUX_MEM1
A0[0] => F.DATAB
A0[1] => F.DATAB
A0[2] => F.DATAB
A0[3] => F.DATAB
A0[4] => F.DATAB
A0[5] => F.DATAB
A0[6] => F.DATAB
A0[7] => F.DATAB
A0[8] => F.DATAB
A0[9] => F.DATAB
A0[10] => F.DATAB
A0[11] => F.DATAB
A0[12] => F.DATAB
A0[13] => F.DATAB
A0[14] => F.DATAB
A0[15] => F.DATAB
A1[0] => F.DATAA
A1[1] => F.DATAA
A1[2] => F.DATAA
A1[3] => F.DATAA
A1[4] => F.DATAA
A1[5] => F.DATAA
A1[6] => F.DATAA
A1[7] => F.DATAA
A1[8] => F.DATAA
A1[9] => F.DATAA
A1[10] => F.DATAA
A1[11] => F.DATAA
A1[12] => F.DATAA
A1[13] => F.DATAA
A1[14] => F.DATAA
A1[15] => F.DATAA
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
sel => F.OUTPUTSELECT
F[0] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= F.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= F.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|MEMWB:MEM_WB_pipeline
clk => Register_4bit:OP.clock
clk => Register_3bit:RS1.clock
clk => Register_3bit:RS2.clock
clk => Register_3bit:RD.clock
clk => Register_1bit:RF_wr.clock
clk => Register_16bit:Data_out_WB.clock
clk => Register_16bit:Imm.clock
clk => Register_16bit:PC.clock
clk => Register_2bit:D3_MUX.clock
clk => Register_16bit:ALU3_C.clock
clk => Register_1bit:CN.clock
WR_EN => Register_4bit:OP.Write_Enable
WR_EN => Register_3bit:RS1.Write_Enable
WR_EN => Register_3bit:RS2.Write_Enable
WR_EN => Register_3bit:RD.Write_Enable
WR_EN => Register_1bit:RF_wr.Write_Enable
WR_EN => Register_16bit:Data_out_WB.Write_Enable
WR_EN => Register_16bit:Imm.Write_Enable
WR_EN => Register_16bit:PC.Write_Enable
WR_EN => Register_2bit:D3_MUX.Write_Enable
WR_EN => Register_16bit:ALU3_C.Write_Enable
WR_EN => Register_1bit:CN.Write_Enable
OP_in[0] => Register_4bit:OP.DataIn[0]
OP_in[1] => Register_4bit:OP.DataIn[1]
OP_in[2] => Register_4bit:OP.DataIn[2]
OP_in[3] => Register_4bit:OP.DataIn[3]
RS1_in[0] => Register_3bit:RS1.DataIn[0]
RS1_in[1] => Register_3bit:RS1.DataIn[1]
RS1_in[2] => Register_3bit:RS1.DataIn[2]
RS2_in[0] => Register_3bit:RS2.DataIn[0]
RS2_in[1] => Register_3bit:RS2.DataIn[1]
RS2_in[2] => Register_3bit:RS2.DataIn[2]
RD_in[0] => Register_3bit:RD.DataIn[0]
RD_in[1] => Register_3bit:RD.DataIn[1]
RD_in[2] => Register_3bit:RD.DataIn[2]
RF_wr_in => Register_1bit:RF_wr.DataIn
CN_in => Register_1bit:CN.DataIn
Data_out_WB_in[0] => Register_16bit:Data_out_WB.DataIn[0]
Data_out_WB_in[1] => Register_16bit:Data_out_WB.DataIn[1]
Data_out_WB_in[2] => Register_16bit:Data_out_WB.DataIn[2]
Data_out_WB_in[3] => Register_16bit:Data_out_WB.DataIn[3]
Data_out_WB_in[4] => Register_16bit:Data_out_WB.DataIn[4]
Data_out_WB_in[5] => Register_16bit:Data_out_WB.DataIn[5]
Data_out_WB_in[6] => Register_16bit:Data_out_WB.DataIn[6]
Data_out_WB_in[7] => Register_16bit:Data_out_WB.DataIn[7]
Data_out_WB_in[8] => Register_16bit:Data_out_WB.DataIn[8]
Data_out_WB_in[9] => Register_16bit:Data_out_WB.DataIn[9]
Data_out_WB_in[10] => Register_16bit:Data_out_WB.DataIn[10]
Data_out_WB_in[11] => Register_16bit:Data_out_WB.DataIn[11]
Data_out_WB_in[12] => Register_16bit:Data_out_WB.DataIn[12]
Data_out_WB_in[13] => Register_16bit:Data_out_WB.DataIn[13]
Data_out_WB_in[14] => Register_16bit:Data_out_WB.DataIn[14]
Data_out_WB_in[15] => Register_16bit:Data_out_WB.DataIn[15]
Imm_in[0] => Register_16bit:Imm.DataIn[0]
Imm_in[1] => Register_16bit:Imm.DataIn[1]
Imm_in[2] => Register_16bit:Imm.DataIn[2]
Imm_in[3] => Register_16bit:Imm.DataIn[3]
Imm_in[4] => Register_16bit:Imm.DataIn[4]
Imm_in[5] => Register_16bit:Imm.DataIn[5]
Imm_in[6] => Register_16bit:Imm.DataIn[6]
Imm_in[7] => Register_16bit:Imm.DataIn[7]
Imm_in[8] => Register_16bit:Imm.DataIn[8]
Imm_in[9] => Register_16bit:Imm.DataIn[9]
Imm_in[10] => Register_16bit:Imm.DataIn[10]
Imm_in[11] => Register_16bit:Imm.DataIn[11]
Imm_in[12] => Register_16bit:Imm.DataIn[12]
Imm_in[13] => Register_16bit:Imm.DataIn[13]
Imm_in[14] => Register_16bit:Imm.DataIn[14]
Imm_in[15] => Register_16bit:Imm.DataIn[15]
PC_in[0] => Register_16bit:PC.DataIn[0]
PC_in[1] => Register_16bit:PC.DataIn[1]
PC_in[2] => Register_16bit:PC.DataIn[2]
PC_in[3] => Register_16bit:PC.DataIn[3]
PC_in[4] => Register_16bit:PC.DataIn[4]
PC_in[5] => Register_16bit:PC.DataIn[5]
PC_in[6] => Register_16bit:PC.DataIn[6]
PC_in[7] => Register_16bit:PC.DataIn[7]
PC_in[8] => Register_16bit:PC.DataIn[8]
PC_in[9] => Register_16bit:PC.DataIn[9]
PC_in[10] => Register_16bit:PC.DataIn[10]
PC_in[11] => Register_16bit:PC.DataIn[11]
PC_in[12] => Register_16bit:PC.DataIn[12]
PC_in[13] => Register_16bit:PC.DataIn[13]
PC_in[14] => Register_16bit:PC.DataIn[14]
PC_in[15] => Register_16bit:PC.DataIn[15]
D3_MUX_in[0] => Register_2bit:D3_MUX.DataIn[0]
D3_MUX_in[1] => Register_2bit:D3_MUX.DataIn[1]
ALU3_C_in[0] => Register_16bit:ALU3_C.DataIn[0]
ALU3_C_in[1] => Register_16bit:ALU3_C.DataIn[1]
ALU3_C_in[2] => Register_16bit:ALU3_C.DataIn[2]
ALU3_C_in[3] => Register_16bit:ALU3_C.DataIn[3]
ALU3_C_in[4] => Register_16bit:ALU3_C.DataIn[4]
ALU3_C_in[5] => Register_16bit:ALU3_C.DataIn[5]
ALU3_C_in[6] => Register_16bit:ALU3_C.DataIn[6]
ALU3_C_in[7] => Register_16bit:ALU3_C.DataIn[7]
ALU3_C_in[8] => Register_16bit:ALU3_C.DataIn[8]
ALU3_C_in[9] => Register_16bit:ALU3_C.DataIn[9]
ALU3_C_in[10] => Register_16bit:ALU3_C.DataIn[10]
ALU3_C_in[11] => Register_16bit:ALU3_C.DataIn[11]
ALU3_C_in[12] => Register_16bit:ALU3_C.DataIn[12]
ALU3_C_in[13] => Register_16bit:ALU3_C.DataIn[13]
ALU3_C_in[14] => Register_16bit:ALU3_C.DataIn[14]
ALU3_C_in[15] => Register_16bit:ALU3_C.DataIn[15]
OP_out[0] <= Register_4bit:OP.DataOut[0]
OP_out[1] <= Register_4bit:OP.DataOut[1]
OP_out[2] <= Register_4bit:OP.DataOut[2]
OP_out[3] <= Register_4bit:OP.DataOut[3]
RS1_out[0] <= Register_3bit:RS1.DataOut[0]
RS1_out[1] <= Register_3bit:RS1.DataOut[1]
RS1_out[2] <= Register_3bit:RS1.DataOut[2]
RS2_out[0] <= Register_3bit:RS2.DataOut[0]
RS2_out[1] <= Register_3bit:RS2.DataOut[1]
RS2_out[2] <= Register_3bit:RS2.DataOut[2]
RD_out[0] <= Register_3bit:RD.DataOut[0]
RD_out[1] <= Register_3bit:RD.DataOut[1]
RD_out[2] <= Register_3bit:RD.DataOut[2]
RF_wr_out <= Register_1bit:RF_wr.DataOut
CN_out <= Register_1bit:CN.DataOut
Data_out_WB_out[0] <= Register_16bit:Data_out_WB.DataOut[0]
Data_out_WB_out[1] <= Register_16bit:Data_out_WB.DataOut[1]
Data_out_WB_out[2] <= Register_16bit:Data_out_WB.DataOut[2]
Data_out_WB_out[3] <= Register_16bit:Data_out_WB.DataOut[3]
Data_out_WB_out[4] <= Register_16bit:Data_out_WB.DataOut[4]
Data_out_WB_out[5] <= Register_16bit:Data_out_WB.DataOut[5]
Data_out_WB_out[6] <= Register_16bit:Data_out_WB.DataOut[6]
Data_out_WB_out[7] <= Register_16bit:Data_out_WB.DataOut[7]
Data_out_WB_out[8] <= Register_16bit:Data_out_WB.DataOut[8]
Data_out_WB_out[9] <= Register_16bit:Data_out_WB.DataOut[9]
Data_out_WB_out[10] <= Register_16bit:Data_out_WB.DataOut[10]
Data_out_WB_out[11] <= Register_16bit:Data_out_WB.DataOut[11]
Data_out_WB_out[12] <= Register_16bit:Data_out_WB.DataOut[12]
Data_out_WB_out[13] <= Register_16bit:Data_out_WB.DataOut[13]
Data_out_WB_out[14] <= Register_16bit:Data_out_WB.DataOut[14]
Data_out_WB_out[15] <= Register_16bit:Data_out_WB.DataOut[15]
Imm_out[0] <= Register_16bit:Imm.DataOut[0]
Imm_out[1] <= Register_16bit:Imm.DataOut[1]
Imm_out[2] <= Register_16bit:Imm.DataOut[2]
Imm_out[3] <= Register_16bit:Imm.DataOut[3]
Imm_out[4] <= Register_16bit:Imm.DataOut[4]
Imm_out[5] <= Register_16bit:Imm.DataOut[5]
Imm_out[6] <= Register_16bit:Imm.DataOut[6]
Imm_out[7] <= Register_16bit:Imm.DataOut[7]
Imm_out[8] <= Register_16bit:Imm.DataOut[8]
Imm_out[9] <= Register_16bit:Imm.DataOut[9]
Imm_out[10] <= Register_16bit:Imm.DataOut[10]
Imm_out[11] <= Register_16bit:Imm.DataOut[11]
Imm_out[12] <= Register_16bit:Imm.DataOut[12]
Imm_out[13] <= Register_16bit:Imm.DataOut[13]
Imm_out[14] <= Register_16bit:Imm.DataOut[14]
Imm_out[15] <= Register_16bit:Imm.DataOut[15]
PC_out[0] <= Register_16bit:PC.DataOut[0]
PC_out[1] <= Register_16bit:PC.DataOut[1]
PC_out[2] <= Register_16bit:PC.DataOut[2]
PC_out[3] <= Register_16bit:PC.DataOut[3]
PC_out[4] <= Register_16bit:PC.DataOut[4]
PC_out[5] <= Register_16bit:PC.DataOut[5]
PC_out[6] <= Register_16bit:PC.DataOut[6]
PC_out[7] <= Register_16bit:PC.DataOut[7]
PC_out[8] <= Register_16bit:PC.DataOut[8]
PC_out[9] <= Register_16bit:PC.DataOut[9]
PC_out[10] <= Register_16bit:PC.DataOut[10]
PC_out[11] <= Register_16bit:PC.DataOut[11]
PC_out[12] <= Register_16bit:PC.DataOut[12]
PC_out[13] <= Register_16bit:PC.DataOut[13]
PC_out[14] <= Register_16bit:PC.DataOut[14]
PC_out[15] <= Register_16bit:PC.DataOut[15]
D3_MUX_out[0] <= Register_2bit:D3_MUX.DataOut[0]
D3_MUX_out[1] <= Register_2bit:D3_MUX.DataOut[1]
ALU3_C_out[0] <= Register_16bit:ALU3_C.DataOut[0]
ALU3_C_out[1] <= Register_16bit:ALU3_C.DataOut[1]
ALU3_C_out[2] <= Register_16bit:ALU3_C.DataOut[2]
ALU3_C_out[3] <= Register_16bit:ALU3_C.DataOut[3]
ALU3_C_out[4] <= Register_16bit:ALU3_C.DataOut[4]
ALU3_C_out[5] <= Register_16bit:ALU3_C.DataOut[5]
ALU3_C_out[6] <= Register_16bit:ALU3_C.DataOut[6]
ALU3_C_out[7] <= Register_16bit:ALU3_C.DataOut[7]
ALU3_C_out[8] <= Register_16bit:ALU3_C.DataOut[8]
ALU3_C_out[9] <= Register_16bit:ALU3_C.DataOut[9]
ALU3_C_out[10] <= Register_16bit:ALU3_C.DataOut[10]
ALU3_C_out[11] <= Register_16bit:ALU3_C.DataOut[11]
ALU3_C_out[12] <= Register_16bit:ALU3_C.DataOut[12]
ALU3_C_out[13] <= Register_16bit:ALU3_C.DataOut[13]
ALU3_C_out[14] <= Register_16bit:ALU3_C.DataOut[14]
ALU3_C_out[15] <= Register_16bit:ALU3_C.DataOut[15]


|Datapath|MEMWB:MEM_WB_pipeline|Register_4bit:OP
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => DataOut[3]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= DataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|MEMWB:MEM_WB_pipeline|Register_3bit:RS1
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|MEMWB:MEM_WB_pipeline|Register_3bit:RS2
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|MEMWB:MEM_WB_pipeline|Register_3bit:RD
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => DataOut[2]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= DataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|MEMWB:MEM_WB_pipeline|Register_1bit:RF_wr
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|MEMWB:MEM_WB_pipeline|Register_16bit:Data_out_WB
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|MEMWB:MEM_WB_pipeline|Register_16bit:Imm
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|MEMWB:MEM_WB_pipeline|Register_16bit:PC
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|MEMWB:MEM_WB_pipeline|Register_2bit:D3_MUX
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
clock => DataOut[0]~reg0.CLK
clock => DataOut[1]~reg0.CLK
clock => Data[0].CLK
clock => Data[1].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
DataOut[0] <= DataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= DataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|MEMWB:MEM_WB_pipeline|Register_16bit:ALU3_C
DataIn[0] => Data[0].DATAIN
DataIn[1] => Data[1].DATAIN
DataIn[2] => Data[2].DATAIN
DataIn[3] => Data[3].DATAIN
DataIn[4] => Data[4].DATAIN
DataIn[5] => Data[5].DATAIN
DataIn[6] => Data[6].DATAIN
DataIn[7] => Data[7].DATAIN
DataIn[8] => Data[8].DATAIN
DataIn[9] => Data[9].DATAIN
DataIn[10] => Data[10].DATAIN
DataIn[11] => Data[11].DATAIN
DataIn[12] => Data[12].DATAIN
DataIn[13] => Data[13].DATAIN
DataIn[14] => Data[14].DATAIN
DataIn[15] => Data[15].DATAIN
clock => Data[0].CLK
clock => Data[1].CLK
clock => Data[2].CLK
clock => Data[3].CLK
clock => Data[4].CLK
clock => Data[5].CLK
clock => Data[6].CLK
clock => Data[7].CLK
clock => Data[8].CLK
clock => Data[9].CLK
clock => Data[10].CLK
clock => Data[11].CLK
clock => Data[12].CLK
clock => Data[13].CLK
clock => Data[14].CLK
clock => Data[15].CLK
Write_Enable => Data[0].ENA
Write_Enable => Data[1].ENA
Write_Enable => Data[2].ENA
Write_Enable => Data[3].ENA
Write_Enable => Data[4].ENA
Write_Enable => Data[5].ENA
Write_Enable => Data[6].ENA
Write_Enable => Data[7].ENA
Write_Enable => Data[8].ENA
Write_Enable => Data[9].ENA
Write_Enable => Data[10].ENA
Write_Enable => Data[11].ENA
Write_Enable => Data[12].ENA
Write_Enable => Data[13].ENA
Write_Enable => Data[14].ENA
Write_Enable => Data[15].ENA
DataOut[0] <= Data[0].DB_MAX_OUTPUT_PORT_TYPE
DataOut[1] <= Data[1].DB_MAX_OUTPUT_PORT_TYPE
DataOut[2] <= Data[2].DB_MAX_OUTPUT_PORT_TYPE
DataOut[3] <= Data[3].DB_MAX_OUTPUT_PORT_TYPE
DataOut[4] <= Data[4].DB_MAX_OUTPUT_PORT_TYPE
DataOut[5] <= Data[5].DB_MAX_OUTPUT_PORT_TYPE
DataOut[6] <= Data[6].DB_MAX_OUTPUT_PORT_TYPE
DataOut[7] <= Data[7].DB_MAX_OUTPUT_PORT_TYPE
DataOut[8] <= Data[8].DB_MAX_OUTPUT_PORT_TYPE
DataOut[9] <= Data[9].DB_MAX_OUTPUT_PORT_TYPE
DataOut[10] <= Data[10].DB_MAX_OUTPUT_PORT_TYPE
DataOut[11] <= Data[11].DB_MAX_OUTPUT_PORT_TYPE
DataOut[12] <= Data[12].DB_MAX_OUTPUT_PORT_TYPE
DataOut[13] <= Data[13].DB_MAX_OUTPUT_PORT_TYPE
DataOut[14] <= Data[14].DB_MAX_OUTPUT_PORT_TYPE
DataOut[15] <= Data[15].DB_MAX_OUTPUT_PORT_TYPE


|Datapath|MEMWB:MEM_WB_pipeline|Register_1bit:CN
DataIn => Data.DATAIN
clock => DataOut~reg0.CLK
clock => Data.CLK
Write_Enable => Data.ENA
DataOut <= DataOut~reg0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Mux16_4x1:RF_WR_MUX
A0[0] => Mux15.IN0
A0[1] => Mux14.IN0
A0[2] => Mux13.IN0
A0[3] => Mux12.IN0
A0[4] => Mux11.IN0
A0[5] => Mux10.IN0
A0[6] => Mux9.IN0
A0[7] => Mux8.IN0
A0[8] => Mux7.IN0
A0[9] => Mux6.IN0
A0[10] => Mux5.IN0
A0[11] => Mux4.IN0
A0[12] => Mux3.IN0
A0[13] => Mux2.IN0
A0[14] => Mux1.IN0
A0[15] => Mux0.IN0
A1[0] => Mux15.IN1
A1[1] => Mux14.IN1
A1[2] => Mux13.IN1
A1[3] => Mux12.IN1
A1[4] => Mux11.IN1
A1[5] => Mux10.IN1
A1[6] => Mux9.IN1
A1[7] => Mux8.IN1
A1[8] => Mux7.IN1
A1[9] => Mux6.IN1
A1[10] => Mux5.IN1
A1[11] => Mux4.IN1
A1[12] => Mux3.IN1
A1[13] => Mux2.IN1
A1[14] => Mux1.IN1
A1[15] => Mux0.IN1
A2[0] => Mux15.IN2
A2[1] => Mux14.IN2
A2[2] => Mux13.IN2
A2[3] => Mux12.IN2
A2[4] => Mux11.IN2
A2[5] => Mux10.IN2
A2[6] => Mux9.IN2
A2[7] => Mux8.IN2
A2[8] => Mux7.IN2
A2[9] => Mux6.IN2
A2[10] => Mux5.IN2
A2[11] => Mux4.IN2
A2[12] => Mux3.IN2
A2[13] => Mux2.IN2
A2[14] => Mux1.IN2
A2[15] => Mux0.IN2
A3[0] => Mux15.IN3
A3[1] => Mux14.IN3
A3[2] => Mux13.IN3
A3[3] => Mux12.IN3
A3[4] => Mux11.IN3
A3[5] => Mux10.IN3
A3[6] => Mux9.IN3
A3[7] => Mux8.IN3
A3[8] => Mux7.IN3
A3[9] => Mux6.IN3
A3[10] => Mux5.IN3
A3[11] => Mux4.IN3
A3[12] => Mux3.IN3
A3[13] => Mux2.IN3
A3[14] => Mux1.IN3
A3[15] => Mux0.IN3
sel[0] => Mux0.IN5
sel[0] => Mux1.IN5
sel[0] => Mux2.IN5
sel[0] => Mux3.IN5
sel[0] => Mux4.IN5
sel[0] => Mux5.IN5
sel[0] => Mux6.IN5
sel[0] => Mux7.IN5
sel[0] => Mux8.IN5
sel[0] => Mux9.IN5
sel[0] => Mux10.IN5
sel[0] => Mux11.IN5
sel[0] => Mux12.IN5
sel[0] => Mux13.IN5
sel[0] => Mux14.IN5
sel[0] => Mux15.IN5
sel[1] => Mux0.IN4
sel[1] => Mux1.IN4
sel[1] => Mux2.IN4
sel[1] => Mux3.IN4
sel[1] => Mux4.IN4
sel[1] => Mux5.IN4
sel[1] => Mux6.IN4
sel[1] => Mux7.IN4
sel[1] => Mux8.IN4
sel[1] => Mux9.IN4
sel[1] => Mux10.IN4
sel[1] => Mux11.IN4
sel[1] => Mux12.IN4
sel[1] => Mux13.IN4
sel[1] => Mux14.IN4
sel[1] => Mux15.IN4
F[0] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
F[1] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
F[2] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
F[3] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
F[4] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
F[5] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
F[6] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
F[7] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
F[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
F[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
F[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
F[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
F[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
F[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
F[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
F[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Forwarding_Unit:MovingFWD
RegC_EX[0] => Equal0.IN2
RegC_EX[0] => Equal3.IN2
RegC_EX[1] => Equal0.IN1
RegC_EX[1] => Equal3.IN1
RegC_EX[2] => Equal0.IN0
RegC_EX[2] => Equal3.IN0
RegC_Mem[0] => Equal1.IN2
RegC_Mem[0] => Equal4.IN2
RegC_Mem[1] => Equal1.IN1
RegC_Mem[1] => Equal4.IN1
RegC_Mem[2] => Equal1.IN0
RegC_Mem[2] => Equal4.IN0
RegC_WB[0] => Equal2.IN2
RegC_WB[0] => Equal5.IN2
RegC_WB[1] => Equal2.IN1
RegC_WB[1] => Equal5.IN1
RegC_WB[2] => Equal2.IN0
RegC_WB[2] => Equal5.IN0
RegA_RR[0] => Equal0.IN5
RegA_RR[0] => Equal1.IN5
RegA_RR[0] => Equal2.IN5
RegA_RR[1] => Equal0.IN4
RegA_RR[1] => Equal1.IN4
RegA_RR[1] => Equal2.IN4
RegA_RR[2] => Equal0.IN3
RegA_RR[2] => Equal1.IN3
RegA_RR[2] => Equal2.IN3
RegB_RR[0] => Equal3.IN5
RegB_RR[0] => Equal4.IN5
RegB_RR[0] => Equal5.IN5
RegB_RR[1] => Equal3.IN4
RegB_RR[1] => Equal4.IN4
RegB_RR[1] => Equal5.IN4
RegB_RR[2] => Equal3.IN3
RegB_RR[2] => Equal4.IN3
RegB_RR[2] => Equal5.IN3
RF_WR_EX => forwarding.IN1
RF_WR_EX => forwarding.IN1
RF_WR_Mem => forwarding.IN1
RF_WR_Mem => forwarding.IN1
RF_WR_WB => forwarding.IN1
RF_WR_WB => forwarding.IN1
MuxA[0] <= MuxA.DB_MAX_OUTPUT_PORT_TYPE
MuxA[1] <= MuxA.DB_MAX_OUTPUT_PORT_TYPE
MuxB[0] <= MuxB.DB_MAX_OUTPUT_PORT_TYPE
MuxB[1] <= MuxB.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Haz_JLR:JLR
Instruc_OPCode_RR[0] => Equal0.IN3
Instruc_OPCode_RR[1] => Equal0.IN0
Instruc_OPCode_RR[2] => Equal0.IN2
Instruc_OPCode_RR[3] => Equal0.IN1
H_JLR <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Haz_JAL:Jal
Instruc_OPCode_ID[0] => Equal0.IN1
Instruc_OPCode_ID[1] => Equal0.IN0
Instruc_OPCode_ID[2] => Equal0.IN3
Instruc_OPCode_ID[3] => Equal0.IN2
H_Jal <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Haz_BEX:BEX
Instruc_OPCode_EX[0] => Equal0.IN3
Instruc_OPCode_EX[0] => Equal1.IN2
Instruc_OPCode_EX[0] => Equal2.IN1
Instruc_OPCode_EX[0] => Equal3.IN3
Instruc_OPCode_EX[1] => Equal0.IN2
Instruc_OPCode_EX[1] => Equal1.IN1
Instruc_OPCode_EX[1] => Equal2.IN3
Instruc_OPCode_EX[1] => Equal3.IN1
Instruc_OPCode_EX[2] => Equal0.IN1
Instruc_OPCode_EX[2] => Equal1.IN0
Instruc_OPCode_EX[2] => Equal2.IN0
Instruc_OPCode_EX[2] => Equal3.IN0
Instruc_OPCode_EX[3] => Equal0.IN0
Instruc_OPCode_EX[3] => Equal1.IN3
Instruc_OPCode_EX[3] => Equal2.IN2
Instruc_OPCode_EX[3] => Equal3.IN2
ZFlag => process_0.IN1
ZFlag => process_0.IN1
CFlag => process_0.IN1
CFlag => process_0.IN1
H_BEX <= H_BEX.DB_MAX_OUTPUT_PORT_TYPE
HType[0] <= HType.DB_MAX_OUTPUT_PORT_TYPE
HType[1] <= HType.DB_MAX_OUTPUT_PORT_TYPE


|Datapath|Haz_PC_controller:Branch_Pred
PC_IF[0] => PC_naya.DATAA
PC_IF[1] => PC_naya.DATAA
PC_IF[2] => PC_naya.DATAA
PC_IF[3] => PC_naya.DATAA
PC_IF[4] => PC_naya.DATAA
PC_IF[5] => PC_naya.DATAA
PC_IF[6] => PC_naya.DATAA
PC_IF[7] => PC_naya.DATAA
PC_IF[8] => PC_naya.DATAA
PC_IF[9] => PC_naya.DATAA
PC_IF[10] => PC_naya.DATAA
PC_IF[11] => PC_naya.DATAA
PC_IF[12] => PC_naya.DATAA
PC_IF[13] => PC_naya.DATAA
PC_IF[14] => PC_naya.DATAA
PC_IF[15] => PC_naya.DATAA
PC_ID[0] => PC_naya.DATAB
PC_ID[1] => PC_naya.DATAB
PC_ID[2] => PC_naya.DATAB
PC_ID[3] => PC_naya.DATAB
PC_ID[4] => PC_naya.DATAB
PC_ID[5] => PC_naya.DATAB
PC_ID[6] => PC_naya.DATAB
PC_ID[7] => PC_naya.DATAB
PC_ID[8] => PC_naya.DATAB
PC_ID[9] => PC_naya.DATAB
PC_ID[10] => PC_naya.DATAB
PC_ID[11] => PC_naya.DATAB
PC_ID[12] => PC_naya.DATAB
PC_ID[13] => PC_naya.DATAB
PC_ID[14] => PC_naya.DATAB
PC_ID[15] => PC_naya.DATAB
PC_RR[0] => PC_naya.DATAB
PC_RR[1] => PC_naya.DATAB
PC_RR[2] => PC_naya.DATAB
PC_RR[3] => PC_naya.DATAB
PC_RR[4] => PC_naya.DATAB
PC_RR[5] => PC_naya.DATAB
PC_RR[6] => PC_naya.DATAB
PC_RR[7] => PC_naya.DATAB
PC_RR[8] => PC_naya.DATAB
PC_RR[9] => PC_naya.DATAB
PC_RR[10] => PC_naya.DATAB
PC_RR[11] => PC_naya.DATAB
PC_RR[12] => PC_naya.DATAB
PC_RR[13] => PC_naya.DATAB
PC_RR[14] => PC_naya.DATAB
PC_RR[15] => PC_naya.DATAB
PC_EX[0] => PC_naya.DATAB
PC_EX[1] => PC_naya.DATAB
PC_EX[2] => PC_naya.DATAB
PC_EX[3] => PC_naya.DATAB
PC_EX[4] => PC_naya.DATAB
PC_EX[5] => PC_naya.DATAB
PC_EX[6] => PC_naya.DATAB
PC_EX[7] => PC_naya.DATAB
PC_EX[8] => PC_naya.DATAB
PC_EX[9] => PC_naya.DATAB
PC_EX[10] => PC_naya.DATAB
PC_EX[11] => PC_naya.DATAB
PC_EX[12] => PC_naya.DATAB
PC_EX[13] => PC_naya.DATAB
PC_EX[14] => PC_naya.DATAB
PC_EX[15] => PC_naya.DATAB
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => PC_naya.OUTPUTSELECT
H_JLR => f_ifid.OUTPUTSELECT
H_JLR => f_idrr.DATAA
H_JLR => w_PC.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => PC_naya.OUTPUTSELECT
H_JAL => f_ifid.DATAA
H_JAL => w_PC.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => PC_naya.OUTPUTSELECT
H_BEX => f_ifid.OUTPUTSELECT
H_BEX => f_idrr.OUTPUTSELECT
H_BEX => w_PC.OUTPUTSELECT
H_BEX => w_ifid.OUTPUTSELECT
H_BEX => RR_EX_flush.DATAIN
LMSM_Haz => w_PC.DATAA
PC_New[0] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[1] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[2] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[3] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[4] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[5] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[6] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[7] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[8] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[9] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[10] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[11] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[12] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[13] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[14] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_New[15] <= PC_naya.DB_MAX_OUTPUT_PORT_TYPE
PC_WR <= w_PC.DB_MAX_OUTPUT_PORT_TYPE
IF_ID_flush <= f_ifid.DB_MAX_OUTPUT_PORT_TYPE
ID_RR_flush <= f_idrr.DB_MAX_OUTPUT_PORT_TYPE
RR_EX_flush <= H_BEX.DB_MAX_OUTPUT_PORT_TYPE
IF_ID_WR <= w_ifid.DB_MAX_OUTPUT_PORT_TYPE
ID_RR_WR <= <VCC>
RR_EX_WR <= <VCC>
EX_MEM_WR <= <VCC>
MEM_WB_WR <= <VCC>


