INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/Asynchronous transmitter/clkenb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clkenb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module receiver
INFO: [VRFC 10-2458] undeclared symbol BaudRate2, assumed default net type wire [C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sources_1/new/receiver.sv:43]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.srcs/sim_1/new/ReceiverTest.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ReceiverTest
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/dilsizk/Desktop/ECE 491 labs/Lab04/project_4/project_4.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
