From 6001f48b5285d8f4c3430dfc2cae8aff79a490a8 Mon Sep 17 00:00:00 2001
From: Joy Cho <joy.cho@hardkernel.com>
Date: Mon, 23 May 2016 16:19:25 +0900
Subject: [PATCH] ODROID-C2: HDMI PHY: Add resolution 2560x1440 / 2560x1600 /
 2560x1080

Change-Id: I14b79c9801ef0ee388b37266bb53a1a1d38660a8
---
 drivers/amlogic/clk/gxbb_hdmi_clk.c                | 49 ++++++++++++
 drivers/amlogic/display/vout/tv_vout.h             | 39 +++++++++
 drivers/amlogic/display/vout/tvregs.h              | 12 +++
 drivers/amlogic/hdmi/hdmi_common/hdmi_parameters.c | 93 ++++++++++++++++++++++
 drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_edid.c     |  3 +
 drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_main.c     |  3 +
 drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_video.c    | 33 ++++++++
 drivers/amlogic/hdmi/hdmi_tx_20/hw/enc_cfg_hw.c    | 81 +++++++++++++++++++
 drivers/amlogic/hdmi/hdmi_tx_20/hw/hdmi_tx_hw.c    | 51 ++++++++++++
 include/linux/amlogic/hdmi_tx/hdmi_common.h        |  3 +
 include/linux/amlogic/vout/vinfo.h                 |  6 ++
 11 files changed, 373 insertions(+)

diff --git a/drivers/amlogic/clk/gxbb_hdmi_clk.c b/drivers/amlogic/clk/gxbb_hdmi_clk.c
index 3ff2d49..c6b6eb2 100644
--- a/drivers/amlogic/clk/gxbb_hdmi_clk.c
+++ b/drivers/amlogic/clk/gxbb_hdmi_clk.c
@@ -123,7 +123,10 @@ static struct amlogic_pll_rate_table hpll_phy_tbl[] = {
 	HPLL_FVCO_RATE(5940000, 0x7b, 0x1, 0, 0),
 	HPLL_FVCO_RATE(3450000, 0x47, 0x1, 0, 0),
 	HPLL_FVCO_RATE(2970000, 0x3d, 0x1, 0, 0),
+	HPLL_FVCO_RATE(2415000, 0x64, 0x1, 1, 0),
+	HPLL_FVCO_RATE(2685000, 0x6f, 0x1, 1, 0),
 	HPLL_FVCO_RATE(1936200, 0x50, 0x1, 1, 0),
+	HPLL_FVCO_RATE(1855800, 0x4d, 0x1, 1, 0),
 	HPLL_FVCO_RATE(1485000, 0x3d, 0x1, 1, 0),
 	HPLL_FVCO_RATE(1463600, 0x79, 0x1, 1, 1),
 	HPLL_FVCO_RATE(1081700, 0x5a, 0x1, 1, 1),
@@ -145,8 +148,11 @@ static struct vid_clk_table vid_clk_tbl[] = {
 	VID_CLK(594000, 2970000, 0, 1, DIV_5, 0),
 	VID_CLK(345000, 3450000, 0, 1, DIV_5, 1),
 	VID_CLK(297000, 2970000, 0, 1, DIV_5, 1),
+	VID_CLK(241500, 2415000, 0, 1, DIV_5, 1),
+	VID_CLK(268500, 2685000, 0, 1, DIV_5, 1),
 	VID_CLK(148500, 1485000, 0, 1, DIV_5, 1),
 	VID_CLK(193620, 1936200, 0, 1, DIV_5, 1),
+	VID_CLK(185580, 1855800, 0, 1, DIV_5, 1),
 	VID_CLK(146360, 1463600, 0, 1, DIV_5, 1),
 	VID_CLK(108000, 1080000, 0, 1, DIV_5, 1),
 	VID_CLK(106700, 1067000, 0, 1, DIV_5, 1),
@@ -452,6 +458,43 @@ static int	hpll_clk_set(struct clk_hw *hw, unsigned long drate,
 		pr_info("hpll reg: 0x%x\n",
 			readl(hiu_base + HHI_HDMI_PLL_CNTL));
 		break;
+	case 2415000:
+		writel(0x58000264, hiu_base + HHI_HDMI_PLL_CNTL);
+		writel(0x00000000, hiu_base + HHI_HDMI_PLL_CNTL2);
+		writel(0x0d5c5091, hiu_base + HHI_HDMI_PLL_CNTL3);
+		writel(0x801da72c, hiu_base + HHI_HDMI_PLL_CNTL4);
+		writel(0x71486980, hiu_base + HHI_HDMI_PLL_CNTL5);
+		writel(0x00000e55, hiu_base + HHI_HDMI_PLL_CNTL6);
+		set_pll(rate_tbl);
+		pr_info("hpll reg: 0x%x\n",
+			readl(hiu_base + HHI_HDMI_PLL_CNTL));
+		hdmi_update_bits(HHI_HDMI_PLL_CNTL2, 0xffff, 0x4e00);
+		break;
+	case 2685000:
+		writel(0x5800026f, hiu_base + HHI_HDMI_PLL_CNTL);
+		writel(0x00000000, hiu_base + HHI_HDMI_PLL_CNTL2);
+		writel(0x0d5c5091, hiu_base + HHI_HDMI_PLL_CNTL3);
+		writel(0x801da72c, hiu_base + HHI_HDMI_PLL_CNTL4);
+		writel(0x71486980, hiu_base + HHI_HDMI_PLL_CNTL5);
+		writel(0x00000e55, hiu_base + HHI_HDMI_PLL_CNTL6);
+		set_pll(rate_tbl);
+		pr_info("hpll reg: 0x%x\n",
+			readl(hiu_base + HHI_HDMI_PLL_CNTL));
+		hdmi_update_bits(HHI_HDMI_PLL_CNTL2, 0xffff, 0x4e00);
+		break;
+	case 1855800:
+		writel(0x5800024d, hiu_base + HHI_HDMI_PLL_CNTL);
+		writel(0x00000000, hiu_base + HHI_HDMI_PLL_CNTL2);
+		writel(0x0d5c5091, hiu_base + HHI_HDMI_PLL_CNTL3);
+		writel(0x801da72c, hiu_base + HHI_HDMI_PLL_CNTL4);
+		writel(0x71486980, hiu_base + HHI_HDMI_PLL_CNTL5);
+		writel(0x00000e55, hiu_base + HHI_HDMI_PLL_CNTL6);
+		set_pll(rate_tbl);
+		pr_info("hpll reg: 0x%x\n",
+			readl(hiu_base + HHI_HDMI_PLL_CNTL));
+		hdmi_update_bits(HHI_HDMI_PLL_CNTL2, 0xffff, 0x4e00);
+		break;
+
 	default:
 		pr_info("wrong drate %ld\n", drate);
 		break;
@@ -717,8 +760,11 @@ struct hdmi_clock {
 static struct cts_encx_table cts_encp_tbl[] = {
 	CTS_XXX_TBL(594000, 594000, 1, 1),
 	CTS_XXX_TBL(297000, 297000, 1, 1),
+	CTS_XXX_TBL(241500, 241500, 1, 1),
+	CTS_XXX_TBL(268500, 268500, 1, 1),
 	CTS_XXX_TBL(148500, 148500, 1, 1),
 	CTS_XXX_TBL(193620, 193620, 1, 1),
+	CTS_XXX_TBL(185580, 185580, 1, 1),
 	CTS_XXX_TBL(146360, 146360, 1, 1),
 	CTS_XXX_TBL(108000, 108000, 1, 1),
 	CTS_XXX_TBL(106700, 106700, 1, 1),
@@ -744,8 +790,11 @@ static struct cts_encx_table cts_pixel_tbl[] = {
 	CTS_XXX_TBL(594000, 594000, 1, 1),
 	CTS_XXX_TBL(297000, 594000, 1, 2),
 	CTS_XXX_TBL(297000, 297000, 1, 1),
+	CTS_XXX_TBL(241500, 241500, 1, 1),
+	CTS_XXX_TBL(268500, 268500, 1, 1),
 	CTS_XXX_TBL(148500, 148500, 1, 1),
 	CTS_XXX_TBL(193620, 193620, 1, 1),
+	CTS_XXX_TBL(185580, 185580, 1, 1),
 	CTS_XXX_TBL(146360, 146360, 1, 1),
 	CTS_XXX_TBL(108000, 108000, 1, 1),
 	CTS_XXX_TBL(106700, 106700, 1, 1),
diff --git a/drivers/amlogic/display/vout/tv_vout.h b/drivers/amlogic/display/vout/tv_vout.h
index c947fb7..b301cca 100644
--- a/drivers/amlogic/display/vout/tv_vout.h
+++ b/drivers/amlogic/display/vout/tv_vout.h
@@ -121,6 +121,9 @@ static struct vmode_tvmode_tab_s mode_tab[] = {
 	{TVMODE_1600x900p60hz, VMODE_1600x900p60hz},
 	{TVMODE_1680x1050p60hz, VMODE_1680x1050p60hz},
 	{TVMODE_1920x1200p60hz, VMODE_1920x1200p60hz},
+	{TVMODE_2560x1440p60hz, VMODE_2560x1440p60hz},
+	{TVMODE_2560x1600p60hz, VMODE_2560x1600p60hz},
+	{TVMODE_2560x1080p60hz, VMODE_2560x1080p60hz},
 };
 
 #ifdef CONFIG_AML_VOUT_FRAMERATE_AUTOMATION
@@ -1079,6 +1082,42 @@ static struct vinfo_s tv_info[] = {
 		.sync_duration_den = 1,
 		.video_clk         = 193250000,
 	},
+	{
+		.name              = "2560x1440p60hz",
+		.mode              = TVMODE_2560x1440p60hz,
+		.width             = 2560,
+		.height            = 1440,
+		.field_height      = 1440,
+		.aspect_ratio_num  = 16,
+		.aspect_ratio_den  = 9,
+		.sync_duration_num = 60,
+		.sync_duration_den = 1,
+		.video_clk         = 241500000,
+	},
+	{
+		.name              = "2560x1600p60hz",
+		.mode              = TVMODE_2560x1600p60hz,
+		.width             = 2560,
+		.height            = 1600,
+		.field_height      = 1600,
+		.aspect_ratio_num  = 8,
+		.aspect_ratio_den  = 5,
+		.sync_duration_num = 60,
+		.sync_duration_den = 1,
+		.video_clk         = 268500000,
+	},
+	{
+		.name              = "2560x1080p60hz",
+		.mode              = TVMODE_2560x1080p60hz,
+		.width             = 2560,
+		.height            = 1080,
+		.field_height      = 1080,
+		.aspect_ratio_num  = 128,
+		.aspect_ratio_den  = 59,
+		.sync_duration_num = 60,
+		.sync_duration_den = 1,
+		.video_clk         = 185580000,
+	},
 	{ /* VMODE_vga */
 		.name              = "vga",
 		.mode              = VMODE_VGA,
diff --git a/drivers/amlogic/display/vout/tvregs.h b/drivers/amlogic/display/vout/tvregs.h
index 47b25a0..dad0553 100644
--- a/drivers/amlogic/display/vout/tvregs.h
+++ b/drivers/amlogic/display/vout/tvregs.h
@@ -438,6 +438,18 @@ static const struct reg_s tvregs_vesa_1680x1050p_enc[] = {
 static const struct reg_s tvregs_vesa_1920x1200p_enc[] = {
 };
 
+static const struct reg_s tvregs_vesa_2560x1440_enc[] = {
+	{MREG_END_MARKER,            0      }
+};
+
+static const struct reg_s tvregs_vesa_2560x1600_enc[] = {
+	{MREG_END_MARKER,            0      }
+};
+
+static const struct reg_s tvregs_vesa_2560x1080_enc[] = {
+	{MREG_END_MARKER,            0      }
+};
+
 /* Using tvmode as index */
 static struct tvregs_set_t tvregsTab[] = {
 	{TVMODE_480I, tvregs_480i_clk, tvregs_480i_enc},
diff --git a/drivers/amlogic/hdmi/hdmi_common/hdmi_parameters.c b/drivers/amlogic/hdmi/hdmi_common/hdmi_parameters.c
index 82c2c49..a7eeece 100644
--- a/drivers/amlogic/hdmi/hdmi_common/hdmi_parameters.c
+++ b/drivers/amlogic/hdmi/hdmi_common/hdmi_parameters.c
@@ -1101,6 +1101,96 @@ static struct hdmi_format_para fmt_para_vesa_1920x1200p60_8x5 = {
 	},
 };
 
+static struct hdmi_format_para fmt_para_vesa_2560x1440p60_16x9 = {
+	.vic = HDMIV_2560x1440p60hz,
+	.name = "2560x1440p60hz",
+	.pixel_repetition_factor = 0,
+	.progress_mode = 1,
+	.scrambler_en = 0,
+	.tmds_clk_div40 = 0,
+	.tmds_clk = 241500,
+	.timing = {
+		.pixel_freq = 241500,
+		.h_freq = 88800,
+		.v_freq = 60000,
+		.vsync_polarity = 1,
+		.hsync_polarity = 1,
+		.h_active = 2560,
+		.h_total = 2720,
+		.h_blank = 160,
+		.h_front = 48,
+		.h_sync = 32,
+		.h_back = 80,
+		.v_active = 1440,
+		.v_total = 1481,
+		.v_blank = 41,
+		.v_front = 2,
+		.v_sync = 5,
+		.v_back = 34,
+		.v_sync_ln = 1,
+	},
+};
+
+static struct hdmi_format_para fmt_para_vesa_2560x1600p60_8x5 = {
+	.vic = HDMIV_2560x1600p60hz,
+	.name = "2560x1600p60hz",
+	.pixel_repetition_factor = 0,
+	.progress_mode = 1,
+	.scrambler_en = 0,
+	.tmds_clk_div40 = 0,
+	.tmds_clk = 268500,
+	.timing = {
+		.pixel_freq = 268500,
+		.h_freq = 98700,
+		.v_freq = 60000,
+		.vsync_polarity = 0, /* -VSync */
+		.hsync_polarity = 1, /* +HSync */
+		.h_active = 2560,
+		.h_total = 2720,
+		.h_blank = 160,
+		.h_front = 48,
+		.h_sync = 32,
+		.h_back = 80,
+		.v_active = 1600,
+		.v_total = 1646,
+		.v_blank = 46,
+		.v_front = 3,
+		.v_sync = 6,
+		.v_back = 38,
+		.v_sync_ln = 1,
+	},
+};
+
+static struct hdmi_format_para fmt_para_vesa_2560x1080p60_128x59 = {
+	.vic = HDMIV_2560x1080p60hz,
+	.name = "2560x1080p60hz",
+	.pixel_repetition_factor = 0,
+	.progress_mode = 1,
+	.scrambler_en = 0,
+	.tmds_clk_div40 = 0,
+	.tmds_clk = 185580,
+	.timing = {
+		.pixel_freq = 185580,
+		.h_freq = 66659,
+		.v_freq = 60000,
+		.vsync_polarity = 0, /* -VSync */
+		.hsync_polarity = 1, /* +HSync */
+		.h_active = 2560,
+		.h_total = 2784,
+		.h_blank = 224,
+		.h_front = 64,
+		.h_sync = 64,
+		.h_back = 96,
+		.v_active = 1080,
+		.v_total = 1111,
+		.v_blank = 31,
+		.v_front = 3,
+		.v_sync = 10,
+		.v_back = 18,
+		.v_sync_ln = 1,
+	},
+};
+
 static struct hdmi_format_para *all_fmt_paras[] = {
 	&fmt_para_3840x2160p60_16x9,
 	&fmt_para_3840x2160p50_16x9,
@@ -1138,6 +1228,9 @@ static struct hdmi_format_para *all_fmt_paras[] = {
 	&fmt_para_vesa_1600x900p60_16x9,
 	&fmt_para_vesa_1680x1050p60_8x5,
 	&fmt_para_vesa_1920x1200p60_8x5,
+	&fmt_para_vesa_2560x1440p60_16x9,
+	&fmt_para_vesa_2560x1600p60_8x5,
+	&fmt_para_vesa_2560x1080p60_128x59,
 	NULL,
 };
 
diff --git a/drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_edid.c b/drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_edid.c
index 4c8bb70..2a85811 100644
--- a/drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_edid.c
+++ b/drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_edid.c
@@ -1627,6 +1627,9 @@ hdmitx: video: get current mode: 1280x1024
 	{"1600x900p60hz", HDMIV_1600x900p60hz},
 	{"1680x1050p60hz", HDMIV_1680x1050p60hz},
 	{"1920x1200p60hz", HDMIV_1920x1200p60hz},
+	{"2560x1440p60hz", HDMIV_2560x1440p60hz},
+	{"2560x1600p60hz", HDMIV_2560x1600p60hz},
+	{"2560x1080p60hz", HDMIV_2560x1080p60hz},
 };
 
 int hdmitx_edid_VIC_support(enum hdmi_vic vic)
diff --git a/drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_main.c b/drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_main.c
index bf98c49..74d4502 100644
--- a/drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_main.c
+++ b/drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_main.c
@@ -981,6 +981,9 @@ const char *disp_mode_t[] = {
 	"1600x900p60hz",
 	"1680x1050p60hz",
 	"1920x1200p60hz",
+	"2560x1440p60hz",
+	"2560x1600p60hz",
+	"2560x1080p60hz",
 	NULL
 };
 
diff --git a/drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_video.c b/drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_video.c
index 0db7262..df626f7 100644
--- a/drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_video.c
+++ b/drivers/amlogic/hdmi/hdmi_tx_20/hdmi_tx_video.c
@@ -575,6 +575,39 @@ static struct hdmitx_vidpara hdmi_tx_video_params[] = {
 		.ss		= SS_SCAN_UNDER,
 		.sc		= SC_SCALE_HORIZ_VERT,
 	},
+	{
+		.VIC		= HDMIV_2560x1440p60hz,
+		.color_prefer   = COLOR_SPACE_RGB444,
+		.color_depth	= hdmi_color_depth_24B,
+		.bar_info	= B_BAR_VERT_HORIZ,
+		.repeat_time	= NO_REPEAT,
+		.aspect_ratio   = TV_ASPECT_RATIO_16_9,
+		.cc		= CC_ITU709,
+		.ss		= SS_SCAN_UNDER,
+		.sc		= SC_SCALE_HORIZ_VERT,
+	},
+	{
+		.VIC		= HDMIV_2560x1600p60hz,
+		.color_prefer   = COLOR_SPACE_RGB444,
+		.color_depth	= hdmi_color_depth_24B,
+		.bar_info	= B_BAR_VERT_HORIZ,
+		.repeat_time	= NO_REPEAT,
+		.aspect_ratio   = TV_ASPECT_RATIO_16_9,
+		.cc		= CC_ITU709,
+		.ss		= SS_SCAN_UNDER,
+		.sc		= SC_SCALE_HORIZ_VERT,
+	},
+	{
+		.VIC		= HDMIV_2560x1080p60hz,
+		.color_prefer   = COLOR_SPACE_RGB444,
+		.color_depth	= hdmi_color_depth_24B,
+		.bar_info	= B_BAR_VERT_HORIZ,
+		.repeat_time	= NO_REPEAT,
+		.aspect_ratio   = TV_ASPECT_RATIO_16_9,
+		.cc		= CC_ITU709,
+		.ss		= SS_SCAN_UNDER,
+		.sc		= SC_SCALE_HORIZ_VERT,
+	},
 };
 
 static struct hdmitx_vidpara *hdmi_get_video_param(
diff --git a/drivers/amlogic/hdmi/hdmi_tx_20/hw/enc_cfg_hw.c b/drivers/amlogic/hdmi/hdmi_tx_20/hw/enc_cfg_hw.c
index 08a9642..375896d 100644
--- a/drivers/amlogic/hdmi/hdmi_tx_20/hw/enc_cfg_hw.c
+++ b/drivers/amlogic/hdmi/hdmi_tx_20/hw/enc_cfg_hw.c
@@ -905,6 +905,84 @@ static const struct reg_s tvregs_vesa_1920x1200p60hz[] = {
 	{MREG_END_MARKER, 0}
 };
 
+static const struct reg_s tvregs_2560x1440p60hz[] = {
+	{P_VENC_VDAC_SETTING, 0xff,},
+	{P_ENCP_VIDEO_EN, 0,},
+	{P_ENCI_VIDEO_EN, 0,},
+
+	{P_ENCP_VIDEO_MODE, 0x4040,},
+	{P_ENCP_VIDEO_MODE_ADV, 0x18,},
+
+	{P_ENCP_VIDEO_MAX_PXCNT, 2719,},
+	{P_ENCP_VIDEO_MAX_LNCNT, 1480,},
+	{P_ENCP_VIDEO_HAVON_BEGIN, 80,},
+	{P_ENCP_VIDEO_HAVON_END, 2639,},
+	{P_ENCP_VIDEO_VAVON_BLINE, 34,},
+	{P_ENCP_VIDEO_VAVON_ELINE, 1473,},
+	{P_ENCP_VIDEO_HSO_BEGIN, 0,},
+	{P_ENCP_VIDEO_HSO_END, 32,},
+	{P_ENCP_VIDEO_VSO_BEGIN, 0x1E,},
+	{P_ENCP_VIDEO_VSO_END, 0x32,},
+	{P_ENCP_VIDEO_VSO_BLINE, 0x0,},
+	{P_ENCP_VIDEO_VSO_ELINE, 0x5,},
+
+	{P_ENCP_VIDEO_EN, 1,},
+	{P_ENCI_VIDEO_EN, 0,},
+	{MREG_END_MARKER, 0},
+};
+
+static const struct reg_s tvregs_2560x1600p60hz[] = {
+	{P_VENC_VDAC_SETTING, 0xff,},
+	{P_ENCP_VIDEO_EN, 0,},
+	{P_ENCI_VIDEO_EN, 0,},
+
+	{P_ENCP_VIDEO_MODE, 0x4040,},
+	{P_ENCP_VIDEO_MODE_ADV, 0x18,},
+
+	{P_ENCP_VIDEO_MAX_PXCNT, 2719,},
+	{P_ENCP_VIDEO_MAX_LNCNT, 1645,},
+	{P_ENCP_VIDEO_HAVON_BEGIN, 80,},
+	{P_ENCP_VIDEO_HAVON_END, 2639,},
+	{P_ENCP_VIDEO_VAVON_BLINE, 38,},
+	{P_ENCP_VIDEO_VAVON_ELINE, 1637,},
+	{P_ENCP_VIDEO_HSO_BEGIN, 0,},
+	{P_ENCP_VIDEO_HSO_END, 32,},
+	{P_ENCP_VIDEO_VSO_BEGIN, 0x1E,},
+	{P_ENCP_VIDEO_VSO_END, 0x32,},
+	{P_ENCP_VIDEO_VSO_BLINE, 0x0,},
+	{P_ENCP_VIDEO_VSO_ELINE, 0x6,},
+
+	{P_ENCP_VIDEO_EN, 1,},
+	{P_ENCI_VIDEO_EN, 0,},
+	{MREG_END_MARKER, 0},
+};
+
+static const struct reg_s tvregs_2560x1080p60hz[] = {
+	{P_VENC_VDAC_SETTING, 0xff,},
+	{P_ENCP_VIDEO_EN, 0,},
+	{P_ENCI_VIDEO_EN, 0,},
+
+	{P_ENCP_VIDEO_MODE, 0x4040,},
+	{P_ENCP_VIDEO_MODE_ADV, 0x18,},
+
+	{P_ENCP_VIDEO_MAX_PXCNT, 2783,},
+	{P_ENCP_VIDEO_MAX_LNCNT, 1110,},
+	{P_ENCP_VIDEO_HAVON_BEGIN, 96,},
+	{P_ENCP_VIDEO_HAVON_END, 2655,},
+	{P_ENCP_VIDEO_VAVON_BLINE, 18,},
+	{P_ENCP_VIDEO_VAVON_ELINE, 1097,},
+	{P_ENCP_VIDEO_HSO_BEGIN, 0,},
+	{P_ENCP_VIDEO_HSO_END, 64,},
+	{P_ENCP_VIDEO_VSO_BEGIN, 0x1E,},
+	{P_ENCP_VIDEO_VSO_END, 0x32,},
+	{P_ENCP_VIDEO_VSO_BLINE, 0x0,},
+	{P_ENCP_VIDEO_VSO_ELINE, 0xa,},
+
+	{P_ENCP_VIDEO_EN, 1,},
+	{P_ENCI_VIDEO_EN, 0,},
+	{MREG_END_MARKER, 0},
+};
+
 struct vic_tvregs_set {
 	enum hdmi_vic vic;
 	const struct reg_s *reg_setting;
@@ -948,6 +1026,9 @@ static struct vic_tvregs_set tvregsTab[] = {
 	{HDMIV_1600x900p60hz, tvregs_vesa_1600x900p60hz},
 	{HDMIV_1680x1050p60hz, tvregs_vesa_1680x1050p60hz},
 	{HDMIV_1920x1200p60hz, tvregs_vesa_1920x1200p60hz},
+	{HDMIV_2560x1440p60hz, tvregs_2560x1440p60hz},
+	{HDMIV_2560x1600p60hz, tvregs_2560x1600p60hz},
+	{HDMIV_2560x1080p60hz, tvregs_2560x1080p60hz},
 };
 
 static inline void setreg(const struct reg_s *r)
diff --git a/drivers/amlogic/hdmi/hdmi_tx_20/hw/hdmi_tx_hw.c b/drivers/amlogic/hdmi/hdmi_tx_20/hw/hdmi_tx_hw.c
index 19f85ea..b527b83 100644
--- a/drivers/amlogic/hdmi/hdmi_tx_20/hw/hdmi_tx_hw.c
+++ b/drivers/amlogic/hdmi/hdmi_tx_20/hw/hdmi_tx_hw.c
@@ -354,6 +354,9 @@ static struct hdmitx_clk hdmitx_clk[] = {
 	{HDMIV_1600x900p60hz, 24000, 1080000, 108000, 108000, -1, 108000},
 	{HDMIV_1680x1050p60hz, 24000, 1463600, 146360, 146360, -1, 146360},
 	{HDMIV_1920x1200p60hz, 24000, 1936200, 193620, 193620, -1, 193620},
+	{HDMIV_2560x1440p60hz, 24000, 2415000, 241500, 241500, -1, 241500},
+	{HDMIV_2560x1600p60hz, 24000, 2685000, 268500, 268500, -1, 268500},
+	{HDMIV_2560x1080p60hz, 24000, 1855800, 185580, 185580, -1, 185580},
 };
 
 static void set_vmode_clk(struct hdmitx_dev *hdev, enum hdmi_vic vic)
@@ -1517,6 +1520,54 @@ static void hdmi_tvenc_set(struct hdmitx_vidpara *param)
 		VSYNC_LINES         = 6;
 		SOF_LINES           = 36;
 		break;
+	case HDMIV_2560x1440p60hz:
+		INTERLACE_MODE      = 0;
+		PIXEL_REPEAT_VENC   = 0;
+		PIXEL_REPEAT_HDMI   = 0;
+		ACTIVE_PIXELS       = 2560;
+		ACTIVE_LINES        = 1440;
+		LINES_F0            = 1481;
+		LINES_F1            = 1481;
+		FRONT_PORCH         = 48;
+		HSYNC_PIXELS        = 32;
+		BACK_PORCH          = 80;
+		EOF_LINES           = 2;
+		VSYNC_LINES         = 5;
+		SOF_LINES           = 34;
+		TOTAL_FRAMES        = 4;
+		break;
+	case HDMIV_2560x1600p60hz:
+		INTERLACE_MODE      = 0;
+		PIXEL_REPEAT_VENC   = 0;
+		PIXEL_REPEAT_HDMI   = 0;
+		ACTIVE_PIXELS       = 2560;
+		ACTIVE_LINES        = 1600;
+		LINES_F0            = 1646;
+		LINES_F1            = 1646;
+		FRONT_PORCH         = 48;
+		HSYNC_PIXELS        = 32;
+		BACK_PORCH          = 80;
+		EOF_LINES           = 2;
+		VSYNC_LINES         = 6;
+		SOF_LINES           = 38;
+		TOTAL_FRAMES        = 4;
+		break;
+	case HDMIV_2560x1080p60hz:
+		INTERLACE_MODE      = 0;
+		PIXEL_REPEAT_VENC   = 0;
+		PIXEL_REPEAT_HDMI   = 0;
+		ACTIVE_PIXELS       = 2560;
+		ACTIVE_LINES        = 1080;
+		LINES_F0            = 1111;
+		LINES_F1            = 1111;
+		FRONT_PORCH         = 64;
+		HSYNC_PIXELS        = 64;
+		BACK_PORCH          = 96;
+		EOF_LINES           = 3;
+		VSYNC_LINES         = 10;
+		SOF_LINES           = 18;
+		TOTAL_FRAMES        = 4;
+		break;
 	default:
 		break;
 	}
diff --git a/include/linux/amlogic/hdmi_tx/hdmi_common.h b/include/linux/amlogic/hdmi_tx/hdmi_common.h
index e83a76e..c8b012b 100644
--- a/include/linux/amlogic/hdmi_tx/hdmi_common.h
+++ b/include/linux/amlogic/hdmi_tx/hdmi_common.h
@@ -181,6 +181,9 @@ enum hdmi_vic {
 	HDMIV_1600x900p60hz,
 	HDMIV_1680x1050p60hz,
 	HDMIV_1920x1200p60hz,
+	HDMIV_2560x1440p60hz,
+	HDMIV_2560x1600p60hz,
+	HDMIV_2560x1080p60hz,
 };
 
 /* Compliance with old definitions */
diff --git a/include/linux/amlogic/vout/vinfo.h b/include/linux/amlogic/vout/vinfo.h
index a81a2b9c0..02634e4 100644
--- a/include/linux/amlogic/vout/vinfo.h
+++ b/include/linux/amlogic/vout/vinfo.h
@@ -72,6 +72,9 @@ enum vmode_e {
 	VMODE_1600x900p60hz,
 	VMODE_1680x1050p60hz,
 	VMODE_1920x1200p60hz,
+	VMODE_2560x1440p60hz,
+	VMODE_2560x1600p60hz,
+	VMODE_2560x1080p60hz,
 	VMODE_VGA,
 	VMODE_SVGA,
 	VMODE_XGA,
@@ -137,6 +140,9 @@ enum tvmode_e {
 	TVMODE_1600x900p60hz,
 	TVMODE_1680x1050p60hz,
 	TVMODE_1920x1200p60hz,
+	TVMODE_2560x1440p60hz,
+	TVMODE_2560x1600p60hz,
+	TVMODE_2560x1080p60hz,
 	TVMODE_VGA ,
 	TVMODE_SVGA,
 	TVMODE_XGA,
