
remote-emergency-system.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000061c4  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000160  08006304  08006304  00007304  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006464  08006464  0000805c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08006464  08006464  00007464  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800646c  0800646c  0000805c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800646c  0800646c  0000746c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006470  08006470  00007470  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08006474  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000278  2000005c  080064d0  0000805c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002d4  080064d0  000082d4  2**0
                  ALLOC
 11 .ARM.attributes 0000002a  00000000  00000000  0000805c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000197fa  00000000  00000000  00008086  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00003da8  00000000  00000000  00021880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001a50  00000000  00000000  00025628  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00001415  00000000  00000000  00027078  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000202f6  00000000  00000000  0002848d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001cf5c  00000000  00000000  00048783  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000c0f01  00000000  00000000  000656df  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001265e0  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007254  00000000  00000000  00126624  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000073  00000000  00000000  0012d878  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	2000005c 	.word	0x2000005c
 800015c:	00000000 	.word	0x00000000
 8000160:	080062ec 	.word	0x080062ec

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000060 	.word	0x20000060
 800017c:	080062ec 	.word	0x080062ec

08000180 <strlen>:
 8000180:	4603      	mov	r3, r0
 8000182:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000186:	2a00      	cmp	r2, #0
 8000188:	d1fb      	bne.n	8000182 <strlen+0x2>
 800018a:	1a18      	subs	r0, r3, r0
 800018c:	3801      	subs	r0, #1
 800018e:	4770      	bx	lr

08000190 <memchr>:
 8000190:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000194:	2a10      	cmp	r2, #16
 8000196:	db2b      	blt.n	80001f0 <memchr+0x60>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	d008      	beq.n	80001b0 <memchr+0x20>
 800019e:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001a2:	3a01      	subs	r2, #1
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d02d      	beq.n	8000204 <memchr+0x74>
 80001a8:	f010 0f07 	tst.w	r0, #7
 80001ac:	b342      	cbz	r2, 8000200 <memchr+0x70>
 80001ae:	d1f6      	bne.n	800019e <memchr+0xe>
 80001b0:	b4f0      	push	{r4, r5, r6, r7}
 80001b2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001b6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001ba:	f022 0407 	bic.w	r4, r2, #7
 80001be:	f07f 0700 	mvns.w	r7, #0
 80001c2:	2300      	movs	r3, #0
 80001c4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001c8:	3c08      	subs	r4, #8
 80001ca:	ea85 0501 	eor.w	r5, r5, r1
 80001ce:	ea86 0601 	eor.w	r6, r6, r1
 80001d2:	fa85 f547 	uadd8	r5, r5, r7
 80001d6:	faa3 f587 	sel	r5, r3, r7
 80001da:	fa86 f647 	uadd8	r6, r6, r7
 80001de:	faa5 f687 	sel	r6, r5, r7
 80001e2:	b98e      	cbnz	r6, 8000208 <memchr+0x78>
 80001e4:	d1ee      	bne.n	80001c4 <memchr+0x34>
 80001e6:	bcf0      	pop	{r4, r5, r6, r7}
 80001e8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001ec:	f002 0207 	and.w	r2, r2, #7
 80001f0:	b132      	cbz	r2, 8000200 <memchr+0x70>
 80001f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f6:	3a01      	subs	r2, #1
 80001f8:	ea83 0301 	eor.w	r3, r3, r1
 80001fc:	b113      	cbz	r3, 8000204 <memchr+0x74>
 80001fe:	d1f8      	bne.n	80001f2 <memchr+0x62>
 8000200:	2000      	movs	r0, #0
 8000202:	4770      	bx	lr
 8000204:	3801      	subs	r0, #1
 8000206:	4770      	bx	lr
 8000208:	2d00      	cmp	r5, #0
 800020a:	bf06      	itte	eq
 800020c:	4635      	moveq	r5, r6
 800020e:	3803      	subeq	r0, #3
 8000210:	3807      	subne	r0, #7
 8000212:	f015 0f01 	tst.w	r5, #1
 8000216:	d107      	bne.n	8000228 <memchr+0x98>
 8000218:	3001      	adds	r0, #1
 800021a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800021e:	bf02      	ittt	eq
 8000220:	3001      	addeq	r0, #1
 8000222:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000226:	3001      	addeq	r0, #1
 8000228:	bcf0      	pop	{r4, r5, r6, r7}
 800022a:	3801      	subs	r0, #1
 800022c:	4770      	bx	lr
 800022e:	bf00      	nop

08000230 <__aeabi_uldivmod>:
 8000230:	b953      	cbnz	r3, 8000248 <__aeabi_uldivmod+0x18>
 8000232:	b94a      	cbnz	r2, 8000248 <__aeabi_uldivmod+0x18>
 8000234:	2900      	cmp	r1, #0
 8000236:	bf08      	it	eq
 8000238:	2800      	cmpeq	r0, #0
 800023a:	bf1c      	itt	ne
 800023c:	f04f 31ff 	movne.w	r1, #4294967295
 8000240:	f04f 30ff 	movne.w	r0, #4294967295
 8000244:	f000 b988 	b.w	8000558 <__aeabi_idiv0>
 8000248:	f1ad 0c08 	sub.w	ip, sp, #8
 800024c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000250:	f000 f806 	bl	8000260 <__udivmoddi4>
 8000254:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000258:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800025c:	b004      	add	sp, #16
 800025e:	4770      	bx	lr

08000260 <__udivmoddi4>:
 8000260:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000264:	9d08      	ldr	r5, [sp, #32]
 8000266:	468e      	mov	lr, r1
 8000268:	4604      	mov	r4, r0
 800026a:	4688      	mov	r8, r1
 800026c:	2b00      	cmp	r3, #0
 800026e:	d14a      	bne.n	8000306 <__udivmoddi4+0xa6>
 8000270:	428a      	cmp	r2, r1
 8000272:	4617      	mov	r7, r2
 8000274:	d962      	bls.n	800033c <__udivmoddi4+0xdc>
 8000276:	fab2 f682 	clz	r6, r2
 800027a:	b14e      	cbz	r6, 8000290 <__udivmoddi4+0x30>
 800027c:	f1c6 0320 	rsb	r3, r6, #32
 8000280:	fa01 f806 	lsl.w	r8, r1, r6
 8000284:	fa20 f303 	lsr.w	r3, r0, r3
 8000288:	40b7      	lsls	r7, r6
 800028a:	ea43 0808 	orr.w	r8, r3, r8
 800028e:	40b4      	lsls	r4, r6
 8000290:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000294:	fa1f fc87 	uxth.w	ip, r7
 8000298:	fbb8 f1fe 	udiv	r1, r8, lr
 800029c:	0c23      	lsrs	r3, r4, #16
 800029e:	fb0e 8811 	mls	r8, lr, r1, r8
 80002a2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002a6:	fb01 f20c 	mul.w	r2, r1, ip
 80002aa:	429a      	cmp	r2, r3
 80002ac:	d909      	bls.n	80002c2 <__udivmoddi4+0x62>
 80002ae:	18fb      	adds	r3, r7, r3
 80002b0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002b4:	f080 80ea 	bcs.w	800048c <__udivmoddi4+0x22c>
 80002b8:	429a      	cmp	r2, r3
 80002ba:	f240 80e7 	bls.w	800048c <__udivmoddi4+0x22c>
 80002be:	3902      	subs	r1, #2
 80002c0:	443b      	add	r3, r7
 80002c2:	1a9a      	subs	r2, r3, r2
 80002c4:	b2a3      	uxth	r3, r4
 80002c6:	fbb2 f0fe 	udiv	r0, r2, lr
 80002ca:	fb0e 2210 	mls	r2, lr, r0, r2
 80002ce:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002d2:	fb00 fc0c 	mul.w	ip, r0, ip
 80002d6:	459c      	cmp	ip, r3
 80002d8:	d909      	bls.n	80002ee <__udivmoddi4+0x8e>
 80002da:	18fb      	adds	r3, r7, r3
 80002dc:	f100 32ff 	add.w	r2, r0, #4294967295
 80002e0:	f080 80d6 	bcs.w	8000490 <__udivmoddi4+0x230>
 80002e4:	459c      	cmp	ip, r3
 80002e6:	f240 80d3 	bls.w	8000490 <__udivmoddi4+0x230>
 80002ea:	443b      	add	r3, r7
 80002ec:	3802      	subs	r0, #2
 80002ee:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002f2:	eba3 030c 	sub.w	r3, r3, ip
 80002f6:	2100      	movs	r1, #0
 80002f8:	b11d      	cbz	r5, 8000302 <__udivmoddi4+0xa2>
 80002fa:	40f3      	lsrs	r3, r6
 80002fc:	2200      	movs	r2, #0
 80002fe:	e9c5 3200 	strd	r3, r2, [r5]
 8000302:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000306:	428b      	cmp	r3, r1
 8000308:	d905      	bls.n	8000316 <__udivmoddi4+0xb6>
 800030a:	b10d      	cbz	r5, 8000310 <__udivmoddi4+0xb0>
 800030c:	e9c5 0100 	strd	r0, r1, [r5]
 8000310:	2100      	movs	r1, #0
 8000312:	4608      	mov	r0, r1
 8000314:	e7f5      	b.n	8000302 <__udivmoddi4+0xa2>
 8000316:	fab3 f183 	clz	r1, r3
 800031a:	2900      	cmp	r1, #0
 800031c:	d146      	bne.n	80003ac <__udivmoddi4+0x14c>
 800031e:	4573      	cmp	r3, lr
 8000320:	d302      	bcc.n	8000328 <__udivmoddi4+0xc8>
 8000322:	4282      	cmp	r2, r0
 8000324:	f200 8105 	bhi.w	8000532 <__udivmoddi4+0x2d2>
 8000328:	1a84      	subs	r4, r0, r2
 800032a:	eb6e 0203 	sbc.w	r2, lr, r3
 800032e:	2001      	movs	r0, #1
 8000330:	4690      	mov	r8, r2
 8000332:	2d00      	cmp	r5, #0
 8000334:	d0e5      	beq.n	8000302 <__udivmoddi4+0xa2>
 8000336:	e9c5 4800 	strd	r4, r8, [r5]
 800033a:	e7e2      	b.n	8000302 <__udivmoddi4+0xa2>
 800033c:	2a00      	cmp	r2, #0
 800033e:	f000 8090 	beq.w	8000462 <__udivmoddi4+0x202>
 8000342:	fab2 f682 	clz	r6, r2
 8000346:	2e00      	cmp	r6, #0
 8000348:	f040 80a4 	bne.w	8000494 <__udivmoddi4+0x234>
 800034c:	1a8a      	subs	r2, r1, r2
 800034e:	0c03      	lsrs	r3, r0, #16
 8000350:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000354:	b280      	uxth	r0, r0
 8000356:	b2bc      	uxth	r4, r7
 8000358:	2101      	movs	r1, #1
 800035a:	fbb2 fcfe 	udiv	ip, r2, lr
 800035e:	fb0e 221c 	mls	r2, lr, ip, r2
 8000362:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000366:	fb04 f20c 	mul.w	r2, r4, ip
 800036a:	429a      	cmp	r2, r3
 800036c:	d907      	bls.n	800037e <__udivmoddi4+0x11e>
 800036e:	18fb      	adds	r3, r7, r3
 8000370:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000374:	d202      	bcs.n	800037c <__udivmoddi4+0x11c>
 8000376:	429a      	cmp	r2, r3
 8000378:	f200 80e0 	bhi.w	800053c <__udivmoddi4+0x2dc>
 800037c:	46c4      	mov	ip, r8
 800037e:	1a9b      	subs	r3, r3, r2
 8000380:	fbb3 f2fe 	udiv	r2, r3, lr
 8000384:	fb0e 3312 	mls	r3, lr, r2, r3
 8000388:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 800038c:	fb02 f404 	mul.w	r4, r2, r4
 8000390:	429c      	cmp	r4, r3
 8000392:	d907      	bls.n	80003a4 <__udivmoddi4+0x144>
 8000394:	18fb      	adds	r3, r7, r3
 8000396:	f102 30ff 	add.w	r0, r2, #4294967295
 800039a:	d202      	bcs.n	80003a2 <__udivmoddi4+0x142>
 800039c:	429c      	cmp	r4, r3
 800039e:	f200 80ca 	bhi.w	8000536 <__udivmoddi4+0x2d6>
 80003a2:	4602      	mov	r2, r0
 80003a4:	1b1b      	subs	r3, r3, r4
 80003a6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003aa:	e7a5      	b.n	80002f8 <__udivmoddi4+0x98>
 80003ac:	f1c1 0620 	rsb	r6, r1, #32
 80003b0:	408b      	lsls	r3, r1
 80003b2:	fa22 f706 	lsr.w	r7, r2, r6
 80003b6:	431f      	orrs	r7, r3
 80003b8:	fa0e f401 	lsl.w	r4, lr, r1
 80003bc:	fa20 f306 	lsr.w	r3, r0, r6
 80003c0:	fa2e fe06 	lsr.w	lr, lr, r6
 80003c4:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003c8:	4323      	orrs	r3, r4
 80003ca:	fa00 f801 	lsl.w	r8, r0, r1
 80003ce:	fa1f fc87 	uxth.w	ip, r7
 80003d2:	fbbe f0f9 	udiv	r0, lr, r9
 80003d6:	0c1c      	lsrs	r4, r3, #16
 80003d8:	fb09 ee10 	mls	lr, r9, r0, lr
 80003dc:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003e0:	fb00 fe0c 	mul.w	lr, r0, ip
 80003e4:	45a6      	cmp	lr, r4
 80003e6:	fa02 f201 	lsl.w	r2, r2, r1
 80003ea:	d909      	bls.n	8000400 <__udivmoddi4+0x1a0>
 80003ec:	193c      	adds	r4, r7, r4
 80003ee:	f100 3aff 	add.w	sl, r0, #4294967295
 80003f2:	f080 809c 	bcs.w	800052e <__udivmoddi4+0x2ce>
 80003f6:	45a6      	cmp	lr, r4
 80003f8:	f240 8099 	bls.w	800052e <__udivmoddi4+0x2ce>
 80003fc:	3802      	subs	r0, #2
 80003fe:	443c      	add	r4, r7
 8000400:	eba4 040e 	sub.w	r4, r4, lr
 8000404:	fa1f fe83 	uxth.w	lr, r3
 8000408:	fbb4 f3f9 	udiv	r3, r4, r9
 800040c:	fb09 4413 	mls	r4, r9, r3, r4
 8000410:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000414:	fb03 fc0c 	mul.w	ip, r3, ip
 8000418:	45a4      	cmp	ip, r4
 800041a:	d908      	bls.n	800042e <__udivmoddi4+0x1ce>
 800041c:	193c      	adds	r4, r7, r4
 800041e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000422:	f080 8082 	bcs.w	800052a <__udivmoddi4+0x2ca>
 8000426:	45a4      	cmp	ip, r4
 8000428:	d97f      	bls.n	800052a <__udivmoddi4+0x2ca>
 800042a:	3b02      	subs	r3, #2
 800042c:	443c      	add	r4, r7
 800042e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000432:	eba4 040c 	sub.w	r4, r4, ip
 8000436:	fba0 ec02 	umull	lr, ip, r0, r2
 800043a:	4564      	cmp	r4, ip
 800043c:	4673      	mov	r3, lr
 800043e:	46e1      	mov	r9, ip
 8000440:	d362      	bcc.n	8000508 <__udivmoddi4+0x2a8>
 8000442:	d05f      	beq.n	8000504 <__udivmoddi4+0x2a4>
 8000444:	b15d      	cbz	r5, 800045e <__udivmoddi4+0x1fe>
 8000446:	ebb8 0203 	subs.w	r2, r8, r3
 800044a:	eb64 0409 	sbc.w	r4, r4, r9
 800044e:	fa04 f606 	lsl.w	r6, r4, r6
 8000452:	fa22 f301 	lsr.w	r3, r2, r1
 8000456:	431e      	orrs	r6, r3
 8000458:	40cc      	lsrs	r4, r1
 800045a:	e9c5 6400 	strd	r6, r4, [r5]
 800045e:	2100      	movs	r1, #0
 8000460:	e74f      	b.n	8000302 <__udivmoddi4+0xa2>
 8000462:	fbb1 fcf2 	udiv	ip, r1, r2
 8000466:	0c01      	lsrs	r1, r0, #16
 8000468:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 800046c:	b280      	uxth	r0, r0
 800046e:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000472:	463b      	mov	r3, r7
 8000474:	4638      	mov	r0, r7
 8000476:	463c      	mov	r4, r7
 8000478:	46b8      	mov	r8, r7
 800047a:	46be      	mov	lr, r7
 800047c:	2620      	movs	r6, #32
 800047e:	fbb1 f1f7 	udiv	r1, r1, r7
 8000482:	eba2 0208 	sub.w	r2, r2, r8
 8000486:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800048a:	e766      	b.n	800035a <__udivmoddi4+0xfa>
 800048c:	4601      	mov	r1, r0
 800048e:	e718      	b.n	80002c2 <__udivmoddi4+0x62>
 8000490:	4610      	mov	r0, r2
 8000492:	e72c      	b.n	80002ee <__udivmoddi4+0x8e>
 8000494:	f1c6 0220 	rsb	r2, r6, #32
 8000498:	fa2e f302 	lsr.w	r3, lr, r2
 800049c:	40b7      	lsls	r7, r6
 800049e:	40b1      	lsls	r1, r6
 80004a0:	fa20 f202 	lsr.w	r2, r0, r2
 80004a4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004a8:	430a      	orrs	r2, r1
 80004aa:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ae:	b2bc      	uxth	r4, r7
 80004b0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004b4:	0c11      	lsrs	r1, r2, #16
 80004b6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004ba:	fb08 f904 	mul.w	r9, r8, r4
 80004be:	40b0      	lsls	r0, r6
 80004c0:	4589      	cmp	r9, r1
 80004c2:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004c6:	b280      	uxth	r0, r0
 80004c8:	d93e      	bls.n	8000548 <__udivmoddi4+0x2e8>
 80004ca:	1879      	adds	r1, r7, r1
 80004cc:	f108 3cff 	add.w	ip, r8, #4294967295
 80004d0:	d201      	bcs.n	80004d6 <__udivmoddi4+0x276>
 80004d2:	4589      	cmp	r9, r1
 80004d4:	d81f      	bhi.n	8000516 <__udivmoddi4+0x2b6>
 80004d6:	eba1 0109 	sub.w	r1, r1, r9
 80004da:	fbb1 f9fe 	udiv	r9, r1, lr
 80004de:	fb09 f804 	mul.w	r8, r9, r4
 80004e2:	fb0e 1119 	mls	r1, lr, r9, r1
 80004e6:	b292      	uxth	r2, r2
 80004e8:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004ec:	4542      	cmp	r2, r8
 80004ee:	d229      	bcs.n	8000544 <__udivmoddi4+0x2e4>
 80004f0:	18ba      	adds	r2, r7, r2
 80004f2:	f109 31ff 	add.w	r1, r9, #4294967295
 80004f6:	d2c4      	bcs.n	8000482 <__udivmoddi4+0x222>
 80004f8:	4542      	cmp	r2, r8
 80004fa:	d2c2      	bcs.n	8000482 <__udivmoddi4+0x222>
 80004fc:	f1a9 0102 	sub.w	r1, r9, #2
 8000500:	443a      	add	r2, r7
 8000502:	e7be      	b.n	8000482 <__udivmoddi4+0x222>
 8000504:	45f0      	cmp	r8, lr
 8000506:	d29d      	bcs.n	8000444 <__udivmoddi4+0x1e4>
 8000508:	ebbe 0302 	subs.w	r3, lr, r2
 800050c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000510:	3801      	subs	r0, #1
 8000512:	46e1      	mov	r9, ip
 8000514:	e796      	b.n	8000444 <__udivmoddi4+0x1e4>
 8000516:	eba7 0909 	sub.w	r9, r7, r9
 800051a:	4449      	add	r1, r9
 800051c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000520:	fbb1 f9fe 	udiv	r9, r1, lr
 8000524:	fb09 f804 	mul.w	r8, r9, r4
 8000528:	e7db      	b.n	80004e2 <__udivmoddi4+0x282>
 800052a:	4673      	mov	r3, lr
 800052c:	e77f      	b.n	800042e <__udivmoddi4+0x1ce>
 800052e:	4650      	mov	r0, sl
 8000530:	e766      	b.n	8000400 <__udivmoddi4+0x1a0>
 8000532:	4608      	mov	r0, r1
 8000534:	e6fd      	b.n	8000332 <__udivmoddi4+0xd2>
 8000536:	443b      	add	r3, r7
 8000538:	3a02      	subs	r2, #2
 800053a:	e733      	b.n	80003a4 <__udivmoddi4+0x144>
 800053c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000540:	443b      	add	r3, r7
 8000542:	e71c      	b.n	800037e <__udivmoddi4+0x11e>
 8000544:	4649      	mov	r1, r9
 8000546:	e79c      	b.n	8000482 <__udivmoddi4+0x222>
 8000548:	eba1 0109 	sub.w	r1, r1, r9
 800054c:	46c4      	mov	ip, r8
 800054e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000552:	fb09 f804 	mul.w	r8, r9, r4
 8000556:	e7c4      	b.n	80004e2 <__udivmoddi4+0x282>

08000558 <__aeabi_idiv0>:
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop

0800055c <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOC
  *         @arg @ref LL_AHB2_GRP1_PERIPH_GPIOH
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 800055c:	b480      	push	{r7}
 800055e:	b085      	sub	sp, #20
 8000560:	af00      	add	r7, sp, #0
 8000562:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000564:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000568:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800056a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800056e:	687b      	ldr	r3, [r7, #4]
 8000570:	4313      	orrs	r3, r2
 8000572:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000574:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000578:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800057a:	687b      	ldr	r3, [r7, #4]
 800057c:	4013      	ands	r3, r2
 800057e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000580:	68fb      	ldr	r3, [r7, #12]
}
 8000582:	bf00      	nop
 8000584:	3714      	adds	r7, #20
 8000586:	46bd      	mov	sp, r7
 8000588:	bc80      	pop	{r7}
 800058a:	4770      	bx	lr

0800058c <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 800058c:	b580      	push	{r7, lr}
 800058e:	b086      	sub	sp, #24
 8000590:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	2200      	movs	r2, #0
 8000596:	601a      	str	r2, [r3, #0]
 8000598:	605a      	str	r2, [r3, #4]
 800059a:	609a      	str	r2, [r3, #8]
 800059c:	60da      	str	r2, [r3, #12]
 800059e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005a0:	2004      	movs	r0, #4
 80005a2:	f7ff ffdb 	bl	800055c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005a6:	2002      	movs	r0, #2
 80005a8:	f7ff ffd8 	bl	800055c <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005ac:	2001      	movs	r0, #1
 80005ae:	f7ff ffd5 	bl	800055c <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, ShutDown_Pin|EBS_Pin, GPIO_PIN_RESET);
 80005b2:	2200      	movs	r2, #0
 80005b4:	f44f 61a0 	mov.w	r1, #1280	@ 0x500
 80005b8:	4810      	ldr	r0, [pc, #64]	@ (80005fc <MX_GPIO_Init+0x70>)
 80005ba:	f001 fe33 	bl	8002224 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : ShutDown_Pin EBS_Pin */
  GPIO_InitStruct.Pin = ShutDown_Pin|EBS_Pin;
 80005be:	f44f 63a0 	mov.w	r3, #1280	@ 0x500
 80005c2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80005c4:	2301      	movs	r3, #1
 80005c6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005c8:	2300      	movs	r3, #0
 80005ca:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80005cc:	2300      	movs	r3, #0
 80005ce:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005d0:	1d3b      	adds	r3, r7, #4
 80005d2:	4619      	mov	r1, r3
 80005d4:	4809      	ldr	r0, [pc, #36]	@ (80005fc <MX_GPIO_Init+0x70>)
 80005d6:	f001 fcc5 	bl	8001f64 <HAL_GPIO_Init>

  /*Configure GPIO pin : NextState_Pin */
  GPIO_InitStruct.Pin = NextState_Pin;
 80005da:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80005de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80005e0:	2300      	movs	r3, #0
 80005e2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e4:	2300      	movs	r3, #0
 80005e6:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(NextState_GPIO_Port, &GPIO_InitStruct);
 80005e8:	1d3b      	adds	r3, r7, #4
 80005ea:	4619      	mov	r1, r3
 80005ec:	4803      	ldr	r0, [pc, #12]	@ (80005fc <MX_GPIO_Init+0x70>)
 80005ee:	f001 fcb9 	bl	8001f64 <HAL_GPIO_Init>

}
 80005f2:	bf00      	nop
 80005f4:	3718      	adds	r7, #24
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
 80005fa:	bf00      	nop
 80005fc:	48000400 	.word	0x48000400

08000600 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000604:	f001 fad6 	bl	8001bb4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000608:	f000 f80c 	bl	8000624 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800060c:	f7ff ffbe 	bl	800058c <MX_GPIO_Init>
  MX_SUBGHZ_Init();
 8000610:	f000 f8b4 	bl	800077c <MX_SUBGHZ_Init>
  MX_USART2_UART_Init();
 8000614:	f000 f9c4 	bl	80009a0 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8000618:	f000 f92a 	bl	8000870 <MX_TIM1_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  mainLoRa();
 800061c:	f005 f82e 	bl	800567c <mainLoRa>
 8000620:	e7fc      	b.n	800061c <main+0x1c>
	...

08000624 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000624:	b580      	push	{r7, lr}
 8000626:	b09a      	sub	sp, #104	@ 0x68
 8000628:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800062a:	f107 0320 	add.w	r3, r7, #32
 800062e:	2248      	movs	r2, #72	@ 0x48
 8000630:	2100      	movs	r1, #0
 8000632:	4618      	mov	r0, r3
 8000634:	f005 f9ca 	bl	80059cc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000638:	1d3b      	adds	r3, r7, #4
 800063a:	2200      	movs	r2, #0
 800063c:	601a      	str	r2, [r3, #0]
 800063e:	605a      	str	r2, [r3, #4]
 8000640:	609a      	str	r2, [r3, #8]
 8000642:	60da      	str	r2, [r3, #12]
 8000644:	611a      	str	r2, [r3, #16]
 8000646:	615a      	str	r2, [r3, #20]
 8000648:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800064a:	4b1e      	ldr	r3, [pc, #120]	@ (80006c4 <SystemClock_Config+0xa0>)
 800064c:	681b      	ldr	r3, [r3, #0]
 800064e:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8000652:	4a1c      	ldr	r2, [pc, #112]	@ (80006c4 <SystemClock_Config+0xa0>)
 8000654:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000658:	6013      	str	r3, [r2, #0]
 800065a:	4b1a      	ldr	r3, [pc, #104]	@ (80006c4 <SystemClock_Config+0xa0>)
 800065c:	681b      	ldr	r3, [r3, #0]
 800065e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8000662:	603b      	str	r3, [r7, #0]
 8000664:	683b      	ldr	r3, [r7, #0]

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000666:	2320      	movs	r3, #32
 8000668:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800066a:	2301      	movs	r3, #1
 800066c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 800066e:	2300      	movs	r3, #0
 8000670:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 8000672:	23b0      	movs	r3, #176	@ 0xb0
 8000674:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000676:	2300      	movs	r3, #0
 8000678:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800067a:	f107 0320 	add.w	r3, r7, #32
 800067e:	4618      	mov	r0, r3
 8000680:	f002 f8ba 	bl	80027f8 <HAL_RCC_OscConfig>
 8000684:	4603      	mov	r3, r0
 8000686:	2b00      	cmp	r3, #0
 8000688:	d001      	beq.n	800068e <SystemClock_Config+0x6a>
  {
    Error_Handler();
 800068a:	f000 f81d 	bl	80006c8 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 800068e:	234f      	movs	r3, #79	@ 0x4f
 8000690:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 8000692:	2300      	movs	r3, #0
 8000694:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000696:	2300      	movs	r3, #0
 8000698:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800069a:	2300      	movs	r3, #0
 800069c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800069e:	2300      	movs	r3, #0
 80006a0:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80006a2:	2300      	movs	r3, #0
 80006a4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80006a6:	1d3b      	adds	r3, r7, #4
 80006a8:	2102      	movs	r1, #2
 80006aa:	4618      	mov	r0, r3
 80006ac:	f002 fc26 	bl	8002efc <HAL_RCC_ClockConfig>
 80006b0:	4603      	mov	r3, r0
 80006b2:	2b00      	cmp	r3, #0
 80006b4:	d001      	beq.n	80006ba <SystemClock_Config+0x96>
  {
    Error_Handler();
 80006b6:	f000 f807 	bl	80006c8 <Error_Handler>
  }
}
 80006ba:	bf00      	nop
 80006bc:	3768      	adds	r7, #104	@ 0x68
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	58000400 	.word	0x58000400

080006c8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006cc:	b672      	cpsid	i
}
 80006ce:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006d0:	bf00      	nop
 80006d2:	e7fd      	b.n	80006d0 <Error_Handler+0x8>

080006d4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006d4:	b480      	push	{r7}
 80006d6:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80006d8:	bf00      	nop
 80006da:	46bd      	mov	sp, r7
 80006dc:	bc80      	pop	{r7}
 80006de:	4770      	bx	lr

080006e0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80006e0:	b480      	push	{r7}
 80006e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80006e4:	bf00      	nop
 80006e6:	e7fd      	b.n	80006e4 <NMI_Handler+0x4>

080006e8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80006e8:	b480      	push	{r7}
 80006ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80006ec:	bf00      	nop
 80006ee:	e7fd      	b.n	80006ec <HardFault_Handler+0x4>

080006f0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80006f0:	b480      	push	{r7}
 80006f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80006f4:	bf00      	nop
 80006f6:	e7fd      	b.n	80006f4 <MemManage_Handler+0x4>

080006f8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80006f8:	b480      	push	{r7}
 80006fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80006fc:	bf00      	nop
 80006fe:	e7fd      	b.n	80006fc <BusFault_Handler+0x4>

08000700 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000700:	b480      	push	{r7}
 8000702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000704:	bf00      	nop
 8000706:	e7fd      	b.n	8000704 <UsageFault_Handler+0x4>

08000708 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000708:	b480      	push	{r7}
 800070a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800070c:	bf00      	nop
 800070e:	46bd      	mov	sp, r7
 8000710:	bc80      	pop	{r7}
 8000712:	4770      	bx	lr

08000714 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000714:	b480      	push	{r7}
 8000716:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000718:	bf00      	nop
 800071a:	46bd      	mov	sp, r7
 800071c:	bc80      	pop	{r7}
 800071e:	4770      	bx	lr

08000720 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000720:	b480      	push	{r7}
 8000722:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	bc80      	pop	{r7}
 800072a:	4770      	bx	lr

0800072c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800072c:	b580      	push	{r7, lr}
 800072e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000730:	f001 fa9a 	bl	8001c68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000734:	bf00      	nop
 8000736:	bd80      	pop	{r7, pc}

08000738 <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8000738:	b580      	push	{r7, lr}
 800073a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 800073c:	4802      	ldr	r0, [pc, #8]	@ (8000748 <SUBGHZ_Radio_IRQHandler+0x10>)
 800073e:	f003 fbd3 	bl	8003ee8 <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8000742:	bf00      	nop
 8000744:	bd80      	pop	{r7, pc}
 8000746:	bf00      	nop
 8000748:	20000078 	.word	0x20000078

0800074c <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 800074c:	b480      	push	{r7}
 800074e:	b085      	sub	sp, #20
 8000750:	af00      	add	r7, sp, #0
 8000752:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8000754:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000758:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800075a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	4313      	orrs	r3, r2
 8000762:	664b      	str	r3, [r1, #100]	@ 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8000764:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000768:	6e5a      	ldr	r2, [r3, #100]	@ 0x64
 800076a:	687b      	ldr	r3, [r7, #4]
 800076c:	4013      	ands	r3, r2
 800076e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000770:	68fb      	ldr	r3, [r7, #12]
}
 8000772:	bf00      	nop
 8000774:	3714      	adds	r7, #20
 8000776:	46bd      	mov	sp, r7
 8000778:	bc80      	pop	{r7}
 800077a:	4770      	bx	lr

0800077c <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
  /* USER CODE END SUBGHZ_Init 0 */

  /* USER CODE BEGIN SUBGHZ_Init 1 */

  /* USER CODE END SUBGHZ_Init 1 */
  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_8;
 8000780:	4b06      	ldr	r3, [pc, #24]	@ (800079c <MX_SUBGHZ_Init+0x20>)
 8000782:	2210      	movs	r2, #16
 8000784:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8000786:	4805      	ldr	r0, [pc, #20]	@ (800079c <MX_SUBGHZ_Init+0x20>)
 8000788:	f003 f92c 	bl	80039e4 <HAL_SUBGHZ_Init>
 800078c:	4603      	mov	r3, r0
 800078e:	2b00      	cmp	r3, #0
 8000790:	d001      	beq.n	8000796 <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8000792:	f7ff ff99 	bl	80006c8 <Error_Handler>
  }
  /* USER CODE BEGIN SUBGHZ_Init 2 */

  /* USER CODE END SUBGHZ_Init 2 */

}
 8000796:	bf00      	nop
 8000798:	bd80      	pop	{r7, pc}
 800079a:	bf00      	nop
 800079c:	20000078 	.word	0x20000078

080007a0 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 80007a0:	b580      	push	{r7, lr}
 80007a2:	b082      	sub	sp, #8
 80007a4:	af00      	add	r7, sp, #0
 80007a6:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 80007a8:	2001      	movs	r0, #1
 80007aa:	f7ff ffcf 	bl	800074c <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 80007ae:	2200      	movs	r2, #0
 80007b0:	2100      	movs	r1, #0
 80007b2:	2032      	movs	r0, #50	@ 0x32
 80007b4:	f001 fb93 	bl	8001ede <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 80007b8:	2032      	movs	r0, #50	@ 0x32
 80007ba:	f001 fbaa 	bl	8001f12 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 80007be:	bf00      	nop
 80007c0:	3708      	adds	r7, #8
 80007c2:	46bd      	mov	sp, r7
 80007c4:	bd80      	pop	{r7, pc}
	...

080007c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007c8:	b580      	push	{r7, lr}
 80007ca:	b086      	sub	sp, #24
 80007cc:	af00      	add	r7, sp, #0
 80007ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80007d0:	4a14      	ldr	r2, [pc, #80]	@ (8000824 <_sbrk+0x5c>)
 80007d2:	4b15      	ldr	r3, [pc, #84]	@ (8000828 <_sbrk+0x60>)
 80007d4:	1ad3      	subs	r3, r2, r3
 80007d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80007d8:	697b      	ldr	r3, [r7, #20]
 80007da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80007dc:	4b13      	ldr	r3, [pc, #76]	@ (800082c <_sbrk+0x64>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	2b00      	cmp	r3, #0
 80007e2:	d102      	bne.n	80007ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80007e4:	4b11      	ldr	r3, [pc, #68]	@ (800082c <_sbrk+0x64>)
 80007e6:	4a12      	ldr	r2, [pc, #72]	@ (8000830 <_sbrk+0x68>)
 80007e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80007ea:	4b10      	ldr	r3, [pc, #64]	@ (800082c <_sbrk+0x64>)
 80007ec:	681a      	ldr	r2, [r3, #0]
 80007ee:	687b      	ldr	r3, [r7, #4]
 80007f0:	4413      	add	r3, r2
 80007f2:	693a      	ldr	r2, [r7, #16]
 80007f4:	429a      	cmp	r2, r3
 80007f6:	d207      	bcs.n	8000808 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80007f8:	f005 f902 	bl	8005a00 <__errno>
 80007fc:	4603      	mov	r3, r0
 80007fe:	220c      	movs	r2, #12
 8000800:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000802:	f04f 33ff 	mov.w	r3, #4294967295
 8000806:	e009      	b.n	800081c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000808:	4b08      	ldr	r3, [pc, #32]	@ (800082c <_sbrk+0x64>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800080e:	4b07      	ldr	r3, [pc, #28]	@ (800082c <_sbrk+0x64>)
 8000810:	681a      	ldr	r2, [r3, #0]
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	4413      	add	r3, r2
 8000816:	4a05      	ldr	r2, [pc, #20]	@ (800082c <_sbrk+0x64>)
 8000818:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800081a:	68fb      	ldr	r3, [r7, #12]
}
 800081c:	4618      	mov	r0, r3
 800081e:	3718      	adds	r7, #24
 8000820:	46bd      	mov	sp, r7
 8000822:	bd80      	pop	{r7, pc}
 8000824:	20010000 	.word	0x20010000
 8000828:	00000400 	.word	0x00000400
 800082c:	20000084 	.word	0x20000084
 8000830:	200002d8 	.word	0x200002d8

08000834 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8000838:	bf00      	nop
 800083a:	46bd      	mov	sp, r7
 800083c:	bc80      	pop	{r7}
 800083e:	4770      	bx	lr

08000840 <LL_APB2_GRP1_EnableClock>:
{
 8000840:	b480      	push	{r7}
 8000842:	b085      	sub	sp, #20
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8000848:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800084c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800084e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000852:	687b      	ldr	r3, [r7, #4]
 8000854:	4313      	orrs	r3, r2
 8000856:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000858:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800085c:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	4013      	ands	r3, r2
 8000862:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000864:	68fb      	ldr	r3, [r7, #12]
}
 8000866:	bf00      	nop
 8000868:	3714      	adds	r7, #20
 800086a:	46bd      	mov	sp, r7
 800086c:	bc80      	pop	{r7}
 800086e:	4770      	bx	lr

08000870 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8000870:	b580      	push	{r7, lr}
 8000872:	b088      	sub	sp, #32
 8000874:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8000876:	f107 0310 	add.w	r3, r7, #16
 800087a:	2200      	movs	r2, #0
 800087c:	601a      	str	r2, [r3, #0]
 800087e:	605a      	str	r2, [r3, #4]
 8000880:	609a      	str	r2, [r3, #8]
 8000882:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000884:	1d3b      	adds	r3, r7, #4
 8000886:	2200      	movs	r2, #0
 8000888:	601a      	str	r2, [r3, #0]
 800088a:	605a      	str	r2, [r3, #4]
 800088c:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800088e:	4b20      	ldr	r3, [pc, #128]	@ (8000910 <MX_TIM1_Init+0xa0>)
 8000890:	4a20      	ldr	r2, [pc, #128]	@ (8000914 <MX_TIM1_Init+0xa4>)
 8000892:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8000894:	4b1e      	ldr	r3, [pc, #120]	@ (8000910 <MX_TIM1_Init+0xa0>)
 8000896:	2200      	movs	r2, #0
 8000898:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800089a:	4b1d      	ldr	r3, [pc, #116]	@ (8000910 <MX_TIM1_Init+0xa0>)
 800089c:	2200      	movs	r2, #0
 800089e:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 47999 + 1 ;
 80008a0:	4b1b      	ldr	r3, [pc, #108]	@ (8000910 <MX_TIM1_Init+0xa0>)
 80008a2:	f64b 3280 	movw	r2, #48000	@ 0xbb80
 80008a6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008a8:	4b19      	ldr	r3, [pc, #100]	@ (8000910 <MX_TIM1_Init+0xa0>)
 80008aa:	2200      	movs	r2, #0
 80008ac:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80008ae:	4b18      	ldr	r3, [pc, #96]	@ (8000910 <MX_TIM1_Init+0xa0>)
 80008b0:	2200      	movs	r2, #0
 80008b2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008b4:	4b16      	ldr	r3, [pc, #88]	@ (8000910 <MX_TIM1_Init+0xa0>)
 80008b6:	2200      	movs	r2, #0
 80008b8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80008ba:	4815      	ldr	r0, [pc, #84]	@ (8000910 <MX_TIM1_Init+0xa0>)
 80008bc:	f003 fcc2 	bl	8004244 <HAL_TIM_Base_Init>
 80008c0:	4603      	mov	r3, r0
 80008c2:	2b00      	cmp	r3, #0
 80008c4:	d001      	beq.n	80008ca <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 80008c6:	f7ff feff 	bl	80006c8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80008ca:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80008ce:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80008d0:	f107 0310 	add.w	r3, r7, #16
 80008d4:	4619      	mov	r1, r3
 80008d6:	480e      	ldr	r0, [pc, #56]	@ (8000910 <MX_TIM1_Init+0xa0>)
 80008d8:	f003 fd0b 	bl	80042f2 <HAL_TIM_ConfigClockSource>
 80008dc:	4603      	mov	r3, r0
 80008de:	2b00      	cmp	r3, #0
 80008e0:	d001      	beq.n	80008e6 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 80008e2:	f7ff fef1 	bl	80006c8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008e6:	2300      	movs	r3, #0
 80008e8:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80008ea:	2300      	movs	r3, #0
 80008ec:	60bb      	str	r3, [r7, #8]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80008ee:	2300      	movs	r3, #0
 80008f0:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80008f2:	1d3b      	adds	r3, r7, #4
 80008f4:	4619      	mov	r1, r3
 80008f6:	4806      	ldr	r0, [pc, #24]	@ (8000910 <MX_TIM1_Init+0xa0>)
 80008f8:	f003 feca 	bl	8004690 <HAL_TIMEx_MasterConfigSynchronization>
 80008fc:	4603      	mov	r3, r0
 80008fe:	2b00      	cmp	r3, #0
 8000900:	d001      	beq.n	8000906 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8000902:	f7ff fee1 	bl	80006c8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8000906:	bf00      	nop
 8000908:	3720      	adds	r7, #32
 800090a:	46bd      	mov	sp, r7
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	20000088 	.word	0x20000088
 8000914:	40012c00 	.word	0x40012c00

08000918 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b082      	sub	sp, #8
 800091c:	af00      	add	r7, sp, #0
 800091e:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	681b      	ldr	r3, [r3, #0]
 8000924:	4a05      	ldr	r2, [pc, #20]	@ (800093c <HAL_TIM_Base_MspInit+0x24>)
 8000926:	4293      	cmp	r3, r2
 8000928:	d103      	bne.n	8000932 <HAL_TIM_Base_MspInit+0x1a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800092a:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800092e:	f7ff ff87 	bl	8000840 <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8000932:	bf00      	nop
 8000934:	3708      	adds	r7, #8
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	40012c00 	.word	0x40012c00

08000940 <LL_AHB2_GRP1_EnableClock>:
{
 8000940:	b480      	push	{r7}
 8000942:	b085      	sub	sp, #20
 8000944:	af00      	add	r7, sp, #0
 8000946:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000948:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800094c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800094e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	4313      	orrs	r3, r2
 8000956:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000958:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800095c:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	4013      	ands	r3, r2
 8000962:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000964:	68fb      	ldr	r3, [r7, #12]
}
 8000966:	bf00      	nop
 8000968:	3714      	adds	r7, #20
 800096a:	46bd      	mov	sp, r7
 800096c:	bc80      	pop	{r7}
 800096e:	4770      	bx	lr

08000970 <LL_APB1_GRP1_EnableClock>:
{
 8000970:	b480      	push	{r7}
 8000972:	b085      	sub	sp, #20
 8000974:	af00      	add	r7, sp, #0
 8000976:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8000978:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800097c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800097e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000982:	687b      	ldr	r3, [r7, #4]
 8000984:	4313      	orrs	r3, r2
 8000986:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8000988:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800098c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	4013      	ands	r3, r2
 8000992:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000994:	68fb      	ldr	r3, [r7, #12]
}
 8000996:	bf00      	nop
 8000998:	3714      	adds	r7, #20
 800099a:	46bd      	mov	sp, r7
 800099c:	bc80      	pop	{r7}
 800099e:	4770      	bx	lr

080009a0 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80009a0:	b580      	push	{r7, lr}
 80009a2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80009a4:	4b22      	ldr	r3, [pc, #136]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 80009a6:	4a23      	ldr	r2, [pc, #140]	@ (8000a34 <MX_USART2_UART_Init+0x94>)
 80009a8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80009aa:	4b21      	ldr	r3, [pc, #132]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 80009ac:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80009b0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 80009b2:	4b1f      	ldr	r3, [pc, #124]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 80009b4:	2200      	movs	r2, #0
 80009b6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 80009b8:	4b1d      	ldr	r3, [pc, #116]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 80009ba:	2200      	movs	r2, #0
 80009bc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 80009be:	4b1c      	ldr	r3, [pc, #112]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 80009c0:	2200      	movs	r2, #0
 80009c2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 80009c4:	4b1a      	ldr	r3, [pc, #104]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 80009c6:	220c      	movs	r2, #12
 80009c8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009ca:	4b19      	ldr	r3, [pc, #100]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 80009cc:	2200      	movs	r2, #0
 80009ce:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80009d0:	4b17      	ldr	r3, [pc, #92]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 80009d2:	2200      	movs	r2, #0
 80009d4:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80009d6:	4b16      	ldr	r3, [pc, #88]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 80009d8:	2200      	movs	r2, #0
 80009da:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009dc:	4b14      	ldr	r3, [pc, #80]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 80009de:	2200      	movs	r2, #0
 80009e0:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009e2:	4b13      	ldr	r3, [pc, #76]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 80009e4:	2200      	movs	r2, #0
 80009e6:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80009e8:	4811      	ldr	r0, [pc, #68]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 80009ea:	f003 fed0 	bl	800478e <HAL_UART_Init>
 80009ee:	4603      	mov	r3, r0
 80009f0:	2b00      	cmp	r3, #0
 80009f2:	d001      	beq.n	80009f8 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 80009f4:	f7ff fe68 	bl	80006c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009f8:	2100      	movs	r1, #0
 80009fa:	480d      	ldr	r0, [pc, #52]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 80009fc:	f004 fc07 	bl	800520e <HAL_UARTEx_SetTxFifoThreshold>
 8000a00:	4603      	mov	r3, r0
 8000a02:	2b00      	cmp	r3, #0
 8000a04:	d001      	beq.n	8000a0a <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8000a06:	f7ff fe5f 	bl	80006c8 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a0a:	2100      	movs	r1, #0
 8000a0c:	4808      	ldr	r0, [pc, #32]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 8000a0e:	f004 fc3c 	bl	800528a <HAL_UARTEx_SetRxFifoThreshold>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8000a18:	f7ff fe56 	bl	80006c8 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8000a1c:	4804      	ldr	r0, [pc, #16]	@ (8000a30 <MX_USART2_UART_Init+0x90>)
 8000a1e:	f004 fbbe 	bl	800519e <HAL_UARTEx_DisableFifoMode>
 8000a22:	4603      	mov	r3, r0
 8000a24:	2b00      	cmp	r3, #0
 8000a26:	d001      	beq.n	8000a2c <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8000a28:	f7ff fe4e 	bl	80006c8 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a2c:	bf00      	nop
 8000a2e:	bd80      	pop	{r7, pc}
 8000a30:	200000d4 	.word	0x200000d4
 8000a34:	40004400 	.word	0x40004400

08000a38 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b096      	sub	sp, #88	@ 0x58
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a40:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000a44:	2200      	movs	r2, #0
 8000a46:	601a      	str	r2, [r3, #0]
 8000a48:	605a      	str	r2, [r3, #4]
 8000a4a:	609a      	str	r2, [r3, #8]
 8000a4c:	60da      	str	r2, [r3, #12]
 8000a4e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a50:	f107 030c 	add.w	r3, r7, #12
 8000a54:	2238      	movs	r2, #56	@ 0x38
 8000a56:	2100      	movs	r1, #0
 8000a58:	4618      	mov	r0, r3
 8000a5a:	f004 ffb7 	bl	80059cc <memset>
  if(uartHandle->Instance==USART2)
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	4a17      	ldr	r2, [pc, #92]	@ (8000ac0 <HAL_UART_MspInit+0x88>)
 8000a64:	4293      	cmp	r3, r2
 8000a66:	d126      	bne.n	8000ab6 <HAL_UART_MspInit+0x7e>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000a68:	2302      	movs	r3, #2
 8000a6a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000a6c:	f44f 2340 	mov.w	r3, #786432	@ 0xc0000
 8000a70:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a72:	f107 030c 	add.w	r3, r7, #12
 8000a76:	4618      	mov	r0, r3
 8000a78:	f002 fe00 	bl	800367c <HAL_RCCEx_PeriphCLKConfig>
 8000a7c:	4603      	mov	r3, r0
 8000a7e:	2b00      	cmp	r3, #0
 8000a80:	d001      	beq.n	8000a86 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000a82:	f7ff fe21 	bl	80006c8 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000a86:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000a8a:	f7ff ff71 	bl	8000970 <LL_APB1_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8e:	2001      	movs	r0, #1
 8000a90:	f7ff ff56 	bl	8000940 <LL_AHB2_GRP1_EnableClock>
    /**USART2 GPIO Configuration
    PA3     ------> USART2_RX
    PA2     ------> USART2_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_2;
 8000a94:	230c      	movs	r3, #12
 8000a96:	647b      	str	r3, [r7, #68]	@ 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a98:	2302      	movs	r3, #2
 8000a9a:	64bb      	str	r3, [r7, #72]	@ 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a9c:	2300      	movs	r3, #0
 8000a9e:	64fb      	str	r3, [r7, #76]	@ 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000aa0:	2300      	movs	r3, #0
 8000aa2:	653b      	str	r3, [r7, #80]	@ 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000aa4:	2307      	movs	r3, #7
 8000aa6:	657b      	str	r3, [r7, #84]	@ 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa8:	f107 0344 	add.w	r3, r7, #68	@ 0x44
 8000aac:	4619      	mov	r1, r3
 8000aae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ab2:	f001 fa57 	bl	8001f64 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000ab6:	bf00      	nop
 8000ab8:	3758      	adds	r7, #88	@ 0x58
 8000aba:	46bd      	mov	sp, r7
 8000abc:	bd80      	pop	{r7, pc}
 8000abe:	bf00      	nop
 8000ac0:	40004400 	.word	0x40004400

08000ac4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000ac4:	480d      	ldr	r0, [pc, #52]	@ (8000afc <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000ac6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000ac8:	f7ff feb4 	bl	8000834 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000acc:	480c      	ldr	r0, [pc, #48]	@ (8000b00 <LoopForever+0x6>)
  ldr r1, =_edata
 8000ace:	490d      	ldr	r1, [pc, #52]	@ (8000b04 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ad0:	4a0d      	ldr	r2, [pc, #52]	@ (8000b08 <LoopForever+0xe>)
  movs r3, #0
 8000ad2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ad4:	e002      	b.n	8000adc <LoopCopyDataInit>

08000ad6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ad6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ad8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000ada:	3304      	adds	r3, #4

08000adc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000adc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ade:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ae0:	d3f9      	bcc.n	8000ad6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ae2:	4a0a      	ldr	r2, [pc, #40]	@ (8000b0c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ae4:	4c0a      	ldr	r4, [pc, #40]	@ (8000b10 <LoopForever+0x16>)
  movs r3, #0
 8000ae6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ae8:	e001      	b.n	8000aee <LoopFillZerobss>

08000aea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000aea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000aec:	3204      	adds	r2, #4

08000aee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000aee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000af0:	d3fb      	bcc.n	8000aea <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000af2:	f004 ff8b 	bl	8005a0c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000af6:	f7ff fd83 	bl	8000600 <main>

08000afa <LoopForever>:

LoopForever:
    b LoopForever
 8000afa:	e7fe      	b.n	8000afa <LoopForever>
  ldr   r0, =_estack
 8000afc:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000b00:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b04:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000b08:	08006474 	.word	0x08006474
  ldr r2, =_sbss
 8000b0c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000b10:	200002d4 	.word	0x200002d4

08000b14 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000b14:	e7fe      	b.n	8000b14 <ADC_IRQHandler>

08000b16 <LL_AHB2_GRP1_EnableClock>:
{
 8000b16:	b480      	push	{r7}
 8000b18:	b085      	sub	sp, #20
 8000b1a:	af00      	add	r7, sp, #0
 8000b1c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8000b1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b22:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b24:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8000b28:	687b      	ldr	r3, [r7, #4]
 8000b2a:	4313      	orrs	r3, r2
 8000b2c:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8000b2e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8000b32:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8000b34:	687b      	ldr	r3, [r7, #4]
 8000b36:	4013      	ands	r3, r2
 8000b38:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000b3a:	68fb      	ldr	r3, [r7, #12]
}
 8000b3c:	bf00      	nop
 8000b3e:	3714      	adds	r7, #20
 8000b40:	46bd      	mov	sp, r7
 8000b42:	bc80      	pop	{r7}
 8000b44:	4770      	bx	lr
	...

08000b48 <BSP_RADIO_Init>:
/**
  * @brief  Init Radio Switch 
  * @retval BSP status
  */
int32_t BSP_RADIO_Init(void)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b086      	sub	sp, #24
 8000b4c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8000b4e:	1d3b      	adds	r3, r7, #4
 8000b50:	2200      	movs	r2, #0
 8000b52:	601a      	str	r2, [r3, #0]
 8000b54:	605a      	str	r2, [r3, #4]
 8000b56:	609a      	str	r2, [r3, #8]
 8000b58:	60da      	str	r2, [r3, #12]
 8000b5a:	611a      	str	r2, [r3, #16]
  
  /* Enable the Radio Switch Clock */
  RF_SW_CTRL3_GPIO_CLK_ENABLE();
 8000b5c:	2004      	movs	r0, #4
 8000b5e:	f7ff ffda 	bl	8000b16 <LL_AHB2_GRP1_EnableClock>
  
  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8000b62:	2310      	movs	r3, #16
 8000b64:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000b66:	2301      	movs	r3, #1
 8000b68:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8000b6a:	2300      	movs	r3, #0
 8000b6c:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b6e:	2303      	movs	r3, #3
 8000b70:	613b      	str	r3, [r7, #16]
  
  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8000b72:	1d3b      	adds	r3, r7, #4
 8000b74:	4619      	mov	r1, r3
 8000b76:	4812      	ldr	r0, [pc, #72]	@ (8000bc0 <BSP_RADIO_Init+0x78>)
 8000b78:	f001 f9f4 	bl	8001f64 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8000b7c:	2320      	movs	r3, #32
 8000b7e:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8000b80:	1d3b      	adds	r3, r7, #4
 8000b82:	4619      	mov	r1, r3
 8000b84:	480e      	ldr	r0, [pc, #56]	@ (8000bc0 <BSP_RADIO_Init+0x78>)
 8000b86:	f001 f9ed 	bl	8001f64 <HAL_GPIO_Init>
  
  gpio_init_structure.Pin = RF_SW_CTRL3_PIN;
 8000b8a:	2308      	movs	r3, #8
 8000b8c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL3_GPIO_PORT, &gpio_init_structure);
 8000b8e:	1d3b      	adds	r3, r7, #4
 8000b90:	4619      	mov	r1, r3
 8000b92:	480b      	ldr	r0, [pc, #44]	@ (8000bc0 <BSP_RADIO_Init+0x78>)
 8000b94:	f001 f9e6 	bl	8001f64 <HAL_GPIO_Init>

  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8000b98:	2200      	movs	r2, #0
 8000b9a:	2120      	movs	r1, #32
 8000b9c:	4808      	ldr	r0, [pc, #32]	@ (8000bc0 <BSP_RADIO_Init+0x78>)
 8000b9e:	f001 fb41 	bl	8002224 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8000ba2:	2200      	movs	r2, #0
 8000ba4:	2110      	movs	r1, #16
 8000ba6:	4806      	ldr	r0, [pc, #24]	@ (8000bc0 <BSP_RADIO_Init+0x78>)
 8000ba8:	f001 fb3c 	bl	8002224 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET); 
 8000bac:	2200      	movs	r2, #0
 8000bae:	2108      	movs	r1, #8
 8000bb0:	4803      	ldr	r0, [pc, #12]	@ (8000bc0 <BSP_RADIO_Init+0x78>)
 8000bb2:	f001 fb37 	bl	8002224 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000bb6:	2300      	movs	r3, #0
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3718      	adds	r7, #24
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	48000800 	.word	0x48000800

08000bc4 <BSP_RADIO_ConfigRFSwitch>:
  *           @arg RADIO_SWITCH_RFO_LP
  *           @arg RADIO_SWITCH_RFO_HP
  * @retval BSP status
  */
int32_t BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)
{
 8000bc4:	b580      	push	{r7, lr}
 8000bc6:	b082      	sub	sp, #8
 8000bc8:	af00      	add	r7, sp, #0
 8000bca:	4603      	mov	r3, r0
 8000bcc:	71fb      	strb	r3, [r7, #7]
  switch (Config)
 8000bce:	79fb      	ldrb	r3, [r7, #7]
 8000bd0:	2b03      	cmp	r3, #3
 8000bd2:	d84b      	bhi.n	8000c6c <BSP_RADIO_ConfigRFSwitch+0xa8>
 8000bd4:	a201      	add	r2, pc, #4	@ (adr r2, 8000bdc <BSP_RADIO_ConfigRFSwitch+0x18>)
 8000bd6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bda:	bf00      	nop
 8000bdc:	08000bed 	.word	0x08000bed
 8000be0:	08000c0d 	.word	0x08000c0d
 8000be4:	08000c2d 	.word	0x08000c2d
 8000be8:	08000c4d 	.word	0x08000c4d
  {
    case RADIO_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_RESET);
 8000bec:	2200      	movs	r2, #0
 8000bee:	2108      	movs	r1, #8
 8000bf0:	4821      	ldr	r0, [pc, #132]	@ (8000c78 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000bf2:	f001 fb17 	bl	8002224 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8000bf6:	2200      	movs	r2, #0
 8000bf8:	2110      	movs	r1, #16
 8000bfa:	481f      	ldr	r0, [pc, #124]	@ (8000c78 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000bfc:	f001 fb12 	bl	8002224 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8000c00:	2200      	movs	r2, #0
 8000c02:	2120      	movs	r1, #32
 8000c04:	481c      	ldr	r0, [pc, #112]	@ (8000c78 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000c06:	f001 fb0d 	bl	8002224 <HAL_GPIO_WritePin>
      break;      
 8000c0a:	e030      	b.n	8000c6e <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8000c0c:	2201      	movs	r2, #1
 8000c0e:	2108      	movs	r1, #8
 8000c10:	4819      	ldr	r0, [pc, #100]	@ (8000c78 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000c12:	f001 fb07 	bl	8002224 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8000c16:	2201      	movs	r2, #1
 8000c18:	2110      	movs	r1, #16
 8000c1a:	4817      	ldr	r0, [pc, #92]	@ (8000c78 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000c1c:	f001 fb02 	bl	8002224 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET); 
 8000c20:	2200      	movs	r2, #0
 8000c22:	2120      	movs	r1, #32
 8000c24:	4814      	ldr	r0, [pc, #80]	@ (8000c78 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000c26:	f001 fafd 	bl	8002224 <HAL_GPIO_WritePin>
      break;
 8000c2a:	e020      	b.n	8000c6e <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_LP:
    {
      /*Turns On in Tx Low Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	2108      	movs	r1, #8
 8000c30:	4811      	ldr	r0, [pc, #68]	@ (8000c78 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000c32:	f001 faf7 	bl	8002224 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET); 
 8000c36:	2201      	movs	r2, #1
 8000c38:	2110      	movs	r1, #16
 8000c3a:	480f      	ldr	r0, [pc, #60]	@ (8000c78 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000c3c:	f001 faf2 	bl	8002224 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8000c40:	2201      	movs	r2, #1
 8000c42:	2120      	movs	r1, #32
 8000c44:	480c      	ldr	r0, [pc, #48]	@ (8000c78 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000c46:	f001 faed 	bl	8002224 <HAL_GPIO_WritePin>
      break;
 8000c4a:	e010      	b.n	8000c6e <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    case RADIO_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL3_GPIO_PORT, RF_SW_CTRL3_PIN, GPIO_PIN_SET);
 8000c4c:	2201      	movs	r2, #1
 8000c4e:	2108      	movs	r1, #8
 8000c50:	4809      	ldr	r0, [pc, #36]	@ (8000c78 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000c52:	f001 fae7 	bl	8002224 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET); 
 8000c56:	2200      	movs	r2, #0
 8000c58:	2110      	movs	r1, #16
 8000c5a:	4807      	ldr	r0, [pc, #28]	@ (8000c78 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000c5c:	f001 fae2 	bl	8002224 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET); 
 8000c60:	2201      	movs	r2, #1
 8000c62:	2120      	movs	r1, #32
 8000c64:	4804      	ldr	r0, [pc, #16]	@ (8000c78 <BSP_RADIO_ConfigRFSwitch+0xb4>)
 8000c66:	f001 fadd 	bl	8002224 <HAL_GPIO_WritePin>
      break;
 8000c6a:	e000      	b.n	8000c6e <BSP_RADIO_ConfigRFSwitch+0xaa>
    }
    default:
      break;    
 8000c6c:	bf00      	nop
  }  

  return BSP_ERROR_NONE;
 8000c6e:	2300      	movs	r3, #0
}
 8000c70:	4618      	mov	r0, r3
 8000c72:	3708      	adds	r7, #8
 8000c74:	46bd      	mov	sp, r7
 8000c76:	bd80      	pop	{r7, pc}
 8000c78:	48000800 	.word	0x48000800

08000c7c <BSP_RADIO_GetTxConfig>:
  *  RADIO_CONF_RFO_LP_HP
  *  RADIO_CONF_RFO_LP
  *  RADIO_CONF_RFO_HP
  */
int32_t BSP_RADIO_GetTxConfig(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  return RADIO_CONF_RFO_LP_HP;
 8000c80:	2300      	movs	r3, #0
}
 8000c82:	4618      	mov	r0, r3
 8000c84:	46bd      	mov	sp, r7
 8000c86:	bc80      	pop	{r7}
 8000c88:	4770      	bx	lr

08000c8a <BSP_RADIO_IsTCXO>:
  * @retval
  *  RADIO_CONF_TCXO_NOT_SUPPORTED
  *  RADIO_CONF_TCXO_SUPPORTED
  */
int32_t BSP_RADIO_IsTCXO(void)
{
 8000c8a:	b480      	push	{r7}
 8000c8c:	af00      	add	r7, sp, #0
  return RADIO_CONF_TCXO_SUPPORTED;
 8000c8e:	2301      	movs	r3, #1
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	46bd      	mov	sp, r7
 8000c94:	bc80      	pop	{r7}
 8000c96:	4770      	bx	lr

08000c98 <BSP_RADIO_IsDCDC>:
  * @retval
  *  RADIO_CONF_DCDC_NOT_SUPPORTED
  *  RADIO_CONF_DCDC_SUPPORTED  
  */
int32_t BSP_RADIO_IsDCDC(void)
{
 8000c98:	b480      	push	{r7}
 8000c9a:	af00      	add	r7, sp, #0
  return RADIO_CONF_DCDC_SUPPORTED;
 8000c9c:	2301      	movs	r3, #1
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	46bd      	mov	sp, r7
 8000ca2:	bc80      	pop	{r7}
 8000ca4:	4770      	bx	lr

08000ca6 <BSP_RADIO_GetRFOMaxPowerConfig>:
  * @retval
  *    RADIO_CONF_RFO_LP_MAX_15_dBm for LP mode
  *    RADIO_CONF_RFO_HP_MAX_22_dBm for HP mode
  */
int32_t BSP_RADIO_GetRFOMaxPowerConfig(BSP_RADIO_RFOMaxPowerConfig_TypeDef Config)
{
 8000ca6:	b480      	push	{r7}
 8000ca8:	b085      	sub	sp, #20
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	4603      	mov	r3, r0
 8000cae:	71fb      	strb	r3, [r7, #7]
  int32_t ret;

  if(Config == RADIO_RFO_LP_MAXPOWER)
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	2b00      	cmp	r3, #0
 8000cb4:	d102      	bne.n	8000cbc <BSP_RADIO_GetRFOMaxPowerConfig+0x16>
  {
    ret = RADIO_CONF_RFO_LP_MAX_15_dBm;
 8000cb6:	230f      	movs	r3, #15
 8000cb8:	60fb      	str	r3, [r7, #12]
 8000cba:	e001      	b.n	8000cc0 <BSP_RADIO_GetRFOMaxPowerConfig+0x1a>
  }
  else
  {
    ret = RADIO_CONF_RFO_HP_MAX_22_dBm;
 8000cbc:	2316      	movs	r3, #22
 8000cbe:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8000cc0:	68fb      	ldr	r3, [r7, #12]
}
 8000cc2:	4618      	mov	r0, r3
 8000cc4:	3714      	adds	r7, #20
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	bc80      	pop	{r7}
 8000cca:	4770      	bx	lr

08000ccc <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8000ccc:	b580      	push	{r7, lr}
 8000cce:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_Init();
 8000cd0:	f7ff ff3a 	bl	8000b48 <BSP_RADIO_Init>
 8000cd4:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_Init_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_Init_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8000cd6:	4618      	mov	r0, r3
 8000cd8:	bd80      	pop	{r7, pc}

08000cda <RBI_ConfigRFSwitch>:
  return retcode;
#endif  /* USE_BSP_DRIVER */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8000cda:	b580      	push	{r7, lr}
 8000cdc:	b082      	sub	sp, #8
 8000cde:	af00      	add	r7, sp, #0
 8000ce0:	4603      	mov	r3, r0
 8000ce2:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_ConfigRFSwitch((BSP_RADIO_Switch_TypeDef) Config);
 8000ce4:	79fb      	ldrb	r3, [r7, #7]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff ff6c 	bl	8000bc4 <BSP_RADIO_ConfigRFSwitch>
 8000cec:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_ConfigRFSwitch_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8000cee:	4618      	mov	r0, r3
 8000cf0:	3708      	adds	r7, #8
 8000cf2:	46bd      	mov	sp, r7
 8000cf4:	bd80      	pop	{r7, pc}

08000cf6 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8000cf6:	b580      	push	{r7, lr}
 8000cf8:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetTxConfig();
 8000cfa:	f7ff ffbf 	bl	8000c7c <BSP_RADIO_GetTxConfig>
 8000cfe:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_GetTxConfig_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_GetTxConfig_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER */
}
 8000d00:	4618      	mov	r0, r3
 8000d02:	bd80      	pop	{r7, pc}

08000d04 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsTCXO();
 8000d08:	f7ff ffbf 	bl	8000c8a <BSP_RADIO_IsTCXO>
 8000d0c:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsTCXO_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsTCXO_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8000d0e:	4618      	mov	r0, r3
 8000d10:	bd80      	pop	{r7, pc}

08000d12 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8000d12:	b580      	push	{r7, lr}
 8000d14:	af00      	add	r7, sp, #0
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_IsDCDC();
 8000d16:	f7ff ffbf 	bl	8000c98 <BSP_RADIO_IsDCDC>
 8000d1a:	4603      	mov	r3, r0
  /* USER CODE BEGIN RBI_IsDCDC_2 */
#warning user to provide its board code or to call his board driver functions
  /* USER CODE END RBI_IsDCDC_2 */
  return retcode;
#endif  /* USE_BSP_DRIVER  */
}
 8000d1c:	4618      	mov	r0, r3
 8000d1e:	bd80      	pop	{r7, pc}

08000d20 <RBI_GetRFOMaxPowerConfig>:

int32_t RBI_GetRFOMaxPowerConfig(RBI_RFOMaxPowerConfig_TypeDef Config)
{
 8000d20:	b580      	push	{r7, lr}
 8000d22:	b082      	sub	sp, #8
 8000d24:	af00      	add	r7, sp, #0
 8000d26:	4603      	mov	r3, r0
 8000d28:	71fb      	strb	r3, [r7, #7]
   * 1/ For User boards, the BSP/STM32WLxx_Nucleo/ directory can be copied and replaced in the project. The copy must then be updated depending:
   *       on board RF switch configuration (pin control, number of port etc)
   *       on TCXO configuration
   *       on DC/DC configuration
   *       on maximum output power that the board can deliver*/
  return BSP_RADIO_GetRFOMaxPowerConfig((BSP_RADIO_RFOMaxPowerConfig_TypeDef) Config);
 8000d2a:	79fb      	ldrb	r3, [r7, #7]
 8000d2c:	4618      	mov	r0, r3
 8000d2e:	f7ff ffba 	bl	8000ca6 <BSP_RADIO_GetRFOMaxPowerConfig>
 8000d32:	4603      	mov	r3, r0
    ret = 22; /*dBm*/
  }
  /* USER CODE END RBI_GetRFOMaxPowerConfig_2 */
  return ret;
#endif  /* USE_BSP_DRIVER  */
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3708      	adds	r7, #8
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}

08000d3c <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b084      	sub	sp, #16
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 8000d44:	687b      	ldr	r3, [r7, #4]
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d002      	beq.n	8000d50 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 8000d4a:	4a1d      	ldr	r2, [pc, #116]	@ (8000dc0 <SUBGRF_Init+0x84>)
 8000d4c:	687b      	ldr	r3, [r7, #4]
 8000d4e:	6013      	str	r3, [r2, #0]
    }

    RADIO_INIT();
 8000d50:	f7ff fd14 	bl	800077c <MX_SUBGHZ_Init>

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 8000d54:	2002      	movs	r0, #2
 8000d56:	f000 ff0b 	bl	8001b70 <Radio_SMPS_Set>

    ImageCalibrated = false;
 8000d5a:	4b1a      	ldr	r3, [pc, #104]	@ (8000dc4 <SUBGRF_Init+0x88>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 8000d60:	2000      	movs	r0, #0
 8000d62:	f000 f8b9 	bl	8000ed8 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 8000d66:	f7ff ffcd 	bl	8000d04 <RBI_IsTCXO>
 8000d6a:	4603      	mov	r3, r0
 8000d6c:	2b01      	cmp	r3, #1
 8000d6e:	d10e      	bne.n	8000d8e <SUBGRF_Init+0x52>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RF_WAKEUP_TIME << 6 );// 100 ms
 8000d70:	2140      	movs	r1, #64	@ 0x40
 8000d72:	2001      	movs	r0, #1
 8000d74:	f000 fa24 	bl	80011c0 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8000d78:	2100      	movs	r1, #0
 8000d7a:	f640 1011 	movw	r0, #2321	@ 0x911
 8000d7e:	f000 fd29 	bl	80017d4 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 8000d82:	237f      	movs	r3, #127	@ 0x7f
 8000d84:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8000d86:	7b38      	ldrb	r0, [r7, #12]
 8000d88:	f000 f928 	bl	8000fdc <SUBGRF_Calibrate>
 8000d8c:	e009      	b.n	8000da2 <SUBGRF_Init+0x66>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8000d8e:	2120      	movs	r1, #32
 8000d90:	f640 1011 	movw	r0, #2321	@ 0x911
 8000d94:	f000 fd1e 	bl	80017d4 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8000d98:	2120      	movs	r1, #32
 8000d9a:	f640 1012 	movw	r0, #2322	@ 0x912
 8000d9e:	f000 fd19 	bl	80017d4 <SUBGRF_WriteRegister>
    }

    /* WORKAROUND - Trimming the output voltage power_ldo to 3.3V */
    SUBGRF_WriteRegister(REG_DRV_CTRL, 0x7 << 1);
 8000da2:	210e      	movs	r1, #14
 8000da4:	f640 101f 	movw	r0, #2335	@ 0x91f
 8000da8:	f000 fd14 	bl	80017d4 <SUBGRF_WriteRegister>

    /* Init RF Switch */
    RBI_Init();
 8000dac:	f7ff ff8e 	bl	8000ccc <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8000db0:	4b05      	ldr	r3, [pc, #20]	@ (8000dc8 <SUBGRF_Init+0x8c>)
 8000db2:	2201      	movs	r2, #1
 8000db4:	701a      	strb	r2, [r3, #0]
}
 8000db6:	bf00      	nop
 8000db8:	3710      	adds	r7, #16
 8000dba:	46bd      	mov	sp, r7
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	2000016c 	.word	0x2000016c
 8000dc4:	2000016b 	.word	0x2000016b
 8000dc8:	20000168 	.word	0x20000168

08000dcc <SUBGRF_SetPayload>:
{
    return OperatingMode;
}

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8000dcc:	b580      	push	{r7, lr}
 8000dce:	b082      	sub	sp, #8
 8000dd0:	af00      	add	r7, sp, #0
 8000dd2:	6078      	str	r0, [r7, #4]
 8000dd4:	460b      	mov	r3, r1
 8000dd6:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 8000dd8:	78fb      	ldrb	r3, [r7, #3]
 8000dda:	461a      	mov	r2, r3
 8000ddc:	6879      	ldr	r1, [r7, #4]
 8000dde:	2000      	movs	r0, #0
 8000de0:	f000 fd42 	bl	8001868 <SUBGRF_WriteBuffer>
}
 8000de4:	bf00      	nop
 8000de6:	3708      	adds	r7, #8
 8000de8:	46bd      	mov	sp, r7
 8000dea:	bd80      	pop	{r7, pc}

08000dec <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	b086      	sub	sp, #24
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	60f8      	str	r0, [r7, #12]
 8000df4:	60b9      	str	r1, [r7, #8]
 8000df6:	4613      	mov	r3, r2
 8000df8:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 8000dfa:	2300      	movs	r3, #0
 8000dfc:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 8000dfe:	f107 0317 	add.w	r3, r7, #23
 8000e02:	4619      	mov	r1, r3
 8000e04:	68b8      	ldr	r0, [r7, #8]
 8000e06:	f000 fcb9 	bl	800177c <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	781b      	ldrb	r3, [r3, #0]
 8000e0e:	79fa      	ldrb	r2, [r7, #7]
 8000e10:	429a      	cmp	r2, r3
 8000e12:	d201      	bcs.n	8000e18 <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 8000e14:	2301      	movs	r3, #1
 8000e16:	e007      	b.n	8000e28 <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 8000e18:	7df8      	ldrb	r0, [r7, #23]
 8000e1a:	68bb      	ldr	r3, [r7, #8]
 8000e1c:	781b      	ldrb	r3, [r3, #0]
 8000e1e:	461a      	mov	r2, r3
 8000e20:	68f9      	ldr	r1, [r7, #12]
 8000e22:	f000 fd43 	bl	80018ac <SUBGRF_ReadBuffer>

    return 0;
 8000e26:	2300      	movs	r3, #0
}
 8000e28:	4618      	mov	r0, r3
 8000e2a:	3718      	adds	r7, #24
 8000e2c:	46bd      	mov	sp, r7
 8000e2e:	bd80      	pop	{r7, pc}

08000e30 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 8000e30:	b580      	push	{r7, lr}
 8000e32:	b084      	sub	sp, #16
 8000e34:	af00      	add	r7, sp, #0
 8000e36:	60f8      	str	r0, [r7, #12]
 8000e38:	460b      	mov	r3, r1
 8000e3a:	607a      	str	r2, [r7, #4]
 8000e3c:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 8000e3e:	7afb      	ldrb	r3, [r7, #11]
 8000e40:	4619      	mov	r1, r3
 8000e42:	68f8      	ldr	r0, [r7, #12]
 8000e44:	f7ff ffc2 	bl	8000dcc <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 8000e48:	6878      	ldr	r0, [r7, #4]
 8000e4a:	f000 f861 	bl	8000f10 <SUBGRF_SetTx>
}
 8000e4e:	bf00      	nop
 8000e50:	3710      	adds	r7, #16
 8000e52:	46bd      	mov	sp, r7
 8000e54:	bd80      	pop	{r7, pc}

08000e56 <SUBGRF_SetCrcSeed>:
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
    return 0;
}

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8000e56:	b580      	push	{r7, lr}
 8000e58:	b084      	sub	sp, #16
 8000e5a:	af00      	add	r7, sp, #0
 8000e5c:	4603      	mov	r3, r0
 8000e5e:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8000e60:	88fb      	ldrh	r3, [r7, #6]
 8000e62:	0a1b      	lsrs	r3, r3, #8
 8000e64:	b29b      	uxth	r3, r3
 8000e66:	b2db      	uxtb	r3, r3
 8000e68:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 8000e6a:	88fb      	ldrh	r3, [r7, #6]
 8000e6c:	b2db      	uxtb	r3, r3
 8000e6e:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8000e70:	f000 fa2a 	bl	80012c8 <SUBGRF_GetPacketType>
 8000e74:	4603      	mov	r3, r0
 8000e76:	2b00      	cmp	r3, #0
 8000e78:	d108      	bne.n	8000e8c <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 8000e7a:	f107 030c 	add.w	r3, r7, #12
 8000e7e:	2202      	movs	r2, #2
 8000e80:	4619      	mov	r1, r3
 8000e82:	f240 60bc 	movw	r0, #1724	@ 0x6bc
 8000e86:	f000 fccd 	bl	8001824 <SUBGRF_WriteRegisters>
            break;
 8000e8a:	e000      	b.n	8000e8e <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 8000e8c:	bf00      	nop
    }
}
 8000e8e:	bf00      	nop
 8000e90:	3710      	adds	r7, #16
 8000e92:	46bd      	mov	sp, r7
 8000e94:	bd80      	pop	{r7, pc}

08000e96 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8000e96:	b580      	push	{r7, lr}
 8000e98:	b084      	sub	sp, #16
 8000e9a:	af00      	add	r7, sp, #0
 8000e9c:	4603      	mov	r3, r0
 8000e9e:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8000ea0:	88fb      	ldrh	r3, [r7, #6]
 8000ea2:	0a1b      	lsrs	r3, r3, #8
 8000ea4:	b29b      	uxth	r3, r3
 8000ea6:	b2db      	uxtb	r3, r3
 8000ea8:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 8000eaa:	88fb      	ldrh	r3, [r7, #6]
 8000eac:	b2db      	uxtb	r3, r3
 8000eae:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8000eb0:	f000 fa0a 	bl	80012c8 <SUBGRF_GetPacketType>
 8000eb4:	4603      	mov	r3, r0
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	d108      	bne.n	8000ecc <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 8000eba:	f107 030c 	add.w	r3, r7, #12
 8000ebe:	2202      	movs	r2, #2
 8000ec0:	4619      	mov	r1, r3
 8000ec2:	f240 60be 	movw	r0, #1726	@ 0x6be
 8000ec6:	f000 fcad 	bl	8001824 <SUBGRF_WriteRegisters>
            break;
 8000eca:	e000      	b.n	8000ece <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 8000ecc:	bf00      	nop
    }
}
 8000ece:	bf00      	nop
 8000ed0:	3710      	adds	r7, #16
 8000ed2:	46bd      	mov	sp, r7
 8000ed4:	bd80      	pop	{r7, pc}
	...

08000ed8 <SUBGRF_SetStandby>:
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
    OperatingMode = MODE_SLEEP;
}

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	b082      	sub	sp, #8
 8000edc:	af00      	add	r7, sp, #0
 8000ede:	4603      	mov	r3, r0
 8000ee0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 8000ee2:	1dfb      	adds	r3, r7, #7
 8000ee4:	2201      	movs	r2, #1
 8000ee6:	4619      	mov	r1, r3
 8000ee8:	2080      	movs	r0, #128	@ 0x80
 8000eea:	f000 fd01 	bl	80018f0 <SUBGRF_WriteCommand>
    if( standbyConfig == STDBY_RC )
 8000eee:	79fb      	ldrb	r3, [r7, #7]
 8000ef0:	2b00      	cmp	r3, #0
 8000ef2:	d103      	bne.n	8000efc <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8000ef4:	4b05      	ldr	r3, [pc, #20]	@ (8000f0c <SUBGRF_SetStandby+0x34>)
 8000ef6:	2201      	movs	r2, #1
 8000ef8:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8000efa:	e002      	b.n	8000f02 <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8000efc:	4b03      	ldr	r3, [pc, #12]	@ (8000f0c <SUBGRF_SetStandby+0x34>)
 8000efe:	2202      	movs	r2, #2
 8000f00:	701a      	strb	r2, [r3, #0]
}
 8000f02:	bf00      	nop
 8000f04:	3708      	adds	r7, #8
 8000f06:	46bd      	mov	sp, r7
 8000f08:	bd80      	pop	{r7, pc}
 8000f0a:	bf00      	nop
 8000f0c:	20000168 	.word	0x20000168

08000f10 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8000f10:	b580      	push	{r7, lr}
 8000f12:	b084      	sub	sp, #16
 8000f14:	af00      	add	r7, sp, #0
 8000f16:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8000f18:	4b0c      	ldr	r3, [pc, #48]	@ (8000f4c <SUBGRF_SetTx+0x3c>)
 8000f1a:	2204      	movs	r2, #4
 8000f1c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8000f1e:	687b      	ldr	r3, [r7, #4]
 8000f20:	0c1b      	lsrs	r3, r3, #16
 8000f22:	b2db      	uxtb	r3, r3
 8000f24:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	0a1b      	lsrs	r3, r3, #8
 8000f2a:	b2db      	uxtb	r3, r3
 8000f2c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	b2db      	uxtb	r3, r3
 8000f32:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8000f34:	f107 030c 	add.w	r3, r7, #12
 8000f38:	2203      	movs	r2, #3
 8000f3a:	4619      	mov	r1, r3
 8000f3c:	2083      	movs	r0, #131	@ 0x83
 8000f3e:	f000 fcd7 	bl	80018f0 <SUBGRF_WriteCommand>
}
 8000f42:	bf00      	nop
 8000f44:	3710      	adds	r7, #16
 8000f46:	46bd      	mov	sp, r7
 8000f48:	bd80      	pop	{r7, pc}
 8000f4a:	bf00      	nop
 8000f4c:	20000168 	.word	0x20000168

08000f50 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8000f50:	b580      	push	{r7, lr}
 8000f52:	b084      	sub	sp, #16
 8000f54:	af00      	add	r7, sp, #0
 8000f56:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 8000f58:	4b0c      	ldr	r3, [pc, #48]	@ (8000f8c <SUBGRF_SetRx+0x3c>)
 8000f5a:	2205      	movs	r2, #5
 8000f5c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8000f5e:	687b      	ldr	r3, [r7, #4]
 8000f60:	0c1b      	lsrs	r3, r3, #16
 8000f62:	b2db      	uxtb	r3, r3
 8000f64:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8000f66:	687b      	ldr	r3, [r7, #4]
 8000f68:	0a1b      	lsrs	r3, r3, #8
 8000f6a:	b2db      	uxtb	r3, r3
 8000f6c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8000f6e:	687b      	ldr	r3, [r7, #4]
 8000f70:	b2db      	uxtb	r3, r3
 8000f72:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8000f74:	f107 030c 	add.w	r3, r7, #12
 8000f78:	2203      	movs	r2, #3
 8000f7a:	4619      	mov	r1, r3
 8000f7c:	2082      	movs	r0, #130	@ 0x82
 8000f7e:	f000 fcb7 	bl	80018f0 <SUBGRF_WriteCommand>
}
 8000f82:	bf00      	nop
 8000f84:	3710      	adds	r7, #16
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}
 8000f8a:	bf00      	nop
 8000f8c:	20000168 	.word	0x20000168

08000f90 <SUBGRF_SetStopRxTimerOnPreambleDetect>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
}

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 8000f90:	b580      	push	{r7, lr}
 8000f92:	b082      	sub	sp, #8
 8000f94:	af00      	add	r7, sp, #0
 8000f96:	4603      	mov	r3, r0
 8000f98:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 8000f9a:	1dfb      	adds	r3, r7, #7
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	4619      	mov	r1, r3
 8000fa0:	209f      	movs	r0, #159	@ 0x9f
 8000fa2:	f000 fca5 	bl	80018f0 <SUBGRF_WriteCommand>
}
 8000fa6:	bf00      	nop
 8000fa8:	3708      	adds	r7, #8
 8000faa:	46bd      	mov	sp, r7
 8000fac:	bd80      	pop	{r7, pc}

08000fae <SUBGRF_SetRegulatorMode>:
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
    }
}

void SUBGRF_SetRegulatorMode( void )
{
 8000fae:	b580      	push	{r7, lr}
 8000fb0:	b082      	sub	sp, #8
 8000fb2:	af00      	add	r7, sp, #0
    RadioRegulatorMode_t mode;

    if ( ( 1UL == RBI_IsDCDC() ) && ( 1UL == DCDC_ENABLE ) )
 8000fb4:	f7ff fead 	bl	8000d12 <RBI_IsDCDC>
 8000fb8:	4603      	mov	r3, r0
 8000fba:	2b01      	cmp	r3, #1
 8000fbc:	d102      	bne.n	8000fc4 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8000fbe:	2301      	movs	r3, #1
 8000fc0:	71fb      	strb	r3, [r7, #7]
 8000fc2:	e001      	b.n	8000fc8 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	71fb      	strb	r3, [r7, #7]
    }
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8000fc8:	1dfb      	adds	r3, r7, #7
 8000fca:	2201      	movs	r2, #1
 8000fcc:	4619      	mov	r1, r3
 8000fce:	2096      	movs	r0, #150	@ 0x96
 8000fd0:	f000 fc8e 	bl	80018f0 <SUBGRF_WriteCommand>
}
 8000fd4:	bf00      	nop
 8000fd6:	3708      	adds	r7, #8
 8000fd8:	46bd      	mov	sp, r7
 8000fda:	bd80      	pop	{r7, pc}

08000fdc <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8000fdc:	b580      	push	{r7, lr}
 8000fde:	b084      	sub	sp, #16
 8000fe0:	af00      	add	r7, sp, #0
 8000fe2:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8000fe4:	793b      	ldrb	r3, [r7, #4]
 8000fe6:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8000fea:	b2db      	uxtb	r3, r3
 8000fec:	b25b      	sxtb	r3, r3
 8000fee:	019b      	lsls	r3, r3, #6
 8000ff0:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8000ff2:	793b      	ldrb	r3, [r7, #4]
 8000ff4:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8000ff8:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8000ffa:	b25b      	sxtb	r3, r3
 8000ffc:	015b      	lsls	r3, r3, #5
 8000ffe:	b25b      	sxtb	r3, r3
 8001000:	4313      	orrs	r3, r2
 8001002:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8001004:	793b      	ldrb	r3, [r7, #4]
 8001006:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800100a:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 800100c:	b25b      	sxtb	r3, r3
 800100e:	011b      	lsls	r3, r3, #4
 8001010:	b25b      	sxtb	r3, r3
 8001012:	4313      	orrs	r3, r2
 8001014:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8001016:	793b      	ldrb	r3, [r7, #4]
 8001018:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 800101c:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 800101e:	b25b      	sxtb	r3, r3
 8001020:	00db      	lsls	r3, r3, #3
 8001022:	b25b      	sxtb	r3, r3
 8001024:	4313      	orrs	r3, r2
 8001026:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8001028:	793b      	ldrb	r3, [r7, #4]
 800102a:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800102e:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8001030:	b25b      	sxtb	r3, r3
 8001032:	009b      	lsls	r3, r3, #2
 8001034:	b25b      	sxtb	r3, r3
 8001036:	4313      	orrs	r3, r2
 8001038:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 800103a:	793b      	ldrb	r3, [r7, #4]
 800103c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8001040:	b2db      	uxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8001042:	b25b      	sxtb	r3, r3
 8001044:	005b      	lsls	r3, r3, #1
 8001046:	b25b      	sxtb	r3, r3
 8001048:	4313      	orrs	r3, r2
 800104a:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 800104c:	793b      	ldrb	r3, [r7, #4]
 800104e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8001052:	b2db      	uxtb	r3, r3
 8001054:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8001056:	4313      	orrs	r3, r2
 8001058:	b25b      	sxtb	r3, r3
 800105a:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 800105c:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 800105e:	f107 030f 	add.w	r3, r7, #15
 8001062:	2201      	movs	r2, #1
 8001064:	4619      	mov	r1, r3
 8001066:	2089      	movs	r0, #137	@ 0x89
 8001068:	f000 fc42 	bl	80018f0 <SUBGRF_WriteCommand>
}
 800106c:	bf00      	nop
 800106e:	3710      	adds	r7, #16
 8001070:	46bd      	mov	sp, r7
 8001072:	bd80      	pop	{r7, pc}

08001074 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b084      	sub	sp, #16
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	4a1d      	ldr	r2, [pc, #116]	@ (80010f4 <SUBGRF_CalibrateImage+0x80>)
 8001080:	4293      	cmp	r3, r2
 8001082:	d904      	bls.n	800108e <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8001084:	23e1      	movs	r3, #225	@ 0xe1
 8001086:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8001088:	23e9      	movs	r3, #233	@ 0xe9
 800108a:	737b      	strb	r3, [r7, #13]
 800108c:	e027      	b.n	80010de <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 850000000 )
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	4a19      	ldr	r2, [pc, #100]	@ (80010f8 <SUBGRF_CalibrateImage+0x84>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d904      	bls.n	80010a0 <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8001096:	23d7      	movs	r3, #215	@ 0xd7
 8001098:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 800109a:	23db      	movs	r3, #219	@ 0xdb
 800109c:	737b      	strb	r3, [r7, #13]
 800109e:	e01e      	b.n	80010de <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 770000000 )
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	4a16      	ldr	r2, [pc, #88]	@ (80010fc <SUBGRF_CalibrateImage+0x88>)
 80010a4:	4293      	cmp	r3, r2
 80010a6:	d904      	bls.n	80010b2 <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 80010a8:	23c1      	movs	r3, #193	@ 0xc1
 80010aa:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 80010ac:	23c5      	movs	r3, #197	@ 0xc5
 80010ae:	737b      	strb	r3, [r7, #13]
 80010b0:	e015      	b.n	80010de <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 460000000 )
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a12      	ldr	r2, [pc, #72]	@ (8001100 <SUBGRF_CalibrateImage+0x8c>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d904      	bls.n	80010c4 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 80010ba:	2375      	movs	r3, #117	@ 0x75
 80010bc:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 80010be:	2381      	movs	r3, #129	@ 0x81
 80010c0:	737b      	strb	r3, [r7, #13]
 80010c2:	e00c      	b.n	80010de <SUBGRF_CalibrateImage+0x6a>
    }
    else if( freq > 425000000 )
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	4a0f      	ldr	r2, [pc, #60]	@ (8001104 <SUBGRF_CalibrateImage+0x90>)
 80010c8:	4293      	cmp	r3, r2
 80010ca:	d904      	bls.n	80010d6 <SUBGRF_CalibrateImage+0x62>
    {
        calFreq[0] = 0x6B;
 80010cc:	236b      	movs	r3, #107	@ 0x6b
 80010ce:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 80010d0:	236f      	movs	r3, #111	@ 0x6f
 80010d2:	737b      	strb	r3, [r7, #13]
 80010d4:	e003      	b.n	80010de <SUBGRF_CalibrateImage+0x6a>
    }
    else /* freq <= 425000000*/
    {
        /* [ 156MHz - 171MHz ] */
        calFreq[0] = 0x29;
 80010d6:	2329      	movs	r3, #41	@ 0x29
 80010d8:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x2B ;
 80010da:	232b      	movs	r3, #43	@ 0x2b
 80010dc:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 80010de:	f107 030c 	add.w	r3, r7, #12
 80010e2:	2202      	movs	r2, #2
 80010e4:	4619      	mov	r1, r3
 80010e6:	2098      	movs	r0, #152	@ 0x98
 80010e8:	f000 fc02 	bl	80018f0 <SUBGRF_WriteCommand>
}
 80010ec:	bf00      	nop
 80010ee:	3710      	adds	r7, #16
 80010f0:	46bd      	mov	sp, r7
 80010f2:	bd80      	pop	{r7, pc}
 80010f4:	35a4e900 	.word	0x35a4e900
 80010f8:	32a9f880 	.word	0x32a9f880
 80010fc:	2de54480 	.word	0x2de54480
 8001100:	1b6b0b00 	.word	0x1b6b0b00
 8001104:	1954fc40 	.word	0x1954fc40

08001108 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8001108:	b590      	push	{r4, r7, lr}
 800110a:	b085      	sub	sp, #20
 800110c:	af00      	add	r7, sp, #0
 800110e:	4604      	mov	r4, r0
 8001110:	4608      	mov	r0, r1
 8001112:	4611      	mov	r1, r2
 8001114:	461a      	mov	r2, r3
 8001116:	4623      	mov	r3, r4
 8001118:	71fb      	strb	r3, [r7, #7]
 800111a:	4603      	mov	r3, r0
 800111c:	71bb      	strb	r3, [r7, #6]
 800111e:	460b      	mov	r3, r1
 8001120:	717b      	strb	r3, [r7, #5]
 8001122:	4613      	mov	r3, r2
 8001124:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8001126:	79fb      	ldrb	r3, [r7, #7]
 8001128:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 800112a:	79bb      	ldrb	r3, [r7, #6]
 800112c:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 800112e:	797b      	ldrb	r3, [r7, #5]
 8001130:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8001132:	793b      	ldrb	r3, [r7, #4]
 8001134:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8001136:	f107 030c 	add.w	r3, r7, #12
 800113a:	2204      	movs	r2, #4
 800113c:	4619      	mov	r1, r3
 800113e:	2095      	movs	r0, #149	@ 0x95
 8001140:	f000 fbd6 	bl	80018f0 <SUBGRF_WriteCommand>
}
 8001144:	bf00      	nop
 8001146:	3714      	adds	r7, #20
 8001148:	46bd      	mov	sp, r7
 800114a:	bd90      	pop	{r4, r7, pc}

0800114c <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 800114c:	b590      	push	{r4, r7, lr}
 800114e:	b085      	sub	sp, #20
 8001150:	af00      	add	r7, sp, #0
 8001152:	4604      	mov	r4, r0
 8001154:	4608      	mov	r0, r1
 8001156:	4611      	mov	r1, r2
 8001158:	461a      	mov	r2, r3
 800115a:	4623      	mov	r3, r4
 800115c:	80fb      	strh	r3, [r7, #6]
 800115e:	4603      	mov	r3, r0
 8001160:	80bb      	strh	r3, [r7, #4]
 8001162:	460b      	mov	r3, r1
 8001164:	807b      	strh	r3, [r7, #2]
 8001166:	4613      	mov	r3, r2
 8001168:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 800116a:	88fb      	ldrh	r3, [r7, #6]
 800116c:	0a1b      	lsrs	r3, r3, #8
 800116e:	b29b      	uxth	r3, r3
 8001170:	b2db      	uxtb	r3, r3
 8001172:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8001174:	88fb      	ldrh	r3, [r7, #6]
 8001176:	b2db      	uxtb	r3, r3
 8001178:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 800117a:	88bb      	ldrh	r3, [r7, #4]
 800117c:	0a1b      	lsrs	r3, r3, #8
 800117e:	b29b      	uxth	r3, r3
 8001180:	b2db      	uxtb	r3, r3
 8001182:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8001184:	88bb      	ldrh	r3, [r7, #4]
 8001186:	b2db      	uxtb	r3, r3
 8001188:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 800118a:	887b      	ldrh	r3, [r7, #2]
 800118c:	0a1b      	lsrs	r3, r3, #8
 800118e:	b29b      	uxth	r3, r3
 8001190:	b2db      	uxtb	r3, r3
 8001192:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8001194:	887b      	ldrh	r3, [r7, #2]
 8001196:	b2db      	uxtb	r3, r3
 8001198:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 800119a:	883b      	ldrh	r3, [r7, #0]
 800119c:	0a1b      	lsrs	r3, r3, #8
 800119e:	b29b      	uxth	r3, r3
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 80011a4:	883b      	ldrh	r3, [r7, #0]
 80011a6:	b2db      	uxtb	r3, r3
 80011a8:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 80011aa:	f107 0308 	add.w	r3, r7, #8
 80011ae:	2208      	movs	r2, #8
 80011b0:	4619      	mov	r1, r3
 80011b2:	2008      	movs	r0, #8
 80011b4:	f000 fb9c 	bl	80018f0 <SUBGRF_WriteCommand>
}
 80011b8:	bf00      	nop
 80011ba:	3714      	adds	r7, #20
 80011bc:	46bd      	mov	sp, r7
 80011be:	bd90      	pop	{r4, r7, pc}

080011c0 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b084      	sub	sp, #16
 80011c4:	af00      	add	r7, sp, #0
 80011c6:	4603      	mov	r3, r0
 80011c8:	6039      	str	r1, [r7, #0]
 80011ca:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 80011cc:	79fb      	ldrb	r3, [r7, #7]
 80011ce:	f003 0307 	and.w	r3, r3, #7
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80011d6:	683b      	ldr	r3, [r7, #0]
 80011d8:	0c1b      	lsrs	r3, r3, #16
 80011da:	b2db      	uxtb	r3, r3
 80011dc:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80011de:	683b      	ldr	r3, [r7, #0]
 80011e0:	0a1b      	lsrs	r3, r3, #8
 80011e2:	b2db      	uxtb	r3, r3
 80011e4:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 80011e6:	683b      	ldr	r3, [r7, #0]
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 80011ec:	f107 030c 	add.w	r3, r7, #12
 80011f0:	2204      	movs	r2, #4
 80011f2:	4619      	mov	r1, r3
 80011f4:	2097      	movs	r0, #151	@ 0x97
 80011f6:	f000 fb7b 	bl	80018f0 <SUBGRF_WriteCommand>
}
 80011fa:	bf00      	nop
 80011fc:	3710      	adds	r7, #16
 80011fe:	46bd      	mov	sp, r7
 8001200:	bd80      	pop	{r7, pc}
	...

08001204 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8001204:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001208:	b084      	sub	sp, #16
 800120a:	af00      	add	r7, sp, #0
 800120c:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 800120e:	2300      	movs	r3, #0
 8001210:	60fb      	str	r3, [r7, #12]

    if( ImageCalibrated == false )
 8001212:	4b1d      	ldr	r3, [pc, #116]	@ (8001288 <SUBGRF_SetRfFrequency+0x84>)
 8001214:	781b      	ldrb	r3, [r3, #0]
 8001216:	f083 0301 	eor.w	r3, r3, #1
 800121a:	b2db      	uxtb	r3, r3
 800121c:	2b00      	cmp	r3, #0
 800121e:	d005      	beq.n	800122c <SUBGRF_SetRfFrequency+0x28>
    {
        SUBGRF_CalibrateImage( frequency );
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f7ff ff27 	bl	8001074 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8001226:	4b18      	ldr	r3, [pc, #96]	@ (8001288 <SUBGRF_SetRfFrequency+0x84>)
 8001228:	2201      	movs	r2, #1
 800122a:	701a      	strb	r2, [r3, #0]
    }
    SX_FREQ_TO_CHANNEL(chan, frequency);
 800122c:	687b      	ldr	r3, [r7, #4]
 800122e:	2200      	movs	r2, #0
 8001230:	461c      	mov	r4, r3
 8001232:	4615      	mov	r5, r2
 8001234:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8001238:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800123c:	4a13      	ldr	r2, [pc, #76]	@ (800128c <SUBGRF_SetRfFrequency+0x88>)
 800123e:	f04f 0300 	mov.w	r3, #0
 8001242:	4640      	mov	r0, r8
 8001244:	4649      	mov	r1, r9
 8001246:	f7fe fff3 	bl	8000230 <__aeabi_uldivmod>
 800124a:	4602      	mov	r2, r0
 800124c:	460b      	mov	r3, r1
 800124e:	4613      	mov	r3, r2
 8001250:	60fb      	str	r3, [r7, #12]
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	0e1b      	lsrs	r3, r3, #24
 8001256:	b2db      	uxtb	r3, r3
 8001258:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 800125a:	68fb      	ldr	r3, [r7, #12]
 800125c:	0c1b      	lsrs	r3, r3, #16
 800125e:	b2db      	uxtb	r3, r3
 8001260:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8001262:	68fb      	ldr	r3, [r7, #12]
 8001264:	0a1b      	lsrs	r3, r3, #8
 8001266:	b2db      	uxtb	r3, r3
 8001268:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	b2db      	uxtb	r3, r3
 800126e:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8001270:	f107 0308 	add.w	r3, r7, #8
 8001274:	2204      	movs	r2, #4
 8001276:	4619      	mov	r1, r3
 8001278:	2086      	movs	r0, #134	@ 0x86
 800127a:	f000 fb39 	bl	80018f0 <SUBGRF_WriteCommand>
}
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001288:	2000016b 	.word	0x2000016b
 800128c:	01e84800 	.word	0x01e84800

08001290 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8001290:	b580      	push	{r7, lr}
 8001292:	b082      	sub	sp, #8
 8001294:	af00      	add	r7, sp, #0
 8001296:	4603      	mov	r3, r0
 8001298:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 800129a:	79fa      	ldrb	r2, [r7, #7]
 800129c:	4b09      	ldr	r3, [pc, #36]	@ (80012c4 <SUBGRF_SetPacketType+0x34>)
 800129e:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 80012a0:	79fb      	ldrb	r3, [r7, #7]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d104      	bne.n	80012b0 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 80012a6:	2100      	movs	r1, #0
 80012a8:	f240 60ac 	movw	r0, #1708	@ 0x6ac
 80012ac:	f000 fa92 	bl	80017d4 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 80012b0:	1dfb      	adds	r3, r7, #7
 80012b2:	2201      	movs	r2, #1
 80012b4:	4619      	mov	r1, r3
 80012b6:	208a      	movs	r0, #138	@ 0x8a
 80012b8:	f000 fb1a 	bl	80018f0 <SUBGRF_WriteCommand>
}
 80012bc:	bf00      	nop
 80012be:	3708      	adds	r7, #8
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}
 80012c4:	20000169 	.word	0x20000169

080012c8 <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 80012c8:	b480      	push	{r7}
 80012ca:	af00      	add	r7, sp, #0
    return PacketType;
 80012cc:	4b02      	ldr	r3, [pc, #8]	@ (80012d8 <SUBGRF_GetPacketType+0x10>)
 80012ce:	781b      	ldrb	r3, [r3, #0]
}
 80012d0:	4618      	mov	r0, r3
 80012d2:	46bd      	mov	sp, r7
 80012d4:	bc80      	pop	{r7}
 80012d6:	4770      	bx	lr
 80012d8:	20000169 	.word	0x20000169

080012dc <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime )
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b084      	sub	sp, #16
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	71fb      	strb	r3, [r7, #7]
 80012e6:	460b      	mov	r3, r1
 80012e8:	71bb      	strb	r3, [r7, #6]
 80012ea:	4613      	mov	r3, r2
 80012ec:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];
    int32_t max_power;

    if (paSelect == RFO_LP)
 80012ee:	79fb      	ldrb	r3, [r7, #7]
 80012f0:	2b01      	cmp	r3, #1
 80012f2:	d149      	bne.n	8001388 <SUBGRF_SetTxParams+0xac>
    {
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_LP_MAXPOWER);
 80012f4:	2000      	movs	r0, #0
 80012f6:	f7ff fd13 	bl	8000d20 <RBI_GetRFOMaxPowerConfig>
 80012fa:	60f8      	str	r0, [r7, #12]
        if (power >  max_power)
 80012fc:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001300:	68fa      	ldr	r2, [r7, #12]
 8001302:	429a      	cmp	r2, r3
 8001304:	da01      	bge.n	800130a <SUBGRF_SetTxParams+0x2e>
        {
          power = max_power;
 8001306:	68fb      	ldr	r3, [r7, #12]
 8001308:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 14)
 800130a:	68fb      	ldr	r3, [r7, #12]
 800130c:	2b0e      	cmp	r3, #14
 800130e:	d10e      	bne.n	800132e <SUBGRF_SetTxParams+0x52>
        {
            SUBGRF_SetPaConfig(0x04, 0x00, 0x01, 0x01);
 8001310:	2301      	movs	r3, #1
 8001312:	2201      	movs	r2, #1
 8001314:	2100      	movs	r1, #0
 8001316:	2004      	movs	r0, #4
 8001318:	f7ff fef6 	bl	8001108 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800131c:	79ba      	ldrb	r2, [r7, #6]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	b2db      	uxtb	r3, r3
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	b2db      	uxtb	r3, r3
 8001326:	330e      	adds	r3, #14
 8001328:	b2db      	uxtb	r3, r3
 800132a:	71bb      	strb	r3, [r7, #6]
 800132c:	e01f      	b.n	800136e <SUBGRF_SetTxParams+0x92>
        }
        else if (max_power == 10)
 800132e:	68fb      	ldr	r3, [r7, #12]
 8001330:	2b0a      	cmp	r3, #10
 8001332:	d10e      	bne.n	8001352 <SUBGRF_SetTxParams+0x76>
        {
            SUBGRF_SetPaConfig(0x01, 0x00, 0x01, 0x01);
 8001334:	2301      	movs	r3, #1
 8001336:	2201      	movs	r2, #1
 8001338:	2100      	movs	r1, #0
 800133a:	2001      	movs	r0, #1
 800133c:	f7ff fee4 	bl	8001108 <SUBGRF_SetPaConfig>
            power = 0x0D - (max_power - power);
 8001340:	79ba      	ldrb	r2, [r7, #6]
 8001342:	68fb      	ldr	r3, [r7, #12]
 8001344:	b2db      	uxtb	r3, r3
 8001346:	1ad3      	subs	r3, r2, r3
 8001348:	b2db      	uxtb	r3, r3
 800134a:	330d      	adds	r3, #13
 800134c:	b2db      	uxtb	r3, r3
 800134e:	71bb      	strb	r3, [r7, #6]
 8001350:	e00d      	b.n	800136e <SUBGRF_SetTxParams+0x92>
        }
        else /*default 15dBm*/
        {
            SUBGRF_SetPaConfig(0x07, 0x00, 0x01, 0x01);
 8001352:	2301      	movs	r3, #1
 8001354:	2201      	movs	r2, #1
 8001356:	2100      	movs	r1, #0
 8001358:	2007      	movs	r0, #7
 800135a:	f7ff fed5 	bl	8001108 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 800135e:	79ba      	ldrb	r2, [r7, #6]
 8001360:	68fb      	ldr	r3, [r7, #12]
 8001362:	b2db      	uxtb	r3, r3
 8001364:	1ad3      	subs	r3, r2, r3
 8001366:	b2db      	uxtb	r3, r3
 8001368:	330e      	adds	r3, #14
 800136a:	b2db      	uxtb	r3, r3
 800136c:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -17)
 800136e:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001372:	f113 0f11 	cmn.w	r3, #17
 8001376:	da01      	bge.n	800137c <SUBGRF_SetTxParams+0xa0>
        {
            power = -17;
 8001378:	23ef      	movs	r3, #239	@ 0xef
 800137a:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x18);   /* current max is 80 mA for the whole device*/
 800137c:	2118      	movs	r1, #24
 800137e:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8001382:	f000 fa27 	bl	80017d4 <SUBGRF_WriteRegister>
 8001386:	e067      	b.n	8001458 <SUBGRF_SetTxParams+0x17c>
    }
    else /* rfo_hp*/
    {
        /* WORKAROUND - Better Resistance of the RFO High Power Tx to Antenna Mismatch, see STM32WL Erratasheet*/
        SUBGRF_WriteRegister(REG_TX_CLAMP, SUBGRF_ReadRegister(REG_TX_CLAMP) | (0x0F << 1));
 8001388:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 800138c:	f000 fa36 	bl	80017fc <SUBGRF_ReadRegister>
 8001390:	4603      	mov	r3, r0
 8001392:	f043 031e 	orr.w	r3, r3, #30
 8001396:	b2db      	uxtb	r3, r3
 8001398:	4619      	mov	r1, r3
 800139a:	f640 00d8 	movw	r0, #2264	@ 0x8d8
 800139e:	f000 fa19 	bl	80017d4 <SUBGRF_WriteRegister>
        /* WORKAROUND END*/
        max_power = RBI_GetRFOMaxPowerConfig(RBI_RFO_HP_MAXPOWER);
 80013a2:	2001      	movs	r0, #1
 80013a4:	f7ff fcbc 	bl	8000d20 <RBI_GetRFOMaxPowerConfig>
 80013a8:	60f8      	str	r0, [r7, #12]
        if (power > max_power)
 80013aa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80013ae:	68fa      	ldr	r2, [r7, #12]
 80013b0:	429a      	cmp	r2, r3
 80013b2:	da01      	bge.n	80013b8 <SUBGRF_SetTxParams+0xdc>
        {
            power = max_power;
 80013b4:	68fb      	ldr	r3, [r7, #12]
 80013b6:	71bb      	strb	r3, [r7, #6]
        }
        if (max_power == 20)
 80013b8:	68fb      	ldr	r3, [r7, #12]
 80013ba:	2b14      	cmp	r3, #20
 80013bc:	d10e      	bne.n	80013dc <SUBGRF_SetTxParams+0x100>
        {
            SUBGRF_SetPaConfig(0x03, 0x05, 0x00, 0x01);
 80013be:	2301      	movs	r3, #1
 80013c0:	2200      	movs	r2, #0
 80013c2:	2105      	movs	r1, #5
 80013c4:	2003      	movs	r0, #3
 80013c6:	f7ff fe9f 	bl	8001108 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 80013ca:	79ba      	ldrb	r2, [r7, #6]
 80013cc:	68fb      	ldr	r3, [r7, #12]
 80013ce:	b2db      	uxtb	r3, r3
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	b2db      	uxtb	r3, r3
 80013d4:	3316      	adds	r3, #22
 80013d6:	b2db      	uxtb	r3, r3
 80013d8:	71bb      	strb	r3, [r7, #6]
 80013da:	e031      	b.n	8001440 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 17)
 80013dc:	68fb      	ldr	r3, [r7, #12]
 80013de:	2b11      	cmp	r3, #17
 80013e0:	d10e      	bne.n	8001400 <SUBGRF_SetTxParams+0x124>
        {
            SUBGRF_SetPaConfig(0x02, 0x03, 0x00, 0x01);
 80013e2:	2301      	movs	r3, #1
 80013e4:	2200      	movs	r2, #0
 80013e6:	2103      	movs	r1, #3
 80013e8:	2002      	movs	r0, #2
 80013ea:	f7ff fe8d 	bl	8001108 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 80013ee:	79ba      	ldrb	r2, [r7, #6]
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	b2db      	uxtb	r3, r3
 80013f4:	1ad3      	subs	r3, r2, r3
 80013f6:	b2db      	uxtb	r3, r3
 80013f8:	3316      	adds	r3, #22
 80013fa:	b2db      	uxtb	r3, r3
 80013fc:	71bb      	strb	r3, [r7, #6]
 80013fe:	e01f      	b.n	8001440 <SUBGRF_SetTxParams+0x164>
        }
        else if (max_power == 14)
 8001400:	68fb      	ldr	r3, [r7, #12]
 8001402:	2b0e      	cmp	r3, #14
 8001404:	d10e      	bne.n	8001424 <SUBGRF_SetTxParams+0x148>
        {
            SUBGRF_SetPaConfig(0x02, 0x02, 0x00, 0x01);
 8001406:	2301      	movs	r3, #1
 8001408:	2200      	movs	r2, #0
 800140a:	2102      	movs	r1, #2
 800140c:	2002      	movs	r0, #2
 800140e:	f7ff fe7b 	bl	8001108 <SUBGRF_SetPaConfig>
            power = 0x0E - (max_power - power);
 8001412:	79ba      	ldrb	r2, [r7, #6]
 8001414:	68fb      	ldr	r3, [r7, #12]
 8001416:	b2db      	uxtb	r3, r3
 8001418:	1ad3      	subs	r3, r2, r3
 800141a:	b2db      	uxtb	r3, r3
 800141c:	330e      	adds	r3, #14
 800141e:	b2db      	uxtb	r3, r3
 8001420:	71bb      	strb	r3, [r7, #6]
 8001422:	e00d      	b.n	8001440 <SUBGRF_SetTxParams+0x164>
        }
        else /*22dBm*/
        {
            SUBGRF_SetPaConfig(0x04, 0x07, 0x00, 0x01);
 8001424:	2301      	movs	r3, #1
 8001426:	2200      	movs	r2, #0
 8001428:	2107      	movs	r1, #7
 800142a:	2004      	movs	r0, #4
 800142c:	f7ff fe6c 	bl	8001108 <SUBGRF_SetPaConfig>
            power = 0x16 - (max_power - power);
 8001430:	79ba      	ldrb	r2, [r7, #6]
 8001432:	68fb      	ldr	r3, [r7, #12]
 8001434:	b2db      	uxtb	r3, r3
 8001436:	1ad3      	subs	r3, r2, r3
 8001438:	b2db      	uxtb	r3, r3
 800143a:	3316      	adds	r3, #22
 800143c:	b2db      	uxtb	r3, r3
 800143e:	71bb      	strb	r3, [r7, #6]
        }
        if (power < -9)
 8001440:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8001444:	f113 0f09 	cmn.w	r3, #9
 8001448:	da01      	bge.n	800144e <SUBGRF_SetTxParams+0x172>
        {
            power = -9;
 800144a:	23f7      	movs	r3, #247	@ 0xf7
 800144c:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister(REG_OCP, 0x38);   /*current max 160mA for the whole device*/
 800144e:	2138      	movs	r1, #56	@ 0x38
 8001450:	f640 00e7 	movw	r0, #2279	@ 0x8e7
 8001454:	f000 f9be 	bl	80017d4 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8001458:	79bb      	ldrb	r3, [r7, #6]
 800145a:	723b      	strb	r3, [r7, #8]
    buf[1] = (uint8_t)rampTime;
 800145c:	797b      	ldrb	r3, [r7, #5]
 800145e:	727b      	strb	r3, [r7, #9]
    SUBGRF_WriteCommand(RADIO_SET_TXPARAMS, buf, 2);
 8001460:	f107 0308 	add.w	r3, r7, #8
 8001464:	2202      	movs	r2, #2
 8001466:	4619      	mov	r1, r3
 8001468:	208e      	movs	r0, #142	@ 0x8e
 800146a:	f000 fa41 	bl	80018f0 <SUBGRF_WriteCommand>
}
 800146e:	bf00      	nop
 8001470:	3710      	adds	r7, #16
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
	...

08001478 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8001478:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800147c:	b086      	sub	sp, #24
 800147e:	af00      	add	r7, sp, #0
 8001480:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8001482:	2300      	movs	r3, #0
 8001484:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8001486:	f107 0308 	add.w	r3, r7, #8
 800148a:	2200      	movs	r2, #0
 800148c:	601a      	str	r2, [r3, #0]
 800148e:	605a      	str	r2, [r3, #4]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	781a      	ldrb	r2, [r3, #0]
 8001494:	4b5c      	ldr	r3, [pc, #368]	@ (8001608 <SUBGRF_SetModulationParams+0x190>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	429a      	cmp	r2, r3
 800149a:	d004      	beq.n	80014a6 <SUBGRF_SetModulationParams+0x2e>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	781b      	ldrb	r3, [r3, #0]
 80014a0:	4618      	mov	r0, r3
 80014a2:	f7ff fef5 	bl	8001290 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 80014a6:	687b      	ldr	r3, [r7, #4]
 80014a8:	781b      	ldrb	r3, [r3, #0]
 80014aa:	2b03      	cmp	r3, #3
 80014ac:	f200 80a5 	bhi.w	80015fa <SUBGRF_SetModulationParams+0x182>
 80014b0:	a201      	add	r2, pc, #4	@ (adr r2, 80014b8 <SUBGRF_SetModulationParams+0x40>)
 80014b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014b6:	bf00      	nop
 80014b8:	080014c9 	.word	0x080014c9
 80014bc:	08001589 	.word	0x08001589
 80014c0:	0800154b 	.word	0x0800154b
 80014c4:	080015b7 	.word	0x080015b7
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 80014c8:	2308      	movs	r3, #8
 80014ca:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 80014cc:	687b      	ldr	r3, [r7, #4]
 80014ce:	685b      	ldr	r3, [r3, #4]
 80014d0:	4a4e      	ldr	r2, [pc, #312]	@ (800160c <SUBGRF_SetModulationParams+0x194>)
 80014d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80014d6:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80014d8:	697b      	ldr	r3, [r7, #20]
 80014da:	0c1b      	lsrs	r3, r3, #16
 80014dc:	b2db      	uxtb	r3, r3
 80014de:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80014e0:	697b      	ldr	r3, [r7, #20]
 80014e2:	0a1b      	lsrs	r3, r3, #8
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80014e8:	697b      	ldr	r3, [r7, #20]
 80014ea:	b2db      	uxtb	r3, r3
 80014ec:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	7b1b      	ldrb	r3, [r3, #12]
 80014f2:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 80014f4:	687b      	ldr	r3, [r7, #4]
 80014f6:	7b5b      	ldrb	r3, [r3, #13]
 80014f8:	733b      	strb	r3, [r7, #12]
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	689b      	ldr	r3, [r3, #8]
 80014fe:	2200      	movs	r2, #0
 8001500:	461c      	mov	r4, r3
 8001502:	4615      	mov	r5, r2
 8001504:	ea4f 19d4 	mov.w	r9, r4, lsr #7
 8001508:	ea4f 6844 	mov.w	r8, r4, lsl #25
 800150c:	4a40      	ldr	r2, [pc, #256]	@ (8001610 <SUBGRF_SetModulationParams+0x198>)
 800150e:	f04f 0300 	mov.w	r3, #0
 8001512:	4640      	mov	r0, r8
 8001514:	4649      	mov	r1, r9
 8001516:	f7fe fe8b 	bl	8000230 <__aeabi_uldivmod>
 800151a:	4602      	mov	r2, r0
 800151c:	460b      	mov	r3, r1
 800151e:	4613      	mov	r3, r2
 8001520:	617b      	str	r3, [r7, #20]
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	0c1b      	lsrs	r3, r3, #16
 8001526:	b2db      	uxtb	r3, r3
 8001528:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 800152a:	697b      	ldr	r3, [r7, #20]
 800152c:	0a1b      	lsrs	r3, r3, #8
 800152e:	b2db      	uxtb	r3, r3
 8001530:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8001532:	697b      	ldr	r3, [r7, #20]
 8001534:	b2db      	uxtb	r3, r3
 8001536:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001538:	7cfb      	ldrb	r3, [r7, #19]
 800153a:	b29a      	uxth	r2, r3
 800153c:	f107 0308 	add.w	r3, r7, #8
 8001540:	4619      	mov	r1, r3
 8001542:	208b      	movs	r0, #139	@ 0x8b
 8001544:	f000 f9d4 	bl	80018f0 <SUBGRF_WriteCommand>
        break;
 8001548:	e058      	b.n	80015fc <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_BPSK:
        n = 4;
 800154a:	2304      	movs	r3, #4
 800154c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 800154e:	687b      	ldr	r3, [r7, #4]
 8001550:	691b      	ldr	r3, [r3, #16]
 8001552:	4a2e      	ldr	r2, [pc, #184]	@ (800160c <SUBGRF_SetModulationParams+0x194>)
 8001554:	fbb2 f3f3 	udiv	r3, r2, r3
 8001558:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 800155a:	697b      	ldr	r3, [r7, #20]
 800155c:	0c1b      	lsrs	r3, r3, #16
 800155e:	b2db      	uxtb	r3, r3
 8001560:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8001562:	697b      	ldr	r3, [r7, #20]
 8001564:	0a1b      	lsrs	r3, r3, #8
 8001566:	b2db      	uxtb	r3, r3
 8001568:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 800156a:	697b      	ldr	r3, [r7, #20]
 800156c:	b2db      	uxtb	r3, r3
 800156e:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	7d1b      	ldrb	r3, [r3, #20]
 8001574:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8001576:	7cfb      	ldrb	r3, [r7, #19]
 8001578:	b29a      	uxth	r2, r3
 800157a:	f107 0308 	add.w	r3, r7, #8
 800157e:	4619      	mov	r1, r3
 8001580:	208b      	movs	r0, #139	@ 0x8b
 8001582:	f000 f9b5 	bl	80018f0 <SUBGRF_WriteCommand>
        break;
 8001586:	e039      	b.n	80015fc <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_LORA:
        n = 4;
 8001588:	2304      	movs	r3, #4
 800158a:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	7e1b      	ldrb	r3, [r3, #24]
 8001590:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	7e5b      	ldrb	r3, [r3, #25]
 8001596:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	7e9b      	ldrb	r3, [r3, #26]
 800159c:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	7edb      	ldrb	r3, [r3, #27]
 80015a2:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80015a4:	7cfb      	ldrb	r3, [r7, #19]
 80015a6:	b29a      	uxth	r2, r3
 80015a8:	f107 0308 	add.w	r3, r7, #8
 80015ac:	4619      	mov	r1, r3
 80015ae:	208b      	movs	r0, #139	@ 0x8b
 80015b0:	f000 f99e 	bl	80018f0 <SUBGRF_WriteCommand>

        break;
 80015b4:	e022      	b.n	80015fc <SUBGRF_SetModulationParams+0x184>
    case PACKET_TYPE_GMSK:
        n = 5;
 80015b6:	2305      	movs	r3, #5
 80015b8:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	685b      	ldr	r3, [r3, #4]
 80015be:	4a13      	ldr	r2, [pc, #76]	@ (800160c <SUBGRF_SetModulationParams+0x194>)
 80015c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80015c4:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 80015c6:	697b      	ldr	r3, [r7, #20]
 80015c8:	0c1b      	lsrs	r3, r3, #16
 80015ca:	b2db      	uxtb	r3, r3
 80015cc:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 80015ce:	697b      	ldr	r3, [r7, #20]
 80015d0:	0a1b      	lsrs	r3, r3, #8
 80015d2:	b2db      	uxtb	r3, r3
 80015d4:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 80015d6:	697b      	ldr	r3, [r7, #20]
 80015d8:	b2db      	uxtb	r3, r3
 80015da:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	7b1b      	ldrb	r3, [r3, #12]
 80015e0:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	7b5b      	ldrb	r3, [r3, #13]
 80015e6:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 80015e8:	7cfb      	ldrb	r3, [r7, #19]
 80015ea:	b29a      	uxth	r2, r3
 80015ec:	f107 0308 	add.w	r3, r7, #8
 80015f0:	4619      	mov	r1, r3
 80015f2:	208b      	movs	r0, #139	@ 0x8b
 80015f4:	f000 f97c 	bl	80018f0 <SUBGRF_WriteCommand>
        break;
 80015f8:	e000      	b.n	80015fc <SUBGRF_SetModulationParams+0x184>
    default:
    case PACKET_TYPE_NONE:
      break;
 80015fa:	bf00      	nop
    }
}
 80015fc:	bf00      	nop
 80015fe:	3718      	adds	r7, #24
 8001600:	46bd      	mov	sp, r7
 8001602:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001606:	bf00      	nop
 8001608:	20000169 	.word	0x20000169
 800160c:	3d090000 	.word	0x3d090000
 8001610:	01e84800 	.word	0x01e84800

08001614 <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0
 800161a:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 800161c:	2300      	movs	r3, #0
 800161e:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8001620:	f107 030c 	add.w	r3, r7, #12
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	721a      	strb	r2, [r3, #8]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	781a      	ldrb	r2, [r3, #0]
 8001630:	4b44      	ldr	r3, [pc, #272]	@ (8001744 <SUBGRF_SetPacketParams+0x130>)
 8001632:	781b      	ldrb	r3, [r3, #0]
 8001634:	429a      	cmp	r2, r3
 8001636:	d004      	beq.n	8001642 <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	781b      	ldrb	r3, [r3, #0]
 800163c:	4618      	mov	r0, r3
 800163e:	f7ff fe27 	bl	8001290 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	781b      	ldrb	r3, [r3, #0]
 8001646:	2b03      	cmp	r3, #3
 8001648:	d878      	bhi.n	800173c <SUBGRF_SetPacketParams+0x128>
 800164a:	a201      	add	r2, pc, #4	@ (adr r2, 8001650 <SUBGRF_SetPacketParams+0x3c>)
 800164c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001650:	08001661 	.word	0x08001661
 8001654:	080016f1 	.word	0x080016f1
 8001658:	080016e5 	.word	0x080016e5
 800165c:	08001661 	.word	0x08001661
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	7a5b      	ldrb	r3, [r3, #9]
 8001664:	2bf1      	cmp	r3, #241	@ 0xf1
 8001666:	d10a      	bne.n	800167e <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8001668:	f64f 70ff 	movw	r0, #65535	@ 0xffff
 800166c:	f7ff fbf3 	bl	8000e56 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8001670:	f248 0005 	movw	r0, #32773	@ 0x8005
 8001674:	f7ff fc0f 	bl	8000e96 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8001678:	2302      	movs	r3, #2
 800167a:	75bb      	strb	r3, [r7, #22]
 800167c:	e011      	b.n	80016a2 <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	7a5b      	ldrb	r3, [r3, #9]
 8001682:	2bf2      	cmp	r3, #242	@ 0xf2
 8001684:	d10a      	bne.n	800169c <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 8001686:	f641 500f 	movw	r0, #7439	@ 0x1d0f
 800168a:	f7ff fbe4 	bl	8000e56 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 800168e:	f241 0021 	movw	r0, #4129	@ 0x1021
 8001692:	f7ff fc00 	bl	8000e96 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 8001696:	2306      	movs	r3, #6
 8001698:	75bb      	strb	r3, [r7, #22]
 800169a:	e002      	b.n	80016a2 <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	7a5b      	ldrb	r3, [r3, #9]
 80016a0:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 80016a2:	2309      	movs	r3, #9
 80016a4:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 80016a6:	687b      	ldr	r3, [r7, #4]
 80016a8:	885b      	ldrh	r3, [r3, #2]
 80016aa:	0a1b      	lsrs	r3, r3, #8
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	885b      	ldrh	r3, [r3, #2]
 80016b6:	b2db      	uxtb	r3, r3
 80016b8:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 80016ba:	687b      	ldr	r3, [r7, #4]
 80016bc:	791b      	ldrb	r3, [r3, #4]
 80016be:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 80016c0:	687b      	ldr	r3, [r7, #4]
 80016c2:	795b      	ldrb	r3, [r3, #5]
 80016c4:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	799b      	ldrb	r3, [r3, #6]
 80016ca:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	79db      	ldrb	r3, [r3, #7]
 80016d0:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	7a1b      	ldrb	r3, [r3, #8]
 80016d6:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 80016d8:	7dbb      	ldrb	r3, [r7, #22]
 80016da:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	7a9b      	ldrb	r3, [r3, #10]
 80016e0:	753b      	strb	r3, [r7, #20]
        break;
 80016e2:	e022      	b.n	800172a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 80016e4:	2301      	movs	r3, #1
 80016e6:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	7b1b      	ldrb	r3, [r3, #12]
 80016ec:	733b      	strb	r3, [r7, #12]
        break;
 80016ee:	e01c      	b.n	800172a <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 80016f0:	2306      	movs	r3, #6
 80016f2:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	89db      	ldrh	r3, [r3, #14]
 80016f8:	0a1b      	lsrs	r3, r3, #8
 80016fa:	b29b      	uxth	r3, r3
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	89db      	ldrh	r3, [r3, #14]
 8001704:	b2db      	uxtb	r3, r3
 8001706:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 8001708:	687b      	ldr	r3, [r7, #4]
 800170a:	7c1a      	ldrb	r2, [r3, #16]
 800170c:	4b0e      	ldr	r3, [pc, #56]	@ (8001748 <SUBGRF_SetPacketParams+0x134>)
 800170e:	4611      	mov	r1, r2
 8001710:	7019      	strb	r1, [r3, #0]
 8001712:	4613      	mov	r3, r2
 8001714:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 8001716:	687b      	ldr	r3, [r7, #4]
 8001718:	7c5b      	ldrb	r3, [r3, #17]
 800171a:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	7c9b      	ldrb	r3, [r3, #18]
 8001720:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 8001722:	687b      	ldr	r3, [r7, #4]
 8001724:	7cdb      	ldrb	r3, [r3, #19]
 8001726:	747b      	strb	r3, [r7, #17]
        break;
 8001728:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 800172a:	7dfb      	ldrb	r3, [r7, #23]
 800172c:	b29a      	uxth	r2, r3
 800172e:	f107 030c 	add.w	r3, r7, #12
 8001732:	4619      	mov	r1, r3
 8001734:	208c      	movs	r0, #140	@ 0x8c
 8001736:	f000 f8db 	bl	80018f0 <SUBGRF_WriteCommand>
 800173a:	e000      	b.n	800173e <SUBGRF_SetPacketParams+0x12a>
        return;
 800173c:	bf00      	nop
}
 800173e:	3718      	adds	r7, #24
 8001740:	46bd      	mov	sp, r7
 8001742:	bd80      	pop	{r7, pc}
 8001744:	20000169 	.word	0x20000169
 8001748:	2000016a 	.word	0x2000016a

0800174c <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 800174c:	b580      	push	{r7, lr}
 800174e:	b084      	sub	sp, #16
 8001750:	af00      	add	r7, sp, #0
 8001752:	4603      	mov	r3, r0
 8001754:	460a      	mov	r2, r1
 8001756:	71fb      	strb	r3, [r7, #7]
 8001758:	4613      	mov	r3, r2
 800175a:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 800175c:	79fb      	ldrb	r3, [r7, #7]
 800175e:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8001760:	79bb      	ldrb	r3, [r7, #6]
 8001762:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8001764:	f107 030c 	add.w	r3, r7, #12
 8001768:	2202      	movs	r2, #2
 800176a:	4619      	mov	r1, r3
 800176c:	208f      	movs	r0, #143	@ 0x8f
 800176e:	f000 f8bf 	bl	80018f0 <SUBGRF_WriteCommand>
}
 8001772:	bf00      	nop
 8001774:	3710      	adds	r7, #16
 8001776:	46bd      	mov	sp, r7
 8001778:	bd80      	pop	{r7, pc}
	...

0800177c <SUBGRF_GetRxBufferStatus>:
    rssi = -buf[0] >> 1;
    return rssi;
}

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 800177c:	b580      	push	{r7, lr}
 800177e:	b084      	sub	sp, #16
 8001780:	af00      	add	r7, sp, #0
 8001782:	6078      	str	r0, [r7, #4]
 8001784:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 8001786:	f107 030c 	add.w	r3, r7, #12
 800178a:	2202      	movs	r2, #2
 800178c:	4619      	mov	r1, r3
 800178e:	2013      	movs	r0, #19
 8001790:	f000 f8d0 	bl	8001934 <SUBGRF_ReadCommand>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8001794:	f7ff fd98 	bl	80012c8 <SUBGRF_GetPacketType>
 8001798:	4603      	mov	r3, r0
 800179a:	2b01      	cmp	r3, #1
 800179c:	d10d      	bne.n	80017ba <SUBGRF_GetRxBufferStatus+0x3e>
 800179e:	4b0c      	ldr	r3, [pc, #48]	@ (80017d0 <SUBGRF_GetRxBufferStatus+0x54>)
 80017a0:	781b      	ldrb	r3, [r3, #0]
 80017a2:	b2db      	uxtb	r3, r3
 80017a4:	2b01      	cmp	r3, #1
 80017a6:	d108      	bne.n	80017ba <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 80017a8:	f240 7002 	movw	r0, #1794	@ 0x702
 80017ac:	f000 f826 	bl	80017fc <SUBGRF_ReadRegister>
 80017b0:	4603      	mov	r3, r0
 80017b2:	461a      	mov	r2, r3
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	701a      	strb	r2, [r3, #0]
 80017b8:	e002      	b.n	80017c0 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 80017ba:	7b3a      	ldrb	r2, [r7, #12]
 80017bc:	687b      	ldr	r3, [r7, #4]
 80017be:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 80017c0:	7b7a      	ldrb	r2, [r7, #13]
 80017c2:	683b      	ldr	r3, [r7, #0]
 80017c4:	701a      	strb	r2, [r3, #0]
}
 80017c6:	bf00      	nop
 80017c8:	3710      	adds	r7, #16
 80017ca:	46bd      	mov	sp, r7
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	2000016a 	.word	0x2000016a

080017d4 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	b082      	sub	sp, #8
 80017d8:	af00      	add	r7, sp, #0
 80017da:	4603      	mov	r3, r0
 80017dc:	460a      	mov	r2, r1
 80017de:	80fb      	strh	r3, [r7, #6]
 80017e0:	4613      	mov	r3, r2
 80017e2:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 80017e4:	1d7a      	adds	r2, r7, #5
 80017e6:	88f9      	ldrh	r1, [r7, #6]
 80017e8:	2301      	movs	r3, #1
 80017ea:	4803      	ldr	r0, [pc, #12]	@ (80017f8 <SUBGRF_WriteRegister+0x24>)
 80017ec:	f002 f95e 	bl	8003aac <HAL_SUBGHZ_WriteRegisters>
}
 80017f0:	bf00      	nop
 80017f2:	3708      	adds	r7, #8
 80017f4:	46bd      	mov	sp, r7
 80017f6:	bd80      	pop	{r7, pc}
 80017f8:	20000078 	.word	0x20000078

080017fc <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 80017fc:	b580      	push	{r7, lr}
 80017fe:	b084      	sub	sp, #16
 8001800:	af00      	add	r7, sp, #0
 8001802:	4603      	mov	r3, r0
 8001804:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 8001806:	f107 020f 	add.w	r2, r7, #15
 800180a:	88f9      	ldrh	r1, [r7, #6]
 800180c:	2301      	movs	r3, #1
 800180e:	4804      	ldr	r0, [pc, #16]	@ (8001820 <SUBGRF_ReadRegister+0x24>)
 8001810:	f002 f9ab 	bl	8003b6a <HAL_SUBGHZ_ReadRegisters>
    return data;
 8001814:	7bfb      	ldrb	r3, [r7, #15]
}
 8001816:	4618      	mov	r0, r3
 8001818:	3710      	adds	r7, #16
 800181a:	46bd      	mov	sp, r7
 800181c:	bd80      	pop	{r7, pc}
 800181e:	bf00      	nop
 8001820:	20000078 	.word	0x20000078

08001824 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 8001824:	b580      	push	{r7, lr}
 8001826:	b086      	sub	sp, #24
 8001828:	af00      	add	r7, sp, #0
 800182a:	4603      	mov	r3, r0
 800182c:	6039      	str	r1, [r7, #0]
 800182e:	80fb      	strh	r3, [r7, #6]
 8001830:	4613      	mov	r3, r2
 8001832:	80bb      	strh	r3, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001834:	f3ef 8310 	mrs	r3, PRIMASK
 8001838:	60fb      	str	r3, [r7, #12]
  return(result);
 800183a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800183c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800183e:	b672      	cpsid	i
}
 8001840:	bf00      	nop
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 8001842:	88bb      	ldrh	r3, [r7, #4]
 8001844:	88f9      	ldrh	r1, [r7, #6]
 8001846:	683a      	ldr	r2, [r7, #0]
 8001848:	4806      	ldr	r0, [pc, #24]	@ (8001864 <SUBGRF_WriteRegisters+0x40>)
 800184a:	f002 f92f 	bl	8003aac <HAL_SUBGHZ_WriteRegisters>
 800184e:	697b      	ldr	r3, [r7, #20]
 8001850:	613b      	str	r3, [r7, #16]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001852:	693b      	ldr	r3, [r7, #16]
 8001854:	f383 8810 	msr	PRIMASK, r3
}
 8001858:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800185a:	bf00      	nop
 800185c:	3718      	adds	r7, #24
 800185e:	46bd      	mov	sp, r7
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	20000078 	.word	0x20000078

08001868 <SUBGRF_WriteBuffer>:
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
    CRITICAL_SECTION_END();
}

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8001868:	b580      	push	{r7, lr}
 800186a:	b086      	sub	sp, #24
 800186c:	af00      	add	r7, sp, #0
 800186e:	4603      	mov	r3, r0
 8001870:	6039      	str	r1, [r7, #0]
 8001872:	71fb      	strb	r3, [r7, #7]
 8001874:	4613      	mov	r3, r2
 8001876:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001878:	f3ef 8310 	mrs	r3, PRIMASK
 800187c:	60fb      	str	r3, [r7, #12]
  return(result);
 800187e:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8001880:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8001882:	b672      	cpsid	i
}
 8001884:	bf00      	nop
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8001886:	79bb      	ldrb	r3, [r7, #6]
 8001888:	b29b      	uxth	r3, r3
 800188a:	79f9      	ldrb	r1, [r7, #7]
 800188c:	683a      	ldr	r2, [r7, #0]
 800188e:	4806      	ldr	r0, [pc, #24]	@ (80018a8 <SUBGRF_WriteBuffer+0x40>)
 8001890:	f002 fa7f 	bl	8003d92 <HAL_SUBGHZ_WriteBuffer>
 8001894:	697b      	ldr	r3, [r7, #20]
 8001896:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001898:	693b      	ldr	r3, [r7, #16]
 800189a:	f383 8810 	msr	PRIMASK, r3
}
 800189e:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80018a0:	bf00      	nop
 80018a2:	3718      	adds	r7, #24
 80018a4:	46bd      	mov	sp, r7
 80018a6:	bd80      	pop	{r7, pc}
 80018a8:	20000078 	.word	0x20000078

080018ac <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 80018ac:	b580      	push	{r7, lr}
 80018ae:	b086      	sub	sp, #24
 80018b0:	af00      	add	r7, sp, #0
 80018b2:	4603      	mov	r3, r0
 80018b4:	6039      	str	r1, [r7, #0]
 80018b6:	71fb      	strb	r3, [r7, #7]
 80018b8:	4613      	mov	r3, r2
 80018ba:	71bb      	strb	r3, [r7, #6]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80018bc:	f3ef 8310 	mrs	r3, PRIMASK
 80018c0:	60fb      	str	r3, [r7, #12]
  return(result);
 80018c2:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 80018c4:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80018c6:	b672      	cpsid	i
}
 80018c8:	bf00      	nop
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 80018ca:	79bb      	ldrb	r3, [r7, #6]
 80018cc:	b29b      	uxth	r3, r3
 80018ce:	79f9      	ldrb	r1, [r7, #7]
 80018d0:	683a      	ldr	r2, [r7, #0]
 80018d2:	4806      	ldr	r0, [pc, #24]	@ (80018ec <SUBGRF_ReadBuffer+0x40>)
 80018d4:	f002 fab0 	bl	8003e38 <HAL_SUBGHZ_ReadBuffer>
 80018d8:	697b      	ldr	r3, [r7, #20]
 80018da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80018dc:	693b      	ldr	r3, [r7, #16]
 80018de:	f383 8810 	msr	PRIMASK, r3
}
 80018e2:	bf00      	nop
    CRITICAL_SECTION_END();
}
 80018e4:	bf00      	nop
 80018e6:	3718      	adds	r7, #24
 80018e8:	46bd      	mov	sp, r7
 80018ea:	bd80      	pop	{r7, pc}
 80018ec:	20000078 	.word	0x20000078

080018f0 <SUBGRF_WriteCommand>:

void SUBGRF_WriteCommand( SUBGHZ_RadioSetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b086      	sub	sp, #24
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	6039      	str	r1, [r7, #0]
 80018fa:	71fb      	strb	r3, [r7, #7]
 80018fc:	4613      	mov	r3, r2
 80018fe:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001900:	f3ef 8310 	mrs	r3, PRIMASK
 8001904:	60fb      	str	r3, [r7, #12]
  return(result);
 8001906:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 8001908:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800190a:	b672      	cpsid	i
}
 800190c:	bf00      	nop
    HAL_SUBGHZ_ExecSetCmd( &hsubghz, Command, pBuffer, Size );
 800190e:	88bb      	ldrh	r3, [r7, #4]
 8001910:	79f9      	ldrb	r1, [r7, #7]
 8001912:	683a      	ldr	r2, [r7, #0]
 8001914:	4806      	ldr	r0, [pc, #24]	@ (8001930 <SUBGRF_WriteCommand+0x40>)
 8001916:	f002 f989 	bl	8003c2c <HAL_SUBGHZ_ExecSetCmd>
 800191a:	697b      	ldr	r3, [r7, #20]
 800191c:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800191e:	693b      	ldr	r3, [r7, #16]
 8001920:	f383 8810 	msr	PRIMASK, r3
}
 8001924:	bf00      	nop
    CRITICAL_SECTION_END();
}
 8001926:	bf00      	nop
 8001928:	3718      	adds	r7, #24
 800192a:	46bd      	mov	sp, r7
 800192c:	bd80      	pop	{r7, pc}
 800192e:	bf00      	nop
 8001930:	20000078 	.word	0x20000078

08001934 <SUBGRF_ReadCommand>:

void SUBGRF_ReadCommand( SUBGHZ_RadioGetCmd_t Command, uint8_t *pBuffer,
                                        uint16_t Size )
{
 8001934:	b580      	push	{r7, lr}
 8001936:	b086      	sub	sp, #24
 8001938:	af00      	add	r7, sp, #0
 800193a:	4603      	mov	r3, r0
 800193c:	6039      	str	r1, [r7, #0]
 800193e:	71fb      	strb	r3, [r7, #7]
 8001940:	4613      	mov	r3, r2
 8001942:	80bb      	strh	r3, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8001944:	f3ef 8310 	mrs	r3, PRIMASK
 8001948:	60fb      	str	r3, [r7, #12]
  return(result);
 800194a:	68fb      	ldr	r3, [r7, #12]
    CRITICAL_SECTION_BEGIN();
 800194c:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800194e:	b672      	cpsid	i
}
 8001950:	bf00      	nop
    HAL_SUBGHZ_ExecGetCmd( &hsubghz, Command, pBuffer, Size );
 8001952:	88bb      	ldrh	r3, [r7, #4]
 8001954:	79f9      	ldrb	r1, [r7, #7]
 8001956:	683a      	ldr	r2, [r7, #0]
 8001958:	4806      	ldr	r0, [pc, #24]	@ (8001974 <SUBGRF_ReadCommand+0x40>)
 800195a:	f002 f9c6 	bl	8003cea <HAL_SUBGHZ_ExecGetCmd>
 800195e:	697b      	ldr	r3, [r7, #20]
 8001960:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8001962:	693b      	ldr	r3, [r7, #16]
 8001964:	f383 8810 	msr	PRIMASK, r3
}
 8001968:	bf00      	nop
    CRITICAL_SECTION_END();
}
 800196a:	bf00      	nop
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	20000078 	.word	0x20000078

08001978 <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	4603      	mov	r3, r0
 8001980:	460a      	mov	r2, r1
 8001982:	71fb      	strb	r3, [r7, #7]
 8001984:	4613      	mov	r3, r2
 8001986:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 8001988:	2301      	movs	r3, #1
 800198a:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 800198c:	79bb      	ldrb	r3, [r7, #6]
 800198e:	2b01      	cmp	r3, #1
 8001990:	d10d      	bne.n	80019ae <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8001992:	79fb      	ldrb	r3, [r7, #7]
 8001994:	2b01      	cmp	r3, #1
 8001996:	d104      	bne.n	80019a2 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 8001998:	2302      	movs	r3, #2
 800199a:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 800199c:	2004      	movs	r0, #4
 800199e:	f000 f8e7 	bl	8001b70 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 80019a2:	79fb      	ldrb	r3, [r7, #7]
 80019a4:	2b02      	cmp	r3, #2
 80019a6:	d107      	bne.n	80019b8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 80019a8:	2303      	movs	r3, #3
 80019aa:	73fb      	strb	r3, [r7, #15]
 80019ac:	e004      	b.n	80019b8 <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 80019ae:	79bb      	ldrb	r3, [r7, #6]
 80019b0:	2b00      	cmp	r3, #0
 80019b2:	d101      	bne.n	80019b8 <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 80019b4:	2301      	movs	r3, #1
 80019b6:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 80019b8:	7bfb      	ldrb	r3, [r7, #15]
 80019ba:	4618      	mov	r0, r3
 80019bc:	f7ff f98d 	bl	8000cda <RBI_ConfigRFSwitch>
}
 80019c0:	bf00      	nop
 80019c2:	3710      	adds	r7, #16
 80019c4:	46bd      	mov	sp, r7
 80019c6:	bd80      	pop	{r7, pc}

080019c8 <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power )
{
 80019c8:	b580      	push	{r7, lr}
 80019ca:	b084      	sub	sp, #16
 80019cc:	af00      	add	r7, sp, #0
 80019ce:	4603      	mov	r3, r0
 80019d0:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 80019d2:	2301      	movs	r3, #1
 80019d4:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 80019d6:	f7ff f98e 	bl	8000cf6 <RBI_GetTxConfig>
 80019da:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 80019dc:	68bb      	ldr	r3, [r7, #8]
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d016      	beq.n	8001a10 <SUBGRF_SetRfTxPower+0x48>
 80019e2:	68bb      	ldr	r3, [r7, #8]
 80019e4:	2b02      	cmp	r3, #2
 80019e6:	dc16      	bgt.n	8001a16 <SUBGRF_SetRfTxPower+0x4e>
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	2b00      	cmp	r3, #0
 80019ec:	d003      	beq.n	80019f6 <SUBGRF_SetRfTxPower+0x2e>
 80019ee:	68bb      	ldr	r3, [r7, #8]
 80019f0:	2b01      	cmp	r3, #1
 80019f2:	d00a      	beq.n	8001a0a <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 80019f4:	e00f      	b.n	8001a16 <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 80019f6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80019fa:	2b0f      	cmp	r3, #15
 80019fc:	dd02      	ble.n	8001a04 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 80019fe:	2302      	movs	r3, #2
 8001a00:	73fb      	strb	r3, [r7, #15]
            break;
 8001a02:	e009      	b.n	8001a18 <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8001a04:	2301      	movs	r3, #1
 8001a06:	73fb      	strb	r3, [r7, #15]
            break;
 8001a08:	e006      	b.n	8001a18 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 8001a0a:	2301      	movs	r3, #1
 8001a0c:	73fb      	strb	r3, [r7, #15]
            break;
 8001a0e:	e003      	b.n	8001a18 <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8001a10:	2302      	movs	r3, #2
 8001a12:	73fb      	strb	r3, [r7, #15]
            break;
 8001a14:	e000      	b.n	8001a18 <SUBGRF_SetRfTxPower+0x50>
            break;
 8001a16:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 8001a18:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8001a1c:	7bfb      	ldrb	r3, [r7, #15]
 8001a1e:	2202      	movs	r2, #2
 8001a20:	4618      	mov	r0, r3
 8001a22:	f7ff fc5b 	bl	80012dc <SUBGRF_SetTxParams>

    return paSelect;
 8001a26:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a28:	4618      	mov	r0, r3
 8001a2a:	3710      	adds	r7, #16
 8001a2c:	46bd      	mov	sp, r7
 8001a2e:	bd80      	pop	{r7, pc}

08001a30 <HAL_SUBGHZ_TxCpltCallback>:
    return RF_WAKEUP_TIME;
}

/* HAL_SUBGHz Callbacks definitions */
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 8001a38:	4b03      	ldr	r3, [pc, #12]	@ (8001a48 <HAL_SUBGHZ_TxCpltCallback+0x18>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2001      	movs	r0, #1
 8001a3e:	4798      	blx	r3
}
 8001a40:	bf00      	nop
 8001a42:	3708      	adds	r7, #8
 8001a44:	46bd      	mov	sp, r7
 8001a46:	bd80      	pop	{r7, pc}
 8001a48:	2000016c 	.word	0x2000016c

08001a4c <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001a4c:	b580      	push	{r7, lr}
 8001a4e:	b082      	sub	sp, #8
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8001a54:	4b03      	ldr	r3, [pc, #12]	@ (8001a64 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 8001a56:	681b      	ldr	r3, [r3, #0]
 8001a58:	2002      	movs	r0, #2
 8001a5a:	4798      	blx	r3
}
 8001a5c:	bf00      	nop
 8001a5e:	3708      	adds	r7, #8
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bd80      	pop	{r7, pc}
 8001a64:	2000016c 	.word	0x2000016c

08001a68 <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b082      	sub	sp, #8
 8001a6c:	af00      	add	r7, sp, #0
 8001a6e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8001a70:	4b03      	ldr	r3, [pc, #12]	@ (8001a80 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	2040      	movs	r0, #64	@ 0x40
 8001a76:	4798      	blx	r3
}
 8001a78:	bf00      	nop
 8001a7a:	3708      	adds	r7, #8
 8001a7c:	46bd      	mov	sp, r7
 8001a7e:	bd80      	pop	{r7, pc}
 8001a80:	2000016c 	.word	0x2000016c

08001a84 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8001a84:	b580      	push	{r7, lr}
 8001a86:	b082      	sub	sp, #8
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 8001a90:	78fb      	ldrb	r3, [r7, #3]
 8001a92:	2b00      	cmp	r3, #0
 8001a94:	d002      	beq.n	8001a9c <HAL_SUBGHZ_CADStatusCallback+0x18>
 8001a96:	2b01      	cmp	r3, #1
 8001a98:	d005      	beq.n	8001aa6 <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 8001a9a:	e00a      	b.n	8001ab2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 8001a9c:	4b07      	ldr	r3, [pc, #28]	@ (8001abc <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	2080      	movs	r0, #128	@ 0x80
 8001aa2:	4798      	blx	r3
            break;
 8001aa4:	e005      	b.n	8001ab2 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 8001aa6:	4b05      	ldr	r3, [pc, #20]	@ (8001abc <HAL_SUBGHZ_CADStatusCallback+0x38>)
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	f44f 7080 	mov.w	r0, #256	@ 0x100
 8001aae:	4798      	blx	r3
            break;
 8001ab0:	bf00      	nop
    }
}
 8001ab2:	bf00      	nop
 8001ab4:	3708      	adds	r7, #8
 8001ab6:	46bd      	mov	sp, r7
 8001ab8:	bd80      	pop	{r7, pc}
 8001aba:	bf00      	nop
 8001abc:	2000016c 	.word	0x2000016c

08001ac0 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b082      	sub	sp, #8
 8001ac4:	af00      	add	r7, sp, #0
 8001ac6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 8001ac8:	4b04      	ldr	r3, [pc, #16]	@ (8001adc <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001ad0:	4798      	blx	r3
}
 8001ad2:	bf00      	nop
 8001ad4:	3708      	adds	r7, #8
 8001ad6:	46bd      	mov	sp, r7
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	2000016c 	.word	0x2000016c

08001ae0 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001ae0:	b580      	push	{r7, lr}
 8001ae2:	b082      	sub	sp, #8
 8001ae4:	af00      	add	r7, sp, #0
 8001ae6:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 8001ae8:	4b03      	ldr	r3, [pc, #12]	@ (8001af8 <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 8001aea:	681b      	ldr	r3, [r3, #0]
 8001aec:	2020      	movs	r0, #32
 8001aee:	4798      	blx	r3
}
 8001af0:	bf00      	nop
 8001af2:	3708      	adds	r7, #8
 8001af4:	46bd      	mov	sp, r7
 8001af6:	bd80      	pop	{r7, pc}
 8001af8:	2000016c 	.word	0x2000016c

08001afc <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001afc:	b580      	push	{r7, lr}
 8001afe:	b082      	sub	sp, #8
 8001b00:	af00      	add	r7, sp, #0
 8001b02:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8001b04:	4b03      	ldr	r3, [pc, #12]	@ (8001b14 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	2004      	movs	r0, #4
 8001b0a:	4798      	blx	r3
}
 8001b0c:	bf00      	nop
 8001b0e:	3708      	adds	r7, #8
 8001b10:	46bd      	mov	sp, r7
 8001b12:	bd80      	pop	{r7, pc}
 8001b14:	2000016c 	.word	0x2000016c

08001b18 <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8001b20:	4b03      	ldr	r3, [pc, #12]	@ (8001b30 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	2008      	movs	r0, #8
 8001b26:	4798      	blx	r3
}
 8001b28:	bf00      	nop
 8001b2a:	3708      	adds	r7, #8
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	bd80      	pop	{r7, pc}
 8001b30:	2000016c 	.word	0x2000016c

08001b34 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	b082      	sub	sp, #8
 8001b38:	af00      	add	r7, sp, #0
 8001b3a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8001b3c:	4b03      	ldr	r3, [pc, #12]	@ (8001b4c <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8001b3e:	681b      	ldr	r3, [r3, #0]
 8001b40:	2010      	movs	r0, #16
 8001b42:	4798      	blx	r3
}
 8001b44:	bf00      	nop
 8001b46:	3708      	adds	r7, #8
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	2000016c 	.word	0x2000016c

08001b50 <HAL_SUBGHZ_LrFhssHopCallback>:

void HAL_SUBGHZ_LrFhssHopCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8001b50:	b580      	push	{r7, lr}
 8001b52:	b082      	sub	sp, #8
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_LR_FHSS_HOP );
 8001b58:	4b04      	ldr	r3, [pc, #16]	@ (8001b6c <HAL_SUBGHZ_LrFhssHopCallback+0x1c>)
 8001b5a:	681b      	ldr	r3, [r3, #0]
 8001b5c:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8001b60:	4798      	blx	r3
}
 8001b62:	bf00      	nop
 8001b64:	3708      	adds	r7, #8
 8001b66:	46bd      	mov	sp, r7
 8001b68:	bd80      	pop	{r7, pc}
 8001b6a:	bf00      	nop
 8001b6c:	2000016c 	.word	0x2000016c

08001b70 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8001b70:	b580      	push	{r7, lr}
 8001b72:	b084      	sub	sp, #16
 8001b74:	af00      	add	r7, sp, #0
 8001b76:	4603      	mov	r3, r0
 8001b78:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 8001b7a:	f7ff f8ca 	bl	8000d12 <RBI_IsDCDC>
 8001b7e:	4603      	mov	r3, r0
 8001b80:	2b01      	cmp	r3, #1
 8001b82:	d112      	bne.n	8001baa <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8001b84:	f640 1023 	movw	r0, #2339	@ 0x923
 8001b88:	f7ff fe38 	bl	80017fc <SUBGRF_ReadRegister>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8001b90:	7bfb      	ldrb	r3, [r7, #15]
 8001b92:	f023 0306 	bic.w	r3, r3, #6
 8001b96:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 8001b98:	7bfa      	ldrb	r2, [r7, #15]
 8001b9a:	79fb      	ldrb	r3, [r7, #7]
 8001b9c:	4313      	orrs	r3, r2
 8001b9e:	b2db      	uxtb	r3, r3
 8001ba0:	4619      	mov	r1, r3
 8001ba2:	f640 1023 	movw	r0, #2339	@ 0x923
 8001ba6:	f7ff fe15 	bl	80017d4 <SUBGRF_WriteRegister>
  }
}
 8001baa:	bf00      	nop
 8001bac:	3710      	adds	r7, #16
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bd80      	pop	{r7, pc}
	...

08001bb4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	b082      	sub	sp, #8
 8001bb8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001bbe:	2003      	movs	r0, #3
 8001bc0:	f000 f982 	bl	8001ec8 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8001bc4:	f001 fb7c 	bl	80032c0 <HAL_RCC_GetHCLKFreq>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	4a09      	ldr	r2, [pc, #36]	@ (8001bf0 <HAL_Init+0x3c>)
 8001bcc:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001bce:	200f      	movs	r0, #15
 8001bd0:	f000 f810 	bl	8001bf4 <HAL_InitTick>
 8001bd4:	4603      	mov	r3, r0
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d002      	beq.n	8001be0 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	71fb      	strb	r3, [r7, #7]
 8001bde:	e001      	b.n	8001be4 <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001be0:	f7fe fd78 	bl	80006d4 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001be4:	79fb      	ldrb	r3, [r7, #7]
}
 8001be6:	4618      	mov	r0, r3
 8001be8:	3708      	adds	r7, #8
 8001bea:	46bd      	mov	sp, r7
 8001bec:	bd80      	pop	{r7, pc}
 8001bee:	bf00      	nop
 8001bf0:	20000000 	.word	0x20000000

08001bf4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001bfc:	2300      	movs	r3, #0
 8001bfe:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001c00:	4b17      	ldr	r3, [pc, #92]	@ (8001c60 <HAL_InitTick+0x6c>)
 8001c02:	781b      	ldrb	r3, [r3, #0]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	d024      	beq.n	8001c52 <HAL_InitTick+0x5e>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
#ifdef CORE_CM0PLUS
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLK2Freq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
#else
    if (HAL_SYSTICK_Config(HAL_RCC_GetHCLKFreq() / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001c08:	f001 fb5a 	bl	80032c0 <HAL_RCC_GetHCLKFreq>
 8001c0c:	4602      	mov	r2, r0
 8001c0e:	4b14      	ldr	r3, [pc, #80]	@ (8001c60 <HAL_InitTick+0x6c>)
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	4619      	mov	r1, r3
 8001c14:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001c18:	fbb3 f3f1 	udiv	r3, r3, r1
 8001c1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001c20:	4618      	mov	r0, r3
 8001c22:	f000 f992 	bl	8001f4a <HAL_SYSTICK_Config>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d10f      	bne.n	8001c4c <HAL_InitTick+0x58>
#endif
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	2b0f      	cmp	r3, #15
 8001c30:	d809      	bhi.n	8001c46 <HAL_InitTick+0x52>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001c32:	2200      	movs	r2, #0
 8001c34:	6879      	ldr	r1, [r7, #4]
 8001c36:	f04f 30ff 	mov.w	r0, #4294967295
 8001c3a:	f000 f950 	bl	8001ede <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001c3e:	4a09      	ldr	r2, [pc, #36]	@ (8001c64 <HAL_InitTick+0x70>)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6013      	str	r3, [r2, #0]
 8001c44:	e007      	b.n	8001c56 <HAL_InitTick+0x62>
      }
      else
      {
        status = HAL_ERROR;
 8001c46:	2301      	movs	r3, #1
 8001c48:	73fb      	strb	r3, [r7, #15]
 8001c4a:	e004      	b.n	8001c56 <HAL_InitTick+0x62>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001c4c:	2301      	movs	r3, #1
 8001c4e:	73fb      	strb	r3, [r7, #15]
 8001c50:	e001      	b.n	8001c56 <HAL_InitTick+0x62>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001c52:	2301      	movs	r3, #1
 8001c54:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001c56:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c58:	4618      	mov	r0, r3
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	20000008 	.word	0x20000008
 8001c64:	20000004 	.word	0x20000004

08001c68 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001c68:	b480      	push	{r7}
 8001c6a:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001c6c:	4b05      	ldr	r3, [pc, #20]	@ (8001c84 <HAL_IncTick+0x1c>)
 8001c6e:	781b      	ldrb	r3, [r3, #0]
 8001c70:	461a      	mov	r2, r3
 8001c72:	4b05      	ldr	r3, [pc, #20]	@ (8001c88 <HAL_IncTick+0x20>)
 8001c74:	681b      	ldr	r3, [r3, #0]
 8001c76:	4413      	add	r3, r2
 8001c78:	4a03      	ldr	r2, [pc, #12]	@ (8001c88 <HAL_IncTick+0x20>)
 8001c7a:	6013      	str	r3, [r2, #0]
}
 8001c7c:	bf00      	nop
 8001c7e:	46bd      	mov	sp, r7
 8001c80:	bc80      	pop	{r7}
 8001c82:	4770      	bx	lr
 8001c84:	20000008 	.word	0x20000008
 8001c88:	20000170 	.word	0x20000170

08001c8c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001c8c:	b480      	push	{r7}
 8001c8e:	af00      	add	r7, sp, #0
  return uwTick;
 8001c90:	4b02      	ldr	r3, [pc, #8]	@ (8001c9c <HAL_GetTick+0x10>)
 8001c92:	681b      	ldr	r3, [r3, #0]
}
 8001c94:	4618      	mov	r0, r3
 8001c96:	46bd      	mov	sp, r7
 8001c98:	bc80      	pop	{r7}
 8001c9a:	4770      	bx	lr
 8001c9c:	20000170 	.word	0x20000170

08001ca0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b084      	sub	sp, #16
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001ca8:	f7ff fff0 	bl	8001c8c <HAL_GetTick>
 8001cac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001cb2:	68fb      	ldr	r3, [r7, #12]
 8001cb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001cb8:	d005      	beq.n	8001cc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001cba:	4b0a      	ldr	r3, [pc, #40]	@ (8001ce4 <HAL_Delay+0x44>)
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	68fb      	ldr	r3, [r7, #12]
 8001cc2:	4413      	add	r3, r2
 8001cc4:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001cc6:	bf00      	nop
 8001cc8:	f7ff ffe0 	bl	8001c8c <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	68bb      	ldr	r3, [r7, #8]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	68fa      	ldr	r2, [r7, #12]
 8001cd4:	429a      	cmp	r2, r3
 8001cd6:	d8f7      	bhi.n	8001cc8 <HAL_Delay+0x28>
  {
  }
}
 8001cd8:	bf00      	nop
 8001cda:	bf00      	nop
 8001cdc:	3710      	adds	r7, #16
 8001cde:	46bd      	mov	sp, r7
 8001ce0:	bd80      	pop	{r7, pc}
 8001ce2:	bf00      	nop
 8001ce4:	20000008 	.word	0x20000008

08001ce8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ce8:	b480      	push	{r7}
 8001cea:	b085      	sub	sp, #20
 8001cec:	af00      	add	r7, sp, #0
 8001cee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	f003 0307 	and.w	r3, r3, #7
 8001cf6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001cf8:	4b0c      	ldr	r3, [pc, #48]	@ (8001d2c <__NVIC_SetPriorityGrouping+0x44>)
 8001cfa:	68db      	ldr	r3, [r3, #12]
 8001cfc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001cfe:	68ba      	ldr	r2, [r7, #8]
 8001d00:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001d04:	4013      	ands	r3, r2
 8001d06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001d0c:	68bb      	ldr	r3, [r7, #8]
 8001d0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001d10:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001d14:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001d18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001d1a:	4a04      	ldr	r2, [pc, #16]	@ (8001d2c <__NVIC_SetPriorityGrouping+0x44>)
 8001d1c:	68bb      	ldr	r3, [r7, #8]
 8001d1e:	60d3      	str	r3, [r2, #12]
}
 8001d20:	bf00      	nop
 8001d22:	3714      	adds	r7, #20
 8001d24:	46bd      	mov	sp, r7
 8001d26:	bc80      	pop	{r7}
 8001d28:	4770      	bx	lr
 8001d2a:	bf00      	nop
 8001d2c:	e000ed00 	.word	0xe000ed00

08001d30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001d30:	b480      	push	{r7}
 8001d32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001d34:	4b04      	ldr	r3, [pc, #16]	@ (8001d48 <__NVIC_GetPriorityGrouping+0x18>)
 8001d36:	68db      	ldr	r3, [r3, #12]
 8001d38:	0a1b      	lsrs	r3, r3, #8
 8001d3a:	f003 0307 	and.w	r3, r3, #7
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	46bd      	mov	sp, r7
 8001d42:	bc80      	pop	{r7}
 8001d44:	4770      	bx	lr
 8001d46:	bf00      	nop
 8001d48:	e000ed00 	.word	0xe000ed00

08001d4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001d4c:	b480      	push	{r7}
 8001d4e:	b083      	sub	sp, #12
 8001d50:	af00      	add	r7, sp, #0
 8001d52:	4603      	mov	r3, r0
 8001d54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d5a:	2b00      	cmp	r3, #0
 8001d5c:	db0b      	blt.n	8001d76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d5e:	79fb      	ldrb	r3, [r7, #7]
 8001d60:	f003 021f 	and.w	r2, r3, #31
 8001d64:	4906      	ldr	r1, [pc, #24]	@ (8001d80 <__NVIC_EnableIRQ+0x34>)
 8001d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d6a:	095b      	lsrs	r3, r3, #5
 8001d6c:	2001      	movs	r0, #1
 8001d6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001d72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001d76:	bf00      	nop
 8001d78:	370c      	adds	r7, #12
 8001d7a:	46bd      	mov	sp, r7
 8001d7c:	bc80      	pop	{r7}
 8001d7e:	4770      	bx	lr
 8001d80:	e000e100 	.word	0xe000e100

08001d84 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001d84:	b480      	push	{r7}
 8001d86:	b083      	sub	sp, #12
 8001d88:	af00      	add	r7, sp, #0
 8001d8a:	4603      	mov	r3, r0
 8001d8c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001d8e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	db12      	blt.n	8001dbc <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001d96:	79fb      	ldrb	r3, [r7, #7]
 8001d98:	f003 021f 	and.w	r2, r3, #31
 8001d9c:	490a      	ldr	r1, [pc, #40]	@ (8001dc8 <__NVIC_DisableIRQ+0x44>)
 8001d9e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001da2:	095b      	lsrs	r3, r3, #5
 8001da4:	2001      	movs	r0, #1
 8001da6:	fa00 f202 	lsl.w	r2, r0, r2
 8001daa:	3320      	adds	r3, #32
 8001dac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001db0:	f3bf 8f4f 	dsb	sy
}
 8001db4:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001db6:	f3bf 8f6f 	isb	sy
}
 8001dba:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8001dbc:	bf00      	nop
 8001dbe:	370c      	adds	r7, #12
 8001dc0:	46bd      	mov	sp, r7
 8001dc2:	bc80      	pop	{r7}
 8001dc4:	4770      	bx	lr
 8001dc6:	bf00      	nop
 8001dc8:	e000e100 	.word	0xe000e100

08001dcc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	b083      	sub	sp, #12
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	4603      	mov	r3, r0
 8001dd4:	6039      	str	r1, [r7, #0]
 8001dd6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001dd8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	db0a      	blt.n	8001df6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	b2da      	uxtb	r2, r3
 8001de4:	490c      	ldr	r1, [pc, #48]	@ (8001e18 <__NVIC_SetPriority+0x4c>)
 8001de6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001dea:	0112      	lsls	r2, r2, #4
 8001dec:	b2d2      	uxtb	r2, r2
 8001dee:	440b      	add	r3, r1
 8001df0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001df4:	e00a      	b.n	8001e0c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001df6:	683b      	ldr	r3, [r7, #0]
 8001df8:	b2da      	uxtb	r2, r3
 8001dfa:	4908      	ldr	r1, [pc, #32]	@ (8001e1c <__NVIC_SetPriority+0x50>)
 8001dfc:	79fb      	ldrb	r3, [r7, #7]
 8001dfe:	f003 030f 	and.w	r3, r3, #15
 8001e02:	3b04      	subs	r3, #4
 8001e04:	0112      	lsls	r2, r2, #4
 8001e06:	b2d2      	uxtb	r2, r2
 8001e08:	440b      	add	r3, r1
 8001e0a:	761a      	strb	r2, [r3, #24]
}
 8001e0c:	bf00      	nop
 8001e0e:	370c      	adds	r7, #12
 8001e10:	46bd      	mov	sp, r7
 8001e12:	bc80      	pop	{r7}
 8001e14:	4770      	bx	lr
 8001e16:	bf00      	nop
 8001e18:	e000e100 	.word	0xe000e100
 8001e1c:	e000ed00 	.word	0xe000ed00

08001e20 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001e20:	b480      	push	{r7}
 8001e22:	b089      	sub	sp, #36	@ 0x24
 8001e24:	af00      	add	r7, sp, #0
 8001e26:	60f8      	str	r0, [r7, #12]
 8001e28:	60b9      	str	r1, [r7, #8]
 8001e2a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	f003 0307 	and.w	r3, r3, #7
 8001e32:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001e34:	69fb      	ldr	r3, [r7, #28]
 8001e36:	f1c3 0307 	rsb	r3, r3, #7
 8001e3a:	2b04      	cmp	r3, #4
 8001e3c:	bf28      	it	cs
 8001e3e:	2304      	movcs	r3, #4
 8001e40:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001e42:	69fb      	ldr	r3, [r7, #28]
 8001e44:	3304      	adds	r3, #4
 8001e46:	2b06      	cmp	r3, #6
 8001e48:	d902      	bls.n	8001e50 <NVIC_EncodePriority+0x30>
 8001e4a:	69fb      	ldr	r3, [r7, #28]
 8001e4c:	3b03      	subs	r3, #3
 8001e4e:	e000      	b.n	8001e52 <NVIC_EncodePriority+0x32>
 8001e50:	2300      	movs	r3, #0
 8001e52:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e54:	f04f 32ff 	mov.w	r2, #4294967295
 8001e58:	69bb      	ldr	r3, [r7, #24]
 8001e5a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e5e:	43da      	mvns	r2, r3
 8001e60:	68bb      	ldr	r3, [r7, #8]
 8001e62:	401a      	ands	r2, r3
 8001e64:	697b      	ldr	r3, [r7, #20]
 8001e66:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001e68:	f04f 31ff 	mov.w	r1, #4294967295
 8001e6c:	697b      	ldr	r3, [r7, #20]
 8001e6e:	fa01 f303 	lsl.w	r3, r1, r3
 8001e72:	43d9      	mvns	r1, r3
 8001e74:	687b      	ldr	r3, [r7, #4]
 8001e76:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001e78:	4313      	orrs	r3, r2
         );
}
 8001e7a:	4618      	mov	r0, r3
 8001e7c:	3724      	adds	r7, #36	@ 0x24
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr

08001e84 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	3b01      	subs	r3, #1
 8001e90:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001e94:	d301      	bcc.n	8001e9a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001e96:	2301      	movs	r3, #1
 8001e98:	e00f      	b.n	8001eba <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001e9a:	4a0a      	ldr	r2, [pc, #40]	@ (8001ec4 <SysTick_Config+0x40>)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	3b01      	subs	r3, #1
 8001ea0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ea2:	210f      	movs	r1, #15
 8001ea4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ea8:	f7ff ff90 	bl	8001dcc <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001eac:	4b05      	ldr	r3, [pc, #20]	@ (8001ec4 <SysTick_Config+0x40>)
 8001eae:	2200      	movs	r2, #0
 8001eb0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001eb2:	4b04      	ldr	r3, [pc, #16]	@ (8001ec4 <SysTick_Config+0x40>)
 8001eb4:	2207      	movs	r2, #7
 8001eb6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001eb8:	2300      	movs	r3, #0
}
 8001eba:	4618      	mov	r0, r3
 8001ebc:	3708      	adds	r7, #8
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	bd80      	pop	{r7, pc}
 8001ec2:	bf00      	nop
 8001ec4:	e000e010 	.word	0xe000e010

08001ec8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ec8:	b580      	push	{r7, lr}
 8001eca:	b082      	sub	sp, #8
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ed0:	6878      	ldr	r0, [r7, #4]
 8001ed2:	f7ff ff09 	bl	8001ce8 <__NVIC_SetPriorityGrouping>
}
 8001ed6:	bf00      	nop
 8001ed8:	3708      	adds	r7, #8
 8001eda:	46bd      	mov	sp, r7
 8001edc:	bd80      	pop	{r7, pc}

08001ede <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ede:	b580      	push	{r7, lr}
 8001ee0:	b086      	sub	sp, #24
 8001ee2:	af00      	add	r7, sp, #0
 8001ee4:	4603      	mov	r3, r0
 8001ee6:	60b9      	str	r1, [r7, #8]
 8001ee8:	607a      	str	r2, [r7, #4]
 8001eea:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001eec:	f7ff ff20 	bl	8001d30 <__NVIC_GetPriorityGrouping>
 8001ef0:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001ef2:	687a      	ldr	r2, [r7, #4]
 8001ef4:	68b9      	ldr	r1, [r7, #8]
 8001ef6:	6978      	ldr	r0, [r7, #20]
 8001ef8:	f7ff ff92 	bl	8001e20 <NVIC_EncodePriority>
 8001efc:	4602      	mov	r2, r0
 8001efe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001f02:	4611      	mov	r1, r2
 8001f04:	4618      	mov	r0, r3
 8001f06:	f7ff ff61 	bl	8001dcc <__NVIC_SetPriority>
}
 8001f0a:	bf00      	nop
 8001f0c:	3718      	adds	r7, #24
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b082      	sub	sp, #8
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	4603      	mov	r3, r0
 8001f1a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001f1c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f20:	4618      	mov	r0, r3
 8001f22:	f7ff ff13 	bl	8001d4c <__NVIC_EnableIRQ>
}
 8001f26:	bf00      	nop
 8001f28:	3708      	adds	r7, #8
 8001f2a:	46bd      	mov	sp, r7
 8001f2c:	bd80      	pop	{r7, pc}

08001f2e <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8001f2e:	b580      	push	{r7, lr}
 8001f30:	b082      	sub	sp, #8
 8001f32:	af00      	add	r7, sp, #0
 8001f34:	4603      	mov	r3, r0
 8001f36:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8001f38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f3c:	4618      	mov	r0, r3
 8001f3e:	f7ff ff21 	bl	8001d84 <__NVIC_DisableIRQ>
}
 8001f42:	bf00      	nop
 8001f44:	3708      	adds	r7, #8
 8001f46:	46bd      	mov	sp, r7
 8001f48:	bd80      	pop	{r7, pc}

08001f4a <HAL_SYSTICK_Config>:
  * @param TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b082      	sub	sp, #8
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 8001f52:	6878      	ldr	r0, [r7, #4]
 8001f54:	f7ff ff96 	bl	8001e84 <SysTick_Config>
 8001f58:	4603      	mov	r3, r0
}
 8001f5a:	4618      	mov	r0, r3
 8001f5c:	3708      	adds	r7, #8
 8001f5e:	46bd      	mov	sp, r7
 8001f60:	bd80      	pop	{r7, pc}
	...

08001f64 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b087      	sub	sp, #28
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001f6e:	2300      	movs	r3, #0
 8001f70:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001f72:	e140      	b.n	80021f6 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001f74:	683b      	ldr	r3, [r7, #0]
 8001f76:	681a      	ldr	r2, [r3, #0]
 8001f78:	2101      	movs	r1, #1
 8001f7a:	697b      	ldr	r3, [r7, #20]
 8001f7c:	fa01 f303 	lsl.w	r3, r1, r3
 8001f80:	4013      	ands	r3, r2
 8001f82:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001f84:	68fb      	ldr	r3, [r7, #12]
 8001f86:	2b00      	cmp	r3, #0
 8001f88:	f000 8132 	beq.w	80021f0 <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	685b      	ldr	r3, [r3, #4]
 8001f90:	f003 0303 	and.w	r3, r3, #3
 8001f94:	2b01      	cmp	r3, #1
 8001f96:	d005      	beq.n	8001fa4 <HAL_GPIO_Init+0x40>
 8001f98:	683b      	ldr	r3, [r7, #0]
 8001f9a:	685b      	ldr	r3, [r3, #4]
 8001f9c:	f003 0303 	and.w	r3, r3, #3
 8001fa0:	2b02      	cmp	r3, #2
 8001fa2:	d130      	bne.n	8002006 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001faa:	697b      	ldr	r3, [r7, #20]
 8001fac:	005b      	lsls	r3, r3, #1
 8001fae:	2203      	movs	r2, #3
 8001fb0:	fa02 f303 	lsl.w	r3, r2, r3
 8001fb4:	43db      	mvns	r3, r3
 8001fb6:	693a      	ldr	r2, [r7, #16]
 8001fb8:	4013      	ands	r3, r2
 8001fba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001fbc:	683b      	ldr	r3, [r7, #0]
 8001fbe:	68da      	ldr	r2, [r3, #12]
 8001fc0:	697b      	ldr	r3, [r7, #20]
 8001fc2:	005b      	lsls	r3, r3, #1
 8001fc4:	fa02 f303 	lsl.w	r3, r2, r3
 8001fc8:	693a      	ldr	r2, [r7, #16]
 8001fca:	4313      	orrs	r3, r2
 8001fcc:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	693a      	ldr	r2, [r7, #16]
 8001fd2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	685b      	ldr	r3, [r3, #4]
 8001fd8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001fda:	2201      	movs	r2, #1
 8001fdc:	697b      	ldr	r3, [r7, #20]
 8001fde:	fa02 f303 	lsl.w	r3, r2, r3
 8001fe2:	43db      	mvns	r3, r3
 8001fe4:	693a      	ldr	r2, [r7, #16]
 8001fe6:	4013      	ands	r3, r2
 8001fe8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001fea:	683b      	ldr	r3, [r7, #0]
 8001fec:	685b      	ldr	r3, [r3, #4]
 8001fee:	091b      	lsrs	r3, r3, #4
 8001ff0:	f003 0201 	and.w	r2, r3, #1
 8001ff4:	697b      	ldr	r3, [r7, #20]
 8001ff6:	fa02 f303 	lsl.w	r3, r2, r3
 8001ffa:	693a      	ldr	r2, [r7, #16]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	693a      	ldr	r2, [r7, #16]
 8002004:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	685b      	ldr	r3, [r3, #4]
 800200a:	f003 0303 	and.w	r3, r3, #3
 800200e:	2b03      	cmp	r3, #3
 8002010:	d017      	beq.n	8002042 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	68db      	ldr	r3, [r3, #12]
 8002016:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8002018:	697b      	ldr	r3, [r7, #20]
 800201a:	005b      	lsls	r3, r3, #1
 800201c:	2203      	movs	r2, #3
 800201e:	fa02 f303 	lsl.w	r3, r2, r3
 8002022:	43db      	mvns	r3, r3
 8002024:	693a      	ldr	r2, [r7, #16]
 8002026:	4013      	ands	r3, r2
 8002028:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800202a:	683b      	ldr	r3, [r7, #0]
 800202c:	689a      	ldr	r2, [r3, #8]
 800202e:	697b      	ldr	r3, [r7, #20]
 8002030:	005b      	lsls	r3, r3, #1
 8002032:	fa02 f303 	lsl.w	r3, r2, r3
 8002036:	693a      	ldr	r2, [r7, #16]
 8002038:	4313      	orrs	r3, r2
 800203a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	693a      	ldr	r2, [r7, #16]
 8002040:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002042:	683b      	ldr	r3, [r7, #0]
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	f003 0303 	and.w	r3, r3, #3
 800204a:	2b02      	cmp	r3, #2
 800204c:	d123      	bne.n	8002096 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800204e:	697b      	ldr	r3, [r7, #20]
 8002050:	08da      	lsrs	r2, r3, #3
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	3208      	adds	r2, #8
 8002056:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800205a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800205c:	697b      	ldr	r3, [r7, #20]
 800205e:	f003 0307 	and.w	r3, r3, #7
 8002062:	009b      	lsls	r3, r3, #2
 8002064:	220f      	movs	r2, #15
 8002066:	fa02 f303 	lsl.w	r3, r2, r3
 800206a:	43db      	mvns	r3, r3
 800206c:	693a      	ldr	r2, [r7, #16]
 800206e:	4013      	ands	r3, r2
 8002070:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8002072:	683b      	ldr	r3, [r7, #0]
 8002074:	691a      	ldr	r2, [r3, #16]
 8002076:	697b      	ldr	r3, [r7, #20]
 8002078:	f003 0307 	and.w	r3, r3, #7
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	fa02 f303 	lsl.w	r3, r2, r3
 8002082:	693a      	ldr	r2, [r7, #16]
 8002084:	4313      	orrs	r3, r2
 8002086:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002088:	697b      	ldr	r3, [r7, #20]
 800208a:	08da      	lsrs	r2, r3, #3
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	3208      	adds	r2, #8
 8002090:	6939      	ldr	r1, [r7, #16]
 8002092:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800209c:	697b      	ldr	r3, [r7, #20]
 800209e:	005b      	lsls	r3, r3, #1
 80020a0:	2203      	movs	r2, #3
 80020a2:	fa02 f303 	lsl.w	r3, r2, r3
 80020a6:	43db      	mvns	r3, r3
 80020a8:	693a      	ldr	r2, [r7, #16]
 80020aa:	4013      	ands	r3, r2
 80020ac:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80020ae:	683b      	ldr	r3, [r7, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	f003 0203 	and.w	r2, r3, #3
 80020b6:	697b      	ldr	r3, [r7, #20]
 80020b8:	005b      	lsls	r3, r3, #1
 80020ba:	fa02 f303 	lsl.w	r3, r2, r3
 80020be:	693a      	ldr	r2, [r7, #16]
 80020c0:	4313      	orrs	r3, r2
 80020c2:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80020c4:	687b      	ldr	r3, [r7, #4]
 80020c6:	693a      	ldr	r2, [r7, #16]
 80020c8:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 80020ca:	683b      	ldr	r3, [r7, #0]
 80020cc:	685b      	ldr	r3, [r3, #4]
 80020ce:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	f000 808c 	beq.w	80021f0 <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 80020d8:	4a4e      	ldr	r2, [pc, #312]	@ (8002214 <HAL_GPIO_Init+0x2b0>)
 80020da:	697b      	ldr	r3, [r7, #20]
 80020dc:	089b      	lsrs	r3, r3, #2
 80020de:	3302      	adds	r3, #2
 80020e0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80020e4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	f003 0303 	and.w	r3, r3, #3
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	2207      	movs	r2, #7
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	43db      	mvns	r3, r3
 80020f6:	693a      	ldr	r2, [r7, #16]
 80020f8:	4013      	ands	r3, r2
 80020fa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8002102:	d00d      	beq.n	8002120 <HAL_GPIO_Init+0x1bc>
 8002104:	687b      	ldr	r3, [r7, #4]
 8002106:	4a44      	ldr	r2, [pc, #272]	@ (8002218 <HAL_GPIO_Init+0x2b4>)
 8002108:	4293      	cmp	r3, r2
 800210a:	d007      	beq.n	800211c <HAL_GPIO_Init+0x1b8>
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	4a43      	ldr	r2, [pc, #268]	@ (800221c <HAL_GPIO_Init+0x2b8>)
 8002110:	4293      	cmp	r3, r2
 8002112:	d101      	bne.n	8002118 <HAL_GPIO_Init+0x1b4>
 8002114:	2302      	movs	r3, #2
 8002116:	e004      	b.n	8002122 <HAL_GPIO_Init+0x1be>
 8002118:	2307      	movs	r3, #7
 800211a:	e002      	b.n	8002122 <HAL_GPIO_Init+0x1be>
 800211c:	2301      	movs	r3, #1
 800211e:	e000      	b.n	8002122 <HAL_GPIO_Init+0x1be>
 8002120:	2300      	movs	r3, #0
 8002122:	697a      	ldr	r2, [r7, #20]
 8002124:	f002 0203 	and.w	r2, r2, #3
 8002128:	0092      	lsls	r2, r2, #2
 800212a:	4093      	lsls	r3, r2
 800212c:	693a      	ldr	r2, [r7, #16]
 800212e:	4313      	orrs	r3, r2
 8002130:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8002132:	4938      	ldr	r1, [pc, #224]	@ (8002214 <HAL_GPIO_Init+0x2b0>)
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	089b      	lsrs	r3, r3, #2
 8002138:	3302      	adds	r3, #2
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002140:	4b37      	ldr	r3, [pc, #220]	@ (8002220 <HAL_GPIO_Init+0x2bc>)
 8002142:	681b      	ldr	r3, [r3, #0]
 8002144:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002146:	68fb      	ldr	r3, [r7, #12]
 8002148:	43db      	mvns	r3, r3
 800214a:	693a      	ldr	r2, [r7, #16]
 800214c:	4013      	ands	r3, r2
 800214e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002150:	683b      	ldr	r3, [r7, #0]
 8002152:	685b      	ldr	r3, [r3, #4]
 8002154:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002158:	2b00      	cmp	r3, #0
 800215a:	d003      	beq.n	8002164 <HAL_GPIO_Init+0x200>
        {
          temp |= iocurrent;
 800215c:	693a      	ldr	r2, [r7, #16]
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	4313      	orrs	r3, r2
 8002162:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002164:	4a2e      	ldr	r2, [pc, #184]	@ (8002220 <HAL_GPIO_Init+0x2bc>)
 8002166:	693b      	ldr	r3, [r7, #16]
 8002168:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 800216a:	4b2d      	ldr	r3, [pc, #180]	@ (8002220 <HAL_GPIO_Init+0x2bc>)
 800216c:	685b      	ldr	r3, [r3, #4]
 800216e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	43db      	mvns	r3, r3
 8002174:	693a      	ldr	r2, [r7, #16]
 8002176:	4013      	ands	r3, r2
 8002178:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 800217a:	683b      	ldr	r3, [r7, #0]
 800217c:	685b      	ldr	r3, [r3, #4]
 800217e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002182:	2b00      	cmp	r3, #0
 8002184:	d003      	beq.n	800218e <HAL_GPIO_Init+0x22a>
        {
          temp |= iocurrent;
 8002186:	693a      	ldr	r2, [r7, #16]
 8002188:	68fb      	ldr	r3, [r7, #12]
 800218a:	4313      	orrs	r3, r2
 800218c:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800218e:	4a24      	ldr	r2, [pc, #144]	@ (8002220 <HAL_GPIO_Init+0x2bc>)
 8002190:	693b      	ldr	r3, [r7, #16]
 8002192:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8002194:	4b22      	ldr	r3, [pc, #136]	@ (8002220 <HAL_GPIO_Init+0x2bc>)
 8002196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800219a:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	43db      	mvns	r3, r3
 80021a0:	693a      	ldr	r2, [r7, #16]
 80021a2:	4013      	ands	r3, r2
 80021a4:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80021a6:	683b      	ldr	r3, [r7, #0]
 80021a8:	685b      	ldr	r3, [r3, #4]
 80021aa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021ae:	2b00      	cmp	r3, #0
 80021b0:	d003      	beq.n	80021ba <HAL_GPIO_Init+0x256>
        {
          temp |= iocurrent;
 80021b2:	693a      	ldr	r2, [r7, #16]
 80021b4:	68fb      	ldr	r3, [r7, #12]
 80021b6:	4313      	orrs	r3, r2
 80021b8:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 80021ba:	4a19      	ldr	r2, [pc, #100]	@ (8002220 <HAL_GPIO_Init+0x2bc>)
 80021bc:	693b      	ldr	r3, [r7, #16]
 80021be:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 80021c2:	4b17      	ldr	r3, [pc, #92]	@ (8002220 <HAL_GPIO_Init+0x2bc>)
 80021c4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80021c8:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 80021ca:	68fb      	ldr	r3, [r7, #12]
 80021cc:	43db      	mvns	r3, r3
 80021ce:	693a      	ldr	r2, [r7, #16]
 80021d0:	4013      	ands	r3, r2
 80021d2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80021d4:	683b      	ldr	r3, [r7, #0]
 80021d6:	685b      	ldr	r3, [r3, #4]
 80021d8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80021dc:	2b00      	cmp	r3, #0
 80021de:	d003      	beq.n	80021e8 <HAL_GPIO_Init+0x284>
        {
          temp |= iocurrent;
 80021e0:	693a      	ldr	r2, [r7, #16]
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	4313      	orrs	r3, r2
 80021e6:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 80021e8:	4a0d      	ldr	r2, [pc, #52]	@ (8002220 <HAL_GPIO_Init+0x2bc>)
 80021ea:	693b      	ldr	r3, [r7, #16]
 80021ec:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
#endif /* CORE_CM0PLUS */
      }
    }

    position++;
 80021f0:	697b      	ldr	r3, [r7, #20]
 80021f2:	3301      	adds	r3, #1
 80021f4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80021f6:	683b      	ldr	r3, [r7, #0]
 80021f8:	681a      	ldr	r2, [r3, #0]
 80021fa:	697b      	ldr	r3, [r7, #20]
 80021fc:	fa22 f303 	lsr.w	r3, r2, r3
 8002200:	2b00      	cmp	r3, #0
 8002202:	f47f aeb7 	bne.w	8001f74 <HAL_GPIO_Init+0x10>
  }
}
 8002206:	bf00      	nop
 8002208:	bf00      	nop
 800220a:	371c      	adds	r7, #28
 800220c:	46bd      	mov	sp, r7
 800220e:	bc80      	pop	{r7}
 8002210:	4770      	bx	lr
 8002212:	bf00      	nop
 8002214:	40010000 	.word	0x40010000
 8002218:	48000400 	.word	0x48000400
 800221c:	48000800 	.word	0x48000800
 8002220:	58000800 	.word	0x58000800

08002224 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002224:	b480      	push	{r7}
 8002226:	b083      	sub	sp, #12
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
 800222c:	460b      	mov	r3, r1
 800222e:	807b      	strh	r3, [r7, #2]
 8002230:	4613      	mov	r3, r2
 8002232:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002234:	787b      	ldrb	r3, [r7, #1]
 8002236:	2b00      	cmp	r3, #0
 8002238:	d003      	beq.n	8002242 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800223a:	887a      	ldrh	r2, [r7, #2]
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002240:	e002      	b.n	8002248 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002242:	887a      	ldrh	r2, [r7, #2]
 8002244:	687b      	ldr	r3, [r7, #4]
 8002246:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002248:	bf00      	nop
 800224a:	370c      	adds	r7, #12
 800224c:	46bd      	mov	sp, r7
 800224e:	bc80      	pop	{r7}
 8002250:	4770      	bx	lr
	...

08002254 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8002254:	b480      	push	{r7}
 8002256:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002258:	4b04      	ldr	r3, [pc, #16]	@ (800226c <HAL_PWR_EnableBkUpAccess+0x18>)
 800225a:	681b      	ldr	r3, [r3, #0]
 800225c:	4a03      	ldr	r2, [pc, #12]	@ (800226c <HAL_PWR_EnableBkUpAccess+0x18>)
 800225e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002262:	6013      	str	r3, [r2, #0]
}
 8002264:	bf00      	nop
 8002266:	46bd      	mov	sp, r7
 8002268:	bc80      	pop	{r7}
 800226a:	4770      	bx	lr
 800226c:	58000400 	.word	0x58000400

08002270 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002270:	b480      	push	{r7}
 8002272:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8002274:	4b03      	ldr	r3, [pc, #12]	@ (8002284 <HAL_PWREx_GetVoltageRange+0x14>)
 8002276:	681b      	ldr	r3, [r3, #0]
 8002278:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 800227c:	4618      	mov	r0, r3
 800227e:	46bd      	mov	sp, r7
 8002280:	bc80      	pop	{r7}
 8002282:	4770      	bx	lr
 8002284:	58000400 	.word	0x58000400

08002288 <LL_PWR_IsEnabledBkUpAccess>:
  * @brief  Check if the backup domain is enabled
  * @rmtoll CR1          DBP           LL_PWR_IsEnabledBkUpAccess
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsEnabledBkUpAccess(void)
{
 8002288:	b480      	push	{r7}
 800228a:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 800228c:	4b06      	ldr	r3, [pc, #24]	@ (80022a8 <LL_PWR_IsEnabledBkUpAccess+0x20>)
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002294:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002298:	d101      	bne.n	800229e <LL_PWR_IsEnabledBkUpAccess+0x16>
 800229a:	2301      	movs	r3, #1
 800229c:	e000      	b.n	80022a0 <LL_PWR_IsEnabledBkUpAccess+0x18>
 800229e:	2300      	movs	r3, #0
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr
 80022a8:	58000400 	.word	0x58000400

080022ac <LL_RCC_HSE_EnableTcxo>:
  * @note PB0 must be configured in analog mode prior enabling VDDTCXO supply
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_EnableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_EnableTcxo(void)
{
 80022ac:	b480      	push	{r7}
 80022ae:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80022b0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022ba:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80022be:	6013      	str	r3, [r2, #0]
}
 80022c0:	bf00      	nop
 80022c2:	46bd      	mov	sp, r7
 80022c4:	bc80      	pop	{r7}
 80022c6:	4770      	bx	lr

080022c8 <LL_RCC_HSE_DisableTcxo>:
  * @brief  Disable HSE VDDTCXO output on package pin PB0-VDDTCXO
  * @rmtoll CR           HSEBYPPWR        LL_RCC_HSE_DisableTcxo
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_DisableTcxo(void)
{
 80022c8:	b480      	push	{r7}
 80022ca:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 80022cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022d0:	681b      	ldr	r3, [r3, #0]
 80022d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80022d6:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80022da:	6013      	str	r3, [r2, #0]
}
 80022dc:	bf00      	nop
 80022de:	46bd      	mov	sp, r7
 80022e0:	bc80      	pop	{r7}
 80022e2:	4770      	bx	lr

080022e4 <LL_RCC_HSE_IsEnabledDiv2>:
  * @brief  Get HSE sysclk and pll prescaler  division by 2
  * @rmtoll CR           HSEPRE        LL_RCC_HSE_IsEnabledDiv2
  * @retval None
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsEnabledDiv2(void)
{
 80022e4:	b480      	push	{r7}
 80022e6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80022e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80022ec:	681b      	ldr	r3, [r3, #0]
 80022ee:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022f2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80022f6:	d101      	bne.n	80022fc <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80022f8:	2301      	movs	r3, #1
 80022fa:	e000      	b.n	80022fe <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80022fc:	2300      	movs	r3, #0
}
 80022fe:	4618      	mov	r0, r3
 8002300:	46bd      	mov	sp, r7
 8002302:	bc80      	pop	{r7}
 8002304:	4770      	bx	lr

08002306 <LL_RCC_HSE_Enable>:
  * @brief  Enable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Enable(void)
{
 8002306:	b480      	push	{r7}
 8002308:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 800230a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002314:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002318:	6013      	str	r3, [r2, #0]
}
 800231a:	bf00      	nop
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr

08002322 <LL_RCC_HSE_Disable>:
  * @brief  Disable HSE crystal oscillator (HSE ON)
  * @rmtoll CR           HSEON         LL_RCC_HSE_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSE_Disable(void)
{
 8002322:	b480      	push	{r7}
 8002324:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8002326:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800232a:	681b      	ldr	r3, [r3, #0]
 800232c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002330:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002334:	6013      	str	r3, [r2, #0]
}
 8002336:	bf00      	nop
 8002338:	46bd      	mov	sp, r7
 800233a:	bc80      	pop	{r7}
 800233c:	4770      	bx	lr

0800233e <LL_RCC_HSE_IsReady>:
  * @brief  Check if HSE oscillator Ready
  * @rmtoll CR           HSERDY        LL_RCC_HSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSE_IsReady(void)
{
 800233e:	b480      	push	{r7}
 8002340:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8002342:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002346:	681b      	ldr	r3, [r3, #0]
 8002348:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800234c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8002350:	d101      	bne.n	8002356 <LL_RCC_HSE_IsReady+0x18>
 8002352:	2301      	movs	r3, #1
 8002354:	e000      	b.n	8002358 <LL_RCC_HSE_IsReady+0x1a>
 8002356:	2300      	movs	r3, #0
}
 8002358:	4618      	mov	r0, r3
 800235a:	46bd      	mov	sp, r7
 800235c:	bc80      	pop	{r7}
 800235e:	4770      	bx	lr

08002360 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 8002360:	b480      	push	{r7}
 8002362:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002364:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800236e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002372:	6013      	str	r3, [r2, #0]
}
 8002374:	bf00      	nop
 8002376:	46bd      	mov	sp, r7
 8002378:	bc80      	pop	{r7}
 800237a:	4770      	bx	lr

0800237c <LL_RCC_HSI_Disable>:
  * @brief  Disable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Disable(void)
{
 800237c:	b480      	push	{r7}
 800237e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8002380:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800238a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800238e:	6013      	str	r3, [r2, #0]
}
 8002390:	bf00      	nop
 8002392:	46bd      	mov	sp, r7
 8002394:	bc80      	pop	{r7}
 8002396:	4770      	bx	lr

08002398 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 800239c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80023a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80023aa:	d101      	bne.n	80023b0 <LL_RCC_HSI_IsReady+0x18>
 80023ac:	2301      	movs	r3, #1
 80023ae:	e000      	b.n	80023b2 <LL_RCC_HSI_IsReady+0x1a>
 80023b0:	2300      	movs	r3, #0
}
 80023b2:	4618      	mov	r0, r3
 80023b4:	46bd      	mov	sp, r7
 80023b6:	bc80      	pop	{r7}
 80023b8:	4770      	bx	lr

080023ba <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 80023ba:	b480      	push	{r7}
 80023bc:	b083      	sub	sp, #12
 80023be:	af00      	add	r7, sp, #0
 80023c0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 80023c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023c6:	685b      	ldr	r3, [r3, #4]
 80023c8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	061b      	lsls	r3, r3, #24
 80023d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80023d4:	4313      	orrs	r3, r2
 80023d6:	604b      	str	r3, [r1, #4]
}
 80023d8:	bf00      	nop
 80023da:	370c      	adds	r7, #12
 80023dc:	46bd      	mov	sp, r7
 80023de:	bc80      	pop	{r7}
 80023e0:	4770      	bx	lr

080023e2 <LL_RCC_LSE_IsReady>:
  * @brief  Check if LSE oscillator Ready
  * @rmtoll BDCR         LSERDY        LL_RCC_LSE_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSE_IsReady(void)
{
 80023e2:	b480      	push	{r7}
 80023e4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 80023e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80023ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80023ee:	f003 0302 	and.w	r3, r3, #2
 80023f2:	2b02      	cmp	r3, #2
 80023f4:	d101      	bne.n	80023fa <LL_RCC_LSE_IsReady+0x18>
 80023f6:	2301      	movs	r3, #1
 80023f8:	e000      	b.n	80023fc <LL_RCC_LSE_IsReady+0x1a>
 80023fa:	2300      	movs	r3, #0
}
 80023fc:	4618      	mov	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	bc80      	pop	{r7}
 8002402:	4770      	bx	lr

08002404 <LL_RCC_LSI_Enable>:
  * @brief  Enable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Enable(void)
{
 8002404:	b480      	push	{r7}
 8002406:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8002408:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800240c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002410:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002414:	f043 0301 	orr.w	r3, r3, #1
 8002418:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800241c:	bf00      	nop
 800241e:	46bd      	mov	sp, r7
 8002420:	bc80      	pop	{r7}
 8002422:	4770      	bx	lr

08002424 <LL_RCC_LSI_Disable>:
  * @brief  Disable LSI Oscillator
  * @rmtoll CSR          LSION         LL_RCC_LSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSI_Disable(void)
{
 8002424:	b480      	push	{r7}
 8002426:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8002428:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800242c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002430:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002434:	f023 0301 	bic.w	r3, r3, #1
 8002438:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 800243c:	bf00      	nop
 800243e:	46bd      	mov	sp, r7
 8002440:	bc80      	pop	{r7}
 8002442:	4770      	bx	lr

08002444 <LL_RCC_LSI_IsReady>:
  * @brief  Check if LSI is Ready
  * @rmtoll CSR          LSIRDY        LL_RCC_LSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_LSI_IsReady(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8002448:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800244c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002450:	f003 0302 	and.w	r3, r3, #2
 8002454:	2b02      	cmp	r3, #2
 8002456:	d101      	bne.n	800245c <LL_RCC_LSI_IsReady+0x18>
 8002458:	2301      	movs	r3, #1
 800245a:	e000      	b.n	800245e <LL_RCC_LSI_IsReady+0x1a>
 800245c:	2300      	movs	r3, #0
}
 800245e:	4618      	mov	r0, r3
 8002460:	46bd      	mov	sp, r7
 8002462:	bc80      	pop	{r7}
 8002464:	4770      	bx	lr

08002466 <LL_RCC_MSI_Enable>:
  * @brief  Enable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Enable(void)
{
 8002466:	b480      	push	{r7}
 8002468:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 800246a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002474:	f043 0301 	orr.w	r3, r3, #1
 8002478:	6013      	str	r3, [r2, #0]
}
 800247a:	bf00      	nop
 800247c:	46bd      	mov	sp, r7
 800247e:	bc80      	pop	{r7}
 8002480:	4770      	bx	lr

08002482 <LL_RCC_MSI_Disable>:
  * @brief  Disable MSI oscillator
  * @rmtoll CR           MSION         LL_RCC_MSI_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_Disable(void)
{
 8002482:	b480      	push	{r7}
 8002484:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8002486:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002490:	f023 0301 	bic.w	r3, r3, #1
 8002494:	6013      	str	r3, [r2, #0]
}
 8002496:	bf00      	nop
 8002498:	46bd      	mov	sp, r7
 800249a:	bc80      	pop	{r7}
 800249c:	4770      	bx	lr

0800249e <LL_RCC_MSI_IsReady>:
  * @brief  Check if MSI oscillator Ready
  * @rmtoll CR           MSIRDY        LL_RCC_MSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsReady(void)
{
 800249e:	b480      	push	{r7}
 80024a0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 80024a2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024a6:	681b      	ldr	r3, [r3, #0]
 80024a8:	f003 0302 	and.w	r3, r3, #2
 80024ac:	2b02      	cmp	r3, #2
 80024ae:	d101      	bne.n	80024b4 <LL_RCC_MSI_IsReady+0x16>
 80024b0:	2301      	movs	r3, #1
 80024b2:	e000      	b.n	80024b6 <LL_RCC_MSI_IsReady+0x18>
 80024b4:	2300      	movs	r3, #0
}
 80024b6:	4618      	mov	r0, r3
 80024b8:	46bd      	mov	sp, r7
 80024ba:	bc80      	pop	{r7}
 80024bc:	4770      	bx	lr

080024be <LL_RCC_MSI_IsEnabledRangeSelect>:
  * @brief  Check if MSI clock range is selected with MSIRANGE register
  * @rmtoll CR           MSIRGSEL      LL_RCC_MSI_IsEnabledRangeSelect
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_IsEnabledRangeSelect(void)
{
 80024be:	b480      	push	{r7}
 80024c0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 80024c2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f003 0308 	and.w	r3, r3, #8
 80024cc:	2b08      	cmp	r3, #8
 80024ce:	d101      	bne.n	80024d4 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 80024d0:	2301      	movs	r3, #1
 80024d2:	e000      	b.n	80024d6 <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 80024d4:	2300      	movs	r3, #0
}
 80024d6:	4618      	mov	r0, r3
 80024d8:	46bd      	mov	sp, r7
 80024da:	bc80      	pop	{r7}
 80024dc:	4770      	bx	lr

080024de <LL_RCC_MSI_GetRange>:
  *         @arg @ref LL_RCC_MSIRANGE_9
  *         @arg @ref LL_RCC_MSIRANGE_10
  *         @arg @ref LL_RCC_MSIRANGE_11
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRange(void)
{
 80024de:	b480      	push	{r7}
 80024e0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 80024e2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 80024ec:	4618      	mov	r0, r3
 80024ee:	46bd      	mov	sp, r7
 80024f0:	bc80      	pop	{r7}
 80024f2:	4770      	bx	lr

080024f4 <LL_RCC_MSI_GetRangeAfterStandby>:
  *         @arg @ref LL_RCC_MSISRANGE_5
  *         @arg @ref LL_RCC_MSISRANGE_6
  *         @arg @ref LL_RCC_MSISRANGE_7
  */
__STATIC_INLINE uint32_t LL_RCC_MSI_GetRangeAfterStandby(void)
{
 80024f4:	b480      	push	{r7}
 80024f6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 80024f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024fc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002500:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
}
 8002504:	4618      	mov	r0, r3
 8002506:	46bd      	mov	sp, r7
 8002508:	bc80      	pop	{r7}
 800250a:	4770      	bx	lr

0800250c <LL_RCC_MSI_SetCalibTrimming>:
  * @rmtoll ICSCR        MSITRIM       LL_RCC_MSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 255
  * @retval None
  */
__STATIC_INLINE void LL_RCC_MSI_SetCalibTrimming(uint32_t Value)
{
 800250c:	b480      	push	{r7}
 800250e:	b083      	sub	sp, #12
 8002510:	af00      	add	r7, sp, #0
 8002512:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8002514:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002518:	685b      	ldr	r3, [r3, #4]
 800251a:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	021b      	lsls	r3, r3, #8
 8002522:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002526:	4313      	orrs	r3, r2
 8002528:	604b      	str	r3, [r1, #4]
}
 800252a:	bf00      	nop
 800252c:	370c      	adds	r7, #12
 800252e:	46bd      	mov	sp, r7
 8002530:	bc80      	pop	{r7}
 8002532:	4770      	bx	lr

08002534 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8002534:	b480      	push	{r7}
 8002536:	b083      	sub	sp, #12
 8002538:	af00      	add	r7, sp, #0
 800253a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 800253c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002540:	689b      	ldr	r3, [r3, #8]
 8002542:	f023 0203 	bic.w	r2, r3, #3
 8002546:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	4313      	orrs	r3, r2
 800254e:	608b      	str	r3, [r1, #8]
}
 8002550:	bf00      	nop
 8002552:	370c      	adds	r7, #12
 8002554:	46bd      	mov	sp, r7
 8002556:	bc80      	pop	{r7}
 8002558:	4770      	bx	lr

0800255a <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 800255a:	b480      	push	{r7}
 800255c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 800255e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002562:	689b      	ldr	r3, [r3, #8]
 8002564:	f003 030c 	and.w	r3, r3, #12
}
 8002568:	4618      	mov	r0, r3
 800256a:	46bd      	mov	sp, r7
 800256c:	bc80      	pop	{r7}
 800256e:	4770      	bx	lr

08002570 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002570:	b480      	push	{r7}
 8002572:	b083      	sub	sp, #12
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8002578:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800257c:	689b      	ldr	r3, [r3, #8]
 800257e:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002582:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	4313      	orrs	r3, r2
 800258a:	608b      	str	r3, [r1, #8]
}
 800258c:	bf00      	nop
 800258e:	370c      	adds	r7, #12
 8002590:	46bd      	mov	sp, r7
 8002592:	bc80      	pop	{r7}
 8002594:	4770      	bx	lr

08002596 <LL_C2_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_C2_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002596:	b480      	push	{r7}
 8002598:	b083      	sub	sp, #12
 800259a:	af00      	add	r7, sp, #0
 800259c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 800259e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025a2:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80025a6:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	4313      	orrs	r3, r2
 80025b2:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80025b6:	bf00      	nop
 80025b8:	370c      	adds	r7, #12
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr

080025c0 <LL_RCC_SetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHB3Prescaler(uint32_t Prescaler)
{
 80025c0:	b480      	push	{r7}
 80025c2:	b083      	sub	sp, #12
 80025c4:	af00      	add	r7, sp, #0
 80025c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 80025c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025cc:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 80025d0:	f023 020f 	bic.w	r2, r3, #15
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	091b      	lsrs	r3, r3, #4
 80025d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80025dc:	4313      	orrs	r3, r2
 80025de:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 80025e2:	bf00      	nop
 80025e4:	370c      	adds	r7, #12
 80025e6:	46bd      	mov	sp, r7
 80025e8:	bc80      	pop	{r7}
 80025ea:	4770      	bx	lr

080025ec <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80025ec:	b480      	push	{r7}
 80025ee:	b083      	sub	sp, #12
 80025f0:	af00      	add	r7, sp, #0
 80025f2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80025f4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80025f8:	689b      	ldr	r3, [r3, #8]
 80025fa:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80025fe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	4313      	orrs	r3, r2
 8002606:	608b      	str	r3, [r1, #8]
}
 8002608:	bf00      	nop
 800260a:	370c      	adds	r7, #12
 800260c:	46bd      	mov	sp, r7
 800260e:	bc80      	pop	{r7}
 8002610:	4770      	bx	lr

08002612 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002612:	b480      	push	{r7}
 8002614:	b083      	sub	sp, #12
 8002616:	af00      	add	r7, sp, #0
 8002618:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800261a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002624:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	4313      	orrs	r3, r2
 800262c:	608b      	str	r3, [r1, #8]
}
 800262e:	bf00      	nop
 8002630:	370c      	adds	r7, #12
 8002632:	46bd      	mov	sp, r7
 8002634:	bc80      	pop	{r7}
 8002636:	4770      	bx	lr

08002638 <LL_RCC_GetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHBPrescaler(void)
{
 8002638:	b480      	push	{r7}
 800263a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 800263c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002646:	4618      	mov	r0, r3
 8002648:	46bd      	mov	sp, r7
 800264a:	bc80      	pop	{r7}
 800264c:	4770      	bx	lr

0800264e <LL_RCC_GetAHB3Prescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_128
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  */
__STATIC_INLINE uint32_t LL_RCC_GetAHB3Prescaler(void)
{
 800264e:	b480      	push	{r7}
 8002650:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8002652:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002656:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800265a:	011b      	lsls	r3, r3, #4
 800265c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8002660:	4618      	mov	r0, r3
 8002662:	46bd      	mov	sp, r7
 8002664:	bc80      	pop	{r7}
 8002666:	4770      	bx	lr

08002668 <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 800266c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8002676:	4618      	mov	r0, r3
 8002678:	46bd      	mov	sp, r7
 800267a:	bc80      	pop	{r7}
 800267c:	4770      	bx	lr

0800267e <LL_RCC_GetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_4
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB2Prescaler(void)
{
 800267e:	b480      	push	{r7}
 8002680:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002682:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002686:	689b      	ldr	r3, [r3, #8]
 8002688:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 800268c:	4618      	mov	r0, r3
 800268e:	46bd      	mov	sp, r7
 8002690:	bc80      	pop	{r7}
 8002692:	4770      	bx	lr

08002694 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8002694:	b480      	push	{r7}
 8002696:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8002698:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026a2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80026a6:	6013      	str	r3, [r2, #0]
}
 80026a8:	bf00      	nop
 80026aa:	46bd      	mov	sp, r7
 80026ac:	bc80      	pop	{r7}
 80026ae:	4770      	bx	lr

080026b0 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 80026b0:	b480      	push	{r7}
 80026b2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80026b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80026be:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80026c2:	6013      	str	r3, [r2, #0]
}
 80026c4:	bf00      	nop
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bc80      	pop	{r7}
 80026ca:	4770      	bx	lr

080026cc <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 80026cc:	b480      	push	{r7}
 80026ce:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 80026d0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026d4:	681b      	ldr	r3, [r3, #0]
 80026d6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80026da:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80026de:	d101      	bne.n	80026e4 <LL_RCC_PLL_IsReady+0x18>
 80026e0:	2301      	movs	r3, #1
 80026e2:	e000      	b.n	80026e6 <LL_RCC_PLL_IsReady+0x1a>
 80026e4:	2300      	movs	r3, #0
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bc80      	pop	{r7}
 80026ec:	4770      	bx	lr

080026ee <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 80026ee:	b480      	push	{r7}
 80026f0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 80026f2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026f6:	68db      	ldr	r3, [r3, #12]
 80026f8:	0a1b      	lsrs	r3, r3, #8
 80026fa:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 80026fe:	4618      	mov	r0, r3
 8002700:	46bd      	mov	sp, r7
 8002702:	bc80      	pop	{r7}
 8002704:	4770      	bx	lr

08002706 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8002706:	b480      	push	{r7}
 8002708:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 800270a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800270e:	68db      	ldr	r3, [r3, #12]
 8002710:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8002714:	4618      	mov	r0, r3
 8002716:	46bd      	mov	sp, r7
 8002718:	bc80      	pop	{r7}
 800271a:	4770      	bx	lr

0800271c <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 800271c:	b480      	push	{r7}
 800271e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002720:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002724:	68db      	ldr	r3, [r3, #12]
 8002726:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 800272a:	4618      	mov	r0, r3
 800272c:	46bd      	mov	sp, r7
 800272e:	bc80      	pop	{r7}
 8002730:	4770      	bx	lr

08002732 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002732:	b480      	push	{r7}
 8002734:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002736:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800273a:	68db      	ldr	r3, [r3, #12]
 800273c:	f003 0303 	and.w	r3, r3, #3
}
 8002740:	4618      	mov	r0, r3
 8002742:	46bd      	mov	sp, r7
 8002744:	bc80      	pop	{r7}
 8002746:	4770      	bx	lr

08002748 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8002748:	b480      	push	{r7}
 800274a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800274c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002750:	689b      	ldr	r3, [r3, #8]
 8002752:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002756:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800275a:	d101      	bne.n	8002760 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800275c:	2301      	movs	r3, #1
 800275e:	e000      	b.n	8002762 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8002760:	2300      	movs	r3, #0
}
 8002762:	4618      	mov	r0, r3
 8002764:	46bd      	mov	sp, r7
 8002766:	bc80      	pop	{r7}
 8002768:	4770      	bx	lr

0800276a <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800276a:	b480      	push	{r7}
 800276c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800276e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002772:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8002776:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800277a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800277e:	d101      	bne.n	8002784 <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 8002780:	2301      	movs	r3, #1
 8002782:	e000      	b.n	8002786 <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 8002784:	2300      	movs	r3, #0
}
 8002786:	4618      	mov	r0, r3
 8002788:	46bd      	mov	sp, r7
 800278a:	bc80      	pop	{r7}
 800278c:	4770      	bx	lr

0800278e <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800278e:	b480      	push	{r7}
 8002790:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8002792:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002796:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800279a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800279e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027a2:	d101      	bne.n	80027a8 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 80027a4:	2301      	movs	r3, #1
 80027a6:	e000      	b.n	80027aa <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 80027a8:	2300      	movs	r3, #0
}
 80027aa:	4618      	mov	r0, r3
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bc80      	pop	{r7}
 80027b0:	4770      	bx	lr

080027b2 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 80027b2:	b480      	push	{r7}
 80027b4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 80027b6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027ba:	689b      	ldr	r3, [r3, #8]
 80027bc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80027c0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80027c4:	d101      	bne.n	80027ca <LL_RCC_IsActiveFlag_PPRE1+0x18>
 80027c6:	2301      	movs	r3, #1
 80027c8:	e000      	b.n	80027cc <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 80027ca:	2300      	movs	r3, #0
}
 80027cc:	4618      	mov	r0, r3
 80027ce:	46bd      	mov	sp, r7
 80027d0:	bc80      	pop	{r7}
 80027d2:	4770      	bx	lr

080027d4 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 80027d4:	b480      	push	{r7}
 80027d6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 80027d8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80027dc:	689b      	ldr	r3, [r3, #8]
 80027de:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80027e2:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80027e6:	d101      	bne.n	80027ec <LL_RCC_IsActiveFlag_PPRE2+0x18>
 80027e8:	2301      	movs	r3, #1
 80027ea:	e000      	b.n	80027ee <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 80027ec:	2300      	movs	r3, #0
}
 80027ee:	4618      	mov	r0, r3
 80027f0:	46bd      	mov	sp, r7
 80027f2:	bc80      	pop	{r7}
 80027f4:	4770      	bx	lr
	...

080027f8 <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80027f8:	b580      	push	{r7, lr}
 80027fa:	b088      	sub	sp, #32
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2b00      	cmp	r3, #0
 8002804:	d101      	bne.n	800280a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e36f      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800280a:	f7ff fea6 	bl	800255a <LL_RCC_GetSysClkSource>
 800280e:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002810:	f7ff ff8f 	bl	8002732 <LL_RCC_PLL_GetMainSource>
 8002814:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002816:	687b      	ldr	r3, [r7, #4]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f003 0320 	and.w	r3, r3, #32
 800281e:	2b00      	cmp	r3, #0
 8002820:	f000 80c4 	beq.w	80029ac <HAL_RCC_OscConfig+0x1b4>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	2b00      	cmp	r3, #0
 8002828:	d005      	beq.n	8002836 <HAL_RCC_OscConfig+0x3e>
 800282a:	69fb      	ldr	r3, [r7, #28]
 800282c:	2b0c      	cmp	r3, #12
 800282e:	d176      	bne.n	800291e <HAL_RCC_OscConfig+0x126>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002830:	69bb      	ldr	r3, [r7, #24]
 8002832:	2b01      	cmp	r3, #1
 8002834:	d173      	bne.n	800291e <HAL_RCC_OscConfig+0x126>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	6a1b      	ldr	r3, [r3, #32]
 800283a:	2b00      	cmp	r3, #0
 800283c:	d101      	bne.n	8002842 <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800283e:	2301      	movs	r3, #1
 8002840:	e353      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002846:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f003 0308 	and.w	r3, r3, #8
 8002850:	2b00      	cmp	r3, #0
 8002852:	d005      	beq.n	8002860 <HAL_RCC_OscConfig+0x68>
 8002854:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800285e:	e006      	b.n	800286e <HAL_RCC_OscConfig+0x76>
 8002860:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002864:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002868:	091b      	lsrs	r3, r3, #4
 800286a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800286e:	4293      	cmp	r3, r2
 8002870:	d222      	bcs.n	80028b8 <HAL_RCC_OscConfig+0xc0>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002876:	4618      	mov	r0, r3
 8002878:	f000 fd5a 	bl	8003330 <RCC_SetFlashLatencyFromMSIRange>
 800287c:	4603      	mov	r3, r0
 800287e:	2b00      	cmp	r3, #0
 8002880:	d001      	beq.n	8002886 <HAL_RCC_OscConfig+0x8e>
          {
            return HAL_ERROR;
 8002882:	2301      	movs	r3, #1
 8002884:	e331      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002886:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002890:	f043 0308 	orr.w	r3, r3, #8
 8002894:	6013      	str	r3, [r2, #0]
 8002896:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800289a:	681b      	ldr	r3, [r3, #0]
 800289c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028a8:	4313      	orrs	r3, r2
 80028aa:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028b0:	4618      	mov	r0, r3
 80028b2:	f7ff fe2b 	bl	800250c <LL_RCC_MSI_SetCalibTrimming>
 80028b6:	e021      	b.n	80028fc <HAL_RCC_OscConfig+0x104>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range. */
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80028b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80028c2:	f043 0308 	orr.w	r3, r3, #8
 80028c6:	6013      	str	r3, [r2, #0]
 80028c8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80028cc:	681b      	ldr	r3, [r3, #0]
 80028ce:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028d6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80028da:	4313      	orrs	r3, r2
 80028dc:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028e2:	4618      	mov	r0, r3
 80028e4:	f7ff fe12 	bl	800250c <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80028ec:	4618      	mov	r0, r3
 80028ee:	f000 fd1f 	bl	8003330 <RCC_SetFlashLatencyFromMSIRange>
 80028f2:	4603      	mov	r3, r0
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d001      	beq.n	80028fc <HAL_RCC_OscConfig+0x104>
          {
            return HAL_ERROR;
 80028f8:	2301      	movs	r3, #1
 80028fa:	e2f6      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 80028fc:	f000 fce0 	bl	80032c0 <HAL_RCC_GetHCLKFreq>
 8002900:	4603      	mov	r3, r0
 8002902:	4aa7      	ldr	r2, [pc, #668]	@ (8002ba0 <HAL_RCC_OscConfig+0x3a8>)
 8002904:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings */
        status = HAL_InitTick(uwTickPrio);
 8002906:	4ba7      	ldr	r3, [pc, #668]	@ (8002ba4 <HAL_RCC_OscConfig+0x3ac>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	4618      	mov	r0, r3
 800290c:	f7ff f972 	bl	8001bf4 <HAL_InitTick>
 8002910:	4603      	mov	r3, r0
 8002912:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8002914:	7cfb      	ldrb	r3, [r7, #19]
 8002916:	2b00      	cmp	r3, #0
 8002918:	d047      	beq.n	80029aa <HAL_RCC_OscConfig+0x1b2>
        {
          return status;
 800291a:	7cfb      	ldrb	r3, [r7, #19]
 800291c:	e2e5      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	6a1b      	ldr	r3, [r3, #32]
 8002922:	2b00      	cmp	r3, #0
 8002924:	d02c      	beq.n	8002980 <HAL_RCC_OscConfig+0x188>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002926:	f7ff fd9e 	bl	8002466 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800292a:	f7ff f9af 	bl	8001c8c <HAL_GetTick>
 800292e:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 8002930:	e008      	b.n	8002944 <HAL_RCC_OscConfig+0x14c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002932:	f7ff f9ab 	bl	8001c8c <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	2b02      	cmp	r3, #2
 800293e:	d901      	bls.n	8002944 <HAL_RCC_OscConfig+0x14c>
          {
            return HAL_TIMEOUT;
 8002940:	2303      	movs	r3, #3
 8002942:	e2d2      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() == 0U)
 8002944:	f7ff fdab 	bl	800249e <LL_RCC_MSI_IsReady>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d0f1      	beq.n	8002932 <HAL_RCC_OscConfig+0x13a>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range. */
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800294e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002958:	f043 0308 	orr.w	r3, r3, #8
 800295c:	6013      	str	r3, [r2, #0]
 800295e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800296c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002970:	4313      	orrs	r3, r2
 8002972:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value. */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002974:	687b      	ldr	r3, [r7, #4]
 8002976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002978:	4618      	mov	r0, r3
 800297a:	f7ff fdc7 	bl	800250c <LL_RCC_MSI_SetCalibTrimming>
 800297e:	e015      	b.n	80029ac <HAL_RCC_OscConfig+0x1b4>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002980:	f7ff fd7f 	bl	8002482 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002984:	f7ff f982 	bl	8001c8c <HAL_GetTick>
 8002988:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800298a:	e008      	b.n	800299e <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800298c:	f7ff f97e 	bl	8001c8c <HAL_GetTick>
 8002990:	4602      	mov	r2, r0
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	1ad3      	subs	r3, r2, r3
 8002996:	2b02      	cmp	r3, #2
 8002998:	d901      	bls.n	800299e <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800299a:	2303      	movs	r3, #3
 800299c:	e2a5      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_MSI_IsReady() != 0U)
 800299e:	f7ff fd7e 	bl	800249e <LL_RCC_MSI_IsReady>
 80029a2:	4603      	mov	r3, r0
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d1f1      	bne.n	800298c <HAL_RCC_OscConfig+0x194>
 80029a8:	e000      	b.n	80029ac <HAL_RCC_OscConfig+0x1b4>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80029aa:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	f003 0301 	and.w	r3, r3, #1
 80029b4:	2b00      	cmp	r3, #0
 80029b6:	d058      	beq.n	8002a6a <HAL_RCC_OscConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80029b8:	69fb      	ldr	r3, [r7, #28]
 80029ba:	2b08      	cmp	r3, #8
 80029bc:	d005      	beq.n	80029ca <HAL_RCC_OscConfig+0x1d2>
 80029be:	69fb      	ldr	r3, [r7, #28]
 80029c0:	2b0c      	cmp	r3, #12
 80029c2:	d108      	bne.n	80029d6 <HAL_RCC_OscConfig+0x1de>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 80029c4:	69bb      	ldr	r3, [r7, #24]
 80029c6:	2b03      	cmp	r3, #3
 80029c8:	d105      	bne.n	80029d6 <HAL_RCC_OscConfig+0x1de>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 80029ca:	687b      	ldr	r3, [r7, #4]
 80029cc:	685b      	ldr	r3, [r3, #4]
 80029ce:	2b00      	cmp	r3, #0
 80029d0:	d14b      	bne.n	8002a6a <HAL_RCC_OscConfig+0x272>
      {
        return HAL_ERROR;
 80029d2:	2301      	movs	r3, #1
 80029d4:	e289      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 80029d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	689b      	ldr	r3, [r3, #8]
 80029e4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80029e8:	4313      	orrs	r3, r2
 80029ea:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	685b      	ldr	r3, [r3, #4]
 80029f0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80029f4:	d102      	bne.n	80029fc <HAL_RCC_OscConfig+0x204>
 80029f6:	f7ff fc86 	bl	8002306 <LL_RCC_HSE_Enable>
 80029fa:	e00d      	b.n	8002a18 <HAL_RCC_OscConfig+0x220>
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	f5b3 1f04 	cmp.w	r3, #2162688	@ 0x210000
 8002a04:	d104      	bne.n	8002a10 <HAL_RCC_OscConfig+0x218>
 8002a06:	f7ff fc51 	bl	80022ac <LL_RCC_HSE_EnableTcxo>
 8002a0a:	f7ff fc7c 	bl	8002306 <LL_RCC_HSE_Enable>
 8002a0e:	e003      	b.n	8002a18 <HAL_RCC_OscConfig+0x220>
 8002a10:	f7ff fc87 	bl	8002322 <LL_RCC_HSE_Disable>
 8002a14:	f7ff fc58 	bl	80022c8 <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	685b      	ldr	r3, [r3, #4]
 8002a1c:	2b00      	cmp	r3, #0
 8002a1e:	d012      	beq.n	8002a46 <HAL_RCC_OscConfig+0x24e>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a20:	f7ff f934 	bl	8001c8c <HAL_GetTick>
 8002a24:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 8002a26:	e008      	b.n	8002a3a <HAL_RCC_OscConfig+0x242>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a28:	f7ff f930 	bl	8001c8c <HAL_GetTick>
 8002a2c:	4602      	mov	r2, r0
 8002a2e:	697b      	ldr	r3, [r7, #20]
 8002a30:	1ad3      	subs	r3, r2, r3
 8002a32:	2b64      	cmp	r3, #100	@ 0x64
 8002a34:	d901      	bls.n	8002a3a <HAL_RCC_OscConfig+0x242>
          {
            return HAL_TIMEOUT;
 8002a36:	2303      	movs	r3, #3
 8002a38:	e257      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() == 0U)
 8002a3a:	f7ff fc80 	bl	800233e <LL_RCC_HSE_IsReady>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d0f1      	beq.n	8002a28 <HAL_RCC_OscConfig+0x230>
 8002a44:	e011      	b.n	8002a6a <HAL_RCC_OscConfig+0x272>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002a46:	f7ff f921 	bl	8001c8c <HAL_GetTick>
 8002a4a:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8002a4c:	e008      	b.n	8002a60 <HAL_RCC_OscConfig+0x268>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002a4e:	f7ff f91d 	bl	8001c8c <HAL_GetTick>
 8002a52:	4602      	mov	r2, r0
 8002a54:	697b      	ldr	r3, [r7, #20]
 8002a56:	1ad3      	subs	r3, r2, r3
 8002a58:	2b64      	cmp	r3, #100	@ 0x64
 8002a5a:	d901      	bls.n	8002a60 <HAL_RCC_OscConfig+0x268>
          {
            return HAL_TIMEOUT;
 8002a5c:	2303      	movs	r3, #3
 8002a5e:	e244      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSE_IsReady() != 0U)
 8002a60:	f7ff fc6d 	bl	800233e <LL_RCC_HSE_IsReady>
 8002a64:	4603      	mov	r3, r0
 8002a66:	2b00      	cmp	r3, #0
 8002a68:	d1f1      	bne.n	8002a4e <HAL_RCC_OscConfig+0x256>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 0302 	and.w	r3, r3, #2
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d046      	beq.n	8002b04 <HAL_RCC_OscConfig+0x30c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002a76:	69fb      	ldr	r3, [r7, #28]
 8002a78:	2b04      	cmp	r3, #4
 8002a7a:	d005      	beq.n	8002a88 <HAL_RCC_OscConfig+0x290>
 8002a7c:	69fb      	ldr	r3, [r7, #28]
 8002a7e:	2b0c      	cmp	r3, #12
 8002a80:	d10e      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x2a8>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002a82:	69bb      	ldr	r3, [r7, #24]
 8002a84:	2b02      	cmp	r3, #2
 8002a86:	d10b      	bne.n	8002aa0 <HAL_RCC_OscConfig+0x2a8>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	691b      	ldr	r3, [r3, #16]
 8002a8c:	2b00      	cmp	r3, #0
 8002a8e:	d101      	bne.n	8002a94 <HAL_RCC_OscConfig+0x29c>
      {
        return HAL_ERROR;
 8002a90:	2301      	movs	r3, #1
 8002a92:	e22a      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	695b      	ldr	r3, [r3, #20]
 8002a98:	4618      	mov	r0, r3
 8002a9a:	f7ff fc8e 	bl	80023ba <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002a9e:	e031      	b.n	8002b04 <HAL_RCC_OscConfig+0x30c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	691b      	ldr	r3, [r3, #16]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d019      	beq.n	8002adc <HAL_RCC_OscConfig+0x2e4>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002aa8:	f7ff fc5a 	bl	8002360 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002aac:	f7ff f8ee 	bl	8001c8c <HAL_GetTick>
 8002ab0:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCC_OscConfig+0x2ce>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ab4:	f7ff f8ea 	bl	8001c8c <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b02      	cmp	r3, #2
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCC_OscConfig+0x2ce>
          {
            return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e211      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() == 0U)
 8002ac6:	f7ff fc67 	bl	8002398 <LL_RCC_HSI_IsReady>
 8002aca:	4603      	mov	r3, r0
 8002acc:	2b00      	cmp	r3, #0
 8002ace:	d0f1      	beq.n	8002ab4 <HAL_RCC_OscConfig+0x2bc>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	695b      	ldr	r3, [r3, #20]
 8002ad4:	4618      	mov	r0, r3
 8002ad6:	f7ff fc70 	bl	80023ba <LL_RCC_HSI_SetCalibTrimming>
 8002ada:	e013      	b.n	8002b04 <HAL_RCC_OscConfig+0x30c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002adc:	f7ff fc4e 	bl	800237c <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002ae0:	f7ff f8d4 	bl	8001c8c <HAL_GetTick>
 8002ae4:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 8002ae6:	e008      	b.n	8002afa <HAL_RCC_OscConfig+0x302>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002ae8:	f7ff f8d0 	bl	8001c8c <HAL_GetTick>
 8002aec:	4602      	mov	r2, r0
 8002aee:	697b      	ldr	r3, [r7, #20]
 8002af0:	1ad3      	subs	r3, r2, r3
 8002af2:	2b02      	cmp	r3, #2
 8002af4:	d901      	bls.n	8002afa <HAL_RCC_OscConfig+0x302>
          {
            return HAL_TIMEOUT;
 8002af6:	2303      	movs	r3, #3
 8002af8:	e1f7      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_HSI_IsReady() != 0U)
 8002afa:	f7ff fc4d 	bl	8002398 <LL_RCC_HSI_IsReady>
 8002afe:	4603      	mov	r3, r0
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d1f1      	bne.n	8002ae8 <HAL_RCC_OscConfig+0x2f0>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002b04:	687b      	ldr	r3, [r7, #4]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f003 0308 	and.w	r3, r3, #8
 8002b0c:	2b00      	cmp	r3, #0
 8002b0e:	d06e      	beq.n	8002bee <HAL_RCC_OscConfig+0x3f6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	699b      	ldr	r3, [r3, #24]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	d056      	beq.n	8002bc6 <HAL_RCC_OscConfig+0x3ce>
    {
      uint32_t csr_temp = RCC->CSR;
 8002b18:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b1c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b20:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	69da      	ldr	r2, [r3, #28]
 8002b26:	68fb      	ldr	r3, [r7, #12]
 8002b28:	f003 0310 	and.w	r3, r3, #16
 8002b2c:	429a      	cmp	r2, r3
 8002b2e:	d031      	beq.n	8002b94 <HAL_RCC_OscConfig+0x39c>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	f003 0302 	and.w	r3, r3, #2
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	d006      	beq.n	8002b48 <HAL_RCC_OscConfig+0x350>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8002b3a:	68fb      	ldr	r3, [r7, #12]
 8002b3c:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d101      	bne.n	8002b48 <HAL_RCC_OscConfig+0x350>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated */
          return HAL_ERROR;
 8002b44:	2301      	movs	r3, #1
 8002b46:	e1d0      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f003 0301 	and.w	r3, r3, #1
 8002b4e:	2b00      	cmp	r3, #0
 8002b50:	d013      	beq.n	8002b7a <HAL_RCC_OscConfig+0x382>
        {
          __HAL_RCC_LSI_DISABLE();
 8002b52:	f7ff fc67 	bl	8002424 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 8002b56:	f7ff f899 	bl	8001c8c <HAL_GetTick>
 8002b5a:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 8002b5c:	e008      	b.n	8002b70 <HAL_RCC_OscConfig+0x378>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002b5e:	f7ff f895 	bl	8001c8c <HAL_GetTick>
 8002b62:	4602      	mov	r2, r0
 8002b64:	697b      	ldr	r3, [r7, #20]
 8002b66:	1ad3      	subs	r3, r2, r3
 8002b68:	2b11      	cmp	r3, #17
 8002b6a:	d901      	bls.n	8002b70 <HAL_RCC_OscConfig+0x378>
            {
              return HAL_TIMEOUT;
 8002b6c:	2303      	movs	r3, #3
 8002b6e:	e1bc      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
          while (LL_RCC_LSI_IsReady() != 0U)
 8002b70:	f7ff fc68 	bl	8002444 <LL_RCC_LSI_IsReady>
 8002b74:	4603      	mov	r3, r0
 8002b76:	2b00      	cmp	r3, #0
 8002b78:	d1f1      	bne.n	8002b5e <HAL_RCC_OscConfig+0x366>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 8002b7a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002b7e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002b82:	f023 0210 	bic.w	r2, r3, #16
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	69db      	ldr	r3, [r3, #28]
 8002b8a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002b8e:	4313      	orrs	r3, r2
 8002b90:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002b94:	f7ff fc36 	bl	8002404 <LL_RCC_LSI_Enable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002b98:	f7ff f878 	bl	8001c8c <HAL_GetTick>
 8002b9c:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 8002b9e:	e00c      	b.n	8002bba <HAL_RCC_OscConfig+0x3c2>
 8002ba0:	20000000 	.word	0x20000000
 8002ba4:	20000004 	.word	0x20000004
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ba8:	f7ff f870 	bl	8001c8c <HAL_GetTick>
 8002bac:	4602      	mov	r2, r0
 8002bae:	697b      	ldr	r3, [r7, #20]
 8002bb0:	1ad3      	subs	r3, r2, r3
 8002bb2:	2b11      	cmp	r3, #17
 8002bb4:	d901      	bls.n	8002bba <HAL_RCC_OscConfig+0x3c2>
        {
          return HAL_TIMEOUT;
 8002bb6:	2303      	movs	r3, #3
 8002bb8:	e197      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() == 0U)
 8002bba:	f7ff fc43 	bl	8002444 <LL_RCC_LSI_IsReady>
 8002bbe:	4603      	mov	r3, r0
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d0f1      	beq.n	8002ba8 <HAL_RCC_OscConfig+0x3b0>
 8002bc4:	e013      	b.n	8002bee <HAL_RCC_OscConfig+0x3f6>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002bc6:	f7ff fc2d 	bl	8002424 <LL_RCC_LSI_Disable>

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002bca:	f7ff f85f 	bl	8001c8c <HAL_GetTick>
 8002bce:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8002bd0:	e008      	b.n	8002be4 <HAL_RCC_OscConfig+0x3ec>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002bd2:	f7ff f85b 	bl	8001c8c <HAL_GetTick>
 8002bd6:	4602      	mov	r2, r0
 8002bd8:	697b      	ldr	r3, [r7, #20]
 8002bda:	1ad3      	subs	r3, r2, r3
 8002bdc:	2b11      	cmp	r3, #17
 8002bde:	d901      	bls.n	8002be4 <HAL_RCC_OscConfig+0x3ec>
        {
          return HAL_TIMEOUT;
 8002be0:	2303      	movs	r3, #3
 8002be2:	e182      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSI_IsReady() != 0U)
 8002be4:	f7ff fc2e 	bl	8002444 <LL_RCC_LSI_IsReady>
 8002be8:	4603      	mov	r3, r0
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d1f1      	bne.n	8002bd2 <HAL_RCC_OscConfig+0x3da>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f003 0304 	and.w	r3, r3, #4
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	f000 80d8 	beq.w	8002dac <HAL_RCC_OscConfig+0x5b4>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002bfc:	f7ff fb44 	bl	8002288 <LL_PWR_IsEnabledBkUpAccess>
 8002c00:	4603      	mov	r3, r0
 8002c02:	2b00      	cmp	r3, #0
 8002c04:	d113      	bne.n	8002c2e <HAL_RCC_OscConfig+0x436>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 8002c06:	f7ff fb25 	bl	8002254 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002c0a:	f7ff f83f 	bl	8001c8c <HAL_GetTick>
 8002c0e:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002c10:	e008      	b.n	8002c24 <HAL_RCC_OscConfig+0x42c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002c12:	f7ff f83b 	bl	8001c8c <HAL_GetTick>
 8002c16:	4602      	mov	r2, r0
 8002c18:	697b      	ldr	r3, [r7, #20]
 8002c1a:	1ad3      	subs	r3, r2, r3
 8002c1c:	2b02      	cmp	r3, #2
 8002c1e:	d901      	bls.n	8002c24 <HAL_RCC_OscConfig+0x42c>
        {
          return HAL_TIMEOUT;
 8002c20:	2303      	movs	r3, #3
 8002c22:	e162      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8002c24:	f7ff fb30 	bl	8002288 <LL_PWR_IsEnabledBkUpAccess>
 8002c28:	4603      	mov	r3, r0
 8002c2a:	2b00      	cmp	r3, #0
 8002c2c:	d0f1      	beq.n	8002c12 <HAL_RCC_OscConfig+0x41a>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	68db      	ldr	r3, [r3, #12]
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	d07b      	beq.n	8002d2e <HAL_RCC_OscConfig+0x536>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	68db      	ldr	r3, [r3, #12]
 8002c3a:	2b85      	cmp	r3, #133	@ 0x85
 8002c3c:	d003      	beq.n	8002c46 <HAL_RCC_OscConfig+0x44e>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	68db      	ldr	r3, [r3, #12]
 8002c42:	2b05      	cmp	r3, #5
 8002c44:	d109      	bne.n	8002c5a <HAL_RCC_OscConfig+0x462>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002c46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c4a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c52:	f043 0304 	orr.w	r3, r3, #4
 8002c56:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002c5a:	f7ff f817 	bl	8001c8c <HAL_GetTick>
 8002c5e:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002c60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002c64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c68:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002c6c:	f043 0301 	orr.w	r3, r3, #1
 8002c70:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 8002c74:	e00a      	b.n	8002c8c <HAL_RCC_OscConfig+0x494>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002c76:	f7ff f809 	bl	8001c8c <HAL_GetTick>
 8002c7a:	4602      	mov	r2, r0
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	1ad3      	subs	r3, r2, r3
 8002c80:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d901      	bls.n	8002c8c <HAL_RCC_OscConfig+0x494>
        {
          return HAL_TIMEOUT;
 8002c88:	2303      	movs	r3, #3
 8002c8a:	e12e      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() == 0U)
 8002c8c:	f7ff fba9 	bl	80023e2 <LL_RCC_LSE_IsReady>
 8002c90:	4603      	mov	r3, r0
 8002c92:	2b00      	cmp	r3, #0
 8002c94:	d0ef      	beq.n	8002c76 <HAL_RCC_OscConfig+0x47e>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	68db      	ldr	r3, [r3, #12]
 8002c9a:	2b81      	cmp	r3, #129	@ 0x81
 8002c9c:	d003      	beq.n	8002ca6 <HAL_RCC_OscConfig+0x4ae>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	68db      	ldr	r3, [r3, #12]
 8002ca2:	2b85      	cmp	r3, #133	@ 0x85
 8002ca4:	d121      	bne.n	8002cea <HAL_RCC_OscConfig+0x4f2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002ca6:	f7fe fff1 	bl	8001c8c <HAL_GetTick>
 8002caa:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002cac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cb0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cb4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002cb8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002cbc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002cc0:	e00a      	b.n	8002cd8 <HAL_RCC_OscConfig+0x4e0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002cc2:	f7fe ffe3 	bl	8001c8c <HAL_GetTick>
 8002cc6:	4602      	mov	r2, r0
 8002cc8:	697b      	ldr	r3, [r7, #20]
 8002cca:	1ad3      	subs	r3, r2, r3
 8002ccc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002cd0:	4293      	cmp	r3, r2
 8002cd2:	d901      	bls.n	8002cd8 <HAL_RCC_OscConfig+0x4e0>
          {
            return HAL_TIMEOUT;
 8002cd4:	2303      	movs	r3, #3
 8002cd6:	e108      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8002cd8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ce0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d0ec      	beq.n	8002cc2 <HAL_RCC_OscConfig+0x4ca>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 8002ce8:	e060      	b.n	8002dac <HAL_RCC_OscConfig+0x5b4>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002cea:	f7fe ffcf 	bl	8001c8c <HAL_GetTick>
 8002cee:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002cf0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002cf4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cf8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002cfc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d00:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002d04:	e00a      	b.n	8002d1c <HAL_RCC_OscConfig+0x524>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d06:	f7fe ffc1 	bl	8001c8c <HAL_GetTick>
 8002d0a:	4602      	mov	r2, r0
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	1ad3      	subs	r3, r2, r3
 8002d10:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d14:	4293      	cmp	r3, r2
 8002d16:	d901      	bls.n	8002d1c <HAL_RCC_OscConfig+0x524>
          {
            return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e0e6      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002d1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d24:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d1ec      	bne.n	8002d06 <HAL_RCC_OscConfig+0x50e>
 8002d2c:	e03e      	b.n	8002dac <HAL_RCC_OscConfig+0x5b4>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d2e:	f7fe ffad 	bl	8001c8c <HAL_GetTick>
 8002d32:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8002d34:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d38:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d3c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d40:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002d44:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002d48:	e00a      	b.n	8002d60 <HAL_RCC_OscConfig+0x568>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d4a:	f7fe ff9f 	bl	8001c8c <HAL_GetTick>
 8002d4e:	4602      	mov	r2, r0
 8002d50:	697b      	ldr	r3, [r7, #20]
 8002d52:	1ad3      	subs	r3, r2, r3
 8002d54:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d58:	4293      	cmp	r3, r2
 8002d5a:	d901      	bls.n	8002d60 <HAL_RCC_OscConfig+0x568>
        {
          return HAL_TIMEOUT;
 8002d5c:	2303      	movs	r3, #3
 8002d5e:	e0c4      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8002d60:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d64:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d68:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d1ec      	bne.n	8002d4a <HAL_RCC_OscConfig+0x552>
        }
      }

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002d70:	f7fe ff8c 	bl	8001c8c <HAL_GetTick>
 8002d74:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002d76:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002d7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d7e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002d82:	f023 0301 	bic.w	r3, r3, #1
 8002d86:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 8002d8a:	e00a      	b.n	8002da2 <HAL_RCC_OscConfig+0x5aa>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002d8c:	f7fe ff7e 	bl	8001c8c <HAL_GetTick>
 8002d90:	4602      	mov	r2, r0
 8002d92:	697b      	ldr	r3, [r7, #20]
 8002d94:	1ad3      	subs	r3, r2, r3
 8002d96:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002d9a:	4293      	cmp	r3, r2
 8002d9c:	d901      	bls.n	8002da2 <HAL_RCC_OscConfig+0x5aa>
        {
          return HAL_TIMEOUT;
 8002d9e:	2303      	movs	r3, #3
 8002da0:	e0a3      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
      while (LL_RCC_LSE_IsReady() != 0U)
 8002da2:	f7ff fb1e 	bl	80023e2 <LL_RCC_LSE_IsReady>
 8002da6:	4603      	mov	r3, r0
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d1ef      	bne.n	8002d8c <HAL_RCC_OscConfig+0x594>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002db0:	2b00      	cmp	r3, #0
 8002db2:	f000 8099 	beq.w	8002ee8 <HAL_RCC_OscConfig+0x6f0>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8002db6:	69fb      	ldr	r3, [r7, #28]
 8002db8:	2b0c      	cmp	r3, #12
 8002dba:	d06c      	beq.n	8002e96 <HAL_RCC_OscConfig+0x69e>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002dc0:	2b02      	cmp	r3, #2
 8002dc2:	d14b      	bne.n	8002e5c <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002dc4:	f7ff fc74 	bl	80026b0 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002dc8:	f7fe ff60 	bl	8001c8c <HAL_GetTick>
 8002dcc:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8002dce:	e008      	b.n	8002de2 <HAL_RCC_OscConfig+0x5ea>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002dd0:	f7fe ff5c 	bl	8001c8c <HAL_GetTick>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	697b      	ldr	r3, [r7, #20]
 8002dd8:	1ad3      	subs	r3, r2, r3
 8002dda:	2b0a      	cmp	r3, #10
 8002ddc:	d901      	bls.n	8002de2 <HAL_RCC_OscConfig+0x5ea>
          {
            return HAL_TIMEOUT;
 8002dde:	2303      	movs	r3, #3
 8002de0:	e083      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002de2:	f7ff fc73 	bl	80026cc <LL_RCC_PLL_IsReady>
 8002de6:	4603      	mov	r3, r0
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d1f1      	bne.n	8002dd0 <HAL_RCC_OscConfig+0x5d8>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002dec:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002df0:	68da      	ldr	r2, [r3, #12]
 8002df2:	4b40      	ldr	r3, [pc, #256]	@ (8002ef4 <HAL_RCC_OscConfig+0x6fc>)
 8002df4:	4013      	ands	r3, r2
 8002df6:	687a      	ldr	r2, [r7, #4]
 8002df8:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 8002dfa:	687a      	ldr	r2, [r7, #4]
 8002dfc:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8002dfe:	4311      	orrs	r1, r2
 8002e00:	687a      	ldr	r2, [r7, #4]
 8002e02:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8002e04:	0212      	lsls	r2, r2, #8
 8002e06:	4311      	orrs	r1, r2
 8002e08:	687a      	ldr	r2, [r7, #4]
 8002e0a:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8002e0c:	4311      	orrs	r1, r2
 8002e0e:	687a      	ldr	r2, [r7, #4]
 8002e10:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8002e12:	4311      	orrs	r1, r2
 8002e14:	687a      	ldr	r2, [r7, #4]
 8002e16:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8002e18:	430a      	orrs	r2, r1
 8002e1a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e1e:	4313      	orrs	r3, r2
 8002e20:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002e22:	f7ff fc37 	bl	8002694 <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8002e26:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002e30:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002e34:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e36:	f7fe ff29 	bl	8001c8c <HAL_GetTick>
 8002e3a:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8002e3c:	e008      	b.n	8002e50 <HAL_RCC_OscConfig+0x658>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e3e:	f7fe ff25 	bl	8001c8c <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	697b      	ldr	r3, [r7, #20]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b0a      	cmp	r3, #10
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x658>
          {
            return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e04c      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() == 0U)
 8002e50:	f7ff fc3c 	bl	80026cc <LL_RCC_PLL_IsReady>
 8002e54:	4603      	mov	r3, r0
 8002e56:	2b00      	cmp	r3, #0
 8002e58:	d0f1      	beq.n	8002e3e <HAL_RCC_OscConfig+0x646>
 8002e5a:	e045      	b.n	8002ee8 <HAL_RCC_OscConfig+0x6f0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002e5c:	f7ff fc28 	bl	80026b0 <LL_RCC_PLL_Disable>

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002e60:	f7fe ff14 	bl	8001c8c <HAL_GetTick>
 8002e64:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 8002e66:	e008      	b.n	8002e7a <HAL_RCC_OscConfig+0x682>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002e68:	f7fe ff10 	bl	8001c8c <HAL_GetTick>
 8002e6c:	4602      	mov	r2, r0
 8002e6e:	697b      	ldr	r3, [r7, #20]
 8002e70:	1ad3      	subs	r3, r2, r3
 8002e72:	2b0a      	cmp	r3, #10
 8002e74:	d901      	bls.n	8002e7a <HAL_RCC_OscConfig+0x682>
          {
            return HAL_TIMEOUT;
 8002e76:	2303      	movs	r3, #3
 8002e78:	e037      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
        while (LL_RCC_PLL_IsReady() != 0U)
 8002e7a:	f7ff fc27 	bl	80026cc <LL_RCC_PLL_IsReady>
 8002e7e:	4603      	mov	r3, r0
 8002e80:	2b00      	cmp	r3, #0
 8002e82:	d1f1      	bne.n	8002e68 <HAL_RCC_OscConfig+0x670>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 8002e84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002e88:	68da      	ldr	r2, [r3, #12]
 8002e8a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002e8e:	4b1a      	ldr	r3, [pc, #104]	@ (8002ef8 <HAL_RCC_OscConfig+0x700>)
 8002e90:	4013      	ands	r3, r2
 8002e92:	60cb      	str	r3, [r1, #12]
 8002e94:	e028      	b.n	8002ee8 <HAL_RCC_OscConfig+0x6f0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e9a:	2b01      	cmp	r3, #1
 8002e9c:	d101      	bne.n	8002ea2 <HAL_RCC_OscConfig+0x6aa>
      {
        return HAL_ERROR;
 8002e9e:	2301      	movs	r3, #1
 8002ea0:	e023      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8002ea2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002ea6:	68db      	ldr	r3, [r3, #12]
 8002ea8:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8002eaa:	69bb      	ldr	r3, [r7, #24]
 8002eac:	f003 0203 	and.w	r2, r3, #3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d115      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8002eb8:	69bb      	ldr	r3, [r7, #24]
 8002eba:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ec2:	429a      	cmp	r2, r3
 8002ec4:	d10e      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8002ec6:	69bb      	ldr	r3, [r7, #24]
 8002ec8:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002ed0:	021b      	lsls	r3, r3, #8
 8002ed2:	429a      	cmp	r2, r3
 8002ed4:	d106      	bne.n	8002ee4 <HAL_RCC_OscConfig+0x6ec>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8002ed6:	69bb      	ldr	r3, [r7, #24]
 8002ed8:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee0:	429a      	cmp	r2, r3
 8002ee2:	d001      	beq.n	8002ee8 <HAL_RCC_OscConfig+0x6f0>
        {
          return HAL_ERROR;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	e000      	b.n	8002eea <HAL_RCC_OscConfig+0x6f2>
        }
      }
    }
  }
  return HAL_OK;
 8002ee8:	2300      	movs	r3, #0
}
 8002eea:	4618      	mov	r0, r3
 8002eec:	3720      	adds	r7, #32
 8002eee:	46bd      	mov	sp, r7
 8002ef0:	bd80      	pop	{r7, pc}
 8002ef2:	bf00      	nop
 8002ef4:	11c1808c 	.word	0x11c1808c
 8002ef8:	eefefffc 	.word	0xeefefffc

08002efc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002efc:	b580      	push	{r7, lr}
 8002efe:	b084      	sub	sp, #16
 8002f00:	af00      	add	r7, sp, #0
 8002f02:	6078      	str	r0, [r7, #4]
 8002f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002f06:	687b      	ldr	r3, [r7, #4]
 8002f08:	2b00      	cmp	r3, #0
 8002f0a:	d101      	bne.n	8002f10 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002f0c:	2301      	movs	r3, #1
 8002f0e:	e12c      	b.n	800316a <HAL_RCC_ClockConfig+0x26e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002f10:	4b98      	ldr	r3, [pc, #608]	@ (8003174 <HAL_RCC_ClockConfig+0x278>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	f003 0307 	and.w	r3, r3, #7
 8002f18:	683a      	ldr	r2, [r7, #0]
 8002f1a:	429a      	cmp	r2, r3
 8002f1c:	d91b      	bls.n	8002f56 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002f1e:	4b95      	ldr	r3, [pc, #596]	@ (8003174 <HAL_RCC_ClockConfig+0x278>)
 8002f20:	681b      	ldr	r3, [r3, #0]
 8002f22:	f023 0207 	bic.w	r2, r3, #7
 8002f26:	4993      	ldr	r1, [pc, #588]	@ (8003174 <HAL_RCC_ClockConfig+0x278>)
 8002f28:	683b      	ldr	r3, [r7, #0]
 8002f2a:	4313      	orrs	r3, r2
 8002f2c:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002f2e:	f7fe fead 	bl	8001c8c <HAL_GetTick>
 8002f32:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f34:	e008      	b.n	8002f48 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8002f36:	f7fe fea9 	bl	8001c8c <HAL_GetTick>
 8002f3a:	4602      	mov	r2, r0
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	1ad3      	subs	r3, r2, r3
 8002f40:	2b02      	cmp	r3, #2
 8002f42:	d901      	bls.n	8002f48 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 8002f44:	2303      	movs	r3, #3
 8002f46:	e110      	b.n	800316a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002f48:	4b8a      	ldr	r3, [pc, #552]	@ (8003174 <HAL_RCC_ClockConfig+0x278>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0307 	and.w	r3, r3, #7
 8002f50:	683a      	ldr	r2, [r7, #0]
 8002f52:	429a      	cmp	r2, r3
 8002f54:	d1ef      	bne.n	8002f36 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f003 0302 	and.w	r3, r3, #2
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d016      	beq.n	8002f90 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	4618      	mov	r0, r3
 8002f68:	f7ff fb02 	bl	8002570 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002f6c:	f7fe fe8e 	bl	8001c8c <HAL_GetTick>
 8002f70:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002f72:	e008      	b.n	8002f86 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002f74:	f7fe fe8a 	bl	8001c8c <HAL_GetTick>
 8002f78:	4602      	mov	r2, r0
 8002f7a:	68fb      	ldr	r3, [r7, #12]
 8002f7c:	1ad3      	subs	r3, r2, r3
 8002f7e:	2b02      	cmp	r3, #2
 8002f80:	d901      	bls.n	8002f86 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 8002f82:	2303      	movs	r3, #3
 8002f84:	e0f1      	b.n	800316a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 8002f86:	f7ff fbdf 	bl	8002748 <LL_RCC_IsActiveFlag_HPRE>
 8002f8a:	4603      	mov	r3, r0
 8002f8c:	2b00      	cmp	r3, #0
 8002f8e:	d0f1      	beq.n	8002f74 <HAL_RCC_ClockConfig+0x78>
    }
  }

#if defined(DUAL_CORE)
  /*-------------------------- HCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	f003 0320 	and.w	r3, r3, #32
 8002f98:	2b00      	cmp	r3, #0
 8002f9a:	d016      	beq.n	8002fca <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	695b      	ldr	r3, [r3, #20]
 8002fa0:	4618      	mov	r0, r3
 8002fa2:	f7ff faf8 	bl	8002596 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002fa6:	f7fe fe71 	bl	8001c8c <HAL_GetTick>
 8002faa:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002fac:	e008      	b.n	8002fc0 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002fae:	f7fe fe6d 	bl	8001c8c <HAL_GetTick>
 8002fb2:	4602      	mov	r2, r0
 8002fb4:	68fb      	ldr	r3, [r7, #12]
 8002fb6:	1ad3      	subs	r3, r2, r3
 8002fb8:	2b02      	cmp	r3, #2
 8002fba:	d901      	bls.n	8002fc0 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8002fbc:	2303      	movs	r3, #3
 8002fbe:	e0d4      	b.n	800316a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 8002fc0:	f7ff fbd3 	bl	800276a <LL_RCC_IsActiveFlag_C2HPRE>
 8002fc4:	4603      	mov	r3, r0
 8002fc6:	2b00      	cmp	r3, #0
 8002fc8:	d0f1      	beq.n	8002fae <HAL_RCC_ClockConfig+0xb2>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002fd2:	2b00      	cmp	r3, #0
 8002fd4:	d016      	beq.n	8003004 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	699b      	ldr	r3, [r3, #24]
 8002fda:	4618      	mov	r0, r3
 8002fdc:	f7ff faf0 	bl	80025c0 <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8002fe0:	f7fe fe54 	bl	8001c8c <HAL_GetTick>
 8002fe4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002fe6:	e008      	b.n	8002ffa <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8002fe8:	f7fe fe50 	bl	8001c8c <HAL_GetTick>
 8002fec:	4602      	mov	r2, r0
 8002fee:	68fb      	ldr	r3, [r7, #12]
 8002ff0:	1ad3      	subs	r3, r2, r3
 8002ff2:	2b02      	cmp	r3, #2
 8002ff4:	d901      	bls.n	8002ffa <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 8002ff6:	2303      	movs	r3, #3
 8002ff8:	e0b7      	b.n	800316a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8002ffa:	f7ff fbc8 	bl	800278e <LL_RCC_IsActiveFlag_SHDHPRE>
 8002ffe:	4603      	mov	r3, r0
 8003000:	2b00      	cmp	r3, #0
 8003002:	d0f1      	beq.n	8002fe8 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f003 0304 	and.w	r3, r3, #4
 800300c:	2b00      	cmp	r3, #0
 800300e:	d016      	beq.n	800303e <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	68db      	ldr	r3, [r3, #12]
 8003014:	4618      	mov	r0, r3
 8003016:	f7ff fae9 	bl	80025ec <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800301a:	f7fe fe37 	bl	8001c8c <HAL_GetTick>
 800301e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003020:	e008      	b.n	8003034 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8003022:	f7fe fe33 	bl	8001c8c <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	68fb      	ldr	r3, [r7, #12]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	2b02      	cmp	r3, #2
 800302e:	d901      	bls.n	8003034 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e09a      	b.n	800316a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 8003034:	f7ff fbbd 	bl	80027b2 <LL_RCC_IsActiveFlag_PPRE1>
 8003038:	4603      	mov	r3, r0
 800303a:	2b00      	cmp	r3, #0
 800303c:	d0f1      	beq.n	8003022 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	f003 0308 	and.w	r3, r3, #8
 8003046:	2b00      	cmp	r3, #0
 8003048:	d017      	beq.n	800307a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	691b      	ldr	r3, [r3, #16]
 800304e:	00db      	lsls	r3, r3, #3
 8003050:	4618      	mov	r0, r3
 8003052:	f7ff fade 	bl	8002612 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8003056:	f7fe fe19 	bl	8001c8c <HAL_GetTick>
 800305a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800305c:	e008      	b.n	8003070 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800305e:	f7fe fe15 	bl	8001c8c <HAL_GetTick>
 8003062:	4602      	mov	r2, r0
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	1ad3      	subs	r3, r2, r3
 8003068:	2b02      	cmp	r3, #2
 800306a:	d901      	bls.n	8003070 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800306c:	2303      	movs	r3, #3
 800306e:	e07c      	b.n	800316a <HAL_RCC_ClockConfig+0x26e>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8003070:	f7ff fbb0 	bl	80027d4 <LL_RCC_IsActiveFlag_PPRE2>
 8003074:	4603      	mov	r3, r0
 8003076:	2b00      	cmp	r3, #0
 8003078:	d0f1      	beq.n	800305e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f003 0301 	and.w	r3, r3, #1
 8003082:	2b00      	cmp	r3, #0
 8003084:	d043      	beq.n	800310e <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	685b      	ldr	r3, [r3, #4]
 800308a:	2b02      	cmp	r3, #2
 800308c:	d106      	bne.n	800309c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800308e:	f7ff f956 	bl	800233e <LL_RCC_HSE_IsReady>
 8003092:	4603      	mov	r3, r0
 8003094:	2b00      	cmp	r3, #0
 8003096:	d11e      	bne.n	80030d6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 8003098:	2301      	movs	r3, #1
 800309a:	e066      	b.n	800316a <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800309c:	687b      	ldr	r3, [r7, #4]
 800309e:	685b      	ldr	r3, [r3, #4]
 80030a0:	2b03      	cmp	r3, #3
 80030a2:	d106      	bne.n	80030b2 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80030a4:	f7ff fb12 	bl	80026cc <LL_RCC_PLL_IsReady>
 80030a8:	4603      	mov	r3, r0
 80030aa:	2b00      	cmp	r3, #0
 80030ac:	d113      	bne.n	80030d6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80030ae:	2301      	movs	r3, #1
 80030b0:	e05b      	b.n	800316a <HAL_RCC_ClockConfig+0x26e>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	685b      	ldr	r3, [r3, #4]
 80030b6:	2b00      	cmp	r3, #0
 80030b8:	d106      	bne.n	80030c8 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80030ba:	f7ff f9f0 	bl	800249e <LL_RCC_MSI_IsReady>
 80030be:	4603      	mov	r3, r0
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d108      	bne.n	80030d6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80030c4:	2301      	movs	r3, #1
 80030c6:	e050      	b.n	800316a <HAL_RCC_ClockConfig+0x26e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80030c8:	f7ff f966 	bl	8002398 <LL_RCC_HSI_IsReady>
 80030cc:	4603      	mov	r3, r0
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	d101      	bne.n	80030d6 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 80030d2:	2301      	movs	r3, #1
 80030d4:	e049      	b.n	800316a <HAL_RCC_ClockConfig+0x26e>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	685b      	ldr	r3, [r3, #4]
 80030da:	4618      	mov	r0, r3
 80030dc:	f7ff fa2a 	bl	8002534 <LL_RCC_SetSysClkSource>

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80030e0:	f7fe fdd4 	bl	8001c8c <HAL_GetTick>
 80030e4:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030e6:	e00a      	b.n	80030fe <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80030e8:	f7fe fdd0 	bl	8001c8c <HAL_GetTick>
 80030ec:	4602      	mov	r2, r0
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	1ad3      	subs	r3, r2, r3
 80030f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030f6:	4293      	cmp	r3, r2
 80030f8:	d901      	bls.n	80030fe <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 80030fa:	2303      	movs	r3, #3
 80030fc:	e035      	b.n	800316a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80030fe:	f7ff fa2c 	bl	800255a <LL_RCC_GetSysClkSource>
 8003102:	4602      	mov	r2, r0
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	009b      	lsls	r3, r3, #2
 800310a:	429a      	cmp	r2, r3
 800310c:	d1ec      	bne.n	80030e8 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800310e:	4b19      	ldr	r3, [pc, #100]	@ (8003174 <HAL_RCC_ClockConfig+0x278>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	f003 0307 	and.w	r3, r3, #7
 8003116:	683a      	ldr	r2, [r7, #0]
 8003118:	429a      	cmp	r2, r3
 800311a:	d21b      	bcs.n	8003154 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800311c:	4b15      	ldr	r3, [pc, #84]	@ (8003174 <HAL_RCC_ClockConfig+0x278>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	f023 0207 	bic.w	r2, r3, #7
 8003124:	4913      	ldr	r1, [pc, #76]	@ (8003174 <HAL_RCC_ClockConfig+0x278>)
 8003126:	683b      	ldr	r3, [r7, #0]
 8003128:	4313      	orrs	r3, r2
 800312a:	600b      	str	r3, [r1, #0]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800312c:	f7fe fdae 	bl	8001c8c <HAL_GetTick>
 8003130:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003132:	e008      	b.n	8003146 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003134:	f7fe fdaa 	bl	8001c8c <HAL_GetTick>
 8003138:	4602      	mov	r2, r0
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	1ad3      	subs	r3, r2, r3
 800313e:	2b02      	cmp	r3, #2
 8003140:	d901      	bls.n	8003146 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 8003142:	2303      	movs	r3, #3
 8003144:	e011      	b.n	800316a <HAL_RCC_ClockConfig+0x26e>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003146:	4b0b      	ldr	r3, [pc, #44]	@ (8003174 <HAL_RCC_ClockConfig+0x278>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	f003 0307 	and.w	r3, r3, #7
 800314e:	683a      	ldr	r2, [r7, #0]
 8003150:	429a      	cmp	r2, r3
 8003152:	d1ef      	bne.n	8003134 <HAL_RCC_ClockConfig+0x238>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8003154:	f000 f8b4 	bl	80032c0 <HAL_RCC_GetHCLKFreq>
 8003158:	4603      	mov	r3, r0
 800315a:	4a07      	ldr	r2, [pc, #28]	@ (8003178 <HAL_RCC_ClockConfig+0x27c>)
 800315c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  return HAL_InitTick(uwTickPrio);
 800315e:	4b07      	ldr	r3, [pc, #28]	@ (800317c <HAL_RCC_ClockConfig+0x280>)
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	4618      	mov	r0, r3
 8003164:	f7fe fd46 	bl	8001bf4 <HAL_InitTick>
 8003168:	4603      	mov	r3, r0
}
 800316a:	4618      	mov	r0, r3
 800316c:	3710      	adds	r7, #16
 800316e:	46bd      	mov	sp, r7
 8003170:	bd80      	pop	{r7, pc}
 8003172:	bf00      	nop
 8003174:	58004000 	.word	0x58004000
 8003178:	20000000 	.word	0x20000000
 800317c:	20000004 	.word	0x20000004

08003180 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003180:	b590      	push	{r4, r7, lr}
 8003182:	b087      	sub	sp, #28
 8003184:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 8003186:	2300      	movs	r3, #0
 8003188:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 800318a:	2300      	movs	r3, #0
 800318c:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800318e:	f7ff f9e4 	bl	800255a <LL_RCC_GetSysClkSource>
 8003192:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003194:	f7ff facd 	bl	8002732 <LL_RCC_PLL_GetMainSource>
 8003198:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800319a:	68bb      	ldr	r3, [r7, #8]
 800319c:	2b00      	cmp	r3, #0
 800319e:	d005      	beq.n	80031ac <HAL_RCC_GetSysClockFreq+0x2c>
 80031a0:	68bb      	ldr	r3, [r7, #8]
 80031a2:	2b0c      	cmp	r3, #12
 80031a4:	d139      	bne.n	800321a <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d136      	bne.n	800321a <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /* Retrieve MSI frequency range in Hz */
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80031ac:	f7ff f987 	bl	80024be <LL_RCC_MSI_IsEnabledRangeSelect>
 80031b0:	4603      	mov	r3, r0
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d115      	bne.n	80031e2 <HAL_RCC_GetSysClockFreq+0x62>
 80031b6:	f7ff f982 	bl	80024be <LL_RCC_MSI_IsEnabledRangeSelect>
 80031ba:	4603      	mov	r3, r0
 80031bc:	2b01      	cmp	r3, #1
 80031be:	d106      	bne.n	80031ce <HAL_RCC_GetSysClockFreq+0x4e>
 80031c0:	f7ff f98d 	bl	80024de <LL_RCC_MSI_GetRange>
 80031c4:	4603      	mov	r3, r0
 80031c6:	0a1b      	lsrs	r3, r3, #8
 80031c8:	f003 030f 	and.w	r3, r3, #15
 80031cc:	e005      	b.n	80031da <HAL_RCC_GetSysClockFreq+0x5a>
 80031ce:	f7ff f991 	bl	80024f4 <LL_RCC_MSI_GetRangeAfterStandby>
 80031d2:	4603      	mov	r3, r0
 80031d4:	0a1b      	lsrs	r3, r3, #8
 80031d6:	f003 030f 	and.w	r3, r3, #15
 80031da:	4a36      	ldr	r2, [pc, #216]	@ (80032b4 <HAL_RCC_GetSysClockFreq+0x134>)
 80031dc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80031e0:	e014      	b.n	800320c <HAL_RCC_GetSysClockFreq+0x8c>
 80031e2:	f7ff f96c 	bl	80024be <LL_RCC_MSI_IsEnabledRangeSelect>
 80031e6:	4603      	mov	r3, r0
 80031e8:	2b01      	cmp	r3, #1
 80031ea:	d106      	bne.n	80031fa <HAL_RCC_GetSysClockFreq+0x7a>
 80031ec:	f7ff f977 	bl	80024de <LL_RCC_MSI_GetRange>
 80031f0:	4603      	mov	r3, r0
 80031f2:	091b      	lsrs	r3, r3, #4
 80031f4:	f003 030f 	and.w	r3, r3, #15
 80031f8:	e005      	b.n	8003206 <HAL_RCC_GetSysClockFreq+0x86>
 80031fa:	f7ff f97b 	bl	80024f4 <LL_RCC_MSI_GetRangeAfterStandby>
 80031fe:	4603      	mov	r3, r0
 8003200:	091b      	lsrs	r3, r3, #4
 8003202:	f003 030f 	and.w	r3, r3, #15
 8003206:	4a2b      	ldr	r2, [pc, #172]	@ (80032b4 <HAL_RCC_GetSysClockFreq+0x134>)
 8003208:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800320c:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 800320e:	68bb      	ldr	r3, [r7, #8]
 8003210:	2b00      	cmp	r3, #0
 8003212:	d115      	bne.n	8003240 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8003214:	693b      	ldr	r3, [r7, #16]
 8003216:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003218:	e012      	b.n	8003240 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800321a:	68bb      	ldr	r3, [r7, #8]
 800321c:	2b04      	cmp	r3, #4
 800321e:	d102      	bne.n	8003226 <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003220:	4b25      	ldr	r3, [pc, #148]	@ (80032b8 <HAL_RCC_GetSysClockFreq+0x138>)
 8003222:	617b      	str	r3, [r7, #20]
 8003224:	e00c      	b.n	8003240 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003226:	68bb      	ldr	r3, [r7, #8]
 8003228:	2b08      	cmp	r3, #8
 800322a:	d109      	bne.n	8003240 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800322c:	f7ff f85a 	bl	80022e4 <LL_RCC_HSE_IsEnabledDiv2>
 8003230:	4603      	mov	r3, r0
 8003232:	2b01      	cmp	r3, #1
 8003234:	d102      	bne.n	800323c <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8003236:	4b20      	ldr	r3, [pc, #128]	@ (80032b8 <HAL_RCC_GetSysClockFreq+0x138>)
 8003238:	617b      	str	r3, [r7, #20]
 800323a:	e001      	b.n	8003240 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800323c:	4b1f      	ldr	r3, [pc, #124]	@ (80032bc <HAL_RCC_GetSysClockFreq+0x13c>)
 800323e:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003240:	f7ff f98b 	bl	800255a <LL_RCC_GetSysClkSource>
 8003244:	4603      	mov	r3, r0
 8003246:	2b0c      	cmp	r3, #12
 8003248:	d12f      	bne.n	80032aa <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800324a:	f7ff fa72 	bl	8002732 <LL_RCC_PLL_GetMainSource>
 800324e:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2b02      	cmp	r3, #2
 8003254:	d003      	beq.n	800325e <HAL_RCC_GetSysClockFreq+0xde>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	2b03      	cmp	r3, #3
 800325a:	d003      	beq.n	8003264 <HAL_RCC_GetSysClockFreq+0xe4>
 800325c:	e00d      	b.n	800327a <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800325e:	4b16      	ldr	r3, [pc, #88]	@ (80032b8 <HAL_RCC_GetSysClockFreq+0x138>)
 8003260:	60fb      	str	r3, [r7, #12]
        break;
 8003262:	e00d      	b.n	8003280 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8003264:	f7ff f83e 	bl	80022e4 <LL_RCC_HSE_IsEnabledDiv2>
 8003268:	4603      	mov	r3, r0
 800326a:	2b01      	cmp	r3, #1
 800326c:	d102      	bne.n	8003274 <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800326e:	4b12      	ldr	r3, [pc, #72]	@ (80032b8 <HAL_RCC_GetSysClockFreq+0x138>)
 8003270:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8003272:	e005      	b.n	8003280 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8003274:	4b11      	ldr	r3, [pc, #68]	@ (80032bc <HAL_RCC_GetSysClockFreq+0x13c>)
 8003276:	60fb      	str	r3, [r7, #12]
        break;
 8003278:	e002      	b.n	8003280 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 800327a:	693b      	ldr	r3, [r7, #16]
 800327c:	60fb      	str	r3, [r7, #12]
        break;
 800327e:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8003280:	f7ff fa35 	bl	80026ee <LL_RCC_PLL_GetN>
 8003284:	4602      	mov	r2, r0
 8003286:	68fb      	ldr	r3, [r7, #12]
 8003288:	fb03 f402 	mul.w	r4, r3, r2
 800328c:	f7ff fa46 	bl	800271c <LL_RCC_PLL_GetDivider>
 8003290:	4603      	mov	r3, r0
 8003292:	091b      	lsrs	r3, r3, #4
 8003294:	3301      	adds	r3, #1
 8003296:	fbb4 f4f3 	udiv	r4, r4, r3
 800329a:	f7ff fa34 	bl	8002706 <LL_RCC_PLL_GetR>
 800329e:	4603      	mov	r3, r0
 80032a0:	0f5b      	lsrs	r3, r3, #29
 80032a2:	3301      	adds	r3, #1
 80032a4:	fbb4 f3f3 	udiv	r3, r4, r3
 80032a8:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 80032aa:	697b      	ldr	r3, [r7, #20]
}
 80032ac:	4618      	mov	r0, r3
 80032ae:	371c      	adds	r7, #28
 80032b0:	46bd      	mov	sp, r7
 80032b2:	bd90      	pop	{r4, r7, pc}
 80032b4:	080063c4 	.word	0x080063c4
 80032b8:	00f42400 	.word	0x00f42400
 80032bc:	01e84800 	.word	0x01e84800

080032c0 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80032c0:	b598      	push	{r3, r4, r7, lr}
 80032c2:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 80032c4:	f7ff ff5c 	bl	8003180 <HAL_RCC_GetSysClockFreq>
 80032c8:	4604      	mov	r4, r0
 80032ca:	f7ff f9b5 	bl	8002638 <LL_RCC_GetAHBPrescaler>
 80032ce:	4603      	mov	r3, r0
 80032d0:	091b      	lsrs	r3, r3, #4
 80032d2:	f003 030f 	and.w	r3, r3, #15
 80032d6:	4a03      	ldr	r2, [pc, #12]	@ (80032e4 <HAL_RCC_GetHCLKFreq+0x24>)
 80032d8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032dc:	fbb4 f3f3 	udiv	r3, r4, r3
}
 80032e0:	4618      	mov	r0, r3
 80032e2:	bd98      	pop	{r3, r4, r7, pc}
 80032e4:	08006364 	.word	0x08006364

080032e8 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80032e8:	b598      	push	{r3, r4, r7, lr}
 80032ea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80032ec:	f7ff ffe8 	bl	80032c0 <HAL_RCC_GetHCLKFreq>
 80032f0:	4604      	mov	r4, r0
 80032f2:	f7ff f9b9 	bl	8002668 <LL_RCC_GetAPB1Prescaler>
 80032f6:	4603      	mov	r3, r0
 80032f8:	0a1b      	lsrs	r3, r3, #8
 80032fa:	4a03      	ldr	r2, [pc, #12]	@ (8003308 <HAL_RCC_GetPCLK1Freq+0x20>)
 80032fc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003300:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003304:	4618      	mov	r0, r3
 8003306:	bd98      	pop	{r3, r4, r7, pc}
 8003308:	080063a4 	.word	0x080063a4

0800330c <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800330c:	b598      	push	{r3, r4, r7, lr}
 800330e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8003310:	f7ff ffd6 	bl	80032c0 <HAL_RCC_GetHCLKFreq>
 8003314:	4604      	mov	r4, r0
 8003316:	f7ff f9b2 	bl	800267e <LL_RCC_GetAPB2Prescaler>
 800331a:	4603      	mov	r3, r0
 800331c:	0adb      	lsrs	r3, r3, #11
 800331e:	4a03      	ldr	r2, [pc, #12]	@ (800332c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003320:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003324:	fa24 f303 	lsr.w	r3, r4, r3
}
 8003328:	4618      	mov	r0, r3
 800332a:	bd98      	pop	{r3, r4, r7, pc}
 800332c:	080063a4 	.word	0x080063a4

08003330 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8003330:	b590      	push	{r4, r7, lr}
 8003332:	b085      	sub	sp, #20
 8003334:	af00      	add	r7, sp, #0
 8003336:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	091b      	lsrs	r3, r3, #4
 800333c:	f003 030f 	and.w	r3, r3, #15
 8003340:	4a10      	ldr	r2, [pc, #64]	@ (8003384 <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8003342:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003346:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8003348:	f7ff f981 	bl	800264e <LL_RCC_GetAHB3Prescaler>
 800334c:	4603      	mov	r3, r0
 800334e:	091b      	lsrs	r3, r3, #4
 8003350:	f003 030f 	and.w	r3, r3, #15
 8003354:	4a0c      	ldr	r2, [pc, #48]	@ (8003388 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8003356:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800335a:	68fa      	ldr	r2, [r7, #12]
 800335c:	fbb2 f3f3 	udiv	r3, r2, r3
 8003360:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8003362:	68bb      	ldr	r3, [r7, #8]
 8003364:	4a09      	ldr	r2, [pc, #36]	@ (800338c <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8003366:	fba2 2303 	umull	r2, r3, r2, r3
 800336a:	0c9c      	lsrs	r4, r3, #18
 800336c:	f7fe ff80 	bl	8002270 <HAL_PWREx_GetVoltageRange>
 8003370:	4603      	mov	r3, r0
 8003372:	4619      	mov	r1, r3
 8003374:	4620      	mov	r0, r4
 8003376:	f000 f80b 	bl	8003390 <RCC_SetFlashLatency>
 800337a:	4603      	mov	r3, r0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3714      	adds	r7, #20
 8003380:	46bd      	mov	sp, r7
 8003382:	bd90      	pop	{r4, r7, pc}
 8003384:	080063c4 	.word	0x080063c4
 8003388:	08006364 	.word	0x08006364
 800338c:	431bde83 	.word	0x431bde83

08003390 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8003390:	b580      	push	{r7, lr}
 8003392:	b08e      	sub	sp, #56	@ 0x38
 8003394:	af00      	add	r7, sp, #0
 8003396:	6078      	str	r0, [r7, #4]
 8003398:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 800339a:	4a3a      	ldr	r2, [pc, #232]	@ (8003484 <RCC_SetFlashLatency+0xf4>)
 800339c:	f107 0320 	add.w	r3, r7, #32
 80033a0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80033a4:	6018      	str	r0, [r3, #0]
 80033a6:	3304      	adds	r3, #4
 80033a8:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 80033aa:	4a37      	ldr	r2, [pc, #220]	@ (8003488 <RCC_SetFlashLatency+0xf8>)
 80033ac:	f107 0318 	add.w	r3, r7, #24
 80033b0:	e892 0003 	ldmia.w	r2, {r0, r1}
 80033b4:	6018      	str	r0, [r3, #0]
 80033b6:	3304      	adds	r3, #4
 80033b8:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 80033ba:	4a34      	ldr	r2, [pc, #208]	@ (800348c <RCC_SetFlashLatency+0xfc>)
 80033bc:	f107 030c 	add.w	r3, r7, #12
 80033c0:	ca07      	ldmia	r2, {r0, r1, r2}
 80033c2:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 80033c6:	2300      	movs	r3, #0
 80033c8:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 80033ca:	683b      	ldr	r3, [r7, #0]
 80033cc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80033d0:	d11b      	bne.n	800340a <RCC_SetFlashLatency+0x7a>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80033d2:	2300      	movs	r3, #0
 80033d4:	633b      	str	r3, [r7, #48]	@ 0x30
 80033d6:	e014      	b.n	8003402 <RCC_SetFlashLatency+0x72>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 80033d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033da:	005b      	lsls	r3, r3, #1
 80033dc:	3338      	adds	r3, #56	@ 0x38
 80033de:	443b      	add	r3, r7
 80033e0:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 80033e4:	461a      	mov	r2, r3
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	4293      	cmp	r3, r2
 80033ea:	d807      	bhi.n	80033fc <RCC_SetFlashLatency+0x6c>
      {
        latency = FLASH_LATENCY_RANGE[index];
 80033ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033ee:	009b      	lsls	r3, r3, #2
 80033f0:	3338      	adds	r3, #56	@ 0x38
 80033f2:	443b      	add	r3, r7
 80033f4:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 80033f8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80033fa:	e021      	b.n	8003440 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 80033fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80033fe:	3301      	adds	r3, #1
 8003400:	633b      	str	r3, [r7, #48]	@ 0x30
 8003402:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003404:	2b02      	cmp	r3, #2
 8003406:	d9e7      	bls.n	80033d8 <RCC_SetFlashLatency+0x48>
 8003408:	e01a      	b.n	8003440 <RCC_SetFlashLatency+0xb0>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800340a:	2300      	movs	r3, #0
 800340c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800340e:	e014      	b.n	800343a <RCC_SetFlashLatency+0xaa>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8003410:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003412:	005b      	lsls	r3, r3, #1
 8003414:	3338      	adds	r3, #56	@ 0x38
 8003416:	443b      	add	r3, r7
 8003418:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 800341c:	461a      	mov	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	4293      	cmp	r3, r2
 8003422:	d807      	bhi.n	8003434 <RCC_SetFlashLatency+0xa4>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8003424:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003426:	009b      	lsls	r3, r3, #2
 8003428:	3338      	adds	r3, #56	@ 0x38
 800342a:	443b      	add	r3, r7
 800342c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8003430:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003432:	e005      	b.n	8003440 <RCC_SetFlashLatency+0xb0>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8003434:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003436:	3301      	adds	r3, #1
 8003438:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800343a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800343c:	2b02      	cmp	r3, #2
 800343e:	d9e7      	bls.n	8003410 <RCC_SetFlashLatency+0x80>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003440:	4b13      	ldr	r3, [pc, #76]	@ (8003490 <RCC_SetFlashLatency+0x100>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	f023 0207 	bic.w	r2, r3, #7
 8003448:	4911      	ldr	r1, [pc, #68]	@ (8003490 <RCC_SetFlashLatency+0x100>)
 800344a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800344c:	4313      	orrs	r3, r2
 800344e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8003450:	f7fe fc1c 	bl	8001c8c <HAL_GetTick>
 8003454:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8003456:	e008      	b.n	800346a <RCC_SetFlashLatency+0xda>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8003458:	f7fe fc18 	bl	8001c8c <HAL_GetTick>
 800345c:	4602      	mov	r2, r0
 800345e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003460:	1ad3      	subs	r3, r2, r3
 8003462:	2b02      	cmp	r3, #2
 8003464:	d901      	bls.n	800346a <RCC_SetFlashLatency+0xda>
    {
      return HAL_TIMEOUT;
 8003466:	2303      	movs	r3, #3
 8003468:	e007      	b.n	800347a <RCC_SetFlashLatency+0xea>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800346a:	4b09      	ldr	r3, [pc, #36]	@ (8003490 <RCC_SetFlashLatency+0x100>)
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	f003 0307 	and.w	r3, r3, #7
 8003472:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8003474:	429a      	cmp	r2, r3
 8003476:	d1ef      	bne.n	8003458 <RCC_SetFlashLatency+0xc8>
    }
  }
  return HAL_OK;
 8003478:	2300      	movs	r3, #0
}
 800347a:	4618      	mov	r0, r3
 800347c:	3738      	adds	r7, #56	@ 0x38
 800347e:	46bd      	mov	sp, r7
 8003480:	bd80      	pop	{r7, pc}
 8003482:	bf00      	nop
 8003484:	08006304 	.word	0x08006304
 8003488:	0800630c 	.word	0x0800630c
 800348c:	08006314 	.word	0x08006314
 8003490:	58004000 	.word	0x58004000

08003494 <LL_RCC_LSE_IsReady>:
{
 8003494:	b480      	push	{r7}
 8003496:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8003498:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800349c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80034a0:	f003 0302 	and.w	r3, r3, #2
 80034a4:	2b02      	cmp	r3, #2
 80034a6:	d101      	bne.n	80034ac <LL_RCC_LSE_IsReady+0x18>
 80034a8:	2301      	movs	r3, #1
 80034aa:	e000      	b.n	80034ae <LL_RCC_LSE_IsReady+0x1a>
 80034ac:	2300      	movs	r3, #0
}
 80034ae:	4618      	mov	r0, r3
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bc80      	pop	{r7}
 80034b4:	4770      	bx	lr

080034b6 <LL_RCC_SetUSARTClockSource>:
{
 80034b6:	b480      	push	{r7}
 80034b8:	b083      	sub	sp, #12
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 80034be:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034c2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	0c1b      	lsrs	r3, r3, #16
 80034ca:	43db      	mvns	r3, r3
 80034cc:	401a      	ands	r2, r3
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	b29b      	uxth	r3, r3
 80034d2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034d6:	4313      	orrs	r3, r2
 80034d8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80034dc:	bf00      	nop
 80034de:	370c      	adds	r7, #12
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bc80      	pop	{r7}
 80034e4:	4770      	bx	lr

080034e6 <LL_RCC_SetI2SClockSource>:
{
 80034e6:	b480      	push	{r7}
 80034e8:	b083      	sub	sp, #12
 80034ea:	af00      	add	r7, sp, #0
 80034ec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 80034ee:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80034f2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80034f6:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80034fa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80034fe:	687b      	ldr	r3, [r7, #4]
 8003500:	4313      	orrs	r3, r2
 8003502:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003506:	bf00      	nop
 8003508:	370c      	adds	r7, #12
 800350a:	46bd      	mov	sp, r7
 800350c:	bc80      	pop	{r7}
 800350e:	4770      	bx	lr

08003510 <LL_RCC_SetLPUARTClockSource>:
{
 8003510:	b480      	push	{r7}
 8003512:	b083      	sub	sp, #12
 8003514:	af00      	add	r7, sp, #0
 8003516:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8003518:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800351c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003520:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003524:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4313      	orrs	r3, r2
 800352c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003530:	bf00      	nop
 8003532:	370c      	adds	r7, #12
 8003534:	46bd      	mov	sp, r7
 8003536:	bc80      	pop	{r7}
 8003538:	4770      	bx	lr

0800353a <LL_RCC_SetI2CClockSource>:
{
 800353a:	b480      	push	{r7}
 800353c:	b083      	sub	sp, #12
 800353e:	af00      	add	r7, sp, #0
 8003540:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8003542:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003546:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	091b      	lsrs	r3, r3, #4
 800354e:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 8003552:	43db      	mvns	r3, r3
 8003554:	401a      	ands	r2, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	011b      	lsls	r3, r3, #4
 800355a:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800355e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003562:	4313      	orrs	r3, r2
 8003564:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 8003568:	bf00      	nop
 800356a:	370c      	adds	r7, #12
 800356c:	46bd      	mov	sp, r7
 800356e:	bc80      	pop	{r7}
 8003570:	4770      	bx	lr

08003572 <LL_RCC_SetLPTIMClockSource>:
{
 8003572:	b480      	push	{r7}
 8003574:	b083      	sub	sp, #12
 8003576:	af00      	add	r7, sp, #0
 8003578:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800357a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800357e:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	0c1b      	lsrs	r3, r3, #16
 8003586:	041b      	lsls	r3, r3, #16
 8003588:	43db      	mvns	r3, r3
 800358a:	401a      	ands	r2, r3
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	041b      	lsls	r3, r3, #16
 8003590:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003594:	4313      	orrs	r3, r2
 8003596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800359a:	bf00      	nop
 800359c:	370c      	adds	r7, #12
 800359e:	46bd      	mov	sp, r7
 80035a0:	bc80      	pop	{r7}
 80035a2:	4770      	bx	lr

080035a4 <LL_RCC_SetRNGClockSource>:
{
 80035a4:	b480      	push	{r7}
 80035a6:	b083      	sub	sp, #12
 80035a8:	af00      	add	r7, sp, #0
 80035aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 80035ac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b4:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 80035b8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	4313      	orrs	r3, r2
 80035c0:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80035c4:	bf00      	nop
 80035c6:	370c      	adds	r7, #12
 80035c8:	46bd      	mov	sp, r7
 80035ca:	bc80      	pop	{r7}
 80035cc:	4770      	bx	lr

080035ce <LL_RCC_SetADCClockSource>:
{
 80035ce:	b480      	push	{r7}
 80035d0:	b083      	sub	sp, #12
 80035d2:	af00      	add	r7, sp, #0
 80035d4:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 80035d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80035da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035de:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80035e2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 80035ee:	bf00      	nop
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	bc80      	pop	{r7}
 80035f6:	4770      	bx	lr

080035f8 <LL_RCC_SetRTCClockSource>:
{
 80035f8:	b480      	push	{r7}
 80035fa:	b083      	sub	sp, #12
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8003600:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003604:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003608:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800360c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	4313      	orrs	r3, r2
 8003614:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 8003618:	bf00      	nop
 800361a:	370c      	adds	r7, #12
 800361c:	46bd      	mov	sp, r7
 800361e:	bc80      	pop	{r7}
 8003620:	4770      	bx	lr

08003622 <LL_RCC_GetRTCClockSource>:
{
 8003622:	b480      	push	{r7}
 8003624:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8003626:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800362a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800362e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 8003632:	4618      	mov	r0, r3
 8003634:	46bd      	mov	sp, r7
 8003636:	bc80      	pop	{r7}
 8003638:	4770      	bx	lr

0800363a <LL_RCC_ForceBackupDomainReset>:
{
 800363a:	b480      	push	{r7}
 800363c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800363e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003642:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003646:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800364a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800364e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003652:	bf00      	nop
 8003654:	46bd      	mov	sp, r7
 8003656:	bc80      	pop	{r7}
 8003658:	4770      	bx	lr

0800365a <LL_RCC_ReleaseBackupDomainReset>:
{
 800365a:	b480      	push	{r7}
 800365c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800365e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003662:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003666:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800366a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800366e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8003672:	bf00      	nop
 8003674:	46bd      	mov	sp, r7
 8003676:	bc80      	pop	{r7}
 8003678:	4770      	bx	lr
	...

0800367c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b086      	sub	sp, #24
 8003680:	af00      	add	r7, sp, #0
 8003682:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8003684:	2300      	movs	r3, #0
 8003686:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8003688:	2300      	movs	r3, #0
 800368a:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800368c:	2300      	movs	r3, #0
 800368e:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d058      	beq.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 800369c:	f7fe fdda 	bl	8002254 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80036a0:	f7fe faf4 	bl	8001c8c <HAL_GetTick>
 80036a4:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80036a6:	e009      	b.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80036a8:	f7fe faf0 	bl	8001c8c <HAL_GetTick>
 80036ac:	4602      	mov	r2, r0
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	1ad3      	subs	r3, r2, r3
 80036b2:	2b02      	cmp	r3, #2
 80036b4:	d902      	bls.n	80036bc <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 80036b6:	2303      	movs	r3, #3
 80036b8:	74fb      	strb	r3, [r7, #19]
        break;
 80036ba:	e006      	b.n	80036ca <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 80036bc:	4b7b      	ldr	r3, [pc, #492]	@ (80038ac <HAL_RCCEx_PeriphCLKConfig+0x230>)
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80036c4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80036c8:	d1ee      	bne.n	80036a8 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 80036ca:	7cfb      	ldrb	r3, [r7, #19]
 80036cc:	2b00      	cmp	r3, #0
 80036ce:	d13c      	bne.n	800374a <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 80036d0:	f7ff ffa7 	bl	8003622 <LL_RCC_GetRTCClockSource>
 80036d4:	4602      	mov	r2, r0
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80036da:	429a      	cmp	r2, r3
 80036dc:	d00f      	beq.n	80036fe <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80036de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80036e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80036e6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80036ea:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80036ec:	f7ff ffa5 	bl	800363a <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036f0:	f7ff ffb3 	bl	800365a <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036f4:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80036f8:	697b      	ldr	r3, [r7, #20]
 80036fa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 80036fe:	697b      	ldr	r3, [r7, #20]
 8003700:	f003 0302 	and.w	r3, r3, #2
 8003704:	2b00      	cmp	r3, #0
 8003706:	d014      	beq.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003708:	f7fe fac0 	bl	8001c8c <HAL_GetTick>
 800370c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 800370e:	e00b      	b.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003710:	f7fe fabc 	bl	8001c8c <HAL_GetTick>
 8003714:	4602      	mov	r2, r0
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	1ad3      	subs	r3, r2, r3
 800371a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800371e:	4293      	cmp	r3, r2
 8003720:	d902      	bls.n	8003728 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8003722:	2303      	movs	r3, #3
 8003724:	74fb      	strb	r3, [r7, #19]
            break;
 8003726:	e004      	b.n	8003732 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8003728:	f7ff feb4 	bl	8003494 <LL_RCC_LSE_IsReady>
 800372c:	4603      	mov	r3, r0
 800372e:	2b01      	cmp	r3, #1
 8003730:	d1ee      	bne.n	8003710 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8003732:	7cfb      	ldrb	r3, [r7, #19]
 8003734:	2b00      	cmp	r3, #0
 8003736:	d105      	bne.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800373c:	4618      	mov	r0, r3
 800373e:	f7ff ff5b 	bl	80035f8 <LL_RCC_SetRTCClockSource>
 8003742:	e004      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003744:	7cfb      	ldrb	r3, [r7, #19]
 8003746:	74bb      	strb	r3, [r7, #18]
 8003748:	e001      	b.n	800374e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 800374a:	7cfb      	ldrb	r3, [r7, #19]
 800374c:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	681b      	ldr	r3, [r3, #0]
 8003752:	f003 0301 	and.w	r3, r3, #1
 8003756:	2b00      	cmp	r3, #0
 8003758:	d004      	beq.n	8003764 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	685b      	ldr	r3, [r3, #4]
 800375e:	4618      	mov	r0, r3
 8003760:	f7ff fea9 	bl	80034b6 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	f003 0302 	and.w	r3, r3, #2
 800376c:	2b00      	cmp	r3, #0
 800376e:	d004      	beq.n	800377a <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	689b      	ldr	r3, [r3, #8]
 8003774:	4618      	mov	r0, r3
 8003776:	f7ff fe9e 	bl	80034b6 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	f003 0320 	and.w	r3, r3, #32
 8003782:	2b00      	cmp	r3, #0
 8003784:	d004      	beq.n	8003790 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	691b      	ldr	r3, [r3, #16]
 800378a:	4618      	mov	r0, r3
 800378c:	f7ff fec0 	bl	8003510 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003798:	2b00      	cmp	r3, #0
 800379a:	d004      	beq.n	80037a6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	6a1b      	ldr	r3, [r3, #32]
 80037a0:	4618      	mov	r0, r3
 80037a2:	f7ff fee6 	bl	8003572 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80037a6:	687b      	ldr	r3, [r7, #4]
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037ae:	2b00      	cmp	r3, #0
 80037b0:	d004      	beq.n	80037bc <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80037b6:	4618      	mov	r0, r3
 80037b8:	f7ff fedb 	bl	8003572 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	681b      	ldr	r3, [r3, #0]
 80037c0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80037c4:	2b00      	cmp	r3, #0
 80037c6:	d004      	beq.n	80037d2 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80037cc:	4618      	mov	r0, r3
 80037ce:	f7ff fed0 	bl	8003572 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	681b      	ldr	r3, [r3, #0]
 80037d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80037da:	2b00      	cmp	r3, #0
 80037dc:	d004      	beq.n	80037e8 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	695b      	ldr	r3, [r3, #20]
 80037e2:	4618      	mov	r0, r3
 80037e4:	f7ff fea9 	bl	800353a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d004      	beq.n	80037fe <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	699b      	ldr	r3, [r3, #24]
 80037f8:	4618      	mov	r0, r3
 80037fa:	f7ff fe9e 	bl	800353a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003806:	2b00      	cmp	r3, #0
 8003808:	d004      	beq.n	8003814 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800380a:	687b      	ldr	r3, [r7, #4]
 800380c:	69db      	ldr	r3, [r3, #28]
 800380e:	4618      	mov	r0, r3
 8003810:	f7ff fe93 	bl	800353a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8003814:	687b      	ldr	r3, [r7, #4]
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	f003 0310 	and.w	r3, r3, #16
 800381c:	2b00      	cmp	r3, #0
 800381e:	d011      	beq.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	68db      	ldr	r3, [r3, #12]
 8003824:	4618      	mov	r0, r3
 8003826:	f7ff fe5e 	bl	80034e6 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	68db      	ldr	r3, [r3, #12]
 800382e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003832:	d107      	bne.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8003834:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003838:	68db      	ldr	r3, [r3, #12]
 800383a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800383e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003842:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800384c:	2b00      	cmp	r3, #0
 800384e:	d010      	beq.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003854:	4618      	mov	r0, r3
 8003856:	f7ff fea5 	bl	80035a4 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800385e:	2b00      	cmp	r3, #0
 8003860:	d107      	bne.n	8003872 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8003862:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003866:	68db      	ldr	r3, [r3, #12]
 8003868:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800386c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003870:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800387a:	2b00      	cmp	r3, #0
 800387c:	d011      	beq.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003882:	4618      	mov	r0, r3
 8003884:	f7ff fea3 	bl	80035ce <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800388c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003890:	d107      	bne.n	80038a2 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003892:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003896:	68db      	ldr	r3, [r3, #12]
 8003898:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800389c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80038a0:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80038a2:	7cbb      	ldrb	r3, [r7, #18]
}
 80038a4:	4618      	mov	r0, r3
 80038a6:	3718      	adds	r7, #24
 80038a8:	46bd      	mov	sp, r7
 80038aa:	bd80      	pop	{r7, pc}
 80038ac:	58000400 	.word	0x58000400

080038b0 <LL_PWR_SetRadioBusyTrigger>:
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_NONE
  *         @arg @ref LL_PWR_RADIO_BUSY_TRIGGER_WU_IT
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRadioBusyTrigger(uint32_t RadioBusyTrigger)
{
 80038b0:	b480      	push	{r7}
 80038b2:	b083      	sub	sp, #12
 80038b4:	af00      	add	r7, sp, #0
 80038b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80038b8:	4b06      	ldr	r3, [pc, #24]	@ (80038d4 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80038ba:	689b      	ldr	r3, [r3, #8]
 80038bc:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80038c0:	4904      	ldr	r1, [pc, #16]	@ (80038d4 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	4313      	orrs	r3, r2
 80038c6:	608b      	str	r3, [r1, #8]
}
 80038c8:	bf00      	nop
 80038ca:	370c      	adds	r7, #12
 80038cc:	46bd      	mov	sp, r7
 80038ce:	bc80      	pop	{r7}
 80038d0:	4770      	bx	lr
 80038d2:	bf00      	nop
 80038d4:	58000400 	.word	0x58000400

080038d8 <LL_PWR_UnselectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level high.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_UnselectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_UnselectSUBGHZSPI_NSS(void)
{
 80038d8:	b480      	push	{r7}
 80038da:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80038dc:	4b05      	ldr	r3, [pc, #20]	@ (80038f4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80038de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80038e2:	4a04      	ldr	r2, [pc, #16]	@ (80038f4 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80038e4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80038e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 80038ec:	bf00      	nop
 80038ee:	46bd      	mov	sp, r7
 80038f0:	bc80      	pop	{r7}
 80038f2:	4770      	bx	lr
 80038f4:	58000400 	.word	0x58000400

080038f8 <LL_PWR_SelectSUBGHZSPI_NSS>:
  * @brief  Set sub-GHz radio SPI NSS at logical level low.
  * @rmtoll SUBGHZSPICR  NSS           LL_PWR_SelectSUBGHZSPI_NSS
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SelectSUBGHZSPI_NSS(void)
{
 80038f8:	b480      	push	{r7}
 80038fa:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80038fc:	4b05      	ldr	r3, [pc, #20]	@ (8003914 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 80038fe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003902:	4a04      	ldr	r2, [pc, #16]	@ (8003914 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8003904:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8003908:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800390c:	bf00      	nop
 800390e:	46bd      	mov	sp, r7
 8003910:	bc80      	pop	{r7}
 8003912:	4770      	bx	lr
 8003914:	58000400 	.word	0x58000400

08003918 <LL_PWR_ClearFlag_RFBUSY>:
  * @brief  Clear radio busy flag
  * @rmtoll SCR          CRFBUSYF      LL_PWR_ClearFlag_RFBUSY
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_RFBUSY(void)
{
 8003918:	b480      	push	{r7}
 800391a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 800391c:	4b03      	ldr	r3, [pc, #12]	@ (800392c <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800391e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003922:	619a      	str	r2, [r3, #24]
}
 8003924:	bf00      	nop
 8003926:	46bd      	mov	sp, r7
 8003928:	bc80      	pop	{r7}
 800392a:	4770      	bx	lr
 800392c:	58000400 	.word	0x58000400

08003930 <LL_PWR_IsActiveFlag_RFBUSYS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYS       LL_PWR_IsActiveFlag_RFBUSYS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYS(void)
{
 8003930:	b480      	push	{r7}
 8003932:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8003934:	4b06      	ldr	r3, [pc, #24]	@ (8003950 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8003936:	695b      	ldr	r3, [r3, #20]
 8003938:	f003 0302 	and.w	r3, r3, #2
 800393c:	2b02      	cmp	r3, #2
 800393e:	d101      	bne.n	8003944 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8003940:	2301      	movs	r3, #1
 8003942:	e000      	b.n	8003946 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8003944:	2300      	movs	r3, #0
}
 8003946:	4618      	mov	r0, r3
 8003948:	46bd      	mov	sp, r7
 800394a:	bc80      	pop	{r7}
 800394c:	4770      	bx	lr
 800394e:	bf00      	nop
 8003950:	58000400 	.word	0x58000400

08003954 <LL_PWR_IsActiveFlag_RFBUSYMS>:
  *         @ref LL_PWR_IsActiveFlag_RFBUSY()
  * @rmtoll SR2          RFBUSYMS      LL_PWR_IsActiveFlag_RFBUSYMS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_RFBUSYMS(void)
{
 8003954:	b480      	push	{r7}
 8003956:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8003958:	4b06      	ldr	r3, [pc, #24]	@ (8003974 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800395a:	695b      	ldr	r3, [r3, #20]
 800395c:	f003 0304 	and.w	r3, r3, #4
 8003960:	2b04      	cmp	r3, #4
 8003962:	d101      	bne.n	8003968 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8003964:	2301      	movs	r3, #1
 8003966:	e000      	b.n	800396a <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	46bd      	mov	sp, r7
 800396e:	bc80      	pop	{r7}
 8003970:	4770      	bx	lr
 8003972:	bf00      	nop
 8003974:	58000400 	.word	0x58000400

08003978 <LL_RCC_RF_DisableReset>:
{
 8003978:	b480      	push	{r7}
 800397a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800397c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8003980:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003984:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8003988:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800398c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8003990:	bf00      	nop
 8003992:	46bd      	mov	sp, r7
 8003994:	bc80      	pop	{r7}
 8003996:	4770      	bx	lr

08003998 <LL_RCC_IsRFUnderReset>:
{
 8003998:	b480      	push	{r7}
 800399a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 800399c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80039a0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80039a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80039a8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80039ac:	d101      	bne.n	80039b2 <LL_RCC_IsRFUnderReset+0x1a>
 80039ae:	2301      	movs	r3, #1
 80039b0:	e000      	b.n	80039b4 <LL_RCC_IsRFUnderReset+0x1c>
 80039b2:	2300      	movs	r3, #0
}
 80039b4:	4618      	mov	r0, r3
 80039b6:	46bd      	mov	sp, r7
 80039b8:	bc80      	pop	{r7}
 80039ba:	4770      	bx	lr

080039bc <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80039bc:	b480      	push	{r7}
 80039be:	b083      	sub	sp, #12
 80039c0:	af00      	add	r7, sp, #0
 80039c2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80039c4:	4b06      	ldr	r3, [pc, #24]	@ (80039e0 <LL_EXTI_EnableIT_32_63+0x24>)
 80039c6:	f8d3 2090 	ldr.w	r2, [r3, #144]	@ 0x90
 80039ca:	4905      	ldr	r1, [pc, #20]	@ (80039e0 <LL_EXTI_EnableIT_32_63+0x24>)
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	4313      	orrs	r3, r2
 80039d0:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 80039d4:	bf00      	nop
 80039d6:	370c      	adds	r7, #12
 80039d8:	46bd      	mov	sp, r7
 80039da:	bc80      	pop	{r7}
 80039dc:	4770      	bx	lr
 80039de:	bf00      	nop
 80039e0:	58000800 	.word	0x58000800

080039e4 <HAL_SUBGHZ_Init>:
  *         set the state to HAL_SUBGHZ_STATE_RESET_RF_READY with __HAL_SUBGHZ_RESET_HANDLE_STATE_RF_READY
  *         to avoid the reset of Radio peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 80039e4:	b580      	push	{r7, lr}
 80039e6:	b084      	sub	sp, #16
 80039e8:	af00      	add	r7, sp, #0
 80039ea:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  HAL_SUBGHZ_StateTypeDef subghz_state;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	2b00      	cmp	r3, #0
 80039f0:	d103      	bne.n	80039fa <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 80039f2:	2301      	movs	r3, #1
 80039f4:	73fb      	strb	r3, [r7, #15]
    return status;
 80039f6:	7bfb      	ldrb	r3, [r7, #15]
 80039f8:	e052      	b.n	8003aa0 <HAL_SUBGHZ_Init+0xbc>
  }
  else
  {
    status = HAL_OK;
 80039fa:	2300      	movs	r3, #0
 80039fc:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  subghz_state = hsubghz->State;
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	799b      	ldrb	r3, [r3, #6]
 8003a02:	73bb      	strb	r3, [r7, #14]
  if ((subghz_state == HAL_SUBGHZ_STATE_RESET) ||
 8003a04:	7bbb      	ldrb	r3, [r7, #14]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d002      	beq.n	8003a10 <HAL_SUBGHZ_Init+0x2c>
 8003a0a:	7bbb      	ldrb	r3, [r7, #14]
 8003a0c:	2b03      	cmp	r3, #3
 8003a0e:	d109      	bne.n	8003a24 <HAL_SUBGHZ_Init+0x40>
      (subghz_state == HAL_SUBGHZ_STATE_RESET_RF_READY))
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 8003a16:	6878      	ldr	r0, [r7, #4]
 8003a18:	f7fc fec2 	bl	80007a0 <HAL_SUBGHZ_MspInit>
#if defined(CORE_CM0PLUS)
    /* Enable EXTI 44 : Radio IRQ ITs for CPU2 */
    LL_C2_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
#else
    /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
    LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 8003a1c:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8003a20:	f7ff ffcc 	bl	80039bc <LL_EXTI_EnableIT_32_63>
#endif /* CORE_CM0PLUS */
  }

  if (subghz_state == HAL_SUBGHZ_STATE_RESET)
 8003a24:	7bbb      	ldrb	r3, [r7, #14]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d126      	bne.n	8003a78 <HAL_SUBGHZ_Init+0x94>
  {
    /* Reinitialize Radio peripheral only if SUBGHZ is in full RESET state */
    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	2202      	movs	r2, #2
 8003a2e:	719a      	strb	r2, [r3, #6]

    /* De-asserts the reset signal of the Radio peripheral */
    LL_RCC_RF_DisableReset();
 8003a30:	f7ff ffa2 	bl	8003978 <LL_RCC_RF_DisableReset>

    /* Verify that Radio in reset status flag is set */
    count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8003a34:	4b1c      	ldr	r3, [pc, #112]	@ (8003aa8 <HAL_SUBGHZ_Init+0xc4>)
 8003a36:	681a      	ldr	r2, [r3, #0]
 8003a38:	4613      	mov	r3, r2
 8003a3a:	00db      	lsls	r3, r3, #3
 8003a3c:	1a9b      	subs	r3, r3, r2
 8003a3e:	009b      	lsls	r3, r3, #2
 8003a40:	0cdb      	lsrs	r3, r3, #19
 8003a42:	2264      	movs	r2, #100	@ 0x64
 8003a44:	fb02 f303 	mul.w	r3, r2, r3
 8003a48:	60bb      	str	r3, [r7, #8]

    do
    {
      if (count == 0U)
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	2b00      	cmp	r3, #0
 8003a4e:	d105      	bne.n	8003a5c <HAL_SUBGHZ_Init+0x78>
      {
        status  = HAL_ERROR;
 8003a50:	2301      	movs	r3, #1
 8003a52:	73fb      	strb	r3, [r7, #15]
        hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2201      	movs	r2, #1
 8003a58:	609a      	str	r2, [r3, #8]
        break;
 8003a5a:	e007      	b.n	8003a6c <HAL_SUBGHZ_Init+0x88>
      }
      count--;
 8003a5c:	68bb      	ldr	r3, [r7, #8]
 8003a5e:	3b01      	subs	r3, #1
 8003a60:	60bb      	str	r3, [r7, #8]
    } while (LL_RCC_IsRFUnderReset() != 0UL);
 8003a62:	f7ff ff99 	bl	8003998 <LL_RCC_IsRFUnderReset>
 8003a66:	4603      	mov	r3, r0
 8003a68:	2b00      	cmp	r3, #0
 8003a6a:	d1ee      	bne.n	8003a4a <HAL_SUBGHZ_Init+0x66>

    /* Asserts the reset signal of the Radio peripheral */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003a6c:	f7ff ff34 	bl	80038d8 <LL_PWR_UnselectSUBGHZSPI_NSS>
#if defined(CORE_CM0PLUS)
    /* Enable wakeup signal of the Radio peripheral */
    LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
    /* Enable wakeup signal of the Radio peripheral */
    LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8003a70:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 8003a74:	f7ff ff1c 	bl	80038b0 <LL_PWR_SetRadioBusyTrigger>
#endif /* CORE_CM0PLUS */
  }

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 8003a78:	f7ff ff4e 	bl	8003918 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 8003a7c:	7bfb      	ldrb	r3, [r7, #15]
 8003a7e:	2b00      	cmp	r3, #0
 8003a80:	d10a      	bne.n	8003a98 <HAL_SUBGHZ_Init+0xb4>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	4618      	mov	r0, r3
 8003a88:	f000 fabc 	bl	8004004 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	2201      	movs	r2, #1
 8003a90:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8003a92:	687b      	ldr	r3, [r7, #4]
 8003a94:	2200      	movs	r2, #0
 8003a96:	609a      	str	r2, [r3, #8]
  }

  hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	2201      	movs	r2, #1
 8003a9c:	719a      	strb	r2, [r3, #6]

  return status;
 8003a9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	3710      	adds	r7, #16
 8003aa4:	46bd      	mov	sp, r7
 8003aa6:	bd80      	pop	{r7, pc}
 8003aa8:	20000000 	.word	0x20000000

08003aac <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 8003aac:	b580      	push	{r7, lr}
 8003aae:	b086      	sub	sp, #24
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	60f8      	str	r0, [r7, #12]
 8003ab4:	607a      	str	r2, [r7, #4]
 8003ab6:	461a      	mov	r2, r3
 8003ab8:	460b      	mov	r3, r1
 8003aba:	817b      	strh	r3, [r7, #10]
 8003abc:	4613      	mov	r3, r2
 8003abe:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	799b      	ldrb	r3, [r3, #6]
 8003ac4:	b2db      	uxtb	r3, r3
 8003ac6:	2b01      	cmp	r3, #1
 8003ac8:	d14a      	bne.n	8003b60 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	795b      	ldrb	r3, [r3, #5]
 8003ace:	2b01      	cmp	r3, #1
 8003ad0:	d101      	bne.n	8003ad6 <HAL_SUBGHZ_WriteRegisters+0x2a>
 8003ad2:	2302      	movs	r3, #2
 8003ad4:	e045      	b.n	8003b62 <HAL_SUBGHZ_WriteRegisters+0xb6>
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	2201      	movs	r2, #1
 8003ada:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8003adc:	68fb      	ldr	r3, [r7, #12]
 8003ade:	2202      	movs	r2, #2
 8003ae0:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003ae2:	68f8      	ldr	r0, [r7, #12]
 8003ae4:	f000 fb5c 	bl	80041a0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003ae8:	f7ff ff06 	bl	80038f8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 8003aec:	210d      	movs	r1, #13
 8003aee:	68f8      	ldr	r0, [r7, #12]
 8003af0:	f000 faa8 	bl	8004044 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8003af4:	897b      	ldrh	r3, [r7, #10]
 8003af6:	0a1b      	lsrs	r3, r3, #8
 8003af8:	b29b      	uxth	r3, r3
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	4619      	mov	r1, r3
 8003afe:	68f8      	ldr	r0, [r7, #12]
 8003b00:	f000 faa0 	bl	8004044 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8003b04:	897b      	ldrh	r3, [r7, #10]
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	4619      	mov	r1, r3
 8003b0a:	68f8      	ldr	r0, [r7, #12]
 8003b0c:	f000 fa9a 	bl	8004044 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003b10:	2300      	movs	r3, #0
 8003b12:	82bb      	strh	r3, [r7, #20]
 8003b14:	e00a      	b.n	8003b2c <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003b16:	8abb      	ldrh	r3, [r7, #20]
 8003b18:	687a      	ldr	r2, [r7, #4]
 8003b1a:	4413      	add	r3, r2
 8003b1c:	781b      	ldrb	r3, [r3, #0]
 8003b1e:	4619      	mov	r1, r3
 8003b20:	68f8      	ldr	r0, [r7, #12]
 8003b22:	f000 fa8f 	bl	8004044 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003b26:	8abb      	ldrh	r3, [r7, #20]
 8003b28:	3301      	adds	r3, #1
 8003b2a:	82bb      	strh	r3, [r7, #20]
 8003b2c:	8aba      	ldrh	r2, [r7, #20]
 8003b2e:	893b      	ldrh	r3, [r7, #8]
 8003b30:	429a      	cmp	r2, r3
 8003b32:	d3f0      	bcc.n	8003b16 <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003b34:	f7ff fed0 	bl	80038d8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003b38:	68f8      	ldr	r0, [r7, #12]
 8003b3a:	f000 fb55 	bl	80041e8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003b3e:	68fb      	ldr	r3, [r7, #12]
 8003b40:	689b      	ldr	r3, [r3, #8]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d002      	beq.n	8003b4c <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	75fb      	strb	r3, [r7, #23]
 8003b4a:	e001      	b.n	8003b50 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8003b4c:	2300      	movs	r3, #0
 8003b4e:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	2201      	movs	r2, #1
 8003b54:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003b56:	68fb      	ldr	r3, [r7, #12]
 8003b58:	2200      	movs	r2, #0
 8003b5a:	715a      	strb	r2, [r3, #5]

    return status;
 8003b5c:	7dfb      	ldrb	r3, [r7, #23]
 8003b5e:	e000      	b.n	8003b62 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8003b60:	2302      	movs	r3, #2
  }
}
 8003b62:	4618      	mov	r0, r3
 8003b64:	3718      	adds	r7, #24
 8003b66:	46bd      	mov	sp, r7
 8003b68:	bd80      	pop	{r7, pc}

08003b6a <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8003b6a:	b580      	push	{r7, lr}
 8003b6c:	b088      	sub	sp, #32
 8003b6e:	af00      	add	r7, sp, #0
 8003b70:	60f8      	str	r0, [r7, #12]
 8003b72:	607a      	str	r2, [r7, #4]
 8003b74:	461a      	mov	r2, r3
 8003b76:	460b      	mov	r3, r1
 8003b78:	817b      	strh	r3, [r7, #10]
 8003b7a:	4613      	mov	r3, r2
 8003b7c:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	799b      	ldrb	r3, [r3, #6]
 8003b86:	b2db      	uxtb	r3, r3
 8003b88:	2b01      	cmp	r3, #1
 8003b8a:	d14a      	bne.n	8003c22 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	795b      	ldrb	r3, [r3, #5]
 8003b90:	2b01      	cmp	r3, #1
 8003b92:	d101      	bne.n	8003b98 <HAL_SUBGHZ_ReadRegisters+0x2e>
 8003b94:	2302      	movs	r3, #2
 8003b96:	e045      	b.n	8003c24 <HAL_SUBGHZ_ReadRegisters+0xba>
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003b9e:	68f8      	ldr	r0, [r7, #12]
 8003ba0:	f000 fafe 	bl	80041a0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003ba4:	f7ff fea8 	bl	80038f8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8003ba8:	211d      	movs	r1, #29
 8003baa:	68f8      	ldr	r0, [r7, #12]
 8003bac:	f000 fa4a 	bl	8004044 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8003bb0:	897b      	ldrh	r3, [r7, #10]
 8003bb2:	0a1b      	lsrs	r3, r3, #8
 8003bb4:	b29b      	uxth	r3, r3
 8003bb6:	b2db      	uxtb	r3, r3
 8003bb8:	4619      	mov	r1, r3
 8003bba:	68f8      	ldr	r0, [r7, #12]
 8003bbc:	f000 fa42 	bl	8004044 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8003bc0:	897b      	ldrh	r3, [r7, #10]
 8003bc2:	b2db      	uxtb	r3, r3
 8003bc4:	4619      	mov	r1, r3
 8003bc6:	68f8      	ldr	r0, [r7, #12]
 8003bc8:	f000 fa3c 	bl	8004044 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8003bcc:	2100      	movs	r1, #0
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	f000 fa38 	bl	8004044 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003bd4:	2300      	movs	r3, #0
 8003bd6:	82fb      	strh	r3, [r7, #22]
 8003bd8:	e009      	b.n	8003bee <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8003bda:	69b9      	ldr	r1, [r7, #24]
 8003bdc:	68f8      	ldr	r0, [r7, #12]
 8003bde:	f000 fa87 	bl	80040f0 <SUBGHZSPI_Receive>
      pData++;
 8003be2:	69bb      	ldr	r3, [r7, #24]
 8003be4:	3301      	adds	r3, #1
 8003be6:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8003be8:	8afb      	ldrh	r3, [r7, #22]
 8003bea:	3301      	adds	r3, #1
 8003bec:	82fb      	strh	r3, [r7, #22]
 8003bee:	8afa      	ldrh	r2, [r7, #22]
 8003bf0:	893b      	ldrh	r3, [r7, #8]
 8003bf2:	429a      	cmp	r2, r3
 8003bf4:	d3f1      	bcc.n	8003bda <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003bf6:	f7ff fe6f 	bl	80038d8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003bfa:	68f8      	ldr	r0, [r7, #12]
 8003bfc:	f000 faf4 	bl	80041e8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	689b      	ldr	r3, [r3, #8]
 8003c04:	2b00      	cmp	r3, #0
 8003c06:	d002      	beq.n	8003c0e <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8003c08:	2301      	movs	r3, #1
 8003c0a:	77fb      	strb	r3, [r7, #31]
 8003c0c:	e001      	b.n	8003c12 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8003c0e:	2300      	movs	r3, #0
 8003c10:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003c12:	68fb      	ldr	r3, [r7, #12]
 8003c14:	2201      	movs	r2, #1
 8003c16:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003c18:	68fb      	ldr	r3, [r7, #12]
 8003c1a:	2200      	movs	r2, #0
 8003c1c:	715a      	strb	r2, [r3, #5]

    return status;
 8003c1e:	7ffb      	ldrb	r3, [r7, #31]
 8003c20:	e000      	b.n	8003c24 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8003c22:	2302      	movs	r3, #2
  }
}
 8003c24:	4618      	mov	r0, r3
 8003c26:	3720      	adds	r7, #32
 8003c28:	46bd      	mov	sp, r7
 8003c2a:	bd80      	pop	{r7, pc}

08003c2c <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8003c2c:	b580      	push	{r7, lr}
 8003c2e:	b086      	sub	sp, #24
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	60f8      	str	r0, [r7, #12]
 8003c34:	607a      	str	r2, [r7, #4]
 8003c36:	461a      	mov	r2, r3
 8003c38:	460b      	mov	r3, r1
 8003c3a:	72fb      	strb	r3, [r7, #11]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0U]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003c40:	68fb      	ldr	r3, [r7, #12]
 8003c42:	799b      	ldrb	r3, [r3, #6]
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b01      	cmp	r3, #1
 8003c48:	d14a      	bne.n	8003ce0 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003c4a:	68fb      	ldr	r3, [r7, #12]
 8003c4c:	795b      	ldrb	r3, [r3, #5]
 8003c4e:	2b01      	cmp	r3, #1
 8003c50:	d101      	bne.n	8003c56 <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8003c52:	2302      	movs	r3, #2
 8003c54:	e045      	b.n	8003ce2 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8003c56:	68fb      	ldr	r3, [r7, #12]
 8003c58:	2201      	movs	r2, #1
 8003c5a:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003c5c:	68f8      	ldr	r0, [r7, #12]
 8003c5e:	f000 fa9f 	bl	80041a0 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8003c62:	7afb      	ldrb	r3, [r7, #11]
 8003c64:	2b84      	cmp	r3, #132	@ 0x84
 8003c66:	d002      	beq.n	8003c6e <HAL_SUBGHZ_ExecSetCmd+0x42>
 8003c68:	7afb      	ldrb	r3, [r7, #11]
 8003c6a:	2b94      	cmp	r3, #148	@ 0x94
 8003c6c:	d103      	bne.n	8003c76 <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8003c6e:	68fb      	ldr	r3, [r7, #12]
 8003c70:	2201      	movs	r2, #1
 8003c72:	711a      	strb	r2, [r3, #4]
 8003c74:	e002      	b.n	8003c7c <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	2200      	movs	r2, #0
 8003c7a:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003c7c:	f7ff fe3c 	bl	80038f8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8003c80:	7afb      	ldrb	r3, [r7, #11]
 8003c82:	4619      	mov	r1, r3
 8003c84:	68f8      	ldr	r0, [r7, #12]
 8003c86:	f000 f9dd 	bl	8004044 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003c8a:	2300      	movs	r3, #0
 8003c8c:	82bb      	strh	r3, [r7, #20]
 8003c8e:	e00a      	b.n	8003ca6 <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003c90:	8abb      	ldrh	r3, [r7, #20]
 8003c92:	687a      	ldr	r2, [r7, #4]
 8003c94:	4413      	add	r3, r2
 8003c96:	781b      	ldrb	r3, [r3, #0]
 8003c98:	4619      	mov	r1, r3
 8003c9a:	68f8      	ldr	r0, [r7, #12]
 8003c9c:	f000 f9d2 	bl	8004044 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003ca0:	8abb      	ldrh	r3, [r7, #20]
 8003ca2:	3301      	adds	r3, #1
 8003ca4:	82bb      	strh	r3, [r7, #20]
 8003ca6:	8aba      	ldrh	r2, [r7, #20]
 8003ca8:	893b      	ldrh	r3, [r7, #8]
 8003caa:	429a      	cmp	r2, r3
 8003cac:	d3f0      	bcc.n	8003c90 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003cae:	f7ff fe13 	bl	80038d8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8003cb2:	7afb      	ldrb	r3, [r7, #11]
 8003cb4:	2b84      	cmp	r3, #132	@ 0x84
 8003cb6:	d002      	beq.n	8003cbe <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f000 fa95 	bl	80041e8 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003cbe:	68fb      	ldr	r3, [r7, #12]
 8003cc0:	689b      	ldr	r3, [r3, #8]
 8003cc2:	2b00      	cmp	r3, #0
 8003cc4:	d002      	beq.n	8003ccc <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8003cc6:	2301      	movs	r3, #1
 8003cc8:	75fb      	strb	r3, [r7, #23]
 8003cca:	e001      	b.n	8003cd0 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8003ccc:	2300      	movs	r3, #0
 8003cce:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003cd0:	68fb      	ldr	r3, [r7, #12]
 8003cd2:	2201      	movs	r2, #1
 8003cd4:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003cd6:	68fb      	ldr	r3, [r7, #12]
 8003cd8:	2200      	movs	r2, #0
 8003cda:	715a      	strb	r2, [r3, #5]

    return status;
 8003cdc:	7dfb      	ldrb	r3, [r7, #23]
 8003cde:	e000      	b.n	8003ce2 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8003ce0:	2302      	movs	r3, #2
  }
}
 8003ce2:	4618      	mov	r0, r3
 8003ce4:	3718      	adds	r7, #24
 8003ce6:	46bd      	mov	sp, r7
 8003ce8:	bd80      	pop	{r7, pc}

08003cea <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8003cea:	b580      	push	{r7, lr}
 8003cec:	b088      	sub	sp, #32
 8003cee:	af00      	add	r7, sp, #0
 8003cf0:	60f8      	str	r0, [r7, #12]
 8003cf2:	607a      	str	r2, [r7, #4]
 8003cf4:	461a      	mov	r2, r3
 8003cf6:	460b      	mov	r3, r1
 8003cf8:	72fb      	strb	r3, [r7, #11]
 8003cfa:	4613      	mov	r3, r2
 8003cfc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003d02:	68fb      	ldr	r3, [r7, #12]
 8003d04:	799b      	ldrb	r3, [r3, #6]
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	2b01      	cmp	r3, #1
 8003d0a:	d13d      	bne.n	8003d88 <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003d0c:	68fb      	ldr	r3, [r7, #12]
 8003d0e:	795b      	ldrb	r3, [r3, #5]
 8003d10:	2b01      	cmp	r3, #1
 8003d12:	d101      	bne.n	8003d18 <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8003d14:	2302      	movs	r3, #2
 8003d16:	e038      	b.n	8003d8a <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8003d18:	68fb      	ldr	r3, [r7, #12]
 8003d1a:	2201      	movs	r2, #1
 8003d1c:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003d1e:	68f8      	ldr	r0, [r7, #12]
 8003d20:	f000 fa3e 	bl	80041a0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003d24:	f7ff fde8 	bl	80038f8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8003d28:	7afb      	ldrb	r3, [r7, #11]
 8003d2a:	4619      	mov	r1, r3
 8003d2c:	68f8      	ldr	r0, [r7, #12]
 8003d2e:	f000 f989 	bl	8004044 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8003d32:	2100      	movs	r1, #0
 8003d34:	68f8      	ldr	r0, [r7, #12]
 8003d36:	f000 f985 	bl	8004044 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003d3a:	2300      	movs	r3, #0
 8003d3c:	82fb      	strh	r3, [r7, #22]
 8003d3e:	e009      	b.n	8003d54 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8003d40:	69b9      	ldr	r1, [r7, #24]
 8003d42:	68f8      	ldr	r0, [r7, #12]
 8003d44:	f000 f9d4 	bl	80040f0 <SUBGHZSPI_Receive>
      pData++;
 8003d48:	69bb      	ldr	r3, [r7, #24]
 8003d4a:	3301      	adds	r3, #1
 8003d4c:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8003d4e:	8afb      	ldrh	r3, [r7, #22]
 8003d50:	3301      	adds	r3, #1
 8003d52:	82fb      	strh	r3, [r7, #22]
 8003d54:	8afa      	ldrh	r2, [r7, #22]
 8003d56:	893b      	ldrh	r3, [r7, #8]
 8003d58:	429a      	cmp	r2, r3
 8003d5a:	d3f1      	bcc.n	8003d40 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003d5c:	f7ff fdbc 	bl	80038d8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003d60:	68f8      	ldr	r0, [r7, #12]
 8003d62:	f000 fa41 	bl	80041e8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003d66:	68fb      	ldr	r3, [r7, #12]
 8003d68:	689b      	ldr	r3, [r3, #8]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	d002      	beq.n	8003d74 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8003d6e:	2301      	movs	r3, #1
 8003d70:	77fb      	strb	r3, [r7, #31]
 8003d72:	e001      	b.n	8003d78 <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8003d74:	2300      	movs	r3, #0
 8003d76:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	2201      	movs	r2, #1
 8003d7c:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003d7e:	68fb      	ldr	r3, [r7, #12]
 8003d80:	2200      	movs	r2, #0
 8003d82:	715a      	strb	r2, [r3, #5]

    return status;
 8003d84:	7ffb      	ldrb	r3, [r7, #31]
 8003d86:	e000      	b.n	8003d8a <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8003d88:	2302      	movs	r3, #2
  }
}
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	3720      	adds	r7, #32
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	bd80      	pop	{r7, pc}

08003d92 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8003d92:	b580      	push	{r7, lr}
 8003d94:	b086      	sub	sp, #24
 8003d96:	af00      	add	r7, sp, #0
 8003d98:	60f8      	str	r0, [r7, #12]
 8003d9a:	607a      	str	r2, [r7, #4]
 8003d9c:	461a      	mov	r2, r3
 8003d9e:	460b      	mov	r3, r1
 8003da0:	72fb      	strb	r3, [r7, #11]
 8003da2:	4613      	mov	r3, r2
 8003da4:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	799b      	ldrb	r3, [r3, #6]
 8003daa:	b2db      	uxtb	r3, r3
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d13e      	bne.n	8003e2e <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	795b      	ldrb	r3, [r3, #5]
 8003db4:	2b01      	cmp	r3, #1
 8003db6:	d101      	bne.n	8003dbc <HAL_SUBGHZ_WriteBuffer+0x2a>
 8003db8:	2302      	movs	r3, #2
 8003dba:	e039      	b.n	8003e30 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8003dbc:	68fb      	ldr	r3, [r7, #12]
 8003dbe:	2201      	movs	r2, #1
 8003dc0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003dc2:	68f8      	ldr	r0, [r7, #12]
 8003dc4:	f000 f9ec 	bl	80041a0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003dc8:	f7ff fd96 	bl	80038f8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8003dcc:	210e      	movs	r1, #14
 8003dce:	68f8      	ldr	r0, [r7, #12]
 8003dd0:	f000 f938 	bl	8004044 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8003dd4:	7afb      	ldrb	r3, [r7, #11]
 8003dd6:	4619      	mov	r1, r3
 8003dd8:	68f8      	ldr	r0, [r7, #12]
 8003dda:	f000 f933 	bl	8004044 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003dde:	2300      	movs	r3, #0
 8003de0:	82bb      	strh	r3, [r7, #20]
 8003de2:	e00a      	b.n	8003dfa <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8003de4:	8abb      	ldrh	r3, [r7, #20]
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	4413      	add	r3, r2
 8003dea:	781b      	ldrb	r3, [r3, #0]
 8003dec:	4619      	mov	r1, r3
 8003dee:	68f8      	ldr	r0, [r7, #12]
 8003df0:	f000 f928 	bl	8004044 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8003df4:	8abb      	ldrh	r3, [r7, #20]
 8003df6:	3301      	adds	r3, #1
 8003df8:	82bb      	strh	r3, [r7, #20]
 8003dfa:	8aba      	ldrh	r2, [r7, #20]
 8003dfc:	893b      	ldrh	r3, [r7, #8]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d3f0      	bcc.n	8003de4 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003e02:	f7ff fd69 	bl	80038d8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003e06:	68f8      	ldr	r0, [r7, #12]
 8003e08:	f000 f9ee 	bl	80041e8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003e0c:	68fb      	ldr	r3, [r7, #12]
 8003e0e:	689b      	ldr	r3, [r3, #8]
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d002      	beq.n	8003e1a <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8003e14:	2301      	movs	r3, #1
 8003e16:	75fb      	strb	r3, [r7, #23]
 8003e18:	e001      	b.n	8003e1e <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	2201      	movs	r2, #1
 8003e22:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	2200      	movs	r2, #0
 8003e28:	715a      	strb	r2, [r3, #5]

    return status;
 8003e2a:	7dfb      	ldrb	r3, [r7, #23]
 8003e2c:	e000      	b.n	8003e30 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8003e2e:	2302      	movs	r3, #2
  }
}
 8003e30:	4618      	mov	r0, r3
 8003e32:	3718      	adds	r7, #24
 8003e34:	46bd      	mov	sp, r7
 8003e36:	bd80      	pop	{r7, pc}

08003e38 <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b088      	sub	sp, #32
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	60f8      	str	r0, [r7, #12]
 8003e40:	607a      	str	r2, [r7, #4]
 8003e42:	461a      	mov	r2, r3
 8003e44:	460b      	mov	r3, r1
 8003e46:	72fb      	strb	r3, [r7, #11]
 8003e48:	4613      	mov	r3, r2
 8003e4a:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	799b      	ldrb	r3, [r3, #6]
 8003e54:	b2db      	uxtb	r3, r3
 8003e56:	2b01      	cmp	r3, #1
 8003e58:	d141      	bne.n	8003ede <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8003e5a:	68fb      	ldr	r3, [r7, #12]
 8003e5c:	795b      	ldrb	r3, [r3, #5]
 8003e5e:	2b01      	cmp	r3, #1
 8003e60:	d101      	bne.n	8003e66 <HAL_SUBGHZ_ReadBuffer+0x2e>
 8003e62:	2302      	movs	r3, #2
 8003e64:	e03c      	b.n	8003ee0 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8003e66:	68fb      	ldr	r3, [r7, #12]
 8003e68:	2201      	movs	r2, #1
 8003e6a:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8003e6c:	68f8      	ldr	r0, [r7, #12]
 8003e6e:	f000 f997 	bl	80041a0 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8003e72:	f7ff fd41 	bl	80038f8 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8003e76:	211e      	movs	r1, #30
 8003e78:	68f8      	ldr	r0, [r7, #12]
 8003e7a:	f000 f8e3 	bl	8004044 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8003e7e:	7afb      	ldrb	r3, [r7, #11]
 8003e80:	4619      	mov	r1, r3
 8003e82:	68f8      	ldr	r0, [r7, #12]
 8003e84:	f000 f8de 	bl	8004044 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8003e88:	2100      	movs	r1, #0
 8003e8a:	68f8      	ldr	r0, [r7, #12]
 8003e8c:	f000 f8da 	bl	8004044 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8003e90:	2300      	movs	r3, #0
 8003e92:	82fb      	strh	r3, [r7, #22]
 8003e94:	e009      	b.n	8003eaa <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8003e96:	69b9      	ldr	r1, [r7, #24]
 8003e98:	68f8      	ldr	r0, [r7, #12]
 8003e9a:	f000 f929 	bl	80040f0 <SUBGHZSPI_Receive>
      pData++;
 8003e9e:	69bb      	ldr	r3, [r7, #24]
 8003ea0:	3301      	adds	r3, #1
 8003ea2:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8003ea4:	8afb      	ldrh	r3, [r7, #22]
 8003ea6:	3301      	adds	r3, #1
 8003ea8:	82fb      	strh	r3, [r7, #22]
 8003eaa:	8afa      	ldrh	r2, [r7, #22]
 8003eac:	893b      	ldrh	r3, [r7, #8]
 8003eae:	429a      	cmp	r2, r3
 8003eb0:	d3f1      	bcc.n	8003e96 <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8003eb2:	f7ff fd11 	bl	80038d8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8003eb6:	68f8      	ldr	r0, [r7, #12]
 8003eb8:	f000 f996 	bl	80041e8 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8003ebc:	68fb      	ldr	r3, [r7, #12]
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	2b00      	cmp	r3, #0
 8003ec2:	d002      	beq.n	8003eca <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8003ec4:	2301      	movs	r3, #1
 8003ec6:	77fb      	strb	r3, [r7, #31]
 8003ec8:	e001      	b.n	8003ece <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8003eca:	2300      	movs	r3, #0
 8003ecc:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8003ece:	68fb      	ldr	r3, [r7, #12]
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	2200      	movs	r2, #0
 8003ed8:	715a      	strb	r2, [r3, #5]

    return status;
 8003eda:	7ffb      	ldrb	r3, [r7, #31]
 8003edc:	e000      	b.n	8003ee0 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8003ede:	2302      	movs	r3, #2
  }
}
 8003ee0:	4618      	mov	r0, r3
 8003ee2:	3720      	adds	r7, #32
 8003ee4:	46bd      	mov	sp, r7
 8003ee6:	bd80      	pop	{r7, pc}

08003ee8 <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b084      	sub	sp, #16
 8003eec:	af00      	add	r7, sp, #0
 8003eee:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2U] = {0U};
 8003ef0:	2300      	movs	r3, #0
 8003ef2:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2U);
 8003ef4:	f107 020c 	add.w	r2, r7, #12
 8003ef8:	2302      	movs	r3, #2
 8003efa:	2112      	movs	r1, #18
 8003efc:	6878      	ldr	r0, [r7, #4]
 8003efe:	f7ff fef4 	bl	8003cea <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0U];
 8003f02:	7b3b      	ldrb	r3, [r7, #12]
 8003f04:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8U) | tmpisr[1U];
 8003f06:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003f0a:	021b      	lsls	r3, r3, #8
 8003f0c:	b21a      	sxth	r2, r3
 8003f0e:	7b7b      	ldrb	r3, [r7, #13]
 8003f10:	b21b      	sxth	r3, r3
 8003f12:	4313      	orrs	r3, r2
 8003f14:	b21b      	sxth	r3, r3
 8003f16:	81fb      	strh	r3, [r7, #14]

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2U);
 8003f18:	f107 020c 	add.w	r2, r7, #12
 8003f1c:	2302      	movs	r3, #2
 8003f1e:	2102      	movs	r1, #2
 8003f20:	6878      	ldr	r0, [r7, #4]
 8003f22:	f7ff fe83 	bl	8003c2c <HAL_SUBGHZ_ExecSetCmd>

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8003f26:	89fb      	ldrh	r3, [r7, #14]
 8003f28:	f003 0301 	and.w	r3, r3, #1
 8003f2c:	2b00      	cmp	r3, #0
 8003f2e:	d002      	beq.n	8003f36 <HAL_SUBGHZ_IRQHandler+0x4e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8003f30:	6878      	ldr	r0, [r7, #4]
 8003f32:	f7fd fd7d 	bl	8001a30 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8003f36:	89fb      	ldrh	r3, [r7, #14]
 8003f38:	085b      	lsrs	r3, r3, #1
 8003f3a:	f003 0301 	and.w	r3, r3, #1
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d008      	beq.n	8003f54 <HAL_SUBGHZ_IRQHandler+0x6c>
      (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) == RESET))
 8003f42:	89fb      	ldrh	r3, [r7, #14]
 8003f44:	099b      	lsrs	r3, r3, #6
 8003f46:	f003 0301 	and.w	r3, r3, #1
  if ((SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET) && \
 8003f4a:	2b00      	cmp	r3, #0
 8003f4c:	d102      	bne.n	8003f54 <HAL_SUBGHZ_IRQHandler+0x6c>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8003f4e:	6878      	ldr	r0, [r7, #4]
 8003f50:	f7fd fd7c 	bl	8001a4c <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8003f54:	89fb      	ldrh	r3, [r7, #14]
 8003f56:	089b      	lsrs	r3, r3, #2
 8003f58:	f003 0301 	and.w	r3, r3, #1
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d002      	beq.n	8003f66 <HAL_SUBGHZ_IRQHandler+0x7e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	f7fd fdcb 	bl	8001afc <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8003f66:	89fb      	ldrh	r3, [r7, #14]
 8003f68:	08db      	lsrs	r3, r3, #3
 8003f6a:	f003 0301 	and.w	r3, r3, #1
 8003f6e:	2b00      	cmp	r3, #0
 8003f70:	d002      	beq.n	8003f78 <HAL_SUBGHZ_IRQHandler+0x90>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8003f72:	6878      	ldr	r0, [r7, #4]
 8003f74:	f7fd fdd0 	bl	8001b18 <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8003f78:	89fb      	ldrh	r3, [r7, #14]
 8003f7a:	091b      	lsrs	r3, r3, #4
 8003f7c:	f003 0301 	and.w	r3, r3, #1
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d002      	beq.n	8003f8a <HAL_SUBGHZ_IRQHandler+0xa2>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8003f84:	6878      	ldr	r0, [r7, #4]
 8003f86:	f7fd fdd5 	bl	8001b34 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8003f8a:	89fb      	ldrh	r3, [r7, #14]
 8003f8c:	095b      	lsrs	r3, r3, #5
 8003f8e:	f003 0301 	and.w	r3, r3, #1
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d002      	beq.n	8003f9c <HAL_SUBGHZ_IRQHandler+0xb4>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8003f96:	6878      	ldr	r0, [r7, #4]
 8003f98:	f7fd fda2 	bl	8001ae0 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8003f9c:	89fb      	ldrh	r3, [r7, #14]
 8003f9e:	099b      	lsrs	r3, r3, #6
 8003fa0:	f003 0301 	and.w	r3, r3, #1
 8003fa4:	2b00      	cmp	r3, #0
 8003fa6:	d002      	beq.n	8003fae <HAL_SUBGHZ_IRQHandler+0xc6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8003fa8:	6878      	ldr	r0, [r7, #4]
 8003faa:	f7fd fd5d 	bl	8001a68 <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8003fae:	89fb      	ldrh	r3, [r7, #14]
 8003fb0:	09db      	lsrs	r3, r3, #7
 8003fb2:	f003 0301 	and.w	r3, r3, #1
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00e      	beq.n	8003fd8 <HAL_SUBGHZ_IRQHandler+0xf0>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8003fba:	89fb      	ldrh	r3, [r7, #14]
 8003fbc:	0a1b      	lsrs	r3, r3, #8
 8003fbe:	f003 0301 	and.w	r3, r3, #1
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d004      	beq.n	8003fd0 <HAL_SUBGHZ_IRQHandler+0xe8>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8003fc6:	2101      	movs	r1, #1
 8003fc8:	6878      	ldr	r0, [r7, #4]
 8003fca:	f7fd fd5b 	bl	8001a84 <HAL_SUBGHZ_CADStatusCallback>
 8003fce:	e003      	b.n	8003fd8 <HAL_SUBGHZ_IRQHandler+0xf0>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8003fd0:	2100      	movs	r1, #0
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f7fd fd56 	bl	8001a84 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8003fd8:	89fb      	ldrh	r3, [r7, #14]
 8003fda:	0a5b      	lsrs	r3, r3, #9
 8003fdc:	f003 0301 	and.w	r3, r3, #1
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d002      	beq.n	8003fea <HAL_SUBGHZ_IRQHandler+0x102>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8003fe4:	6878      	ldr	r0, [r7, #4]
 8003fe6:	f7fd fd6b 	bl	8001ac0 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LR_FHSS Hop interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_LR_FHSS_HOP) != RESET)
 8003fea:	89fb      	ldrh	r3, [r7, #14]
 8003fec:	0b9b      	lsrs	r3, r3, #14
 8003fee:	f003 0301 	and.w	r3, r3, #1
 8003ff2:	2b00      	cmp	r3, #0
 8003ff4:	d002      	beq.n	8003ffc <HAL_SUBGHZ_IRQHandler+0x114>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->LrFhssHopCallback(hsubghz);
#else
    HAL_SUBGHZ_LrFhssHopCallback(hsubghz);
 8003ff6:	6878      	ldr	r0, [r7, #4]
 8003ff8:	f7fd fdaa 	bl	8001b50 <HAL_SUBGHZ_LrFhssHopCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }
}
 8003ffc:	bf00      	nop
 8003ffe:	3710      	adds	r7, #16
 8004000:	46bd      	mov	sp, r7
 8004002:	bd80      	pop	{r7, pc}

08004004 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800400c:	4b0c      	ldr	r3, [pc, #48]	@ (8004040 <SUBGHZSPI_Init+0x3c>)
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4a0b      	ldr	r2, [pc, #44]	@ (8004040 <SUBGHZSPI_Init+0x3c>)
 8004012:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004016:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8004018:	4a09      	ldr	r2, [pc, #36]	@ (8004040 <SUBGHZSPI_Init+0x3c>)
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	f443 7341 	orr.w	r3, r3, #772	@ 0x304
 8004020:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8004022:	4b07      	ldr	r3, [pc, #28]	@ (8004040 <SUBGHZSPI_Init+0x3c>)
 8004024:	f44f 52b8 	mov.w	r2, #5888	@ 0x1700
 8004028:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 800402a:	4b05      	ldr	r3, [pc, #20]	@ (8004040 <SUBGHZSPI_Init+0x3c>)
 800402c:	681b      	ldr	r3, [r3, #0]
 800402e:	4a04      	ldr	r2, [pc, #16]	@ (8004040 <SUBGHZSPI_Init+0x3c>)
 8004030:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004034:	6013      	str	r3, [r2, #0]
}
 8004036:	bf00      	nop
 8004038:	370c      	adds	r7, #12
 800403a:	46bd      	mov	sp, r7
 800403c:	bc80      	pop	{r7}
 800403e:	4770      	bx	lr
 8004040:	58010000 	.word	0x58010000

08004044 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8004044:	b480      	push	{r7}
 8004046:	b087      	sub	sp, #28
 8004048:	af00      	add	r7, sp, #0
 800404a:	6078      	str	r0, [r7, #4]
 800404c:	460b      	mov	r3, r1
 800404e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8004050:	2300      	movs	r3, #0
 8004052:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004054:	4b23      	ldr	r3, [pc, #140]	@ (80040e4 <SUBGHZSPI_Transmit+0xa0>)
 8004056:	681a      	ldr	r2, [r3, #0]
 8004058:	4613      	mov	r3, r2
 800405a:	00db      	lsls	r3, r3, #3
 800405c:	1a9b      	subs	r3, r3, r2
 800405e:	009b      	lsls	r3, r3, #2
 8004060:	0cdb      	lsrs	r3, r3, #19
 8004062:	2264      	movs	r2, #100	@ 0x64
 8004064:	fb02 f303 	mul.w	r3, r2, r3
 8004068:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	2b00      	cmp	r3, #0
 800406e:	d105      	bne.n	800407c <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	2201      	movs	r2, #1
 8004078:	609a      	str	r2, [r3, #8]
      break;
 800407a:	e008      	b.n	800408e <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 800407c:	68fb      	ldr	r3, [r7, #12]
 800407e:	3b01      	subs	r3, #1
 8004080:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8004082:	4b19      	ldr	r3, [pc, #100]	@ (80040e8 <SUBGHZSPI_Transmit+0xa4>)
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	f003 0302 	and.w	r3, r3, #2
 800408a:	2b02      	cmp	r3, #2
 800408c:	d1ed      	bne.n	800406a <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800408e:	4b17      	ldr	r3, [pc, #92]	@ (80040ec <SUBGHZSPI_Transmit+0xa8>)
 8004090:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8004092:	693b      	ldr	r3, [r7, #16]
 8004094:	78fa      	ldrb	r2, [r7, #3]
 8004096:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004098:	4b12      	ldr	r3, [pc, #72]	@ (80040e4 <SUBGHZSPI_Transmit+0xa0>)
 800409a:	681a      	ldr	r2, [r3, #0]
 800409c:	4613      	mov	r3, r2
 800409e:	00db      	lsls	r3, r3, #3
 80040a0:	1a9b      	subs	r3, r3, r2
 80040a2:	009b      	lsls	r3, r3, #2
 80040a4:	0cdb      	lsrs	r3, r3, #19
 80040a6:	2264      	movs	r2, #100	@ 0x64
 80040a8:	fb02 f303 	mul.w	r3, r2, r3
 80040ac:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 80040ae:	68fb      	ldr	r3, [r7, #12]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d105      	bne.n	80040c0 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 80040b4:	2301      	movs	r3, #1
 80040b6:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	2201      	movs	r2, #1
 80040bc:	609a      	str	r2, [r3, #8]
      break;
 80040be:	e008      	b.n	80040d2 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	3b01      	subs	r3, #1
 80040c4:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 80040c6:	4b08      	ldr	r3, [pc, #32]	@ (80040e8 <SUBGHZSPI_Transmit+0xa4>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f003 0301 	and.w	r3, r3, #1
 80040ce:	2b01      	cmp	r3, #1
 80040d0:	d1ed      	bne.n	80040ae <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 80040d2:	4b05      	ldr	r3, [pc, #20]	@ (80040e8 <SUBGHZSPI_Transmit+0xa4>)
 80040d4:	68db      	ldr	r3, [r3, #12]

  return status;
 80040d6:	7dfb      	ldrb	r3, [r7, #23]
}
 80040d8:	4618      	mov	r0, r3
 80040da:	371c      	adds	r7, #28
 80040dc:	46bd      	mov	sp, r7
 80040de:	bc80      	pop	{r7}
 80040e0:	4770      	bx	lr
 80040e2:	bf00      	nop
 80040e4:	20000000 	.word	0x20000000
 80040e8:	58010000 	.word	0x58010000
 80040ec:	5801000c 	.word	0x5801000c

080040f0 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 80040f0:	b480      	push	{r7}
 80040f2:	b087      	sub	sp, #28
 80040f4:	af00      	add	r7, sp, #0
 80040f6:	6078      	str	r0, [r7, #4]
 80040f8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80040fa:	2300      	movs	r3, #0
 80040fc:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 80040fe:	4b25      	ldr	r3, [pc, #148]	@ (8004194 <SUBGHZSPI_Receive+0xa4>)
 8004100:	681a      	ldr	r2, [r3, #0]
 8004102:	4613      	mov	r3, r2
 8004104:	00db      	lsls	r3, r3, #3
 8004106:	1a9b      	subs	r3, r3, r2
 8004108:	009b      	lsls	r3, r3, #2
 800410a:	0cdb      	lsrs	r3, r3, #19
 800410c:	2264      	movs	r2, #100	@ 0x64
 800410e:	fb02 f303 	mul.w	r3, r2, r3
 8004112:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8004114:	68fb      	ldr	r3, [r7, #12]
 8004116:	2b00      	cmp	r3, #0
 8004118:	d105      	bne.n	8004126 <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 800411a:	2301      	movs	r3, #1
 800411c:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	2201      	movs	r2, #1
 8004122:	609a      	str	r2, [r3, #8]
      break;
 8004124:	e008      	b.n	8004138 <SUBGHZSPI_Receive+0x48>
    }
    count--;
 8004126:	68fb      	ldr	r3, [r7, #12]
 8004128:	3b01      	subs	r3, #1
 800412a:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 800412c:	4b1a      	ldr	r3, [pc, #104]	@ (8004198 <SUBGHZSPI_Receive+0xa8>)
 800412e:	689b      	ldr	r3, [r3, #8]
 8004130:	f003 0302 	and.w	r3, r3, #2
 8004134:	2b02      	cmp	r3, #2
 8004136:	d1ed      	bne.n	8004114 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8004138:	4b18      	ldr	r3, [pc, #96]	@ (800419c <SUBGHZSPI_Receive+0xac>)
 800413a:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 800413c:	693b      	ldr	r3, [r7, #16]
 800413e:	22ff      	movs	r2, #255	@ 0xff
 8004140:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8004142:	4b14      	ldr	r3, [pc, #80]	@ (8004194 <SUBGHZSPI_Receive+0xa4>)
 8004144:	681a      	ldr	r2, [r3, #0]
 8004146:	4613      	mov	r3, r2
 8004148:	00db      	lsls	r3, r3, #3
 800414a:	1a9b      	subs	r3, r3, r2
 800414c:	009b      	lsls	r3, r3, #2
 800414e:	0cdb      	lsrs	r3, r3, #19
 8004150:	2264      	movs	r2, #100	@ 0x64
 8004152:	fb02 f303 	mul.w	r3, r2, r3
 8004156:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8004158:	68fb      	ldr	r3, [r7, #12]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d105      	bne.n	800416a <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 800415e:	2301      	movs	r3, #1
 8004160:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	2201      	movs	r2, #1
 8004166:	609a      	str	r2, [r3, #8]
      break;
 8004168:	e008      	b.n	800417c <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	3b01      	subs	r3, #1
 800416e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8004170:	4b09      	ldr	r3, [pc, #36]	@ (8004198 <SUBGHZSPI_Receive+0xa8>)
 8004172:	689b      	ldr	r3, [r3, #8]
 8004174:	f003 0301 	and.w	r3, r3, #1
 8004178:	2b01      	cmp	r3, #1
 800417a:	d1ed      	bne.n	8004158 <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 800417c:	4b06      	ldr	r3, [pc, #24]	@ (8004198 <SUBGHZSPI_Receive+0xa8>)
 800417e:	68db      	ldr	r3, [r3, #12]
 8004180:	b2da      	uxtb	r2, r3
 8004182:	683b      	ldr	r3, [r7, #0]
 8004184:	701a      	strb	r2, [r3, #0]

  return status;
 8004186:	7dfb      	ldrb	r3, [r7, #23]
}
 8004188:	4618      	mov	r0, r3
 800418a:	371c      	adds	r7, #28
 800418c:	46bd      	mov	sp, r7
 800418e:	bc80      	pop	{r7}
 8004190:	4770      	bx	lr
 8004192:	bf00      	nop
 8004194:	20000000 	.word	0x20000000
 8004198:	58010000 	.word	0x58010000
 800419c:	5801000c 	.word	0x5801000c

080041a0 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 80041a0:	b580      	push	{r7, lr}
 80041a2:	b084      	sub	sp, #16
 80041a4:	af00      	add	r7, sp, #0
 80041a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count;

  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	791b      	ldrb	r3, [r3, #4]
 80041ac:	2b01      	cmp	r3, #1
 80041ae:	d111      	bne.n	80041d4 <SUBGHZ_CheckDeviceReady+0x34>
  {
    /* Initialize NSS switch Delay */
    count  = SUBGHZ_NSS_LOOP_TIME;
 80041b0:	4b0c      	ldr	r3, [pc, #48]	@ (80041e4 <SUBGHZ_CheckDeviceReady+0x44>)
 80041b2:	681a      	ldr	r2, [r3, #0]
 80041b4:	4613      	mov	r3, r2
 80041b6:	005b      	lsls	r3, r3, #1
 80041b8:	4413      	add	r3, r2
 80041ba:	00db      	lsls	r3, r3, #3
 80041bc:	0c1b      	lsrs	r3, r3, #16
 80041be:	60fb      	str	r3, [r7, #12]

    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80041c0:	f7ff fb9a 	bl	80038f8 <LL_PWR_SelectSUBGHZSPI_NSS>

    /* Wait Radio wakeup */
    do
    {
      count--;
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	3b01      	subs	r3, #1
 80041c8:	60fb      	str	r3, [r7, #12]
    } while (count != 0UL);
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	d1f9      	bne.n	80041c4 <SUBGHZ_CheckDeviceReady+0x24>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 80041d0:	f7ff fb82 	bl	80038d8 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 80041d4:	6878      	ldr	r0, [r7, #4]
 80041d6:	f000 f807 	bl	80041e8 <SUBGHZ_WaitOnBusy>
 80041da:	4603      	mov	r3, r0
}
 80041dc:	4618      	mov	r0, r3
 80041de:	3710      	adds	r7, #16
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}
 80041e4:	20000000 	.word	0x20000000

080041e8 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80041e8:	b580      	push	{r7, lr}
 80041ea:	b086      	sub	sp, #24
 80041ec:	af00      	add	r7, sp, #0
 80041ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 80041f0:	2300      	movs	r3, #0
 80041f2:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80041f4:	4b12      	ldr	r3, [pc, #72]	@ (8004240 <SUBGHZ_WaitOnBusy+0x58>)
 80041f6:	681a      	ldr	r2, [r3, #0]
 80041f8:	4613      	mov	r3, r2
 80041fa:	005b      	lsls	r3, r3, #1
 80041fc:	4413      	add	r3, r2
 80041fe:	00db      	lsls	r3, r3, #3
 8004200:	0d1b      	lsrs	r3, r3, #20
 8004202:	2264      	movs	r2, #100	@ 0x64
 8004204:	fb02 f303 	mul.w	r3, r2, r3
 8004208:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 800420a:	f7ff fba3 	bl	8003954 <LL_PWR_IsActiveFlag_RFBUSYMS>
 800420e:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 8004210:	68fb      	ldr	r3, [r7, #12]
 8004212:	2b00      	cmp	r3, #0
 8004214:	d105      	bne.n	8004222 <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 8004216:	2301      	movs	r3, #1
 8004218:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	2202      	movs	r2, #2
 800421e:	609a      	str	r2, [r3, #8]
      break;
 8004220:	e009      	b.n	8004236 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	3b01      	subs	r3, #1
 8004226:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 8004228:	f7ff fb82 	bl	8003930 <LL_PWR_IsActiveFlag_RFBUSYS>
 800422c:	4602      	mov	r2, r0
 800422e:	693b      	ldr	r3, [r7, #16]
 8004230:	4013      	ands	r3, r2
 8004232:	2b01      	cmp	r3, #1
 8004234:	d0e9      	beq.n	800420a <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8004236:	7dfb      	ldrb	r3, [r7, #23]
}
 8004238:	4618      	mov	r0, r3
 800423a:	3718      	adds	r7, #24
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	20000000 	.word	0x20000000

08004244 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b082      	sub	sp, #8
 8004248:	af00      	add	r7, sp, #0
 800424a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800424c:	687b      	ldr	r3, [r7, #4]
 800424e:	2b00      	cmp	r3, #0
 8004250:	d101      	bne.n	8004256 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004252:	2301      	movs	r3, #1
 8004254:	e049      	b.n	80042ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800425c:	b2db      	uxtb	r3, r3
 800425e:	2b00      	cmp	r3, #0
 8004260:	d106      	bne.n	8004270 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	2200      	movs	r2, #0
 8004266:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800426a:	6878      	ldr	r0, [r7, #4]
 800426c:	f7fc fb54 	bl	8000918 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	2202      	movs	r2, #2
 8004274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004278:	687b      	ldr	r3, [r7, #4]
 800427a:	681a      	ldr	r2, [r3, #0]
 800427c:	687b      	ldr	r3, [r7, #4]
 800427e:	3304      	adds	r3, #4
 8004280:	4619      	mov	r1, r3
 8004282:	4610      	mov	r0, r2
 8004284:	f000 f8fe 	bl	8004484 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	2201      	movs	r2, #1
 800428c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	2201      	movs	r2, #1
 8004294:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004298:	687b      	ldr	r3, [r7, #4]
 800429a:	2201      	movs	r2, #1
 800429c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	2201      	movs	r2, #1
 80042a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80042a8:	687b      	ldr	r3, [r7, #4]
 80042aa:	2201      	movs	r2, #1
 80042ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2201      	movs	r2, #1
 80042b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80042b8:	687b      	ldr	r3, [r7, #4]
 80042ba:	2201      	movs	r2, #1
 80042bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80042c0:	687b      	ldr	r3, [r7, #4]
 80042c2:	2201      	movs	r2, #1
 80042c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042c8:	687b      	ldr	r3, [r7, #4]
 80042ca:	2201      	movs	r2, #1
 80042cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	2201      	movs	r2, #1
 80042d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	2201      	movs	r2, #1
 80042dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	2201      	movs	r2, #1
 80042e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80042e8:	2300      	movs	r3, #0
}
 80042ea:	4618      	mov	r0, r3
 80042ec:	3708      	adds	r7, #8
 80042ee:	46bd      	mov	sp, r7
 80042f0:	bd80      	pop	{r7, pc}

080042f2 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80042f2:	b580      	push	{r7, lr}
 80042f4:	b084      	sub	sp, #16
 80042f6:	af00      	add	r7, sp, #0
 80042f8:	6078      	str	r0, [r7, #4]
 80042fa:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80042fc:	2300      	movs	r3, #0
 80042fe:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004306:	2b01      	cmp	r3, #1
 8004308:	d101      	bne.n	800430e <HAL_TIM_ConfigClockSource+0x1c>
 800430a:	2302      	movs	r3, #2
 800430c:	e0b6      	b.n	800447c <HAL_TIM_ConfigClockSource+0x18a>
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2201      	movs	r2, #1
 8004312:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	2202      	movs	r2, #2
 800431a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	689b      	ldr	r3, [r3, #8]
 8004324:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004326:	68bb      	ldr	r3, [r7, #8]
 8004328:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800432c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004330:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004332:	68bb      	ldr	r3, [r7, #8]
 8004334:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004338:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	68ba      	ldr	r2, [r7, #8]
 8004340:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004342:	683b      	ldr	r3, [r7, #0]
 8004344:	681b      	ldr	r3, [r3, #0]
 8004346:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800434a:	d03e      	beq.n	80043ca <HAL_TIM_ConfigClockSource+0xd8>
 800434c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004350:	f200 8087 	bhi.w	8004462 <HAL_TIM_ConfigClockSource+0x170>
 8004354:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004358:	f000 8086 	beq.w	8004468 <HAL_TIM_ConfigClockSource+0x176>
 800435c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004360:	d87f      	bhi.n	8004462 <HAL_TIM_ConfigClockSource+0x170>
 8004362:	2b70      	cmp	r3, #112	@ 0x70
 8004364:	d01a      	beq.n	800439c <HAL_TIM_ConfigClockSource+0xaa>
 8004366:	2b70      	cmp	r3, #112	@ 0x70
 8004368:	d87b      	bhi.n	8004462 <HAL_TIM_ConfigClockSource+0x170>
 800436a:	2b60      	cmp	r3, #96	@ 0x60
 800436c:	d050      	beq.n	8004410 <HAL_TIM_ConfigClockSource+0x11e>
 800436e:	2b60      	cmp	r3, #96	@ 0x60
 8004370:	d877      	bhi.n	8004462 <HAL_TIM_ConfigClockSource+0x170>
 8004372:	2b50      	cmp	r3, #80	@ 0x50
 8004374:	d03c      	beq.n	80043f0 <HAL_TIM_ConfigClockSource+0xfe>
 8004376:	2b50      	cmp	r3, #80	@ 0x50
 8004378:	d873      	bhi.n	8004462 <HAL_TIM_ConfigClockSource+0x170>
 800437a:	2b40      	cmp	r3, #64	@ 0x40
 800437c:	d058      	beq.n	8004430 <HAL_TIM_ConfigClockSource+0x13e>
 800437e:	2b40      	cmp	r3, #64	@ 0x40
 8004380:	d86f      	bhi.n	8004462 <HAL_TIM_ConfigClockSource+0x170>
 8004382:	2b30      	cmp	r3, #48	@ 0x30
 8004384:	d064      	beq.n	8004450 <HAL_TIM_ConfigClockSource+0x15e>
 8004386:	2b30      	cmp	r3, #48	@ 0x30
 8004388:	d86b      	bhi.n	8004462 <HAL_TIM_ConfigClockSource+0x170>
 800438a:	2b20      	cmp	r3, #32
 800438c:	d060      	beq.n	8004450 <HAL_TIM_ConfigClockSource+0x15e>
 800438e:	2b20      	cmp	r3, #32
 8004390:	d867      	bhi.n	8004462 <HAL_TIM_ConfigClockSource+0x170>
 8004392:	2b00      	cmp	r3, #0
 8004394:	d05c      	beq.n	8004450 <HAL_TIM_ConfigClockSource+0x15e>
 8004396:	2b10      	cmp	r3, #16
 8004398:	d05a      	beq.n	8004450 <HAL_TIM_ConfigClockSource+0x15e>
 800439a:	e062      	b.n	8004462 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80043a0:	683b      	ldr	r3, [r7, #0]
 80043a2:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80043a4:	683b      	ldr	r3, [r7, #0]
 80043a6:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80043a8:	683b      	ldr	r3, [r7, #0]
 80043aa:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80043ac:	f000 f951 	bl	8004652 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	689b      	ldr	r3, [r3, #8]
 80043b6:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80043be:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	68ba      	ldr	r2, [r7, #8]
 80043c6:	609a      	str	r2, [r3, #8]
      break;
 80043c8:	e04f      	b.n	800446a <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80043d2:	683b      	ldr	r3, [r7, #0]
 80043d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80043d6:	683b      	ldr	r3, [r7, #0]
 80043d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80043da:	f000 f93a 	bl	8004652 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	681b      	ldr	r3, [r3, #0]
 80043e2:	689a      	ldr	r2, [r3, #8]
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043ec:	609a      	str	r2, [r3, #8]
      break;
 80043ee:	e03c      	b.n	800446a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80043fc:	461a      	mov	r2, r3
 80043fe:	f000 f8af 	bl	8004560 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	681b      	ldr	r3, [r3, #0]
 8004406:	2150      	movs	r1, #80	@ 0x50
 8004408:	4618      	mov	r0, r3
 800440a:	f000 f906 	bl	800461a <TIM_ITRx_SetConfig>
      break;
 800440e:	e02c      	b.n	800446a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004414:	683b      	ldr	r3, [r7, #0]
 8004416:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004418:	683b      	ldr	r3, [r7, #0]
 800441a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800441c:	461a      	mov	r2, r3
 800441e:	f000 f8cd 	bl	80045bc <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	2160      	movs	r1, #96	@ 0x60
 8004428:	4618      	mov	r0, r3
 800442a:	f000 f8f6 	bl	800461a <TIM_ITRx_SetConfig>
      break;
 800442e:	e01c      	b.n	800446a <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8004434:	683b      	ldr	r3, [r7, #0]
 8004436:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8004438:	683b      	ldr	r3, [r7, #0]
 800443a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800443c:	461a      	mov	r2, r3
 800443e:	f000 f88f 	bl	8004560 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004442:	687b      	ldr	r3, [r7, #4]
 8004444:	681b      	ldr	r3, [r3, #0]
 8004446:	2140      	movs	r1, #64	@ 0x40
 8004448:	4618      	mov	r0, r3
 800444a:	f000 f8e6 	bl	800461a <TIM_ITRx_SetConfig>
      break;
 800444e:	e00c      	b.n	800446a <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	681a      	ldr	r2, [r3, #0]
 8004454:	683b      	ldr	r3, [r7, #0]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4619      	mov	r1, r3
 800445a:	4610      	mov	r0, r2
 800445c:	f000 f8dd 	bl	800461a <TIM_ITRx_SetConfig>
      break;
 8004460:	e003      	b.n	800446a <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 8004462:	2301      	movs	r3, #1
 8004464:	73fb      	strb	r3, [r7, #15]
      break;
 8004466:	e000      	b.n	800446a <HAL_TIM_ConfigClockSource+0x178>
      break;
 8004468:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	2201      	movs	r2, #1
 800446e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	2200      	movs	r2, #0
 8004476:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800447a:	7bfb      	ldrb	r3, [r7, #15]
}
 800447c:	4618      	mov	r0, r3
 800447e:	3710      	adds	r7, #16
 8004480:	46bd      	mov	sp, r7
 8004482:	bd80      	pop	{r7, pc}

08004484 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004484:	b480      	push	{r7}
 8004486:	b085      	sub	sp, #20
 8004488:	af00      	add	r7, sp, #0
 800448a:	6078      	str	r0, [r7, #4]
 800448c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	681b      	ldr	r3, [r3, #0]
 8004492:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	4a2f      	ldr	r2, [pc, #188]	@ (8004554 <TIM_Base_SetConfig+0xd0>)
 8004498:	4293      	cmp	r3, r2
 800449a:	d003      	beq.n	80044a4 <TIM_Base_SetConfig+0x20>
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044a2:	d108      	bne.n	80044b6 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80044aa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80044ac:	683b      	ldr	r3, [r7, #0]
 80044ae:	685b      	ldr	r3, [r3, #4]
 80044b0:	68fa      	ldr	r2, [r7, #12]
 80044b2:	4313      	orrs	r3, r2
 80044b4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	4a26      	ldr	r2, [pc, #152]	@ (8004554 <TIM_Base_SetConfig+0xd0>)
 80044ba:	4293      	cmp	r3, r2
 80044bc:	d00b      	beq.n	80044d6 <TIM_Base_SetConfig+0x52>
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80044c4:	d007      	beq.n	80044d6 <TIM_Base_SetConfig+0x52>
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	4a23      	ldr	r2, [pc, #140]	@ (8004558 <TIM_Base_SetConfig+0xd4>)
 80044ca:	4293      	cmp	r3, r2
 80044cc:	d003      	beq.n	80044d6 <TIM_Base_SetConfig+0x52>
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	4a22      	ldr	r2, [pc, #136]	@ (800455c <TIM_Base_SetConfig+0xd8>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d108      	bne.n	80044e8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044dc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80044de:	683b      	ldr	r3, [r7, #0]
 80044e0:	68db      	ldr	r3, [r3, #12]
 80044e2:	68fa      	ldr	r2, [r7, #12]
 80044e4:	4313      	orrs	r3, r2
 80044e6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80044ee:	683b      	ldr	r3, [r7, #0]
 80044f0:	695b      	ldr	r3, [r3, #20]
 80044f2:	4313      	orrs	r3, r2
 80044f4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80044fc:	683b      	ldr	r3, [r7, #0]
 80044fe:	689a      	ldr	r2, [r3, #8]
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004504:	683b      	ldr	r3, [r7, #0]
 8004506:	681a      	ldr	r2, [r3, #0]
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a11      	ldr	r2, [pc, #68]	@ (8004554 <TIM_Base_SetConfig+0xd0>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d007      	beq.n	8004524 <TIM_Base_SetConfig+0xa0>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	4a10      	ldr	r2, [pc, #64]	@ (8004558 <TIM_Base_SetConfig+0xd4>)
 8004518:	4293      	cmp	r3, r2
 800451a:	d003      	beq.n	8004524 <TIM_Base_SetConfig+0xa0>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a0f      	ldr	r2, [pc, #60]	@ (800455c <TIM_Base_SetConfig+0xd8>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d103      	bne.n	800452c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004524:	683b      	ldr	r3, [r7, #0]
 8004526:	691a      	ldr	r2, [r3, #16]
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	2201      	movs	r2, #1
 8004530:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	691b      	ldr	r3, [r3, #16]
 8004536:	f003 0301 	and.w	r3, r3, #1
 800453a:	2b01      	cmp	r3, #1
 800453c:	d105      	bne.n	800454a <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	691b      	ldr	r3, [r3, #16]
 8004542:	f023 0201 	bic.w	r2, r3, #1
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	611a      	str	r2, [r3, #16]
  }
}
 800454a:	bf00      	nop
 800454c:	3714      	adds	r7, #20
 800454e:	46bd      	mov	sp, r7
 8004550:	bc80      	pop	{r7}
 8004552:	4770      	bx	lr
 8004554:	40012c00 	.word	0x40012c00
 8004558:	40014400 	.word	0x40014400
 800455c:	40014800 	.word	0x40014800

08004560 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004560:	b480      	push	{r7}
 8004562:	b087      	sub	sp, #28
 8004564:	af00      	add	r7, sp, #0
 8004566:	60f8      	str	r0, [r7, #12]
 8004568:	60b9      	str	r1, [r7, #8]
 800456a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800456c:	68fb      	ldr	r3, [r7, #12]
 800456e:	6a1b      	ldr	r3, [r3, #32]
 8004570:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	6a1b      	ldr	r3, [r3, #32]
 8004576:	f023 0201 	bic.w	r2, r3, #1
 800457a:	68fb      	ldr	r3, [r7, #12]
 800457c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	699b      	ldr	r3, [r3, #24]
 8004582:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004584:	693b      	ldr	r3, [r7, #16]
 8004586:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800458a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	011b      	lsls	r3, r3, #4
 8004590:	693a      	ldr	r2, [r7, #16]
 8004592:	4313      	orrs	r3, r2
 8004594:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f023 030a 	bic.w	r3, r3, #10
 800459c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800459e:	697a      	ldr	r2, [r7, #20]
 80045a0:	68bb      	ldr	r3, [r7, #8]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	693a      	ldr	r2, [r7, #16]
 80045aa:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	697a      	ldr	r2, [r7, #20]
 80045b0:	621a      	str	r2, [r3, #32]
}
 80045b2:	bf00      	nop
 80045b4:	371c      	adds	r7, #28
 80045b6:	46bd      	mov	sp, r7
 80045b8:	bc80      	pop	{r7}
 80045ba:	4770      	bx	lr

080045bc <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80045bc:	b480      	push	{r7}
 80045be:	b087      	sub	sp, #28
 80045c0:	af00      	add	r7, sp, #0
 80045c2:	60f8      	str	r0, [r7, #12]
 80045c4:	60b9      	str	r1, [r7, #8]
 80045c6:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	6a1b      	ldr	r3, [r3, #32]
 80045cc:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80045ce:	68fb      	ldr	r3, [r7, #12]
 80045d0:	6a1b      	ldr	r3, [r3, #32]
 80045d2:	f023 0210 	bic.w	r2, r3, #16
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	699b      	ldr	r3, [r3, #24]
 80045de:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80045e0:	693b      	ldr	r3, [r7, #16]
 80045e2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80045e6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	031b      	lsls	r3, r3, #12
 80045ec:	693a      	ldr	r2, [r7, #16]
 80045ee:	4313      	orrs	r3, r2
 80045f0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80045f2:	697b      	ldr	r3, [r7, #20]
 80045f4:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80045f8:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80045fa:	68bb      	ldr	r3, [r7, #8]
 80045fc:	011b      	lsls	r3, r3, #4
 80045fe:	697a      	ldr	r2, [r7, #20]
 8004600:	4313      	orrs	r3, r2
 8004602:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	693a      	ldr	r2, [r7, #16]
 8004608:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	697a      	ldr	r2, [r7, #20]
 800460e:	621a      	str	r2, [r3, #32]
}
 8004610:	bf00      	nop
 8004612:	371c      	adds	r7, #28
 8004614:	46bd      	mov	sp, r7
 8004616:	bc80      	pop	{r7}
 8004618:	4770      	bx	lr

0800461a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800461a:	b480      	push	{r7}
 800461c:	b085      	sub	sp, #20
 800461e:	af00      	add	r7, sp, #0
 8004620:	6078      	str	r0, [r7, #4]
 8004622:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	689b      	ldr	r3, [r3, #8]
 8004628:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800462a:	68fb      	ldr	r3, [r7, #12]
 800462c:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8004630:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004634:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004636:	683a      	ldr	r2, [r7, #0]
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	4313      	orrs	r3, r2
 800463c:	f043 0307 	orr.w	r3, r3, #7
 8004640:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	68fa      	ldr	r2, [r7, #12]
 8004646:	609a      	str	r2, [r3, #8]
}
 8004648:	bf00      	nop
 800464a:	3714      	adds	r7, #20
 800464c:	46bd      	mov	sp, r7
 800464e:	bc80      	pop	{r7}
 8004650:	4770      	bx	lr

08004652 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004652:	b480      	push	{r7}
 8004654:	b087      	sub	sp, #28
 8004656:	af00      	add	r7, sp, #0
 8004658:	60f8      	str	r0, [r7, #12]
 800465a:	60b9      	str	r1, [r7, #8]
 800465c:	607a      	str	r2, [r7, #4]
 800465e:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004660:	68fb      	ldr	r3, [r7, #12]
 8004662:	689b      	ldr	r3, [r3, #8]
 8004664:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004666:	697b      	ldr	r3, [r7, #20]
 8004668:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800466c:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800466e:	683b      	ldr	r3, [r7, #0]
 8004670:	021a      	lsls	r2, r3, #8
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	431a      	orrs	r2, r3
 8004676:	68bb      	ldr	r3, [r7, #8]
 8004678:	4313      	orrs	r3, r2
 800467a:	697a      	ldr	r2, [r7, #20]
 800467c:	4313      	orrs	r3, r2
 800467e:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	697a      	ldr	r2, [r7, #20]
 8004684:	609a      	str	r2, [r3, #8]
}
 8004686:	bf00      	nop
 8004688:	371c      	adds	r7, #28
 800468a:	46bd      	mov	sp, r7
 800468c:	bc80      	pop	{r7}
 800468e:	4770      	bx	lr

08004690 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004690:	b480      	push	{r7}
 8004692:	b085      	sub	sp, #20
 8004694:	af00      	add	r7, sp, #0
 8004696:	6078      	str	r0, [r7, #4]
 8004698:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80046a0:	2b01      	cmp	r3, #1
 80046a2:	d101      	bne.n	80046a8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80046a4:	2302      	movs	r3, #2
 80046a6:	e04a      	b.n	800473e <HAL_TIMEx_MasterConfigSynchronization+0xae>
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2202      	movs	r2, #2
 80046b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	681b      	ldr	r3, [r3, #0]
 80046bc:	685b      	ldr	r3, [r3, #4]
 80046be:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	689b      	ldr	r3, [r3, #8]
 80046c6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	681b      	ldr	r3, [r3, #0]
 80046cc:	4a1e      	ldr	r2, [pc, #120]	@ (8004748 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 80046ce:	4293      	cmp	r3, r2
 80046d0:	d108      	bne.n	80046e4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80046d8:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80046da:	683b      	ldr	r3, [r7, #0]
 80046dc:	685b      	ldr	r3, [r3, #4]
 80046de:	68fa      	ldr	r2, [r7, #12]
 80046e0:	4313      	orrs	r3, r2
 80046e2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80046e4:	68fb      	ldr	r3, [r7, #12]
 80046e6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80046ea:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80046ec:	683b      	ldr	r3, [r7, #0]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	68fa      	ldr	r2, [r7, #12]
 80046f2:	4313      	orrs	r3, r2
 80046f4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	68fa      	ldr	r2, [r7, #12]
 80046fc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	4a11      	ldr	r2, [pc, #68]	@ (8004748 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004704:	4293      	cmp	r3, r2
 8004706:	d004      	beq.n	8004712 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004710:	d10c      	bne.n	800472c <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004712:	68bb      	ldr	r3, [r7, #8]
 8004714:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004718:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800471a:	683b      	ldr	r3, [r7, #0]
 800471c:	689b      	ldr	r3, [r3, #8]
 800471e:	68ba      	ldr	r2, [r7, #8]
 8004720:	4313      	orrs	r3, r2
 8004722:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	68ba      	ldr	r2, [r7, #8]
 800472a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	2201      	movs	r2, #1
 8004730:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004734:	687b      	ldr	r3, [r7, #4]
 8004736:	2200      	movs	r2, #0
 8004738:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800473c:	2300      	movs	r3, #0
}
 800473e:	4618      	mov	r0, r3
 8004740:	3714      	adds	r7, #20
 8004742:	46bd      	mov	sp, r7
 8004744:	bc80      	pop	{r7}
 8004746:	4770      	bx	lr
 8004748:	40012c00 	.word	0x40012c00

0800474c <LL_RCC_GetUSARTClockSource>:
{
 800474c:	b480      	push	{r7}
 800474e:	b083      	sub	sp, #12
 8004750:	af00      	add	r7, sp, #0
 8004752:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8004754:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004758:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	401a      	ands	r2, r3
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	041b      	lsls	r3, r3, #16
 8004764:	4313      	orrs	r3, r2
}
 8004766:	4618      	mov	r0, r3
 8004768:	370c      	adds	r7, #12
 800476a:	46bd      	mov	sp, r7
 800476c:	bc80      	pop	{r7}
 800476e:	4770      	bx	lr

08004770 <LL_RCC_GetLPUARTClockSource>:
{
 8004770:	b480      	push	{r7}
 8004772:	b083      	sub	sp, #12
 8004774:	af00      	add	r7, sp, #0
 8004776:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 8004778:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800477c:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	4013      	ands	r3, r2
}
 8004784:	4618      	mov	r0, r3
 8004786:	370c      	adds	r7, #12
 8004788:	46bd      	mov	sp, r7
 800478a:	bc80      	pop	{r7}
 800478c:	4770      	bx	lr

0800478e <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800478e:	b580      	push	{r7, lr}
 8004790:	b082      	sub	sp, #8
 8004792:	af00      	add	r7, sp, #0
 8004794:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2b00      	cmp	r3, #0
 800479a:	d101      	bne.n	80047a0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800479c:	2301      	movs	r3, #1
 800479e:	e042      	b.n	8004826 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80047a0:	687b      	ldr	r3, [r7, #4]
 80047a2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80047a6:	2b00      	cmp	r3, #0
 80047a8:	d106      	bne.n	80047b8 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2200      	movs	r2, #0
 80047ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80047b2:	6878      	ldr	r0, [r7, #4]
 80047b4:	f7fc f940 	bl	8000a38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	2224      	movs	r2, #36	@ 0x24
 80047bc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	681b      	ldr	r3, [r3, #0]
 80047c4:	681a      	ldr	r2, [r3, #0]
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	681b      	ldr	r3, [r3, #0]
 80047ca:	f022 0201 	bic.w	r2, r2, #1
 80047ce:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80047d0:	687b      	ldr	r3, [r7, #4]
 80047d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d002      	beq.n	80047de <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	f000 fb23 	bl	8004e24 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80047de:	6878      	ldr	r0, [r7, #4]
 80047e0:	f000 f8ac 	bl	800493c <UART_SetConfig>
 80047e4:	4603      	mov	r3, r0
 80047e6:	2b01      	cmp	r3, #1
 80047e8:	d101      	bne.n	80047ee <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80047ea:	2301      	movs	r3, #1
 80047ec:	e01b      	b.n	8004826 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	685a      	ldr	r2, [r3, #4]
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80047fc:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80047fe:	687b      	ldr	r3, [r7, #4]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	689a      	ldr	r2, [r3, #8]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800480c:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	681a      	ldr	r2, [r3, #0]
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	681b      	ldr	r3, [r3, #0]
 8004818:	f042 0201 	orr.w	r2, r2, #1
 800481c:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800481e:	6878      	ldr	r0, [r7, #4]
 8004820:	f000 fba1 	bl	8004f66 <UART_CheckIdleState>
 8004824:	4603      	mov	r3, r0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3708      	adds	r7, #8
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}

0800482e <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800482e:	b580      	push	{r7, lr}
 8004830:	b08a      	sub	sp, #40	@ 0x28
 8004832:	af02      	add	r7, sp, #8
 8004834:	60f8      	str	r0, [r7, #12]
 8004836:	60b9      	str	r1, [r7, #8]
 8004838:	603b      	str	r3, [r7, #0]
 800483a:	4613      	mov	r3, r2
 800483c:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800483e:	68fb      	ldr	r3, [r7, #12]
 8004840:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004844:	2b20      	cmp	r3, #32
 8004846:	d173      	bne.n	8004930 <HAL_UART_Transmit+0x102>
  {
    if ((pData == NULL) || (Size == 0U))
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	2b00      	cmp	r3, #0
 800484c:	d002      	beq.n	8004854 <HAL_UART_Transmit+0x26>
 800484e:	88fb      	ldrh	r3, [r7, #6]
 8004850:	2b00      	cmp	r3, #0
 8004852:	d101      	bne.n	8004858 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8004854:	2301      	movs	r3, #1
 8004856:	e06c      	b.n	8004932 <HAL_UART_Transmit+0x104>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004858:	68fb      	ldr	r3, [r7, #12]
 800485a:	2200      	movs	r2, #0
 800485c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004860:	68fb      	ldr	r3, [r7, #12]
 8004862:	2221      	movs	r2, #33	@ 0x21
 8004864:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004868:	f7fd fa10 	bl	8001c8c <HAL_GetTick>
 800486c:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	88fa      	ldrh	r2, [r7, #6]
 8004872:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	88fa      	ldrh	r2, [r7, #6]
 800487a:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	689b      	ldr	r3, [r3, #8]
 8004882:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004886:	d108      	bne.n	800489a <HAL_UART_Transmit+0x6c>
 8004888:	68fb      	ldr	r3, [r7, #12]
 800488a:	691b      	ldr	r3, [r3, #16]
 800488c:	2b00      	cmp	r3, #0
 800488e:	d104      	bne.n	800489a <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004890:	2300      	movs	r3, #0
 8004892:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004894:	68bb      	ldr	r3, [r7, #8]
 8004896:	61bb      	str	r3, [r7, #24]
 8004898:	e003      	b.n	80048a2 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800489a:	68bb      	ldr	r3, [r7, #8]
 800489c:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800489e:	2300      	movs	r3, #0
 80048a0:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80048a2:	e02c      	b.n	80048fe <HAL_UART_Transmit+0xd0>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80048a4:	683b      	ldr	r3, [r7, #0]
 80048a6:	9300      	str	r3, [sp, #0]
 80048a8:	697b      	ldr	r3, [r7, #20]
 80048aa:	2200      	movs	r2, #0
 80048ac:	2180      	movs	r1, #128	@ 0x80
 80048ae:	68f8      	ldr	r0, [r7, #12]
 80048b0:	f000 fba7 	bl	8005002 <UART_WaitOnFlagUntilTimeout>
 80048b4:	4603      	mov	r3, r0
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d001      	beq.n	80048be <HAL_UART_Transmit+0x90>
      {
        return HAL_TIMEOUT;
 80048ba:	2303      	movs	r3, #3
 80048bc:	e039      	b.n	8004932 <HAL_UART_Transmit+0x104>
      }
      if (pdata8bits == NULL)
 80048be:	69fb      	ldr	r3, [r7, #28]
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d10b      	bne.n	80048dc <HAL_UART_Transmit+0xae>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80048c4:	69bb      	ldr	r3, [r7, #24]
 80048c6:	881b      	ldrh	r3, [r3, #0]
 80048c8:	461a      	mov	r2, r3
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	681b      	ldr	r3, [r3, #0]
 80048ce:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80048d2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80048d4:	69bb      	ldr	r3, [r7, #24]
 80048d6:	3302      	adds	r3, #2
 80048d8:	61bb      	str	r3, [r7, #24]
 80048da:	e007      	b.n	80048ec <HAL_UART_Transmit+0xbe>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	781a      	ldrb	r2, [r3, #0]
 80048e0:	68fb      	ldr	r3, [r7, #12]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80048e6:	69fb      	ldr	r3, [r7, #28]
 80048e8:	3301      	adds	r3, #1
 80048ea:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80048ec:	68fb      	ldr	r3, [r7, #12]
 80048ee:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80048f2:	b29b      	uxth	r3, r3
 80048f4:	3b01      	subs	r3, #1
 80048f6:	b29a      	uxth	r2, r3
 80048f8:	68fb      	ldr	r3, [r7, #12]
 80048fa:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80048fe:	68fb      	ldr	r3, [r7, #12]
 8004900:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8004904:	b29b      	uxth	r3, r3
 8004906:	2b00      	cmp	r3, #0
 8004908:	d1cc      	bne.n	80048a4 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800490a:	683b      	ldr	r3, [r7, #0]
 800490c:	9300      	str	r3, [sp, #0]
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	2200      	movs	r2, #0
 8004912:	2140      	movs	r1, #64	@ 0x40
 8004914:	68f8      	ldr	r0, [r7, #12]
 8004916:	f000 fb74 	bl	8005002 <UART_WaitOnFlagUntilTimeout>
 800491a:	4603      	mov	r3, r0
 800491c:	2b00      	cmp	r3, #0
 800491e:	d001      	beq.n	8004924 <HAL_UART_Transmit+0xf6>
    {
      return HAL_TIMEOUT;
 8004920:	2303      	movs	r3, #3
 8004922:	e006      	b.n	8004932 <HAL_UART_Transmit+0x104>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004924:	68fb      	ldr	r3, [r7, #12]
 8004926:	2220      	movs	r2, #32
 8004928:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800492c:	2300      	movs	r3, #0
 800492e:	e000      	b.n	8004932 <HAL_UART_Transmit+0x104>
  }
  else
  {
    return HAL_BUSY;
 8004930:	2302      	movs	r3, #2
  }
}
 8004932:	4618      	mov	r0, r3
 8004934:	3720      	adds	r7, #32
 8004936:	46bd      	mov	sp, r7
 8004938:	bd80      	pop	{r7, pc}
	...

0800493c <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800493c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004940:	b08c      	sub	sp, #48	@ 0x30
 8004942:	af00      	add	r7, sp, #0
 8004944:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8004946:	2300      	movs	r3, #0
 8004948:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800494c:	697b      	ldr	r3, [r7, #20]
 800494e:	689a      	ldr	r2, [r3, #8]
 8004950:	697b      	ldr	r3, [r7, #20]
 8004952:	691b      	ldr	r3, [r3, #16]
 8004954:	431a      	orrs	r2, r3
 8004956:	697b      	ldr	r3, [r7, #20]
 8004958:	695b      	ldr	r3, [r3, #20]
 800495a:	431a      	orrs	r2, r3
 800495c:	697b      	ldr	r3, [r7, #20]
 800495e:	69db      	ldr	r3, [r3, #28]
 8004960:	4313      	orrs	r3, r2
 8004962:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004964:	697b      	ldr	r3, [r7, #20]
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681a      	ldr	r2, [r3, #0]
 800496a:	4b94      	ldr	r3, [pc, #592]	@ (8004bbc <UART_SetConfig+0x280>)
 800496c:	4013      	ands	r3, r2
 800496e:	697a      	ldr	r2, [r7, #20]
 8004970:	6812      	ldr	r2, [r2, #0]
 8004972:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004974:	430b      	orrs	r3, r1
 8004976:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004978:	697b      	ldr	r3, [r7, #20]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	685b      	ldr	r3, [r3, #4]
 800497e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004982:	697b      	ldr	r3, [r7, #20]
 8004984:	68da      	ldr	r2, [r3, #12]
 8004986:	697b      	ldr	r3, [r7, #20]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	430a      	orrs	r2, r1
 800498c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800498e:	697b      	ldr	r3, [r7, #20]
 8004990:	699b      	ldr	r3, [r3, #24]
 8004992:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004994:	697b      	ldr	r3, [r7, #20]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	4a89      	ldr	r2, [pc, #548]	@ (8004bc0 <UART_SetConfig+0x284>)
 800499a:	4293      	cmp	r3, r2
 800499c:	d004      	beq.n	80049a8 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	6a1b      	ldr	r3, [r3, #32]
 80049a2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80049a4:	4313      	orrs	r3, r2
 80049a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80049a8:	697b      	ldr	r3, [r7, #20]
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	689b      	ldr	r3, [r3, #8]
 80049ae:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 80049b2:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 80049b6:	697a      	ldr	r2, [r7, #20]
 80049b8:	6812      	ldr	r2, [r2, #0]
 80049ba:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80049bc:	430b      	orrs	r3, r1
 80049be:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80049c0:	697b      	ldr	r3, [r7, #20]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80049c6:	f023 010f 	bic.w	r1, r3, #15
 80049ca:	697b      	ldr	r3, [r7, #20]
 80049cc:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80049ce:	697b      	ldr	r3, [r7, #20]
 80049d0:	681b      	ldr	r3, [r3, #0]
 80049d2:	430a      	orrs	r2, r1
 80049d4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	4a7a      	ldr	r2, [pc, #488]	@ (8004bc4 <UART_SetConfig+0x288>)
 80049dc:	4293      	cmp	r3, r2
 80049de:	d127      	bne.n	8004a30 <UART_SetConfig+0xf4>
 80049e0:	2003      	movs	r0, #3
 80049e2:	f7ff feb3 	bl	800474c <LL_RCC_GetUSARTClockSource>
 80049e6:	4603      	mov	r3, r0
 80049e8:	f5a3 3340 	sub.w	r3, r3, #196608	@ 0x30000
 80049ec:	2b03      	cmp	r3, #3
 80049ee:	d81b      	bhi.n	8004a28 <UART_SetConfig+0xec>
 80049f0:	a201      	add	r2, pc, #4	@ (adr r2, 80049f8 <UART_SetConfig+0xbc>)
 80049f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049f6:	bf00      	nop
 80049f8:	08004a09 	.word	0x08004a09
 80049fc:	08004a19 	.word	0x08004a19
 8004a00:	08004a11 	.word	0x08004a11
 8004a04:	08004a21 	.word	0x08004a21
 8004a08:	2301      	movs	r3, #1
 8004a0a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a0e:	e080      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004a10:	2302      	movs	r3, #2
 8004a12:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a16:	e07c      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004a18:	2304      	movs	r3, #4
 8004a1a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a1e:	e078      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004a20:	2308      	movs	r3, #8
 8004a22:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a26:	e074      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004a28:	2310      	movs	r3, #16
 8004a2a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a2e:	e070      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004a30:	697b      	ldr	r3, [r7, #20]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	4a64      	ldr	r2, [pc, #400]	@ (8004bc8 <UART_SetConfig+0x28c>)
 8004a36:	4293      	cmp	r3, r2
 8004a38:	d138      	bne.n	8004aac <UART_SetConfig+0x170>
 8004a3a:	200c      	movs	r0, #12
 8004a3c:	f7ff fe86 	bl	800474c <LL_RCC_GetUSARTClockSource>
 8004a40:	4603      	mov	r3, r0
 8004a42:	f5a3 2340 	sub.w	r3, r3, #786432	@ 0xc0000
 8004a46:	2b0c      	cmp	r3, #12
 8004a48:	d82c      	bhi.n	8004aa4 <UART_SetConfig+0x168>
 8004a4a:	a201      	add	r2, pc, #4	@ (adr r2, 8004a50 <UART_SetConfig+0x114>)
 8004a4c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a50:	08004a85 	.word	0x08004a85
 8004a54:	08004aa5 	.word	0x08004aa5
 8004a58:	08004aa5 	.word	0x08004aa5
 8004a5c:	08004aa5 	.word	0x08004aa5
 8004a60:	08004a95 	.word	0x08004a95
 8004a64:	08004aa5 	.word	0x08004aa5
 8004a68:	08004aa5 	.word	0x08004aa5
 8004a6c:	08004aa5 	.word	0x08004aa5
 8004a70:	08004a8d 	.word	0x08004a8d
 8004a74:	08004aa5 	.word	0x08004aa5
 8004a78:	08004aa5 	.word	0x08004aa5
 8004a7c:	08004aa5 	.word	0x08004aa5
 8004a80:	08004a9d 	.word	0x08004a9d
 8004a84:	2300      	movs	r3, #0
 8004a86:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a8a:	e042      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004a8c:	2302      	movs	r3, #2
 8004a8e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a92:	e03e      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004a94:	2304      	movs	r3, #4
 8004a96:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004a9a:	e03a      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004a9c:	2308      	movs	r3, #8
 8004a9e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aa2:	e036      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004aa4:	2310      	movs	r3, #16
 8004aa6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aaa:	e032      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	4a43      	ldr	r2, [pc, #268]	@ (8004bc0 <UART_SetConfig+0x284>)
 8004ab2:	4293      	cmp	r3, r2
 8004ab4:	d12a      	bne.n	8004b0c <UART_SetConfig+0x1d0>
 8004ab6:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 8004aba:	f7ff fe59 	bl	8004770 <LL_RCC_GetLPUARTClockSource>
 8004abe:	4603      	mov	r3, r0
 8004ac0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004ac4:	d01a      	beq.n	8004afc <UART_SetConfig+0x1c0>
 8004ac6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004aca:	d81b      	bhi.n	8004b04 <UART_SetConfig+0x1c8>
 8004acc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ad0:	d00c      	beq.n	8004aec <UART_SetConfig+0x1b0>
 8004ad2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004ad6:	d815      	bhi.n	8004b04 <UART_SetConfig+0x1c8>
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d003      	beq.n	8004ae4 <UART_SetConfig+0x1a8>
 8004adc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004ae0:	d008      	beq.n	8004af4 <UART_SetConfig+0x1b8>
 8004ae2:	e00f      	b.n	8004b04 <UART_SetConfig+0x1c8>
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004aea:	e012      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004aec:	2302      	movs	r3, #2
 8004aee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004af2:	e00e      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004af4:	2304      	movs	r3, #4
 8004af6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004afa:	e00a      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004afc:	2308      	movs	r3, #8
 8004afe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b02:	e006      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004b04:	2310      	movs	r3, #16
 8004b06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004b0a:	e002      	b.n	8004b12 <UART_SetConfig+0x1d6>
 8004b0c:	2310      	movs	r3, #16
 8004b0e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004b12:	697b      	ldr	r3, [r7, #20]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	4a2a      	ldr	r2, [pc, #168]	@ (8004bc0 <UART_SetConfig+0x284>)
 8004b18:	4293      	cmp	r3, r2
 8004b1a:	f040 80a4 	bne.w	8004c66 <UART_SetConfig+0x32a>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004b1e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004b22:	2b08      	cmp	r3, #8
 8004b24:	d823      	bhi.n	8004b6e <UART_SetConfig+0x232>
 8004b26:	a201      	add	r2, pc, #4	@ (adr r2, 8004b2c <UART_SetConfig+0x1f0>)
 8004b28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b2c:	08004b51 	.word	0x08004b51
 8004b30:	08004b6f 	.word	0x08004b6f
 8004b34:	08004b59 	.word	0x08004b59
 8004b38:	08004b6f 	.word	0x08004b6f
 8004b3c:	08004b5f 	.word	0x08004b5f
 8004b40:	08004b6f 	.word	0x08004b6f
 8004b44:	08004b6f 	.word	0x08004b6f
 8004b48:	08004b6f 	.word	0x08004b6f
 8004b4c:	08004b67 	.word	0x08004b67
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004b50:	f7fe fbca 	bl	80032e8 <HAL_RCC_GetPCLK1Freq>
 8004b54:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004b56:	e010      	b.n	8004b7a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004b58:	4b1c      	ldr	r3, [pc, #112]	@ (8004bcc <UART_SetConfig+0x290>)
 8004b5a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004b5c:	e00d      	b.n	8004b7a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004b5e:	f7fe fb0f 	bl	8003180 <HAL_RCC_GetSysClockFreq>
 8004b62:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004b64:	e009      	b.n	8004b7a <UART_SetConfig+0x23e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004b66:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004b6a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004b6c:	e005      	b.n	8004b7a <UART_SetConfig+0x23e>
      default:
        pclk = 0U;
 8004b6e:	2300      	movs	r3, #0
 8004b70:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004b72:	2301      	movs	r3, #1
 8004b74:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004b78:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8004b7a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	f000 8137 	beq.w	8004df0 <UART_SetConfig+0x4b4>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8004b82:	697b      	ldr	r3, [r7, #20]
 8004b84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004b86:	4a12      	ldr	r2, [pc, #72]	@ (8004bd0 <UART_SetConfig+0x294>)
 8004b88:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004b8c:	461a      	mov	r2, r3
 8004b8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b90:	fbb3 f3f2 	udiv	r3, r3, r2
 8004b94:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004b96:	697b      	ldr	r3, [r7, #20]
 8004b98:	685a      	ldr	r2, [r3, #4]
 8004b9a:	4613      	mov	r3, r2
 8004b9c:	005b      	lsls	r3, r3, #1
 8004b9e:	4413      	add	r3, r2
 8004ba0:	69ba      	ldr	r2, [r7, #24]
 8004ba2:	429a      	cmp	r2, r3
 8004ba4:	d305      	bcc.n	8004bb2 <UART_SetConfig+0x276>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8004ba6:	697b      	ldr	r3, [r7, #20]
 8004ba8:	685b      	ldr	r3, [r3, #4]
 8004baa:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8004bac:	69ba      	ldr	r2, [r7, #24]
 8004bae:	429a      	cmp	r2, r3
 8004bb0:	d910      	bls.n	8004bd4 <UART_SetConfig+0x298>
      {
        ret = HAL_ERROR;
 8004bb2:	2301      	movs	r3, #1
 8004bb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004bb8:	e11a      	b.n	8004df0 <UART_SetConfig+0x4b4>
 8004bba:	bf00      	nop
 8004bbc:	cfff69f3 	.word	0xcfff69f3
 8004bc0:	40008000 	.word	0x40008000
 8004bc4:	40013800 	.word	0x40013800
 8004bc8:	40004400 	.word	0x40004400
 8004bcc:	00f42400 	.word	0x00f42400
 8004bd0:	08006404 	.word	0x08006404
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004bd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004bd6:	2200      	movs	r2, #0
 8004bd8:	60bb      	str	r3, [r7, #8]
 8004bda:	60fa      	str	r2, [r7, #12]
 8004bdc:	697b      	ldr	r3, [r7, #20]
 8004bde:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004be0:	4a8e      	ldr	r2, [pc, #568]	@ (8004e1c <UART_SetConfig+0x4e0>)
 8004be2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004be6:	b29b      	uxth	r3, r3
 8004be8:	2200      	movs	r2, #0
 8004bea:	603b      	str	r3, [r7, #0]
 8004bec:	607a      	str	r2, [r7, #4]
 8004bee:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004bf2:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004bf6:	f7fb fb1b 	bl	8000230 <__aeabi_uldivmod>
 8004bfa:	4602      	mov	r2, r0
 8004bfc:	460b      	mov	r3, r1
 8004bfe:	4610      	mov	r0, r2
 8004c00:	4619      	mov	r1, r3
 8004c02:	f04f 0200 	mov.w	r2, #0
 8004c06:	f04f 0300 	mov.w	r3, #0
 8004c0a:	020b      	lsls	r3, r1, #8
 8004c0c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8004c10:	0202      	lsls	r2, r0, #8
 8004c12:	6979      	ldr	r1, [r7, #20]
 8004c14:	6849      	ldr	r1, [r1, #4]
 8004c16:	0849      	lsrs	r1, r1, #1
 8004c18:	2000      	movs	r0, #0
 8004c1a:	460c      	mov	r4, r1
 8004c1c:	4605      	mov	r5, r0
 8004c1e:	eb12 0804 	adds.w	r8, r2, r4
 8004c22:	eb43 0905 	adc.w	r9, r3, r5
 8004c26:	697b      	ldr	r3, [r7, #20]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	469a      	mov	sl, r3
 8004c2e:	4693      	mov	fp, r2
 8004c30:	4652      	mov	r2, sl
 8004c32:	465b      	mov	r3, fp
 8004c34:	4640      	mov	r0, r8
 8004c36:	4649      	mov	r1, r9
 8004c38:	f7fb fafa 	bl	8000230 <__aeabi_uldivmod>
 8004c3c:	4602      	mov	r2, r0
 8004c3e:	460b      	mov	r3, r1
 8004c40:	4613      	mov	r3, r2
 8004c42:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004c44:	6a3b      	ldr	r3, [r7, #32]
 8004c46:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004c4a:	d308      	bcc.n	8004c5e <UART_SetConfig+0x322>
 8004c4c:	6a3b      	ldr	r3, [r7, #32]
 8004c4e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004c52:	d204      	bcs.n	8004c5e <UART_SetConfig+0x322>
        {
          huart->Instance->BRR = usartdiv;
 8004c54:	697b      	ldr	r3, [r7, #20]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	6a3a      	ldr	r2, [r7, #32]
 8004c5a:	60da      	str	r2, [r3, #12]
 8004c5c:	e0c8      	b.n	8004df0 <UART_SetConfig+0x4b4>
        }
        else
        {
          ret = HAL_ERROR;
 8004c5e:	2301      	movs	r3, #1
 8004c60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004c64:	e0c4      	b.n	8004df0 <UART_SetConfig+0x4b4>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004c66:	697b      	ldr	r3, [r7, #20]
 8004c68:	69db      	ldr	r3, [r3, #28]
 8004c6a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004c6e:	d167      	bne.n	8004d40 <UART_SetConfig+0x404>
  {
    switch (clocksource)
 8004c70:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004c74:	2b08      	cmp	r3, #8
 8004c76:	d828      	bhi.n	8004cca <UART_SetConfig+0x38e>
 8004c78:	a201      	add	r2, pc, #4	@ (adr r2, 8004c80 <UART_SetConfig+0x344>)
 8004c7a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c7e:	bf00      	nop
 8004c80:	08004ca5 	.word	0x08004ca5
 8004c84:	08004cad 	.word	0x08004cad
 8004c88:	08004cb5 	.word	0x08004cb5
 8004c8c:	08004ccb 	.word	0x08004ccb
 8004c90:	08004cbb 	.word	0x08004cbb
 8004c94:	08004ccb 	.word	0x08004ccb
 8004c98:	08004ccb 	.word	0x08004ccb
 8004c9c:	08004ccb 	.word	0x08004ccb
 8004ca0:	08004cc3 	.word	0x08004cc3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004ca4:	f7fe fb20 	bl	80032e8 <HAL_RCC_GetPCLK1Freq>
 8004ca8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004caa:	e014      	b.n	8004cd6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004cac:	f7fe fb2e 	bl	800330c <HAL_RCC_GetPCLK2Freq>
 8004cb0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004cb2:	e010      	b.n	8004cd6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004cb4:	4b5a      	ldr	r3, [pc, #360]	@ (8004e20 <UART_SetConfig+0x4e4>)
 8004cb6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004cb8:	e00d      	b.n	8004cd6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004cba:	f7fe fa61 	bl	8003180 <HAL_RCC_GetSysClockFreq>
 8004cbe:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004cc0:	e009      	b.n	8004cd6 <UART_SetConfig+0x39a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004cc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cc6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004cc8:	e005      	b.n	8004cd6 <UART_SetConfig+0x39a>
      default:
        pclk = 0U;
 8004cca:	2300      	movs	r3, #0
 8004ccc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004cce:	2301      	movs	r3, #1
 8004cd0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004cd4:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004cd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	f000 8089 	beq.w	8004df0 <UART_SetConfig+0x4b4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ce2:	4a4e      	ldr	r2, [pc, #312]	@ (8004e1c <UART_SetConfig+0x4e0>)
 8004ce4:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004ce8:	461a      	mov	r2, r3
 8004cea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004cec:	fbb3 f3f2 	udiv	r3, r3, r2
 8004cf0:	005a      	lsls	r2, r3, #1
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	685b      	ldr	r3, [r3, #4]
 8004cf6:	085b      	lsrs	r3, r3, #1
 8004cf8:	441a      	add	r2, r3
 8004cfa:	697b      	ldr	r3, [r7, #20]
 8004cfc:	685b      	ldr	r3, [r3, #4]
 8004cfe:	fbb2 f3f3 	udiv	r3, r2, r3
 8004d02:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004d04:	6a3b      	ldr	r3, [r7, #32]
 8004d06:	2b0f      	cmp	r3, #15
 8004d08:	d916      	bls.n	8004d38 <UART_SetConfig+0x3fc>
 8004d0a:	6a3b      	ldr	r3, [r7, #32]
 8004d0c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004d10:	d212      	bcs.n	8004d38 <UART_SetConfig+0x3fc>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004d12:	6a3b      	ldr	r3, [r7, #32]
 8004d14:	b29b      	uxth	r3, r3
 8004d16:	f023 030f 	bic.w	r3, r3, #15
 8004d1a:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004d1c:	6a3b      	ldr	r3, [r7, #32]
 8004d1e:	085b      	lsrs	r3, r3, #1
 8004d20:	b29b      	uxth	r3, r3
 8004d22:	f003 0307 	and.w	r3, r3, #7
 8004d26:	b29a      	uxth	r2, r3
 8004d28:	8bfb      	ldrh	r3, [r7, #30]
 8004d2a:	4313      	orrs	r3, r2
 8004d2c:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8004d2e:	697b      	ldr	r3, [r7, #20]
 8004d30:	681b      	ldr	r3, [r3, #0]
 8004d32:	8bfa      	ldrh	r2, [r7, #30]
 8004d34:	60da      	str	r2, [r3, #12]
 8004d36:	e05b      	b.n	8004df0 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8004d38:	2301      	movs	r3, #1
 8004d3a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004d3e:	e057      	b.n	8004df0 <UART_SetConfig+0x4b4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8004d40:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004d44:	2b08      	cmp	r3, #8
 8004d46:	d828      	bhi.n	8004d9a <UART_SetConfig+0x45e>
 8004d48:	a201      	add	r2, pc, #4	@ (adr r2, 8004d50 <UART_SetConfig+0x414>)
 8004d4a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004d4e:	bf00      	nop
 8004d50:	08004d75 	.word	0x08004d75
 8004d54:	08004d7d 	.word	0x08004d7d
 8004d58:	08004d85 	.word	0x08004d85
 8004d5c:	08004d9b 	.word	0x08004d9b
 8004d60:	08004d8b 	.word	0x08004d8b
 8004d64:	08004d9b 	.word	0x08004d9b
 8004d68:	08004d9b 	.word	0x08004d9b
 8004d6c:	08004d9b 	.word	0x08004d9b
 8004d70:	08004d93 	.word	0x08004d93
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004d74:	f7fe fab8 	bl	80032e8 <HAL_RCC_GetPCLK1Freq>
 8004d78:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d7a:	e014      	b.n	8004da6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004d7c:	f7fe fac6 	bl	800330c <HAL_RCC_GetPCLK2Freq>
 8004d80:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d82:	e010      	b.n	8004da6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8004d84:	4b26      	ldr	r3, [pc, #152]	@ (8004e20 <UART_SetConfig+0x4e4>)
 8004d86:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d88:	e00d      	b.n	8004da6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004d8a:	f7fe f9f9 	bl	8003180 <HAL_RCC_GetSysClockFreq>
 8004d8e:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004d90:	e009      	b.n	8004da6 <UART_SetConfig+0x46a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004d92:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d96:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004d98:	e005      	b.n	8004da6 <UART_SetConfig+0x46a>
      default:
        pclk = 0U;
 8004d9a:	2300      	movs	r3, #0
 8004d9c:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8004da4:	bf00      	nop
    }

    if (pclk != 0U)
 8004da6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004da8:	2b00      	cmp	r3, #0
 8004daa:	d021      	beq.n	8004df0 <UART_SetConfig+0x4b4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004dac:	697b      	ldr	r3, [r7, #20]
 8004dae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004db0:	4a1a      	ldr	r2, [pc, #104]	@ (8004e1c <UART_SetConfig+0x4e0>)
 8004db2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004db6:	461a      	mov	r2, r3
 8004db8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004dba:	fbb3 f2f2 	udiv	r2, r3, r2
 8004dbe:	697b      	ldr	r3, [r7, #20]
 8004dc0:	685b      	ldr	r3, [r3, #4]
 8004dc2:	085b      	lsrs	r3, r3, #1
 8004dc4:	441a      	add	r2, r3
 8004dc6:	697b      	ldr	r3, [r7, #20]
 8004dc8:	685b      	ldr	r3, [r3, #4]
 8004dca:	fbb2 f3f3 	udiv	r3, r2, r3
 8004dce:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004dd0:	6a3b      	ldr	r3, [r7, #32]
 8004dd2:	2b0f      	cmp	r3, #15
 8004dd4:	d909      	bls.n	8004dea <UART_SetConfig+0x4ae>
 8004dd6:	6a3b      	ldr	r3, [r7, #32]
 8004dd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004ddc:	d205      	bcs.n	8004dea <UART_SetConfig+0x4ae>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8004dde:	6a3b      	ldr	r3, [r7, #32]
 8004de0:	b29a      	uxth	r2, r3
 8004de2:	697b      	ldr	r3, [r7, #20]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	60da      	str	r2, [r3, #12]
 8004de8:	e002      	b.n	8004df0 <UART_SetConfig+0x4b4>
      }
      else
      {
        ret = HAL_ERROR;
 8004dea:	2301      	movs	r3, #1
 8004dec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004df0:	697b      	ldr	r3, [r7, #20]
 8004df2:	2201      	movs	r2, #1
 8004df4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004df8:	697b      	ldr	r3, [r7, #20]
 8004dfa:	2201      	movs	r2, #1
 8004dfc:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004e00:	697b      	ldr	r3, [r7, #20]
 8004e02:	2200      	movs	r2, #0
 8004e04:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004e06:	697b      	ldr	r3, [r7, #20]
 8004e08:	2200      	movs	r2, #0
 8004e0a:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004e0c:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8004e10:	4618      	mov	r0, r3
 8004e12:	3730      	adds	r7, #48	@ 0x30
 8004e14:	46bd      	mov	sp, r7
 8004e16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004e1a:	bf00      	nop
 8004e1c:	08006404 	.word	0x08006404
 8004e20:	00f42400 	.word	0x00f42400

08004e24 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004e24:	b480      	push	{r7}
 8004e26:	b083      	sub	sp, #12
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e30:	f003 0308 	and.w	r3, r3, #8
 8004e34:	2b00      	cmp	r3, #0
 8004e36:	d00a      	beq.n	8004e4e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	681b      	ldr	r3, [r3, #0]
 8004e3c:	685b      	ldr	r3, [r3, #4]
 8004e3e:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	430a      	orrs	r2, r1
 8004e4c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e52:	f003 0301 	and.w	r3, r3, #1
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d00a      	beq.n	8004e70 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	685b      	ldr	r3, [r3, #4]
 8004e60:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	681b      	ldr	r3, [r3, #0]
 8004e6c:	430a      	orrs	r2, r1
 8004e6e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e74:	f003 0302 	and.w	r3, r3, #2
 8004e78:	2b00      	cmp	r3, #0
 8004e7a:	d00a      	beq.n	8004e92 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	685b      	ldr	r3, [r3, #4]
 8004e82:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e8a:	687b      	ldr	r3, [r7, #4]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	430a      	orrs	r2, r1
 8004e90:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8004e92:	687b      	ldr	r3, [r7, #4]
 8004e94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004e96:	f003 0304 	and.w	r3, r3, #4
 8004e9a:	2b00      	cmp	r3, #0
 8004e9c:	d00a      	beq.n	8004eb4 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	685b      	ldr	r3, [r3, #4]
 8004ea4:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	681b      	ldr	r3, [r3, #0]
 8004eb0:	430a      	orrs	r2, r1
 8004eb2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eb8:	f003 0310 	and.w	r3, r3, #16
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d00a      	beq.n	8004ed6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	689b      	ldr	r3, [r3, #8]
 8004ec6:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	430a      	orrs	r2, r1
 8004ed4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8004ed6:	687b      	ldr	r3, [r7, #4]
 8004ed8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004eda:	f003 0320 	and.w	r3, r3, #32
 8004ede:	2b00      	cmp	r3, #0
 8004ee0:	d00a      	beq.n	8004ef8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004ee2:	687b      	ldr	r3, [r7, #4]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	689b      	ldr	r3, [r3, #8]
 8004ee8:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004ef0:	687b      	ldr	r3, [r7, #4]
 8004ef2:	681b      	ldr	r3, [r3, #0]
 8004ef4:	430a      	orrs	r2, r1
 8004ef6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004efc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004f00:	2b00      	cmp	r3, #0
 8004f02:	d01a      	beq.n	8004f3a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	681b      	ldr	r3, [r3, #0]
 8004f08:	685b      	ldr	r3, [r3, #4]
 8004f0a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	430a      	orrs	r2, r1
 8004f18:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f1e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004f22:	d10a      	bne.n	8004f3a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	685b      	ldr	r3, [r3, #4]
 8004f2a:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	430a      	orrs	r2, r1
 8004f38:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f3e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004f42:	2b00      	cmp	r3, #0
 8004f44:	d00a      	beq.n	8004f5c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	685b      	ldr	r3, [r3, #4]
 8004f4c:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	681b      	ldr	r3, [r3, #0]
 8004f58:	430a      	orrs	r2, r1
 8004f5a:	605a      	str	r2, [r3, #4]
  }
}
 8004f5c:	bf00      	nop
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	bc80      	pop	{r7}
 8004f64:	4770      	bx	lr

08004f66 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004f66:	b580      	push	{r7, lr}
 8004f68:	b086      	sub	sp, #24
 8004f6a:	af02      	add	r7, sp, #8
 8004f6c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	2200      	movs	r2, #0
 8004f72:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004f76:	f7fc fe89 	bl	8001c8c <HAL_GetTick>
 8004f7a:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004f7c:	687b      	ldr	r3, [r7, #4]
 8004f7e:	681b      	ldr	r3, [r3, #0]
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	f003 0308 	and.w	r3, r3, #8
 8004f86:	2b08      	cmp	r3, #8
 8004f88:	d10e      	bne.n	8004fa8 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004f8a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004f8e:	9300      	str	r3, [sp, #0]
 8004f90:	68fb      	ldr	r3, [r7, #12]
 8004f92:	2200      	movs	r2, #0
 8004f94:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004f98:	6878      	ldr	r0, [r7, #4]
 8004f9a:	f000 f832 	bl	8005002 <UART_WaitOnFlagUntilTimeout>
 8004f9e:	4603      	mov	r3, r0
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d001      	beq.n	8004fa8 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fa4:	2303      	movs	r3, #3
 8004fa6:	e028      	b.n	8004ffa <UART_CheckIdleState+0x94>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	681b      	ldr	r3, [r3, #0]
 8004fae:	f003 0304 	and.w	r3, r3, #4
 8004fb2:	2b04      	cmp	r3, #4
 8004fb4:	d10e      	bne.n	8004fd4 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004fb6:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004fba:	9300      	str	r3, [sp, #0]
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2200      	movs	r2, #0
 8004fc0:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004fc4:	6878      	ldr	r0, [r7, #4]
 8004fc6:	f000 f81c 	bl	8005002 <UART_WaitOnFlagUntilTimeout>
 8004fca:	4603      	mov	r3, r0
 8004fcc:	2b00      	cmp	r3, #0
 8004fce:	d001      	beq.n	8004fd4 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004fd0:	2303      	movs	r3, #3
 8004fd2:	e012      	b.n	8004ffa <UART_CheckIdleState+0x94>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	2220      	movs	r2, #32
 8004fd8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8004fdc:	687b      	ldr	r3, [r7, #4]
 8004fde:	2220      	movs	r2, #32
 8004fe0:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fe4:	687b      	ldr	r3, [r7, #4]
 8004fe6:	2200      	movs	r2, #0
 8004fe8:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004fea:	687b      	ldr	r3, [r7, #4]
 8004fec:	2200      	movs	r2, #0
 8004fee:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2200      	movs	r2, #0
 8004ff4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ff8:	2300      	movs	r3, #0
}
 8004ffa:	4618      	mov	r0, r3
 8004ffc:	3710      	adds	r7, #16
 8004ffe:	46bd      	mov	sp, r7
 8005000:	bd80      	pop	{r7, pc}

08005002 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005002:	b580      	push	{r7, lr}
 8005004:	b09c      	sub	sp, #112	@ 0x70
 8005006:	af00      	add	r7, sp, #0
 8005008:	60f8      	str	r0, [r7, #12]
 800500a:	60b9      	str	r1, [r7, #8]
 800500c:	603b      	str	r3, [r7, #0]
 800500e:	4613      	mov	r3, r2
 8005010:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005012:	e0af      	b.n	8005174 <UART_WaitOnFlagUntilTimeout+0x172>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005014:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005016:	f1b3 3fff 	cmp.w	r3, #4294967295
 800501a:	f000 80ab 	beq.w	8005174 <UART_WaitOnFlagUntilTimeout+0x172>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800501e:	f7fc fe35 	bl	8001c8c <HAL_GetTick>
 8005022:	4602      	mov	r2, r0
 8005024:	683b      	ldr	r3, [r7, #0]
 8005026:	1ad3      	subs	r3, r2, r3
 8005028:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800502a:	429a      	cmp	r2, r3
 800502c:	d302      	bcc.n	8005034 <UART_WaitOnFlagUntilTimeout+0x32>
 800502e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005030:	2b00      	cmp	r3, #0
 8005032:	d140      	bne.n	80050b6 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	681b      	ldr	r3, [r3, #0]
 8005038:	653b      	str	r3, [r7, #80]	@ 0x50
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800503a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800503c:	e853 3f00 	ldrex	r3, [r3]
 8005040:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 8005042:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005044:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 8005048:	667b      	str	r3, [r7, #100]	@ 0x64
 800504a:	68fb      	ldr	r3, [r7, #12]
 800504c:	681b      	ldr	r3, [r3, #0]
 800504e:	461a      	mov	r2, r3
 8005050:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005052:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8005054:	65ba      	str	r2, [r7, #88]	@ 0x58
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005056:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 8005058:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800505a:	e841 2300 	strex	r3, r2, [r1]
 800505e:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 8005060:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8005062:	2b00      	cmp	r3, #0
 8005064:	d1e6      	bne.n	8005034 <UART_WaitOnFlagUntilTimeout+0x32>
                                                USART_CR1_TXEIE_TXFNFIE));
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005066:	68fb      	ldr	r3, [r7, #12]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	3308      	adds	r3, #8
 800506c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800506e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005070:	e853 3f00 	ldrex	r3, [r3]
 8005074:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005076:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005078:	f023 0301 	bic.w	r3, r3, #1
 800507c:	663b      	str	r3, [r7, #96]	@ 0x60
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	681b      	ldr	r3, [r3, #0]
 8005082:	3308      	adds	r3, #8
 8005084:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8005086:	64ba      	str	r2, [r7, #72]	@ 0x48
 8005088:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800508a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800508c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800508e:	e841 2300 	strex	r3, r2, [r1]
 8005092:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 8005094:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8005096:	2b00      	cmp	r3, #0
 8005098:	d1e5      	bne.n	8005066 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState = HAL_UART_STATE_READY;
 800509a:	68fb      	ldr	r3, [r7, #12]
 800509c:	2220      	movs	r2, #32
 800509e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        huart->RxState = HAL_UART_STATE_READY;
 80050a2:	68fb      	ldr	r3, [r7, #12]
 80050a4:	2220      	movs	r2, #32
 80050a6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        __HAL_UNLOCK(huart);
 80050aa:	68fb      	ldr	r3, [r7, #12]
 80050ac:	2200      	movs	r2, #0
 80050ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

        return HAL_TIMEOUT;
 80050b2:	2303      	movs	r3, #3
 80050b4:	e06f      	b.n	8005196 <UART_WaitOnFlagUntilTimeout+0x194>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f003 0304 	and.w	r3, r3, #4
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	d057      	beq.n	8005174 <UART_WaitOnFlagUntilTimeout+0x172>
 80050c4:	68bb      	ldr	r3, [r7, #8]
 80050c6:	2b80      	cmp	r3, #128	@ 0x80
 80050c8:	d054      	beq.n	8005174 <UART_WaitOnFlagUntilTimeout+0x172>
 80050ca:	68bb      	ldr	r3, [r7, #8]
 80050cc:	2b40      	cmp	r3, #64	@ 0x40
 80050ce:	d051      	beq.n	8005174 <UART_WaitOnFlagUntilTimeout+0x172>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80050d0:	68fb      	ldr	r3, [r7, #12]
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	69db      	ldr	r3, [r3, #28]
 80050d6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80050da:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80050de:	d149      	bne.n	8005174 <UART_WaitOnFlagUntilTimeout+0x172>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80050e0:	68fb      	ldr	r3, [r7, #12]
 80050e2:	681b      	ldr	r3, [r3, #0]
 80050e4:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80050e8:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80050ea:	68fb      	ldr	r3, [r7, #12]
 80050ec:	681b      	ldr	r3, [r3, #0]
 80050ee:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80050f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050f2:	e853 3f00 	ldrex	r3, [r3]
 80050f6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80050f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80050fa:	f423 73d0 	bic.w	r3, r3, #416	@ 0x1a0
 80050fe:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	461a      	mov	r2, r3
 8005106:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005108:	637b      	str	r3, [r7, #52]	@ 0x34
 800510a:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800510c:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800510e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8005110:	e841 2300 	strex	r3, r2, [r1]
 8005114:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8005116:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005118:	2b00      	cmp	r3, #0
 800511a:	d1e6      	bne.n	80050ea <UART_WaitOnFlagUntilTimeout+0xe8>
                                                  USART_CR1_TXEIE_TXFNFIE));
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800511c:	68fb      	ldr	r3, [r7, #12]
 800511e:	681b      	ldr	r3, [r3, #0]
 8005120:	3308      	adds	r3, #8
 8005122:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005124:	697b      	ldr	r3, [r7, #20]
 8005126:	e853 3f00 	ldrex	r3, [r3]
 800512a:	613b      	str	r3, [r7, #16]
   return(result);
 800512c:	693b      	ldr	r3, [r7, #16]
 800512e:	f023 0301 	bic.w	r3, r3, #1
 8005132:	66bb      	str	r3, [r7, #104]	@ 0x68
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	3308      	adds	r3, #8
 800513a:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800513c:	623a      	str	r2, [r7, #32]
 800513e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005140:	69f9      	ldr	r1, [r7, #28]
 8005142:	6a3a      	ldr	r2, [r7, #32]
 8005144:	e841 2300 	strex	r3, r2, [r1]
 8005148:	61bb      	str	r3, [r7, #24]
   return(result);
 800514a:	69bb      	ldr	r3, [r7, #24]
 800514c:	2b00      	cmp	r3, #0
 800514e:	d1e5      	bne.n	800511c <UART_WaitOnFlagUntilTimeout+0x11a>

          huart->gState = HAL_UART_STATE_READY;
 8005150:	68fb      	ldr	r3, [r7, #12]
 8005152:	2220      	movs	r2, #32
 8005154:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
          huart->RxState = HAL_UART_STATE_READY;
 8005158:	68fb      	ldr	r3, [r7, #12]
 800515a:	2220      	movs	r2, #32
 800515c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	2220      	movs	r2, #32
 8005164:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	2200      	movs	r2, #0
 800516c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8005170:	2303      	movs	r3, #3
 8005172:	e010      	b.n	8005196 <UART_WaitOnFlagUntilTimeout+0x194>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005174:	68fb      	ldr	r3, [r7, #12]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	69da      	ldr	r2, [r3, #28]
 800517a:	68bb      	ldr	r3, [r7, #8]
 800517c:	4013      	ands	r3, r2
 800517e:	68ba      	ldr	r2, [r7, #8]
 8005180:	429a      	cmp	r2, r3
 8005182:	bf0c      	ite	eq
 8005184:	2301      	moveq	r3, #1
 8005186:	2300      	movne	r3, #0
 8005188:	b2db      	uxtb	r3, r3
 800518a:	461a      	mov	r2, r3
 800518c:	79fb      	ldrb	r3, [r7, #7]
 800518e:	429a      	cmp	r2, r3
 8005190:	f43f af40 	beq.w	8005014 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005194:	2300      	movs	r3, #0
}
 8005196:	4618      	mov	r0, r3
 8005198:	3770      	adds	r7, #112	@ 0x70
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}

0800519e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800519e:	b480      	push	{r7}
 80051a0:	b085      	sub	sp, #20
 80051a2:	af00      	add	r7, sp, #0
 80051a4:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80051ac:	2b01      	cmp	r3, #1
 80051ae:	d101      	bne.n	80051b4 <HAL_UARTEx_DisableFifoMode+0x16>
 80051b0:	2302      	movs	r3, #2
 80051b2:	e027      	b.n	8005204 <HAL_UARTEx_DisableFifoMode+0x66>
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	2201      	movs	r2, #1
 80051b8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	2224      	movs	r2, #36	@ 0x24
 80051c0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	681b      	ldr	r3, [r3, #0]
 80051ca:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	681a      	ldr	r2, [r3, #0]
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	681b      	ldr	r3, [r3, #0]
 80051d6:	f022 0201 	bic.w	r2, r2, #1
 80051da:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80051dc:	68fb      	ldr	r3, [r7, #12]
 80051de:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80051e2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	2200      	movs	r2, #0
 80051e8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	68fa      	ldr	r2, [r7, #12]
 80051f0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	2220      	movs	r2, #32
 80051f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2200      	movs	r2, #0
 80051fe:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005202:	2300      	movs	r3, #0
}
 8005204:	4618      	mov	r0, r3
 8005206:	3714      	adds	r7, #20
 8005208:	46bd      	mov	sp, r7
 800520a:	bc80      	pop	{r7}
 800520c:	4770      	bx	lr

0800520e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800520e:	b580      	push	{r7, lr}
 8005210:	b084      	sub	sp, #16
 8005212:	af00      	add	r7, sp, #0
 8005214:	6078      	str	r0, [r7, #4]
 8005216:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800521e:	2b01      	cmp	r3, #1
 8005220:	d101      	bne.n	8005226 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8005222:	2302      	movs	r3, #2
 8005224:	e02d      	b.n	8005282 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	2201      	movs	r2, #1
 800522a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	2224      	movs	r2, #36	@ 0x24
 8005232:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	681b      	ldr	r3, [r3, #0]
 800523c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800523e:	687b      	ldr	r3, [r7, #4]
 8005240:	681b      	ldr	r3, [r3, #0]
 8005242:	681a      	ldr	r2, [r3, #0]
 8005244:	687b      	ldr	r3, [r7, #4]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	f022 0201 	bic.w	r2, r2, #1
 800524c:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800524e:	687b      	ldr	r3, [r7, #4]
 8005250:	681b      	ldr	r3, [r3, #0]
 8005252:	689b      	ldr	r3, [r3, #8]
 8005254:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	683a      	ldr	r2, [r7, #0]
 800525e:	430a      	orrs	r2, r1
 8005260:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8005262:	6878      	ldr	r0, [r7, #4]
 8005264:	f000 f850 	bl	8005308 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	681b      	ldr	r3, [r3, #0]
 800526c:	68fa      	ldr	r2, [r7, #12]
 800526e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	2220      	movs	r2, #32
 8005274:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8005280:	2300      	movs	r3, #0
}
 8005282:	4618      	mov	r0, r3
 8005284:	3710      	adds	r7, #16
 8005286:	46bd      	mov	sp, r7
 8005288:	bd80      	pop	{r7, pc}

0800528a <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800528a:	b580      	push	{r7, lr}
 800528c:	b084      	sub	sp, #16
 800528e:	af00      	add	r7, sp, #0
 8005290:	6078      	str	r0, [r7, #4]
 8005292:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8005294:	687b      	ldr	r3, [r7, #4]
 8005296:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800529a:	2b01      	cmp	r3, #1
 800529c:	d101      	bne.n	80052a2 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800529e:	2302      	movs	r3, #2
 80052a0:	e02d      	b.n	80052fe <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	2201      	movs	r2, #1
 80052a6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	2224      	movs	r2, #36	@ 0x24
 80052ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	681b      	ldr	r3, [r3, #0]
 80052b6:	681b      	ldr	r3, [r3, #0]
 80052b8:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80052ba:	687b      	ldr	r3, [r7, #4]
 80052bc:	681b      	ldr	r3, [r3, #0]
 80052be:	681a      	ldr	r2, [r3, #0]
 80052c0:	687b      	ldr	r3, [r7, #4]
 80052c2:	681b      	ldr	r3, [r3, #0]
 80052c4:	f022 0201 	bic.w	r2, r2, #1
 80052c8:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	681b      	ldr	r3, [r3, #0]
 80052ce:	689b      	ldr	r3, [r3, #8]
 80052d0:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	683a      	ldr	r2, [r7, #0]
 80052da:	430a      	orrs	r2, r1
 80052dc:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80052de:	6878      	ldr	r0, [r7, #4]
 80052e0:	f000 f812 	bl	8005308 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	68fa      	ldr	r2, [r7, #12]
 80052ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	2220      	movs	r2, #32
 80052f0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80052f4:	687b      	ldr	r3, [r7, #4]
 80052f6:	2200      	movs	r2, #0
 80052f8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80052fc:	2300      	movs	r3, #0
}
 80052fe:	4618      	mov	r0, r3
 8005300:	3710      	adds	r7, #16
 8005302:	46bd      	mov	sp, r7
 8005304:	bd80      	pop	{r7, pc}
	...

08005308 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8005308:	b480      	push	{r7}
 800530a:	b085      	sub	sp, #20
 800530c:	af00      	add	r7, sp, #0
 800530e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8005314:	2b00      	cmp	r3, #0
 8005316:	d108      	bne.n	800532a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8005328:	e031      	b.n	800538e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800532a:	2308      	movs	r3, #8
 800532c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800532e:	2308      	movs	r3, #8
 8005330:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8005332:	687b      	ldr	r3, [r7, #4]
 8005334:	681b      	ldr	r3, [r3, #0]
 8005336:	689b      	ldr	r3, [r3, #8]
 8005338:	0e5b      	lsrs	r3, r3, #25
 800533a:	b2db      	uxtb	r3, r3
 800533c:	f003 0307 	and.w	r3, r3, #7
 8005340:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681b      	ldr	r3, [r3, #0]
 8005346:	689b      	ldr	r3, [r3, #8]
 8005348:	0f5b      	lsrs	r3, r3, #29
 800534a:	b2db      	uxtb	r3, r3
 800534c:	f003 0307 	and.w	r3, r3, #7
 8005350:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005352:	7bbb      	ldrb	r3, [r7, #14]
 8005354:	7b3a      	ldrb	r2, [r7, #12]
 8005356:	4910      	ldr	r1, [pc, #64]	@ (8005398 <UARTEx_SetNbDataToProcess+0x90>)
 8005358:	5c8a      	ldrb	r2, [r1, r2]
 800535a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800535e:	7b3a      	ldrb	r2, [r7, #12]
 8005360:	490e      	ldr	r1, [pc, #56]	@ (800539c <UARTEx_SetNbDataToProcess+0x94>)
 8005362:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8005364:	fb93 f3f2 	sdiv	r3, r3, r2
 8005368:	b29a      	uxth	r2, r3
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005370:	7bfb      	ldrb	r3, [r7, #15]
 8005372:	7b7a      	ldrb	r2, [r7, #13]
 8005374:	4908      	ldr	r1, [pc, #32]	@ (8005398 <UARTEx_SetNbDataToProcess+0x90>)
 8005376:	5c8a      	ldrb	r2, [r1, r2]
 8005378:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800537c:	7b7a      	ldrb	r2, [r7, #13]
 800537e:	4907      	ldr	r1, [pc, #28]	@ (800539c <UARTEx_SetNbDataToProcess+0x94>)
 8005380:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8005382:	fb93 f3f2 	sdiv	r3, r3, r2
 8005386:	b29a      	uxth	r2, r3
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800538e:	bf00      	nop
 8005390:	3714      	adds	r7, #20
 8005392:	46bd      	mov	sp, r7
 8005394:	bc80      	pop	{r7}
 8005396:	4770      	bx	lr
 8005398:	0800641c 	.word	0x0800641c
 800539c:	08006424 	.word	0x08006424

080053a0 <setStateMode>:

/*	Sitting operation mode
 *	0 = STATE_MASTER
 *  1 = STATE_SLAVE
 */
LoRaState setStateMode (uint8_t  mode) {
 80053a0:	b480      	push	{r7}
 80053a2:	b083      	sub	sp, #12
 80053a4:	af00      	add	r7, sp, #0
 80053a6:	4603      	mov	r3, r0
 80053a8:	71fb      	strb	r3, [r7, #7]
	if (mode == 0) return STATE_MASTER;
 80053aa:	79fb      	ldrb	r3, [r7, #7]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d101      	bne.n	80053b4 <setStateMode+0x14>
 80053b0:	2301      	movs	r3, #1
 80053b2:	e005      	b.n	80053c0 <setStateMode+0x20>
	if (mode == 1) return STATE_SLAVE;
 80053b4:	79fb      	ldrb	r3, [r7, #7]
 80053b6:	2b01      	cmp	r3, #1
 80053b8:	d101      	bne.n	80053be <setStateMode+0x1e>
 80053ba:	2302      	movs	r3, #2
 80053bc:	e000      	b.n	80053c0 <setStateMode+0x20>

	return STATE_NULL;
 80053be:	2300      	movs	r3, #0
}
 80053c0:	4618      	mov	r0, r3
 80053c2:	370c      	adds	r7, #12
 80053c4:	46bd      	mov	sp, r7
 80053c6:	bc80      	pop	{r7}
 80053c8:	4770      	bx	lr
	...

080053cc <getDefaultLoRaConfig>:

LoRaConfig getDefaultLoRaConfig (void) {
 80053cc:	b480      	push	{r7}
 80053ce:	b087      	sub	sp, #28
 80053d0:	af00      	add	r7, sp, #0
 80053d2:	6078      	str	r0, [r7, #4]
	return (LoRaConfig){
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	4a04      	ldr	r2, [pc, #16]	@ (80053e8 <getDefaultLoRaConfig+0x1c>)
 80053d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80053da:	e883 0007 	stmia.w	r3, {r0, r1, r2}
		.lora_spreading_factor =7,
		.lora_codingrate = 1,
		.lora_preamble_length = 8,
		.lora_symbol_timeout = 5,
	};
}
 80053de:	6878      	ldr	r0, [r7, #4]
 80053e0:	371c      	adds	r7, #28
 80053e2:	46bd      	mov	sp, r7
 80053e4:	bc80      	pop	{r7}
 80053e6:	4770      	bx	lr
 80053e8:	08006320 	.word	0x08006320

080053ec <LoraInit>:
    if (conf.lora_symbol_timeout >= 0) config.lora_symbol_timeout = conf.lora_symbol_timeout;

    return config;
}

void LoraInit(LoRaConfig config) {
 80053ec:	b580      	push	{r7, lr}
 80053ee:	b08c      	sub	sp, #48	@ 0x30
 80053f0:	af00      	add	r7, sp, #0
 80053f2:	1d3b      	adds	r3, r7, #4
 80053f4:	e883 0007 	stmia.w	r3, {r0, r1, r2}
	// Initialize the hardware (SPI bus, TCXO control, RF switch)
	SUBGRF_Init(RadioOnDioIrq);
 80053f8:	4835      	ldr	r0, [pc, #212]	@ (80054d0 <LoraInit+0xe4>)
 80053fa:	f7fb fc9f 	bl	8000d3c <SUBGRF_Init>

	// Use DCDC converter if `DCDC_ENABLE` is defined in radio_conf.h
	// "By default, the SMPS clock detection is disabled and must be enabled before enabling the SMPS." (6.1 in RM0453)
	SUBGRF_WriteRegister(SUBGHZ_SMPSC0R, (SUBGRF_ReadRegister(SUBGHZ_SMPSC0R) | SMPS_CLK_DET_ENABLE));
 80053fe:	f640 1016 	movw	r0, #2326	@ 0x916
 8005402:	f7fc f9fb 	bl	80017fc <SUBGRF_ReadRegister>
 8005406:	4603      	mov	r3, r0
 8005408:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800540c:	b2db      	uxtb	r3, r3
 800540e:	4619      	mov	r1, r3
 8005410:	f640 1016 	movw	r0, #2326	@ 0x916
 8005414:	f7fc f9de 	bl	80017d4 <SUBGRF_WriteRegister>
	SUBGRF_SetRegulatorMode();
 8005418:	f7fb fdc9 	bl	8000fae <SUBGRF_SetRegulatorMode>

	// Use the whole 256-byte buffer for both TX and RX
	SUBGRF_SetBufferBaseAddress(0x00, 0x00);
 800541c:	2100      	movs	r1, #0
 800541e:	2000      	movs	r0, #0
 8005420:	f7fc f994 	bl	800174c <SUBGRF_SetBufferBaseAddress>

	//Set Operating Frequency and Transmission Power
	SUBGRF_SetRfFrequency(config.rf_frequency);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	4618      	mov	r0, r3
 8005428:	f7fb feec 	bl	8001204 <SUBGRF_SetRfFrequency>
	SUBGRF_SetRfTxPower(config.tx_output_power);
 800542c:	7a3b      	ldrb	r3, [r7, #8]
 800542e:	b25b      	sxtb	r3, r3
 8005430:	4618      	mov	r0, r3
 8005432:	f7fc fac9 	bl	80019c8 <SUBGRF_SetRfTxPower>

	//Preamble Interrupt Timer Configuration
	SUBGRF_SetStopRxTimerOnPreambleDetect(false);
 8005436:	2000      	movs	r0, #0
 8005438:	f7fb fdaa 	bl	8000f90 <SUBGRF_SetStopRxTimerOnPreambleDetect>

	//Set Packet Type to LoRa
	SUBGRF_SetPacketType(PACKET_TYPE_LORA);
 800543c:	2001      	movs	r0, #1
 800543e:	f7fb ff27 	bl	8001290 <SUBGRF_SetPacketType>

	//Sync Word Setup
	SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8005442:	2114      	movs	r1, #20
 8005444:	f44f 60e8 	mov.w	r0, #1856	@ 0x740
 8005448:	f7fc f9c4 	bl	80017d4 <SUBGRF_WriteRegister>
	SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 800544c:	2124      	movs	r1, #36	@ 0x24
 800544e:	f240 7041 	movw	r0, #1857	@ 0x741
 8005452:	f7fc f9bf 	bl	80017d4 <SUBGRF_WriteRegister>
	 * Coding rate: Defined by config.lora_codingrate
	 * Spreading Factor: Defined by config.lora_spreading_factor
	 * Low Data Rate Optimization: Disabled with value 0x00
	 */
	ModulationParams_t modulationParams;
	modulationParams.PacketType = PACKET_TYPE_LORA;
 8005456:	2301      	movs	r3, #1
 8005458:	753b      	strb	r3, [r7, #20]
	modulationParams.Params.LoRa.Bandwidth = Bandwidths[config.lora_bandwidth];
 800545a:	7a7b      	ldrb	r3, [r7, #9]
 800545c:	461a      	mov	r2, r3
 800545e:	4b1d      	ldr	r3, [pc, #116]	@ (80054d4 <LoraInit+0xe8>)
 8005460:	5c9b      	ldrb	r3, [r3, r2]
 8005462:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
	modulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t)config.lora_codingrate;
 8005466:	7afb      	ldrb	r3, [r7, #11]
 8005468:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
	modulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 800546c:	2300      	movs	r3, #0
 800546e:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	modulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t)config.lora_spreading_factor;
 8005472:	7abb      	ldrb	r3, [r7, #10]
 8005474:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
	SUBGRF_SetModulationParams(&modulationParams);
 8005478:	f107 0314 	add.w	r3, r7, #20
 800547c:	4618      	mov	r0, r3
 800547e:	f7fb fffb 	bl	8001478 <SUBGRF_SetModulationParams>
	 * CRC Mode: Enables cyclic redundancy checking (CRC) to ensure packet integrity
	 * HeaderType: Defines the packet header type as variable length
	 * InvertIQ: Sets the inversion of IQ polarity (normal)
	 * Preamble Length: Used the value from config.lora_preamble_length
	 */
	packetParams.PacketType = PACKET_TYPE_LORA;
 8005482:	4b15      	ldr	r3, [pc, #84]	@ (80054d8 <LoraInit+0xec>)
 8005484:	2201      	movs	r2, #1
 8005486:	701a      	strb	r2, [r3, #0]
	packetParams.Params.LoRa.CrcMode = LORA_CRC_ON;
 8005488:	4b13      	ldr	r3, [pc, #76]	@ (80054d8 <LoraInit+0xec>)
 800548a:	2201      	movs	r2, #1
 800548c:	749a      	strb	r2, [r3, #18]
	packetParams.Params.LoRa.HeaderType = LORA_PACKET_VARIABLE_LENGTH;
 800548e:	4b12      	ldr	r3, [pc, #72]	@ (80054d8 <LoraInit+0xec>)
 8005490:	2200      	movs	r2, #0
 8005492:	741a      	strb	r2, [r3, #16]
	packetParams.Params.LoRa.InvertIQ = LORA_IQ_NORMAL;
 8005494:	4b10      	ldr	r3, [pc, #64]	@ (80054d8 <LoraInit+0xec>)
 8005496:	2200      	movs	r2, #0
 8005498:	74da      	strb	r2, [r3, #19]
	packetParams.Params.LoRa.PayloadLength = 0xFF;
 800549a:	4b0f      	ldr	r3, [pc, #60]	@ (80054d8 <LoraInit+0xec>)
 800549c:	22ff      	movs	r2, #255	@ 0xff
 800549e:	745a      	strb	r2, [r3, #17]
	packetParams.Params.LoRa.PreambleLength = config.lora_preamble_length;
 80054a0:	7b3b      	ldrb	r3, [r7, #12]
 80054a2:	461a      	mov	r2, r3
 80054a4:	4b0c      	ldr	r3, [pc, #48]	@ (80054d8 <LoraInit+0xec>)
 80054a6:	81da      	strh	r2, [r3, #14]
	SUBGRF_SetPacketParams(&packetParams);
 80054a8:	480b      	ldr	r0, [pc, #44]	@ (80054d8 <LoraInit+0xec>)
 80054aa:	f7fc f8b3 	bl	8001614 <SUBGRF_SetPacketParams>

	// WORKAROUND - Optimizing the Inverted IQ Operation, see DS_SX1261-2_V1.2 datasheet chapter 15.4
	// RegIqPolaritySetup @address 0x0736
	SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 80054ae:	f240 7036 	movw	r0, #1846	@ 0x736
 80054b2:	f7fc f9a3 	bl	80017fc <SUBGRF_ReadRegister>
 80054b6:	4603      	mov	r3, r0
 80054b8:	f043 0304 	orr.w	r3, r3, #4
 80054bc:	b2db      	uxtb	r3, r3
 80054be:	4619      	mov	r1, r3
 80054c0:	f240 7036 	movw	r0, #1846	@ 0x736
 80054c4:	f7fc f986 	bl	80017d4 <SUBGRF_WriteRegister>
}
 80054c8:	bf00      	nop
 80054ca:	3730      	adds	r7, #48	@ 0x30
 80054cc:	46bd      	mov	sp, r7
 80054ce:	bd80      	pop	{r7, pc}
 80054d0:	080054dd 	.word	0x080054dd
 80054d4:	0800642c 	.word	0x0800642c
 80054d8:	20000174 	.word	0x20000174

080054dc <RadioOnDioIrq>:

#include "LoRaEvents.h"

volatile LoRaIrqStatus lastEventStatus = IRQ_DEFAULT_RETURN_STATUS;

void RadioOnDioIrq(RadioIrqMasks_t radioIrq) {
 80054dc:	b580      	push	{r7, lr}
 80054de:	b082      	sub	sp, #8
 80054e0:	af00      	add	r7, sp, #0
 80054e2:	4603      	mov	r3, r0
 80054e4:	80fb      	strh	r3, [r7, #6]
	lastEventStatus = LoRaEventHandler(radioIrq);
 80054e6:	88fb      	ldrh	r3, [r7, #6]
 80054e8:	4618      	mov	r0, r3
 80054ea:	f000 f80b 	bl	8005504 <LoRaEventHandler>
 80054ee:	4603      	mov	r3, r0
 80054f0:	461a      	mov	r2, r3
 80054f2:	4b03      	ldr	r3, [pc, #12]	@ (8005500 <RadioOnDioIrq+0x24>)
 80054f4:	701a      	strb	r2, [r3, #0]
}
 80054f6:	bf00      	nop
 80054f8:	3708      	adds	r7, #8
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}
 80054fe:	bf00      	nop
 8005500:	20000009 	.word	0x20000009

08005504 <LoRaEventHandler>:

LoRaIrqStatus LoRaEventHandler(RadioIrqMasks_t radioIrq) {
 8005504:	b480      	push	{r7}
 8005506:	b083      	sub	sp, #12
 8005508:	af00      	add	r7, sp, #0
 800550a:	4603      	mov	r3, r0
 800550c:	80fb      	strh	r3, [r7, #6]
    switch (radioIrq) {
 800550e:	88fb      	ldrh	r3, [r7, #6]
 8005510:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005514:	d00f      	beq.n	8005536 <LoRaEventHandler+0x32>
 8005516:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800551a:	dc10      	bgt.n	800553e <LoRaEventHandler+0x3a>
 800551c:	2b40      	cmp	r3, #64	@ 0x40
 800551e:	d00c      	beq.n	800553a <LoRaEventHandler+0x36>
 8005520:	2b40      	cmp	r3, #64	@ 0x40
 8005522:	dc0c      	bgt.n	800553e <LoRaEventHandler+0x3a>
 8005524:	2b01      	cmp	r3, #1
 8005526:	d002      	beq.n	800552e <LoRaEventHandler+0x2a>
 8005528:	2b02      	cmp	r3, #2
 800552a:	d002      	beq.n	8005532 <LoRaEventHandler+0x2e>
 800552c:	e007      	b.n	800553e <LoRaEventHandler+0x3a>
        case IRQ_TX_DONE:
            return IRQ_TX_DONE_STATUS;
 800552e:	2300      	movs	r3, #0
 8005530:	e006      	b.n	8005540 <LoRaEventHandler+0x3c>
        case IRQ_RX_DONE:
            return IRQ_RX_DONE_STATUS;
 8005532:	2301      	movs	r3, #1
 8005534:	e004      	b.n	8005540 <LoRaEventHandler+0x3c>
        case IRQ_RX_TX_TIMEOUT:
            return IRQ_RX_TX_TIMEOUT_STATUS;
 8005536:	2302      	movs	r3, #2
 8005538:	e002      	b.n	8005540 <LoRaEventHandler+0x3c>
        case IRQ_CRC_ERROR:
            return IRQ_CRC_ERROR_STATUS;
 800553a:	2303      	movs	r3, #3
 800553c:	e000      	b.n	8005540 <LoRaEventHandler+0x3c>
        default:
            return IRQ_DEFAULT_RETURN_STATUS;
 800553e:	2399      	movs	r3, #153	@ 0x99
    }
}
 8005540:	4618      	mov	r0, r3
 8005542:	370c      	adds	r7, #12
 8005544:	46bd      	mov	sp, r7
 8005546:	bc80      	pop	{r7}
 8005548:	4770      	bx	lr
	...

0800554c <getLastLoRaEvent>:

LoRaIrqStatus getLastLoRaEvent(void) {
 800554c:	b480      	push	{r7}
 800554e:	af00      	add	r7, sp, #0
    return lastEventStatus;
 8005550:	4b03      	ldr	r3, [pc, #12]	@ (8005560 <getLastLoRaEvent+0x14>)
 8005552:	781b      	ldrb	r3, [r3, #0]
 8005554:	b2db      	uxtb	r3, r3
}
 8005556:	4618      	mov	r0, r3
 8005558:	46bd      	mov	sp, r7
 800555a:	bc80      	pop	{r7}
 800555c:	4770      	bx	lr
 800555e:	bf00      	nop
 8005560:	20000009 	.word	0x20000009

08005564 <SendMessage>:
 *      Author: Luiz Fernando Silvrio Felisbino
 */

#include "LoRaMessageHandler.h"

LoRaIrqStatus SendMessage(const char *message) {
 8005564:	b580      	push	{r7, lr}
 8005566:	b082      	sub	sp, #8
 8005568:	af00      	add	r7, sp, #0
 800556a:	6078      	str	r0, [r7, #4]
	if (message == NULL || strlen(message) == 0) {
 800556c:	687b      	ldr	r3, [r7, #4]
 800556e:	2b00      	cmp	r3, #0
 8005570:	d003      	beq.n	800557a <SendMessage+0x16>
 8005572:	687b      	ldr	r3, [r7, #4]
 8005574:	781b      	ldrb	r3, [r3, #0]
 8005576:	2b00      	cmp	r3, #0
 8005578:	d101      	bne.n	800557e <SendMessage+0x1a>
		return IRQ_CRC_ERROR_STATUS;  // Invalid message
 800557a:	2303      	movs	r3, #3
 800557c:	e02f      	b.n	80055de <SendMessage+0x7a>
	}

	SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 800557e:	2300      	movs	r3, #0
 8005580:	2200      	movs	r2, #0
 8005582:	f240 2101 	movw	r1, #513	@ 0x201
 8005586:	f240 2001 	movw	r0, #513	@ 0x201
 800558a:	f7fb fddf 	bl	800114c <SUBGRF_SetDioIrqParams>
	                          IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
	                          IRQ_RADIO_NONE,
	                          IRQ_RADIO_NONE );
	SUBGRF_SetSwitch(RFO_LP, RFSWITCH_TX);
 800558e:	2101      	movs	r1, #1
 8005590:	2001      	movs	r0, #1
 8005592:	f7fc f9f1 	bl	8001978 <SUBGRF_SetSwitch>
	// Workaround 5.1 in DS.SX1261-2.W.APP (before each packet transmission)
	SUBGRF_WriteRegister(0x0889, (SUBGRF_ReadRegister(0x0889) | 0x04));
 8005596:	f640 0089 	movw	r0, #2185	@ 0x889
 800559a:	f7fc f92f 	bl	80017fc <SUBGRF_ReadRegister>
 800559e:	4603      	mov	r3, r0
 80055a0:	f043 0304 	orr.w	r3, r3, #4
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	4619      	mov	r1, r3
 80055a8:	f640 0089 	movw	r0, #2185	@ 0x889
 80055ac:	f7fc f912 	bl	80017d4 <SUBGRF_WriteRegister>
	packetParams.Params.LoRa.PayloadLength = strlen(message);
 80055b0:	6878      	ldr	r0, [r7, #4]
 80055b2:	f7fa fde5 	bl	8000180 <strlen>
 80055b6:	4603      	mov	r3, r0
 80055b8:	b2da      	uxtb	r2, r3
 80055ba:	4b0b      	ldr	r3, [pc, #44]	@ (80055e8 <SendMessage+0x84>)
 80055bc:	745a      	strb	r2, [r3, #17]
	SUBGRF_SetPacketParams(&packetParams);
 80055be:	480a      	ldr	r0, [pc, #40]	@ (80055e8 <SendMessage+0x84>)
 80055c0:	f7fc f828 	bl	8001614 <SUBGRF_SetPacketParams>
	SUBGRF_SendPayload((uint8_t *)message, strlen(message), 0);
 80055c4:	6878      	ldr	r0, [r7, #4]
 80055c6:	f7fa fddb 	bl	8000180 <strlen>
 80055ca:	4603      	mov	r3, r0
 80055cc:	b2db      	uxtb	r3, r3
 80055ce:	2200      	movs	r2, #0
 80055d0:	4619      	mov	r1, r3
 80055d2:	6878      	ldr	r0, [r7, #4]
 80055d4:	f7fb fc2c 	bl	8000e30 <SUBGRF_SendPayload>

	return getLastLoRaEvent();
 80055d8:	f7ff ffb8 	bl	800554c <getLastLoRaEvent>
 80055dc:	4603      	mov	r3, r0
}
 80055de:	4618      	mov	r0, r3
 80055e0:	3708      	adds	r7, #8
 80055e2:	46bd      	mov	sp, r7
 80055e4:	bd80      	pop	{r7, pc}
 80055e6:	bf00      	nop
 80055e8:	20000174 	.word	0x20000174

080055ec <receiveMessage>:

LoRaIrqStatus receiveMessage(char *buffer, uint8_t bufferSize, uint16_t Timeout) {
 80055ec:	b580      	push	{r7, lr}
 80055ee:	b084      	sub	sp, #16
 80055f0:	af00      	add	r7, sp, #0
 80055f2:	6078      	str	r0, [r7, #4]
 80055f4:	460b      	mov	r3, r1
 80055f6:	70fb      	strb	r3, [r7, #3]
 80055f8:	4613      	mov	r3, r2
 80055fa:	803b      	strh	r3, [r7, #0]
    if (buffer == NULL || bufferSize <= 0) {
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	2b00      	cmp	r3, #0
 8005600:	d002      	beq.n	8005608 <receiveMessage+0x1c>
 8005602:	78fb      	ldrb	r3, [r7, #3]
 8005604:	2b00      	cmp	r3, #0
 8005606:	d101      	bne.n	800560c <receiveMessage+0x20>
        return IRQ_CRC_ERROR_STATUS;  // Invalid buffer
 8005608:	2303      	movs	r3, #3
 800560a:	e030      	b.n	800566e <receiveMessage+0x82>
    }

    SUBGRF_SetDioIrqParams(IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR,
 800560c:	2300      	movs	r3, #0
 800560e:	2200      	movs	r2, #0
 8005610:	f240 2162 	movw	r1, #610	@ 0x262
 8005614:	f240 2062 	movw	r0, #610	@ 0x262
 8005618:	f7fb fd98 	bl	800114c <SUBGRF_SetDioIrqParams>
                           IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR | IRQ_HEADER_ERROR,
                           IRQ_RADIO_NONE,
                           IRQ_RADIO_NONE);
    SUBGRF_SetSwitch(RFO_LP, RFSWITCH_RX);
 800561c:	2100      	movs	r1, #0
 800561e:	2001      	movs	r0, #1
 8005620:	f7fc f9aa 	bl	8001978 <SUBGRF_SetSwitch>
    packetParams.Params.LoRa.PayloadLength = 0xFF;
 8005624:	4b14      	ldr	r3, [pc, #80]	@ (8005678 <receiveMessage+0x8c>)
 8005626:	22ff      	movs	r2, #255	@ 0xff
 8005628:	745a      	strb	r2, [r3, #17]
    SUBGRF_SetPacketParams(&packetParams);
 800562a:	4813      	ldr	r0, [pc, #76]	@ (8005678 <receiveMessage+0x8c>)
 800562c:	f7fb fff2 	bl	8001614 <SUBGRF_SetPacketParams>
    SUBGRF_SetRx(Timeout << 6);
 8005630:	883b      	ldrh	r3, [r7, #0]
 8005632:	019b      	lsls	r3, r3, #6
 8005634:	4618      	mov	r0, r3
 8005636:	f7fb fc8b 	bl	8000f50 <SUBGRF_SetRx>

    LoRaIrqStatus event = getLastLoRaEvent();
 800563a:	f7ff ff87 	bl	800554c <getLastLoRaEvent>
 800563e:	4603      	mov	r3, r0
 8005640:	73fb      	strb	r3, [r7, #15]

    if (event == IRQ_RX_DONE_STATUS) {
 8005642:	7bfb      	ldrb	r3, [r7, #15]
 8005644:	2b01      	cmp	r3, #1
 8005646:	d111      	bne.n	800566c <receiveMessage+0x80>
    	SUBGRF_GetPayload((uint8_t *)buffer, (uint8_t)bufferSize, 0xFF);
 8005648:	78fb      	ldrb	r3, [r7, #3]
 800564a:	22ff      	movs	r2, #255	@ 0xff
 800564c:	4619      	mov	r1, r3
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f7fb fbcc 	bl	8000dec <SUBGRF_GetPayload>
    	buffer[bufferSize - 1] = '\0';
 8005654:	78fb      	ldrb	r3, [r7, #3]
 8005656:	3b01      	subs	r3, #1
 8005658:	687a      	ldr	r2, [r7, #4]
 800565a:	4413      	add	r3, r2
 800565c:	2200      	movs	r2, #0
 800565e:	701a      	strb	r2, [r3, #0]
    	HAL_Delay(500);
 8005660:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8005664:	f7fc fb1c 	bl	8001ca0 <HAL_Delay>
        return IRQ_RX_DONE_STATUS;
 8005668:	2301      	movs	r3, #1
 800566a:	e000      	b.n	800566e <receiveMessage+0x82>
    }

    return event;
 800566c:	7bfb      	ldrb	r3, [r7, #15]
}
 800566e:	4618      	mov	r0, r3
 8005670:	3710      	adds	r7, #16
 8005672:	46bd      	mov	sp, r7
 8005674:	bd80      	pop	{r7, pc}
 8005676:	bf00      	nop
 8005678:	20000174 	.word	0x20000174

0800567c <mainLoRa>:
extern UART_HandleTypeDef huart2;
enum CarState car = STATE_NULL;
enum CarState LastState = STATE_NULL;
bool connected = false;

void mainLoRa(void) {
 800567c:	b590      	push	{r4, r7, lr}
 800567e:	f5ad 7d09 	sub.w	sp, sp, #548	@ 0x224
 8005682:	af40      	add	r7, sp, #256	@ 0x100
	HAL_NVIC_DisableIRQ(EXTI15_10_IRQn);
 8005684:	2029      	movs	r0, #41	@ 0x29
 8005686:	f7fc fc52 	bl	8001f2e <HAL_NVIC_DisableIRQ>
    ConfigRES RES;
    LoraInit(getDefaultLoRaConfig());
 800568a:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 800568e:	4618      	mov	r0, r3
 8005690:	f7ff fe9c 	bl	80053cc <getDefaultLoRaConfig>
 8005694:	f507 738a 	add.w	r3, r7, #276	@ 0x114
 8005698:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800569c:	f7ff fea6 	bl	80053ec <LoraInit>
    RES.rxTimeout = 3000;
 80056a0:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80056a4:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80056a8:	f640 32b8 	movw	r2, #3000	@ 0xbb8
 80056ac:	605a      	str	r2, [r3, #4]
    RES.rxMargin = 200;
 80056ae:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80056b2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80056b6:	22c8      	movs	r2, #200	@ 0xc8
 80056b8:	609a      	str	r2, [r3, #8]
    RES.state = setStateMode(STATE_MODE);
 80056ba:	2000      	movs	r0, #0
 80056bc:	f7ff fe70 	bl	80053a0 <setStateMode>
 80056c0:	4603      	mov	r3, r0
 80056c2:	461a      	mov	r2, r3
 80056c4:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80056c8:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80056cc:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetDioIrqParams( IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR,
 80056ce:	2300      	movs	r3, #0
 80056d0:	2200      	movs	r2, #0
 80056d2:	f240 2142 	movw	r1, #578	@ 0x242
 80056d6:	f240 2042 	movw	r0, #578	@ 0x242
 80056da:	f7fb fd37 	bl	800114c <SUBGRF_SetDioIrqParams>
        IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT | IRQ_CRC_ERROR,
        IRQ_RADIO_NONE,
        IRQ_RADIO_NONE );
    SUBGRF_SetSwitch(RFO_LP, RFSWITCH_RX);
 80056de:	2100      	movs	r1, #0
 80056e0:	2001      	movs	r0, #1
 80056e2:	f7fc f949 	bl	8001978 <SUBGRF_SetSwitch>
    SUBGRF_SetRx(RES.rxTimeout << 6);
 80056e6:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 80056ea:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80056ee:	685b      	ldr	r3, [r3, #4]
 80056f0:	019b      	lsls	r3, r3, #6
 80056f2:	4618      	mov	r0, r3
 80056f4:	f7fb fc2c 	bl	8000f50 <SUBGRF_SetRx>
    HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 80056f8:	2029      	movs	r0, #41	@ 0x29
 80056fa:	f7fc fc0a 	bl	8001f12 <HAL_NVIC_EnableIRQ>

    while(true){
    	if (RES.state == STATE_MASTER) MasterController(RES);
 80056fe:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005702:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005706:	781b      	ldrb	r3, [r3, #0]
 8005708:	2b01      	cmp	r3, #1
 800570a:	d110      	bne.n	800572e <mainLoRa+0xb2>
 800570c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005710:	f5a3 748e 	sub.w	r4, r3, #284	@ 0x11c
 8005714:	4668      	mov	r0, sp
 8005716:	f104 0310 	add.w	r3, r4, #16
 800571a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800571e:	4619      	mov	r1, r3
 8005720:	f000 f99a 	bl	8005a58 <memcpy>
 8005724:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8005728:	f000 f8d2 	bl	80058d0 <MasterController>
 800572c:	e7e7      	b.n	80056fe <mainLoRa+0x82>
    	else if (RES.state == STATE_SLAVE) SlaveController(RES);
 800572e:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005732:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 8005736:	781b      	ldrb	r3, [r3, #0]
 8005738:	2b02      	cmp	r3, #2
 800573a:	d1e0      	bne.n	80056fe <mainLoRa+0x82>
 800573c:	f507 7390 	add.w	r3, r7, #288	@ 0x120
 8005740:	f5a3 748e 	sub.w	r4, r3, #284	@ 0x11c
 8005744:	4668      	mov	r0, sp
 8005746:	f104 0310 	add.w	r3, r4, #16
 800574a:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800574e:	4619      	mov	r1, r3
 8005750:	f000 f982 	bl	8005a58 <memcpy>
 8005754:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8005758:	f000 f86a 	bl	8005830 <SlaveController>
    	if (RES.state == STATE_MASTER) MasterController(RES);
 800575c:	e7cf      	b.n	80056fe <mainLoRa+0x82>
	...

08005760 <ChangeState>:

void CAN_SEND (){

}

void ChangeState (enum CarState state) {
 8005760:	b580      	push	{r7, lr}
 8005762:	b0c2      	sub	sp, #264	@ 0x108
 8005764:	af00      	add	r7, sp, #0
 8005766:	4602      	mov	r2, r0
 8005768:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800576c:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 8005770:	701a      	strb	r2, [r3, #0]
	char uartBuff[255];
	switch (state){
 8005772:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8005776:	f2a3 1301 	subw	r3, r3, #257	@ 0x101
 800577a:	781b      	ldrb	r3, [r3, #0]
 800577c:	2b03      	cmp	r3, #3
 800577e:	d027      	beq.n	80057d0 <ChangeState+0x70>
 8005780:	2b03      	cmp	r3, #3
 8005782:	dc47      	bgt.n	8005814 <ChangeState+0xb4>
 8005784:	2b01      	cmp	r3, #1
 8005786:	d044      	beq.n	8005812 <ChangeState+0xb2>
 8005788:	2b02      	cmp	r3, #2
 800578a:	d000      	beq.n	800578e <ChangeState+0x2e>
			HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
			HAL_GPIO_WritePin(EBS_GPIO_Port, EBS_Pin, 0);
			HAL_GPIO_WritePin(ShutDown_GPIO_Port, ShutDown_Pin, 0);
			break;
	}
}
 800578c:	e042      	b.n	8005814 <ChangeState+0xb4>
			sprintf(uartBuff, "GO\r\n");
 800578e:	f107 0308 	add.w	r3, r7, #8
 8005792:	4923      	ldr	r1, [pc, #140]	@ (8005820 <ChangeState+0xc0>)
 8005794:	4618      	mov	r0, r3
 8005796:	f000 f8f7 	bl	8005988 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
 800579a:	f107 0308 	add.w	r3, r7, #8
 800579e:	4618      	mov	r0, r3
 80057a0:	f7fa fcee 	bl	8000180 <strlen>
 80057a4:	4603      	mov	r3, r0
 80057a6:	b29a      	uxth	r2, r3
 80057a8:	f107 0108 	add.w	r1, r7, #8
 80057ac:	f04f 33ff 	mov.w	r3, #4294967295
 80057b0:	481c      	ldr	r0, [pc, #112]	@ (8005824 <ChangeState+0xc4>)
 80057b2:	f7ff f83c 	bl	800482e <HAL_UART_Transmit>
			HAL_GPIO_WritePin(EBS_GPIO_Port, EBS_Pin, 1);
 80057b6:	2201      	movs	r2, #1
 80057b8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80057bc:	481a      	ldr	r0, [pc, #104]	@ (8005828 <ChangeState+0xc8>)
 80057be:	f7fc fd31 	bl	8002224 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ShutDown_GPIO_Port, ShutDown_Pin, 1);
 80057c2:	2201      	movs	r2, #1
 80057c4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80057c8:	4817      	ldr	r0, [pc, #92]	@ (8005828 <ChangeState+0xc8>)
 80057ca:	f7fc fd2b 	bl	8002224 <HAL_GPIO_WritePin>
			break;
 80057ce:	e021      	b.n	8005814 <ChangeState+0xb4>
			sprintf(uartBuff, "Emergency\r\n");
 80057d0:	f107 0308 	add.w	r3, r7, #8
 80057d4:	4915      	ldr	r1, [pc, #84]	@ (800582c <ChangeState+0xcc>)
 80057d6:	4618      	mov	r0, r3
 80057d8:	f000 f8d6 	bl	8005988 <siprintf>
			HAL_UART_Transmit(&huart2, (uint8_t *)uartBuff, strlen(uartBuff), HAL_MAX_DELAY);
 80057dc:	f107 0308 	add.w	r3, r7, #8
 80057e0:	4618      	mov	r0, r3
 80057e2:	f7fa fccd 	bl	8000180 <strlen>
 80057e6:	4603      	mov	r3, r0
 80057e8:	b29a      	uxth	r2, r3
 80057ea:	f107 0108 	add.w	r1, r7, #8
 80057ee:	f04f 33ff 	mov.w	r3, #4294967295
 80057f2:	480c      	ldr	r0, [pc, #48]	@ (8005824 <ChangeState+0xc4>)
 80057f4:	f7ff f81b 	bl	800482e <HAL_UART_Transmit>
			HAL_GPIO_WritePin(EBS_GPIO_Port, EBS_Pin, 0);
 80057f8:	2200      	movs	r2, #0
 80057fa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80057fe:	480a      	ldr	r0, [pc, #40]	@ (8005828 <ChangeState+0xc8>)
 8005800:	f7fc fd10 	bl	8002224 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(ShutDown_GPIO_Port, ShutDown_Pin, 0);
 8005804:	2200      	movs	r2, #0
 8005806:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800580a:	4807      	ldr	r0, [pc, #28]	@ (8005828 <ChangeState+0xc8>)
 800580c:	f7fc fd0a 	bl	8002224 <HAL_GPIO_WritePin>
			break;
 8005810:	e000      	b.n	8005814 <ChangeState+0xb4>
			break;
 8005812:	bf00      	nop
}
 8005814:	bf00      	nop
 8005816:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800581a:	46bd      	mov	sp, r7
 800581c:	bd80      	pop	{r7, pc}
 800581e:	bf00      	nop
 8005820:	0800632c 	.word	0x0800632c
 8005824:	200000d4 	.word	0x200000d4
 8005828:	48000400 	.word	0x48000400
 800582c:	08006334 	.word	0x08006334

08005830 <SlaveController>:

void SlaveController (ConfigRES RES) {
 8005830:	b084      	sub	sp, #16
 8005832:	b580      	push	{r7, lr}
 8005834:	af00      	add	r7, sp, #0
 8005836:	f107 0c08 	add.w	ip, r7, #8
 800583a:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	while (true) {
		receiveMessage(RES.rxBuffer, 20 , RES.rxTimeout);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	b29a      	uxth	r2, r3
 8005842:	f107 0314 	add.w	r3, r7, #20
 8005846:	2114      	movs	r1, #20
 8005848:	4618      	mov	r0, r3
 800584a:	f7ff fecf 	bl	80055ec <receiveMessage>
		if (strncmp(RES.rxBuffer, "READY", strlen("READY")) == 0);
 800584e:	f107 0314 	add.w	r3, r7, #20
 8005852:	2205      	movs	r2, #5
 8005854:	4919      	ldr	r1, [pc, #100]	@ (80058bc <SlaveController+0x8c>)
 8005856:	4618      	mov	r0, r3
 8005858:	f000 f8c0 	bl	80059dc <strncmp>
 800585c:	4603      	mov	r3, r0
 800585e:	2b00      	cmp	r3, #0
 8005860:	d028      	beq.n	80058b4 <SlaveController+0x84>
		else if (strncmp(RES.rxBuffer, "GO", strlen("GO")) == 0) ChangeState(GO);
 8005862:	f107 0314 	add.w	r3, r7, #20
 8005866:	2202      	movs	r2, #2
 8005868:	4915      	ldr	r1, [pc, #84]	@ (80058c0 <SlaveController+0x90>)
 800586a:	4618      	mov	r0, r3
 800586c:	f000 f8b6 	bl	80059dc <strncmp>
 8005870:	4603      	mov	r3, r0
 8005872:	2b00      	cmp	r3, #0
 8005874:	d103      	bne.n	800587e <SlaveController+0x4e>
 8005876:	2002      	movs	r0, #2
 8005878:	f7ff ff72 	bl	8005760 <ChangeState>
 800587c:	e01a      	b.n	80058b4 <SlaveController+0x84>
		else if (strncmp(RES.rxBuffer, "EMERGENCY", strlen("EMERGENCY")) == 0) ChangeState(EMERGENCY);
 800587e:	f107 0314 	add.w	r3, r7, #20
 8005882:	2209      	movs	r2, #9
 8005884:	490f      	ldr	r1, [pc, #60]	@ (80058c4 <SlaveController+0x94>)
 8005886:	4618      	mov	r0, r3
 8005888:	f000 f8a8 	bl	80059dc <strncmp>
 800588c:	4603      	mov	r3, r0
 800588e:	2b00      	cmp	r3, #0
 8005890:	d103      	bne.n	800589a <SlaveController+0x6a>
 8005892:	2003      	movs	r0, #3
 8005894:	f7ff ff64 	bl	8005760 <ChangeState>
 8005898:	e00c      	b.n	80058b4 <SlaveController+0x84>
		else if (strncmp(RES.rxBuffer, "CONNECTED", strlen("CONNECTED")) == 0){
 800589a:	f107 0314 	add.w	r3, r7, #20
 800589e:	2209      	movs	r2, #9
 80058a0:	4909      	ldr	r1, [pc, #36]	@ (80058c8 <SlaveController+0x98>)
 80058a2:	4618      	mov	r0, r3
 80058a4:	f000 f89a 	bl	80059dc <strncmp>
 80058a8:	4603      	mov	r3, r0
 80058aa:	2b00      	cmp	r3, #0
 80058ac:	d102      	bne.n	80058b4 <SlaveController+0x84>
			connected = true; // conta tempo a cada 3 s
 80058ae:	4b07      	ldr	r3, [pc, #28]	@ (80058cc <SlaveController+0x9c>)
 80058b0:	2201      	movs	r2, #1
 80058b2:	701a      	strb	r2, [r3, #0]
		}
		RES.rxBuffer[0] = '\0';
 80058b4:	2300      	movs	r3, #0
 80058b6:	753b      	strb	r3, [r7, #20]
		receiveMessage(RES.rxBuffer, 20 , RES.rxTimeout);
 80058b8:	e7c1      	b.n	800583e <SlaveController+0xe>
 80058ba:	bf00      	nop
 80058bc:	08006340 	.word	0x08006340
 80058c0:	08006348 	.word	0x08006348
 80058c4:	0800634c 	.word	0x0800634c
 80058c8:	08006358 	.word	0x08006358
 80058cc:	2000018a 	.word	0x2000018a

080058d0 <MasterController>:
	}
}

void MasterController (ConfigRES RES) {
 80058d0:	b084      	sub	sp, #16
 80058d2:	b580      	push	{r7, lr}
 80058d4:	b082      	sub	sp, #8
 80058d6:	af00      	add	r7, sp, #0
 80058d8:	f107 0c10 	add.w	ip, r7, #16
 80058dc:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}
	uint8_t count = 0;
 80058e0:	2300      	movs	r3, #0
 80058e2:	71fb      	strb	r3, [r7, #7]
	while (LastState == car) {
 80058e4:	e002      	b.n	80058ec <MasterController+0x1c>
		SendMessage("CONNECTED");
 80058e6:	4822      	ldr	r0, [pc, #136]	@ (8005970 <MasterController+0xa0>)
 80058e8:	f7ff fe3c 	bl	8005564 <SendMessage>
	while (LastState == car) {
 80058ec:	4b21      	ldr	r3, [pc, #132]	@ (8005974 <MasterController+0xa4>)
 80058ee:	781a      	ldrb	r2, [r3, #0]
 80058f0:	4b21      	ldr	r3, [pc, #132]	@ (8005978 <MasterController+0xa8>)
 80058f2:	781b      	ldrb	r3, [r3, #0]
 80058f4:	429a      	cmp	r2, r3
 80058f6:	d0f6      	beq.n	80058e6 <MasterController+0x16>
	}
	if (car == READY) {
 80058f8:	4b1f      	ldr	r3, [pc, #124]	@ (8005978 <MasterController+0xa8>)
 80058fa:	781b      	ldrb	r3, [r3, #0]
 80058fc:	2b01      	cmp	r3, #1
 80058fe:	d10e      	bne.n	800591e <MasterController+0x4e>
		while (count <= 50){
 8005900:	e005      	b.n	800590e <MasterController+0x3e>
			count++;
 8005902:	79fb      	ldrb	r3, [r7, #7]
 8005904:	3301      	adds	r3, #1
 8005906:	71fb      	strb	r3, [r7, #7]
			SendMessage("READY");
 8005908:	481c      	ldr	r0, [pc, #112]	@ (800597c <MasterController+0xac>)
 800590a:	f7ff fe2b 	bl	8005564 <SendMessage>
		while (count <= 50){
 800590e:	79fb      	ldrb	r3, [r7, #7]
 8005910:	2b32      	cmp	r3, #50	@ 0x32
 8005912:	d9f6      	bls.n	8005902 <MasterController+0x32>
		}
		HAL_Delay(2000);
 8005914:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8005918:	f7fc f9c2 	bl	8001ca0 <HAL_Delay>
 800591c:	e01c      	b.n	8005958 <MasterController+0x88>
	} else if (car == GO){
 800591e:	4b16      	ldr	r3, [pc, #88]	@ (8005978 <MasterController+0xa8>)
 8005920:	781b      	ldrb	r3, [r3, #0]
 8005922:	2b02      	cmp	r3, #2
 8005924:	d10a      	bne.n	800593c <MasterController+0x6c>
		while (count <= 20){
 8005926:	e005      	b.n	8005934 <MasterController+0x64>
			count++;
 8005928:	79fb      	ldrb	r3, [r7, #7]
 800592a:	3301      	adds	r3, #1
 800592c:	71fb      	strb	r3, [r7, #7]
			SendMessage("GO");
 800592e:	4814      	ldr	r0, [pc, #80]	@ (8005980 <MasterController+0xb0>)
 8005930:	f7ff fe18 	bl	8005564 <SendMessage>
		while (count <= 20){
 8005934:	79fb      	ldrb	r3, [r7, #7]
 8005936:	2b14      	cmp	r3, #20
 8005938:	d9f6      	bls.n	8005928 <MasterController+0x58>
 800593a:	e00d      	b.n	8005958 <MasterController+0x88>
		}
	} else if (car == EMERGENCY){
 800593c:	4b0e      	ldr	r3, [pc, #56]	@ (8005978 <MasterController+0xa8>)
 800593e:	781b      	ldrb	r3, [r3, #0]
 8005940:	2b03      	cmp	r3, #3
 8005942:	d109      	bne.n	8005958 <MasterController+0x88>
		while (count <= 20){
 8005944:	e005      	b.n	8005952 <MasterController+0x82>
			count++;
 8005946:	79fb      	ldrb	r3, [r7, #7]
 8005948:	3301      	adds	r3, #1
 800594a:	71fb      	strb	r3, [r7, #7]
			SendMessage("EMERGENCY");
 800594c:	480d      	ldr	r0, [pc, #52]	@ (8005984 <MasterController+0xb4>)
 800594e:	f7ff fe09 	bl	8005564 <SendMessage>
		while (count <= 20){
 8005952:	79fb      	ldrb	r3, [r7, #7]
 8005954:	2b14      	cmp	r3, #20
 8005956:	d9f6      	bls.n	8005946 <MasterController+0x76>
		}
	}
	LastState = car;
 8005958:	4b07      	ldr	r3, [pc, #28]	@ (8005978 <MasterController+0xa8>)
 800595a:	781a      	ldrb	r2, [r3, #0]
 800595c:	4b05      	ldr	r3, [pc, #20]	@ (8005974 <MasterController+0xa4>)
 800595e:	701a      	strb	r2, [r3, #0]
}
 8005960:	bf00      	nop
 8005962:	3708      	adds	r7, #8
 8005964:	46bd      	mov	sp, r7
 8005966:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800596a:	b004      	add	sp, #16
 800596c:	4770      	bx	lr
 800596e:	bf00      	nop
 8005970:	08006358 	.word	0x08006358
 8005974:	20000189 	.word	0x20000189
 8005978:	20000188 	.word	0x20000188
 800597c:	08006340 	.word	0x08006340
 8005980:	08006348 	.word	0x08006348
 8005984:	0800634c 	.word	0x0800634c

08005988 <siprintf>:
 8005988:	b40e      	push	{r1, r2, r3}
 800598a:	b510      	push	{r4, lr}
 800598c:	b09d      	sub	sp, #116	@ 0x74
 800598e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8005990:	9002      	str	r0, [sp, #8]
 8005992:	9006      	str	r0, [sp, #24]
 8005994:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005998:	480a      	ldr	r0, [pc, #40]	@ (80059c4 <siprintf+0x3c>)
 800599a:	9107      	str	r1, [sp, #28]
 800599c:	9104      	str	r1, [sp, #16]
 800599e:	490a      	ldr	r1, [pc, #40]	@ (80059c8 <siprintf+0x40>)
 80059a0:	f853 2b04 	ldr.w	r2, [r3], #4
 80059a4:	9105      	str	r1, [sp, #20]
 80059a6:	2400      	movs	r4, #0
 80059a8:	a902      	add	r1, sp, #8
 80059aa:	6800      	ldr	r0, [r0, #0]
 80059ac:	9301      	str	r3, [sp, #4]
 80059ae:	941b      	str	r4, [sp, #108]	@ 0x6c
 80059b0:	f000 f9b4 	bl	8005d1c <_svfiprintf_r>
 80059b4:	9b02      	ldr	r3, [sp, #8]
 80059b6:	701c      	strb	r4, [r3, #0]
 80059b8:	b01d      	add	sp, #116	@ 0x74
 80059ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059be:	b003      	add	sp, #12
 80059c0:	4770      	bx	lr
 80059c2:	bf00      	nop
 80059c4:	2000000c 	.word	0x2000000c
 80059c8:	ffff0208 	.word	0xffff0208

080059cc <memset>:
 80059cc:	4402      	add	r2, r0
 80059ce:	4603      	mov	r3, r0
 80059d0:	4293      	cmp	r3, r2
 80059d2:	d100      	bne.n	80059d6 <memset+0xa>
 80059d4:	4770      	bx	lr
 80059d6:	f803 1b01 	strb.w	r1, [r3], #1
 80059da:	e7f9      	b.n	80059d0 <memset+0x4>

080059dc <strncmp>:
 80059dc:	b510      	push	{r4, lr}
 80059de:	b16a      	cbz	r2, 80059fc <strncmp+0x20>
 80059e0:	3901      	subs	r1, #1
 80059e2:	1884      	adds	r4, r0, r2
 80059e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80059e8:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 80059ec:	429a      	cmp	r2, r3
 80059ee:	d103      	bne.n	80059f8 <strncmp+0x1c>
 80059f0:	42a0      	cmp	r0, r4
 80059f2:	d001      	beq.n	80059f8 <strncmp+0x1c>
 80059f4:	2a00      	cmp	r2, #0
 80059f6:	d1f5      	bne.n	80059e4 <strncmp+0x8>
 80059f8:	1ad0      	subs	r0, r2, r3
 80059fa:	bd10      	pop	{r4, pc}
 80059fc:	4610      	mov	r0, r2
 80059fe:	e7fc      	b.n	80059fa <strncmp+0x1e>

08005a00 <__errno>:
 8005a00:	4b01      	ldr	r3, [pc, #4]	@ (8005a08 <__errno+0x8>)
 8005a02:	6818      	ldr	r0, [r3, #0]
 8005a04:	4770      	bx	lr
 8005a06:	bf00      	nop
 8005a08:	2000000c 	.word	0x2000000c

08005a0c <__libc_init_array>:
 8005a0c:	b570      	push	{r4, r5, r6, lr}
 8005a0e:	4d0d      	ldr	r5, [pc, #52]	@ (8005a44 <__libc_init_array+0x38>)
 8005a10:	4c0d      	ldr	r4, [pc, #52]	@ (8005a48 <__libc_init_array+0x3c>)
 8005a12:	1b64      	subs	r4, r4, r5
 8005a14:	10a4      	asrs	r4, r4, #2
 8005a16:	2600      	movs	r6, #0
 8005a18:	42a6      	cmp	r6, r4
 8005a1a:	d109      	bne.n	8005a30 <__libc_init_array+0x24>
 8005a1c:	4d0b      	ldr	r5, [pc, #44]	@ (8005a4c <__libc_init_array+0x40>)
 8005a1e:	4c0c      	ldr	r4, [pc, #48]	@ (8005a50 <__libc_init_array+0x44>)
 8005a20:	f000 fc64 	bl	80062ec <_init>
 8005a24:	1b64      	subs	r4, r4, r5
 8005a26:	10a4      	asrs	r4, r4, #2
 8005a28:	2600      	movs	r6, #0
 8005a2a:	42a6      	cmp	r6, r4
 8005a2c:	d105      	bne.n	8005a3a <__libc_init_array+0x2e>
 8005a2e:	bd70      	pop	{r4, r5, r6, pc}
 8005a30:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a34:	4798      	blx	r3
 8005a36:	3601      	adds	r6, #1
 8005a38:	e7ee      	b.n	8005a18 <__libc_init_array+0xc>
 8005a3a:	f855 3b04 	ldr.w	r3, [r5], #4
 8005a3e:	4798      	blx	r3
 8005a40:	3601      	adds	r6, #1
 8005a42:	e7f2      	b.n	8005a2a <__libc_init_array+0x1e>
 8005a44:	0800646c 	.word	0x0800646c
 8005a48:	0800646c 	.word	0x0800646c
 8005a4c:	0800646c 	.word	0x0800646c
 8005a50:	08006470 	.word	0x08006470

08005a54 <__retarget_lock_acquire_recursive>:
 8005a54:	4770      	bx	lr

08005a56 <__retarget_lock_release_recursive>:
 8005a56:	4770      	bx	lr

08005a58 <memcpy>:
 8005a58:	440a      	add	r2, r1
 8005a5a:	4291      	cmp	r1, r2
 8005a5c:	f100 33ff 	add.w	r3, r0, #4294967295
 8005a60:	d100      	bne.n	8005a64 <memcpy+0xc>
 8005a62:	4770      	bx	lr
 8005a64:	b510      	push	{r4, lr}
 8005a66:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005a6a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005a6e:	4291      	cmp	r1, r2
 8005a70:	d1f9      	bne.n	8005a66 <memcpy+0xe>
 8005a72:	bd10      	pop	{r4, pc}

08005a74 <_free_r>:
 8005a74:	b538      	push	{r3, r4, r5, lr}
 8005a76:	4605      	mov	r5, r0
 8005a78:	2900      	cmp	r1, #0
 8005a7a:	d041      	beq.n	8005b00 <_free_r+0x8c>
 8005a7c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005a80:	1f0c      	subs	r4, r1, #4
 8005a82:	2b00      	cmp	r3, #0
 8005a84:	bfb8      	it	lt
 8005a86:	18e4      	addlt	r4, r4, r3
 8005a88:	f000 f8e0 	bl	8005c4c <__malloc_lock>
 8005a8c:	4a1d      	ldr	r2, [pc, #116]	@ (8005b04 <_free_r+0x90>)
 8005a8e:	6813      	ldr	r3, [r2, #0]
 8005a90:	b933      	cbnz	r3, 8005aa0 <_free_r+0x2c>
 8005a92:	6063      	str	r3, [r4, #4]
 8005a94:	6014      	str	r4, [r2, #0]
 8005a96:	4628      	mov	r0, r5
 8005a98:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005a9c:	f000 b8dc 	b.w	8005c58 <__malloc_unlock>
 8005aa0:	42a3      	cmp	r3, r4
 8005aa2:	d908      	bls.n	8005ab6 <_free_r+0x42>
 8005aa4:	6820      	ldr	r0, [r4, #0]
 8005aa6:	1821      	adds	r1, r4, r0
 8005aa8:	428b      	cmp	r3, r1
 8005aaa:	bf01      	itttt	eq
 8005aac:	6819      	ldreq	r1, [r3, #0]
 8005aae:	685b      	ldreq	r3, [r3, #4]
 8005ab0:	1809      	addeq	r1, r1, r0
 8005ab2:	6021      	streq	r1, [r4, #0]
 8005ab4:	e7ed      	b.n	8005a92 <_free_r+0x1e>
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	685b      	ldr	r3, [r3, #4]
 8005aba:	b10b      	cbz	r3, 8005ac0 <_free_r+0x4c>
 8005abc:	42a3      	cmp	r3, r4
 8005abe:	d9fa      	bls.n	8005ab6 <_free_r+0x42>
 8005ac0:	6811      	ldr	r1, [r2, #0]
 8005ac2:	1850      	adds	r0, r2, r1
 8005ac4:	42a0      	cmp	r0, r4
 8005ac6:	d10b      	bne.n	8005ae0 <_free_r+0x6c>
 8005ac8:	6820      	ldr	r0, [r4, #0]
 8005aca:	4401      	add	r1, r0
 8005acc:	1850      	adds	r0, r2, r1
 8005ace:	4283      	cmp	r3, r0
 8005ad0:	6011      	str	r1, [r2, #0]
 8005ad2:	d1e0      	bne.n	8005a96 <_free_r+0x22>
 8005ad4:	6818      	ldr	r0, [r3, #0]
 8005ad6:	685b      	ldr	r3, [r3, #4]
 8005ad8:	6053      	str	r3, [r2, #4]
 8005ada:	4408      	add	r0, r1
 8005adc:	6010      	str	r0, [r2, #0]
 8005ade:	e7da      	b.n	8005a96 <_free_r+0x22>
 8005ae0:	d902      	bls.n	8005ae8 <_free_r+0x74>
 8005ae2:	230c      	movs	r3, #12
 8005ae4:	602b      	str	r3, [r5, #0]
 8005ae6:	e7d6      	b.n	8005a96 <_free_r+0x22>
 8005ae8:	6820      	ldr	r0, [r4, #0]
 8005aea:	1821      	adds	r1, r4, r0
 8005aec:	428b      	cmp	r3, r1
 8005aee:	bf04      	itt	eq
 8005af0:	6819      	ldreq	r1, [r3, #0]
 8005af2:	685b      	ldreq	r3, [r3, #4]
 8005af4:	6063      	str	r3, [r4, #4]
 8005af6:	bf04      	itt	eq
 8005af8:	1809      	addeq	r1, r1, r0
 8005afa:	6021      	streq	r1, [r4, #0]
 8005afc:	6054      	str	r4, [r2, #4]
 8005afe:	e7ca      	b.n	8005a96 <_free_r+0x22>
 8005b00:	bd38      	pop	{r3, r4, r5, pc}
 8005b02:	bf00      	nop
 8005b04:	200002d0 	.word	0x200002d0

08005b08 <sbrk_aligned>:
 8005b08:	b570      	push	{r4, r5, r6, lr}
 8005b0a:	4e0f      	ldr	r6, [pc, #60]	@ (8005b48 <sbrk_aligned+0x40>)
 8005b0c:	460c      	mov	r4, r1
 8005b0e:	6831      	ldr	r1, [r6, #0]
 8005b10:	4605      	mov	r5, r0
 8005b12:	b911      	cbnz	r1, 8005b1a <sbrk_aligned+0x12>
 8005b14:	f000 fba4 	bl	8006260 <_sbrk_r>
 8005b18:	6030      	str	r0, [r6, #0]
 8005b1a:	4621      	mov	r1, r4
 8005b1c:	4628      	mov	r0, r5
 8005b1e:	f000 fb9f 	bl	8006260 <_sbrk_r>
 8005b22:	1c43      	adds	r3, r0, #1
 8005b24:	d103      	bne.n	8005b2e <sbrk_aligned+0x26>
 8005b26:	f04f 34ff 	mov.w	r4, #4294967295
 8005b2a:	4620      	mov	r0, r4
 8005b2c:	bd70      	pop	{r4, r5, r6, pc}
 8005b2e:	1cc4      	adds	r4, r0, #3
 8005b30:	f024 0403 	bic.w	r4, r4, #3
 8005b34:	42a0      	cmp	r0, r4
 8005b36:	d0f8      	beq.n	8005b2a <sbrk_aligned+0x22>
 8005b38:	1a21      	subs	r1, r4, r0
 8005b3a:	4628      	mov	r0, r5
 8005b3c:	f000 fb90 	bl	8006260 <_sbrk_r>
 8005b40:	3001      	adds	r0, #1
 8005b42:	d1f2      	bne.n	8005b2a <sbrk_aligned+0x22>
 8005b44:	e7ef      	b.n	8005b26 <sbrk_aligned+0x1e>
 8005b46:	bf00      	nop
 8005b48:	200002cc 	.word	0x200002cc

08005b4c <_malloc_r>:
 8005b4c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b50:	1ccd      	adds	r5, r1, #3
 8005b52:	f025 0503 	bic.w	r5, r5, #3
 8005b56:	3508      	adds	r5, #8
 8005b58:	2d0c      	cmp	r5, #12
 8005b5a:	bf38      	it	cc
 8005b5c:	250c      	movcc	r5, #12
 8005b5e:	2d00      	cmp	r5, #0
 8005b60:	4606      	mov	r6, r0
 8005b62:	db01      	blt.n	8005b68 <_malloc_r+0x1c>
 8005b64:	42a9      	cmp	r1, r5
 8005b66:	d904      	bls.n	8005b72 <_malloc_r+0x26>
 8005b68:	230c      	movs	r3, #12
 8005b6a:	6033      	str	r3, [r6, #0]
 8005b6c:	2000      	movs	r0, #0
 8005b6e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b72:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8005c48 <_malloc_r+0xfc>
 8005b76:	f000 f869 	bl	8005c4c <__malloc_lock>
 8005b7a:	f8d8 3000 	ldr.w	r3, [r8]
 8005b7e:	461c      	mov	r4, r3
 8005b80:	bb44      	cbnz	r4, 8005bd4 <_malloc_r+0x88>
 8005b82:	4629      	mov	r1, r5
 8005b84:	4630      	mov	r0, r6
 8005b86:	f7ff ffbf 	bl	8005b08 <sbrk_aligned>
 8005b8a:	1c43      	adds	r3, r0, #1
 8005b8c:	4604      	mov	r4, r0
 8005b8e:	d158      	bne.n	8005c42 <_malloc_r+0xf6>
 8005b90:	f8d8 4000 	ldr.w	r4, [r8]
 8005b94:	4627      	mov	r7, r4
 8005b96:	2f00      	cmp	r7, #0
 8005b98:	d143      	bne.n	8005c22 <_malloc_r+0xd6>
 8005b9a:	2c00      	cmp	r4, #0
 8005b9c:	d04b      	beq.n	8005c36 <_malloc_r+0xea>
 8005b9e:	6823      	ldr	r3, [r4, #0]
 8005ba0:	4639      	mov	r1, r7
 8005ba2:	4630      	mov	r0, r6
 8005ba4:	eb04 0903 	add.w	r9, r4, r3
 8005ba8:	f000 fb5a 	bl	8006260 <_sbrk_r>
 8005bac:	4581      	cmp	r9, r0
 8005bae:	d142      	bne.n	8005c36 <_malloc_r+0xea>
 8005bb0:	6821      	ldr	r1, [r4, #0]
 8005bb2:	1a6d      	subs	r5, r5, r1
 8005bb4:	4629      	mov	r1, r5
 8005bb6:	4630      	mov	r0, r6
 8005bb8:	f7ff ffa6 	bl	8005b08 <sbrk_aligned>
 8005bbc:	3001      	adds	r0, #1
 8005bbe:	d03a      	beq.n	8005c36 <_malloc_r+0xea>
 8005bc0:	6823      	ldr	r3, [r4, #0]
 8005bc2:	442b      	add	r3, r5
 8005bc4:	6023      	str	r3, [r4, #0]
 8005bc6:	f8d8 3000 	ldr.w	r3, [r8]
 8005bca:	685a      	ldr	r2, [r3, #4]
 8005bcc:	bb62      	cbnz	r2, 8005c28 <_malloc_r+0xdc>
 8005bce:	f8c8 7000 	str.w	r7, [r8]
 8005bd2:	e00f      	b.n	8005bf4 <_malloc_r+0xa8>
 8005bd4:	6822      	ldr	r2, [r4, #0]
 8005bd6:	1b52      	subs	r2, r2, r5
 8005bd8:	d420      	bmi.n	8005c1c <_malloc_r+0xd0>
 8005bda:	2a0b      	cmp	r2, #11
 8005bdc:	d917      	bls.n	8005c0e <_malloc_r+0xc2>
 8005bde:	1961      	adds	r1, r4, r5
 8005be0:	42a3      	cmp	r3, r4
 8005be2:	6025      	str	r5, [r4, #0]
 8005be4:	bf18      	it	ne
 8005be6:	6059      	strne	r1, [r3, #4]
 8005be8:	6863      	ldr	r3, [r4, #4]
 8005bea:	bf08      	it	eq
 8005bec:	f8c8 1000 	streq.w	r1, [r8]
 8005bf0:	5162      	str	r2, [r4, r5]
 8005bf2:	604b      	str	r3, [r1, #4]
 8005bf4:	4630      	mov	r0, r6
 8005bf6:	f000 f82f 	bl	8005c58 <__malloc_unlock>
 8005bfa:	f104 000b 	add.w	r0, r4, #11
 8005bfe:	1d23      	adds	r3, r4, #4
 8005c00:	f020 0007 	bic.w	r0, r0, #7
 8005c04:	1ac2      	subs	r2, r0, r3
 8005c06:	bf1c      	itt	ne
 8005c08:	1a1b      	subne	r3, r3, r0
 8005c0a:	50a3      	strne	r3, [r4, r2]
 8005c0c:	e7af      	b.n	8005b6e <_malloc_r+0x22>
 8005c0e:	6862      	ldr	r2, [r4, #4]
 8005c10:	42a3      	cmp	r3, r4
 8005c12:	bf0c      	ite	eq
 8005c14:	f8c8 2000 	streq.w	r2, [r8]
 8005c18:	605a      	strne	r2, [r3, #4]
 8005c1a:	e7eb      	b.n	8005bf4 <_malloc_r+0xa8>
 8005c1c:	4623      	mov	r3, r4
 8005c1e:	6864      	ldr	r4, [r4, #4]
 8005c20:	e7ae      	b.n	8005b80 <_malloc_r+0x34>
 8005c22:	463c      	mov	r4, r7
 8005c24:	687f      	ldr	r7, [r7, #4]
 8005c26:	e7b6      	b.n	8005b96 <_malloc_r+0x4a>
 8005c28:	461a      	mov	r2, r3
 8005c2a:	685b      	ldr	r3, [r3, #4]
 8005c2c:	42a3      	cmp	r3, r4
 8005c2e:	d1fb      	bne.n	8005c28 <_malloc_r+0xdc>
 8005c30:	2300      	movs	r3, #0
 8005c32:	6053      	str	r3, [r2, #4]
 8005c34:	e7de      	b.n	8005bf4 <_malloc_r+0xa8>
 8005c36:	230c      	movs	r3, #12
 8005c38:	6033      	str	r3, [r6, #0]
 8005c3a:	4630      	mov	r0, r6
 8005c3c:	f000 f80c 	bl	8005c58 <__malloc_unlock>
 8005c40:	e794      	b.n	8005b6c <_malloc_r+0x20>
 8005c42:	6005      	str	r5, [r0, #0]
 8005c44:	e7d6      	b.n	8005bf4 <_malloc_r+0xa8>
 8005c46:	bf00      	nop
 8005c48:	200002d0 	.word	0x200002d0

08005c4c <__malloc_lock>:
 8005c4c:	4801      	ldr	r0, [pc, #4]	@ (8005c54 <__malloc_lock+0x8>)
 8005c4e:	f7ff bf01 	b.w	8005a54 <__retarget_lock_acquire_recursive>
 8005c52:	bf00      	nop
 8005c54:	200002c8 	.word	0x200002c8

08005c58 <__malloc_unlock>:
 8005c58:	4801      	ldr	r0, [pc, #4]	@ (8005c60 <__malloc_unlock+0x8>)
 8005c5a:	f7ff befc 	b.w	8005a56 <__retarget_lock_release_recursive>
 8005c5e:	bf00      	nop
 8005c60:	200002c8 	.word	0x200002c8

08005c64 <__ssputs_r>:
 8005c64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005c68:	688e      	ldr	r6, [r1, #8]
 8005c6a:	461f      	mov	r7, r3
 8005c6c:	42be      	cmp	r6, r7
 8005c6e:	680b      	ldr	r3, [r1, #0]
 8005c70:	4682      	mov	sl, r0
 8005c72:	460c      	mov	r4, r1
 8005c74:	4690      	mov	r8, r2
 8005c76:	d82d      	bhi.n	8005cd4 <__ssputs_r+0x70>
 8005c78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8005c7c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8005c80:	d026      	beq.n	8005cd0 <__ssputs_r+0x6c>
 8005c82:	6965      	ldr	r5, [r4, #20]
 8005c84:	6909      	ldr	r1, [r1, #16]
 8005c86:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8005c8a:	eba3 0901 	sub.w	r9, r3, r1
 8005c8e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8005c92:	1c7b      	adds	r3, r7, #1
 8005c94:	444b      	add	r3, r9
 8005c96:	106d      	asrs	r5, r5, #1
 8005c98:	429d      	cmp	r5, r3
 8005c9a:	bf38      	it	cc
 8005c9c:	461d      	movcc	r5, r3
 8005c9e:	0553      	lsls	r3, r2, #21
 8005ca0:	d527      	bpl.n	8005cf2 <__ssputs_r+0x8e>
 8005ca2:	4629      	mov	r1, r5
 8005ca4:	f7ff ff52 	bl	8005b4c <_malloc_r>
 8005ca8:	4606      	mov	r6, r0
 8005caa:	b360      	cbz	r0, 8005d06 <__ssputs_r+0xa2>
 8005cac:	6921      	ldr	r1, [r4, #16]
 8005cae:	464a      	mov	r2, r9
 8005cb0:	f7ff fed2 	bl	8005a58 <memcpy>
 8005cb4:	89a3      	ldrh	r3, [r4, #12]
 8005cb6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8005cba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005cbe:	81a3      	strh	r3, [r4, #12]
 8005cc0:	6126      	str	r6, [r4, #16]
 8005cc2:	6165      	str	r5, [r4, #20]
 8005cc4:	444e      	add	r6, r9
 8005cc6:	eba5 0509 	sub.w	r5, r5, r9
 8005cca:	6026      	str	r6, [r4, #0]
 8005ccc:	60a5      	str	r5, [r4, #8]
 8005cce:	463e      	mov	r6, r7
 8005cd0:	42be      	cmp	r6, r7
 8005cd2:	d900      	bls.n	8005cd6 <__ssputs_r+0x72>
 8005cd4:	463e      	mov	r6, r7
 8005cd6:	6820      	ldr	r0, [r4, #0]
 8005cd8:	4632      	mov	r2, r6
 8005cda:	4641      	mov	r1, r8
 8005cdc:	f000 faa6 	bl	800622c <memmove>
 8005ce0:	68a3      	ldr	r3, [r4, #8]
 8005ce2:	1b9b      	subs	r3, r3, r6
 8005ce4:	60a3      	str	r3, [r4, #8]
 8005ce6:	6823      	ldr	r3, [r4, #0]
 8005ce8:	4433      	add	r3, r6
 8005cea:	6023      	str	r3, [r4, #0]
 8005cec:	2000      	movs	r0, #0
 8005cee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005cf2:	462a      	mov	r2, r5
 8005cf4:	f000 fac4 	bl	8006280 <_realloc_r>
 8005cf8:	4606      	mov	r6, r0
 8005cfa:	2800      	cmp	r0, #0
 8005cfc:	d1e0      	bne.n	8005cc0 <__ssputs_r+0x5c>
 8005cfe:	6921      	ldr	r1, [r4, #16]
 8005d00:	4650      	mov	r0, sl
 8005d02:	f7ff feb7 	bl	8005a74 <_free_r>
 8005d06:	230c      	movs	r3, #12
 8005d08:	f8ca 3000 	str.w	r3, [sl]
 8005d0c:	89a3      	ldrh	r3, [r4, #12]
 8005d0e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005d12:	81a3      	strh	r3, [r4, #12]
 8005d14:	f04f 30ff 	mov.w	r0, #4294967295
 8005d18:	e7e9      	b.n	8005cee <__ssputs_r+0x8a>
	...

08005d1c <_svfiprintf_r>:
 8005d1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d20:	4698      	mov	r8, r3
 8005d22:	898b      	ldrh	r3, [r1, #12]
 8005d24:	061b      	lsls	r3, r3, #24
 8005d26:	b09d      	sub	sp, #116	@ 0x74
 8005d28:	4607      	mov	r7, r0
 8005d2a:	460d      	mov	r5, r1
 8005d2c:	4614      	mov	r4, r2
 8005d2e:	d510      	bpl.n	8005d52 <_svfiprintf_r+0x36>
 8005d30:	690b      	ldr	r3, [r1, #16]
 8005d32:	b973      	cbnz	r3, 8005d52 <_svfiprintf_r+0x36>
 8005d34:	2140      	movs	r1, #64	@ 0x40
 8005d36:	f7ff ff09 	bl	8005b4c <_malloc_r>
 8005d3a:	6028      	str	r0, [r5, #0]
 8005d3c:	6128      	str	r0, [r5, #16]
 8005d3e:	b930      	cbnz	r0, 8005d4e <_svfiprintf_r+0x32>
 8005d40:	230c      	movs	r3, #12
 8005d42:	603b      	str	r3, [r7, #0]
 8005d44:	f04f 30ff 	mov.w	r0, #4294967295
 8005d48:	b01d      	add	sp, #116	@ 0x74
 8005d4a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005d4e:	2340      	movs	r3, #64	@ 0x40
 8005d50:	616b      	str	r3, [r5, #20]
 8005d52:	2300      	movs	r3, #0
 8005d54:	9309      	str	r3, [sp, #36]	@ 0x24
 8005d56:	2320      	movs	r3, #32
 8005d58:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8005d5c:	f8cd 800c 	str.w	r8, [sp, #12]
 8005d60:	2330      	movs	r3, #48	@ 0x30
 8005d62:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8005f00 <_svfiprintf_r+0x1e4>
 8005d66:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8005d6a:	f04f 0901 	mov.w	r9, #1
 8005d6e:	4623      	mov	r3, r4
 8005d70:	469a      	mov	sl, r3
 8005d72:	f813 2b01 	ldrb.w	r2, [r3], #1
 8005d76:	b10a      	cbz	r2, 8005d7c <_svfiprintf_r+0x60>
 8005d78:	2a25      	cmp	r2, #37	@ 0x25
 8005d7a:	d1f9      	bne.n	8005d70 <_svfiprintf_r+0x54>
 8005d7c:	ebba 0b04 	subs.w	fp, sl, r4
 8005d80:	d00b      	beq.n	8005d9a <_svfiprintf_r+0x7e>
 8005d82:	465b      	mov	r3, fp
 8005d84:	4622      	mov	r2, r4
 8005d86:	4629      	mov	r1, r5
 8005d88:	4638      	mov	r0, r7
 8005d8a:	f7ff ff6b 	bl	8005c64 <__ssputs_r>
 8005d8e:	3001      	adds	r0, #1
 8005d90:	f000 80a7 	beq.w	8005ee2 <_svfiprintf_r+0x1c6>
 8005d94:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005d96:	445a      	add	r2, fp
 8005d98:	9209      	str	r2, [sp, #36]	@ 0x24
 8005d9a:	f89a 3000 	ldrb.w	r3, [sl]
 8005d9e:	2b00      	cmp	r3, #0
 8005da0:	f000 809f 	beq.w	8005ee2 <_svfiprintf_r+0x1c6>
 8005da4:	2300      	movs	r3, #0
 8005da6:	f04f 32ff 	mov.w	r2, #4294967295
 8005daa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005dae:	f10a 0a01 	add.w	sl, sl, #1
 8005db2:	9304      	str	r3, [sp, #16]
 8005db4:	9307      	str	r3, [sp, #28]
 8005db6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8005dba:	931a      	str	r3, [sp, #104]	@ 0x68
 8005dbc:	4654      	mov	r4, sl
 8005dbe:	2205      	movs	r2, #5
 8005dc0:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005dc4:	484e      	ldr	r0, [pc, #312]	@ (8005f00 <_svfiprintf_r+0x1e4>)
 8005dc6:	f7fa f9e3 	bl	8000190 <memchr>
 8005dca:	9a04      	ldr	r2, [sp, #16]
 8005dcc:	b9d8      	cbnz	r0, 8005e06 <_svfiprintf_r+0xea>
 8005dce:	06d0      	lsls	r0, r2, #27
 8005dd0:	bf44      	itt	mi
 8005dd2:	2320      	movmi	r3, #32
 8005dd4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005dd8:	0711      	lsls	r1, r2, #28
 8005dda:	bf44      	itt	mi
 8005ddc:	232b      	movmi	r3, #43	@ 0x2b
 8005dde:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005de2:	f89a 3000 	ldrb.w	r3, [sl]
 8005de6:	2b2a      	cmp	r3, #42	@ 0x2a
 8005de8:	d015      	beq.n	8005e16 <_svfiprintf_r+0xfa>
 8005dea:	9a07      	ldr	r2, [sp, #28]
 8005dec:	4654      	mov	r4, sl
 8005dee:	2000      	movs	r0, #0
 8005df0:	f04f 0c0a 	mov.w	ip, #10
 8005df4:	4621      	mov	r1, r4
 8005df6:	f811 3b01 	ldrb.w	r3, [r1], #1
 8005dfa:	3b30      	subs	r3, #48	@ 0x30
 8005dfc:	2b09      	cmp	r3, #9
 8005dfe:	d94b      	bls.n	8005e98 <_svfiprintf_r+0x17c>
 8005e00:	b1b0      	cbz	r0, 8005e30 <_svfiprintf_r+0x114>
 8005e02:	9207      	str	r2, [sp, #28]
 8005e04:	e014      	b.n	8005e30 <_svfiprintf_r+0x114>
 8005e06:	eba0 0308 	sub.w	r3, r0, r8
 8005e0a:	fa09 f303 	lsl.w	r3, r9, r3
 8005e0e:	4313      	orrs	r3, r2
 8005e10:	9304      	str	r3, [sp, #16]
 8005e12:	46a2      	mov	sl, r4
 8005e14:	e7d2      	b.n	8005dbc <_svfiprintf_r+0xa0>
 8005e16:	9b03      	ldr	r3, [sp, #12]
 8005e18:	1d19      	adds	r1, r3, #4
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	9103      	str	r1, [sp, #12]
 8005e1e:	2b00      	cmp	r3, #0
 8005e20:	bfbb      	ittet	lt
 8005e22:	425b      	neglt	r3, r3
 8005e24:	f042 0202 	orrlt.w	r2, r2, #2
 8005e28:	9307      	strge	r3, [sp, #28]
 8005e2a:	9307      	strlt	r3, [sp, #28]
 8005e2c:	bfb8      	it	lt
 8005e2e:	9204      	strlt	r2, [sp, #16]
 8005e30:	7823      	ldrb	r3, [r4, #0]
 8005e32:	2b2e      	cmp	r3, #46	@ 0x2e
 8005e34:	d10a      	bne.n	8005e4c <_svfiprintf_r+0x130>
 8005e36:	7863      	ldrb	r3, [r4, #1]
 8005e38:	2b2a      	cmp	r3, #42	@ 0x2a
 8005e3a:	d132      	bne.n	8005ea2 <_svfiprintf_r+0x186>
 8005e3c:	9b03      	ldr	r3, [sp, #12]
 8005e3e:	1d1a      	adds	r2, r3, #4
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	9203      	str	r2, [sp, #12]
 8005e44:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8005e48:	3402      	adds	r4, #2
 8005e4a:	9305      	str	r3, [sp, #20]
 8005e4c:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8005f04 <_svfiprintf_r+0x1e8>
 8005e50:	7821      	ldrb	r1, [r4, #0]
 8005e52:	2203      	movs	r2, #3
 8005e54:	4650      	mov	r0, sl
 8005e56:	f7fa f99b 	bl	8000190 <memchr>
 8005e5a:	b138      	cbz	r0, 8005e6c <_svfiprintf_r+0x150>
 8005e5c:	9b04      	ldr	r3, [sp, #16]
 8005e5e:	eba0 000a 	sub.w	r0, r0, sl
 8005e62:	2240      	movs	r2, #64	@ 0x40
 8005e64:	4082      	lsls	r2, r0
 8005e66:	4313      	orrs	r3, r2
 8005e68:	3401      	adds	r4, #1
 8005e6a:	9304      	str	r3, [sp, #16]
 8005e6c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005e70:	4825      	ldr	r0, [pc, #148]	@ (8005f08 <_svfiprintf_r+0x1ec>)
 8005e72:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8005e76:	2206      	movs	r2, #6
 8005e78:	f7fa f98a 	bl	8000190 <memchr>
 8005e7c:	2800      	cmp	r0, #0
 8005e7e:	d036      	beq.n	8005eee <_svfiprintf_r+0x1d2>
 8005e80:	4b22      	ldr	r3, [pc, #136]	@ (8005f0c <_svfiprintf_r+0x1f0>)
 8005e82:	bb1b      	cbnz	r3, 8005ecc <_svfiprintf_r+0x1b0>
 8005e84:	9b03      	ldr	r3, [sp, #12]
 8005e86:	3307      	adds	r3, #7
 8005e88:	f023 0307 	bic.w	r3, r3, #7
 8005e8c:	3308      	adds	r3, #8
 8005e8e:	9303      	str	r3, [sp, #12]
 8005e90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e92:	4433      	add	r3, r6
 8005e94:	9309      	str	r3, [sp, #36]	@ 0x24
 8005e96:	e76a      	b.n	8005d6e <_svfiprintf_r+0x52>
 8005e98:	fb0c 3202 	mla	r2, ip, r2, r3
 8005e9c:	460c      	mov	r4, r1
 8005e9e:	2001      	movs	r0, #1
 8005ea0:	e7a8      	b.n	8005df4 <_svfiprintf_r+0xd8>
 8005ea2:	2300      	movs	r3, #0
 8005ea4:	3401      	adds	r4, #1
 8005ea6:	9305      	str	r3, [sp, #20]
 8005ea8:	4619      	mov	r1, r3
 8005eaa:	f04f 0c0a 	mov.w	ip, #10
 8005eae:	4620      	mov	r0, r4
 8005eb0:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005eb4:	3a30      	subs	r2, #48	@ 0x30
 8005eb6:	2a09      	cmp	r2, #9
 8005eb8:	d903      	bls.n	8005ec2 <_svfiprintf_r+0x1a6>
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d0c6      	beq.n	8005e4c <_svfiprintf_r+0x130>
 8005ebe:	9105      	str	r1, [sp, #20]
 8005ec0:	e7c4      	b.n	8005e4c <_svfiprintf_r+0x130>
 8005ec2:	fb0c 2101 	mla	r1, ip, r1, r2
 8005ec6:	4604      	mov	r4, r0
 8005ec8:	2301      	movs	r3, #1
 8005eca:	e7f0      	b.n	8005eae <_svfiprintf_r+0x192>
 8005ecc:	ab03      	add	r3, sp, #12
 8005ece:	9300      	str	r3, [sp, #0]
 8005ed0:	462a      	mov	r2, r5
 8005ed2:	4b0f      	ldr	r3, [pc, #60]	@ (8005f10 <_svfiprintf_r+0x1f4>)
 8005ed4:	a904      	add	r1, sp, #16
 8005ed6:	4638      	mov	r0, r7
 8005ed8:	f3af 8000 	nop.w
 8005edc:	1c42      	adds	r2, r0, #1
 8005ede:	4606      	mov	r6, r0
 8005ee0:	d1d6      	bne.n	8005e90 <_svfiprintf_r+0x174>
 8005ee2:	89ab      	ldrh	r3, [r5, #12]
 8005ee4:	065b      	lsls	r3, r3, #25
 8005ee6:	f53f af2d 	bmi.w	8005d44 <_svfiprintf_r+0x28>
 8005eea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005eec:	e72c      	b.n	8005d48 <_svfiprintf_r+0x2c>
 8005eee:	ab03      	add	r3, sp, #12
 8005ef0:	9300      	str	r3, [sp, #0]
 8005ef2:	462a      	mov	r2, r5
 8005ef4:	4b06      	ldr	r3, [pc, #24]	@ (8005f10 <_svfiprintf_r+0x1f4>)
 8005ef6:	a904      	add	r1, sp, #16
 8005ef8:	4638      	mov	r0, r7
 8005efa:	f000 f879 	bl	8005ff0 <_printf_i>
 8005efe:	e7ed      	b.n	8005edc <_svfiprintf_r+0x1c0>
 8005f00:	0800642f 	.word	0x0800642f
 8005f04:	08006435 	.word	0x08006435
 8005f08:	08006439 	.word	0x08006439
 8005f0c:	00000000 	.word	0x00000000
 8005f10:	08005c65 	.word	0x08005c65

08005f14 <_printf_common>:
 8005f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005f18:	4616      	mov	r6, r2
 8005f1a:	4698      	mov	r8, r3
 8005f1c:	688a      	ldr	r2, [r1, #8]
 8005f1e:	690b      	ldr	r3, [r1, #16]
 8005f20:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8005f24:	4293      	cmp	r3, r2
 8005f26:	bfb8      	it	lt
 8005f28:	4613      	movlt	r3, r2
 8005f2a:	6033      	str	r3, [r6, #0]
 8005f2c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8005f30:	4607      	mov	r7, r0
 8005f32:	460c      	mov	r4, r1
 8005f34:	b10a      	cbz	r2, 8005f3a <_printf_common+0x26>
 8005f36:	3301      	adds	r3, #1
 8005f38:	6033      	str	r3, [r6, #0]
 8005f3a:	6823      	ldr	r3, [r4, #0]
 8005f3c:	0699      	lsls	r1, r3, #26
 8005f3e:	bf42      	ittt	mi
 8005f40:	6833      	ldrmi	r3, [r6, #0]
 8005f42:	3302      	addmi	r3, #2
 8005f44:	6033      	strmi	r3, [r6, #0]
 8005f46:	6825      	ldr	r5, [r4, #0]
 8005f48:	f015 0506 	ands.w	r5, r5, #6
 8005f4c:	d106      	bne.n	8005f5c <_printf_common+0x48>
 8005f4e:	f104 0a19 	add.w	sl, r4, #25
 8005f52:	68e3      	ldr	r3, [r4, #12]
 8005f54:	6832      	ldr	r2, [r6, #0]
 8005f56:	1a9b      	subs	r3, r3, r2
 8005f58:	42ab      	cmp	r3, r5
 8005f5a:	dc26      	bgt.n	8005faa <_printf_common+0x96>
 8005f5c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005f60:	6822      	ldr	r2, [r4, #0]
 8005f62:	3b00      	subs	r3, #0
 8005f64:	bf18      	it	ne
 8005f66:	2301      	movne	r3, #1
 8005f68:	0692      	lsls	r2, r2, #26
 8005f6a:	d42b      	bmi.n	8005fc4 <_printf_common+0xb0>
 8005f6c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005f70:	4641      	mov	r1, r8
 8005f72:	4638      	mov	r0, r7
 8005f74:	47c8      	blx	r9
 8005f76:	3001      	adds	r0, #1
 8005f78:	d01e      	beq.n	8005fb8 <_printf_common+0xa4>
 8005f7a:	6823      	ldr	r3, [r4, #0]
 8005f7c:	6922      	ldr	r2, [r4, #16]
 8005f7e:	f003 0306 	and.w	r3, r3, #6
 8005f82:	2b04      	cmp	r3, #4
 8005f84:	bf02      	ittt	eq
 8005f86:	68e5      	ldreq	r5, [r4, #12]
 8005f88:	6833      	ldreq	r3, [r6, #0]
 8005f8a:	1aed      	subeq	r5, r5, r3
 8005f8c:	68a3      	ldr	r3, [r4, #8]
 8005f8e:	bf0c      	ite	eq
 8005f90:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005f94:	2500      	movne	r5, #0
 8005f96:	4293      	cmp	r3, r2
 8005f98:	bfc4      	itt	gt
 8005f9a:	1a9b      	subgt	r3, r3, r2
 8005f9c:	18ed      	addgt	r5, r5, r3
 8005f9e:	2600      	movs	r6, #0
 8005fa0:	341a      	adds	r4, #26
 8005fa2:	42b5      	cmp	r5, r6
 8005fa4:	d11a      	bne.n	8005fdc <_printf_common+0xc8>
 8005fa6:	2000      	movs	r0, #0
 8005fa8:	e008      	b.n	8005fbc <_printf_common+0xa8>
 8005faa:	2301      	movs	r3, #1
 8005fac:	4652      	mov	r2, sl
 8005fae:	4641      	mov	r1, r8
 8005fb0:	4638      	mov	r0, r7
 8005fb2:	47c8      	blx	r9
 8005fb4:	3001      	adds	r0, #1
 8005fb6:	d103      	bne.n	8005fc0 <_printf_common+0xac>
 8005fb8:	f04f 30ff 	mov.w	r0, #4294967295
 8005fbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005fc0:	3501      	adds	r5, #1
 8005fc2:	e7c6      	b.n	8005f52 <_printf_common+0x3e>
 8005fc4:	18e1      	adds	r1, r4, r3
 8005fc6:	1c5a      	adds	r2, r3, #1
 8005fc8:	2030      	movs	r0, #48	@ 0x30
 8005fca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8005fce:	4422      	add	r2, r4
 8005fd0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005fd4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005fd8:	3302      	adds	r3, #2
 8005fda:	e7c7      	b.n	8005f6c <_printf_common+0x58>
 8005fdc:	2301      	movs	r3, #1
 8005fde:	4622      	mov	r2, r4
 8005fe0:	4641      	mov	r1, r8
 8005fe2:	4638      	mov	r0, r7
 8005fe4:	47c8      	blx	r9
 8005fe6:	3001      	adds	r0, #1
 8005fe8:	d0e6      	beq.n	8005fb8 <_printf_common+0xa4>
 8005fea:	3601      	adds	r6, #1
 8005fec:	e7d9      	b.n	8005fa2 <_printf_common+0x8e>
	...

08005ff0 <_printf_i>:
 8005ff0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005ff4:	7e0f      	ldrb	r7, [r1, #24]
 8005ff6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005ff8:	2f78      	cmp	r7, #120	@ 0x78
 8005ffa:	4691      	mov	r9, r2
 8005ffc:	4680      	mov	r8, r0
 8005ffe:	460c      	mov	r4, r1
 8006000:	469a      	mov	sl, r3
 8006002:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006006:	d807      	bhi.n	8006018 <_printf_i+0x28>
 8006008:	2f62      	cmp	r7, #98	@ 0x62
 800600a:	d80a      	bhi.n	8006022 <_printf_i+0x32>
 800600c:	2f00      	cmp	r7, #0
 800600e:	f000 80d1 	beq.w	80061b4 <_printf_i+0x1c4>
 8006012:	2f58      	cmp	r7, #88	@ 0x58
 8006014:	f000 80b8 	beq.w	8006188 <_printf_i+0x198>
 8006018:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800601c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006020:	e03a      	b.n	8006098 <_printf_i+0xa8>
 8006022:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006026:	2b15      	cmp	r3, #21
 8006028:	d8f6      	bhi.n	8006018 <_printf_i+0x28>
 800602a:	a101      	add	r1, pc, #4	@ (adr r1, 8006030 <_printf_i+0x40>)
 800602c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006030:	08006089 	.word	0x08006089
 8006034:	0800609d 	.word	0x0800609d
 8006038:	08006019 	.word	0x08006019
 800603c:	08006019 	.word	0x08006019
 8006040:	08006019 	.word	0x08006019
 8006044:	08006019 	.word	0x08006019
 8006048:	0800609d 	.word	0x0800609d
 800604c:	08006019 	.word	0x08006019
 8006050:	08006019 	.word	0x08006019
 8006054:	08006019 	.word	0x08006019
 8006058:	08006019 	.word	0x08006019
 800605c:	0800619b 	.word	0x0800619b
 8006060:	080060c7 	.word	0x080060c7
 8006064:	08006155 	.word	0x08006155
 8006068:	08006019 	.word	0x08006019
 800606c:	08006019 	.word	0x08006019
 8006070:	080061bd 	.word	0x080061bd
 8006074:	08006019 	.word	0x08006019
 8006078:	080060c7 	.word	0x080060c7
 800607c:	08006019 	.word	0x08006019
 8006080:	08006019 	.word	0x08006019
 8006084:	0800615d 	.word	0x0800615d
 8006088:	6833      	ldr	r3, [r6, #0]
 800608a:	1d1a      	adds	r2, r3, #4
 800608c:	681b      	ldr	r3, [r3, #0]
 800608e:	6032      	str	r2, [r6, #0]
 8006090:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006094:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006098:	2301      	movs	r3, #1
 800609a:	e09c      	b.n	80061d6 <_printf_i+0x1e6>
 800609c:	6833      	ldr	r3, [r6, #0]
 800609e:	6820      	ldr	r0, [r4, #0]
 80060a0:	1d19      	adds	r1, r3, #4
 80060a2:	6031      	str	r1, [r6, #0]
 80060a4:	0606      	lsls	r6, r0, #24
 80060a6:	d501      	bpl.n	80060ac <_printf_i+0xbc>
 80060a8:	681d      	ldr	r5, [r3, #0]
 80060aa:	e003      	b.n	80060b4 <_printf_i+0xc4>
 80060ac:	0645      	lsls	r5, r0, #25
 80060ae:	d5fb      	bpl.n	80060a8 <_printf_i+0xb8>
 80060b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 80060b4:	2d00      	cmp	r5, #0
 80060b6:	da03      	bge.n	80060c0 <_printf_i+0xd0>
 80060b8:	232d      	movs	r3, #45	@ 0x2d
 80060ba:	426d      	negs	r5, r5
 80060bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80060c0:	4858      	ldr	r0, [pc, #352]	@ (8006224 <_printf_i+0x234>)
 80060c2:	230a      	movs	r3, #10
 80060c4:	e011      	b.n	80060ea <_printf_i+0xfa>
 80060c6:	6821      	ldr	r1, [r4, #0]
 80060c8:	6833      	ldr	r3, [r6, #0]
 80060ca:	0608      	lsls	r0, r1, #24
 80060cc:	f853 5b04 	ldr.w	r5, [r3], #4
 80060d0:	d402      	bmi.n	80060d8 <_printf_i+0xe8>
 80060d2:	0649      	lsls	r1, r1, #25
 80060d4:	bf48      	it	mi
 80060d6:	b2ad      	uxthmi	r5, r5
 80060d8:	2f6f      	cmp	r7, #111	@ 0x6f
 80060da:	4852      	ldr	r0, [pc, #328]	@ (8006224 <_printf_i+0x234>)
 80060dc:	6033      	str	r3, [r6, #0]
 80060de:	bf14      	ite	ne
 80060e0:	230a      	movne	r3, #10
 80060e2:	2308      	moveq	r3, #8
 80060e4:	2100      	movs	r1, #0
 80060e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 80060ea:	6866      	ldr	r6, [r4, #4]
 80060ec:	60a6      	str	r6, [r4, #8]
 80060ee:	2e00      	cmp	r6, #0
 80060f0:	db05      	blt.n	80060fe <_printf_i+0x10e>
 80060f2:	6821      	ldr	r1, [r4, #0]
 80060f4:	432e      	orrs	r6, r5
 80060f6:	f021 0104 	bic.w	r1, r1, #4
 80060fa:	6021      	str	r1, [r4, #0]
 80060fc:	d04b      	beq.n	8006196 <_printf_i+0x1a6>
 80060fe:	4616      	mov	r6, r2
 8006100:	fbb5 f1f3 	udiv	r1, r5, r3
 8006104:	fb03 5711 	mls	r7, r3, r1, r5
 8006108:	5dc7      	ldrb	r7, [r0, r7]
 800610a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800610e:	462f      	mov	r7, r5
 8006110:	42bb      	cmp	r3, r7
 8006112:	460d      	mov	r5, r1
 8006114:	d9f4      	bls.n	8006100 <_printf_i+0x110>
 8006116:	2b08      	cmp	r3, #8
 8006118:	d10b      	bne.n	8006132 <_printf_i+0x142>
 800611a:	6823      	ldr	r3, [r4, #0]
 800611c:	07df      	lsls	r7, r3, #31
 800611e:	d508      	bpl.n	8006132 <_printf_i+0x142>
 8006120:	6923      	ldr	r3, [r4, #16]
 8006122:	6861      	ldr	r1, [r4, #4]
 8006124:	4299      	cmp	r1, r3
 8006126:	bfde      	ittt	le
 8006128:	2330      	movle	r3, #48	@ 0x30
 800612a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800612e:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006132:	1b92      	subs	r2, r2, r6
 8006134:	6122      	str	r2, [r4, #16]
 8006136:	f8cd a000 	str.w	sl, [sp]
 800613a:	464b      	mov	r3, r9
 800613c:	aa03      	add	r2, sp, #12
 800613e:	4621      	mov	r1, r4
 8006140:	4640      	mov	r0, r8
 8006142:	f7ff fee7 	bl	8005f14 <_printf_common>
 8006146:	3001      	adds	r0, #1
 8006148:	d14a      	bne.n	80061e0 <_printf_i+0x1f0>
 800614a:	f04f 30ff 	mov.w	r0, #4294967295
 800614e:	b004      	add	sp, #16
 8006150:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006154:	6823      	ldr	r3, [r4, #0]
 8006156:	f043 0320 	orr.w	r3, r3, #32
 800615a:	6023      	str	r3, [r4, #0]
 800615c:	4832      	ldr	r0, [pc, #200]	@ (8006228 <_printf_i+0x238>)
 800615e:	2778      	movs	r7, #120	@ 0x78
 8006160:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006164:	6823      	ldr	r3, [r4, #0]
 8006166:	6831      	ldr	r1, [r6, #0]
 8006168:	061f      	lsls	r7, r3, #24
 800616a:	f851 5b04 	ldr.w	r5, [r1], #4
 800616e:	d402      	bmi.n	8006176 <_printf_i+0x186>
 8006170:	065f      	lsls	r7, r3, #25
 8006172:	bf48      	it	mi
 8006174:	b2ad      	uxthmi	r5, r5
 8006176:	6031      	str	r1, [r6, #0]
 8006178:	07d9      	lsls	r1, r3, #31
 800617a:	bf44      	itt	mi
 800617c:	f043 0320 	orrmi.w	r3, r3, #32
 8006180:	6023      	strmi	r3, [r4, #0]
 8006182:	b11d      	cbz	r5, 800618c <_printf_i+0x19c>
 8006184:	2310      	movs	r3, #16
 8006186:	e7ad      	b.n	80060e4 <_printf_i+0xf4>
 8006188:	4826      	ldr	r0, [pc, #152]	@ (8006224 <_printf_i+0x234>)
 800618a:	e7e9      	b.n	8006160 <_printf_i+0x170>
 800618c:	6823      	ldr	r3, [r4, #0]
 800618e:	f023 0320 	bic.w	r3, r3, #32
 8006192:	6023      	str	r3, [r4, #0]
 8006194:	e7f6      	b.n	8006184 <_printf_i+0x194>
 8006196:	4616      	mov	r6, r2
 8006198:	e7bd      	b.n	8006116 <_printf_i+0x126>
 800619a:	6833      	ldr	r3, [r6, #0]
 800619c:	6825      	ldr	r5, [r4, #0]
 800619e:	6961      	ldr	r1, [r4, #20]
 80061a0:	1d18      	adds	r0, r3, #4
 80061a2:	6030      	str	r0, [r6, #0]
 80061a4:	062e      	lsls	r6, r5, #24
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	d501      	bpl.n	80061ae <_printf_i+0x1be>
 80061aa:	6019      	str	r1, [r3, #0]
 80061ac:	e002      	b.n	80061b4 <_printf_i+0x1c4>
 80061ae:	0668      	lsls	r0, r5, #25
 80061b0:	d5fb      	bpl.n	80061aa <_printf_i+0x1ba>
 80061b2:	8019      	strh	r1, [r3, #0]
 80061b4:	2300      	movs	r3, #0
 80061b6:	6123      	str	r3, [r4, #16]
 80061b8:	4616      	mov	r6, r2
 80061ba:	e7bc      	b.n	8006136 <_printf_i+0x146>
 80061bc:	6833      	ldr	r3, [r6, #0]
 80061be:	1d1a      	adds	r2, r3, #4
 80061c0:	6032      	str	r2, [r6, #0]
 80061c2:	681e      	ldr	r6, [r3, #0]
 80061c4:	6862      	ldr	r2, [r4, #4]
 80061c6:	2100      	movs	r1, #0
 80061c8:	4630      	mov	r0, r6
 80061ca:	f7f9 ffe1 	bl	8000190 <memchr>
 80061ce:	b108      	cbz	r0, 80061d4 <_printf_i+0x1e4>
 80061d0:	1b80      	subs	r0, r0, r6
 80061d2:	6060      	str	r0, [r4, #4]
 80061d4:	6863      	ldr	r3, [r4, #4]
 80061d6:	6123      	str	r3, [r4, #16]
 80061d8:	2300      	movs	r3, #0
 80061da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80061de:	e7aa      	b.n	8006136 <_printf_i+0x146>
 80061e0:	6923      	ldr	r3, [r4, #16]
 80061e2:	4632      	mov	r2, r6
 80061e4:	4649      	mov	r1, r9
 80061e6:	4640      	mov	r0, r8
 80061e8:	47d0      	blx	sl
 80061ea:	3001      	adds	r0, #1
 80061ec:	d0ad      	beq.n	800614a <_printf_i+0x15a>
 80061ee:	6823      	ldr	r3, [r4, #0]
 80061f0:	079b      	lsls	r3, r3, #30
 80061f2:	d413      	bmi.n	800621c <_printf_i+0x22c>
 80061f4:	68e0      	ldr	r0, [r4, #12]
 80061f6:	9b03      	ldr	r3, [sp, #12]
 80061f8:	4298      	cmp	r0, r3
 80061fa:	bfb8      	it	lt
 80061fc:	4618      	movlt	r0, r3
 80061fe:	e7a6      	b.n	800614e <_printf_i+0x15e>
 8006200:	2301      	movs	r3, #1
 8006202:	4632      	mov	r2, r6
 8006204:	4649      	mov	r1, r9
 8006206:	4640      	mov	r0, r8
 8006208:	47d0      	blx	sl
 800620a:	3001      	adds	r0, #1
 800620c:	d09d      	beq.n	800614a <_printf_i+0x15a>
 800620e:	3501      	adds	r5, #1
 8006210:	68e3      	ldr	r3, [r4, #12]
 8006212:	9903      	ldr	r1, [sp, #12]
 8006214:	1a5b      	subs	r3, r3, r1
 8006216:	42ab      	cmp	r3, r5
 8006218:	dcf2      	bgt.n	8006200 <_printf_i+0x210>
 800621a:	e7eb      	b.n	80061f4 <_printf_i+0x204>
 800621c:	2500      	movs	r5, #0
 800621e:	f104 0619 	add.w	r6, r4, #25
 8006222:	e7f5      	b.n	8006210 <_printf_i+0x220>
 8006224:	08006440 	.word	0x08006440
 8006228:	08006451 	.word	0x08006451

0800622c <memmove>:
 800622c:	4288      	cmp	r0, r1
 800622e:	b510      	push	{r4, lr}
 8006230:	eb01 0402 	add.w	r4, r1, r2
 8006234:	d902      	bls.n	800623c <memmove+0x10>
 8006236:	4284      	cmp	r4, r0
 8006238:	4623      	mov	r3, r4
 800623a:	d807      	bhi.n	800624c <memmove+0x20>
 800623c:	1e43      	subs	r3, r0, #1
 800623e:	42a1      	cmp	r1, r4
 8006240:	d008      	beq.n	8006254 <memmove+0x28>
 8006242:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006246:	f803 2f01 	strb.w	r2, [r3, #1]!
 800624a:	e7f8      	b.n	800623e <memmove+0x12>
 800624c:	4402      	add	r2, r0
 800624e:	4601      	mov	r1, r0
 8006250:	428a      	cmp	r2, r1
 8006252:	d100      	bne.n	8006256 <memmove+0x2a>
 8006254:	bd10      	pop	{r4, pc}
 8006256:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800625a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800625e:	e7f7      	b.n	8006250 <memmove+0x24>

08006260 <_sbrk_r>:
 8006260:	b538      	push	{r3, r4, r5, lr}
 8006262:	4d06      	ldr	r5, [pc, #24]	@ (800627c <_sbrk_r+0x1c>)
 8006264:	2300      	movs	r3, #0
 8006266:	4604      	mov	r4, r0
 8006268:	4608      	mov	r0, r1
 800626a:	602b      	str	r3, [r5, #0]
 800626c:	f7fa faac 	bl	80007c8 <_sbrk>
 8006270:	1c43      	adds	r3, r0, #1
 8006272:	d102      	bne.n	800627a <_sbrk_r+0x1a>
 8006274:	682b      	ldr	r3, [r5, #0]
 8006276:	b103      	cbz	r3, 800627a <_sbrk_r+0x1a>
 8006278:	6023      	str	r3, [r4, #0]
 800627a:	bd38      	pop	{r3, r4, r5, pc}
 800627c:	200002c4 	.word	0x200002c4

08006280 <_realloc_r>:
 8006280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006284:	4607      	mov	r7, r0
 8006286:	4614      	mov	r4, r2
 8006288:	460d      	mov	r5, r1
 800628a:	b921      	cbnz	r1, 8006296 <_realloc_r+0x16>
 800628c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006290:	4611      	mov	r1, r2
 8006292:	f7ff bc5b 	b.w	8005b4c <_malloc_r>
 8006296:	b92a      	cbnz	r2, 80062a4 <_realloc_r+0x24>
 8006298:	f7ff fbec 	bl	8005a74 <_free_r>
 800629c:	4625      	mov	r5, r4
 800629e:	4628      	mov	r0, r5
 80062a0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80062a4:	f000 f81a 	bl	80062dc <_malloc_usable_size_r>
 80062a8:	4284      	cmp	r4, r0
 80062aa:	4606      	mov	r6, r0
 80062ac:	d802      	bhi.n	80062b4 <_realloc_r+0x34>
 80062ae:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80062b2:	d8f4      	bhi.n	800629e <_realloc_r+0x1e>
 80062b4:	4621      	mov	r1, r4
 80062b6:	4638      	mov	r0, r7
 80062b8:	f7ff fc48 	bl	8005b4c <_malloc_r>
 80062bc:	4680      	mov	r8, r0
 80062be:	b908      	cbnz	r0, 80062c4 <_realloc_r+0x44>
 80062c0:	4645      	mov	r5, r8
 80062c2:	e7ec      	b.n	800629e <_realloc_r+0x1e>
 80062c4:	42b4      	cmp	r4, r6
 80062c6:	4622      	mov	r2, r4
 80062c8:	4629      	mov	r1, r5
 80062ca:	bf28      	it	cs
 80062cc:	4632      	movcs	r2, r6
 80062ce:	f7ff fbc3 	bl	8005a58 <memcpy>
 80062d2:	4629      	mov	r1, r5
 80062d4:	4638      	mov	r0, r7
 80062d6:	f7ff fbcd 	bl	8005a74 <_free_r>
 80062da:	e7f1      	b.n	80062c0 <_realloc_r+0x40>

080062dc <_malloc_usable_size_r>:
 80062dc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80062e0:	1f18      	subs	r0, r3, #4
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	bfbc      	itt	lt
 80062e6:	580b      	ldrlt	r3, [r1, r0]
 80062e8:	18c0      	addlt	r0, r0, r3
 80062ea:	4770      	bx	lr

080062ec <_init>:
 80062ec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062ee:	bf00      	nop
 80062f0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062f2:	bc08      	pop	{r3}
 80062f4:	469e      	mov	lr, r3
 80062f6:	4770      	bx	lr

080062f8 <_fini>:
 80062f8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80062fa:	bf00      	nop
 80062fc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80062fe:	bc08      	pop	{r3}
 8006300:	469e      	mov	lr, r3
 8006302:	4770      	bx	lr
