.rtl_screen -top_module {hdmi_colorbar_top} -include_path {<E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj>} -design_files {<E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/asyn_rst_syn.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_encoder.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/dvi_transmitter_top.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/hdmi_colorbar_top.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/serializer_10_to_1.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/video_display.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/rtl/video_driver.v|work><E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/ipcore/clk_wiz_0/clk_wiz_0.v|work>}