Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: voltimetro.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "voltimetro.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "voltimetro"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : voltimetro
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_ffd.vhd" in Library work.
Architecture v_ffd_a of Entity v_ffd is up to date.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_bin_base.vhd" in Library work.
Architecture v_cont_bin_base_a of Entity v_cont_bin_base is up to date.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/matrix_type.vhd" in Library work.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_h.vhd" in Library work.
Architecture v_cont_h_a of Entity v_cont_h is up to date.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_v.vhd" in Library work.
Architecture v_cont_v_a of Entity v_cont_v is up to date.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_mux_2x1.vhd" in Library work.
Architecture v_mux_2x1_a of Entity v_mux_2x1 is up to date.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_reg_base.vhd" in Library work.
Architecture v_reg_base_a of Entity v_reg_base is up to date.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_BCD_base.vhd" in Library work.
Architecture v_cont_bcd_base_a of Entity v_cont_bcd_base is up to date.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_div_frec.vhd" in Library work.
Architecture v_div_frec_a of Entity v_div_frec is up to date.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_ADC.vhd" in Library work.
Architecture v_adc_a of Entity v_adc is up to date.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_33000.vhd" in Library work.
Architecture v_cont_33000_a of Entity v_cont_33000 is up to date.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_BCD.vhd" in Library work.
Architecture v_cont_bcd_a of Entity v_cont_bcd is up to date.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_reg.vhd" in Library work.
Architecture v_reg_a of Entity v_reg is up to date.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_MUX.vhd" in Library work.
Architecture v_mux_a of Entity v_mux is up to date.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_CGA.vhd" in Library work.
Entity <v_cga> compiled.
Entity <v_CGA> (Architecture <v_CGA_a>) compiled.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_control_VGA.vhd" in Library work.
Entity <v_control_VGA> compiled.
Entity <v_control_VGA> (Architecture <v_control_VGA_a>) compiled.
Compiling vhdl file "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/voltimetro.vhd" in Library work.
Entity <voltimetro> compiled.
Entity <voltimetro> (Architecture <voltimetro_a>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <voltimetro> in library <work> (architecture <voltimetro_a>).

Analyzing hierarchy for entity <v_div_frec> in library <work> (architecture <v_div_frec_a>).

Analyzing hierarchy for entity <v_ADC> in library <work> (architecture <v_adc_a>).

Analyzing hierarchy for entity <v_cont_33000> in library <work> (architecture <v_cont_33000_a>).

Analyzing hierarchy for entity <v_cont_BCD> in library <work> (architecture <v_cont_bcd_a>).

Analyzing hierarchy for entity <v_reg> in library <work> (architecture <v_reg_a>).

Analyzing hierarchy for entity <v_MUX> in library <work> (architecture <v_mux_a>).

Analyzing hierarchy for entity <v_CGA> in library <work> (architecture <v_CGA_a>).

Analyzing hierarchy for entity <v_control_VGA> in library <work> (architecture <v_control_VGA_a>).

Analyzing hierarchy for entity <v_ffd> in library <work> (architecture <v_ffd_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_BCD_base> in library <work> (architecture <v_cont_bcd_base_a>).

Analyzing hierarchy for entity <v_reg_base> in library <work> (architecture <v_reg_base_a>).

Analyzing hierarchy for entity <v_mux_2x1> in library <work> (architecture <v_mux_2x1_a>).

Analyzing hierarchy for entity <v_cont_h> in library <work> (architecture <v_cont_h_a>).

Analyzing hierarchy for entity <v_cont_v> in library <work> (architecture <v_cont_v_a>).

Analyzing hierarchy for entity <v_ffd> in library <work> (architecture <v_ffd_a>).

Analyzing hierarchy for entity <v_ffd> in library <work> (architecture <v_ffd_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_cont_bin_base> in library <work> (architecture <v_cont_bin_base_a>).

Analyzing hierarchy for entity <v_ffd> in library <work> (architecture <v_ffd_a>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <voltimetro> in library <work> (Architecture <voltimetro_a>).
    Set user-defined property "LOC =  C9" for signal <clk> in unit <voltimetro>.
    Set user-defined property "IOSTANDARD =  LVCMOS33" for signal <vpositive> in unit <voltimetro>.
    Set user-defined property "LOC =  A4" for signal <vpositive> in unit <voltimetro>.
    Set user-defined property "IOSTANDARD =  LVCMOS33" for signal <vnegative> in unit <voltimetro>.
    Set user-defined property "LOC =  B4" for signal <vnegative> in unit <voltimetro>.
    Set user-defined property "LOC =  F15" for signal <hs_VGA> in unit <voltimetro>.
    Set user-defined property "LOC =  F14" for signal <vs_VGA> in unit <voltimetro>.
    Set user-defined property "LOC =  H14" for signal <red_VGA> in unit <voltimetro>.
    Set user-defined property "LOC =  H15" for signal <grn_VGA> in unit <voltimetro>.
    Set user-defined property "LOC =  G15" for signal <blu_VGA> in unit <voltimetro>.
    Set user-defined property "LOC =  L13" for signal <ena_aux>.
    Set user-defined property "LOC =  L14" for signal <rst_aux>.
WARNING:Xst:753 - "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/voltimetro.vhd" line 201: Unconnected output port 'Q' of component 'v_cont_33000'.
Entity <voltimetro> analyzed. Unit <voltimetro> generated.

Analyzing Entity <v_div_frec> in library <work> (Architecture <v_div_frec_a>).
WARNING:Xst:753 - "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_div_frec.vhd" line 42: Unconnected output port 'Qn' of component 'v_ffd'.
Entity <v_div_frec> analyzed. Unit <v_div_frec> generated.

Analyzing Entity <v_ffd> in library <work> (Architecture <v_ffd_a>).
Entity <v_ffd> analyzed. Unit <v_ffd> generated.

Analyzing Entity <v_ADC> in library <work> (Architecture <v_adc_a>).
Entity <v_ADC> analyzed. Unit <v_ADC> generated.

Analyzing Entity <v_cont_33000> in library <work> (Architecture <v_cont_33000_a>).
WARNING:Xst:753 - "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_33000.vhd" line 57: Unconnected output port 'Qn' of component 'v_ffd'.
Entity <v_cont_33000> analyzed. Unit <v_cont_33000> generated.

Analyzing Entity <v_cont_bin_base> in library <work> (Architecture <v_cont_bin_base_a>).
WARNING:Xst:753 - "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_bin_base.vhd" line 40: Unconnected output port 'Qn' of component 'v_ffd'.
Entity <v_cont_bin_base> analyzed. Unit <v_cont_bin_base> generated.

Analyzing Entity <v_cont_BCD> in library <work> (Architecture <v_cont_bcd_a>).
Entity <v_cont_BCD> analyzed. Unit <v_cont_BCD> generated.

Analyzing Entity <v_cont_BCD_base> in library <work> (Architecture <v_cont_bcd_base_a>).
WARNING:Xst:753 - "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_BCD_base.vhd" line 56: Unconnected output port 'Qn' of component 'v_ffd'.
Entity <v_cont_BCD_base> analyzed. Unit <v_cont_BCD_base> generated.

Analyzing Entity <v_reg> in library <work> (Architecture <v_reg_a>).
Entity <v_reg> analyzed. Unit <v_reg> generated.

Analyzing Entity <v_reg_base> in library <work> (Architecture <v_reg_base_a>).
WARNING:Xst:753 - "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_reg_base.vhd" line 37: Unconnected output port 'Qn' of component 'v_ffd'.
WARNING:Xst:753 - "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_reg_base.vhd" line 37: Unconnected output port 'Qn' of component 'v_ffd'.
WARNING:Xst:753 - "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_reg_base.vhd" line 37: Unconnected output port 'Qn' of component 'v_ffd'.
WARNING:Xst:753 - "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_reg_base.vhd" line 37: Unconnected output port 'Qn' of component 'v_ffd'.
Entity <v_reg_base> analyzed. Unit <v_reg_base> generated.

Analyzing Entity <v_MUX> in library <work> (Architecture <v_mux_a>).
Entity <v_MUX> analyzed. Unit <v_MUX> generated.

Analyzing Entity <v_CGA> in library <work> (Architecture <v_CGA_a>).
Entity <v_CGA> analyzed. Unit <v_CGA> generated.

Analyzing Entity <v_mux_2x1> in library <work> (Architecture <v_mux_2x1_a>).
Entity <v_mux_2x1> analyzed. Unit <v_mux_2x1> generated.

Analyzing Entity <v_control_VGA> in library <work> (Architecture <v_control_VGA_a>).
Entity <v_control_VGA> analyzed. Unit <v_control_VGA> generated.

Analyzing Entity <v_cont_h> in library <work> (Architecture <v_cont_h_a>).
WARNING:Xst:753 - "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_h.vhd" line 53: Unconnected output port 'Qn' of component 'v_ffd'.
Entity <v_cont_h> analyzed. Unit <v_cont_h> generated.

Analyzing Entity <v_cont_v> in library <work> (Architecture <v_cont_v_a>).
WARNING:Xst:753 - "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_v.vhd" line 52: Unconnected output port 'Qn' of component 'v_ffd'.
Entity <v_cont_v> analyzed. Unit <v_cont_v> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <v_MUX>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_MUX.vhd".
WARNING:Xst:647 - Input <h_pos<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <v_pos<6:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <v_MUX> synthesized.


Synthesizing Unit <v_ffd>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_ffd.vhd".
    Found 1-bit register for signal <Q>.
    Found 1-bit register for signal <Qn>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <v_ffd> synthesized.


Synthesizing Unit <v_mux_2x1>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_mux_2x1.vhd".
Unit <v_mux_2x1> synthesized.


Synthesizing Unit <v_div_frec>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_div_frec.vhd".
Unit <v_div_frec> synthesized.


Synthesizing Unit <v_ADC>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_ADC.vhd".
Unit <v_ADC> synthesized.


Synthesizing Unit <v_CGA>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_CGA.vhd".
WARNING:Xst:647 - Input <font_x<9:7>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <font_x<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <font_y<3:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1781 - Signal <ROM<9>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ROM<8>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ROM<7>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ROM<6>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ROM<5>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ROM<4>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ROM<3>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ROM<2>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ROM<1>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ROM<11>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ROM<10>> is used but never assigned. Tied to default value.
WARNING:Xst:1781 - Signal <ROM<0>> is used but never assigned. Tied to default value.
    Found 16x6-bit ROM for signal <digito$rom0000>.
    Found 8-bit 8-to-1 multiplexer for signal <$mux0000> created at line 186.
    Found 1-bit 8-to-1 multiplexer for signal <char_out>.
    Summary:
	inferred   1 ROM(s).
	inferred   9 Multiplexer(s).
Unit <v_CGA> synthesized.


Synthesizing Unit <v_cont_bin_base>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_bin_base.vhd".
    Found 1-bit xor2 for signal <Di_ff>.
Unit <v_cont_bin_base> synthesized.


Synthesizing Unit <v_reg_base>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_reg_base.vhd".
Unit <v_reg_base> synthesized.


Synthesizing Unit <v_cont_33000>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_33000.vhd".
WARNING:Xst:646 - Signal <ACU_vec<15>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v_cont_33000> synthesized.


Synthesizing Unit <v_reg>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_reg.vhd".
WARNING:Xst:646 - Signal <Q_reg_aux<1:0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v_reg> synthesized.


Synthesizing Unit <v_cont_BCD_base>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_BCD_base.vhd".
WARNING:Xst:646 - Signal <ACU_vec<3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v_cont_BCD_base> synthesized.


Synthesizing Unit <v_cont_h>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_h.vhd".
WARNING:Xst:646 - Signal <ACU_vec<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v_cont_h> synthesized.


Synthesizing Unit <v_cont_v>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_v.vhd".
WARNING:Xst:646 - Signal <ACU_vec<9>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v_cont_v> synthesized.


Synthesizing Unit <v_cont_BCD>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_cont_BCD.vhd".
WARNING:Xst:1780 - Signal <Qi_aux> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ACU_vec<4>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <v_cont_BCD> synthesized.


Synthesizing Unit <v_control_VGA>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/v_control_VGA.vhd".
    Found 10-bit subtractor for signal <aux_pos_h>.
    Found 10-bit subtractor for signal <aux_pos_v>.
    Summary:
	inferred   2 Adder/Subtractor(s).
Unit <v_control_VGA> synthesized.


Synthesizing Unit <voltimetro>.
    Related source file is "C:/Users/laplace/Desktop/Git/voltimetro/application/source/voltimetro/voltimetro.vhd".
Unit <voltimetro> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 2
# Registers                                            : 156
 1-bit register                                        : 156
# Multiplexers                                         : 9
 1-bit 8-to-1 multiplexer                              : 9
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1290 - Hierarchical block <reg_block[0].reg_vec> is unconnected in block <v_reg_block>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <reg_block[1].reg_vec> is unconnected in block <v_reg_block>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <v_mux_2x1_block[0].mux_2x1_pos_h> is unconnected in block <v_control_VGA_block>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <v_mux_2x1_block[0].mux_2x1_pos_v> is unconnected in block <v_control_VGA_block>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <v_mux_2x1_block[1].mux_2x1_pos_h> is unconnected in block <v_control_VGA_block>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <v_mux_2x1_block[1].mux_2x1_pos_v> is unconnected in block <v_control_VGA_block>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <v_mux_2x1_block[2].mux_2x1_pos_h> is unconnected in block <v_control_VGA_block>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <v_mux_2x1_block[2].mux_2x1_pos_v> is unconnected in block <v_control_VGA_block>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <v_mux_2x1_block[3].mux_2x1_pos_h> is unconnected in block <v_control_VGA_block>.
   It will be removed from the design.
WARNING:Xst:1290 - Hierarchical block <v_mux_2x1_block[3].mux_2x1_pos_v> is unconnected in block <v_control_VGA_block>.
   It will be removed from the design.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# ROMs                                                 : 1
 16x6-bit ROM                                          : 1
# Adders/Subtractors                                   : 2
 10-bit subtractor                                     : 2
# Registers                                            : 156
 Flip-Flops                                            : 156
# Multiplexers                                         : 9
 1-bit 8-to-1 multiplexer                              : 9
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <ffd0/Qn> of sequential type is unconnected in block <v_cont_BCD_base>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[3].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_BCD_base>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[2].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_BCD_base>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[1].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_BCD_base>.
WARNING:Xst:2677 - Node <ffd0/Qn> of sequential type is unconnected in block <v_cont_h>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[9].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_h>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[8].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_h>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[7].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_h>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[6].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_h>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[5].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_h>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[4].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_h>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[3].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_h>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[2].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_h>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[1].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_h>.
WARNING:Xst:2677 - Node <ffd0/Qn> of sequential type is unconnected in block <v_cont_v>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[9].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_v>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[8].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_v>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[7].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_v>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[6].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_v>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[5].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_v>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[4].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_v>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[3].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_v>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[2].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_v>.
WARNING:Xst:2677 - Node <v_cont_bin_base_block[1].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <v_cont_v>.
WARNING:Xst:2677 - Node <v_div_frec_block/v_ffd_block/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[1].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[2].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[3].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[4].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[5].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[6].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[7].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[8].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[9].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[10].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[11].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[12].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[13].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[14].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/v_cont_bin_base_block[15].v_cont_bin_base_i/ffd/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_cont_33000_block/ffd0/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[0].reg_vec/reg_block[3].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[0].reg_vec/reg_block[3].ffd_vec/Q> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[0].reg_vec/reg_block[2].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[0].reg_vec/reg_block[2].ffd_vec/Q> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[0].reg_vec/reg_block[1].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[0].reg_vec/reg_block[1].ffd_vec/Q> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[0].reg_vec/reg_block[0].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[0].reg_vec/reg_block[0].ffd_vec/Q> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[1].reg_vec/reg_block[3].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[1].reg_vec/reg_block[3].ffd_vec/Q> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[1].reg_vec/reg_block[2].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[1].reg_vec/reg_block[2].ffd_vec/Q> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[1].reg_vec/reg_block[1].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[1].reg_vec/reg_block[1].ffd_vec/Q> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[1].reg_vec/reg_block[0].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[1].reg_vec/reg_block[0].ffd_vec/Q> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[2].reg_vec/reg_block[3].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[2].reg_vec/reg_block[2].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[2].reg_vec/reg_block[1].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[2].reg_vec/reg_block[0].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[3].reg_vec/reg_block[3].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[3].reg_vec/reg_block[2].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[3].reg_vec/reg_block[1].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[3].reg_vec/reg_block[0].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[4].reg_vec/reg_block[3].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[4].reg_vec/reg_block[2].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[4].reg_vec/reg_block[1].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.
WARNING:Xst:2677 - Node <v_reg_block/reg_block[4].reg_vec/reg_block[0].ffd_vec/Qn> of sequential type is unconnected in block <voltimetro>.

Optimizing unit <voltimetro> ...

Optimizing unit <v_CGA> ...

Optimizing unit <v_cont_BCD_base> ...

Optimizing unit <v_cont_h> ...

Optimizing unit <v_cont_v> ...

Optimizing unit <v_cont_BCD> ...

Optimizing unit <v_control_VGA> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block voltimetro, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 71
 Flip-Flops                                            : 71

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : voltimetro.ngr
Top Level Output File Name         : voltimetro
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 265
#      GND                         : 1
#      INV                         : 15
#      LUT1                        : 5
#      LUT2                        : 28
#      LUT3                        : 48
#      LUT3_L                      : 1
#      LUT4                        : 117
#      LUT4_D                      : 6
#      LUT4_L                      : 2
#      MUXCY                       : 9
#      MUXF5                       : 20
#      MUXF6                       : 4
#      MUXF7                       : 2
#      VCC                         : 1
#      XORCY                       : 6
# FlipFlops/Latches                : 71
#      FDCE                        : 70
#      FDE                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 9
#      IBUF                        : 3
#      OBUF                        : 6
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      123  out of   4656     2%  
 Number of Slice Flip Flops:             70  out of   9312     0%  
 Number of 4 input LUTs:                222  out of   9312     2%  
 Number of IOs:                          10
 Number of bonded IOBs:                  10  out of    232     4%  
    IOB Flip Flops:                       1
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 51    |
v_div_frec_block/v_ffd_block/Q1    | BUFG                   | 20    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
Control Signal                                                                                                  | Buffer(FF name)                                           | Load  |
----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+
rst_cont(rst_cont2:O)                                                                                           | NONE(v_cont_33000_block/ffd0/Q)                           | 16    |
rst_v                                                                                                           | IBUF                                                      | 14    |
v_control_VGA_block/cont_h/rst_end(v_control_VGA_block/cont_h/rst_end1:O)                                       | NONE(v_control_VGA_block/cont_h/ffd0/Q)                   | 10    |
v_control_VGA_block/conv_v/rst_end(v_control_VGA_block/conv_v/rst_end35:O)                                      | NONE(v_control_VGA_block/conv_v/ffd0/Q)                   | 10    |
v_cont_BCD_block/cont_block[0].v_cont_BCD_vec/rst_cont(v_cont_BCD_block/cont_block[0].v_cont_BCD_vec/rst_cont:O)| NONE(v_cont_BCD_block/cont_block[0].v_cont_BCD_vec/ffd0/Q)| 4     |
v_cont_BCD_block/cont_block[1].v_cont_BCD_vec/rst_cont(v_cont_BCD_block/cont_block[1].v_cont_BCD_vec/rst_cont:O)| NONE(v_cont_BCD_block/cont_block[1].v_cont_BCD_vec/ffd0/Q)| 4     |
v_cont_BCD_block/cont_block[2].v_cont_BCD_vec/rst_cont(v_cont_BCD_block/cont_block[2].v_cont_BCD_vec/rst_cont:O)| NONE(v_cont_BCD_block/cont_block[2].v_cont_BCD_vec/ffd0/Q)| 4     |
v_cont_BCD_block/cont_block[3].v_cont_BCD_vec/rst_cont(v_cont_BCD_block/cont_block[3].v_cont_BCD_vec/rst_cont:O)| NONE(v_cont_BCD_block/cont_block[3].v_cont_BCD_vec/ffd0/Q)| 4     |
v_cont_BCD_block/cont_block[4].v_cont_BCD_vec/rst_cont(v_cont_BCD_block/cont_block[4].v_cont_BCD_vec/rst_cont:O)| NONE(v_cont_BCD_block/cont_block[4].v_cont_BCD_vec/ffd0/Q)| 4     |
----------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 5.714ns (Maximum Frequency: 175.009MHz)
   Minimum input arrival time before clock: 4.200ns
   Maximum output required time after clock: 24.152ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.714ns (frequency: 175.009MHz)
  Total number of paths / destination ports: 571 / 81
-------------------------------------------------------------------------
Delay:               5.714ns (Levels of Logic = 3)
  Source:            v_cont_BCD_block/cont_block[1].v_cont_BCD_vec/v_cont_bin_base_block[2].v_cont_bin_base_i/ffd/Q (FF)
  Destination:       v_cont_BCD_block/cont_block[4].v_cont_BCD_vec/ffd0/Q (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: v_cont_BCD_block/cont_block[1].v_cont_BCD_vec/v_cont_bin_base_block[2].v_cont_bin_base_i/ffd/Q to v_cont_BCD_block/cont_block[4].v_cont_BCD_vec/ffd0/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             5   0.591   0.808  v_cont_BCD_block/cont_block[1].v_cont_BCD_vec/v_cont_bin_base_block[2].v_cont_bin_base_i/ffd/Q (v_cont_BCD_block/cont_block[1].v_cont_BCD_vec/v_cont_bin_base_block[2].v_cont_bin_base_i/ffd/Q)
     LUT3:I0->O            1   0.704   0.424  v_cont_BCD_block/ENA_vec_4_and00001_SW0 (N16)
     LUT4:I3->O            5   0.704   0.637  v_cont_BCD_block/ENA_vec_4_and00001 (v_cont_BCD_block/ENA_vec<2>)
     LUT4:I3->O            4   0.704   0.587  v_cont_BCD_block/ENA_vec_4_and0000 (v_cont_BCD_block/ENA_vec<4>)
     FDCE:CE                   0.555          v_cont_BCD_block/cont_block[4].v_cont_BCD_vec/ffd0/Q
    ----------------------------------------
    Total                      5.714ns (3.258ns logic, 2.456ns route)
                                       (57.0% logic, 43.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'v_div_frec_block/v_ffd_block/Q1'
  Clock period: 4.835ns (frequency: 206.825MHz)
  Total number of paths / destination ports: 210 / 30
-------------------------------------------------------------------------
Delay:               4.835ns (Levels of Logic = 2)
  Source:            v_control_VGA_block/cont_h/v_cont_bin_base_block[5].v_cont_bin_base_i/ffd/Q (FF)
  Destination:       v_control_VGA_block/conv_v/ffd0/Q (FF)
  Source Clock:      v_div_frec_block/v_ffd_block/Q1 rising
  Destination Clock: v_div_frec_block/v_ffd_block/Q1 rising

  Data Path: v_control_VGA_block/cont_h/v_cont_bin_base_block[5].v_cont_bin_base_i/ffd/Q to v_control_VGA_block/conv_v/ffd0/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.591   0.917  v_control_VGA_block/cont_h/v_cont_bin_base_block[5].v_cont_bin_base_i/ffd/Q (v_control_VGA_block/cont_h/v_cont_bin_base_block[5].v_cont_bin_base_i/ffd/Q)
     LUT4:I2->O            2   0.704   0.482  v_control_VGA_block/cont_h/Q_ENA110 (v_control_VGA_block/cont_h/Q_ENA110)
     LUT4:I2->O           10   0.704   0.882  v_control_VGA_block/cont_h/Q_ENA2 (v_control_VGA_block/enav)
     FDCE:CE                   0.555          v_control_VGA_block/conv_v/ffd0/Q
    ----------------------------------------
    Total                      4.835ns (2.554ns logic, 2.281ns route)
                                       (52.8% logic, 47.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 22 / 21
-------------------------------------------------------------------------
Offset:              4.200ns (Levels of Logic = 2)
  Source:            rst_v (PAD)
  Destination:       v_ADC_block/v_ffd0/Qn (FF)
  Destination Clock: clk rising

  Data Path: rst_v to v_ADC_block/v_ffd0/Qn
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            21   1.218   1.303  rst_v_IBUF (rst_aux)
     LUT2:I0->O            1   0.704   0.420  v_ADC_block/v_ffd0/Qn_and00001 (v_ADC_block/v_ffd0/Qn_and0000)
     FDE:CE                    0.555          v_ADC_block/v_ffd0/Qn
    ----------------------------------------
    Total                      4.200ns (2.477ns logic, 1.723ns route)
                                       (59.0% logic, 41.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'v_div_frec_block/v_ffd_block/Q1'
  Total number of paths / destination ports: 113144 / 4
-------------------------------------------------------------------------
Offset:              24.152ns (Levels of Logic = 19)
  Source:            v_control_VGA_block/cont_h/v_cont_bin_base_block[5].v_cont_bin_base_i/ffd/Q (FF)
  Destination:       grn_VGA (PAD)
  Source Clock:      v_div_frec_block/v_ffd_block/Q1 rising

  Data Path: v_control_VGA_block/cont_h/v_cont_bin_base_block[5].v_cont_bin_base_i/ffd/Q to grn_VGA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            10   0.591   1.057  v_control_VGA_block/cont_h/v_cont_bin_base_block[5].v_cont_bin_base_i/ffd/Q (v_control_VGA_block/cont_h/v_cont_bin_base_block[5].v_cont_bin_base_i/ffd/Q)
     LUT3:I0->O            3   0.704   0.610  v_control_VGA_block/v_mux_2x1_block[9].mux_2x1_pos_h/mux_out11 (v_control_VGA_block/N2)
     LUT4:I1->O            1   0.704   0.499  v_control_VGA_block/vidon91 (v_control_VGA_block/vidon91)
     LUT4:I1->O            1   0.704   0.455  v_control_VGA_block/vidon130_SW0 (N60)
     LUT4:I2->O           16   0.704   1.209  v_control_VGA_block/vidon130 (v_control_VGA_block/vidon)
     LUT3:I0->O            3   0.704   0.566  v_control_VGA_block/v_mux_2x1_block[8].mux_2x1_pos_v/mux_out1 (pos_v_aux<8>)
     LUT3:I2->O            1   0.704   0.000  v_MUX_bloc/MUX_out<0>211 (v_MUX_bloc/MUX_out<0>21)
     MUXF5:I1->O           6   0.321   0.844  v_MUX_bloc/MUX_out<0>21_f5 (N13)
     LUT3:I0->O            1   0.704   0.499  v_MUX_bloc/MUX_out<2>_SW0 (N20)
     LUT4:I1->O           35   0.704   1.438  v_MUX_bloc/MUX_out<2> (MUX_out_aux<2>)
     LUT4:I0->O            1   0.704   0.455  v_CGA_block/mux0000_6_mux000411 (v_CGA_block/mux0000_6_mux0004)
     LUT3:I2->O            1   0.704   0.000  v_CGA_block/Mmux_char_out_13 (v_CGA_block/Mmux_char_out_13)
     MUXF5:I0->O           1   0.321   0.499  v_CGA_block/Mmux_char_out_11_f5 (v_CGA_block/Mmux_char_out_11_f5)
     LUT2:I1->O            1   0.704   0.000  v_CGA_block/font_x<4>13 (v_CGA_block/font_x<4>12)
     MUXF5:I0->O           1   0.321   0.455  v_CGA_block/font_x<4>1_f5 (v_CGA_block/font_x<4>1)
     LUT3:I2->O            1   0.704   0.000  v_CGA_block/Mmux_char_out_3 (v_CGA_block/Mmux_char_out_3)
     MUXF5:I1->O           1   0.321   0.499  v_CGA_block/Mmux_char_out_2_f5 (v_CGA_block/char_out1)
     LUT4:I1->O            1   0.704   0.000  v_control_VGA_block/grn_o1 (v_control_VGA_block/grn_o)
     MUXF5:I1->O           2   0.321   0.447  v_control_VGA_block/grn_o_f5 (blu_VGA_OBUF)
     OBUF:I->O                 3.272          grn_VGA_OBUF (grn_VGA)
    ----------------------------------------
    Total                     24.152ns (14.620ns logic, 9.532ns route)
                                       (60.5% logic, 39.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 889 / 3
-------------------------------------------------------------------------
Offset:              15.006ns (Levels of Logic = 12)
  Source:            v_reg_block/reg_block[4].reg_vec/reg_block[3].ffd_vec/Q (FF)
  Destination:       grn_VGA (PAD)
  Source Clock:      clk rising

  Data Path: v_reg_block/reg_block[4].reg_vec/reg_block[3].ffd_vec/Q to grn_VGA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q             1   0.591   0.499  v_reg_block/reg_block[4].reg_vec/reg_block[3].ffd_vec/Q (v_reg_block/reg_block[4].reg_vec/reg_block[3].ffd_vec/Q)
     LUT4:I1->O            1   0.704   0.595  v_MUX_bloc/MUX_out<3>27 (v_MUX_bloc/MUX_out<3>27)
     LUT4:I0->O           35   0.704   1.438  v_MUX_bloc/MUX_out<3>56 (MUX_out_aux<3>)
     LUT4:I0->O            1   0.704   0.499  v_CGA_block/mux0000_6_or000511 (v_CGA_block/mux0000_6_or0005)
     LUT3:I1->O            1   0.704   0.000  v_CGA_block/Mmux_char_out_13 (v_CGA_block/Mmux_char_out_13)
     MUXF5:I0->O           1   0.321   0.499  v_CGA_block/Mmux_char_out_11_f5 (v_CGA_block/Mmux_char_out_11_f5)
     LUT2:I1->O            1   0.704   0.000  v_CGA_block/font_x<4>13 (v_CGA_block/font_x<4>12)
     MUXF5:I0->O           1   0.321   0.455  v_CGA_block/font_x<4>1_f5 (v_CGA_block/font_x<4>1)
     LUT3:I2->O            1   0.704   0.000  v_CGA_block/Mmux_char_out_3 (v_CGA_block/Mmux_char_out_3)
     MUXF5:I1->O           1   0.321   0.499  v_CGA_block/Mmux_char_out_2_f5 (v_CGA_block/char_out1)
     LUT4:I1->O            1   0.704   0.000  v_control_VGA_block/grn_o1 (v_control_VGA_block/grn_o)
     MUXF5:I1->O           2   0.321   0.447  v_control_VGA_block/grn_o_f5 (blu_VGA_OBUF)
     OBUF:I->O                 3.272          grn_VGA_OBUF (grn_VGA)
    ----------------------------------------
    Total                     15.006ns (10.075ns logic, 4.931ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 8.77 secs
 
--> 

Total memory usage is 4536504 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  114 (   0 filtered)
Number of infos    :    0 (   0 filtered)

