===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 35.4189 seconds

  ----User Time----  ----Wall Time----  ----Name----
    5.1419 (  8.2%)    5.1419 ( 14.5%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    4.1071 (  6.5%)    4.1071 ( 11.6%)    Parse modules
    0.9850 (  1.6%)    0.9850 (  2.8%)    Verify circuit
   55.4026 ( 87.9%)   28.6274 ( 80.8%)  'firrtl.circuit' Pipeline
    0.9644 (  1.5%)    0.9644 (  2.7%)    LowerFIRRTLAnnotations
    4.7641 (  7.6%)    2.5679 (  7.2%)    'firrtl.module' Pipeline
    1.4925 (  2.4%)    0.8046 (  2.3%)      DropName
    3.2716 (  5.2%)    1.7632 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1640 (  0.3%)    0.0899 (  0.3%)    'firrtl.module' Pipeline
    0.1640 (  0.3%)    0.0899 (  0.3%)      LowerCHIRRTLPass
    0.2950 (  0.5%)    0.2950 (  0.8%)    InferWidths
    0.9201 (  1.5%)    0.9201 (  2.6%)    MemToRegOfVec
    1.6553 (  2.6%)    1.6553 (  4.7%)    InferResets
    0.1627 (  0.3%)    0.1627 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.3284 (  0.5%)    0.3284 (  0.9%)    WireDFT
    1.5070 (  2.4%)    0.8517 (  2.4%)    'firrtl.module' Pipeline
    1.5069 (  2.4%)    0.8516 (  2.4%)      FlattenMemory
    1.8206 (  2.9%)    1.8206 (  5.1%)    LowerFIRRTLTypes
    6.7063 ( 10.6%)    3.6656 ( 10.3%)    'firrtl.module' Pipeline
    5.1221 (  8.1%)    2.7449 (  7.7%)      ExpandWhens
    1.5827 (  2.5%)    0.9202 (  2.6%)      SFCCompat
    2.2009 (  3.5%)    2.2009 (  6.2%)    Inliner
    1.8203 (  2.9%)    0.9865 (  2.8%)    'firrtl.module' Pipeline
    1.8203 (  2.9%)    0.9865 (  2.8%)      RandomizeRegisterInit
    1.5076 (  2.4%)    1.5076 (  4.3%)    CheckCombCycles
    0.3182 (  0.5%)    0.3182 (  0.9%)      (A) circt::firrtl::InstanceGraph
    9.0048 ( 14.3%)    4.8760 ( 13.8%)    'firrtl.module' Pipeline
    8.6175 ( 13.7%)    4.6575 ( 13.1%)      Canonicalizer
    0.3873 (  0.6%)    0.2185 (  0.6%)      InferReadWrite
    0.1638 (  0.3%)    0.1638 (  0.5%)    PrefixModules
    0.0574 (  0.1%)    0.0574 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.9477 (  1.5%)    0.9477 (  2.7%)    IMConstProp
    0.0407 (  0.1%)    0.0407 (  0.1%)    AddSeqMemPorts
    0.0407 (  0.1%)    0.0407 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1715 (  0.3%)    0.1715 (  0.5%)    CreateSiFiveMetadata
    0.0242 (  0.0%)    0.0242 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentral
    0.0166 (  0.0%)    0.0166 (  0.0%)    GrandCentralTaps
    0.0000 (  0.0%)    0.0000 (  0.0%)    GrandCentralSignalMappings
    0.2801 (  0.4%)    0.2801 (  0.8%)    SymbolDCE
    0.0418 (  0.1%)    0.0418 (  0.1%)    BlackBoxReader
    0.0418 (  0.1%)    0.0418 (  0.1%)      (A) circt::firrtl::InstanceGraph
    2.8086 (  4.5%)    1.4278 (  4.0%)    'firrtl.module' Pipeline
    0.2402 (  0.4%)    0.1282 (  0.4%)      DropName
    2.5684 (  4.1%)    1.3158 (  3.7%)      Canonicalizer
    0.7523 (  1.2%)    0.7523 (  2.1%)    IMDeadCodeElim
    0.0437 (  0.1%)    0.0437 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.0206 (  0.0%)    0.0206 (  0.1%)    ResolveTraces
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.1005 (  0.2%)    0.1005 (  0.3%)    LowerXMR
    0.0074 (  0.0%)    0.0074 (  0.0%)      (A) circt::firrtl::InstanceGraph
    0.4003 (  0.6%)    0.4003 (  1.1%)  LowerFIRRTLToHW
    0.0067 (  0.0%)    0.0067 (  0.0%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.3643 (  0.6%)    0.3490 (  1.0%)  'hw.module' Pipeline
    0.1166 (  0.2%)    0.1075 (  0.3%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.1613 (  0.3%)    0.1564 (  0.4%)    Canonicalizer
    0.0440 (  0.1%)    0.0434 (  0.1%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0424 (  0.1%)    0.0416 (  0.1%)    LowerSeqFIRRTLToSV
    0.0869 (  0.1%)    0.0869 (  0.2%)  HWMemSimImpl
    0.2632 (  0.4%)    0.2206 (  0.6%)  'hw.module' Pipeline
    0.0847 (  0.1%)    0.0719 (  0.2%)    CSE
    0.0007 (  0.0%)    0.0004 (  0.0%)      (A) DominanceInfo
    0.1112 (  0.2%)    0.0962 (  0.3%)    Canonicalizer
    0.0494 (  0.1%)    0.0423 (  0.1%)    CSE
    0.0005 (  0.0%)    0.0003 (  0.0%)      (A) DominanceInfo
    0.0116 (  0.0%)    0.0071 (  0.0%)    HWCleanup
    0.0535 (  0.1%)    0.0424 (  0.1%)  'hw.module' Pipeline
    0.0037 (  0.0%)    0.0028 (  0.0%)    HWLegalizeModules
    0.0458 (  0.1%)    0.0376 (  0.1%)    PrettifyVerilog
    0.0585 (  0.1%)    0.0585 (  0.2%)  StripDebugInfoWithPred
    0.4462 (  0.7%)    0.4462 (  1.3%)  ExportVerilog
    0.2612 (  0.4%)    0.1235 (  0.3%)  'builtin.module' Pipeline
    0.1377 (  0.2%)    0.1138 (  0.3%)    'hw.module' Pipeline
    0.1356 (  0.2%)    0.1129 (  0.3%)      PrepareForEmission
   -0.1155 ( -0.2%)   -0.1155 ( -0.3%)  Rest
   63.0128 (100.0%)   35.4189 (100.0%)  Total

{
  totalTime: 35.466,
  maxMemory: 1063993344
}
