

================================================================
== Vitis HLS Report for 'dataflow_section_Pipeline_dense_soft_max_for_dense_size'
================================================================
* Date:           Tue Dec 17 23:49:28 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        CNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-3


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.280 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       70|       70|  0.700 us|  0.700 us|   70|   70|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dense_soft_max_for_dense_size  |       68|       68|        33|          4|          1|    10|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     32|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   7|    324|    906|    -|
|Memory           |        0|   -|     32|      5|    -|
|Multiplexer      |        -|   -|      -|    252|    -|
|Register         |        -|   -|    702|    128|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   7|   1058|   1323|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   8|      3|      7|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fexp_32ns_32ns_32_8_full_dsp_1_U437  |fexp_32ns_32ns_32_8_full_dsp_1  |        0|   7|  324|  906|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|   7|  324|  906|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |     Memory     |                                      Module                                      | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |dense_biases_U  |dataflow_section_Pipeline_dense_soft_max_for_dense_size_dense_biases_ROM_AUTObkb  |        0|  32|   5|    0|    10|   32|     1|          320|
    +----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total           |                                                                                  |        0|  32|   5|    0|    10|   32|     1|          320|
    +----------------+----------------------------------------------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln13_fu_151_p2                |         +|   0|  0|  13|           4|           1|
    |ap_block_pp0_stage1_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln13_fu_145_p2               |      icmp|   0|  0|  13|           4|           4|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  32|          11|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                         |  21|          5|    1|          5|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter8           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |   9|          2|    1|          2|
    |ap_sig_allocacmp_d_1              |   9|          2|    4|          8|
    |ap_sig_allocacmp_exp_sum_load     |   9|          2|   32|         64|
    |d_fu_58                           |   9|          2|    4|          8|
    |dense_to_softmax_streams_1_blk_n  |   9|          2|    1|          2|
    |dense_to_softmax_streams_2_blk_n  |   9|          2|    1|          2|
    |dense_to_softmax_streams_3_blk_n  |   9|          2|    1|          2|
    |dense_to_softmax_streams_blk_n    |   9|          2|    1|          2|
    |exp_sum_fu_54                     |   9|          2|   32|         64|
    |grp_fu_119_p0                     |  17|          4|   32|        128|
    |grp_fu_119_p1                     |  17|          4|   32|        128|
    |grp_fu_123_p0                     |  13|          3|   32|         96|
    |grp_fu_123_p1                     |  13|          3|   32|         96|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             | 252|         57|  216|        627|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+----+----+-----+-----------+
    |                          Name                         | FF | LUT| Bits| Const Bits|
    +-------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                              |   4|   0|    4|          0|
    |ap_done_reg                                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg                            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                                |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg                       |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg                       |   1|   0|    1|          0|
    |d_fu_58                                                |   4|   0|    4|          0|
    |dense_to_softmax_streams_1_read_reg_238                |  32|   0|   32|          0|
    |dense_to_softmax_streams_1_read_reg_238_pp0_iter1_reg  |  32|   0|   32|          0|
    |dense_to_softmax_streams_2_read_reg_243                |  32|   0|   32|          0|
    |dense_to_softmax_streams_3_read_reg_248                |  32|   0|   32|          0|
    |dense_to_softmax_streams_read_reg_233                  |  32|   0|   32|          0|
    |exp_sum_1_reg_304                                      |  32|   0|   32|          0|
    |exp_sum_fu_54                                          |  32|   0|   32|          0|
    |icmp_ln13_reg_214                                      |   1|   0|    1|          0|
    |sum_1_reg_258                                          |  32|   0|   32|          0|
    |sum_2_reg_268                                          |  32|   0|   32|          0|
    |sum_3_reg_278                                          |  32|   0|   32|          0|
    |sum_4_reg_288                                          |  32|   0|   32|          0|
    |sum_reg_228                                            |  32|   0|   32|          0|
    |tmp_reg_293                                            |  32|   0|   32|          0|
    |zext_ln13_reg_218                                      |   4|   0|   64|         60|
    |dense_to_softmax_streams_2_read_reg_243                |  64|  32|   32|          0|
    |dense_to_softmax_streams_3_read_reg_248                |  64|  32|   32|          0|
    |icmp_ln13_reg_214                                      |  64|  32|    1|          0|
    |zext_ln13_reg_218                                      |  64|  32|   64|         60|
    +-------------------------------------------------------+----+----+-----+-----------+
    |Total                                                  | 702| 128|  635|        120|
    +-------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|              RTL Ports             | Dir | Bits|  Protocol  |                      Source Object                      |    C Type    |
+------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+
|ap_clk                              |   in|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_rst                              |   in|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_start                            |   in|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_done                             |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_idle                             |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|ap_ready                            |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|grp_fu_684_p_din0                   |  out|   32|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|grp_fu_684_p_din1                   |  out|   32|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|grp_fu_684_p_opcode                 |  out|    2|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|grp_fu_684_p_dout0                  |   in|   32|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|grp_fu_684_p_ce                     |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|grp_fu_688_p_din0                   |  out|   32|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|grp_fu_688_p_din1                   |  out|   32|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|grp_fu_688_p_opcode                 |  out|    2|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|grp_fu_688_p_dout0                  |   in|   32|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|grp_fu_688_p_ce                     |  out|    1|  ap_ctrl_hs|  dataflow_section_Pipeline_dense_soft_max_for_dense_size|  return value|
|dense_to_softmax_streams_dout       |   in|   32|     ap_fifo|                                 dense_to_softmax_streams|       pointer|
|dense_to_softmax_streams_empty_n    |   in|    1|     ap_fifo|                                 dense_to_softmax_streams|       pointer|
|dense_to_softmax_streams_read       |  out|    1|     ap_fifo|                                 dense_to_softmax_streams|       pointer|
|dense_to_softmax_streams_1_dout     |   in|   32|     ap_fifo|                               dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_empty_n  |   in|    1|     ap_fifo|                               dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_1_read     |  out|    1|     ap_fifo|                               dense_to_softmax_streams_1|       pointer|
|dense_to_softmax_streams_2_dout     |   in|   32|     ap_fifo|                               dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_empty_n  |   in|    1|     ap_fifo|                               dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_2_read     |  out|    1|     ap_fifo|                               dense_to_softmax_streams_2|       pointer|
|dense_to_softmax_streams_3_dout     |   in|   32|     ap_fifo|                               dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_empty_n  |   in|    1|     ap_fifo|                               dense_to_softmax_streams_3|       pointer|
|dense_to_softmax_streams_3_read     |  out|    1|     ap_fifo|                               dense_to_softmax_streams_3|       pointer|
|prediction_address0                 |  out|    4|   ap_memory|                                               prediction|         array|
|prediction_ce0                      |  out|    1|   ap_memory|                                               prediction|         array|
|prediction_we0                      |  out|    1|   ap_memory|                                               prediction|         array|
|prediction_d0                       |  out|   32|   ap_memory|                                               prediction|         array|
|exp_sum_out                         |  out|   32|      ap_vld|                                              exp_sum_out|       pointer|
|exp_sum_out_ap_vld                  |  out|    1|      ap_vld|                                              exp_sum_out|       pointer|
+------------------------------------+-----+-----+------------+---------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 33


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 33
* Pipeline : 1
  Pipeline-0 : II = 4, D = 33, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.69>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%exp_sum = alloca i32 1" [CNN/src/dense.cpp:10->CNN/src/cnn.cpp:61]   --->   Operation 36 'alloca' 'exp_sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%d = alloca i32 1" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 37 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_3, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_2, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams_1, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %dense_to_softmax_streams, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %prediction, void @empty_3, i32 0, i32 0, void @empty_1, i32 4294967295, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (1.14ns)   --->   "%store_ln13 = store i4 0, i4 %d" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 43 'store' 'store_ln13' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 44 [1/1] (1.14ns)   --->   "%store_ln10 = store i32 0, i32 %exp_sum" [CNN/src/dense.cpp:10->CNN/src/cnn.cpp:61]   --->   Operation 44 'store' 'store_ln10' <Predicate = true> <Delay = 1.14>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln0 = br void %dense_soft_max_for_filters.i"   --->   Operation 45 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%d_1 = load i4 %d" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 46 'load' 'd_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.40ns)   --->   "%icmp_ln13 = icmp_eq  i4 %d_1, i4 10" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 47 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.40> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (1.40ns)   --->   "%add_ln13 = add i4 %d_1, i4 1" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 48 'add' 'add_ln13' <Predicate = true> <Delay = 1.40> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.40> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln13 = br i1 %icmp_ln13, void %dense_soft_max_for_filters.i.split, void %for.inc21.i.preheader.exitStub" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 49 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %d_1" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 50 'zext' 'zext_ln13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%dense_biases_addr = getelementptr i32 %dense_biases, i64 0, i64 %zext_ln13" [CNN/src/dense.cpp:15->CNN/src/cnn.cpp:61]   --->   Operation 51 'getelementptr' 'dense_biases_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_1 : Operation 52 [2/2] (1.56ns)   --->   "%sum = load i4 %dense_biases_addr" [CNN/src/dense.cpp:15->CNN/src/cnn.cpp:61]   --->   Operation 52 'load' 'sum' <Predicate = (!icmp_ln13)> <Delay = 1.56> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_1 : Operation 53 [1/1] (1.14ns)   --->   "%store_ln13 = store i4 %add_ln13, i4 %d" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 53 'store' 'store_ln13' <Predicate = (!icmp_ln13)> <Delay = 1.14>

State 2 <SV = 1> <Delay = 2.90>
ST_2 : Operation 54 [1/2] (1.56ns)   --->   "%sum = load i4 %dense_biases_addr" [CNN/src/dense.cpp:15->CNN/src/cnn.cpp:61]   --->   Operation 54 'load' 'sum' <Predicate = (!icmp_ln13)> <Delay = 1.56> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 10> <ROM>
ST_2 : Operation 55 [1/1] (2.90ns)   --->   "%dense_to_softmax_streams_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 55 'read' 'dense_to_softmax_streams_read' <Predicate = (!icmp_ln13)> <Delay = 2.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 56 [1/1] (2.90ns)   --->   "%dense_to_softmax_streams_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_1" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 56 'read' 'dense_to_softmax_streams_1_read' <Predicate = (!icmp_ln13)> <Delay = 2.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 57 [1/1] (2.90ns)   --->   "%dense_to_softmax_streams_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_2" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 57 'read' 'dense_to_softmax_streams_2_read' <Predicate = (!icmp_ln13)> <Delay = 2.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>
ST_2 : Operation 58 [1/1] (2.90ns)   --->   "%dense_to_softmax_streams_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %dense_to_softmax_streams_3" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 58 'read' 'dense_to_softmax_streams_3_read' <Predicate = (!icmp_ln13)> <Delay = 2.90> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 2.90> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 10> <FIFO>

State 3 <SV = 2> <Delay = 7.28>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%bitcast_ln20 = bitcast i32 %dense_to_softmax_streams_read" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 59 'bitcast' 'bitcast_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 60 [4/4] (7.28ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln20" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 60 'fadd' 'sum_1' <Predicate = (!icmp_ln13)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.28>
ST_4 : Operation 61 [3/4] (7.28ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln20" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 61 'fadd' 'sum_1' <Predicate = (!icmp_ln13)> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 7.28>
ST_5 : Operation 62 [2/4] (7.28ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln20" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 62 'fadd' 'sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.28>
ST_6 : Operation 63 [1/4] (7.28ns)   --->   "%sum_1 = fadd i32 %sum, i32 %bitcast_ln20" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 63 'fadd' 'sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.28>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln20_1 = bitcast i32 %dense_to_softmax_streams_1_read" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 64 'bitcast' 'bitcast_ln20_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [4/4] (7.28ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln20_1" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 65 'fadd' 'sum_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.28>
ST_8 : Operation 66 [3/4] (7.28ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln20_1" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 66 'fadd' 'sum_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 67 [2/4] (7.28ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln20_1" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 67 'fadd' 'sum_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 68 [1/4] (7.28ns)   --->   "%sum_2 = fadd i32 %sum_1, i32 %bitcast_ln20_1" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 68 'fadd' 'sum_2' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%bitcast_ln20_2 = bitcast i32 %dense_to_softmax_streams_2_read" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 69 'bitcast' 'bitcast_ln20_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [4/4] (7.28ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln20_2" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 70 'fadd' 'sum_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.28>
ST_13 : Operation 71 [3/4] (7.28ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln20_2" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 71 'fadd' 'sum_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.28>
ST_14 : Operation 72 [2/4] (7.28ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln20_2" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 72 'fadd' 'sum_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.28>
ST_15 : Operation 73 [1/4] (7.28ns)   --->   "%sum_3 = fadd i32 %sum_2, i32 %bitcast_ln20_2" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 73 'fadd' 'sum_3' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.28>
ST_16 : Operation 74 [1/1] (0.00ns)   --->   "%bitcast_ln20_3 = bitcast i32 %dense_to_softmax_streams_3_read" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 74 'bitcast' 'bitcast_ln20_3' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 75 [4/4] (7.28ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln20_3" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 75 'fadd' 'sum_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.28>
ST_17 : Operation 76 [3/4] (7.28ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln20_3" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 76 'fadd' 'sum_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.28>
ST_18 : Operation 77 [2/4] (7.28ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln20_3" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 77 'fadd' 'sum_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.28>
ST_19 : Operation 78 [1/4] (7.28ns)   --->   "%sum_4 = fadd i32 %sum_3, i32 %bitcast_ln20_3" [CNN/src/dense.cpp:20->CNN/src/cnn.cpp:61]   --->   Operation 78 'fadd' 'sum_4' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 6.11>
ST_20 : Operation 79 [8/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 79 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 6.11>
ST_21 : Operation 80 [7/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 80 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 6.11>
ST_22 : Operation 81 [6/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 81 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 6.11>
ST_23 : Operation 82 [5/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 82 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.11>
ST_24 : Operation 83 [4/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 83 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 6.11>
ST_25 : Operation 84 [3/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 84 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 6.11>
ST_26 : Operation 85 [2/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 85 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 27 <SV = 26> <Delay = 6.11>
ST_27 : Operation 86 [1/8] (6.11ns)   --->   "%tmp = fexp i32 @llvm.exp.f32, i32 %sum_4" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 86 'fexp' 'tmp' <Predicate = true> <Delay = 6.11> <CoreInst = "FExp_fulldsp">   --->   Core 23 'FExp_fulldsp' <Latency = 7> <II = 1> <Delay = 6.11> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 28 <SV = 27> <Delay = 1.56>
ST_28 : Operation 87 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %tmp" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 87 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 88 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr i32 %prediction, i64 0, i64 %zext_ln13" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 88 'getelementptr' 'prediction_addr' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 89 [1/1] (1.56ns)   --->   "%store_ln23 = store i32 %bitcast_ln23, i4 %prediction_addr" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 89 'store' 'store_ln23' <Predicate = true> <Delay = 1.56> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>

State 29 <SV = 28> <Delay = 7.28>
ST_29 : Operation 90 [1/1] (0.00ns)   --->   "%exp_sum_load = load i32 %exp_sum" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 90 'load' 'exp_sum_load' <Predicate = true> <Delay = 0.00>
ST_29 : Operation 91 [4/4] (7.28ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 91 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 100 [1/1] (0.00ns)   --->   "%exp_sum_load_1 = load i32 %exp_sum"   --->   Operation 100 'load' 'exp_sum_load_1' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 101 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %exp_sum_out, i32 %exp_sum_load_1"   --->   Operation 101 'write' 'write_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 102 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 102 'ret' 'ret_ln0' <Predicate = (icmp_ln13)> <Delay = 0.00>

State 30 <SV = 29> <Delay = 7.28>
ST_30 : Operation 92 [3/4] (7.28ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 92 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.28>
ST_31 : Operation 93 [2/4] (7.28ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 93 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.28>
ST_32 : Operation 94 [1/4] (7.28ns)   --->   "%exp_sum_1 = fadd i32 %exp_sum_load, i32 %tmp" [CNN/src/dense.cpp:23->CNN/src/cnn.cpp:61]   --->   Operation 94 'fadd' 'exp_sum_1' <Predicate = true> <Delay = 7.28> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 1.14>
ST_33 : Operation 95 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 95 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 96 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 96 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 97 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 97 'specloopname' 'specloopname_ln13' <Predicate = true> <Delay = 0.00>
ST_33 : Operation 98 [1/1] (1.14ns)   --->   "%store_ln10 = store i32 %exp_sum_1, i32 %exp_sum" [CNN/src/dense.cpp:10->CNN/src/cnn.cpp:61]   --->   Operation 98 'store' 'store_ln10' <Predicate = true> <Delay = 1.14>
ST_33 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln13 = br void %dense_soft_max_for_filters.i" [CNN/src/dense.cpp:13->CNN/src/cnn.cpp:61]   --->   Operation 99 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ dense_to_softmax_streams]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ dense_to_softmax_streams_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ exp_sum_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ dense_biases]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
exp_sum                         (alloca           ) [ 0111111111111111111111111111111111]
d                               (alloca           ) [ 0100000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000]
specinterface_ln0               (specinterface    ) [ 0000000000000000000000000000000000]
store_ln13                      (store            ) [ 0000000000000000000000000000000000]
store_ln10                      (store            ) [ 0000000000000000000000000000000000]
br_ln0                          (br               ) [ 0000000000000000000000000000000000]
d_1                             (load             ) [ 0000000000000000000000000000000000]
icmp_ln13                       (icmp             ) [ 0111111111111111111111111111110000]
add_ln13                        (add              ) [ 0000000000000000000000000000000000]
br_ln13                         (br               ) [ 0000000000000000000000000000000000]
zext_ln13                       (zext             ) [ 0111111111111111111111111111100000]
dense_biases_addr               (getelementptr    ) [ 0010000000000000000000000000000000]
store_ln13                      (store            ) [ 0000000000000000000000000000000000]
sum                             (load             ) [ 0111111000000000000000000000000000]
dense_to_softmax_streams_read   (read             ) [ 0001000000000000000000000000000000]
dense_to_softmax_streams_1_read (read             ) [ 0111111100000000000000000000000000]
dense_to_softmax_streams_2_read (read             ) [ 0111111111111000000000000000000000]
dense_to_softmax_streams_3_read (read             ) [ 0111111111111111100000000000000000]
bitcast_ln20                    (bitcast          ) [ 0110111000000000000000000000000000]
sum_1                           (fadd             ) [ 0111100111100000000000000000000000]
bitcast_ln20_1                  (bitcast          ) [ 0110100011100000000000000000000000]
sum_2                           (fadd             ) [ 0111100000011111000000000000000000]
bitcast_ln20_2                  (bitcast          ) [ 0111000000000111000000000000000000]
sum_3                           (fadd             ) [ 0111100000000000111100000000000000]
bitcast_ln20_3                  (bitcast          ) [ 0111000000000000011100000000000000]
sum_4                           (fadd             ) [ 0111100000000000000011111111000000]
tmp                             (fexp             ) [ 0111100000000000000000000000111110]
bitcast_ln23                    (bitcast          ) [ 0000000000000000000000000000000000]
prediction_addr                 (getelementptr    ) [ 0000000000000000000000000000000000]
store_ln23                      (store            ) [ 0000000000000000000000000000000000]
exp_sum_load                    (load             ) [ 0011100000000000000000000000001110]
exp_sum_1                       (fadd             ) [ 0100000000000000000000000000000001]
specpipeline_ln13               (specpipeline     ) [ 0000000000000000000000000000000000]
speclooptripcount_ln13          (speclooptripcount) [ 0000000000000000000000000000000000]
specloopname_ln13               (specloopname     ) [ 0000000000000000000000000000000000]
store_ln10                      (store            ) [ 0000000000000000000000000000000000]
br_ln13                         (br               ) [ 0000000000000000000000000000000000]
exp_sum_load_1                  (load             ) [ 0000000000000000000000000000000000]
write_ln0                       (write            ) [ 0000000000000000000000000000000000]
ret_ln0                         (ret              ) [ 0000000000000000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="dense_to_softmax_streams">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="dense_to_softmax_streams_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_to_softmax_streams_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="dense_to_softmax_streams_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_to_softmax_streams_3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="prediction">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="exp_sum_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="exp_sum_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="dense_biases">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_biases"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.floatP0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="exp_sum_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="exp_sum/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="d_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="dense_to_softmax_streams_read_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="32" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="0"/>
<pin id="65" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_read/2 "/>
</bind>
</comp>

<comp id="68" class="1004" name="dense_to_softmax_streams_1_read_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_1_read/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="dense_to_softmax_streams_2_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="32" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="1" index="2" bw="32" slack="10"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_2_read/2 "/>
</bind>
</comp>

<comp id="80" class="1004" name="dense_to_softmax_streams_3_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="0"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="32" slack="14"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="dense_to_softmax_streams_3_read/2 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln0_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="32" slack="0"/>
<pin id="89" dir="0" index="2" bw="32" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/29 "/>
</bind>
</comp>

<comp id="93" class="1004" name="dense_biases_addr_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="32" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_biases_addr/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="prediction_addr_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="32" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="27"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_addr/28 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln23_access_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="4" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="117" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln23/28 "/>
</bind>
</comp>

<comp id="119" class="1004" name="grp_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="32" slack="0"/>
<pin id="122" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_1/3 sum_3/12 exp_sum_1/29 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="32" slack="1"/>
<pin id="125" dir="0" index="1" bw="32" slack="0"/>
<pin id="126" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="sum_2/7 sum_4/16 "/>
</bind>
</comp>

<comp id="127" class="1004" name="grp_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="32" slack="1"/>
<pin id="130" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/20 "/>
</bind>
</comp>

<comp id="132" class="1004" name="store_ln13_store_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="4" slack="0"/>
<pin id="135" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln10_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="32" slack="0"/>
<pin id="139" dir="0" index="1" bw="32" slack="0"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="d_1_load_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="4" slack="0"/>
<pin id="144" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_1/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln13_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="add_ln13_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln13/1 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln13_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln13/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln13_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="4" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln13/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="bitcast_ln20_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="1"/>
<pin id="169" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="bitcast_ln20_1_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="32" slack="5"/>
<pin id="173" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_1/7 "/>
</bind>
</comp>

<comp id="175" class="1004" name="bitcast_ln20_2_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="10"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_2/12 "/>
</bind>
</comp>

<comp id="179" class="1004" name="bitcast_ln20_3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="14"/>
<pin id="181" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln20_3/16 "/>
</bind>
</comp>

<comp id="183" class="1004" name="bitcast_ln23_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="32" slack="1"/>
<pin id="185" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln23/28 "/>
</bind>
</comp>

<comp id="187" class="1004" name="exp_sum_load_load_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="28"/>
<pin id="189" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_sum_load/29 "/>
</bind>
</comp>

<comp id="191" class="1004" name="store_ln10_store_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="0" index="1" bw="32" slack="32"/>
<pin id="194" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln10/33 "/>
</bind>
</comp>

<comp id="195" class="1004" name="exp_sum_load_1_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="32" slack="28"/>
<pin id="197" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="exp_sum_load_1/29 "/>
</bind>
</comp>

<comp id="199" class="1005" name="exp_sum_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="exp_sum "/>
</bind>
</comp>

<comp id="207" class="1005" name="d_reg_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="4" slack="0"/>
<pin id="209" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="214" class="1005" name="icmp_ln13_reg_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln13 "/>
</bind>
</comp>

<comp id="218" class="1005" name="zext_ln13_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="64" slack="27"/>
<pin id="220" dir="1" index="1" bw="64" slack="27"/>
</pin_list>
<bind>
<opset="zext_ln13 "/>
</bind>
</comp>

<comp id="223" class="1005" name="dense_biases_addr_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="4" slack="1"/>
<pin id="225" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_biases_addr "/>
</bind>
</comp>

<comp id="228" class="1005" name="sum_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="1"/>
<pin id="230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="233" class="1005" name="dense_to_softmax_streams_read_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_read "/>
</bind>
</comp>

<comp id="238" class="1005" name="dense_to_softmax_streams_1_read_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="5"/>
<pin id="240" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_1_read "/>
</bind>
</comp>

<comp id="243" class="1005" name="dense_to_softmax_streams_2_read_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="10"/>
<pin id="245" dir="1" index="1" bw="32" slack="10"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_2_read "/>
</bind>
</comp>

<comp id="248" class="1005" name="dense_to_softmax_streams_3_read_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="14"/>
<pin id="250" dir="1" index="1" bw="32" slack="14"/>
</pin_list>
<bind>
<opset="dense_to_softmax_streams_3_read "/>
</bind>
</comp>

<comp id="253" class="1005" name="bitcast_ln20_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="32" slack="1"/>
<pin id="255" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20 "/>
</bind>
</comp>

<comp id="258" class="1005" name="sum_1_reg_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="32" slack="1"/>
<pin id="260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_1 "/>
</bind>
</comp>

<comp id="263" class="1005" name="bitcast_ln20_1_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="1"/>
<pin id="265" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20_1 "/>
</bind>
</comp>

<comp id="268" class="1005" name="sum_2_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="32" slack="2"/>
<pin id="270" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sum_2 "/>
</bind>
</comp>

<comp id="273" class="1005" name="bitcast_ln20_2_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="32" slack="1"/>
<pin id="275" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20_2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="sum_3_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="32" slack="1"/>
<pin id="280" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_3 "/>
</bind>
</comp>

<comp id="283" class="1005" name="bitcast_ln20_3_reg_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="1"/>
<pin id="285" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln20_3 "/>
</bind>
</comp>

<comp id="288" class="1005" name="sum_4_reg_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_4 "/>
</bind>
</comp>

<comp id="293" class="1005" name="tmp_reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="1"/>
<pin id="295" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="299" class="1005" name="exp_sum_load_reg_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="32" slack="1"/>
<pin id="301" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_sum_load "/>
</bind>
</comp>

<comp id="304" class="1005" name="exp_sum_1_reg_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="1"/>
<pin id="306" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="exp_sum_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="14" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="66"><net_src comp="38" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="72"><net_src comp="38" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="2" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="38" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="4" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="38" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="6" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="91"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="10" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="98"><net_src comp="12" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="36" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="8" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="36" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="118"><net_src comp="106" pin="3"/><net_sink comp="113" pin=0"/></net>

<net id="131"><net_src comp="40" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="136"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="149"><net_src comp="142" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="32" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="142" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="34" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="142" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="166"><net_src comp="151" pin="2"/><net_sink comp="162" pin=0"/></net>

<net id="170"><net_src comp="167" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="174"><net_src comp="171" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="178"><net_src comp="175" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="182"><net_src comp="179" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="186"><net_src comp="183" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="190"><net_src comp="187" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="198"><net_src comp="195" pin="1"/><net_sink comp="86" pin=2"/></net>

<net id="202"><net_src comp="54" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="203"><net_src comp="199" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="204"><net_src comp="199" pin="1"/><net_sink comp="187" pin=0"/></net>

<net id="205"><net_src comp="199" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="206"><net_src comp="199" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="210"><net_src comp="58" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="211"><net_src comp="207" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="212"><net_src comp="207" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="213"><net_src comp="207" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="217"><net_src comp="145" pin="2"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="157" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="226"><net_src comp="93" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="231"><net_src comp="100" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="236"><net_src comp="62" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="241"><net_src comp="68" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="171" pin=0"/></net>

<net id="246"><net_src comp="74" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="175" pin=0"/></net>

<net id="251"><net_src comp="80" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="256"><net_src comp="167" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="257"><net_src comp="253" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="261"><net_src comp="119" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="266"><net_src comp="171" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="271"><net_src comp="123" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="276"><net_src comp="175" pin="1"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="281"><net_src comp="119" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="123" pin=0"/></net>

<net id="286"><net_src comp="179" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="287"><net_src comp="283" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="291"><net_src comp="123" pin="2"/><net_sink comp="288" pin=0"/></net>

<net id="292"><net_src comp="288" pin="1"/><net_sink comp="127" pin=1"/></net>

<net id="296"><net_src comp="127" pin="2"/><net_sink comp="293" pin=0"/></net>

<net id="297"><net_src comp="293" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="298"><net_src comp="293" pin="1"/><net_sink comp="119" pin=1"/></net>

<net id="302"><net_src comp="187" pin="1"/><net_sink comp="299" pin=0"/></net>

<net id="303"><net_src comp="299" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="307"><net_src comp="119" pin="2"/><net_sink comp="304" pin=0"/></net>

<net id="308"><net_src comp="304" pin="1"/><net_sink comp="191" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {28 }
	Port: exp_sum_out | {29 }
	Port: dense_biases | {}
 - Input state : 
	Port: dataflow_section_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams | {2 }
	Port: dataflow_section_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_1 | {2 }
	Port: dataflow_section_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_2 | {2 }
	Port: dataflow_section_Pipeline_dense_soft_max_for_dense_size : dense_to_softmax_streams_3 | {2 }
	Port: dataflow_section_Pipeline_dense_soft_max_for_dense_size : prediction | {}
	Port: dataflow_section_Pipeline_dense_soft_max_for_dense_size : dense_biases | {1 2 }
  - Chain level:
	State 1
		store_ln13 : 1
		store_ln10 : 1
		d_1 : 1
		icmp_ln13 : 2
		add_ln13 : 2
		br_ln13 : 3
		zext_ln13 : 2
		dense_biases_addr : 3
		sum : 4
		store_ln13 : 3
	State 2
	State 3
		sum_1 : 1
	State 4
	State 5
	State 6
	State 7
		sum_2 : 1
	State 8
	State 9
	State 10
	State 11
	State 12
		sum_3 : 1
	State 13
	State 14
	State 15
	State 16
		sum_4 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
		store_ln23 : 1
	State 29
		exp_sum_1 : 1
		write_ln0 : 1
	State 30
	State 31
	State 32
	State 33


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit              |   DSP   |    FF   |   LUT   |
|----------|--------------------------------------------|---------|---------|---------|
|   fadd   |                 grp_fu_119                 |    2    |   227   |   403   |
|          |                 grp_fu_123                 |    2    |   227   |   403   |
|----------|--------------------------------------------|---------|---------|---------|
|   fexp   |                 grp_fu_127                 |    7    |   324   |   906   |
|----------|--------------------------------------------|---------|---------|---------|
|   icmp   |              icmp_ln13_fu_145              |    0    |    0    |    13   |
|----------|--------------------------------------------|---------|---------|---------|
|    add   |               add_ln13_fu_151              |    0    |    0    |    13   |
|----------|--------------------------------------------|---------|---------|---------|
|          |  dense_to_softmax_streams_read_read_fu_62  |    0    |    0    |    0    |
|   read   | dense_to_softmax_streams_1_read_read_fu_68 |    0    |    0    |    0    |
|          | dense_to_softmax_streams_2_read_read_fu_74 |    0    |    0    |    0    |
|          | dense_to_softmax_streams_3_read_read_fu_80 |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   write  |            write_ln0_write_fu_86           |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   zext   |              zext_ln13_fu_157              |    0    |    0    |    0    |
|----------|--------------------------------------------|---------|---------|---------|
|   Total  |                                            |    11   |   778   |   1738  |
|----------|--------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------------------+--------+
|                                       |   FF   |
+---------------------------------------+--------+
|         bitcast_ln20_1_reg_263        |   32   |
|         bitcast_ln20_2_reg_273        |   32   |
|         bitcast_ln20_3_reg_283        |   32   |
|          bitcast_ln20_reg_253         |   32   |
|               d_reg_207               |    4   |
|       dense_biases_addr_reg_223       |    4   |
|dense_to_softmax_streams_1_read_reg_238|   32   |
|dense_to_softmax_streams_2_read_reg_243|   32   |
|dense_to_softmax_streams_3_read_reg_248|   32   |
| dense_to_softmax_streams_read_reg_233 |   32   |
|           exp_sum_1_reg_304           |   32   |
|          exp_sum_load_reg_299         |   32   |
|            exp_sum_reg_199            |   32   |
|           icmp_ln13_reg_214           |    1   |
|             sum_1_reg_258             |   32   |
|             sum_2_reg_268             |   32   |
|             sum_3_reg_278             |   32   |
|             sum_4_reg_288             |   32   |
|              sum_reg_228              |   32   |
|              tmp_reg_293              |   32   |
|           zext_ln13_reg_218           |   64   |
+---------------------------------------+--------+
|                 Total                 |   617  |
+---------------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_100 |  p0  |   2  |   4  |    8   ||    9    |
|     grp_fu_119    |  p0  |   4  |  32  |   128  ||    17   |
|     grp_fu_119    |  p1  |   5  |  32  |   160  ||    21   |
|     grp_fu_123    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_123    |  p1  |   4  |  32  |   128  ||    17   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   488  ||  5.9065 ||    73   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   11   |    -   |   778  |  1738  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   73   |
|  Register |    -   |    -   |   617  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   11   |    5   |  1395  |  1811  |
+-----------+--------+--------+--------+--------+
