$date
	Tue Nov  8 09:45:21 2022
$end
$version
	Icarus Verilog
$end
$timescale
	10ps
$end
$scope module sum4_tb $end
$var wire 1 ! test_c_out $end
$var wire 4 " test_S [3:0] $end
$var reg 4 # test_A [3:0] $end
$var reg 4 $ test_B [3:0] $end
$var reg 1 % test_c_in $end
$scope module sum $end
$var wire 4 & A [3:0] $end
$var wire 4 ' B [3:0] $end
$var wire 1 % c_in $end
$var wire 1 ( carry3 $end
$var wire 1 ) carry2 $end
$var wire 1 * carry1 $end
$var wire 1 ! c_out $end
$var wire 4 + S [3:0] $end
$scope module fa_0 $end
$var wire 1 , a $end
$var wire 1 - b $end
$var wire 1 % c_in $end
$var wire 1 * sum $end
$var wire 1 . c_out $end
$upscope $end
$scope module fa_1 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 * c_in $end
$var wire 1 ) sum $end
$var wire 1 1 c_out $end
$upscope $end
$scope module fa_2 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 ) c_in $end
$var wire 1 ( sum $end
$var wire 1 4 c_out $end
$upscope $end
$scope module fa_3 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 ( c_in $end
$var wire 1 ! sum $end
$var wire 1 7 c_out $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
b0 +
1*
1)
1(
b0 '
b0 &
1%
b0 $
b0 #
b0 "
1!
$end
#2000
1.
0(
14
1!
b101 "
b101 +
07
1-
1,
1/
12
15
0*
b1 $
b1 '
b1111 #
b1111 &
0%
#4000
1(
1!
17
b1111 "
b1111 +
11
10
13
16
1*
b1111 $
b1111 '
1%
#6000
01
14
b101 "
b101 +
07
0*
1)
0(
1!
0,
0/
02
05
b0 #
b0 &
#8000
0!
17
04
1(
0)
11
0-
03
1,
12
1*
b1010 "
b1010 +
0.
b1010 $
b1010 '
b101 #
b101 &
0%
#10000
