
****** Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2024.1.2 (64-bit)
  **** SW Build 5096458 on Sep  5 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue Mar 25 15:14:25 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source /tools/software/xilinx/Vitis_HLS/latest/scripts/vitis_hls/hls.tcl -notrace
INFO: [HLS 200-10] For user 'snarang41' on host 'ece-linlabsrv01.ece.gatech.edu' (Linux_x86_64 version 4.18.0-553.44.1.el8_10.x86_64) on Tue Mar 25 15:14:28 EDT 2025
INFO: [HLS 200-10] On os "Red Hat Enterprise Linux release 8.10 (Ootpa)"
INFO: [HLS 200-10] In directory '/nethome/snarang41/ECE8893/lab3/lab3'
WARNING: [HLS 200-2053] The vitis_hls executable is deprecated. Consider using vitis-run --mode hls --tcl
Sourcing Tcl script 'script.tcl'
INFO: [HLS 200-1510] Running: open_project project_1 
INFO: [HLS 200-10] Opening project '/nethome/snarang41/ECE8893/lab3/lab3/project_1'.
INFO: [HLS 200-1510] Running: set_top sparse_matrix_multiply_HLS 
INFO: [HLS 200-1510] Running: add_files top.cpp 
INFO: [HLS 200-10] Adding design file 'top.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb host.cpp 
INFO: [HLS 200-10] Adding test bench file 'host.cpp' to the project
INFO: [HLS 200-1510] Running: add_files -tb A_matrix_csr_sparsity_0.50.bin 
INFO: [HLS 200-10] Adding test bench file 'A_matrix_csr_sparsity_0.50.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb B_matrix_csc_sparsity_0.50.bin 
INFO: [HLS 200-10] Adding test bench file 'B_matrix_csc_sparsity_0.50.bin' to the project
INFO: [HLS 200-1510] Running: add_files -tb C_matrix_result_sparsity_0.50.bin 
INFO: [HLS 200-10] Adding test bench file 'C_matrix_result_sparsity_0.50.bin' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 
INFO: [HLS 200-10] Opening solution '/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xczu3eg-sbva484-1-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-1505.html
INFO: [HLS 200-1464] Running solution command: config_export -flow=syn
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1510] Running: set_part xczu3eg-sbva484-1-e 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 391.430 MB.
INFO: [HLS 200-10] Analyzing design file 'top.cpp' ... 
WARNING: [HLS 207-5575] Only 'for' loop or function body support the dataflow pragma (top.cpp:182:9)
WARNING: [HLS 207-5575] Only 'for' loop or function body support the dataflow pragma (top.cpp:233:9)
WARNING: [HLS 207-5292] unused parameter 'column_indices_A_local' (top.cpp:85:9)
WARNING: [HLS 207-5292] unused parameter 'values_A_local' (top.cpp:86:12)
WARNING: [HLS 207-5292] unused parameter 'values_A_local' (top.cpp:122:12)
WARNING: [HLS 207-5292] unused parameter 'row_indices_B_local' (top.cpp:124:9)
WARNING: [HLS 207-5292] unused parameter 'values_B_local' (top.cpp:125:12)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 30.8 seconds. CPU system time: 2.6 seconds. Elapsed time: 34.04 seconds; current allocated memory: 397.488 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 881 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,040 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 758 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 763 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 703 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 682 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 682 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 683 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 684 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 726 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 718 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 714 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 694 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 694 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 740 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 781 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/syn/report/csynth_design_size.rpt
INFO: [HLS 214-291] Loop 'VITIS_LOOP_103_1' is marked as complete unroll implied by the pipeline pragma (top.cpp:103:27)
INFO: [HLS 214-188] Unrolling loop 'process_rows' (top.cpp:249:19) in function 'sparse_matrix_multiply_HLS' partially with a factor of 4 (top.cpp:204:0)
INFO: [HLS 214-178] Inlining function 'stage1_function(int, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<int, 0>&, hls::stream<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'process_row(int, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (top.cpp:161:0)
INFO: [HLS 214-178] Inlining function 'stage2_function(int, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<int, 0>&, hls::stream<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<int, 0>&, hls::stream<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&)' into 'process_row(int, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (top.cpp:161:0)
INFO: [HLS 214-178] Inlining function 'stage3_function(int, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, hls::stream<int, 0>&, hls::stream<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, hls::stream<ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>, 0>&, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' into 'process_row(int, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*)' (top.cpp:161:0)
INFO: [HLS 214-178] Inlining function 'copy_A_to_local(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*)' into 'sparse_matrix_multiply_HLS(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' (top.cpp:204:0)
INFO: [HLS 214-178] Inlining function 'copy_B_to_local(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*)' into 'sparse_matrix_multiply_HLS(ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0>*, int*, int*, ap_fixed<16, 5, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [64])' (top.cpp:204:0)
INFO: [HLS 214-241] Aggregating maxi variable 'C' with compact=none mode in 16-bits
INFO: [HLS 214-115] Multiple burst reads of length 65 and bit width 32 in loop 'copy_row_ptr_A'(top.cpp:16:21) has been inferred on bundle 'mem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:16:21)
INFO: [HLS 214-115] Multiple burst reads of length 65 and bit width 32 in loop 'copy_col_ptr_B'(top.cpp:42:21) has been inferred on bundle 'mem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:42:21)
INFO: [HLS 214-115] Multiple burst writes of length 4096 and bit width 16 in loop 'copy_C'(top.cpp:258:13) has been inferred on bundle 'mem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (top.cpp:258:13)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_103_1' (top.cpp:103:27) in function 'process_row' as it has a variable trip count (top.cpp:103:27)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 4.09 seconds. CPU system time: 0.93 seconds. Elapsed time: 9.27 seconds; current allocated memory: 406.648 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 406.648 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 407.379 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 409.004 MB.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.19 seconds; current allocated memory: 433.051 MB.
INFO: [HLS 200-2061] Successfully converted nested loops 'copy_C'(top.cpp:258:13) and 'VITIS_LOOP_259_1'(top.cpp:259:27) in function 'sparse_matrix_multiply_HLS' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'copy_C' (top.cpp:258:13) in function 'sparse_matrix_multiply_HLS'.
WARNING: [HLS 200-960] Cannot flatten loop 'stage2_loop' (top.cpp:98:18) in function 'process_row' the outer loop is not a perfect loop.
Resolution: For help on HLS 200-960 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-960.html
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 0.28 seconds; current allocated memory: 530.648 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'sparse_matrix_multiply_HLS' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_row_ptr_A'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_row_ptr_A'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.24 seconds; current allocated memory: 530.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.07 seconds; current allocated memory: 530.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_copy_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_A'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_copy_A' (loop 'copy_A'): Unable to schedule bus request operation ('mem1_load_1_req', top.cpp:26->top.cpp:234) on port 'mem1' (top.cpp:26->top.cpp:234) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'copy_A'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.11 seconds; current allocated memory: 530.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 530.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_col_ptr_B'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_col_ptr_B'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 530.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 530.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_copy_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_B'.
WARNING: [HLS 200-885] The II Violation in module 'sparse_matrix_multiply_HLS_Pipeline_copy_B' (loop 'copy_B'): Unable to schedule bus request operation ('mem2_load_1_req', top.cpp:52->top.cpp:238) on port 'mem2' (top.cpp:52->top.cpp:238) due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array.
Resolution: For help on HLS 200-885 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 12, loop 'copy_B'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 530.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 530.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_row_Pipeline_init_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'init_row'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'init_row'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 530.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 530.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_row_Pipeline_stage1_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'stage1_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'stage1_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 530.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 531.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_row_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'process_row_Pipeline_VITIS_LOOP_103_1': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_103_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_103_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 531.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 531.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_row_Pipeline_count_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'count_loop'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'count_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 531.648 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.06 seconds; current allocated memory: 531.648 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_row_Pipeline_stage3_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln143) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining loop 'stage3_loop'.
WARNING: [HLS 200-880] The II Violation in module 'process_row_Pipeline_stage3_loop' (loop 'stage3_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation 0 bit ('local_C_row_addr_write_ln143', top.cpp:143->top.cpp:187) of variable 'trunc_ln9', top.cpp:143->top.cpp:187 on array 'local_C_row' and 'load' operation 16 bit ('local_C_row_load', top.cpp:143->top.cpp:187) on array 'local_C_row'.
Resolution: For help on HLS 200-880 see docs.xilinx.com/access/sources/dita/topic?Doc_Version=2024.1%20English&url=ug1448-hls-guidance&resourceid=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'stage3_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 531.797 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 532.004 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'process_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-67] Unable to satisfy pipeline directive for loop 'stage2_loop': contains subfunction 'process_row_Pipeline_VITIS_LOOP_103_1' which is not pipelined.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 532.238 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 532.594 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'copy_C_VITIS_LOOP_259_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'copy_C_VITIS_LOOP_259_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.18 seconds; current allocated memory: 532.844 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.07 seconds; current allocated memory: 533.055 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 533.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 533.816 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A' pipeline 'copy_row_ptr_A' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A/m_axi_mem1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A/m_axi_mem1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A/m_axi_mem1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A/m_axi_mem1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A/m_axi_mem1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A/m_axi_mem1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A/m_axi_mem1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A/m_axi_mem1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A/m_axi_mem1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A/m_axi_mem1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A/m_axi_mem1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A/m_axi_mem1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 533.949 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_copy_A' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_copy_A' pipeline 'copy_A' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_copy_A'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 534.727 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B' pipeline 'copy_col_ptr_B' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B/m_axi_mem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B/m_axi_mem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B/m_axi_mem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B/m_axi_mem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B/m_axi_mem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B/m_axi_mem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B/m_axi_mem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B/m_axi_mem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B/m_axi_mem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B/m_axi_mem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B/m_axi_mem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B/m_axi_mem2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 535.992 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_copy_B' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_copy_B' pipeline 'copy_B' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_copy_B'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 537.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_row_Pipeline_init_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_row_Pipeline_init_row'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 538.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_row_Pipeline_stage1_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_row_Pipeline_stage1_loop' pipeline 'stage1_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_row_Pipeline_stage1_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.15 seconds; current allocated memory: 539.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_row_Pipeline_VITIS_LOOP_103_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_row_Pipeline_VITIS_LOOP_103_1' pipeline 'VITIS_LOOP_103_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_row_Pipeline_VITIS_LOOP_103_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 539.852 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_row_Pipeline_count_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_row_Pipeline_count_loop' pipeline 'count_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_row_Pipeline_count_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 540.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_row_Pipeline_stage3_loop' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'process_row_Pipeline_stage3_loop' pipeline 'stage3_loop' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16s_16s_27ns_27_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_row_Pipeline_stage3_loop'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 541.867 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'process_row' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'process_row'.
INFO: [RTMG 210-285] Implementing FIFO 's_k_U(sparse_matrix_multiply_HLS_fifo_w32_d39_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_valA_U(sparse_matrix_multiply_HLS_fifo_w16_d39_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_j_U(sparse_matrix_multiply_HLS_fifo_w32_d1274_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_valB_U(sparse_matrix_multiply_HLS_fifo_w16_d1274_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 's_a_val_U(sparse_matrix_multiply_HLS_fifo_w16_d1274_A)' using Vivado Default RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 543.793 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1' pipeline 'copy_C_VITIS_LOOP_259_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1/m_axi_mem3_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1/m_axi_mem3_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1/m_axi_mem3_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1/m_axi_mem3_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1/m_axi_mem3_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1/m_axi_mem3_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1/m_axi_mem3_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1/m_axi_mem3_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1/m_axi_mem3_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1/m_axi_mem3_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1/m_axi_mem3_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1/m_axi_mem3_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1/m_axi_mem3_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 545.430 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'sparse_matrix_multiply_HLS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/mem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/column_indices_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_ptr_A' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/values_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/row_indices_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/col_ptr_B' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'sparse_matrix_multiply_HLS/C' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'sparse_matrix_multiply_HLS' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'values_A', 'column_indices_A', 'row_ptr_A', 'values_B', 'row_indices_B', 'col_ptr_B', 'C' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'sparse_matrix_multiply_HLS'.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_values_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_column_indices_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'sparse_matrix_multiply_HLS_row_ptr_A_local_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 549.387 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.44 seconds. CPU system time: 0.13 seconds. Elapsed time: 1.43 seconds; current allocated memory: 553.316 MB.
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 2.89 seconds. CPU system time: 0.08 seconds. Elapsed time: 3.39 seconds; current allocated memory: 564.156 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for sparse_matrix_multiply_HLS.
INFO: [VLOG 209-307] Generating Verilog RTL for sparse_matrix_multiply_HLS.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:54; Allocated memory: 173.102 MB.
INFO: [HLS 200-1510] Running: cosim_design 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/tools/software/xilinx/Vitis_HLS/latest/vcxx/libexec/clang++"
   Compiling apatb_sparse_matrix_multiply_HLS.cpp
   Compiling host.cpp_pre.cpp.tb.cpp
   Compiling top.cpp_pre.cpp.tb.cpp
   Compiling apatb_sparse_matrix_multiply_HLS_ir.ll
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
MSE: 0.00001421
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 1274
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
Vivado Simulator v2024.1.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /tools/software/xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_sparse_matrix_multiply_HLS_top glbl -Oenable_linking_all_libraries -prj sparse_matrix_multiply_HLS.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_1_18 -L floating_point_v7_0_23 --lib ieee_proposed=./ieee_proposed -s sparse_matrix_multiply_HLS 
Multi-threading is on. Using 110 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_sparse_matrix_multiply_HLS_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/AESL_axi_master_mem3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_master_mem3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_A
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_B.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_B
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_process_row_Pipeline_init_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_process_row_Pipeline_init_row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_process_row_Pipeline_stage1_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_process_row_Pipeline_stage1_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_process_row_Pipeline_VITIS_LOOP_103_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_process_row_Pipeline_VITIS_LOOP_103_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_process_row_Pipeline_count_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_process_row_Pipeline_count_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_process_row_Pipeline_stage3_loop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_process_row_Pipeline_stage3_loop
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_process_row.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_process_row
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1_DSP48_0
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_values_A_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_values_A_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_column_indices_A_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_column_indices_A_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_row_ptr_A_local_RAM_AUTO_1R1W.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_row_ptr_A_local_RAM_AUTO_1R1W
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w32_d59_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d59_A
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d59_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w16_d59_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w16_d59_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w32_d3059_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d3059_A
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d3059_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w16_d3059_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w16_d3059_A
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w16_d3059_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem1_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem1_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem2_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem2_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_mem3_m_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_load
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_store
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_read
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_write
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_burst_converter
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_throttle
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_reg_slice
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_fifo
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_srl
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_mem3_m_axi_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w32_d13_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d13_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d13_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w16_d13_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w16_d13_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w16_d13_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w32_d90_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d90_A
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d90_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w16_d90_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w16_d90_A
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w16_d90_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w32_d39_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d39_A
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d39_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w16_d39_S.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w16_d39_S
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w16_d39_S_ShiftReg
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w32_d1274_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d1274_A
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w32_d1274_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_fifo_w16_d1274_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w16_d1274_A
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_fifo_w16_d1274_A_ram
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sparse_matrix_multiply_HLS_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_value...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_colum...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_row_p...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_flow_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_proce...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_proce...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_proce...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_proce...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mac_m...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_proce...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_fifo_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_proce...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_spars...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_contr...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem1_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem2_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS_mem3_...
Compiling module xil_defaultlib.sparse_matrix_multiply_HLS
Compiling module xil_defaultlib.AESL_axi_master_mem1
Compiling module xil_defaultlib.AESL_axi_master_mem2
Compiling module xil_defaultlib.AESL_axi_master_mem3
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.nodf_module_intf_default
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=37)
Compiling module xil_defaultlib.seq_loop_intf(FSM_WIDTH=11)
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.upc_loop_intf_default
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_sparse_matrix_multiply_HLS...
Compiling module work.glbl
Built simulation snapshot sparse_matrix_multiply_HLS

****** xsim v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue Mar 25 15:16:39 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source xsim.dir/sparse_matrix_multiply_HLS/xsim_script.tcl
# xsim {sparse_matrix_multiply_HLS} -autoloadwcfg -tclbatch {sparse_matrix_multiply_HLS.tcl}
Time resolution is 1 ps
source sparse_matrix_multiply_HLS.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "2230605000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 2230665 ns : File "/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/sim/verilog/sparse_matrix_multiply_HLS.autotb.v" Line 753
run: Time (s): cpu = 00:00:00.4 ; elapsed = 00:00:10 . Memory (MB): peak = 1670.227 ; gain = 0.000 ; free physical = 23449 ; free virtual = 150572
## quit
INFO: [Common 17-206] Exiting xsim at Tue Mar 25 15:16:53 2025...
INFO: [COSIM 212-316] Starting C post checking ...
MSE: 0.00001421
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
INFO: [HLS 200-2161] Finished Command cosim_design Elapsed time: 00:01:26; Allocated memory: 11.445 MB.
INFO: [HLS 200-1510] Running: export_design -format ip_catalog -flow syn 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.

****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue Mar 25 15:17:03 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_ippack.tcl -notrace
INFO: calling package_hls_ip ip_types=vitis sysgen json_file=/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/solution1_data.json outdir=/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/ip srcdir=/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1 sort_interfaces_ports=false
INFO: Copied 1 ipmisc file(s) to /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/ip/misc
INFO: Copied 39 verilog file(s) to /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/ip/hdl/verilog
INFO: Copied 39 vhdl file(s) to /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/ip/hdl/vhdl
INFO: Copied 10 swdriver file(s) to /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/ip/drivers
ipx::create_core: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1749.207 ; gain = 59.867 ; free physical = 22506 ; free virtual = 149606
INFO: Import ports from HDL: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/ip/hdl/vhdl/sparse_matrix_multiply_HLS.vhd (sparse_matrix_multiply_HLS)
INFO: Add axi4lite interface s_axi_control
INFO: Add clock interface ap_clk
INFO: Add reset interface ap_rst_n
INFO: Add interrupt interface interrupt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.
INFO: Add axi4full interface m_axi_mem1
INFO: Add axi4full interface m_axi_mem2
INFO: Add axi4full interface m_axi_mem3
INFO: Calling post_process_vitis to specialize IP
INFO: Calling post_process_sysgen to specialize IP
Generating sysgen info xml from json file
INFO: Created IP /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/ip/component.xml
INFO: Created IP archive /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/ip/xilinx_com_hls_sparse_matrix_multiply_HLS_1_0.zip
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 15:17:34 2025...
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...

****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue Mar 25 15:17:48 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source run_vivadosyn.tcl
# source ./settings.tcl
## set top_module sparse_matrix_multiply_HLS
## set language verilog
## set family zynquplus
## set device xczu3eg
## set package -sbva484
## set speed -1-e
## set clock ap_clk
## set fsm_ext "off"
## set add_io_buffers false 
# source -notrace ./extraction.tcl
# set vivado_proj_name project
# set vivado_proj_dir .
# set target_device "${device}${package}${speed}"
# set target_clk_period_ns "10.000"
# set target_clk_freq_hz [expr {floor(1000 / $target_clk_period_ns) * 1000000}]
# set ip_vlnv xilinx.com:hls:sparse_matrix_multiply_HLS:1.0
# set ip_repo_path ../ip
# set bd_design_name bd_0
# set bd_inst_name hls_inst
# set bd_props {}
# set has_synth true
# set synth_design_args {-directive sdx_optimization_effort_high}
# set synth_dcp ""
# set synth_props {}
# set has_impl false
# set impl_props {}
# set report_options [dict create]
# dict set report_options report_level 2
# dict set report_options report_max_paths 10
# dict set report_options stdout_hls_reports 1
# dict set report_options stdout_vivado_reports 0
# dict set report_options hls_project project_1
# dict set report_options hls_solution solution1
# dict set report_options has_synth $has_synth
# dict set report_options has_impl $has_impl
# dict set report_options vivado_reportbasename $top_module
# dict set report_options vivado_reportdir ./report
# dict set report_options hls_impl_dir ..
# dict set report_options hls_reportdir ../report/$language
# dict set report_options target_clk_period $target_clk_period_ns
# dict set report_options target_device $target_device
# dict set report_options language $language
# dict set report_options clock_name $clock
# dict set report_options error_if_impl_timing_fails false
# dict set report_options topmodule "sparse_matrix_multiply_HLS"
# dict set report_options funcmodules {sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_row_ptr_A sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_A sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_col_ptr_B sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_B sparse_matrix_multiply_HLS_process_row_Pipeline_init_row sparse_matrix_multiply_HLS_process_row_Pipeline_stage1_loop sparse_matrix_multiply_HLS_process_row_Pipeline_VITIS_LOOP_103_1 sparse_matrix_multiply_HLS_process_row_Pipeline_count_loop sparse_matrix_multiply_HLS_process_row_Pipeline_stage3_loop sparse_matrix_multiply_HLS_process_row sparse_matrix_multiply_HLS_sparse_matrix_multiply_HLS_Pipeline_copy_C_VITIS_LOOP_259_1}
# dict set report_options bindmodules {sparse_matrix_multiply_HLS_flow_control_loop_pipe_sequential_init sparse_matrix_multiply_HLS_mac_muladd_16s_16s_27ns_27_4_1 sparse_matrix_multiply_HLS_fifo_w32_d39_A sparse_matrix_multiply_HLS_fifo_w16_d39_S sparse_matrix_multiply_HLS_fifo_w32_d1274_A sparse_matrix_multiply_HLS_fifo_w16_d1274_A sparse_matrix_multiply_HLS_values_A_local_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_column_indices_A_local_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_row_ptr_A_local_RAM_AUTO_1R1W sparse_matrix_multiply_HLS_mem1_m_axi sparse_matrix_multiply_HLS_mem2_m_axi sparse_matrix_multiply_HLS_mem3_m_axi sparse_matrix_multiply_HLS_control_s_axi}
# dict set report_options max_module_depth 7
# create_project $vivado_proj_name $vivado_proj_dir -part $target_device -force
create_project: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1707.621 ; gain = 65.867 ; free physical = 22110 ; free virtual = 149233
# set_property target_language $language [current_project]
# if { ![file exists $ip_repo_path] } {
#   error "Cannot find packaged HLS IP"
# }
# set_property ip_repo_paths [file normalize $ip_repo_path] [current_project]
# update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.
# create_bd_design bd_0
Wrote  : </nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
# set cell_inst [create_bd_cell -type ip -vlnv $ip_vlnv $bd_inst_name]
# if { [llength $bd_props] } { 
#   set_property -dict $bd_props $cell_inst 
# }
# make_bd_pins_external $cell_inst
# make_bd_intf_pins_external $cell_inst
# set bd_clk_ports [get_bd_ports -filter {TYPE==clk}]
# if { [llength $bd_clk_ports] && $target_clk_freq_hz ne "" } { 
#   set_property CONFIG.FREQ_HZ $target_clk_freq_hz $bd_clk_ports 
# }
# foreach bd_port [get_bd_intf_ports] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# foreach bd_port [get_bd_ports -filter {INTF!=TRUE}] {
#   set_property name [regsub {_0$} [get_property name $bd_port] {}] $bd_port
# }
# set s_axi_addr_width_min 32
# foreach bd_port [get_bd_intf_ports -filter {MODE == "Slave" && VLNV =~ "xilinx.com:interface:aximm_rtl:*"}] {
#   set bd_port_addr_width [get_property CONFIG.ADDR_WIDTH $bd_port]
#   if { $bd_port_addr_width < $s_axi_addr_width_min } {
#     puts "INFO: Updating $bd_port CONFIG.ADDR_WIDTH to $s_axi_addr_width_min"
#     set_property CONFIG.ADDR_WIDTH $s_axi_addr_width_min $bd_port
#   }
# }
INFO: Updating /s_axi_control CONFIG.ADDR_WIDTH to 32
# set_msg_config -id {[BD 41-1265]} -severity {CRITICAL WARNING} -new_severity {INFO}
# assign_bd_address
INFO: [BD 41-3093] Triggering Legacy Auto Assign Algorithm
Slave segment '/hls_inst/s_axi_control/Reg' is being assigned into address space '/s_axi_control' at <0x0000_0000 [ 64K ]>.
Slave segment '/m_axi_mem1/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem1' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem2/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem2' at <0x44A0_0000 [ 64K ]>.
Slave segment '/m_axi_mem3/Reg' is being assigned into address space '/hls_inst/Data_m_axi_mem3' at <0x44A0_0000 [ 64K ]>.
Wrote  : </nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.srcs/sources_1/bd/bd_0/bd_0.bd> 
Verilog Output written to : /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
# set toprtl [make_wrapper -files [get_files ${bd_design_name}.bd] -top]
# add_files -norecurse $toprtl
# set top_inst_name [file root [file tail $toprtl]]
# puts "Using BD top: $top_inst_name"
Using BD top: bd_0_wrapper
# set xdc_files [glob -nocomplain ./*.xdc]
# if { [llength $xdc_files] } {
#     add_files -fileset constrs_1 -norecurse $xdc_files
# }
# launch_runs synth_1 -scripts_only
INFO: [BD 41-1662] The design 'bd_0.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v
Verilog Output written to : /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/sim/bd_0.v
Verilog Output written to : /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block hls_inst .
Exporting to file /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hw_handoff/bd_0.hwh
Generated Hardware Definition File /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.hwdef
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
launch_runs: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 2111.262 ; gain = 72.035 ; free physical = 21864 ; free virtual = 148983
# foreach run [get_runs -filter {IS_SYNTHESIS == 1}] {
#   reset_run [get_runs $run]
# }
# set_property XPM_LIBRARIES {XPM_MEMORY XPM_FIFO} [current_project]
# hls_vivado_reports_setup $report_options
TIMESTAMP: HLS-REPORT: initialize report directories: 2025-03-25 15:18:24 EDT
# if { $has_synth || $has_impl } {
#   # synth properties setting
#   set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value {-mode out_of_context} -objects [get_runs synth_1]
#   set ip_inst [get_ips -quiet ${bd_design_name}*${bd_inst_name}*]
#   if { ![llength $ip_inst] } {
#       error "Cannot find HLS IP instance: ${bd_design_name}*${bd_inst_name}*"
#   }
#   set synth_run [get_runs -filter {IS_SYNTHESIS == 1} ${ip_inst}*]
#   if { ![llength $synth_run] } {
#       error "Cannot find synth run for HLS IP: ${ip_inst}*"
#   }
# 
#   if { [llength $synth_design_args] } {
#       set_property -name {STEPS.SYNTH_DESIGN.ARGS.MORE OPTIONS} -value $synth_design_args -objects $synth_run
#   }
# 
#   if { [llength $synth_props] } {
#     set_property -dict $synth_props $synth_run
#   }
# 
#   # launch run synth
#   launch_runs synth_1
#   wait_on_run synth_1
#   # synth reports
#   hls_vivado_reports_synth synth_1 $report_options
#   if { $synth_dcp ne "" } {
#     file mkdir [file dirname $synth_dcp]
#     set run_dcp [glob -nocomplain [get_property DIRECTORY $synth_run]/*.dcp]
#     if { [llength $run_dcp] != 1 } { error "Cannot find single dcp file for run $synth_run" }
#     file copy -force $run_dcp $synth_dcp
#   }
# }
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: bd_0_hls_inst_0
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Tue Mar 25 15:18:24 2025] Launched bd_0_hls_inst_0_synth_1...
Run output will be captured here: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.runs/bd_0_hls_inst_0_synth_1/runme.log
[Tue Mar 25 15:18:24 2025] Launched synth_1...
Run output will be captured here: /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/runme.log
[Tue Mar 25 15:18:24 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log bd_0_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_0_wrapper.tcl


****** Vivado v2024.1.2 (64-bit)
  **** SW Build 5164865 on Thu Sep  5 14:36:28 MDT 2024
  **** IP Build 5164407 on Fri Sep  6 08:18:11 MDT 2024
  **** SharedData Build 5164864 on Thu Sep 05 13:09:09 MDT 2024
  **** Start of session at: Tue Mar 25 15:21:07 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source bd_0_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1707.652 ; gain = 66.867 ; free physical = 19723 ; free virtual = 146943
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/software/xilinx/Vivado/2024.1/data/ip'.
Command: synth_design -top bd_0_wrapper -part xczu3eg-sbva484-1-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu3eg'
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1377415
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2912.133 ; gain = 304.586 ; free physical = 18181 ; free virtual = 145403
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_0_wrapper' [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0' [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6157] synthesizing module 'bd_0_hls_inst_0' [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1360379-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_hls_inst_0' (0#1) [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/.Xil/Vivado-1360379-ece-linlabsrv01.ece.gatech.edu/realtime/bd_0_hls_inst_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'bd_0' (0#1) [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/synth/bd_0.v:13]
INFO: [Synth 8-6155] done synthesizing module 'bd_0_wrapper' (0#1) [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/hdl/bd_0_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2994.102 ; gain = 386.555 ; free physical = 18088 ; free virtual = 145311
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2994.102 ; gain = 386.555 ; free physical = 18084 ; free virtual = 145307
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2994.102 ; gain = 386.555 ; free physical = 18084 ; free virtual = 145307
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2998.102 ; gain = 0.000 ; free physical = 18084 ; free virtual = 145306
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Finished Parsing XDC File [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0/bd_0_hls_inst_0_in_context.xdc] for cell 'bd_0_i/hls_inst'
Parsing XDC File [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 3069.766 ; gain = 0.000 ; free physical = 17845 ; free virtual = 145067
Finished Parsing XDC File [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]
Parsing XDC File [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3069.766 ; gain = 0.000 ; free physical = 17900 ; free virtual = 145123
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3069.766 ; gain = 0.000 ; free physical = 17910 ; free virtual = 145132
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3069.766 ; gain = 462.219 ; free physical = 17505 ; free virtual = 144740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu3eg-sbva484-1-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3077.770 ; gain = 470.223 ; free physical = 17506 ; free virtual = 144741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for bd_0_i/hls_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3077.770 ; gain = 470.223 ; free physical = 17506 ; free virtual = 144741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3077.770 ; gain = 470.223 ; free physical = 17497 ; free virtual = 144733
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 360 (col length:72)
BRAMs: 432 (col length: RAMB18 72 RAMB36 36)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:26 . Memory (MB): peak = 3077.770 ; gain = 470.223 ; free physical = 17135 ; free virtual = 144376
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3531.395 ; gain = 923.848 ; free physical = 16485 ; free virtual = 143740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3531.395 ; gain = 923.848 ; free physical = 16484 ; free virtual = 143738
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:37 ; elapsed = 00:00:40 . Memory (MB): peak = 3541.410 ; gain = 933.863 ; free physical = 16477 ; free virtual = 143732
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3555.285 ; gain = 947.738 ; free physical = 16376 ; free virtual = 143632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3555.285 ; gain = 947.738 ; free physical = 16376 ; free virtual = 143632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3555.285 ; gain = 947.738 ; free physical = 16376 ; free virtual = 143631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3555.285 ; gain = 947.738 ; free physical = 16376 ; free virtual = 143632
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3555.285 ; gain = 947.738 ; free physical = 16376 ; free virtual = 143631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3555.285 ; gain = 947.738 ; free physical = 16376 ; free virtual = 143631
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------+----------+
|      |BlackBox name   |Instances |
+------+----------------+----------+
|1     |bd_0_hls_inst_0 |         1|
+------+----------------+----------+

Report Cell Usage: 
+------+--------------+------+
|      |Cell          |Count |
+------+--------------+------+
|1     |bd_0_hls_inst |     1|
+------+--------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 3555.285 ; gain = 947.738 ; free physical = 16376 ; free virtual = 143631
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 3555.285 ; gain = 872.074 ; free physical = 16371 ; free virtual = 143626
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 3555.285 ; gain = 947.738 ; free physical = 16371 ; free virtual = 143626
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3555.285 ; gain = 0.000 ; free physical = 16371 ; free virtual = 143626
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3555.285 ; gain = 0.000 ; free physical = 16719 ; free virtual = 143973
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 3c2dc078
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:57 ; elapsed = 00:00:57 . Memory (MB): peak = 3555.285 ; gain = 1800.969 ; free physical = 16713 ; free virtual = 143968
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2669.546; main = 2289.322; forked = 385.615
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5274.727; main = 3541.414; forked = 1733.312
INFO: [Common 17-1381] The checkpoint '/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.runs/synth_1/bd_0_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file bd_0_wrapper_utilization_synth.rpt -pb bd_0_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 15:22:32 2025...
[Tue Mar 25 15:22:43 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:03:35 ; elapsed = 00:04:19 . Memory (MB): peak = 2117.402 ; gain = 0.000 ; free physical = 19049 ; free virtual = 146238
TIMESTAMP: HLS-REPORT: synthesis open_run: 2025-03-25 15:22:43 EDT
INFO: HLS-REPORT: Opening synthesis design database: open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu3eg-sbva484-1-e
INFO: [Device 21-403] Loading part xczu3eg-sbva484-1-e
INFO: [Project 1-454] Reading design checkpoint '/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/project.gen/sources_1/bd/bd_0/ip/bd_0_hls_inst_0/bd_0_hls_inst_0.dcp' for cell 'bd_0_i/hls_inst'
Netlist sorting complete. Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.1 . Memory (MB): peak = 2960.875 ; gain = 0.000 ; free physical = 18023 ; free virtual = 145279
INFO: [Netlist 29-17] Analyzing 398 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.1.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][0]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][0]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][10]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][10]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][11]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][11]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][12]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][12]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][13]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][13]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][14]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][14]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][15]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][15]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][1]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][1]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][2]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][2]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][3]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][3]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][4]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][4]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][5]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][5]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][6]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][6]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][7]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][7]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][8]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][8]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
INFO: [Constraints 18-8706] Failed to create MUXF7 shape for instance bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][9]_mux. bd_0_i/hls_inst/inst/s_valA_fifo_U/U_sparse_matrix_multiply_HLS_fifo_w16_d59_S_ShiftReg/SRL_SIG_reg[58][9]_mux. 
	to bel F7MUX_AB. Flop can not be placed in the same row as its driver in order to avoid hold issue since they either have different clock signals or not driven by global clock.
Parsing XDC File [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]
create_clock: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2984.887 ; gain = 0.000 ; free physical = 18050 ; free virtual = 145306
Finished Parsing XDC File [/nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/sparse_matrix_multiply_HLS.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3205.402 ; gain = 0.000 ; free physical = 17718 ; free virtual = 144980
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 130 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 1 instance 
  RAM16X1D => RAM32X1D (RAMD32(x2)): 64 instances
  RAM64M8 => RAM64M8 (RAMD64E(x8)): 1 instance 
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 64 instances

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 3205.402 ; gain = 1088.000 ; free physical = 17722 ; free virtual = 144983
TIMESTAMP: HLS-REPORT: synthesis generate_reports_vivado: 2025-03-25 15:23:11 EDT
INFO: HLS-REPORT: Running report: report_utilization -file ./report/sparse_matrix_multiply_HLS_utilization_synth.rpt
INFO: HLS-REPORT: Running report: report_utilization -hierarchical -hierarchical_depth 7 -file ./report/sparse_matrix_multiply_HLS_utilization_hierarchical_synth.rpt
INFO: HLS-REPORT: Running report: report_timing_summary -file ./report/sparse_matrix_multiply_HLS_timing_synth.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:30 ; elapsed = 00:00:27 . Memory (MB): peak = 4648.738 ; gain = 1443.336 ; free physical = 16431 ; free virtual = 143701
INFO: HLS-REPORT: Running report: report_timing -max_paths 10 -file ./report/sparse_matrix_multiply_HLS_timing_paths_synth.rpt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Temperature grade: E, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 10 -nworst 1 -delay_type max -sort_by slack.
INFO: HLS-REPORT: Running report: report_design_analysis -file ./report/sparse_matrix_multiply_HLS_design_analysis_synth.rpt
INFO: [Implflow 30-839]  
INFO: HLS-REPORT: Running report: ::tclapp::xilinx::designutils::report_failfast -detailed_report synth -file ./report/sparse_matrix_multiply_HLS_failfast_synth.rpt
 -I- design metrics completed in 0 seconds
 -I- DONT_TOUCH metric completed in 0 seconds
 -I- MARK_DEBUG metric completed in 0 seconds
 -I- utilization metrics completed in 2 seconds
 -I- control set metrics completed in 0 seconds
 -I- methodology check metrics completed in 2 seconds
 -I- average fanout metrics completed in 1 seconds (0 modules)
 -I- non-FD high fanout nets completed in 0 seconds
 -I- path budgeting metrics completed in 1 seconds
#  +-----------------------------------------------------------------------------------------+
#  | Design Summary                                                                          |
#  | design_1                                                                                |
#  | xczu3eg-sbva484-1-e                                                                     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Criteria                                                  | Guideline | Actual | Status |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | LUT                                                       | 70%       | 5.82%  | OK     |
#  | FD                                                        | 50%       | 4.02%  | OK     |
#  | LUTRAM+SRL                                                | 25%       | 2.29%  | OK     |
#  | CARRY8                                                    | 25%       | 2.45%  | OK     |
#  | MUXF7                                                     | 15%       | 0.15%  | OK     |
#  | DSP                                                       | 80%       | 0.28%  | OK     |
#  | RAMB/FIFO                                                 | 80%       | 8.10%  | OK     |
#  | DSP+RAMB+URAM (Avg)                                       | 70%       | 4.19%  | OK     |
#  | BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
#  | DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
#  | MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
#  | Control Sets                                              | 1323      | 182    | OK     |
#  | Average Fanout for modules > 100k cells                   | 4         | 2.78   | OK     |
#  | Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
#  | Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
#  | TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
#  | TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
#  | TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
#  | TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
#  | Number of paths above max LUT budgeting (0.350ns)         | 0         | 0      | OK     |
#  | Number of paths above max Net budgeting (0.239ns)         | 0         | 0      | OK     |
#  +-----------------------------------------------------------+-----------+--------+--------+
 -I- Generated file /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/report/sparse_matrix_multiply_HLS_failfast_synth.rpt
 -I- Number of criteria to review: 0
 -I- This report should be run before placing the design and uses conservative guidelines beyond which runtime and timing closure will likely be more challenging
 -I- report_failfast completed in 6 seconds
TIMESTAMP: HLS-REPORT: synthesis gen_data_dict_vivado: 2025-03-25 15:23:46 EDT
TIMESTAMP: HLS-REPORT: synth extract_util_hier: 2025-03-25 15:23:46 EDT
TIMESTAMP: HLS-REPORT: synth get_cell_hier_data: 2025-03-25 15:23:46 EDT
TIMESTAMP: HLS-REPORT: synth get_timing_paths: 2025-03-25 15:23:46 EDT
TIMESTAMP: HLS-REPORT: synth process timing paths: 2025-03-25 15:23:46 EDT
TIMESTAMP: HLS-REPORT: synth get_all_vv_rpt_files: 2025-03-25 15:23:46 EDT
TIMESTAMP: HLS-REPORT: synthesis write_reports_vivado: 2025-03-25 15:23:46 EDT
HLS EXTRACTION: synth area_totals:  0 70560 141120 360 432 0 0
HLS EXTRACTION: synth area_current: 0 4106 5676 1 35 0 395 0 0 0
HLS EXTRACTION: synth resources_dict: AVAIL_LUT 70560 LUT 4106 AVAIL_FF 141120 FF 5676 AVAIL_DSP 360 DSP 1 AVAIL_BRAM 432 BRAM 35 AVAIL_URAM 0 URAM 0 LATCH 0 SRL 395 AVAIL_CLB 0 CLB 0
INFO: HLS-REPORT: generated /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/verilog/report/vivado_syn.xml
INFO: HLS-REPORT: generated /nethome/snarang41/ECE8893/lab3/lab3/project_1/solution1/impl/report/verilog/sparse_matrix_multiply_HLS_export.rpt


Implementation tool: Xilinx Vivado v.2024.1.2
Project:             project_1
Solution:            solution1
Device target:       xczu3eg-sbva484-1-e
Report date:         Tue Mar 25 15:23:46 EDT 2025

#=== Post-Synthesis Resource usage ===
SLICE:            0
LUT:           4106
FF:            5676
DSP:              1
BRAM:            35
URAM:             0
LATCH:            0
SRL:            395
CLB:              0

#=== Final timing ===
CP required:                     10.000
CP achieved post-synthesis:      3.035
Timing met

TIMESTAMP: HLS-REPORT: synthesis end: 2025-03-25 15:23:46 EDT
# if { $has_impl } {
#   # launch run impl
#   if { [llength $impl_props] } {
#     set_property -dict $impl_props [get_runs impl_1]
#   }
#   launch_runs impl_1
#   wait_on_run impl_1
#   # impl reports
#   hls_vivado_reports_impl impl_1 $report_options
# }
# hls_vivado_reports_finalize $report_options
TIMESTAMP: HLS-REPORT: all reports complete: 2025-03-25 15:23:46 EDT
INFO: [Common 17-206] Exiting Vivado at Tue Mar 25 15:23:47 2025...
INFO: [HLS 200-802] Generated output file project_1/solution1/impl/export.zip
INFO: [HLS 200-2161] Finished Command export_design Elapsed time: 00:07:04; Allocated memory: 3.781 MB.
INFO: [HLS 200-112] Total CPU user time: 490.93 seconds. Total CPU system time: 47.22 seconds. Total elapsed time: 574.24 seconds; peak allocated memory: 579.711 MB.
