
DWIN Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007af4  08000188  08000188  00010188  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000220  08007c80  08007c80  00017c80  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007ea0  08007ea0  0002000c  2**0
                  CONTENTS
  4 .ARM          00000008  08007ea0  08007ea0  00017ea0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ea8  08007ea8  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ea8  08007ea8  00017ea8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08007eac  08007eac  00017eac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08007eb0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000b84  2000000c  08007ebc  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000b90  08007ebc  00020b90  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00018541  00000000  00000000  0002003c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000309c  00000000  00000000  0003857d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000011f8  00000000  00000000  0003b620  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000010a0  00000000  00000000  0003c818  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00028cd0  00000000  00000000  0003d8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00015e78  00000000  00000000  00066588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fb124  00000000  00000000  0007c400  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00177524  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004d8c  00000000  00000000  00177578  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	2000000c 	.word	0x2000000c
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08007c64 	.word	0x08007c64

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000010 	.word	0x20000010
 80001c4:	08007c64 	.word	0x08007c64

080001c8 <__aeabi_dmul>:
 80001c8:	b570      	push	{r4, r5, r6, lr}
 80001ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80001ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80001d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80001d6:	bf1d      	ittte	ne
 80001d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80001dc:	ea94 0f0c 	teqne	r4, ip
 80001e0:	ea95 0f0c 	teqne	r5, ip
 80001e4:	f000 f8de 	bleq	80003a4 <__aeabi_dmul+0x1dc>
 80001e8:	442c      	add	r4, r5
 80001ea:	ea81 0603 	eor.w	r6, r1, r3
 80001ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80001f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80001f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80001fa:	bf18      	it	ne
 80001fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000200:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000204:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000208:	d038      	beq.n	800027c <__aeabi_dmul+0xb4>
 800020a:	fba0 ce02 	umull	ip, lr, r0, r2
 800020e:	f04f 0500 	mov.w	r5, #0
 8000212:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000216:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800021a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800021e:	f04f 0600 	mov.w	r6, #0
 8000222:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000226:	f09c 0f00 	teq	ip, #0
 800022a:	bf18      	it	ne
 800022c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000230:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000234:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000238:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800023c:	d204      	bcs.n	8000248 <__aeabi_dmul+0x80>
 800023e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000242:	416d      	adcs	r5, r5
 8000244:	eb46 0606 	adc.w	r6, r6, r6
 8000248:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800024c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000250:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000254:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000258:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800025c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000260:	bf88      	it	hi
 8000262:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000266:	d81e      	bhi.n	80002a6 <__aeabi_dmul+0xde>
 8000268:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	bd70      	pop	{r4, r5, r6, pc}
 800027c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000280:	ea46 0101 	orr.w	r1, r6, r1
 8000284:	ea40 0002 	orr.w	r0, r0, r2
 8000288:	ea81 0103 	eor.w	r1, r1, r3
 800028c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000290:	bfc2      	ittt	gt
 8000292:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000296:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800029a:	bd70      	popgt	{r4, r5, r6, pc}
 800029c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80002a0:	f04f 0e00 	mov.w	lr, #0
 80002a4:	3c01      	subs	r4, #1
 80002a6:	f300 80ab 	bgt.w	8000400 <__aeabi_dmul+0x238>
 80002aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80002ae:	bfde      	ittt	le
 80002b0:	2000      	movle	r0, #0
 80002b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80002b6:	bd70      	pople	{r4, r5, r6, pc}
 80002b8:	f1c4 0400 	rsb	r4, r4, #0
 80002bc:	3c20      	subs	r4, #32
 80002be:	da35      	bge.n	800032c <__aeabi_dmul+0x164>
 80002c0:	340c      	adds	r4, #12
 80002c2:	dc1b      	bgt.n	80002fc <__aeabi_dmul+0x134>
 80002c4:	f104 0414 	add.w	r4, r4, #20
 80002c8:	f1c4 0520 	rsb	r5, r4, #32
 80002cc:	fa00 f305 	lsl.w	r3, r0, r5
 80002d0:	fa20 f004 	lsr.w	r0, r0, r4
 80002d4:	fa01 f205 	lsl.w	r2, r1, r5
 80002d8:	ea40 0002 	orr.w	r0, r0, r2
 80002dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80002e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80002e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80002e8:	fa21 f604 	lsr.w	r6, r1, r4
 80002ec:	eb42 0106 	adc.w	r1, r2, r6
 80002f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80002f4:	bf08      	it	eq
 80002f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80002fa:	bd70      	pop	{r4, r5, r6, pc}
 80002fc:	f1c4 040c 	rsb	r4, r4, #12
 8000300:	f1c4 0520 	rsb	r5, r4, #32
 8000304:	fa00 f304 	lsl.w	r3, r0, r4
 8000308:	fa20 f005 	lsr.w	r0, r0, r5
 800030c:	fa01 f204 	lsl.w	r2, r1, r4
 8000310:	ea40 0002 	orr.w	r0, r0, r2
 8000314:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000318:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800031c:	f141 0100 	adc.w	r1, r1, #0
 8000320:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000324:	bf08      	it	eq
 8000326:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800032a:	bd70      	pop	{r4, r5, r6, pc}
 800032c:	f1c4 0520 	rsb	r5, r4, #32
 8000330:	fa00 f205 	lsl.w	r2, r0, r5
 8000334:	ea4e 0e02 	orr.w	lr, lr, r2
 8000338:	fa20 f304 	lsr.w	r3, r0, r4
 800033c:	fa01 f205 	lsl.w	r2, r1, r5
 8000340:	ea43 0302 	orr.w	r3, r3, r2
 8000344:	fa21 f004 	lsr.w	r0, r1, r4
 8000348:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800034c:	fa21 f204 	lsr.w	r2, r1, r4
 8000350:	ea20 0002 	bic.w	r0, r0, r2
 8000354:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000358:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800035c:	bf08      	it	eq
 800035e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000362:	bd70      	pop	{r4, r5, r6, pc}
 8000364:	f094 0f00 	teq	r4, #0
 8000368:	d10f      	bne.n	800038a <__aeabi_dmul+0x1c2>
 800036a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800036e:	0040      	lsls	r0, r0, #1
 8000370:	eb41 0101 	adc.w	r1, r1, r1
 8000374:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000378:	bf08      	it	eq
 800037a:	3c01      	subeq	r4, #1
 800037c:	d0f7      	beq.n	800036e <__aeabi_dmul+0x1a6>
 800037e:	ea41 0106 	orr.w	r1, r1, r6
 8000382:	f095 0f00 	teq	r5, #0
 8000386:	bf18      	it	ne
 8000388:	4770      	bxne	lr
 800038a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800038e:	0052      	lsls	r2, r2, #1
 8000390:	eb43 0303 	adc.w	r3, r3, r3
 8000394:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000398:	bf08      	it	eq
 800039a:	3d01      	subeq	r5, #1
 800039c:	d0f7      	beq.n	800038e <__aeabi_dmul+0x1c6>
 800039e:	ea43 0306 	orr.w	r3, r3, r6
 80003a2:	4770      	bx	lr
 80003a4:	ea94 0f0c 	teq	r4, ip
 80003a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80003ac:	bf18      	it	ne
 80003ae:	ea95 0f0c 	teqne	r5, ip
 80003b2:	d00c      	beq.n	80003ce <__aeabi_dmul+0x206>
 80003b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003b8:	bf18      	it	ne
 80003ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003be:	d1d1      	bne.n	8000364 <__aeabi_dmul+0x19c>
 80003c0:	ea81 0103 	eor.w	r1, r1, r3
 80003c4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80003c8:	f04f 0000 	mov.w	r0, #0
 80003cc:	bd70      	pop	{r4, r5, r6, pc}
 80003ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80003d2:	bf06      	itte	eq
 80003d4:	4610      	moveq	r0, r2
 80003d6:	4619      	moveq	r1, r3
 80003d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80003dc:	d019      	beq.n	8000412 <__aeabi_dmul+0x24a>
 80003de:	ea94 0f0c 	teq	r4, ip
 80003e2:	d102      	bne.n	80003ea <__aeabi_dmul+0x222>
 80003e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80003e8:	d113      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003ea:	ea95 0f0c 	teq	r5, ip
 80003ee:	d105      	bne.n	80003fc <__aeabi_dmul+0x234>
 80003f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80003f4:	bf1c      	itt	ne
 80003f6:	4610      	movne	r0, r2
 80003f8:	4619      	movne	r1, r3
 80003fa:	d10a      	bne.n	8000412 <__aeabi_dmul+0x24a>
 80003fc:	ea81 0103 	eor.w	r1, r1, r3
 8000400:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000404:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000408:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800040c:	f04f 0000 	mov.w	r0, #0
 8000410:	bd70      	pop	{r4, r5, r6, pc}
 8000412:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000416:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800041a:	bd70      	pop	{r4, r5, r6, pc}

0800041c <__aeabi_drsub>:
 800041c:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000420:	e002      	b.n	8000428 <__adddf3>
 8000422:	bf00      	nop

08000424 <__aeabi_dsub>:
 8000424:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000428 <__adddf3>:
 8000428:	b530      	push	{r4, r5, lr}
 800042a:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800042e:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000432:	ea94 0f05 	teq	r4, r5
 8000436:	bf08      	it	eq
 8000438:	ea90 0f02 	teqeq	r0, r2
 800043c:	bf1f      	itttt	ne
 800043e:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000442:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000446:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800044a:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800044e:	f000 80e2 	beq.w	8000616 <__adddf3+0x1ee>
 8000452:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000456:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800045a:	bfb8      	it	lt
 800045c:	426d      	neglt	r5, r5
 800045e:	dd0c      	ble.n	800047a <__adddf3+0x52>
 8000460:	442c      	add	r4, r5
 8000462:	ea80 0202 	eor.w	r2, r0, r2
 8000466:	ea81 0303 	eor.w	r3, r1, r3
 800046a:	ea82 0000 	eor.w	r0, r2, r0
 800046e:	ea83 0101 	eor.w	r1, r3, r1
 8000472:	ea80 0202 	eor.w	r2, r0, r2
 8000476:	ea81 0303 	eor.w	r3, r1, r3
 800047a:	2d36      	cmp	r5, #54	; 0x36
 800047c:	bf88      	it	hi
 800047e:	bd30      	pophi	{r4, r5, pc}
 8000480:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000484:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000488:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 800048c:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000490:	d002      	beq.n	8000498 <__adddf3+0x70>
 8000492:	4240      	negs	r0, r0
 8000494:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000498:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 800049c:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80004a0:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80004a4:	d002      	beq.n	80004ac <__adddf3+0x84>
 80004a6:	4252      	negs	r2, r2
 80004a8:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80004ac:	ea94 0f05 	teq	r4, r5
 80004b0:	f000 80a7 	beq.w	8000602 <__adddf3+0x1da>
 80004b4:	f1a4 0401 	sub.w	r4, r4, #1
 80004b8:	f1d5 0e20 	rsbs	lr, r5, #32
 80004bc:	db0d      	blt.n	80004da <__adddf3+0xb2>
 80004be:	fa02 fc0e 	lsl.w	ip, r2, lr
 80004c2:	fa22 f205 	lsr.w	r2, r2, r5
 80004c6:	1880      	adds	r0, r0, r2
 80004c8:	f141 0100 	adc.w	r1, r1, #0
 80004cc:	fa03 f20e 	lsl.w	r2, r3, lr
 80004d0:	1880      	adds	r0, r0, r2
 80004d2:	fa43 f305 	asr.w	r3, r3, r5
 80004d6:	4159      	adcs	r1, r3
 80004d8:	e00e      	b.n	80004f8 <__adddf3+0xd0>
 80004da:	f1a5 0520 	sub.w	r5, r5, #32
 80004de:	f10e 0e20 	add.w	lr, lr, #32
 80004e2:	2a01      	cmp	r2, #1
 80004e4:	fa03 fc0e 	lsl.w	ip, r3, lr
 80004e8:	bf28      	it	cs
 80004ea:	f04c 0c02 	orrcs.w	ip, ip, #2
 80004ee:	fa43 f305 	asr.w	r3, r3, r5
 80004f2:	18c0      	adds	r0, r0, r3
 80004f4:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80004f8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004fc:	d507      	bpl.n	800050e <__adddf3+0xe6>
 80004fe:	f04f 0e00 	mov.w	lr, #0
 8000502:	f1dc 0c00 	rsbs	ip, ip, #0
 8000506:	eb7e 0000 	sbcs.w	r0, lr, r0
 800050a:	eb6e 0101 	sbc.w	r1, lr, r1
 800050e:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000512:	d31b      	bcc.n	800054c <__adddf3+0x124>
 8000514:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000518:	d30c      	bcc.n	8000534 <__adddf3+0x10c>
 800051a:	0849      	lsrs	r1, r1, #1
 800051c:	ea5f 0030 	movs.w	r0, r0, rrx
 8000520:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000524:	f104 0401 	add.w	r4, r4, #1
 8000528:	ea4f 5244 	mov.w	r2, r4, lsl #21
 800052c:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000530:	f080 809a 	bcs.w	8000668 <__adddf3+0x240>
 8000534:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 8000538:	bf08      	it	eq
 800053a:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 800053e:	f150 0000 	adcs.w	r0, r0, #0
 8000542:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000546:	ea41 0105 	orr.w	r1, r1, r5
 800054a:	bd30      	pop	{r4, r5, pc}
 800054c:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000550:	4140      	adcs	r0, r0
 8000552:	eb41 0101 	adc.w	r1, r1, r1
 8000556:	3c01      	subs	r4, #1
 8000558:	bf28      	it	cs
 800055a:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800055e:	d2e9      	bcs.n	8000534 <__adddf3+0x10c>
 8000560:	f091 0f00 	teq	r1, #0
 8000564:	bf04      	itt	eq
 8000566:	4601      	moveq	r1, r0
 8000568:	2000      	moveq	r0, #0
 800056a:	fab1 f381 	clz	r3, r1
 800056e:	bf08      	it	eq
 8000570:	3320      	addeq	r3, #32
 8000572:	f1a3 030b 	sub.w	r3, r3, #11
 8000576:	f1b3 0220 	subs.w	r2, r3, #32
 800057a:	da0c      	bge.n	8000596 <__adddf3+0x16e>
 800057c:	320c      	adds	r2, #12
 800057e:	dd08      	ble.n	8000592 <__adddf3+0x16a>
 8000580:	f102 0c14 	add.w	ip, r2, #20
 8000584:	f1c2 020c 	rsb	r2, r2, #12
 8000588:	fa01 f00c 	lsl.w	r0, r1, ip
 800058c:	fa21 f102 	lsr.w	r1, r1, r2
 8000590:	e00c      	b.n	80005ac <__adddf3+0x184>
 8000592:	f102 0214 	add.w	r2, r2, #20
 8000596:	bfd8      	it	le
 8000598:	f1c2 0c20 	rsble	ip, r2, #32
 800059c:	fa01 f102 	lsl.w	r1, r1, r2
 80005a0:	fa20 fc0c 	lsr.w	ip, r0, ip
 80005a4:	bfdc      	itt	le
 80005a6:	ea41 010c 	orrle.w	r1, r1, ip
 80005aa:	4090      	lslle	r0, r2
 80005ac:	1ae4      	subs	r4, r4, r3
 80005ae:	bfa2      	ittt	ge
 80005b0:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80005b4:	4329      	orrge	r1, r5
 80005b6:	bd30      	popge	{r4, r5, pc}
 80005b8:	ea6f 0404 	mvn.w	r4, r4
 80005bc:	3c1f      	subs	r4, #31
 80005be:	da1c      	bge.n	80005fa <__adddf3+0x1d2>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc0e      	bgt.n	80005e2 <__adddf3+0x1ba>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0220 	rsb	r2, r4, #32
 80005cc:	fa20 f004 	lsr.w	r0, r0, r4
 80005d0:	fa01 f302 	lsl.w	r3, r1, r2
 80005d4:	ea40 0003 	orr.w	r0, r0, r3
 80005d8:	fa21 f304 	lsr.w	r3, r1, r4
 80005dc:	ea45 0103 	orr.w	r1, r5, r3
 80005e0:	bd30      	pop	{r4, r5, pc}
 80005e2:	f1c4 040c 	rsb	r4, r4, #12
 80005e6:	f1c4 0220 	rsb	r2, r4, #32
 80005ea:	fa20 f002 	lsr.w	r0, r0, r2
 80005ee:	fa01 f304 	lsl.w	r3, r1, r4
 80005f2:	ea40 0003 	orr.w	r0, r0, r3
 80005f6:	4629      	mov	r1, r5
 80005f8:	bd30      	pop	{r4, r5, pc}
 80005fa:	fa21 f004 	lsr.w	r0, r1, r4
 80005fe:	4629      	mov	r1, r5
 8000600:	bd30      	pop	{r4, r5, pc}
 8000602:	f094 0f00 	teq	r4, #0
 8000606:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800060a:	bf06      	itte	eq
 800060c:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000610:	3401      	addeq	r4, #1
 8000612:	3d01      	subne	r5, #1
 8000614:	e74e      	b.n	80004b4 <__adddf3+0x8c>
 8000616:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800061a:	bf18      	it	ne
 800061c:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000620:	d029      	beq.n	8000676 <__adddf3+0x24e>
 8000622:	ea94 0f05 	teq	r4, r5
 8000626:	bf08      	it	eq
 8000628:	ea90 0f02 	teqeq	r0, r2
 800062c:	d005      	beq.n	800063a <__adddf3+0x212>
 800062e:	ea54 0c00 	orrs.w	ip, r4, r0
 8000632:	bf04      	itt	eq
 8000634:	4619      	moveq	r1, r3
 8000636:	4610      	moveq	r0, r2
 8000638:	bd30      	pop	{r4, r5, pc}
 800063a:	ea91 0f03 	teq	r1, r3
 800063e:	bf1e      	ittt	ne
 8000640:	2100      	movne	r1, #0
 8000642:	2000      	movne	r0, #0
 8000644:	bd30      	popne	{r4, r5, pc}
 8000646:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800064a:	d105      	bne.n	8000658 <__adddf3+0x230>
 800064c:	0040      	lsls	r0, r0, #1
 800064e:	4149      	adcs	r1, r1
 8000650:	bf28      	it	cs
 8000652:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000656:	bd30      	pop	{r4, r5, pc}
 8000658:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 800065c:	bf3c      	itt	cc
 800065e:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000662:	bd30      	popcc	{r4, r5, pc}
 8000664:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000668:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 800066c:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000670:	f04f 0000 	mov.w	r0, #0
 8000674:	bd30      	pop	{r4, r5, pc}
 8000676:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800067a:	bf1a      	itte	ne
 800067c:	4619      	movne	r1, r3
 800067e:	4610      	movne	r0, r2
 8000680:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000684:	bf1c      	itt	ne
 8000686:	460b      	movne	r3, r1
 8000688:	4602      	movne	r2, r0
 800068a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800068e:	bf06      	itte	eq
 8000690:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000694:	ea91 0f03 	teqeq	r1, r3
 8000698:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 800069c:	bd30      	pop	{r4, r5, pc}
 800069e:	bf00      	nop

080006a0 <__aeabi_ui2d>:
 80006a0:	f090 0f00 	teq	r0, #0
 80006a4:	bf04      	itt	eq
 80006a6:	2100      	moveq	r1, #0
 80006a8:	4770      	bxeq	lr
 80006aa:	b530      	push	{r4, r5, lr}
 80006ac:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006b0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006b4:	f04f 0500 	mov.w	r5, #0
 80006b8:	f04f 0100 	mov.w	r1, #0
 80006bc:	e750      	b.n	8000560 <__adddf3+0x138>
 80006be:	bf00      	nop

080006c0 <__aeabi_i2d>:
 80006c0:	f090 0f00 	teq	r0, #0
 80006c4:	bf04      	itt	eq
 80006c6:	2100      	moveq	r1, #0
 80006c8:	4770      	bxeq	lr
 80006ca:	b530      	push	{r4, r5, lr}
 80006cc:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80006d0:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80006d4:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 80006d8:	bf48      	it	mi
 80006da:	4240      	negmi	r0, r0
 80006dc:	f04f 0100 	mov.w	r1, #0
 80006e0:	e73e      	b.n	8000560 <__adddf3+0x138>
 80006e2:	bf00      	nop

080006e4 <__aeabi_f2d>:
 80006e4:	0042      	lsls	r2, r0, #1
 80006e6:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80006ea:	ea4f 0131 	mov.w	r1, r1, rrx
 80006ee:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80006f2:	bf1f      	itttt	ne
 80006f4:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80006f8:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80006fc:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000700:	4770      	bxne	lr
 8000702:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000706:	bf08      	it	eq
 8000708:	4770      	bxeq	lr
 800070a:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800070e:	bf04      	itt	eq
 8000710:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000714:	4770      	bxeq	lr
 8000716:	b530      	push	{r4, r5, lr}
 8000718:	f44f 7460 	mov.w	r4, #896	; 0x380
 800071c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	e71c      	b.n	8000560 <__adddf3+0x138>
 8000726:	bf00      	nop

08000728 <__aeabi_ul2d>:
 8000728:	ea50 0201 	orrs.w	r2, r0, r1
 800072c:	bf08      	it	eq
 800072e:	4770      	bxeq	lr
 8000730:	b530      	push	{r4, r5, lr}
 8000732:	f04f 0500 	mov.w	r5, #0
 8000736:	e00a      	b.n	800074e <__aeabi_l2d+0x16>

08000738 <__aeabi_l2d>:
 8000738:	ea50 0201 	orrs.w	r2, r0, r1
 800073c:	bf08      	it	eq
 800073e:	4770      	bxeq	lr
 8000740:	b530      	push	{r4, r5, lr}
 8000742:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000746:	d502      	bpl.n	800074e <__aeabi_l2d+0x16>
 8000748:	4240      	negs	r0, r0
 800074a:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800074e:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000752:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000756:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800075a:	f43f aed8 	beq.w	800050e <__adddf3+0xe6>
 800075e:	f04f 0203 	mov.w	r2, #3
 8000762:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000766:	bf18      	it	ne
 8000768:	3203      	addne	r2, #3
 800076a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800076e:	bf18      	it	ne
 8000770:	3203      	addne	r2, #3
 8000772:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000776:	f1c2 0320 	rsb	r3, r2, #32
 800077a:	fa00 fc03 	lsl.w	ip, r0, r3
 800077e:	fa20 f002 	lsr.w	r0, r0, r2
 8000782:	fa01 fe03 	lsl.w	lr, r1, r3
 8000786:	ea40 000e 	orr.w	r0, r0, lr
 800078a:	fa21 f102 	lsr.w	r1, r1, r2
 800078e:	4414      	add	r4, r2
 8000790:	e6bd      	b.n	800050e <__adddf3+0xe6>
 8000792:	bf00      	nop

08000794 <__gedf2>:
 8000794:	f04f 3cff 	mov.w	ip, #4294967295
 8000798:	e006      	b.n	80007a8 <__cmpdf2+0x4>
 800079a:	bf00      	nop

0800079c <__ledf2>:
 800079c:	f04f 0c01 	mov.w	ip, #1
 80007a0:	e002      	b.n	80007a8 <__cmpdf2+0x4>
 80007a2:	bf00      	nop

080007a4 <__cmpdf2>:
 80007a4:	f04f 0c01 	mov.w	ip, #1
 80007a8:	f84d cd04 	str.w	ip, [sp, #-4]!
 80007ac:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007b0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80007b4:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80007b8:	bf18      	it	ne
 80007ba:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80007be:	d01b      	beq.n	80007f8 <__cmpdf2+0x54>
 80007c0:	b001      	add	sp, #4
 80007c2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80007c6:	bf0c      	ite	eq
 80007c8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80007cc:	ea91 0f03 	teqne	r1, r3
 80007d0:	bf02      	ittt	eq
 80007d2:	ea90 0f02 	teqeq	r0, r2
 80007d6:	2000      	moveq	r0, #0
 80007d8:	4770      	bxeq	lr
 80007da:	f110 0f00 	cmn.w	r0, #0
 80007de:	ea91 0f03 	teq	r1, r3
 80007e2:	bf58      	it	pl
 80007e4:	4299      	cmppl	r1, r3
 80007e6:	bf08      	it	eq
 80007e8:	4290      	cmpeq	r0, r2
 80007ea:	bf2c      	ite	cs
 80007ec:	17d8      	asrcs	r0, r3, #31
 80007ee:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80007f2:	f040 0001 	orr.w	r0, r0, #1
 80007f6:	4770      	bx	lr
 80007f8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80007fc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000800:	d102      	bne.n	8000808 <__cmpdf2+0x64>
 8000802:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000806:	d107      	bne.n	8000818 <__cmpdf2+0x74>
 8000808:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 800080c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000810:	d1d6      	bne.n	80007c0 <__cmpdf2+0x1c>
 8000812:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000816:	d0d3      	beq.n	80007c0 <__cmpdf2+0x1c>
 8000818:	f85d 0b04 	ldr.w	r0, [sp], #4
 800081c:	4770      	bx	lr
 800081e:	bf00      	nop

08000820 <__aeabi_cdrcmple>:
 8000820:	4684      	mov	ip, r0
 8000822:	4610      	mov	r0, r2
 8000824:	4662      	mov	r2, ip
 8000826:	468c      	mov	ip, r1
 8000828:	4619      	mov	r1, r3
 800082a:	4663      	mov	r3, ip
 800082c:	e000      	b.n	8000830 <__aeabi_cdcmpeq>
 800082e:	bf00      	nop

08000830 <__aeabi_cdcmpeq>:
 8000830:	b501      	push	{r0, lr}
 8000832:	f7ff ffb7 	bl	80007a4 <__cmpdf2>
 8000836:	2800      	cmp	r0, #0
 8000838:	bf48      	it	mi
 800083a:	f110 0f00 	cmnmi.w	r0, #0
 800083e:	bd01      	pop	{r0, pc}

08000840 <__aeabi_dcmpeq>:
 8000840:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000844:	f7ff fff4 	bl	8000830 <__aeabi_cdcmpeq>
 8000848:	bf0c      	ite	eq
 800084a:	2001      	moveq	r0, #1
 800084c:	2000      	movne	r0, #0
 800084e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000852:	bf00      	nop

08000854 <__aeabi_dcmplt>:
 8000854:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000858:	f7ff ffea 	bl	8000830 <__aeabi_cdcmpeq>
 800085c:	bf34      	ite	cc
 800085e:	2001      	movcc	r0, #1
 8000860:	2000      	movcs	r0, #0
 8000862:	f85d fb08 	ldr.w	pc, [sp], #8
 8000866:	bf00      	nop

08000868 <__aeabi_dcmple>:
 8000868:	f84d ed08 	str.w	lr, [sp, #-8]!
 800086c:	f7ff ffe0 	bl	8000830 <__aeabi_cdcmpeq>
 8000870:	bf94      	ite	ls
 8000872:	2001      	movls	r0, #1
 8000874:	2000      	movhi	r0, #0
 8000876:	f85d fb08 	ldr.w	pc, [sp], #8
 800087a:	bf00      	nop

0800087c <__aeabi_dcmpge>:
 800087c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000880:	f7ff ffce 	bl	8000820 <__aeabi_cdrcmple>
 8000884:	bf94      	ite	ls
 8000886:	2001      	movls	r0, #1
 8000888:	2000      	movhi	r0, #0
 800088a:	f85d fb08 	ldr.w	pc, [sp], #8
 800088e:	bf00      	nop

08000890 <__aeabi_dcmpgt>:
 8000890:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000894:	f7ff ffc4 	bl	8000820 <__aeabi_cdrcmple>
 8000898:	bf34      	ite	cc
 800089a:	2001      	movcc	r0, #1
 800089c:	2000      	movcs	r0, #0
 800089e:	f85d fb08 	ldr.w	pc, [sp], #8
 80008a2:	bf00      	nop

080008a4 <__aeabi_d2iz>:
 80008a4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 80008a8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008ac:	d215      	bcs.n	80008da <__aeabi_d2iz+0x36>
 80008ae:	d511      	bpl.n	80008d4 <__aeabi_d2iz+0x30>
 80008b0:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 80008b4:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 80008b8:	d912      	bls.n	80008e0 <__aeabi_d2iz+0x3c>
 80008ba:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 80008be:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80008c2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 80008c6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80008ca:	fa23 f002 	lsr.w	r0, r3, r2
 80008ce:	bf18      	it	ne
 80008d0:	4240      	negne	r0, r0
 80008d2:	4770      	bx	lr
 80008d4:	f04f 0000 	mov.w	r0, #0
 80008d8:	4770      	bx	lr
 80008da:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 80008de:	d105      	bne.n	80008ec <__aeabi_d2iz+0x48>
 80008e0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 80008e4:	bf08      	it	eq
 80008e6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 80008ea:	4770      	bx	lr
 80008ec:	f04f 0000 	mov.w	r0, #0
 80008f0:	4770      	bx	lr
 80008f2:	bf00      	nop

080008f4 <__aeabi_d2uiz>:
 80008f4:	004a      	lsls	r2, r1, #1
 80008f6:	d211      	bcs.n	800091c <__aeabi_d2uiz+0x28>
 80008f8:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 80008fc:	d211      	bcs.n	8000922 <__aeabi_d2uiz+0x2e>
 80008fe:	d50d      	bpl.n	800091c <__aeabi_d2uiz+0x28>
 8000900:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000904:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000908:	d40e      	bmi.n	8000928 <__aeabi_d2uiz+0x34>
 800090a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800090e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000912:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000916:	fa23 f002 	lsr.w	r0, r3, r2
 800091a:	4770      	bx	lr
 800091c:	f04f 0000 	mov.w	r0, #0
 8000920:	4770      	bx	lr
 8000922:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000926:	d102      	bne.n	800092e <__aeabi_d2uiz+0x3a>
 8000928:	f04f 30ff 	mov.w	r0, #4294967295
 800092c:	4770      	bx	lr
 800092e:	f04f 0000 	mov.w	r0, #0
 8000932:	4770      	bx	lr

08000934 <__aeabi_uldivmod>:
 8000934:	b953      	cbnz	r3, 800094c <__aeabi_uldivmod+0x18>
 8000936:	b94a      	cbnz	r2, 800094c <__aeabi_uldivmod+0x18>
 8000938:	2900      	cmp	r1, #0
 800093a:	bf08      	it	eq
 800093c:	2800      	cmpeq	r0, #0
 800093e:	bf1c      	itt	ne
 8000940:	f04f 31ff 	movne.w	r1, #4294967295
 8000944:	f04f 30ff 	movne.w	r0, #4294967295
 8000948:	f000 b96e 	b.w	8000c28 <__aeabi_idiv0>
 800094c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000950:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000954:	f000 f806 	bl	8000964 <__udivmoddi4>
 8000958:	f8dd e004 	ldr.w	lr, [sp, #4]
 800095c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000960:	b004      	add	sp, #16
 8000962:	4770      	bx	lr

08000964 <__udivmoddi4>:
 8000964:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000968:	9d08      	ldr	r5, [sp, #32]
 800096a:	4604      	mov	r4, r0
 800096c:	468c      	mov	ip, r1
 800096e:	2b00      	cmp	r3, #0
 8000970:	f040 8083 	bne.w	8000a7a <__udivmoddi4+0x116>
 8000974:	428a      	cmp	r2, r1
 8000976:	4617      	mov	r7, r2
 8000978:	d947      	bls.n	8000a0a <__udivmoddi4+0xa6>
 800097a:	fab2 f282 	clz	r2, r2
 800097e:	b142      	cbz	r2, 8000992 <__udivmoddi4+0x2e>
 8000980:	f1c2 0020 	rsb	r0, r2, #32
 8000984:	fa24 f000 	lsr.w	r0, r4, r0
 8000988:	4091      	lsls	r1, r2
 800098a:	4097      	lsls	r7, r2
 800098c:	ea40 0c01 	orr.w	ip, r0, r1
 8000990:	4094      	lsls	r4, r2
 8000992:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000996:	0c23      	lsrs	r3, r4, #16
 8000998:	fbbc f6f8 	udiv	r6, ip, r8
 800099c:	fa1f fe87 	uxth.w	lr, r7
 80009a0:	fb08 c116 	mls	r1, r8, r6, ip
 80009a4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80009a8:	fb06 f10e 	mul.w	r1, r6, lr
 80009ac:	4299      	cmp	r1, r3
 80009ae:	d909      	bls.n	80009c4 <__udivmoddi4+0x60>
 80009b0:	18fb      	adds	r3, r7, r3
 80009b2:	f106 30ff 	add.w	r0, r6, #4294967295
 80009b6:	f080 8119 	bcs.w	8000bec <__udivmoddi4+0x288>
 80009ba:	4299      	cmp	r1, r3
 80009bc:	f240 8116 	bls.w	8000bec <__udivmoddi4+0x288>
 80009c0:	3e02      	subs	r6, #2
 80009c2:	443b      	add	r3, r7
 80009c4:	1a5b      	subs	r3, r3, r1
 80009c6:	b2a4      	uxth	r4, r4
 80009c8:	fbb3 f0f8 	udiv	r0, r3, r8
 80009cc:	fb08 3310 	mls	r3, r8, r0, r3
 80009d0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80009d4:	fb00 fe0e 	mul.w	lr, r0, lr
 80009d8:	45a6      	cmp	lr, r4
 80009da:	d909      	bls.n	80009f0 <__udivmoddi4+0x8c>
 80009dc:	193c      	adds	r4, r7, r4
 80009de:	f100 33ff 	add.w	r3, r0, #4294967295
 80009e2:	f080 8105 	bcs.w	8000bf0 <__udivmoddi4+0x28c>
 80009e6:	45a6      	cmp	lr, r4
 80009e8:	f240 8102 	bls.w	8000bf0 <__udivmoddi4+0x28c>
 80009ec:	3802      	subs	r0, #2
 80009ee:	443c      	add	r4, r7
 80009f0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80009f4:	eba4 040e 	sub.w	r4, r4, lr
 80009f8:	2600      	movs	r6, #0
 80009fa:	b11d      	cbz	r5, 8000a04 <__udivmoddi4+0xa0>
 80009fc:	40d4      	lsrs	r4, r2
 80009fe:	2300      	movs	r3, #0
 8000a00:	e9c5 4300 	strd	r4, r3, [r5]
 8000a04:	4631      	mov	r1, r6
 8000a06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a0a:	b902      	cbnz	r2, 8000a0e <__udivmoddi4+0xaa>
 8000a0c:	deff      	udf	#255	; 0xff
 8000a0e:	fab2 f282 	clz	r2, r2
 8000a12:	2a00      	cmp	r2, #0
 8000a14:	d150      	bne.n	8000ab8 <__udivmoddi4+0x154>
 8000a16:	1bcb      	subs	r3, r1, r7
 8000a18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a1c:	fa1f f887 	uxth.w	r8, r7
 8000a20:	2601      	movs	r6, #1
 8000a22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000a26:	0c21      	lsrs	r1, r4, #16
 8000a28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000a2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000a30:	fb08 f30c 	mul.w	r3, r8, ip
 8000a34:	428b      	cmp	r3, r1
 8000a36:	d907      	bls.n	8000a48 <__udivmoddi4+0xe4>
 8000a38:	1879      	adds	r1, r7, r1
 8000a3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000a3e:	d202      	bcs.n	8000a46 <__udivmoddi4+0xe2>
 8000a40:	428b      	cmp	r3, r1
 8000a42:	f200 80e9 	bhi.w	8000c18 <__udivmoddi4+0x2b4>
 8000a46:	4684      	mov	ip, r0
 8000a48:	1ac9      	subs	r1, r1, r3
 8000a4a:	b2a3      	uxth	r3, r4
 8000a4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000a50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000a54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000a58:	fb08 f800 	mul.w	r8, r8, r0
 8000a5c:	45a0      	cmp	r8, r4
 8000a5e:	d907      	bls.n	8000a70 <__udivmoddi4+0x10c>
 8000a60:	193c      	adds	r4, r7, r4
 8000a62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a66:	d202      	bcs.n	8000a6e <__udivmoddi4+0x10a>
 8000a68:	45a0      	cmp	r8, r4
 8000a6a:	f200 80d9 	bhi.w	8000c20 <__udivmoddi4+0x2bc>
 8000a6e:	4618      	mov	r0, r3
 8000a70:	eba4 0408 	sub.w	r4, r4, r8
 8000a74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000a78:	e7bf      	b.n	80009fa <__udivmoddi4+0x96>
 8000a7a:	428b      	cmp	r3, r1
 8000a7c:	d909      	bls.n	8000a92 <__udivmoddi4+0x12e>
 8000a7e:	2d00      	cmp	r5, #0
 8000a80:	f000 80b1 	beq.w	8000be6 <__udivmoddi4+0x282>
 8000a84:	2600      	movs	r6, #0
 8000a86:	e9c5 0100 	strd	r0, r1, [r5]
 8000a8a:	4630      	mov	r0, r6
 8000a8c:	4631      	mov	r1, r6
 8000a8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a92:	fab3 f683 	clz	r6, r3
 8000a96:	2e00      	cmp	r6, #0
 8000a98:	d14a      	bne.n	8000b30 <__udivmoddi4+0x1cc>
 8000a9a:	428b      	cmp	r3, r1
 8000a9c:	d302      	bcc.n	8000aa4 <__udivmoddi4+0x140>
 8000a9e:	4282      	cmp	r2, r0
 8000aa0:	f200 80b8 	bhi.w	8000c14 <__udivmoddi4+0x2b0>
 8000aa4:	1a84      	subs	r4, r0, r2
 8000aa6:	eb61 0103 	sbc.w	r1, r1, r3
 8000aaa:	2001      	movs	r0, #1
 8000aac:	468c      	mov	ip, r1
 8000aae:	2d00      	cmp	r5, #0
 8000ab0:	d0a8      	beq.n	8000a04 <__udivmoddi4+0xa0>
 8000ab2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000ab6:	e7a5      	b.n	8000a04 <__udivmoddi4+0xa0>
 8000ab8:	f1c2 0320 	rsb	r3, r2, #32
 8000abc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ac0:	4097      	lsls	r7, r2
 8000ac2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ac6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000aca:	40d9      	lsrs	r1, r3
 8000acc:	4330      	orrs	r0, r6
 8000ace:	0c03      	lsrs	r3, r0, #16
 8000ad0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ad4:	fa1f f887 	uxth.w	r8, r7
 8000ad8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000adc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ae0:	fb06 f108 	mul.w	r1, r6, r8
 8000ae4:	4299      	cmp	r1, r3
 8000ae6:	fa04 f402 	lsl.w	r4, r4, r2
 8000aea:	d909      	bls.n	8000b00 <__udivmoddi4+0x19c>
 8000aec:	18fb      	adds	r3, r7, r3
 8000aee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000af2:	f080 808d 	bcs.w	8000c10 <__udivmoddi4+0x2ac>
 8000af6:	4299      	cmp	r1, r3
 8000af8:	f240 808a 	bls.w	8000c10 <__udivmoddi4+0x2ac>
 8000afc:	3e02      	subs	r6, #2
 8000afe:	443b      	add	r3, r7
 8000b00:	1a5b      	subs	r3, r3, r1
 8000b02:	b281      	uxth	r1, r0
 8000b04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000b10:	fb00 f308 	mul.w	r3, r0, r8
 8000b14:	428b      	cmp	r3, r1
 8000b16:	d907      	bls.n	8000b28 <__udivmoddi4+0x1c4>
 8000b18:	1879      	adds	r1, r7, r1
 8000b1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000b1e:	d273      	bcs.n	8000c08 <__udivmoddi4+0x2a4>
 8000b20:	428b      	cmp	r3, r1
 8000b22:	d971      	bls.n	8000c08 <__udivmoddi4+0x2a4>
 8000b24:	3802      	subs	r0, #2
 8000b26:	4439      	add	r1, r7
 8000b28:	1acb      	subs	r3, r1, r3
 8000b2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000b2e:	e778      	b.n	8000a22 <__udivmoddi4+0xbe>
 8000b30:	f1c6 0c20 	rsb	ip, r6, #32
 8000b34:	fa03 f406 	lsl.w	r4, r3, r6
 8000b38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000b3c:	431c      	orrs	r4, r3
 8000b3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000b42:	fa01 f306 	lsl.w	r3, r1, r6
 8000b46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000b4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000b4e:	431f      	orrs	r7, r3
 8000b50:	0c3b      	lsrs	r3, r7, #16
 8000b52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000b56:	fa1f f884 	uxth.w	r8, r4
 8000b5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000b5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000b62:	fb09 fa08 	mul.w	sl, r9, r8
 8000b66:	458a      	cmp	sl, r1
 8000b68:	fa02 f206 	lsl.w	r2, r2, r6
 8000b6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000b70:	d908      	bls.n	8000b84 <__udivmoddi4+0x220>
 8000b72:	1861      	adds	r1, r4, r1
 8000b74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000b78:	d248      	bcs.n	8000c0c <__udivmoddi4+0x2a8>
 8000b7a:	458a      	cmp	sl, r1
 8000b7c:	d946      	bls.n	8000c0c <__udivmoddi4+0x2a8>
 8000b7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000b82:	4421      	add	r1, r4
 8000b84:	eba1 010a 	sub.w	r1, r1, sl
 8000b88:	b2bf      	uxth	r7, r7
 8000b8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000b8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000b92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000b96:	fb00 f808 	mul.w	r8, r0, r8
 8000b9a:	45b8      	cmp	r8, r7
 8000b9c:	d907      	bls.n	8000bae <__udivmoddi4+0x24a>
 8000b9e:	19e7      	adds	r7, r4, r7
 8000ba0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000ba4:	d22e      	bcs.n	8000c04 <__udivmoddi4+0x2a0>
 8000ba6:	45b8      	cmp	r8, r7
 8000ba8:	d92c      	bls.n	8000c04 <__udivmoddi4+0x2a0>
 8000baa:	3802      	subs	r0, #2
 8000bac:	4427      	add	r7, r4
 8000bae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000bb2:	eba7 0708 	sub.w	r7, r7, r8
 8000bb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000bba:	454f      	cmp	r7, r9
 8000bbc:	46c6      	mov	lr, r8
 8000bbe:	4649      	mov	r1, r9
 8000bc0:	d31a      	bcc.n	8000bf8 <__udivmoddi4+0x294>
 8000bc2:	d017      	beq.n	8000bf4 <__udivmoddi4+0x290>
 8000bc4:	b15d      	cbz	r5, 8000bde <__udivmoddi4+0x27a>
 8000bc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000bca:	eb67 0701 	sbc.w	r7, r7, r1
 8000bce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000bd2:	40f2      	lsrs	r2, r6
 8000bd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000bd8:	40f7      	lsrs	r7, r6
 8000bda:	e9c5 2700 	strd	r2, r7, [r5]
 8000bde:	2600      	movs	r6, #0
 8000be0:	4631      	mov	r1, r6
 8000be2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000be6:	462e      	mov	r6, r5
 8000be8:	4628      	mov	r0, r5
 8000bea:	e70b      	b.n	8000a04 <__udivmoddi4+0xa0>
 8000bec:	4606      	mov	r6, r0
 8000bee:	e6e9      	b.n	80009c4 <__udivmoddi4+0x60>
 8000bf0:	4618      	mov	r0, r3
 8000bf2:	e6fd      	b.n	80009f0 <__udivmoddi4+0x8c>
 8000bf4:	4543      	cmp	r3, r8
 8000bf6:	d2e5      	bcs.n	8000bc4 <__udivmoddi4+0x260>
 8000bf8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000bfc:	eb69 0104 	sbc.w	r1, r9, r4
 8000c00:	3801      	subs	r0, #1
 8000c02:	e7df      	b.n	8000bc4 <__udivmoddi4+0x260>
 8000c04:	4608      	mov	r0, r1
 8000c06:	e7d2      	b.n	8000bae <__udivmoddi4+0x24a>
 8000c08:	4660      	mov	r0, ip
 8000c0a:	e78d      	b.n	8000b28 <__udivmoddi4+0x1c4>
 8000c0c:	4681      	mov	r9, r0
 8000c0e:	e7b9      	b.n	8000b84 <__udivmoddi4+0x220>
 8000c10:	4666      	mov	r6, ip
 8000c12:	e775      	b.n	8000b00 <__udivmoddi4+0x19c>
 8000c14:	4630      	mov	r0, r6
 8000c16:	e74a      	b.n	8000aae <__udivmoddi4+0x14a>
 8000c18:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c1c:	4439      	add	r1, r7
 8000c1e:	e713      	b.n	8000a48 <__udivmoddi4+0xe4>
 8000c20:	3802      	subs	r0, #2
 8000c22:	443c      	add	r4, r7
 8000c24:	e724      	b.n	8000a70 <__udivmoddi4+0x10c>
 8000c26:	bf00      	nop

08000c28 <__aeabi_idiv0>:
 8000c28:	4770      	bx	lr
 8000c2a:	bf00      	nop

08000c2c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8000c32:	4b10      	ldr	r3, [pc, #64]	; (8000c74 <MX_DMA_Init+0x48>)
 8000c34:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000c36:	4a0f      	ldr	r2, [pc, #60]	; (8000c74 <MX_DMA_Init+0x48>)
 8000c38:	f043 0302 	orr.w	r3, r3, #2
 8000c3c:	6493      	str	r3, [r2, #72]	; 0x48
 8000c3e:	4b0d      	ldr	r3, [pc, #52]	; (8000c74 <MX_DMA_Init+0x48>)
 8000c40:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8000c42:	f003 0302 	and.w	r3, r3, #2
 8000c46:	607b      	str	r3, [r7, #4]
 8000c48:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Channel3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel3_IRQn, 0, 0);
 8000c4a:	2200      	movs	r2, #0
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	203a      	movs	r0, #58	; 0x3a
 8000c50:	f001 fa73 	bl	800213a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel3_IRQn);
 8000c54:	203a      	movs	r0, #58	; 0x3a
 8000c56:	f001 fa8c 	bl	8002172 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8000c5a:	2200      	movs	r2, #0
 8000c5c:	2100      	movs	r1, #0
 8000c5e:	203c      	movs	r0, #60	; 0x3c
 8000c60:	f001 fa6b 	bl	800213a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8000c64:	203c      	movs	r0, #60	; 0x3c
 8000c66:	f001 fa84 	bl	8002172 <HAL_NVIC_EnableIRQ>

}
 8000c6a:	bf00      	nop
 8000c6c:	3708      	adds	r7, #8
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}
 8000c72:	bf00      	nop
 8000c74:	40021000 	.word	0x40021000

08000c78 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000c78:	b480      	push	{r7}
 8000c7a:	b083      	sub	sp, #12
 8000c7c:	af00      	add	r7, sp, #0

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000c7e:	4b0f      	ldr	r3, [pc, #60]	; (8000cbc <MX_GPIO_Init+0x44>)
 8000c80:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c82:	4a0e      	ldr	r2, [pc, #56]	; (8000cbc <MX_GPIO_Init+0x44>)
 8000c84:	f043 0304 	orr.w	r3, r3, #4
 8000c88:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000c8a:	4b0c      	ldr	r3, [pc, #48]	; (8000cbc <MX_GPIO_Init+0x44>)
 8000c8c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c8e:	f003 0304 	and.w	r3, r3, #4
 8000c92:	607b      	str	r3, [r7, #4]
 8000c94:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c96:	4b09      	ldr	r3, [pc, #36]	; (8000cbc <MX_GPIO_Init+0x44>)
 8000c98:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000c9a:	4a08      	ldr	r2, [pc, #32]	; (8000cbc <MX_GPIO_Init+0x44>)
 8000c9c:	f043 0301 	orr.w	r3, r3, #1
 8000ca0:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000ca2:	4b06      	ldr	r3, [pc, #24]	; (8000cbc <MX_GPIO_Init+0x44>)
 8000ca4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000ca6:	f003 0301 	and.w	r3, r3, #1
 8000caa:	603b      	str	r3, [r7, #0]
 8000cac:	683b      	ldr	r3, [r7, #0]

}
 8000cae:	bf00      	nop
 8000cb0:	370c      	adds	r7, #12
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cb8:	4770      	bx	lr
 8000cba:	bf00      	nop
 8000cbc:	40021000 	.word	0x40021000

08000cc0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000cc0:	b580      	push	{r7, lr}
 8000cc2:	b082      	sub	sp, #8
 8000cc4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000cc6:	f001 f8c5 	bl	8001e54 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000cca:	f000 f841 	bl	8000d50 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000cce:	f7ff ffd3 	bl	8000c78 <MX_GPIO_Init>
  MX_DMA_Init();
 8000cd2:	f7ff ffab 	bl	8000c2c <MX_DMA_Init>
  MX_RTC_Init();
 8000cd6:	f000 f895 	bl	8000e04 <MX_RTC_Init>
  MX_TIM2_Init();
 8000cda:	f000 f9d1 	bl	8001080 <MX_TIM2_Init>
  MX_UART4_Init();
 8000cde:	f000 fa9d 	bl	800121c <MX_UART4_Init>
  /* USER CODE BEGIN 2 */
  dwinUartDmaInit();
 8000ce2:	f000 fbb9 	bl	8001458 <dwinUartDmaInit>
  dwinAppInit();
 8000ce6:	f000 fef1 	bl	8001acc <dwinAppInit>
  HAL_TIM_Base_Start_IT(&htim2);
 8000cea:	4817      	ldr	r0, [pc, #92]	; (8000d48 <main+0x88>)
 8000cec:	f003 fc46 	bl	800457c <HAL_TIM_Base_Start_IT>
  uint16_t i = 0;
 8000cf0:	2300      	movs	r3, #0
 8000cf2:	80fb      	strh	r3, [r7, #6]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  parsingDWIN();
 8000cf4:	f000 fcfc 	bl	80016f0 <parsingDWIN>
	  if ( i < 100)
 8000cf8:	88fb      	ldrh	r3, [r7, #6]
 8000cfa:	2b63      	cmp	r3, #99	; 0x63
 8000cfc:	d816      	bhi.n	8000d2c <main+0x6c>
	  {
		  i++;
 8000cfe:	88fb      	ldrh	r3, [r7, #6]
 8000d00:	3301      	adds	r3, #1
 8000d02:	80fb      	strh	r3, [r7, #6]
		  writeHalfWordDWIN(0x5002, i);
 8000d04:	88fb      	ldrh	r3, [r7, #6]
 8000d06:	4619      	mov	r1, r3
 8000d08:	f245 0002 	movw	r0, #20482	; 0x5002
 8000d0c:	f000 fd8e 	bl	800182c <writeHalfWordDWIN>
		  waitOkMessageDWIN();
 8000d10:	f000 fd36 	bl	8001780 <waitOkMessageDWIN>
		  writeHalfWordDWIN(0x5004, 100-i);
 8000d14:	88fb      	ldrh	r3, [r7, #6]
 8000d16:	f1c3 0364 	rsb	r3, r3, #100	; 0x64
 8000d1a:	b29b      	uxth	r3, r3
 8000d1c:	4619      	mov	r1, r3
 8000d1e:	f245 0004 	movw	r0, #20484	; 0x5004
 8000d22:	f000 fd83 	bl	800182c <writeHalfWordDWIN>
		  waitOkMessageDWIN();
 8000d26:	f000 fd2b 	bl	8001780 <waitOkMessageDWIN>
 8000d2a:	e001      	b.n	8000d30 <main+0x70>
	  }
	  else
	  {
		  i = 0;
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	80fb      	strh	r3, [r7, #6]
	  }
	  ledPWM();
 8000d30:	f000 fee2 	bl	8001af8 <ledPWM>

	  if (timer2Cnt > 24)
 8000d34:	4b05      	ldr	r3, [pc, #20]	; (8000d4c <main+0x8c>)
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	2b18      	cmp	r3, #24
 8000d3a:	d9db      	bls.n	8000cf4 <main+0x34>
	  {
		  curveProcessDWIN();
 8000d3c:	f000 ff30 	bl	8001ba0 <curveProcessDWIN>
		  timer2Cnt = 0;
 8000d40:	4b02      	ldr	r3, [pc, #8]	; (8000d4c <main+0x8c>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	701a      	strb	r2, [r3, #0]
	  parsingDWIN();
 8000d46:	e7d5      	b.n	8000cf4 <main+0x34>
 8000d48:	2000005c 	.word	0x2000005c
 8000d4c:	20000028 	.word	0x20000028

08000d50 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000d50:	b580      	push	{r7, lr}
 8000d52:	b096      	sub	sp, #88	; 0x58
 8000d54:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000d56:	f107 0314 	add.w	r3, r7, #20
 8000d5a:	2244      	movs	r2, #68	; 0x44
 8000d5c:	2100      	movs	r1, #0
 8000d5e:	4618      	mov	r0, r3
 8000d60:	f005 fef2 	bl	8006b48 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000d64:	463b      	mov	r3, r7
 8000d66:	2200      	movs	r2, #0
 8000d68:	601a      	str	r2, [r3, #0]
 8000d6a:	605a      	str	r2, [r3, #4]
 8000d6c:	609a      	str	r2, [r3, #8]
 8000d6e:	60da      	str	r2, [r3, #12]
 8000d70:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1) != HAL_OK)
 8000d72:	f44f 7000 	mov.w	r0, #512	; 0x200
 8000d76:	f001 fe55 	bl	8002a24 <HAL_PWREx_ControlVoltageScaling>
 8000d7a:	4603      	mov	r3, r0
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d001      	beq.n	8000d84 <SystemClock_Config+0x34>
  {
    Error_Handler();
 8000d80:	f000 f83a 	bl	8000df8 <Error_Handler>
  }
  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8000d84:	f001 fe30 	bl	80029e8 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8000d88:	4b1a      	ldr	r3, [pc, #104]	; (8000df4 <SystemClock_Config+0xa4>)
 8000d8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000d8e:	4a19      	ldr	r2, [pc, #100]	; (8000df4 <SystemClock_Config+0xa4>)
 8000d90:	f023 0318 	bic.w	r3, r3, #24
 8000d94:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8000d98:	2306      	movs	r3, #6
 8000d9a:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8000d9c:	2301      	movs	r3, #1
 8000d9e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000da0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000da4:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000da6:	2310      	movs	r3, #16
 8000da8:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000daa:	2300      	movs	r3, #0
 8000dac:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000dae:	f107 0314 	add.w	r3, r7, #20
 8000db2:	4618      	mov	r0, r3
 8000db4:	f001 fe8c 	bl	8002ad0 <HAL_RCC_OscConfig>
 8000db8:	4603      	mov	r3, r0
 8000dba:	2b00      	cmp	r3, #0
 8000dbc:	d001      	beq.n	8000dc2 <SystemClock_Config+0x72>
  {
    Error_Handler();
 8000dbe:	f000 f81b 	bl	8000df8 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000dc2:	230f      	movs	r3, #15
 8000dc4:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000dc6:	2301      	movs	r3, #1
 8000dc8:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000dce:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8000dd2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000dd4:	2300      	movs	r3, #0
 8000dd6:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000dd8:	463b      	mov	r3, r7
 8000dda:	2100      	movs	r1, #0
 8000ddc:	4618      	mov	r0, r3
 8000dde:	f002 fa5d 	bl	800329c <HAL_RCC_ClockConfig>
 8000de2:	4603      	mov	r3, r0
 8000de4:	2b00      	cmp	r3, #0
 8000de6:	d001      	beq.n	8000dec <SystemClock_Config+0x9c>
  {
    Error_Handler();
 8000de8:	f000 f806 	bl	8000df8 <Error_Handler>
  }
}
 8000dec:	bf00      	nop
 8000dee:	3758      	adds	r7, #88	; 0x58
 8000df0:	46bd      	mov	sp, r7
 8000df2:	bd80      	pop	{r7, pc}
 8000df4:	40021000 	.word	0x40021000

08000df8 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000df8:	b480      	push	{r7}
 8000dfa:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000dfc:	b672      	cpsid	i
}
 8000dfe:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000e00:	e7fe      	b.n	8000e00 <Error_Handler+0x8>
	...

08000e04 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000e04:	b580      	push	{r7, lr}
 8000e06:	b086      	sub	sp, #24
 8000e08:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8000e0a:	1d3b      	adds	r3, r7, #4
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	601a      	str	r2, [r3, #0]
 8000e10:	605a      	str	r2, [r3, #4]
 8000e12:	609a      	str	r2, [r3, #8]
 8000e14:	60da      	str	r2, [r3, #12]
 8000e16:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8000e18:	2300      	movs	r3, #0
 8000e1a:	603b      	str	r3, [r7, #0]
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000e1c:	4b25      	ldr	r3, [pc, #148]	; (8000eb4 <MX_RTC_Init+0xb0>)
 8000e1e:	4a26      	ldr	r2, [pc, #152]	; (8000eb8 <MX_RTC_Init+0xb4>)
 8000e20:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000e22:	4b24      	ldr	r3, [pc, #144]	; (8000eb4 <MX_RTC_Init+0xb0>)
 8000e24:	2200      	movs	r2, #0
 8000e26:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8000e28:	4b22      	ldr	r3, [pc, #136]	; (8000eb4 <MX_RTC_Init+0xb0>)
 8000e2a:	227f      	movs	r2, #127	; 0x7f
 8000e2c:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000e2e:	4b21      	ldr	r3, [pc, #132]	; (8000eb4 <MX_RTC_Init+0xb0>)
 8000e30:	22ff      	movs	r2, #255	; 0xff
 8000e32:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000e34:	4b1f      	ldr	r3, [pc, #124]	; (8000eb4 <MX_RTC_Init+0xb0>)
 8000e36:	2200      	movs	r2, #0
 8000e38:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8000e3a:	4b1e      	ldr	r3, [pc, #120]	; (8000eb4 <MX_RTC_Init+0xb0>)
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8000e40:	4b1c      	ldr	r3, [pc, #112]	; (8000eb4 <MX_RTC_Init+0xb0>)
 8000e42:	2200      	movs	r2, #0
 8000e44:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000e46:	4b1b      	ldr	r3, [pc, #108]	; (8000eb4 <MX_RTC_Init+0xb0>)
 8000e48:	2200      	movs	r2, #0
 8000e4a:	61da      	str	r2, [r3, #28]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000e4c:	4819      	ldr	r0, [pc, #100]	; (8000eb4 <MX_RTC_Init+0xb0>)
 8000e4e:	f003 f8e7 	bl	8004020 <HAL_RTC_Init>
 8000e52:	4603      	mov	r3, r0
 8000e54:	2b00      	cmp	r3, #0
 8000e56:	d001      	beq.n	8000e5c <MX_RTC_Init+0x58>
  {
    Error_Handler();
 8000e58:	f7ff ffce 	bl	8000df8 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 8000e5c:	230c      	movs	r3, #12
 8000e5e:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 30;
 8000e60:	231e      	movs	r3, #30
 8000e62:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 47;
 8000e64:	232f      	movs	r3, #47	; 0x2f
 8000e66:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8000e68:	2300      	movs	r3, #0
 8000e6a:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000e6c:	2300      	movs	r3, #0
 8000e6e:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000e70:	1d3b      	adds	r3, r7, #4
 8000e72:	2200      	movs	r2, #0
 8000e74:	4619      	mov	r1, r3
 8000e76:	480f      	ldr	r0, [pc, #60]	; (8000eb4 <MX_RTC_Init+0xb0>)
 8000e78:	f003 f94d 	bl	8004116 <HAL_RTC_SetTime>
 8000e7c:	4603      	mov	r3, r0
 8000e7e:	2b00      	cmp	r3, #0
 8000e80:	d001      	beq.n	8000e86 <MX_RTC_Init+0x82>
  {
    Error_Handler();
 8000e82:	f7ff ffb9 	bl	8000df8 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8000e86:	2301      	movs	r3, #1
 8000e88:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8000e8a:	2301      	movs	r3, #1
 8000e8c:	707b      	strb	r3, [r7, #1]
  sDate.Date = 1;
 8000e8e:	2301      	movs	r3, #1
 8000e90:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0;
 8000e92:	2300      	movs	r3, #0
 8000e94:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 8000e96:	463b      	mov	r3, r7
 8000e98:	2200      	movs	r2, #0
 8000e9a:	4619      	mov	r1, r3
 8000e9c:	4805      	ldr	r0, [pc, #20]	; (8000eb4 <MX_RTC_Init+0xb0>)
 8000e9e:	f003 f9d7 	bl	8004250 <HAL_RTC_SetDate>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	2b00      	cmp	r3, #0
 8000ea6:	d001      	beq.n	8000eac <MX_RTC_Init+0xa8>
  {
    Error_Handler();
 8000ea8:	f7ff ffa6 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000eac:	bf00      	nop
 8000eae:	3718      	adds	r7, #24
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}
 8000eb4:	20000038 	.word	0x20000038
 8000eb8:	40002800 	.word	0x40002800

08000ebc <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000ebc:	b580      	push	{r7, lr}
 8000ebe:	b0a4      	sub	sp, #144	; 0x90
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000ec4:	f107 0308 	add.w	r3, r7, #8
 8000ec8:	2288      	movs	r2, #136	; 0x88
 8000eca:	2100      	movs	r1, #0
 8000ecc:	4618      	mov	r0, r3
 8000ece:	f005 fe3b 	bl	8006b48 <memset>
  if(rtcHandle->Instance==RTC)
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	681b      	ldr	r3, [r3, #0]
 8000ed6:	4a10      	ldr	r2, [pc, #64]	; (8000f18 <HAL_RTC_MspInit+0x5c>)
 8000ed8:	4293      	cmp	r3, r2
 8000eda:	d118      	bne.n	8000f0e <HAL_RTC_MspInit+0x52>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000edc:	f44f 3300 	mov.w	r3, #131072	; 0x20000
 8000ee0:	60bb      	str	r3, [r7, #8]
    PeriphClkInit.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000ee2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000ee6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000eea:	f107 0308 	add.w	r3, r7, #8
 8000eee:	4618      	mov	r0, r3
 8000ef0:	f002 fbda 	bl	80036a8 <HAL_RCCEx_PeriphCLKConfig>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <HAL_RTC_MspInit+0x42>
    {
      Error_Handler();
 8000efa:	f7ff ff7d 	bl	8000df8 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000efe:	4b07      	ldr	r3, [pc, #28]	; (8000f1c <HAL_RTC_MspInit+0x60>)
 8000f00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8000f04:	4a05      	ldr	r2, [pc, #20]	; (8000f1c <HAL_RTC_MspInit+0x60>)
 8000f06:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000f0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000f0e:	bf00      	nop
 8000f10:	3790      	adds	r7, #144	; 0x90
 8000f12:	46bd      	mov	sp, r7
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40002800 	.word	0x40002800
 8000f1c:	40021000 	.word	0x40021000

08000f20 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000f26:	4b0f      	ldr	r3, [pc, #60]	; (8000f64 <HAL_MspInit+0x44>)
 8000f28:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f2a:	4a0e      	ldr	r2, [pc, #56]	; (8000f64 <HAL_MspInit+0x44>)
 8000f2c:	f043 0301 	orr.w	r3, r3, #1
 8000f30:	6613      	str	r3, [r2, #96]	; 0x60
 8000f32:	4b0c      	ldr	r3, [pc, #48]	; (8000f64 <HAL_MspInit+0x44>)
 8000f34:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000f36:	f003 0301 	and.w	r3, r3, #1
 8000f3a:	607b      	str	r3, [r7, #4]
 8000f3c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000f3e:	4b09      	ldr	r3, [pc, #36]	; (8000f64 <HAL_MspInit+0x44>)
 8000f40:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f42:	4a08      	ldr	r2, [pc, #32]	; (8000f64 <HAL_MspInit+0x44>)
 8000f44:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000f48:	6593      	str	r3, [r2, #88]	; 0x58
 8000f4a:	4b06      	ldr	r3, [pc, #24]	; (8000f64 <HAL_MspInit+0x44>)
 8000f4c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000f4e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f52:	603b      	str	r3, [r7, #0]
 8000f54:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000f56:	bf00      	nop
 8000f58:	370c      	adds	r7, #12
 8000f5a:	46bd      	mov	sp, r7
 8000f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f60:	4770      	bx	lr
 8000f62:	bf00      	nop
 8000f64:	40021000 	.word	0x40021000

08000f68 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000f6c:	e7fe      	b.n	8000f6c <NMI_Handler+0x4>

08000f6e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f6e:	b480      	push	{r7}
 8000f70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f72:	e7fe      	b.n	8000f72 <HardFault_Handler+0x4>

08000f74 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f74:	b480      	push	{r7}
 8000f76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f78:	e7fe      	b.n	8000f78 <MemManage_Handler+0x4>

08000f7a <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f7a:	b480      	push	{r7}
 8000f7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f7e:	e7fe      	b.n	8000f7e <BusFault_Handler+0x4>

08000f80 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f84:	e7fe      	b.n	8000f84 <UsageFault_Handler+0x4>

08000f86 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f86:	b480      	push	{r7}
 8000f88:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f8a:	bf00      	nop
 8000f8c:	46bd      	mov	sp, r7
 8000f8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f92:	4770      	bx	lr

08000f94 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f94:	b480      	push	{r7}
 8000f96:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f98:	bf00      	nop
 8000f9a:	46bd      	mov	sp, r7
 8000f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa0:	4770      	bx	lr

08000fa2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fa2:	b480      	push	{r7}
 8000fa4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fa6:	bf00      	nop
 8000fa8:	46bd      	mov	sp, r7
 8000faa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fae:	4770      	bx	lr

08000fb0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fb4:	f000 ffa2 	bl	8001efc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fb8:	bf00      	nop
 8000fba:	bd80      	pop	{r7, pc}

08000fbc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8000fbc:	b580      	push	{r7, lr}
 8000fbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */
	timer2Cnt++;
 8000fc0:	4b05      	ldr	r3, [pc, #20]	; (8000fd8 <TIM2_IRQHandler+0x1c>)
 8000fc2:	781b      	ldrb	r3, [r3, #0]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	b2da      	uxtb	r2, r3
 8000fc8:	4b03      	ldr	r3, [pc, #12]	; (8000fd8 <TIM2_IRQHandler+0x1c>)
 8000fca:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000fcc:	4803      	ldr	r0, [pc, #12]	; (8000fdc <TIM2_IRQHandler+0x20>)
 8000fce:	f003 fcad 	bl	800492c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000fd2:	bf00      	nop
 8000fd4:	bd80      	pop	{r7, pc}
 8000fd6:	bf00      	nop
 8000fd8:	20000028 	.word	0x20000028
 8000fdc:	2000005c 	.word	0x2000005c

08000fe0 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8000fe4:	4802      	ldr	r0, [pc, #8]	; (8000ff0 <UART4_IRQHandler+0x10>)
 8000fe6:	f004 fdc5 	bl	8005b74 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
 8000fee:	bf00      	nop
 8000ff0:	200000f0 	.word	0x200000f0

08000ff4 <DMA2_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA2 channel3 global interrupt.
  */
void DMA2_Channel3_IRQHandler(void)
{
 8000ff4:	b580      	push	{r7, lr}
 8000ff6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel3_IRQn 0 */

  /* USER CODE END DMA2_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_tx);
 8000ff8:	4802      	ldr	r0, [pc, #8]	; (8001004 <DMA2_Channel3_IRQHandler+0x10>)
 8000ffa:	f001 fa6c 	bl	80024d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel3_IRQn 1 */

  /* USER CODE END DMA2_Channel3_IRQn 1 */
}
 8000ffe:	bf00      	nop
 8001000:	bd80      	pop	{r7, pc}
 8001002:	bf00      	nop
 8001004:	20000174 	.word	0x20000174

08001008 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800100c:	4802      	ldr	r0, [pc, #8]	; (8001018 <DMA2_Channel5_IRQHandler+0x10>)
 800100e:	f001 fa62 	bl	80024d6 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 8001012:	bf00      	nop
 8001014:	bd80      	pop	{r7, pc}
 8001016:	bf00      	nop
 8001018:	200000a8 	.word	0x200000a8

0800101c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800101c:	b480      	push	{r7}
 800101e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001020:	4b15      	ldr	r3, [pc, #84]	; (8001078 <SystemInit+0x5c>)
 8001022:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001026:	4a14      	ldr	r2, [pc, #80]	; (8001078 <SystemInit+0x5c>)
 8001028:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800102c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8001030:	4b12      	ldr	r3, [pc, #72]	; (800107c <SystemInit+0x60>)
 8001032:	681b      	ldr	r3, [r3, #0]
 8001034:	4a11      	ldr	r2, [pc, #68]	; (800107c <SystemInit+0x60>)
 8001036:	f043 0301 	orr.w	r3, r3, #1
 800103a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000U;
 800103c:	4b0f      	ldr	r3, [pc, #60]	; (800107c <SystemInit+0x60>)
 800103e:	2200      	movs	r2, #0
 8001040:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON , HSION, and PLLON bits */
  RCC->CR &= 0xEAF6FFFFU;
 8001042:	4b0e      	ldr	r3, [pc, #56]	; (800107c <SystemInit+0x60>)
 8001044:	681b      	ldr	r3, [r3, #0]
 8001046:	4a0d      	ldr	r2, [pc, #52]	; (800107c <SystemInit+0x60>)
 8001048:	f023 53a8 	bic.w	r3, r3, #352321536	; 0x15000000
 800104c:	f423 2310 	bic.w	r3, r3, #589824	; 0x90000
 8001050:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x00001000U;
 8001052:	4b0a      	ldr	r3, [pc, #40]	; (800107c <SystemInit+0x60>)
 8001054:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001058:	60da      	str	r2, [r3, #12]

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 800105a:	4b08      	ldr	r3, [pc, #32]	; (800107c <SystemInit+0x60>)
 800105c:	681b      	ldr	r3, [r3, #0]
 800105e:	4a07      	ldr	r2, [pc, #28]	; (800107c <SystemInit+0x60>)
 8001060:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001064:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000U;
 8001066:	4b05      	ldr	r3, [pc, #20]	; (800107c <SystemInit+0x60>)
 8001068:	2200      	movs	r2, #0
 800106a:	619a      	str	r2, [r3, #24]
}
 800106c:	bf00      	nop
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr
 8001076:	bf00      	nop
 8001078:	e000ed00 	.word	0xe000ed00
 800107c:	40021000 	.word	0x40021000

08001080 <MX_TIM2_Init>:

TIM_HandleTypeDef htim2;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	b08e      	sub	sp, #56	; 0x38
 8001084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001086:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800108a:	2200      	movs	r2, #0
 800108c:	601a      	str	r2, [r3, #0]
 800108e:	605a      	str	r2, [r3, #4]
 8001090:	609a      	str	r2, [r3, #8]
 8001092:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001094:	f107 031c 	add.w	r3, r7, #28
 8001098:	2200      	movs	r2, #0
 800109a:	601a      	str	r2, [r3, #0]
 800109c:	605a      	str	r2, [r3, #4]
 800109e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80010a0:	463b      	mov	r3, r7
 80010a2:	2200      	movs	r2, #0
 80010a4:	601a      	str	r2, [r3, #0]
 80010a6:	605a      	str	r2, [r3, #4]
 80010a8:	609a      	str	r2, [r3, #8]
 80010aa:	60da      	str	r2, [r3, #12]
 80010ac:	611a      	str	r2, [r3, #16]
 80010ae:	615a      	str	r2, [r3, #20]
 80010b0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80010b2:	4b2d      	ldr	r3, [pc, #180]	; (8001168 <MX_TIM2_Init+0xe8>)
 80010b4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 80010b8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80010ba:	4b2b      	ldr	r3, [pc, #172]	; (8001168 <MX_TIM2_Init+0xe8>)
 80010bc:	2200      	movs	r2, #0
 80010be:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80010c0:	4b29      	ldr	r3, [pc, #164]	; (8001168 <MX_TIM2_Init+0xe8>)
 80010c2:	2200      	movs	r2, #0
 80010c4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 65535;
 80010c6:	4b28      	ldr	r3, [pc, #160]	; (8001168 <MX_TIM2_Init+0xe8>)
 80010c8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80010cc:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80010ce:	4b26      	ldr	r3, [pc, #152]	; (8001168 <MX_TIM2_Init+0xe8>)
 80010d0:	2200      	movs	r2, #0
 80010d2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80010d4:	4b24      	ldr	r3, [pc, #144]	; (8001168 <MX_TIM2_Init+0xe8>)
 80010d6:	2200      	movs	r2, #0
 80010d8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80010da:	4823      	ldr	r0, [pc, #140]	; (8001168 <MX_TIM2_Init+0xe8>)
 80010dc:	f003 f9f6 	bl	80044cc <HAL_TIM_Base_Init>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 80010e6:	f7ff fe87 	bl	8000df8 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80010ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80010ee:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80010f0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010f4:	4619      	mov	r1, r3
 80010f6:	481c      	ldr	r0, [pc, #112]	; (8001168 <MX_TIM2_Init+0xe8>)
 80010f8:	f003 fe48 	bl	8004d8c <HAL_TIM_ConfigClockSource>
 80010fc:	4603      	mov	r3, r0
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d001      	beq.n	8001106 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8001102:	f7ff fe79 	bl	8000df8 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001106:	4818      	ldr	r0, [pc, #96]	; (8001168 <MX_TIM2_Init+0xe8>)
 8001108:	f003 faa8 	bl	800465c <HAL_TIM_PWM_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8001112:	f7ff fe71 	bl	8000df8 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001116:	2300      	movs	r3, #0
 8001118:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800111a:	2300      	movs	r3, #0
 800111c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800111e:	f107 031c 	add.w	r3, r7, #28
 8001122:	4619      	mov	r1, r3
 8001124:	4810      	ldr	r0, [pc, #64]	; (8001168 <MX_TIM2_Init+0xe8>)
 8001126:	f004 fb59 	bl	80057dc <HAL_TIMEx_MasterConfigSynchronization>
 800112a:	4603      	mov	r3, r0
 800112c:	2b00      	cmp	r3, #0
 800112e:	d001      	beq.n	8001134 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001130:	f7ff fe62 	bl	8000df8 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001134:	2360      	movs	r3, #96	; 0x60
 8001136:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001138:	2300      	movs	r3, #0
 800113a:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800113c:	2300      	movs	r3, #0
 800113e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001140:	2300      	movs	r3, #0
 8001142:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001144:	463b      	mov	r3, r7
 8001146:	2200      	movs	r2, #0
 8001148:	4619      	mov	r1, r3
 800114a:	4807      	ldr	r0, [pc, #28]	; (8001168 <MX_TIM2_Init+0xe8>)
 800114c:	f003 fd0e 	bl	8004b6c <HAL_TIM_PWM_ConfigChannel>
 8001150:	4603      	mov	r3, r0
 8001152:	2b00      	cmp	r3, #0
 8001154:	d001      	beq.n	800115a <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8001156:	f7ff fe4f 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 800115a:	4803      	ldr	r0, [pc, #12]	; (8001168 <MX_TIM2_Init+0xe8>)
 800115c:	f000 f82a 	bl	80011b4 <HAL_TIM_MspPostInit>

}
 8001160:	bf00      	nop
 8001162:	3738      	adds	r7, #56	; 0x38
 8001164:	46bd      	mov	sp, r7
 8001166:	bd80      	pop	{r7, pc}
 8001168:	2000005c 	.word	0x2000005c

0800116c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800116c:	b580      	push	{r7, lr}
 800116e:	b084      	sub	sp, #16
 8001170:	af00      	add	r7, sp, #0
 8001172:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	681b      	ldr	r3, [r3, #0]
 8001178:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800117c:	d113      	bne.n	80011a6 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 800117e:	4b0c      	ldr	r3, [pc, #48]	; (80011b0 <HAL_TIM_Base_MspInit+0x44>)
 8001180:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001182:	4a0b      	ldr	r2, [pc, #44]	; (80011b0 <HAL_TIM_Base_MspInit+0x44>)
 8001184:	f043 0301 	orr.w	r3, r3, #1
 8001188:	6593      	str	r3, [r2, #88]	; 0x58
 800118a:	4b09      	ldr	r3, [pc, #36]	; (80011b0 <HAL_TIM_Base_MspInit+0x44>)
 800118c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800118e:	f003 0301 	and.w	r3, r3, #1
 8001192:	60fb      	str	r3, [r7, #12]
 8001194:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001196:	2200      	movs	r2, #0
 8001198:	2100      	movs	r1, #0
 800119a:	201c      	movs	r0, #28
 800119c:	f000 ffcd 	bl	800213a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80011a0:	201c      	movs	r0, #28
 80011a2:	f000 ffe6 	bl	8002172 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 80011a6:	bf00      	nop
 80011a8:	3710      	adds	r7, #16
 80011aa:	46bd      	mov	sp, r7
 80011ac:	bd80      	pop	{r7, pc}
 80011ae:	bf00      	nop
 80011b0:	40021000 	.word	0x40021000

080011b4 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 80011b4:	b580      	push	{r7, lr}
 80011b6:	b088      	sub	sp, #32
 80011b8:	af00      	add	r7, sp, #0
 80011ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011bc:	f107 030c 	add.w	r3, r7, #12
 80011c0:	2200      	movs	r2, #0
 80011c2:	601a      	str	r2, [r3, #0]
 80011c4:	605a      	str	r2, [r3, #4]
 80011c6:	609a      	str	r2, [r3, #8]
 80011c8:	60da      	str	r2, [r3, #12]
 80011ca:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 80011cc:	687b      	ldr	r3, [r7, #4]
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80011d4:	d11c      	bne.n	8001210 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80011d6:	4b10      	ldr	r3, [pc, #64]	; (8001218 <HAL_TIM_MspPostInit+0x64>)
 80011d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011da:	4a0f      	ldr	r2, [pc, #60]	; (8001218 <HAL_TIM_MspPostInit+0x64>)
 80011dc:	f043 0301 	orr.w	r3, r3, #1
 80011e0:	64d3      	str	r3, [r2, #76]	; 0x4c
 80011e2:	4b0d      	ldr	r3, [pc, #52]	; (8001218 <HAL_TIM_MspPostInit+0x64>)
 80011e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80011e6:	f003 0301 	and.w	r3, r3, #1
 80011ea:	60bb      	str	r3, [r7, #8]
 80011ec:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80011ee:	2320      	movs	r3, #32
 80011f0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011f2:	2302      	movs	r3, #2
 80011f4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011f6:	2300      	movs	r3, #0
 80011f8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80011fe:	2301      	movs	r3, #1
 8001200:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001202:	f107 030c 	add.w	r3, r7, #12
 8001206:	4619      	mov	r1, r3
 8001208:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800120c:	f001 fa42 	bl	8002694 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8001210:	bf00      	nop
 8001212:	3720      	adds	r7, #32
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	40021000 	.word	0x40021000

0800121c <MX_UART4_Init>:
DMA_HandleTypeDef hdma_uart4_rx;
DMA_HandleTypeDef hdma_uart4_tx;

/* UART4 init function */
void MX_UART4_Init(void)
{
 800121c:	b580      	push	{r7, lr}
 800121e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8001220:	4b14      	ldr	r3, [pc, #80]	; (8001274 <MX_UART4_Init+0x58>)
 8001222:	4a15      	ldr	r2, [pc, #84]	; (8001278 <MX_UART4_Init+0x5c>)
 8001224:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8001226:	4b13      	ldr	r3, [pc, #76]	; (8001274 <MX_UART4_Init+0x58>)
 8001228:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800122c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800122e:	4b11      	ldr	r3, [pc, #68]	; (8001274 <MX_UART4_Init+0x58>)
 8001230:	2200      	movs	r2, #0
 8001232:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8001234:	4b0f      	ldr	r3, [pc, #60]	; (8001274 <MX_UART4_Init+0x58>)
 8001236:	2200      	movs	r2, #0
 8001238:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 800123a:	4b0e      	ldr	r3, [pc, #56]	; (8001274 <MX_UART4_Init+0x58>)
 800123c:	2200      	movs	r2, #0
 800123e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8001240:	4b0c      	ldr	r3, [pc, #48]	; (8001274 <MX_UART4_Init+0x58>)
 8001242:	220c      	movs	r2, #12
 8001244:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001246:	4b0b      	ldr	r3, [pc, #44]	; (8001274 <MX_UART4_Init+0x58>)
 8001248:	2200      	movs	r2, #0
 800124a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 800124c:	4b09      	ldr	r3, [pc, #36]	; (8001274 <MX_UART4_Init+0x58>)
 800124e:	2200      	movs	r2, #0
 8001250:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001252:	4b08      	ldr	r3, [pc, #32]	; (8001274 <MX_UART4_Init+0x58>)
 8001254:	2200      	movs	r2, #0
 8001256:	621a      	str	r2, [r3, #32]
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001258:	4b06      	ldr	r3, [pc, #24]	; (8001274 <MX_UART4_Init+0x58>)
 800125a:	2200      	movs	r2, #0
 800125c:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_UART_Init(&huart4) != HAL_OK)
 800125e:	4805      	ldr	r0, [pc, #20]	; (8001274 <MX_UART4_Init+0x58>)
 8001260:	f004 fb62 	bl	8005928 <HAL_UART_Init>
 8001264:	4603      	mov	r3, r0
 8001266:	2b00      	cmp	r3, #0
 8001268:	d001      	beq.n	800126e <MX_UART4_Init+0x52>
  {
    Error_Handler();
 800126a:	f7ff fdc5 	bl	8000df8 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 800126e:	bf00      	nop
 8001270:	bd80      	pop	{r7, pc}
 8001272:	bf00      	nop
 8001274:	200000f0 	.word	0x200000f0
 8001278:	40004c00 	.word	0x40004c00

0800127c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800127c:	b580      	push	{r7, lr}
 800127e:	b0ac      	sub	sp, #176	; 0xb0
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001284:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 8001288:	2200      	movs	r2, #0
 800128a:	601a      	str	r2, [r3, #0]
 800128c:	605a      	str	r2, [r3, #4]
 800128e:	609a      	str	r2, [r3, #8]
 8001290:	60da      	str	r2, [r3, #12]
 8001292:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001294:	f107 0314 	add.w	r3, r7, #20
 8001298:	2288      	movs	r2, #136	; 0x88
 800129a:	2100      	movs	r1, #0
 800129c:	4618      	mov	r0, r3
 800129e:	f005 fc53 	bl	8006b48 <memset>
  if(uartHandle->Instance==UART4)
 80012a2:	687b      	ldr	r3, [r7, #4]
 80012a4:	681b      	ldr	r3, [r3, #0]
 80012a6:	4a51      	ldr	r2, [pc, #324]	; (80013ec <HAL_UART_MspInit+0x170>)
 80012a8:	4293      	cmp	r3, r2
 80012aa:	f040 809a 	bne.w	80013e2 <HAL_UART_MspInit+0x166>
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 80012ae:	2308      	movs	r3, #8
 80012b0:	617b      	str	r3, [r7, #20]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 80012b2:	2300      	movs	r3, #0
 80012b4:	65bb      	str	r3, [r7, #88]	; 0x58
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80012b6:	f107 0314 	add.w	r3, r7, #20
 80012ba:	4618      	mov	r0, r3
 80012bc:	f002 f9f4 	bl	80036a8 <HAL_RCCEx_PeriphCLKConfig>
 80012c0:	4603      	mov	r3, r0
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	d001      	beq.n	80012ca <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 80012c6:	f7ff fd97 	bl	8000df8 <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80012ca:	4b49      	ldr	r3, [pc, #292]	; (80013f0 <HAL_UART_MspInit+0x174>)
 80012cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012ce:	4a48      	ldr	r2, [pc, #288]	; (80013f0 <HAL_UART_MspInit+0x174>)
 80012d0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80012d4:	6593      	str	r3, [r2, #88]	; 0x58
 80012d6:	4b46      	ldr	r3, [pc, #280]	; (80013f0 <HAL_UART_MspInit+0x174>)
 80012d8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012da:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80012de:	613b      	str	r3, [r7, #16]
 80012e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80012e2:	4b43      	ldr	r3, [pc, #268]	; (80013f0 <HAL_UART_MspInit+0x174>)
 80012e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012e6:	4a42      	ldr	r2, [pc, #264]	; (80013f0 <HAL_UART_MspInit+0x174>)
 80012e8:	f043 0301 	orr.w	r3, r3, #1
 80012ec:	64d3      	str	r3, [r2, #76]	; 0x4c
 80012ee:	4b40      	ldr	r3, [pc, #256]	; (80013f0 <HAL_UART_MspInit+0x174>)
 80012f0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80012f2:	f003 0301 	and.w	r3, r3, #1
 80012f6:	60fb      	str	r3, [r7, #12]
 80012f8:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80012fa:	2303      	movs	r3, #3
 80012fc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001300:	2302      	movs	r3, #2
 8001302:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001306:	2300      	movs	r3, #0
 8001308:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800130c:	2303      	movs	r3, #3
 800130e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8001312:	2308      	movs	r3, #8
 8001314:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001318:	f107 039c 	add.w	r3, r7, #156	; 0x9c
 800131c:	4619      	mov	r1, r3
 800131e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001322:	f001 f9b7 	bl	8002694 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA2_Channel5;
 8001326:	4b33      	ldr	r3, [pc, #204]	; (80013f4 <HAL_UART_MspInit+0x178>)
 8001328:	4a33      	ldr	r2, [pc, #204]	; (80013f8 <HAL_UART_MspInit+0x17c>)
 800132a:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_2;
 800132c:	4b31      	ldr	r3, [pc, #196]	; (80013f4 <HAL_UART_MspInit+0x178>)
 800132e:	2202      	movs	r2, #2
 8001330:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001332:	4b30      	ldr	r3, [pc, #192]	; (80013f4 <HAL_UART_MspInit+0x178>)
 8001334:	2200      	movs	r2, #0
 8001336:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001338:	4b2e      	ldr	r3, [pc, #184]	; (80013f4 <HAL_UART_MspInit+0x178>)
 800133a:	2200      	movs	r2, #0
 800133c:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 800133e:	4b2d      	ldr	r3, [pc, #180]	; (80013f4 <HAL_UART_MspInit+0x178>)
 8001340:	2280      	movs	r2, #128	; 0x80
 8001342:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001344:	4b2b      	ldr	r3, [pc, #172]	; (80013f4 <HAL_UART_MspInit+0x178>)
 8001346:	f44f 7280 	mov.w	r2, #256	; 0x100
 800134a:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 800134c:	4b29      	ldr	r3, [pc, #164]	; (80013f4 <HAL_UART_MspInit+0x178>)
 800134e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001352:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8001354:	4b27      	ldr	r3, [pc, #156]	; (80013f4 <HAL_UART_MspInit+0x178>)
 8001356:	2220      	movs	r2, #32
 8001358:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 800135a:	4b26      	ldr	r3, [pc, #152]	; (80013f4 <HAL_UART_MspInit+0x178>)
 800135c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8001360:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8001362:	4824      	ldr	r0, [pc, #144]	; (80013f4 <HAL_UART_MspInit+0x178>)
 8001364:	f000 ff20 	bl	80021a8 <HAL_DMA_Init>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d001      	beq.n	8001372 <HAL_UART_MspInit+0xf6>
    {
      Error_Handler();
 800136e:	f7ff fd43 	bl	8000df8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_uart4_rx);
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	4a1f      	ldr	r2, [pc, #124]	; (80013f4 <HAL_UART_MspInit+0x178>)
 8001376:	671a      	str	r2, [r3, #112]	; 0x70
 8001378:	4a1e      	ldr	r2, [pc, #120]	; (80013f4 <HAL_UART_MspInit+0x178>)
 800137a:	687b      	ldr	r3, [r7, #4]
 800137c:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4_TX Init */
    hdma_uart4_tx.Instance = DMA2_Channel3;
 800137e:	4b1f      	ldr	r3, [pc, #124]	; (80013fc <HAL_UART_MspInit+0x180>)
 8001380:	4a1f      	ldr	r2, [pc, #124]	; (8001400 <HAL_UART_MspInit+0x184>)
 8001382:	601a      	str	r2, [r3, #0]
    hdma_uart4_tx.Init.Request = DMA_REQUEST_2;
 8001384:	4b1d      	ldr	r3, [pc, #116]	; (80013fc <HAL_UART_MspInit+0x180>)
 8001386:	2202      	movs	r2, #2
 8001388:	605a      	str	r2, [r3, #4]
    hdma_uart4_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800138a:	4b1c      	ldr	r3, [pc, #112]	; (80013fc <HAL_UART_MspInit+0x180>)
 800138c:	2210      	movs	r2, #16
 800138e:	609a      	str	r2, [r3, #8]
    hdma_uart4_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001390:	4b1a      	ldr	r3, [pc, #104]	; (80013fc <HAL_UART_MspInit+0x180>)
 8001392:	2200      	movs	r2, #0
 8001394:	60da      	str	r2, [r3, #12]
    hdma_uart4_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001396:	4b19      	ldr	r3, [pc, #100]	; (80013fc <HAL_UART_MspInit+0x180>)
 8001398:	2280      	movs	r2, #128	; 0x80
 800139a:	611a      	str	r2, [r3, #16]
    hdma_uart4_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800139c:	4b17      	ldr	r3, [pc, #92]	; (80013fc <HAL_UART_MspInit+0x180>)
 800139e:	2200      	movs	r2, #0
 80013a0:	615a      	str	r2, [r3, #20]
    hdma_uart4_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80013a2:	4b16      	ldr	r3, [pc, #88]	; (80013fc <HAL_UART_MspInit+0x180>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	619a      	str	r2, [r3, #24]
    hdma_uart4_tx.Init.Mode = DMA_NORMAL;
 80013a8:	4b14      	ldr	r3, [pc, #80]	; (80013fc <HAL_UART_MspInit+0x180>)
 80013aa:	2200      	movs	r2, #0
 80013ac:	61da      	str	r2, [r3, #28]
    hdma_uart4_tx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80013ae:	4b13      	ldr	r3, [pc, #76]	; (80013fc <HAL_UART_MspInit+0x180>)
 80013b0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80013b4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_uart4_tx) != HAL_OK)
 80013b6:	4811      	ldr	r0, [pc, #68]	; (80013fc <HAL_UART_MspInit+0x180>)
 80013b8:	f000 fef6 	bl	80021a8 <HAL_DMA_Init>
 80013bc:	4603      	mov	r3, r0
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d001      	beq.n	80013c6 <HAL_UART_MspInit+0x14a>
    {
      Error_Handler();
 80013c2:	f7ff fd19 	bl	8000df8 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_uart4_tx);
 80013c6:	687b      	ldr	r3, [r7, #4]
 80013c8:	4a0c      	ldr	r2, [pc, #48]	; (80013fc <HAL_UART_MspInit+0x180>)
 80013ca:	66da      	str	r2, [r3, #108]	; 0x6c
 80013cc:	4a0b      	ldr	r2, [pc, #44]	; (80013fc <HAL_UART_MspInit+0x180>)
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6293      	str	r3, [r2, #40]	; 0x28

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 80013d2:	2200      	movs	r2, #0
 80013d4:	2100      	movs	r1, #0
 80013d6:	2034      	movs	r0, #52	; 0x34
 80013d8:	f000 feaf 	bl	800213a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 80013dc:	2034      	movs	r0, #52	; 0x34
 80013de:	f000 fec8 	bl	8002172 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN UART4_MspInit 1 */

  /* USER CODE END UART4_MspInit 1 */
  }
}
 80013e2:	bf00      	nop
 80013e4:	37b0      	adds	r7, #176	; 0xb0
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40004c00 	.word	0x40004c00
 80013f0:	40021000 	.word	0x40021000
 80013f4:	200000a8 	.word	0x200000a8
 80013f8:	40020458 	.word	0x40020458
 80013fc:	20000174 	.word	0x20000174
 8001400:	40020430 	.word	0x40020430

08001404 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001404:	f8df d034 	ldr.w	sp, [pc, #52]	; 800143c <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001408:	f7ff fe08 	bl	800101c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 800140c:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 800140e:	e003      	b.n	8001418 <LoopCopyDataInit>

08001410 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001410:	4b0b      	ldr	r3, [pc, #44]	; (8001440 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 8001412:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 8001414:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 8001416:	3104      	adds	r1, #4

08001418 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001418:	480a      	ldr	r0, [pc, #40]	; (8001444 <LoopForever+0xa>)
	ldr	r3, =_edata
 800141a:	4b0b      	ldr	r3, [pc, #44]	; (8001448 <LoopForever+0xe>)
	adds	r2, r0, r1
 800141c:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 800141e:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001420:	d3f6      	bcc.n	8001410 <CopyDataInit>
	ldr	r2, =_sbss
 8001422:	4a0a      	ldr	r2, [pc, #40]	; (800144c <LoopForever+0x12>)
	b	LoopFillZerobss
 8001424:	e002      	b.n	800142c <LoopFillZerobss>

08001426 <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 8001426:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001428:	f842 3b04 	str.w	r3, [r2], #4

0800142c <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 800142c:	4b08      	ldr	r3, [pc, #32]	; (8001450 <LoopForever+0x16>)
	cmp	r2, r3
 800142e:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001430:	d3f9      	bcc.n	8001426 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001432:	f005 fb57 	bl	8006ae4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001436:	f7ff fc43 	bl	8000cc0 <main>

0800143a <LoopForever>:

LoopForever:
    b LoopForever
 800143a:	e7fe      	b.n	800143a <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 800143c:	20018000 	.word	0x20018000
	ldr	r3, =_sidata
 8001440:	08007eb0 	.word	0x08007eb0
	ldr	r0, =_sdata
 8001444:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001448:	2000000c 	.word	0x2000000c
	ldr	r2, =_sbss
 800144c:	2000000c 	.word	0x2000000c
	ldr	r3, = _ebss
 8001450:	20000b90 	.word	0x20000b90

08001454 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001454:	e7fe      	b.n	8001454 <ADC1_2_IRQHandler>
	...

08001458 <dwinUartDmaInit>:
uint8_t getByte(unsigned char*b);
//==============================================================================
//--------------------------Device initialization-------------------------------
//==============================================================================
void dwinUartDmaInit()
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
  readDataDWIN.delayOverflowMaxTime = 3000;
 800145e:	4b0f      	ldr	r3, [pc, #60]	; (800149c <dwinUartDmaInit+0x44>)
 8001460:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001464:	f8a3 2324 	strh.w	r2, [r3, #804]	; 0x324
  for (uint16_t i = 0; i <DWIN_UART_BUFFER_SIZE;i++){readDataDWIN.uartBuffer[i] = 0xffff;}
 8001468:	2300      	movs	r3, #0
 800146a:	80fb      	strh	r3, [r7, #6]
 800146c:	e008      	b.n	8001480 <dwinUartDmaInit+0x28>
 800146e:	88fb      	ldrh	r3, [r7, #6]
 8001470:	4a0a      	ldr	r2, [pc, #40]	; (800149c <dwinUartDmaInit+0x44>)
 8001472:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8001476:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
 800147a:	88fb      	ldrh	r3, [r7, #6]
 800147c:	3301      	adds	r3, #1
 800147e:	80fb      	strh	r3, [r7, #6]
 8001480:	88fb      	ldrh	r3, [r7, #6]
 8001482:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001486:	d3f2      	bcc.n	800146e <dwinUartDmaInit+0x16>
  HAL_UART_Receive_DMA(&DWIN_UART, (uint8_t *)&readDataDWIN.uartBuffer, DWIN_UART_BUFFER_SIZE);
 8001488:	f44f 72c8 	mov.w	r2, #400	; 0x190
 800148c:	4903      	ldr	r1, [pc, #12]	; (800149c <dwinUartDmaInit+0x44>)
 800148e:	4804      	ldr	r0, [pc, #16]	; (80014a0 <dwinUartDmaInit+0x48>)
 8001490:	f004 fb2c 	bl	8005aec <HAL_UART_Receive_DMA>
}
 8001494:	bf00      	nop
 8001496:	3708      	adds	r7, #8
 8001498:	46bd      	mov	sp, r7
 800149a:	bd80      	pop	{r7, pc}
 800149c:	200001bc 	.word	0x200001bc
 80014a0:	200000f0 	.word	0x200000f0

080014a4 <getByte>:

//==============================================================================
//--------------------------Retrieving_a_data_byte------------------------------
//==============================================================================
uint8_t getByte(unsigned char*b)
{
 80014a4:	b480      	push	{r7}
 80014a6:	b083      	sub	sp, #12
 80014a8:	af00      	add	r7, sp, #0
 80014aa:	6078      	str	r0, [r7, #4]
  if (readDataDWIN.uartBuffer[readDataDWIN.uartCnt]!=0xffff)
 80014ac:	4b1c      	ldr	r3, [pc, #112]	; (8001520 <getByte+0x7c>)
 80014ae:	f8b3 3320 	ldrh.w	r3, [r3, #800]	; 0x320
 80014b2:	461a      	mov	r2, r3
 80014b4:	4b1a      	ldr	r3, [pc, #104]	; (8001520 <getByte+0x7c>)
 80014b6:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80014ba:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80014be:	4293      	cmp	r3, r2
 80014c0:	d026      	beq.n	8001510 <getByte+0x6c>
  {
    *b=(readDataDWIN.uartBuffer[readDataDWIN.uartCnt] & 0xff);
 80014c2:	4b17      	ldr	r3, [pc, #92]	; (8001520 <getByte+0x7c>)
 80014c4:	f8b3 3320 	ldrh.w	r3, [r3, #800]	; 0x320
 80014c8:	461a      	mov	r2, r3
 80014ca:	4b15      	ldr	r3, [pc, #84]	; (8001520 <getByte+0x7c>)
 80014cc:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 80014d0:	b2da      	uxtb	r2, r3
 80014d2:	687b      	ldr	r3, [r7, #4]
 80014d4:	701a      	strb	r2, [r3, #0]
    readDataDWIN.uartBuffer[readDataDWIN.uartCnt]=0xffff;
 80014d6:	4b12      	ldr	r3, [pc, #72]	; (8001520 <getByte+0x7c>)
 80014d8:	f8b3 3320 	ldrh.w	r3, [r3, #800]	; 0x320
 80014dc:	461a      	mov	r2, r3
 80014de:	4b10      	ldr	r3, [pc, #64]	; (8001520 <getByte+0x7c>)
 80014e0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80014e4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
    readDataDWIN.uartCnt++;
 80014e8:	4b0d      	ldr	r3, [pc, #52]	; (8001520 <getByte+0x7c>)
 80014ea:	f8b3 3320 	ldrh.w	r3, [r3, #800]	; 0x320
 80014ee:	3301      	adds	r3, #1
 80014f0:	b29a      	uxth	r2, r3
 80014f2:	4b0b      	ldr	r3, [pc, #44]	; (8001520 <getByte+0x7c>)
 80014f4:	f8a3 2320 	strh.w	r2, [r3, #800]	; 0x320
    if (readDataDWIN.uartCnt == DWIN_UART_BUFFER_SIZE) readDataDWIN.uartCnt=0;
 80014f8:	4b09      	ldr	r3, [pc, #36]	; (8001520 <getByte+0x7c>)
 80014fa:	f8b3 3320 	ldrh.w	r3, [r3, #800]	; 0x320
 80014fe:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 8001502:	d103      	bne.n	800150c <getByte+0x68>
 8001504:	4b06      	ldr	r3, [pc, #24]	; (8001520 <getByte+0x7c>)
 8001506:	2200      	movs	r2, #0
 8001508:	f8a3 2320 	strh.w	r2, [r3, #800]	; 0x320
    return 1;
 800150c:	2301      	movs	r3, #1
 800150e:	e000      	b.n	8001512 <getByte+0x6e>
  } 
  else 
  {
	  return 0;
 8001510:	2300      	movs	r3, #0
  }
}
 8001512:	4618      	mov	r0, r3
 8001514:	370c      	adds	r7, #12
 8001516:	46bd      	mov	sp, r7
 8001518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800151c:	4770      	bx	lr
 800151e:	bf00      	nop
 8001520:	200001bc 	.word	0x200001bc

08001524 <receivingDataPacket>:
//==============================================================================
//-------------------------------Recive_Data------------------------------------
//==============================================================================
void receivingDataPacket()
{ 
 8001524:	b580      	push	{r7, lr}
 8001526:	b082      	sub	sp, #8
 8001528:	af00      	add	r7, sp, #0
  uint16_t m = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	80fb      	strh	r3, [r7, #6]
    if (!readDataDWIN.PacketReady)
 800152e:	4b6e      	ldr	r3, [pc, #440]	; (80016e8 <receivingDataPacket+0x1c4>)
 8001530:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8001534:	f083 0301 	eor.w	r3, r3, #1
 8001538:	b2db      	uxtb	r3, r3
 800153a:	2b00      	cmp	r3, #0
 800153c:	f000 80d0 	beq.w	80016e0 <receivingDataPacket+0x1bc>
      { 
        getByte(&readDataDWIN.GettingByte); 
 8001540:	486a      	ldr	r0, [pc, #424]	; (80016ec <receivingDataPacket+0x1c8>)
 8001542:	f7ff ffaf 	bl	80014a4 <getByte>
        m = 0; 
 8001546:	2300      	movs	r3, #0
 8001548:	80fb      	strh	r3, [r7, #6]
          if (readDataDWIN.GettingByte == 0x5A)
 800154a:	4b67      	ldr	r3, [pc, #412]	; (80016e8 <receivingDataPacket+0x1c4>)
 800154c:	f893 3322 	ldrb.w	r3, [r3, #802]	; 0x322
 8001550:	2b5a      	cmp	r3, #90	; 0x5a
 8001552:	f040 80c1 	bne.w	80016d8 <receivingDataPacket+0x1b4>
          {
            readDataDWIN.rxData[m] = readDataDWIN.GettingByte; // start byte 1
 8001556:	88fb      	ldrh	r3, [r7, #6]
 8001558:	4a63      	ldr	r2, [pc, #396]	; (80016e8 <receivingDataPacket+0x1c4>)
 800155a:	f892 1322 	ldrb.w	r1, [r2, #802]	; 0x322
 800155e:	4a62      	ldr	r2, [pc, #392]	; (80016e8 <receivingDataPacket+0x1c4>)
 8001560:	4413      	add	r3, r2
 8001562:	460a      	mov	r2, r1
 8001564:	f883 2329 	strb.w	r2, [r3, #809]	; 0x329
            m++;
 8001568:	88fb      	ldrh	r3, [r7, #6]
 800156a:	3301      	adds	r3, #1
 800156c:	80fb      	strh	r3, [r7, #6]
            readDataDWIN.timeoutDelay = 0;
 800156e:	4b5e      	ldr	r3, [pc, #376]	; (80016e8 <receivingDataPacket+0x1c4>)
 8001570:	2200      	movs	r2, #0
 8001572:	f8a3 24ba 	strh.w	r2, [r3, #1210]	; 0x4ba
            while ((getByte(&readDataDWIN.GettingByte)==0)&&(readDataDWIN.timeoutOverflow  != 1))
 8001576:	e013      	b.n	80015a0 <receivingDataPacket+0x7c>
            {
            	readDataDWIN.timeoutDelay++;
 8001578:	4b5b      	ldr	r3, [pc, #364]	; (80016e8 <receivingDataPacket+0x1c4>)
 800157a:	f8b3 34ba 	ldrh.w	r3, [r3, #1210]	; 0x4ba
 800157e:	3301      	adds	r3, #1
 8001580:	b29a      	uxth	r2, r3
 8001582:	4b59      	ldr	r3, [pc, #356]	; (80016e8 <receivingDataPacket+0x1c4>)
 8001584:	f8a3 24ba 	strh.w	r2, [r3, #1210]	; 0x4ba
            	if (readDataDWIN.timeoutDelay > readDataDWIN.delayOverflowMaxTime)readDataDWIN.timeoutOverflow = 1;
 8001588:	4b57      	ldr	r3, [pc, #348]	; (80016e8 <receivingDataPacket+0x1c4>)
 800158a:	f8b3 24ba 	ldrh.w	r2, [r3, #1210]	; 0x4ba
 800158e:	4b56      	ldr	r3, [pc, #344]	; (80016e8 <receivingDataPacket+0x1c4>)
 8001590:	f8b3 3324 	ldrh.w	r3, [r3, #804]	; 0x324
 8001594:	429a      	cmp	r2, r3
 8001596:	d903      	bls.n	80015a0 <receivingDataPacket+0x7c>
 8001598:	4b53      	ldr	r3, [pc, #332]	; (80016e8 <receivingDataPacket+0x1c4>)
 800159a:	2201      	movs	r2, #1
 800159c:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
            while ((getByte(&readDataDWIN.GettingByte)==0)&&(readDataDWIN.timeoutOverflow  != 1))
 80015a0:	4852      	ldr	r0, [pc, #328]	; (80016ec <receivingDataPacket+0x1c8>)
 80015a2:	f7ff ff7f 	bl	80014a4 <getByte>
 80015a6:	4603      	mov	r3, r0
 80015a8:	2b00      	cmp	r3, #0
 80015aa:	d107      	bne.n	80015bc <receivingDataPacket+0x98>
 80015ac:	4b4e      	ldr	r3, [pc, #312]	; (80016e8 <receivingDataPacket+0x1c4>)
 80015ae:	f893 3328 	ldrb.w	r3, [r3, #808]	; 0x328
 80015b2:	f083 0301 	eor.w	r3, r3, #1
 80015b6:	b2db      	uxtb	r3, r3
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d1dd      	bne.n	8001578 <receivingDataPacket+0x54>
            }
            readDataDWIN.rxData[m] = readDataDWIN.GettingByte; // start byte 2 
 80015bc:	88fb      	ldrh	r3, [r7, #6]
 80015be:	4a4a      	ldr	r2, [pc, #296]	; (80016e8 <receivingDataPacket+0x1c4>)
 80015c0:	f892 1322 	ldrb.w	r1, [r2, #802]	; 0x322
 80015c4:	4a48      	ldr	r2, [pc, #288]	; (80016e8 <receivingDataPacket+0x1c4>)
 80015c6:	4413      	add	r3, r2
 80015c8:	460a      	mov	r2, r1
 80015ca:	f883 2329 	strb.w	r2, [r3, #809]	; 0x329
            m++;
 80015ce:	88fb      	ldrh	r3, [r7, #6]
 80015d0:	3301      	adds	r3, #1
 80015d2:	80fb      	strh	r3, [r7, #6]
            readDataDWIN.timeoutDelay = 0;
 80015d4:	4b44      	ldr	r3, [pc, #272]	; (80016e8 <receivingDataPacket+0x1c4>)
 80015d6:	2200      	movs	r2, #0
 80015d8:	f8a3 24ba 	strh.w	r2, [r3, #1210]	; 0x4ba
            while ((getByte(&readDataDWIN.GettingByte)==0)&&(readDataDWIN.timeoutOverflow  != 1))
 80015dc:	e013      	b.n	8001606 <receivingDataPacket+0xe2>
            {
            	readDataDWIN.timeoutDelay++;
 80015de:	4b42      	ldr	r3, [pc, #264]	; (80016e8 <receivingDataPacket+0x1c4>)
 80015e0:	f8b3 34ba 	ldrh.w	r3, [r3, #1210]	; 0x4ba
 80015e4:	3301      	adds	r3, #1
 80015e6:	b29a      	uxth	r2, r3
 80015e8:	4b3f      	ldr	r3, [pc, #252]	; (80016e8 <receivingDataPacket+0x1c4>)
 80015ea:	f8a3 24ba 	strh.w	r2, [r3, #1210]	; 0x4ba
            	if (readDataDWIN.timeoutDelay > readDataDWIN.delayOverflowMaxTime)readDataDWIN.timeoutOverflow = 1;
 80015ee:	4b3e      	ldr	r3, [pc, #248]	; (80016e8 <receivingDataPacket+0x1c4>)
 80015f0:	f8b3 24ba 	ldrh.w	r2, [r3, #1210]	; 0x4ba
 80015f4:	4b3c      	ldr	r3, [pc, #240]	; (80016e8 <receivingDataPacket+0x1c4>)
 80015f6:	f8b3 3324 	ldrh.w	r3, [r3, #804]	; 0x324
 80015fa:	429a      	cmp	r2, r3
 80015fc:	d903      	bls.n	8001606 <receivingDataPacket+0xe2>
 80015fe:	4b3a      	ldr	r3, [pc, #232]	; (80016e8 <receivingDataPacket+0x1c4>)
 8001600:	2201      	movs	r2, #1
 8001602:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
            while ((getByte(&readDataDWIN.GettingByte)==0)&&(readDataDWIN.timeoutOverflow  != 1))
 8001606:	4839      	ldr	r0, [pc, #228]	; (80016ec <receivingDataPacket+0x1c8>)
 8001608:	f7ff ff4c 	bl	80014a4 <getByte>
 800160c:	4603      	mov	r3, r0
 800160e:	2b00      	cmp	r3, #0
 8001610:	d107      	bne.n	8001622 <receivingDataPacket+0xfe>
 8001612:	4b35      	ldr	r3, [pc, #212]	; (80016e8 <receivingDataPacket+0x1c4>)
 8001614:	f893 3328 	ldrb.w	r3, [r3, #808]	; 0x328
 8001618:	f083 0301 	eor.w	r3, r3, #1
 800161c:	b2db      	uxtb	r3, r3
 800161e:	2b00      	cmp	r3, #0
 8001620:	d1dd      	bne.n	80015de <receivingDataPacket+0xba>
            }
            readDataDWIN.rxData[m] = readDataDWIN.GettingByte; // Data packet length
 8001622:	88fb      	ldrh	r3, [r7, #6]
 8001624:	4a30      	ldr	r2, [pc, #192]	; (80016e8 <receivingDataPacket+0x1c4>)
 8001626:	f892 1322 	ldrb.w	r1, [r2, #802]	; 0x322
 800162a:	4a2f      	ldr	r2, [pc, #188]	; (80016e8 <receivingDataPacket+0x1c4>)
 800162c:	4413      	add	r3, r2
 800162e:	460a      	mov	r2, r1
 8001630:	f883 2329 	strb.w	r2, [r3, #809]	; 0x329
            readDataDWIN.lengthRxPacket = readDataDWIN.rxData[m];
 8001634:	88fb      	ldrh	r3, [r7, #6]
 8001636:	4a2c      	ldr	r2, [pc, #176]	; (80016e8 <receivingDataPacket+0x1c4>)
 8001638:	4413      	add	r3, r2
 800163a:	f893 3329 	ldrb.w	r3, [r3, #809]	; 0x329
 800163e:	b29a      	uxth	r2, r3
 8001640:	4b29      	ldr	r3, [pc, #164]	; (80016e8 <receivingDataPacket+0x1c4>)
 8001642:	f8a3 2326 	strh.w	r2, [r3, #806]	; 0x326
            m++;
 8001646:	88fb      	ldrh	r3, [r7, #6]
 8001648:	3301      	adds	r3, #1
 800164a:	80fb      	strh	r3, [r7, #6]
            readDataDWIN.timeoutDelay = 0;
 800164c:	4b26      	ldr	r3, [pc, #152]	; (80016e8 <receivingDataPacket+0x1c4>)
 800164e:	2200      	movs	r2, #0
 8001650:	f8a3 24ba 	strh.w	r2, [r3, #1210]	; 0x4ba
            for(uint16_t i = 0;i < readDataDWIN.lengthRxPacket; i++) // Fill the buffer with data
 8001654:	2300      	movs	r3, #0
 8001656:	80bb      	strh	r3, [r7, #4]
 8001658:	e034      	b.n	80016c4 <receivingDataPacket+0x1a0>
            {
              while ((getByte(&readDataDWIN.GettingByte)==0)&&(readDataDWIN.timeoutOverflow  != 1))
              {
            	  readDataDWIN.timeoutDelay++;
 800165a:	4b23      	ldr	r3, [pc, #140]	; (80016e8 <receivingDataPacket+0x1c4>)
 800165c:	f8b3 34ba 	ldrh.w	r3, [r3, #1210]	; 0x4ba
 8001660:	3301      	adds	r3, #1
 8001662:	b29a      	uxth	r2, r3
 8001664:	4b20      	ldr	r3, [pc, #128]	; (80016e8 <receivingDataPacket+0x1c4>)
 8001666:	f8a3 24ba 	strh.w	r2, [r3, #1210]	; 0x4ba
            	  if (readDataDWIN.timeoutDelay > readDataDWIN.delayOverflowMaxTime)readDataDWIN.timeoutOverflow = 1;
 800166a:	4b1f      	ldr	r3, [pc, #124]	; (80016e8 <receivingDataPacket+0x1c4>)
 800166c:	f8b3 24ba 	ldrh.w	r2, [r3, #1210]	; 0x4ba
 8001670:	4b1d      	ldr	r3, [pc, #116]	; (80016e8 <receivingDataPacket+0x1c4>)
 8001672:	f8b3 3324 	ldrh.w	r3, [r3, #804]	; 0x324
 8001676:	429a      	cmp	r2, r3
 8001678:	d903      	bls.n	8001682 <receivingDataPacket+0x15e>
 800167a:	4b1b      	ldr	r3, [pc, #108]	; (80016e8 <receivingDataPacket+0x1c4>)
 800167c:	2201      	movs	r2, #1
 800167e:	f883 2328 	strb.w	r2, [r3, #808]	; 0x328
              while ((getByte(&readDataDWIN.GettingByte)==0)&&(readDataDWIN.timeoutOverflow  != 1))
 8001682:	481a      	ldr	r0, [pc, #104]	; (80016ec <receivingDataPacket+0x1c8>)
 8001684:	f7ff ff0e 	bl	80014a4 <getByte>
 8001688:	4603      	mov	r3, r0
 800168a:	2b00      	cmp	r3, #0
 800168c:	d107      	bne.n	800169e <receivingDataPacket+0x17a>
 800168e:	4b16      	ldr	r3, [pc, #88]	; (80016e8 <receivingDataPacket+0x1c4>)
 8001690:	f893 3328 	ldrb.w	r3, [r3, #808]	; 0x328
 8001694:	f083 0301 	eor.w	r3, r3, #1
 8001698:	b2db      	uxtb	r3, r3
 800169a:	2b00      	cmp	r3, #0
 800169c:	d1dd      	bne.n	800165a <receivingDataPacket+0x136>
              }
              readDataDWIN.timeoutDelay = 0;
 800169e:	4b12      	ldr	r3, [pc, #72]	; (80016e8 <receivingDataPacket+0x1c4>)
 80016a0:	2200      	movs	r2, #0
 80016a2:	f8a3 24ba 	strh.w	r2, [r3, #1210]	; 0x4ba
              readDataDWIN.rxData[m] = readDataDWIN.GettingByte; // Retrieving data
 80016a6:	88fb      	ldrh	r3, [r7, #6]
 80016a8:	4a0f      	ldr	r2, [pc, #60]	; (80016e8 <receivingDataPacket+0x1c4>)
 80016aa:	f892 1322 	ldrb.w	r1, [r2, #802]	; 0x322
 80016ae:	4a0e      	ldr	r2, [pc, #56]	; (80016e8 <receivingDataPacket+0x1c4>)
 80016b0:	4413      	add	r3, r2
 80016b2:	460a      	mov	r2, r1
 80016b4:	f883 2329 	strb.w	r2, [r3, #809]	; 0x329
              m++;
 80016b8:	88fb      	ldrh	r3, [r7, #6]
 80016ba:	3301      	adds	r3, #1
 80016bc:	80fb      	strh	r3, [r7, #6]
            for(uint16_t i = 0;i < readDataDWIN.lengthRxPacket; i++) // Fill the buffer with data
 80016be:	88bb      	ldrh	r3, [r7, #4]
 80016c0:	3301      	adds	r3, #1
 80016c2:	80bb      	strh	r3, [r7, #4]
 80016c4:	4b08      	ldr	r3, [pc, #32]	; (80016e8 <receivingDataPacket+0x1c4>)
 80016c6:	f8b3 3326 	ldrh.w	r3, [r3, #806]	; 0x326
 80016ca:	88ba      	ldrh	r2, [r7, #4]
 80016cc:	429a      	cmp	r2, r3
 80016ce:	d3d8      	bcc.n	8001682 <receivingDataPacket+0x15e>
            }
          readDataDWIN.PacketReady = true; 
 80016d0:	4b05      	ldr	r3, [pc, #20]	; (80016e8 <receivingDataPacket+0x1c4>)
 80016d2:	2201      	movs	r2, #1
 80016d4:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
          } 
        readDataDWIN.GettingByte = 0; 
 80016d8:	4b03      	ldr	r3, [pc, #12]	; (80016e8 <receivingDataPacket+0x1c4>)
 80016da:	2200      	movs	r2, #0
 80016dc:	f883 2322 	strb.w	r2, [r3, #802]	; 0x322
      } 
}
 80016e0:	bf00      	nop
 80016e2:	3708      	adds	r7, #8
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	200001bc 	.word	0x200001bc
 80016ec:	200004de 	.word	0x200004de

080016f0 <parsingDWIN>:
//==============================================================================
//------------------------------Parsing_Data------------------------------------
//==============================================================================
void parsingDWIN()
{
 80016f0:	b580      	push	{r7, lr}
 80016f2:	b082      	sub	sp, #8
 80016f4:	af00      	add	r7, sp, #0
  receivingDataPacket();
 80016f6:	f7ff ff15 	bl	8001524 <receivingDataPacket>
  if (readDataDWIN.PacketReady)
 80016fa:	4b20      	ldr	r3, [pc, #128]	; (800177c <parsingDWIN+0x8c>)
 80016fc:	f893 3323 	ldrb.w	r3, [r3, #803]	; 0x323
 8001700:	2b00      	cmp	r3, #0
 8001702:	d037      	beq.n	8001774 <parsingDWIN+0x84>
  {
    readDataDWIN.parsingDataDWIN.header = (uint16_t)readDataDWIN.rxData[0]<<8 | (uint16_t)readDataDWIN.rxData[1];
 8001704:	4b1d      	ldr	r3, [pc, #116]	; (800177c <parsingDWIN+0x8c>)
 8001706:	f893 3329 	ldrb.w	r3, [r3, #809]	; 0x329
 800170a:	021b      	lsls	r3, r3, #8
 800170c:	b21a      	sxth	r2, r3
 800170e:	4b1b      	ldr	r3, [pc, #108]	; (800177c <parsingDWIN+0x8c>)
 8001710:	f893 332a 	ldrb.w	r3, [r3, #810]	; 0x32a
 8001714:	b21b      	sxth	r3, r3
 8001716:	4313      	orrs	r3, r2
 8001718:	b21b      	sxth	r3, r3
 800171a:	b29a      	uxth	r2, r3
 800171c:	4b17      	ldr	r3, [pc, #92]	; (800177c <parsingDWIN+0x8c>)
 800171e:	f8a3 24bc 	strh.w	r2, [r3, #1212]	; 0x4bc
    readDataDWIN.parsingDataDWIN.length = readDataDWIN.rxData[2];
 8001722:	4b16      	ldr	r3, [pc, #88]	; (800177c <parsingDWIN+0x8c>)
 8001724:	f893 232b 	ldrb.w	r2, [r3, #811]	; 0x32b
 8001728:	4b14      	ldr	r3, [pc, #80]	; (800177c <parsingDWIN+0x8c>)
 800172a:	f883 24be 	strb.w	r2, [r3, #1214]	; 0x4be
    readDataDWIN.parsingDataDWIN.command = (commandDWIN)readDataDWIN.rxData[3];
 800172e:	4b13      	ldr	r3, [pc, #76]	; (800177c <parsingDWIN+0x8c>)
 8001730:	f893 232c 	ldrb.w	r2, [r3, #812]	; 0x32c
 8001734:	4b11      	ldr	r3, [pc, #68]	; (800177c <parsingDWIN+0x8c>)
 8001736:	f883 24bf 	strb.w	r2, [r3, #1215]	; 0x4bf
    for (uint8_t i = 0; i < (readDataDWIN.lengthRxPacket - 1);i++)
 800173a:	2300      	movs	r3, #0
 800173c:	71fb      	strb	r3, [r7, #7]
 800173e:	e00e      	b.n	800175e <parsingDWIN+0x6e>
    {
      readDataDWIN.parsingDataDWIN.data[i] = readDataDWIN.rxData[i+4];
 8001740:	79fb      	ldrb	r3, [r7, #7]
 8001742:	1d1a      	adds	r2, r3, #4
 8001744:	79fb      	ldrb	r3, [r7, #7]
 8001746:	490d      	ldr	r1, [pc, #52]	; (800177c <parsingDWIN+0x8c>)
 8001748:	440a      	add	r2, r1
 800174a:	f892 1329 	ldrb.w	r1, [r2, #809]	; 0x329
 800174e:	4a0b      	ldr	r2, [pc, #44]	; (800177c <parsingDWIN+0x8c>)
 8001750:	4413      	add	r3, r2
 8001752:	460a      	mov	r2, r1
 8001754:	f883 24c0 	strb.w	r2, [r3, #1216]	; 0x4c0
    for (uint8_t i = 0; i < (readDataDWIN.lengthRxPacket - 1);i++)
 8001758:	79fb      	ldrb	r3, [r7, #7]
 800175a:	3301      	adds	r3, #1
 800175c:	71fb      	strb	r3, [r7, #7]
 800175e:	79fa      	ldrb	r2, [r7, #7]
 8001760:	4b06      	ldr	r3, [pc, #24]	; (800177c <parsingDWIN+0x8c>)
 8001762:	f8b3 3326 	ldrh.w	r3, [r3, #806]	; 0x326
 8001766:	3b01      	subs	r3, #1
 8001768:	429a      	cmp	r2, r3
 800176a:	dbe9      	blt.n	8001740 <parsingDWIN+0x50>
    }
    readDataDWIN.PacketReady = false;
 800176c:	4b03      	ldr	r3, [pc, #12]	; (800177c <parsingDWIN+0x8c>)
 800176e:	2200      	movs	r2, #0
 8001770:	f883 2323 	strb.w	r2, [r3, #803]	; 0x323
  }
  
}
 8001774:	bf00      	nop
 8001776:	3708      	adds	r7, #8
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	200001bc 	.word	0x200001bc

08001780 <waitOkMessageDWIN>:
//==============================================================================
//-----------------------------Wait Ok Message----------------------------------
//==============================================================================

void waitOkMessageDWIN()
{
 8001780:	b580      	push	{r7, lr}
 8001782:	b082      	sub	sp, #8
 8001784:	af00      	add	r7, sp, #0
	uint32_t startTime = HAL_GetTick();
 8001786:	f000 fbcd 	bl	8001f24 <HAL_GetTick>
 800178a:	6038      	str	r0, [r7, #0]
	uint32_t stopTime = HAL_GetTick();
 800178c:	f000 fbca 	bl	8001f24 <HAL_GetTick>
 8001790:	6078      	str	r0, [r7, #4]

	while (((startTime + 10) > stopTime) && (readDataDWIN.parsingDataDWIN.data[0] != 0x4F))
 8001792:	e004      	b.n	800179e <waitOkMessageDWIN+0x1e>
	{
		stopTime = HAL_GetTick();
 8001794:	f000 fbc6 	bl	8001f24 <HAL_GetTick>
 8001798:	6078      	str	r0, [r7, #4]
		parsingDWIN();
 800179a:	f7ff ffa9 	bl	80016f0 <parsingDWIN>
	while (((startTime + 10) > stopTime) && (readDataDWIN.parsingDataDWIN.data[0] != 0x4F))
 800179e:	683b      	ldr	r3, [r7, #0]
 80017a0:	330a      	adds	r3, #10
 80017a2:	687a      	ldr	r2, [r7, #4]
 80017a4:	429a      	cmp	r2, r3
 80017a6:	d204      	bcs.n	80017b2 <waitOkMessageDWIN+0x32>
 80017a8:	4b08      	ldr	r3, [pc, #32]	; (80017cc <waitOkMessageDWIN+0x4c>)
 80017aa:	f893 34c0 	ldrb.w	r3, [r3, #1216]	; 0x4c0
 80017ae:	2b4f      	cmp	r3, #79	; 0x4f
 80017b0:	d1f0      	bne.n	8001794 <waitOkMessageDWIN+0x14>
	}
	if (readDataDWIN.parsingDataDWIN.data[0] == 0x4F) readDataDWIN.parsingDataDWIN.data[0] = 0x00;
 80017b2:	4b06      	ldr	r3, [pc, #24]	; (80017cc <waitOkMessageDWIN+0x4c>)
 80017b4:	f893 34c0 	ldrb.w	r3, [r3, #1216]	; 0x4c0
 80017b8:	2b4f      	cmp	r3, #79	; 0x4f
 80017ba:	d103      	bne.n	80017c4 <waitOkMessageDWIN+0x44>
 80017bc:	4b03      	ldr	r3, [pc, #12]	; (80017cc <waitOkMessageDWIN+0x4c>)
 80017be:	2200      	movs	r2, #0
 80017c0:	f883 24c0 	strb.w	r2, [r3, #1216]	; 0x4c0
}
 80017c4:	bf00      	nop
 80017c6:	3708      	adds	r7, #8
 80017c8:	46bd      	mov	sp, r7
 80017ca:	bd80      	pop	{r7, pc}
 80017cc:	200001bc 	.word	0x200001bc

080017d0 <readVariableDWIN>:
//==============================================================================
//------------------------------Read Variable-----------------------------------
//==============================================================================

void readVariableDWIN(uint16_t adress, uint8_t lenHalfWord)
{
 80017d0:	b580      	push	{r7, lr}
 80017d2:	b086      	sub	sp, #24
 80017d4:	af00      	add	r7, sp, #0
 80017d6:	4603      	mov	r3, r0
 80017d8:	460a      	mov	r2, r1
 80017da:	80fb      	strh	r3, [r7, #6]
 80017dc:	4613      	mov	r3, r2
 80017de:	717b      	strb	r3, [r7, #5]
  uint8_t str[10] = {headerDWIN_H,headerDWIN_L,0x04,0x83,(adress & 0xFF00)>>8,adress & 0xFF,lenHalfWord};
 80017e0:	f107 030c 	add.w	r3, r7, #12
 80017e4:	2200      	movs	r2, #0
 80017e6:	601a      	str	r2, [r3, #0]
 80017e8:	605a      	str	r2, [r3, #4]
 80017ea:	811a      	strh	r2, [r3, #8]
 80017ec:	235a      	movs	r3, #90	; 0x5a
 80017ee:	733b      	strb	r3, [r7, #12]
 80017f0:	23a5      	movs	r3, #165	; 0xa5
 80017f2:	737b      	strb	r3, [r7, #13]
 80017f4:	2304      	movs	r3, #4
 80017f6:	73bb      	strb	r3, [r7, #14]
 80017f8:	2383      	movs	r3, #131	; 0x83
 80017fa:	73fb      	strb	r3, [r7, #15]
 80017fc:	88fb      	ldrh	r3, [r7, #6]
 80017fe:	0a1b      	lsrs	r3, r3, #8
 8001800:	b29b      	uxth	r3, r3
 8001802:	b2db      	uxtb	r3, r3
 8001804:	743b      	strb	r3, [r7, #16]
 8001806:	88fb      	ldrh	r3, [r7, #6]
 8001808:	b2db      	uxtb	r3, r3
 800180a:	747b      	strb	r3, [r7, #17]
 800180c:	797b      	ldrb	r3, [r7, #5]
 800180e:	74bb      	strb	r3, [r7, #18]

  HAL_UART_Transmit(&DWIN_UART, str, 7,0xFF);    
 8001810:	f107 010c 	add.w	r1, r7, #12
 8001814:	23ff      	movs	r3, #255	; 0xff
 8001816:	2207      	movs	r2, #7
 8001818:	4803      	ldr	r0, [pc, #12]	; (8001828 <readVariableDWIN+0x58>)
 800181a:	f004 f8d3 	bl	80059c4 <HAL_UART_Transmit>
}
 800181e:	bf00      	nop
 8001820:	3718      	adds	r7, #24
 8001822:	46bd      	mov	sp, r7
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	200000f0 	.word	0x200000f0

0800182c <writeHalfWordDWIN>:
//==============================================================================
//------------------------Write Variable Half Word------------------------------
//==============================================================================

void writeHalfWordDWIN(uint16_t adress, uint16_t data)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b086      	sub	sp, #24
 8001830:	af00      	add	r7, sp, #0
 8001832:	4603      	mov	r3, r0
 8001834:	460a      	mov	r2, r1
 8001836:	80fb      	strh	r3, [r7, #6]
 8001838:	4613      	mov	r3, r2
 800183a:	80bb      	strh	r3, [r7, #4]
  uint8_t str[9] = {0x00};
 800183c:	2300      	movs	r3, #0
 800183e:	60fb      	str	r3, [r7, #12]
 8001840:	f107 0310 	add.w	r3, r7, #16
 8001844:	2200      	movs	r2, #0
 8001846:	601a      	str	r2, [r3, #0]
 8001848:	711a      	strb	r2, [r3, #4]
  str[0] = headerDWIN_H;
 800184a:	235a      	movs	r3, #90	; 0x5a
 800184c:	733b      	strb	r3, [r7, #12]
  str[1] = headerDWIN_L;
 800184e:	23a5      	movs	r3, #165	; 0xa5
 8001850:	737b      	strb	r3, [r7, #13]
  str[2] = 0x05;
 8001852:	2305      	movs	r3, #5
 8001854:	73bb      	strb	r3, [r7, #14]
  str[3] = writeVariable;
 8001856:	2382      	movs	r3, #130	; 0x82
 8001858:	73fb      	strb	r3, [r7, #15]
  str[4] = (adress & 0xFF00)>>8;
 800185a:	88fb      	ldrh	r3, [r7, #6]
 800185c:	0a1b      	lsrs	r3, r3, #8
 800185e:	b29b      	uxth	r3, r3
 8001860:	b2db      	uxtb	r3, r3
 8001862:	743b      	strb	r3, [r7, #16]
  str[5] = adress & 0xFF;
 8001864:	88fb      	ldrh	r3, [r7, #6]
 8001866:	b2db      	uxtb	r3, r3
 8001868:	747b      	strb	r3, [r7, #17]
  str[6] = (data & 0xFF00)>>8;
 800186a:	88bb      	ldrh	r3, [r7, #4]
 800186c:	0a1b      	lsrs	r3, r3, #8
 800186e:	b29b      	uxth	r3, r3
 8001870:	b2db      	uxtb	r3, r3
 8001872:	74bb      	strb	r3, [r7, #18]
  str[7] = data & 0xFF;
 8001874:	88bb      	ldrh	r3, [r7, #4]
 8001876:	b2db      	uxtb	r3, r3
 8001878:	74fb      	strb	r3, [r7, #19]

  HAL_UART_Transmit(&DWIN_UART, str, 8,0xFF);    
 800187a:	f107 010c 	add.w	r1, r7, #12
 800187e:	23ff      	movs	r3, #255	; 0xff
 8001880:	2208      	movs	r2, #8
 8001882:	4803      	ldr	r0, [pc, #12]	; (8001890 <writeHalfWordDWIN+0x64>)
 8001884:	f004 f89e 	bl	80059c4 <HAL_UART_Transmit>
}
 8001888:	bf00      	nop
 800188a:	3718      	adds	r7, #24
 800188c:	46bd      	mov	sp, r7
 800188e:	bd80      	pop	{r7, pc}
 8001890:	200000f0 	.word	0x200000f0

08001894 <writeCurveDWIN>:
//==============================================================================
//----------------------------Write Curve DWIN----------------------------------
//==============================================================================

uint8_t writeCurveDWIN(struct curveDataDWIN_p curveDataDWIN)
{
 8001894:	b084      	sub	sp, #16
 8001896:	b580      	push	{r7, lr}
 8001898:	b0c2      	sub	sp, #264	; 0x108
 800189a:	af00      	add	r7, sp, #0
 800189c:	f507 7c88 	add.w	ip, r7, #272	; 0x110
 80018a0:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

	uint8_t returnStatus = 0;
 80018a4:	2300      	movs	r3, #0
 80018a6:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
	uint8_t lenData = 0;
 80018aa:	2300      	movs	r3, #0
 80018ac:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
	uint8_t cntCurve = 0;
 80018b0:	2300      	movs	r3, #0
 80018b2:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
	uint8_t cnt = 0;
 80018b6:	2300      	movs	r3, #0
 80018b8:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104

for (uint8_t i = 0; i < 8; i++)
 80018bc:	2300      	movs	r3, #0
 80018be:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
 80018c2:	e023      	b.n	800190c <writeCurveDWIN+0x78>
{
	if ((curveDataDWIN.CurveEnable[i] == true)&&(curveDataDWIN.CurveLenData[i] != 0))
 80018c4:	f897 3103 	ldrb.w	r3, [r7, #259]	; 0x103
 80018c8:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80018cc:	5cd3      	ldrb	r3, [r2, r3]
 80018ce:	2b00      	cmp	r3, #0
 80018d0:	d017      	beq.n	8001902 <writeCurveDWIN+0x6e>
 80018d2:	f897 3103 	ldrb.w	r3, [r7, #259]	; 0x103
 80018d6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80018da:	4413      	add	r3, r2
 80018dc:	7a1b      	ldrb	r3, [r3, #8]
 80018de:	2b00      	cmp	r3, #0
 80018e0:	d00f      	beq.n	8001902 <writeCurveDWIN+0x6e>
	{
		lenData += curveDataDWIN.CurveLenData[i];
 80018e2:	f897 3103 	ldrb.w	r3, [r7, #259]	; 0x103
 80018e6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80018ea:	4413      	add	r3, r2
 80018ec:	7a1a      	ldrb	r2, [r3, #8]
 80018ee:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 80018f2:	4413      	add	r3, r2
 80018f4:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
		cntCurve++;
 80018f8:	f897 3105 	ldrb.w	r3, [r7, #261]	; 0x105
 80018fc:	3301      	adds	r3, #1
 80018fe:	f887 3105 	strb.w	r3, [r7, #261]	; 0x105
for (uint8_t i = 0; i < 8; i++)
 8001902:	f897 3103 	ldrb.w	r3, [r7, #259]	; 0x103
 8001906:	3301      	adds	r3, #1
 8001908:	f887 3103 	strb.w	r3, [r7, #259]	; 0x103
 800190c:	f897 3103 	ldrb.w	r3, [r7, #259]	; 0x103
 8001910:	2b07      	cmp	r3, #7
 8001912:	d9d7      	bls.n	80018c4 <writeCurveDWIN+0x30>
	}
}

	if (lenData < (123 - 2 * cntCurve))
 8001914:	f897 2106 	ldrb.w	r2, [r7, #262]	; 0x106
 8001918:	f897 3105 	ldrb.w	r3, [r7, #261]	; 0x105
 800191c:	005b      	lsls	r3, r3, #1
 800191e:	f1c3 037b 	rsb	r3, r3, #123	; 0x7b
 8001922:	429a      	cmp	r2, r3
 8001924:	f280 80c2 	bge.w	8001aac <writeCurveDWIN+0x218>
	{
		uint8_t strC[255] = {0x00};
 8001928:	463b      	mov	r3, r7
 800192a:	2200      	movs	r2, #0
 800192c:	601a      	str	r2, [r3, #0]
 800192e:	3304      	adds	r3, #4
 8001930:	22fb      	movs	r2, #251	; 0xfb
 8001932:	2100      	movs	r1, #0
 8001934:	4618      	mov	r0, r3
 8001936:	f005 f907 	bl	8006b48 <memset>
		memset(strC,0x00,255);
 800193a:	463b      	mov	r3, r7
 800193c:	22ff      	movs	r2, #255	; 0xff
 800193e:	2100      	movs	r1, #0
 8001940:	4618      	mov	r0, r3
 8001942:	f005 f901 	bl	8006b48 <memset>
		strC[0] = headerDWIN_H;
 8001946:	463b      	mov	r3, r7
 8001948:	225a      	movs	r2, #90	; 0x5a
 800194a:	701a      	strb	r2, [r3, #0]
		strC[1] = headerDWIN_L;
 800194c:	463b      	mov	r3, r7
 800194e:	22a5      	movs	r2, #165	; 0xa5
 8001950:	705a      	strb	r2, [r3, #1]
		strC[2] = 9 + ((lenData + cntCurve) * 2);
 8001952:	f897 2106 	ldrb.w	r2, [r7, #262]	; 0x106
 8001956:	f897 3105 	ldrb.w	r3, [r7, #261]	; 0x105
 800195a:	4413      	add	r3, r2
 800195c:	b2db      	uxtb	r3, r3
 800195e:	005b      	lsls	r3, r3, #1
 8001960:	b2db      	uxtb	r3, r3
 8001962:	3309      	adds	r3, #9
 8001964:	b2da      	uxtb	r2, r3
 8001966:	463b      	mov	r3, r7
 8001968:	709a      	strb	r2, [r3, #2]
		strC[3] = writeVariable;
 800196a:	463b      	mov	r3, r7
 800196c:	2282      	movs	r2, #130	; 0x82
 800196e:	70da      	strb	r2, [r3, #3]
		strC[4] = 0x03;
 8001970:	463b      	mov	r3, r7
 8001972:	2203      	movs	r2, #3
 8001974:	711a      	strb	r2, [r3, #4]
		strC[5] = 0x10;
 8001976:	463b      	mov	r3, r7
 8001978:	2210      	movs	r2, #16
 800197a:	715a      	strb	r2, [r3, #5]
		strC[6] = headerDWIN_H;
 800197c:	463b      	mov	r3, r7
 800197e:	225a      	movs	r2, #90	; 0x5a
 8001980:	719a      	strb	r2, [r3, #6]
		strC[7] = headerDWIN_L;
 8001982:	463b      	mov	r3, r7
 8001984:	22a5      	movs	r2, #165	; 0xa5
 8001986:	71da      	strb	r2, [r3, #7]
		strC[8] = cntCurve;
 8001988:	463b      	mov	r3, r7
 800198a:	f897 2105 	ldrb.w	r2, [r7, #261]	; 0x105
 800198e:	721a      	strb	r2, [r3, #8]
		strC[9] = 0x00;
 8001990:	463b      	mov	r3, r7
 8001992:	2200      	movs	r2, #0
 8001994:	725a      	strb	r2, [r3, #9]
		cnt = 10;
 8001996:	230a      	movs	r3, #10
 8001998:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104

		for (uint8_t i = 0; i < 8; i++) // choice channel
 800199c:	2300      	movs	r3, #0
 800199e:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
 80019a2:	e06c      	b.n	8001a7e <writeCurveDWIN+0x1ea>
		{
			if ((curveDataDWIN.CurveEnable[i] == true)&&(curveDataDWIN.CurveLenData[i] != 0))
 80019a4:	f897 3102 	ldrb.w	r3, [r7, #258]	; 0x102
 80019a8:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80019ac:	5cd3      	ldrb	r3, [r2, r3]
 80019ae:	2b00      	cmp	r3, #0
 80019b0:	d060      	beq.n	8001a74 <writeCurveDWIN+0x1e0>
 80019b2:	f897 3102 	ldrb.w	r3, [r7, #258]	; 0x102
 80019b6:	f507 7288 	add.w	r2, r7, #272	; 0x110
 80019ba:	4413      	add	r3, r2
 80019bc:	7a1b      	ldrb	r3, [r3, #8]
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d058      	beq.n	8001a74 <writeCurveDWIN+0x1e0>
			{
				strC[cnt] = i;
 80019c2:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 80019c6:	463a      	mov	r2, r7
 80019c8:	f897 1102 	ldrb.w	r1, [r7, #258]	; 0x102
 80019cc:	54d1      	strb	r1, [r2, r3]
				cnt++;
 80019ce:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 80019d2:	3301      	adds	r3, #1
 80019d4:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
				strC[cnt] = curveDataDWIN.CurveLenData[i];
 80019d8:	f897 2102 	ldrb.w	r2, [r7, #258]	; 0x102
 80019dc:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 80019e0:	f507 7188 	add.w	r1, r7, #272	; 0x110
 80019e4:	440a      	add	r2, r1
 80019e6:	7a11      	ldrb	r1, [r2, #8]
 80019e8:	463a      	mov	r2, r7
 80019ea:	54d1      	strb	r1, [r2, r3]
				cnt++;
 80019ec:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 80019f0:	3301      	adds	r3, #1
 80019f2:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
				for (uint8_t j = 0; j < curveDataDWIN.CurveLenData[i]; j++)
 80019f6:	2300      	movs	r3, #0
 80019f8:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
 80019fc:	e030      	b.n	8001a60 <writeCurveDWIN+0x1cc>
				{
					strC[cnt] = (curveDataDWIN.CurveData[i][j] & 0xFF00)>>8;
 80019fe:	f897 2102 	ldrb.w	r2, [r7, #258]	; 0x102
 8001a02:	f897 3101 	ldrb.w	r3, [r7, #257]	; 0x101
 8001a06:	0192      	lsls	r2, r2, #6
 8001a08:	4413      	add	r3, r2
 8001a0a:	3308      	adds	r3, #8
 8001a0c:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001a10:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8001a14:	0a1b      	lsrs	r3, r3, #8
 8001a16:	b29a      	uxth	r2, r3
 8001a18:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 8001a1c:	b2d1      	uxtb	r1, r2
 8001a1e:	463a      	mov	r2, r7
 8001a20:	54d1      	strb	r1, [r2, r3]
					cnt++;
 8001a22:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 8001a26:	3301      	adds	r3, #1
 8001a28:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
					strC[cnt] =  (curveDataDWIN.CurveData[i][j] & 0x00FF);
 8001a2c:	f897 2102 	ldrb.w	r2, [r7, #258]	; 0x102
 8001a30:	f897 3101 	ldrb.w	r3, [r7, #257]	; 0x101
 8001a34:	0192      	lsls	r2, r2, #6
 8001a36:	4413      	add	r3, r2
 8001a38:	3308      	adds	r3, #8
 8001a3a:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001a3e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8001a42:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 8001a46:	b2d1      	uxtb	r1, r2
 8001a48:	463a      	mov	r2, r7
 8001a4a:	54d1      	strb	r1, [r2, r3]
					cnt++;
 8001a4c:	f897 3104 	ldrb.w	r3, [r7, #260]	; 0x104
 8001a50:	3301      	adds	r3, #1
 8001a52:	f887 3104 	strb.w	r3, [r7, #260]	; 0x104
				for (uint8_t j = 0; j < curveDataDWIN.CurveLenData[i]; j++)
 8001a56:	f897 3101 	ldrb.w	r3, [r7, #257]	; 0x101
 8001a5a:	3301      	adds	r3, #1
 8001a5c:	f887 3101 	strb.w	r3, [r7, #257]	; 0x101
 8001a60:	f897 3102 	ldrb.w	r3, [r7, #258]	; 0x102
 8001a64:	f507 7288 	add.w	r2, r7, #272	; 0x110
 8001a68:	4413      	add	r3, r2
 8001a6a:	7a1b      	ldrb	r3, [r3, #8]
 8001a6c:	f897 2101 	ldrb.w	r2, [r7, #257]	; 0x101
 8001a70:	429a      	cmp	r2, r3
 8001a72:	d3c4      	bcc.n	80019fe <writeCurveDWIN+0x16a>
		for (uint8_t i = 0; i < 8; i++) // choice channel
 8001a74:	f897 3102 	ldrb.w	r3, [r7, #258]	; 0x102
 8001a78:	3301      	adds	r3, #1
 8001a7a:	f887 3102 	strb.w	r3, [r7, #258]	; 0x102
 8001a7e:	f897 3102 	ldrb.w	r3, [r7, #258]	; 0x102
 8001a82:	2b07      	cmp	r3, #7
 8001a84:	d98e      	bls.n	80019a4 <writeCurveDWIN+0x110>

				}

			}
		}
		HAL_UART_Transmit(&DWIN_UART, strC, (12 + ((lenData + cntCurve) * 2)),0xFFFF);
 8001a86:	f897 2106 	ldrb.w	r2, [r7, #262]	; 0x106
 8001a8a:	f897 3105 	ldrb.w	r3, [r7, #261]	; 0x105
 8001a8e:	4413      	add	r3, r2
 8001a90:	3306      	adds	r3, #6
 8001a92:	b29b      	uxth	r3, r3
 8001a94:	005b      	lsls	r3, r3, #1
 8001a96:	b29a      	uxth	r2, r3
 8001a98:	4639      	mov	r1, r7
 8001a9a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a9e:	480a      	ldr	r0, [pc, #40]	; (8001ac8 <writeCurveDWIN+0x234>)
 8001aa0:	f003 ff90 	bl	80059c4 <HAL_UART_Transmit>
		returnStatus = 0;
 8001aa4:	2300      	movs	r3, #0
 8001aa6:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
 8001aaa:	e002      	b.n	8001ab2 <writeCurveDWIN+0x21e>
	}
	else
	{
		returnStatus = 1;
 8001aac:	2301      	movs	r3, #1
 8001aae:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
	}
	return returnStatus;
 8001ab2:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
}
 8001ab6:	4618      	mov	r0, r3
 8001ab8:	f507 7784 	add.w	r7, r7, #264	; 0x108
 8001abc:	46bd      	mov	sp, r7
 8001abe:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001ac2:	b004      	add	sp, #16
 8001ac4:	4770      	bx	lr
 8001ac6:	bf00      	nop
 8001ac8:	200000f0 	.word	0x200000f0

08001acc <dwinAppInit>:
//==============================================================================
//--------------------------------APP INIT--------------------------------------
//==============================================================================

void dwinAppInit()
{
 8001acc:	b580      	push	{r7, lr}
 8001ace:	af00      	add	r7, sp, #0

	  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001ad0:	2100      	movs	r1, #0
 8001ad2:	4807      	ldr	r0, [pc, #28]	; (8001af0 <dwinAppInit+0x24>)
 8001ad4:	f002 fe24 	bl	8004720 <HAL_TIM_PWM_Start>
	  TIM2->CCR1=0;
 8001ad8:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001adc:	2200      	movs	r2, #0
 8001ade:	635a      	str	r2, [r3, #52]	; 0x34
	  memset(&curveDataDWIN, 0, sizeof(curveDataDWIN));
 8001ae0:	f44f 6282 	mov.w	r2, #1040	; 0x410
 8001ae4:	2100      	movs	r1, #0
 8001ae6:	4803      	ldr	r0, [pc, #12]	; (8001af4 <dwinAppInit+0x28>)
 8001ae8:	f005 f82e 	bl	8006b48 <memset>

}
 8001aec:	bf00      	nop
 8001aee:	bd80      	pop	{r7, pc}
 8001af0:	2000005c 	.word	0x2000005c
 8001af4:	20000778 	.word	0x20000778

08001af8 <ledPWM>:
//==============================================================================
//---------------------------------PWM LED--------------------------------------
//==============================================================================

void ledPWM()
{
 8001af8:	b580      	push	{r7, lr}
 8001afa:	af00      	add	r7, sp, #0
	parsingDWIN();
 8001afc:	f7ff fdf8 	bl	80016f0 <parsingDWIN>
	readVariableDWIN(0x5006, 1);
 8001b00:	2101      	movs	r1, #1
 8001b02:	f245 0006 	movw	r0, #20486	; 0x5006
 8001b06:	f7ff fe63 	bl	80017d0 <readVariableDWIN>
	HAL_Delay(1);
 8001b0a:	2001      	movs	r0, #1
 8001b0c:	f000 fa16 	bl	8001f3c <HAL_Delay>
	parsingDWIN();
 8001b10:	f7ff fdee 	bl	80016f0 <parsingDWIN>
	adress = ledDataAdress;
 8001b14:	4b1c      	ldr	r3, [pc, #112]	; (8001b88 <ledPWM+0x90>)
 8001b16:	f245 0206 	movw	r2, #20486	; 0x5006
 8001b1a:	801a      	strh	r2, [r3, #0]
	adress_h = ((ledDataAdress & 0xFF00)>>8);
 8001b1c:	4b1b      	ldr	r3, [pc, #108]	; (8001b8c <ledPWM+0x94>)
 8001b1e:	2250      	movs	r2, #80	; 0x50
 8001b20:	701a      	strb	r2, [r3, #0]
	adress_l = ledDataAdress & 0x00FF;
 8001b22:	4b1b      	ldr	r3, [pc, #108]	; (8001b90 <ledPWM+0x98>)
 8001b24:	2206      	movs	r2, #6
 8001b26:	701a      	strb	r2, [r3, #0]
	if (((readDataDWIN.parsingDataDWIN.data[0] == (ledDataAdress & 0xFF00)>>8)) && (readDataDWIN.parsingDataDWIN.data[1] == (ledDataAdress & 0x00F))) // Checking for address match
 8001b28:	4b1a      	ldr	r3, [pc, #104]	; (8001b94 <ledPWM+0x9c>)
 8001b2a:	f893 34c0 	ldrb.w	r3, [r3, #1216]	; 0x4c0
 8001b2e:	2b50      	cmp	r3, #80	; 0x50
 8001b30:	d128      	bne.n	8001b84 <ledPWM+0x8c>
 8001b32:	4b18      	ldr	r3, [pc, #96]	; (8001b94 <ledPWM+0x9c>)
 8001b34:	f893 34c1 	ldrb.w	r3, [r3, #1217]	; 0x4c1
 8001b38:	2b06      	cmp	r3, #6
 8001b3a:	d123      	bne.n	8001b84 <ledPWM+0x8c>
	{
		PWMData = readDataDWIN.parsingDataDWIN.data[3]<<8 | readDataDWIN.parsingDataDWIN.data[4];
 8001b3c:	4b15      	ldr	r3, [pc, #84]	; (8001b94 <ledPWM+0x9c>)
 8001b3e:	f893 34c3 	ldrb.w	r3, [r3, #1219]	; 0x4c3
 8001b42:	021b      	lsls	r3, r3, #8
 8001b44:	4a13      	ldr	r2, [pc, #76]	; (8001b94 <ledPWM+0x9c>)
 8001b46:	f892 24c4 	ldrb.w	r2, [r2, #1220]	; 0x4c4
 8001b4a:	4313      	orrs	r3, r2
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <ledPWM+0xa0>)
 8001b50:	601a      	str	r2, [r3, #0]
		if (PWMData >= 50)
 8001b52:	4b11      	ldr	r3, [pc, #68]	; (8001b98 <ledPWM+0xa0>)
 8001b54:	681b      	ldr	r3, [r3, #0]
 8001b56:	2b31      	cmp	r3, #49	; 0x31
 8001b58:	d910      	bls.n	8001b7c <ledPWM+0x84>
		{
			PWMData = ((PWMData - 49) * 2000);
 8001b5a:	4b0f      	ldr	r3, [pc, #60]	; (8001b98 <ledPWM+0xa0>)
 8001b5c:	681b      	ldr	r3, [r3, #0]
 8001b5e:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 8001b62:	fb02 f303 	mul.w	r3, r2, r3
 8001b66:	f5a3 33bf 	sub.w	r3, r3, #97792	; 0x17e00
 8001b6a:	3bd0      	subs	r3, #208	; 0xd0
 8001b6c:	4a0a      	ldr	r2, [pc, #40]	; (8001b98 <ledPWM+0xa0>)
 8001b6e:	6013      	str	r3, [r2, #0]
			TIM2->CCR1 = PWMData;
 8001b70:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001b74:	4b08      	ldr	r3, [pc, #32]	; (8001b98 <ledPWM+0xa0>)
 8001b76:	681b      	ldr	r3, [r3, #0]
 8001b78:	6353      	str	r3, [r2, #52]	; 0x34
		else
		{
			TIM2->CCR1 = 0;
		}
	}
}
 8001b7a:	e003      	b.n	8001b84 <ledPWM+0x8c>
			TIM2->CCR1 = 0;
 8001b7c:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8001b80:	2200      	movs	r2, #0
 8001b82:	635a      	str	r2, [r3, #52]	; 0x34
}
 8001b84:	bf00      	nop
 8001b86:	bd80      	pop	{r7, pc}
 8001b88:	20000030 	.word	0x20000030
 8001b8c:	20000b88 	.word	0x20000b88
 8001b90:	20000b89 	.word	0x20000b89
 8001b94:	200001bc 	.word	0x200001bc
 8001b98:	2000002c 	.word	0x2000002c
 8001b9c:	00000000 	.word	0x00000000

08001ba0 <curveProcessDWIN>:
//==============================================================================
//--------------------------------Curve All-------------------------------------
//==============================================================================
uint16_t meandr = 0;
void curveProcessDWIN()
{
 8001ba0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8001ba4:	f5ad 6d80 	sub.w	sp, sp, #1024	; 0x400
 8001ba8:	f44f 6780 	mov.w	r7, #1024	; 0x400
 8001bac:	446f      	add	r7, sp
	  if ( cnt < 180)
 8001bae:	4ba6      	ldr	r3, [pc, #664]	; (8001e48 <curveProcessDWIN+0x2a8>)
 8001bb0:	881b      	ldrh	r3, [r3, #0]
 8001bb2:	2bb3      	cmp	r3, #179	; 0xb3
 8001bb4:	f200 8138 	bhi.w	8001e28 <curveProcessDWIN+0x288>
	  {
		  if (cnt < 90) meandr = 50;
 8001bb8:	4ba3      	ldr	r3, [pc, #652]	; (8001e48 <curveProcessDWIN+0x2a8>)
 8001bba:	881b      	ldrh	r3, [r3, #0]
 8001bbc:	2b59      	cmp	r3, #89	; 0x59
 8001bbe:	d803      	bhi.n	8001bc8 <curveProcessDWIN+0x28>
 8001bc0:	4ba2      	ldr	r3, [pc, #648]	; (8001e4c <curveProcessDWIN+0x2ac>)
 8001bc2:	2232      	movs	r2, #50	; 0x32
 8001bc4:	801a      	strh	r2, [r3, #0]
 8001bc6:	e002      	b.n	8001bce <curveProcessDWIN+0x2e>
		  else meandr = 200;
 8001bc8:	4ba0      	ldr	r3, [pc, #640]	; (8001e4c <curveProcessDWIN+0x2ac>)
 8001bca:	22c8      	movs	r2, #200	; 0xc8
 8001bcc:	801a      	strh	r2, [r3, #0]
		  cnt++;
 8001bce:	4b9e      	ldr	r3, [pc, #632]	; (8001e48 <curveProcessDWIN+0x2a8>)
 8001bd0:	881b      	ldrh	r3, [r3, #0]
 8001bd2:	3301      	adds	r3, #1
 8001bd4:	b29a      	uxth	r2, r3
 8001bd6:	4b9c      	ldr	r3, [pc, #624]	; (8001e48 <curveProcessDWIN+0x2a8>)
 8001bd8:	801a      	strh	r2, [r3, #0]

		  curveDataDWIN.CurveEnable[0] = true;
 8001bda:	4b9d      	ldr	r3, [pc, #628]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001bdc:	2201      	movs	r2, #1
 8001bde:	701a      	strb	r2, [r3, #0]
		  curveDataDWIN.CurveEnable[1] = true;
 8001be0:	4b9b      	ldr	r3, [pc, #620]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001be2:	2201      	movs	r2, #1
 8001be4:	705a      	strb	r2, [r3, #1]
		  curveDataDWIN.CurveEnable[2] = true;
 8001be6:	4b9a      	ldr	r3, [pc, #616]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001be8:	2201      	movs	r2, #1
 8001bea:	709a      	strb	r2, [r3, #2]
		  curveDataDWIN.CurveEnable[3] = true;
 8001bec:	4b98      	ldr	r3, [pc, #608]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001bee:	2201      	movs	r2, #1
 8001bf0:	70da      	strb	r2, [r3, #3]
		  curveDataDWIN.CurveEnable[4] = true;
 8001bf2:	4b97      	ldr	r3, [pc, #604]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	711a      	strb	r2, [r3, #4]
		  curveDataDWIN.CurveEnable[5] = true;
 8001bf8:	4b95      	ldr	r3, [pc, #596]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	715a      	strb	r2, [r3, #5]
		  curveDataDWIN.CurveEnable[6] = true;
 8001bfe:	4b94      	ldr	r3, [pc, #592]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001c00:	2201      	movs	r2, #1
 8001c02:	719a      	strb	r2, [r3, #6]
		  curveDataDWIN.CurveEnable[7] = true;
 8001c04:	4b92      	ldr	r3, [pc, #584]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001c06:	2201      	movs	r2, #1
 8001c08:	71da      	strb	r2, [r3, #7]

		  curveDataDWIN.CurveLenData[0] = 1;
 8001c0a:	4b91      	ldr	r3, [pc, #580]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001c0c:	2201      	movs	r2, #1
 8001c0e:	721a      	strb	r2, [r3, #8]
		  curveDataDWIN.CurveLenData[1] = 1;
 8001c10:	4b8f      	ldr	r3, [pc, #572]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001c12:	2201      	movs	r2, #1
 8001c14:	725a      	strb	r2, [r3, #9]
		  curveDataDWIN.CurveLenData[2] = 1;
 8001c16:	4b8e      	ldr	r3, [pc, #568]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001c18:	2201      	movs	r2, #1
 8001c1a:	729a      	strb	r2, [r3, #10]
		  curveDataDWIN.CurveLenData[3] = 1;
 8001c1c:	4b8c      	ldr	r3, [pc, #560]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001c1e:	2201      	movs	r2, #1
 8001c20:	72da      	strb	r2, [r3, #11]
		  curveDataDWIN.CurveLenData[4] = 1;
 8001c22:	4b8b      	ldr	r3, [pc, #556]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001c24:	2201      	movs	r2, #1
 8001c26:	731a      	strb	r2, [r3, #12]
		  curveDataDWIN.CurveLenData[5] = 1;
 8001c28:	4b89      	ldr	r3, [pc, #548]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001c2a:	2201      	movs	r2, #1
 8001c2c:	735a      	strb	r2, [r3, #13]
		  curveDataDWIN.CurveLenData[6] = 1;
 8001c2e:	4b88      	ldr	r3, [pc, #544]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001c30:	2201      	movs	r2, #1
 8001c32:	739a      	strb	r2, [r3, #14]
		  curveDataDWIN.CurveLenData[7] = 1;
 8001c34:	4b86      	ldr	r3, [pc, #536]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001c36:	2201      	movs	r2, #1
 8001c38:	73da      	strb	r2, [r3, #15]

		  curveDataDWIN.CurveData[0][0] = cnt;
 8001c3a:	4b83      	ldr	r3, [pc, #524]	; (8001e48 <curveProcessDWIN+0x2a8>)
 8001c3c:	881a      	ldrh	r2, [r3, #0]
 8001c3e:	4b84      	ldr	r3, [pc, #528]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001c40:	821a      	strh	r2, [r3, #16]
		  curveDataDWIN.CurveData[1][0] = sin(cnt * 2 * VAL) * 127 + 127;
 8001c42:	4b81      	ldr	r3, [pc, #516]	; (8001e48 <curveProcessDWIN+0x2a8>)
 8001c44:	881b      	ldrh	r3, [r3, #0]
 8001c46:	005b      	lsls	r3, r3, #1
 8001c48:	4618      	mov	r0, r3
 8001c4a:	f7fe fd39 	bl	80006c0 <__aeabi_i2d>
 8001c4e:	a37a      	add	r3, pc, #488	; (adr r3, 8001e38 <curveProcessDWIN+0x298>)
 8001c50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c54:	f7fe fab8 	bl	80001c8 <__aeabi_dmul>
 8001c58:	4602      	mov	r2, r0
 8001c5a:	460b      	mov	r3, r1
 8001c5c:	ec43 2b17 	vmov	d7, r2, r3
 8001c60:	eeb0 0a47 	vmov.f32	s0, s14
 8001c64:	eef0 0a67 	vmov.f32	s1, s15
 8001c68:	f004 ffc6 	bl	8006bf8 <sin>
 8001c6c:	ec51 0b10 	vmov	r0, r1, d0
 8001c70:	a373      	add	r3, pc, #460	; (adr r3, 8001e40 <curveProcessDWIN+0x2a0>)
 8001c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c76:	f7fe faa7 	bl	80001c8 <__aeabi_dmul>
 8001c7a:	4602      	mov	r2, r0
 8001c7c:	460b      	mov	r3, r1
 8001c7e:	4610      	mov	r0, r2
 8001c80:	4619      	mov	r1, r3
 8001c82:	a36f      	add	r3, pc, #444	; (adr r3, 8001e40 <curveProcessDWIN+0x2a0>)
 8001c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c88:	f7fe fbce 	bl	8000428 <__adddf3>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	4610      	mov	r0, r2
 8001c92:	4619      	mov	r1, r3
 8001c94:	f7fe fe2e 	bl	80008f4 <__aeabi_d2uiz>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	b29a      	uxth	r2, r3
 8001c9c:	4b6c      	ldr	r3, [pc, #432]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001c9e:	f8a3 2090 	strh.w	r2, [r3, #144]	; 0x90
		  curveDataDWIN.CurveData[2][0] = cos(cnt * 2 * VAL) * 127 + 127;
 8001ca2:	4b69      	ldr	r3, [pc, #420]	; (8001e48 <curveProcessDWIN+0x2a8>)
 8001ca4:	881b      	ldrh	r3, [r3, #0]
 8001ca6:	005b      	lsls	r3, r3, #1
 8001ca8:	4618      	mov	r0, r3
 8001caa:	f7fe fd09 	bl	80006c0 <__aeabi_i2d>
 8001cae:	a362      	add	r3, pc, #392	; (adr r3, 8001e38 <curveProcessDWIN+0x298>)
 8001cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cb4:	f7fe fa88 	bl	80001c8 <__aeabi_dmul>
 8001cb8:	4602      	mov	r2, r0
 8001cba:	460b      	mov	r3, r1
 8001cbc:	ec43 2b17 	vmov	d7, r2, r3
 8001cc0:	eeb0 0a47 	vmov.f32	s0, s14
 8001cc4:	eef0 0a67 	vmov.f32	s1, s15
 8001cc8:	f004 ff46 	bl	8006b58 <cos>
 8001ccc:	ec51 0b10 	vmov	r0, r1, d0
 8001cd0:	a35b      	add	r3, pc, #364	; (adr r3, 8001e40 <curveProcessDWIN+0x2a0>)
 8001cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cd6:	f7fe fa77 	bl	80001c8 <__aeabi_dmul>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	4610      	mov	r0, r2
 8001ce0:	4619      	mov	r1, r3
 8001ce2:	a357      	add	r3, pc, #348	; (adr r3, 8001e40 <curveProcessDWIN+0x2a0>)
 8001ce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001ce8:	f7fe fb9e 	bl	8000428 <__adddf3>
 8001cec:	4602      	mov	r2, r0
 8001cee:	460b      	mov	r3, r1
 8001cf0:	4610      	mov	r0, r2
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	f7fe fdfe 	bl	80008f4 <__aeabi_d2uiz>
 8001cf8:	4603      	mov	r3, r0
 8001cfa:	b29a      	uxth	r2, r3
 8001cfc:	4b54      	ldr	r3, [pc, #336]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001cfe:	f8a3 2110 	strh.w	r2, [r3, #272]	; 0x110
		  curveDataDWIN.CurveData[3][0] = cnt;
 8001d02:	4b51      	ldr	r3, [pc, #324]	; (8001e48 <curveProcessDWIN+0x2a8>)
 8001d04:	881a      	ldrh	r2, [r3, #0]
 8001d06:	4b52      	ldr	r3, [pc, #328]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001d08:	f8a3 2190 	strh.w	r2, [r3, #400]	; 0x190
		  curveDataDWIN.CurveData[4][0] = sin(cnt * 2 * VAL) * 127 + 127;
 8001d0c:	4b4e      	ldr	r3, [pc, #312]	; (8001e48 <curveProcessDWIN+0x2a8>)
 8001d0e:	881b      	ldrh	r3, [r3, #0]
 8001d10:	005b      	lsls	r3, r3, #1
 8001d12:	4618      	mov	r0, r3
 8001d14:	f7fe fcd4 	bl	80006c0 <__aeabi_i2d>
 8001d18:	a347      	add	r3, pc, #284	; (adr r3, 8001e38 <curveProcessDWIN+0x298>)
 8001d1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d1e:	f7fe fa53 	bl	80001c8 <__aeabi_dmul>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	ec43 2b17 	vmov	d7, r2, r3
 8001d2a:	eeb0 0a47 	vmov.f32	s0, s14
 8001d2e:	eef0 0a67 	vmov.f32	s1, s15
 8001d32:	f004 ff61 	bl	8006bf8 <sin>
 8001d36:	ec51 0b10 	vmov	r0, r1, d0
 8001d3a:	a341      	add	r3, pc, #260	; (adr r3, 8001e40 <curveProcessDWIN+0x2a0>)
 8001d3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d40:	f7fe fa42 	bl	80001c8 <__aeabi_dmul>
 8001d44:	4602      	mov	r2, r0
 8001d46:	460b      	mov	r3, r1
 8001d48:	4610      	mov	r0, r2
 8001d4a:	4619      	mov	r1, r3
 8001d4c:	a33c      	add	r3, pc, #240	; (adr r3, 8001e40 <curveProcessDWIN+0x2a0>)
 8001d4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d52:	f7fe fb69 	bl	8000428 <__adddf3>
 8001d56:	4602      	mov	r2, r0
 8001d58:	460b      	mov	r3, r1
 8001d5a:	4610      	mov	r0, r2
 8001d5c:	4619      	mov	r1, r3
 8001d5e:	f7fe fdc9 	bl	80008f4 <__aeabi_d2uiz>
 8001d62:	4603      	mov	r3, r0
 8001d64:	b29a      	uxth	r2, r3
 8001d66:	4b3a      	ldr	r3, [pc, #232]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001d68:	f8a3 2210 	strh.w	r2, [r3, #528]	; 0x210
		  curveDataDWIN.CurveData[5][0] = cos(cnt * 2 * VAL) * 127 + 127;
 8001d6c:	4b36      	ldr	r3, [pc, #216]	; (8001e48 <curveProcessDWIN+0x2a8>)
 8001d6e:	881b      	ldrh	r3, [r3, #0]
 8001d70:	005b      	lsls	r3, r3, #1
 8001d72:	4618      	mov	r0, r3
 8001d74:	f7fe fca4 	bl	80006c0 <__aeabi_i2d>
 8001d78:	a32f      	add	r3, pc, #188	; (adr r3, 8001e38 <curveProcessDWIN+0x298>)
 8001d7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d7e:	f7fe fa23 	bl	80001c8 <__aeabi_dmul>
 8001d82:	4602      	mov	r2, r0
 8001d84:	460b      	mov	r3, r1
 8001d86:	ec43 2b17 	vmov	d7, r2, r3
 8001d8a:	eeb0 0a47 	vmov.f32	s0, s14
 8001d8e:	eef0 0a67 	vmov.f32	s1, s15
 8001d92:	f004 fee1 	bl	8006b58 <cos>
 8001d96:	ec51 0b10 	vmov	r0, r1, d0
 8001d9a:	a329      	add	r3, pc, #164	; (adr r3, 8001e40 <curveProcessDWIN+0x2a0>)
 8001d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001da0:	f7fe fa12 	bl	80001c8 <__aeabi_dmul>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4610      	mov	r0, r2
 8001daa:	4619      	mov	r1, r3
 8001dac:	a324      	add	r3, pc, #144	; (adr r3, 8001e40 <curveProcessDWIN+0x2a0>)
 8001dae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001db2:	f7fe fb39 	bl	8000428 <__adddf3>
 8001db6:	4602      	mov	r2, r0
 8001db8:	460b      	mov	r3, r1
 8001dba:	4610      	mov	r0, r2
 8001dbc:	4619      	mov	r1, r3
 8001dbe:	f7fe fd99 	bl	80008f4 <__aeabi_d2uiz>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	b29a      	uxth	r2, r3
 8001dc6:	4b22      	ldr	r3, [pc, #136]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001dc8:	f8a3 2290 	strh.w	r2, [r3, #656]	; 0x290
		  curveDataDWIN.CurveData[6][0] = meandr;
 8001dcc:	4b1f      	ldr	r3, [pc, #124]	; (8001e4c <curveProcessDWIN+0x2ac>)
 8001dce:	881a      	ldrh	r2, [r3, #0]
 8001dd0:	4b1f      	ldr	r3, [pc, #124]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001dd2:	f8a3 2310 	strh.w	r2, [r3, #784]	; 0x310
		  curveDataDWIN.CurveData[7][0] = meandr;
 8001dd6:	4b1d      	ldr	r3, [pc, #116]	; (8001e4c <curveProcessDWIN+0x2ac>)
 8001dd8:	881a      	ldrh	r2, [r3, #0]
 8001dda:	4b1d      	ldr	r3, [pc, #116]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001ddc:	f8a3 2390 	strh.w	r2, [r3, #912]	; 0x390

		  writeCurveDWIN(curveDataDWIN);
 8001de0:	4b1b      	ldr	r3, [pc, #108]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001de2:	681a      	ldr	r2, [r3, #0]
 8001de4:	f04f 0800 	mov.w	r8, #0
 8001de8:	4690      	mov	r8, r2
 8001dea:	685a      	ldr	r2, [r3, #4]
 8001dec:	2600      	movs	r6, #0
 8001dee:	4616      	mov	r6, r2
 8001df0:	689a      	ldr	r2, [r3, #8]
 8001df2:	2500      	movs	r5, #0
 8001df4:	4615      	mov	r5, r2
 8001df6:	68da      	ldr	r2, [r3, #12]
 8001df8:	2400      	movs	r4, #0
 8001dfa:	4614      	mov	r4, r2
 8001dfc:	4668      	mov	r0, sp
 8001dfe:	3310      	adds	r3, #16
 8001e00:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001e04:	4619      	mov	r1, r3
 8001e06:	f004 fe91 	bl	8006b2c <memcpy>
 8001e0a:	4640      	mov	r0, r8
 8001e0c:	4631      	mov	r1, r6
 8001e0e:	462a      	mov	r2, r5
 8001e10:	4623      	mov	r3, r4
 8001e12:	f7ff fd3f 	bl	8001894 <writeCurveDWIN>
		  waitOkMessageDWIN();
 8001e16:	f7ff fcb3 	bl	8001780 <waitOkMessageDWIN>
		  memset(&curveDataDWIN, 0, sizeof(curveDataDWIN));
 8001e1a:	f44f 6282 	mov.w	r2, #1040	; 0x410
 8001e1e:	2100      	movs	r1, #0
 8001e20:	480b      	ldr	r0, [pc, #44]	; (8001e50 <curveProcessDWIN+0x2b0>)
 8001e22:	f004 fe91 	bl	8006b48 <memset>
	  }
	  else
	  {
		  cnt = 0;
	  }
}
 8001e26:	e002      	b.n	8001e2e <curveProcessDWIN+0x28e>
		  cnt = 0;
 8001e28:	4b07      	ldr	r3, [pc, #28]	; (8001e48 <curveProcessDWIN+0x2a8>)
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	801a      	strh	r2, [r3, #0]
}
 8001e2e:	bf00      	nop
 8001e30:	46bd      	mov	sp, r7
 8001e32:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8001e36:	bf00      	nop
 8001e38:	a2529d39 	.word	0xa2529d39
 8001e3c:	3f91df46 	.word	0x3f91df46
 8001e40:	00000000 	.word	0x00000000
 8001e44:	405fc000 	.word	0x405fc000
 8001e48:	20000032 	.word	0x20000032
 8001e4c:	20000034 	.word	0x20000034
 8001e50:	20000778 	.word	0x20000778

08001e54 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e54:	b580      	push	{r7, lr}
 8001e56:	b082      	sub	sp, #8
 8001e58:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e5e:	2003      	movs	r0, #3
 8001e60:	f000 f960 	bl	8002124 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e64:	2000      	movs	r0, #0
 8001e66:	f000 f80d 	bl	8001e84 <HAL_InitTick>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d002      	beq.n	8001e76 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e70:	2301      	movs	r3, #1
 8001e72:	71fb      	strb	r3, [r7, #7]
 8001e74:	e001      	b.n	8001e7a <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e76:	f7ff f853 	bl	8000f20 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e7a:	79fb      	ldrb	r3, [r7, #7]
}
 8001e7c:	4618      	mov	r0, r3
 8001e7e:	3708      	adds	r7, #8
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}

08001e84 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b084      	sub	sp, #16
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e90:	4b17      	ldr	r3, [pc, #92]	; (8001ef0 <HAL_InitTick+0x6c>)
 8001e92:	781b      	ldrb	r3, [r3, #0]
 8001e94:	2b00      	cmp	r3, #0
 8001e96:	d023      	beq.n	8001ee0 <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e98:	4b16      	ldr	r3, [pc, #88]	; (8001ef4 <HAL_InitTick+0x70>)
 8001e9a:	681a      	ldr	r2, [r3, #0]
 8001e9c:	4b14      	ldr	r3, [pc, #80]	; (8001ef0 <HAL_InitTick+0x6c>)
 8001e9e:	781b      	ldrb	r3, [r3, #0]
 8001ea0:	4619      	mov	r1, r3
 8001ea2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001ea6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001eaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8001eae:	4618      	mov	r0, r3
 8001eb0:	f000 f96d 	bl	800218e <HAL_SYSTICK_Config>
 8001eb4:	4603      	mov	r3, r0
 8001eb6:	2b00      	cmp	r3, #0
 8001eb8:	d10f      	bne.n	8001eda <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	2b0f      	cmp	r3, #15
 8001ebe:	d809      	bhi.n	8001ed4 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ec0:	2200      	movs	r2, #0
 8001ec2:	6879      	ldr	r1, [r7, #4]
 8001ec4:	f04f 30ff 	mov.w	r0, #4294967295
 8001ec8:	f000 f937 	bl	800213a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001ecc:	4a0a      	ldr	r2, [pc, #40]	; (8001ef8 <HAL_InitTick+0x74>)
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6013      	str	r3, [r2, #0]
 8001ed2:	e007      	b.n	8001ee4 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	73fb      	strb	r3, [r7, #15]
 8001ed8:	e004      	b.n	8001ee4 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001eda:	2301      	movs	r3, #1
 8001edc:	73fb      	strb	r3, [r7, #15]
 8001ede:	e001      	b.n	8001ee4 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001ee0:	2301      	movs	r3, #1
 8001ee2:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001ee4:	7bfb      	ldrb	r3, [r7, #15]
}
 8001ee6:	4618      	mov	r0, r3
 8001ee8:	3710      	adds	r7, #16
 8001eea:	46bd      	mov	sp, r7
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000008 	.word	0x20000008
 8001ef4:	20000000 	.word	0x20000000
 8001ef8:	20000004 	.word	0x20000004

08001efc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001efc:	b480      	push	{r7}
 8001efe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001f00:	4b06      	ldr	r3, [pc, #24]	; (8001f1c <HAL_IncTick+0x20>)
 8001f02:	781b      	ldrb	r3, [r3, #0]
 8001f04:	461a      	mov	r2, r3
 8001f06:	4b06      	ldr	r3, [pc, #24]	; (8001f20 <HAL_IncTick+0x24>)
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4413      	add	r3, r2
 8001f0c:	4a04      	ldr	r2, [pc, #16]	; (8001f20 <HAL_IncTick+0x24>)
 8001f0e:	6013      	str	r3, [r2, #0]
}
 8001f10:	bf00      	nop
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	20000008 	.word	0x20000008
 8001f20:	20000b8c 	.word	0x20000b8c

08001f24 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001f24:	b480      	push	{r7}
 8001f26:	af00      	add	r7, sp, #0
  return uwTick;
 8001f28:	4b03      	ldr	r3, [pc, #12]	; (8001f38 <HAL_GetTick+0x14>)
 8001f2a:	681b      	ldr	r3, [r3, #0]
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f34:	4770      	bx	lr
 8001f36:	bf00      	nop
 8001f38:	20000b8c 	.word	0x20000b8c

08001f3c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af00      	add	r7, sp, #0
 8001f42:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001f44:	f7ff ffee 	bl	8001f24 <HAL_GetTick>
 8001f48:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f54:	d005      	beq.n	8001f62 <HAL_Delay+0x26>
  {
    wait += (uint32_t)uwTickFreq;
 8001f56:	4b0a      	ldr	r3, [pc, #40]	; (8001f80 <HAL_Delay+0x44>)
 8001f58:	781b      	ldrb	r3, [r3, #0]
 8001f5a:	461a      	mov	r2, r3
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	4413      	add	r3, r2
 8001f60:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001f62:	bf00      	nop
 8001f64:	f7ff ffde 	bl	8001f24 <HAL_GetTick>
 8001f68:	4602      	mov	r2, r0
 8001f6a:	68bb      	ldr	r3, [r7, #8]
 8001f6c:	1ad3      	subs	r3, r2, r3
 8001f6e:	68fa      	ldr	r2, [r7, #12]
 8001f70:	429a      	cmp	r2, r3
 8001f72:	d8f7      	bhi.n	8001f64 <HAL_Delay+0x28>
  {
  }
}
 8001f74:	bf00      	nop
 8001f76:	bf00      	nop
 8001f78:	3710      	adds	r7, #16
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	bd80      	pop	{r7, pc}
 8001f7e:	bf00      	nop
 8001f80:	20000008 	.word	0x20000008

08001f84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f84:	b480      	push	{r7}
 8001f86:	b085      	sub	sp, #20
 8001f88:	af00      	add	r7, sp, #0
 8001f8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	f003 0307 	and.w	r3, r3, #7
 8001f92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001f94:	4b0c      	ldr	r3, [pc, #48]	; (8001fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001f9a:	68ba      	ldr	r2, [r7, #8]
 8001f9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001fa0:	4013      	ands	r3, r2
 8001fa2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001fa4:	68fb      	ldr	r3, [r7, #12]
 8001fa6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001fa8:	68bb      	ldr	r3, [r7, #8]
 8001faa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001fac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001fb0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001fb4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001fb6:	4a04      	ldr	r2, [pc, #16]	; (8001fc8 <__NVIC_SetPriorityGrouping+0x44>)
 8001fb8:	68bb      	ldr	r3, [r7, #8]
 8001fba:	60d3      	str	r3, [r2, #12]
}
 8001fbc:	bf00      	nop
 8001fbe:	3714      	adds	r7, #20
 8001fc0:	46bd      	mov	sp, r7
 8001fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc6:	4770      	bx	lr
 8001fc8:	e000ed00 	.word	0xe000ed00

08001fcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001fd0:	4b04      	ldr	r3, [pc, #16]	; (8001fe4 <__NVIC_GetPriorityGrouping+0x18>)
 8001fd2:	68db      	ldr	r3, [r3, #12]
 8001fd4:	0a1b      	lsrs	r3, r3, #8
 8001fd6:	f003 0307 	and.w	r3, r3, #7
}
 8001fda:	4618      	mov	r0, r3
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe2:	4770      	bx	lr
 8001fe4:	e000ed00 	.word	0xe000ed00

08001fe8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fe8:	b480      	push	{r7}
 8001fea:	b083      	sub	sp, #12
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	4603      	mov	r3, r0
 8001ff0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001ff2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ff6:	2b00      	cmp	r3, #0
 8001ff8:	db0b      	blt.n	8002012 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001ffa:	79fb      	ldrb	r3, [r7, #7]
 8001ffc:	f003 021f 	and.w	r2, r3, #31
 8002000:	4907      	ldr	r1, [pc, #28]	; (8002020 <__NVIC_EnableIRQ+0x38>)
 8002002:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002006:	095b      	lsrs	r3, r3, #5
 8002008:	2001      	movs	r0, #1
 800200a:	fa00 f202 	lsl.w	r2, r0, r2
 800200e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002012:	bf00      	nop
 8002014:	370c      	adds	r7, #12
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	e000e100 	.word	0xe000e100

08002024 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002024:	b480      	push	{r7}
 8002026:	b083      	sub	sp, #12
 8002028:	af00      	add	r7, sp, #0
 800202a:	4603      	mov	r3, r0
 800202c:	6039      	str	r1, [r7, #0]
 800202e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002030:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002034:	2b00      	cmp	r3, #0
 8002036:	db0a      	blt.n	800204e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002038:	683b      	ldr	r3, [r7, #0]
 800203a:	b2da      	uxtb	r2, r3
 800203c:	490c      	ldr	r1, [pc, #48]	; (8002070 <__NVIC_SetPriority+0x4c>)
 800203e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002042:	0112      	lsls	r2, r2, #4
 8002044:	b2d2      	uxtb	r2, r2
 8002046:	440b      	add	r3, r1
 8002048:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800204c:	e00a      	b.n	8002064 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800204e:	683b      	ldr	r3, [r7, #0]
 8002050:	b2da      	uxtb	r2, r3
 8002052:	4908      	ldr	r1, [pc, #32]	; (8002074 <__NVIC_SetPriority+0x50>)
 8002054:	79fb      	ldrb	r3, [r7, #7]
 8002056:	f003 030f 	and.w	r3, r3, #15
 800205a:	3b04      	subs	r3, #4
 800205c:	0112      	lsls	r2, r2, #4
 800205e:	b2d2      	uxtb	r2, r2
 8002060:	440b      	add	r3, r1
 8002062:	761a      	strb	r2, [r3, #24]
}
 8002064:	bf00      	nop
 8002066:	370c      	adds	r7, #12
 8002068:	46bd      	mov	sp, r7
 800206a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800206e:	4770      	bx	lr
 8002070:	e000e100 	.word	0xe000e100
 8002074:	e000ed00 	.word	0xe000ed00

08002078 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002078:	b480      	push	{r7}
 800207a:	b089      	sub	sp, #36	; 0x24
 800207c:	af00      	add	r7, sp, #0
 800207e:	60f8      	str	r0, [r7, #12]
 8002080:	60b9      	str	r1, [r7, #8]
 8002082:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002084:	68fb      	ldr	r3, [r7, #12]
 8002086:	f003 0307 	and.w	r3, r3, #7
 800208a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800208c:	69fb      	ldr	r3, [r7, #28]
 800208e:	f1c3 0307 	rsb	r3, r3, #7
 8002092:	2b04      	cmp	r3, #4
 8002094:	bf28      	it	cs
 8002096:	2304      	movcs	r3, #4
 8002098:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800209a:	69fb      	ldr	r3, [r7, #28]
 800209c:	3304      	adds	r3, #4
 800209e:	2b06      	cmp	r3, #6
 80020a0:	d902      	bls.n	80020a8 <NVIC_EncodePriority+0x30>
 80020a2:	69fb      	ldr	r3, [r7, #28]
 80020a4:	3b03      	subs	r3, #3
 80020a6:	e000      	b.n	80020aa <NVIC_EncodePriority+0x32>
 80020a8:	2300      	movs	r3, #0
 80020aa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020ac:	f04f 32ff 	mov.w	r2, #4294967295
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	fa02 f303 	lsl.w	r3, r2, r3
 80020b6:	43da      	mvns	r2, r3
 80020b8:	68bb      	ldr	r3, [r7, #8]
 80020ba:	401a      	ands	r2, r3
 80020bc:	697b      	ldr	r3, [r7, #20]
 80020be:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80020c0:	f04f 31ff 	mov.w	r1, #4294967295
 80020c4:	697b      	ldr	r3, [r7, #20]
 80020c6:	fa01 f303 	lsl.w	r3, r1, r3
 80020ca:	43d9      	mvns	r1, r3
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80020d0:	4313      	orrs	r3, r2
         );
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	3724      	adds	r7, #36	; 0x24
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr
	...

080020e0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	b082      	sub	sp, #8
 80020e4:	af00      	add	r7, sp, #0
 80020e6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	3b01      	subs	r3, #1
 80020ec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80020f0:	d301      	bcc.n	80020f6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80020f2:	2301      	movs	r3, #1
 80020f4:	e00f      	b.n	8002116 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80020f6:	4a0a      	ldr	r2, [pc, #40]	; (8002120 <SysTick_Config+0x40>)
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	3b01      	subs	r3, #1
 80020fc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80020fe:	210f      	movs	r1, #15
 8002100:	f04f 30ff 	mov.w	r0, #4294967295
 8002104:	f7ff ff8e 	bl	8002024 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002108:	4b05      	ldr	r3, [pc, #20]	; (8002120 <SysTick_Config+0x40>)
 800210a:	2200      	movs	r2, #0
 800210c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800210e:	4b04      	ldr	r3, [pc, #16]	; (8002120 <SysTick_Config+0x40>)
 8002110:	2207      	movs	r2, #7
 8002112:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002114:	2300      	movs	r3, #0
}
 8002116:	4618      	mov	r0, r3
 8002118:	3708      	adds	r7, #8
 800211a:	46bd      	mov	sp, r7
 800211c:	bd80      	pop	{r7, pc}
 800211e:	bf00      	nop
 8002120:	e000e010 	.word	0xe000e010

08002124 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b082      	sub	sp, #8
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800212c:	6878      	ldr	r0, [r7, #4]
 800212e:	f7ff ff29 	bl	8001f84 <__NVIC_SetPriorityGrouping>
}
 8002132:	bf00      	nop
 8002134:	3708      	adds	r7, #8
 8002136:	46bd      	mov	sp, r7
 8002138:	bd80      	pop	{r7, pc}

0800213a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800213a:	b580      	push	{r7, lr}
 800213c:	b086      	sub	sp, #24
 800213e:	af00      	add	r7, sp, #0
 8002140:	4603      	mov	r3, r0
 8002142:	60b9      	str	r1, [r7, #8]
 8002144:	607a      	str	r2, [r7, #4]
 8002146:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002148:	2300      	movs	r3, #0
 800214a:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 800214c:	f7ff ff3e 	bl	8001fcc <__NVIC_GetPriorityGrouping>
 8002150:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002152:	687a      	ldr	r2, [r7, #4]
 8002154:	68b9      	ldr	r1, [r7, #8]
 8002156:	6978      	ldr	r0, [r7, #20]
 8002158:	f7ff ff8e 	bl	8002078 <NVIC_EncodePriority>
 800215c:	4602      	mov	r2, r0
 800215e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002162:	4611      	mov	r1, r2
 8002164:	4618      	mov	r0, r3
 8002166:	f7ff ff5d 	bl	8002024 <__NVIC_SetPriority>
}
 800216a:	bf00      	nop
 800216c:	3718      	adds	r7, #24
 800216e:	46bd      	mov	sp, r7
 8002170:	bd80      	pop	{r7, pc}

08002172 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002172:	b580      	push	{r7, lr}
 8002174:	b082      	sub	sp, #8
 8002176:	af00      	add	r7, sp, #0
 8002178:	4603      	mov	r3, r0
 800217a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800217c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002180:	4618      	mov	r0, r3
 8002182:	f7ff ff31 	bl	8001fe8 <__NVIC_EnableIRQ>
}
 8002186:	bf00      	nop
 8002188:	3708      	adds	r7, #8
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}

0800218e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800218e:	b580      	push	{r7, lr}
 8002190:	b082      	sub	sp, #8
 8002192:	af00      	add	r7, sp, #0
 8002194:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002196:	6878      	ldr	r0, [r7, #4]
 8002198:	f7ff ffa2 	bl	80020e0 <SysTick_Config>
 800219c:	4603      	mov	r3, r0
}
 800219e:	4618      	mov	r0, r3
 80021a0:	3708      	adds	r7, #8
 80021a2:	46bd      	mov	sp, r7
 80021a4:	bd80      	pop	{r7, pc}
	...

080021a8 <HAL_DMA_Init>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80021a8:	b480      	push	{r7}
 80021aa:	b085      	sub	sp, #20
 80021ac:	af00      	add	r7, sp, #0
 80021ae:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	2b00      	cmp	r3, #0
 80021b4:	d101      	bne.n	80021ba <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80021b6:	2301      	movs	r3, #1
 80021b8:	e098      	b.n	80022ec <HAL_DMA_Init+0x144>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	681b      	ldr	r3, [r3, #0]
 80021be:	461a      	mov	r2, r3
 80021c0:	4b4d      	ldr	r3, [pc, #308]	; (80022f8 <HAL_DMA_Init+0x150>)
 80021c2:	429a      	cmp	r2, r3
 80021c4:	d80f      	bhi.n	80021e6 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80021c6:	687b      	ldr	r3, [r7, #4]
 80021c8:	681b      	ldr	r3, [r3, #0]
 80021ca:	461a      	mov	r2, r3
 80021cc:	4b4b      	ldr	r3, [pc, #300]	; (80022fc <HAL_DMA_Init+0x154>)
 80021ce:	4413      	add	r3, r2
 80021d0:	4a4b      	ldr	r2, [pc, #300]	; (8002300 <HAL_DMA_Init+0x158>)
 80021d2:	fba2 2303 	umull	r2, r3, r2, r3
 80021d6:	091b      	lsrs	r3, r3, #4
 80021d8:	009a      	lsls	r2, r3, #2
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80021de:	687b      	ldr	r3, [r7, #4]
 80021e0:	4a48      	ldr	r2, [pc, #288]	; (8002304 <HAL_DMA_Init+0x15c>)
 80021e2:	641a      	str	r2, [r3, #64]	; 0x40
 80021e4:	e00e      	b.n	8002204 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	461a      	mov	r2, r3
 80021ec:	4b46      	ldr	r3, [pc, #280]	; (8002308 <HAL_DMA_Init+0x160>)
 80021ee:	4413      	add	r3, r2
 80021f0:	4a43      	ldr	r2, [pc, #268]	; (8002300 <HAL_DMA_Init+0x158>)
 80021f2:	fba2 2303 	umull	r2, r3, r2, r3
 80021f6:	091b      	lsrs	r3, r3, #4
 80021f8:	009a      	lsls	r2, r3, #2
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	4a42      	ldr	r2, [pc, #264]	; (800230c <HAL_DMA_Init+0x164>)
 8002202:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002204:	687b      	ldr	r3, [r7, #4]
 8002206:	2202      	movs	r2, #2
 8002208:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	681b      	ldr	r3, [r3, #0]
 8002212:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8002214:	68fb      	ldr	r3, [r7, #12]
 8002216:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 800221a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800221e:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8002228:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	691b      	ldr	r3, [r3, #16]
 800222e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002234:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	699b      	ldr	r3, [r3, #24]
 800223a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002240:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	6a1b      	ldr	r3, [r3, #32]
 8002246:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8002248:	68fa      	ldr	r2, [r7, #12]
 800224a:	4313      	orrs	r3, r2
 800224c:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	68fa      	ldr	r2, [r7, #12]
 8002254:	601a      	str	r2, [r3, #0]
#endif /* DMAMUX1 */

#if !defined (DMAMUX1)

  /* Set request selection */
  if(hdma->Init.Direction != DMA_MEMORY_TO_MEMORY)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	689b      	ldr	r3, [r3, #8]
 800225a:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800225e:	d039      	beq.n	80022d4 <HAL_DMA_Init+0x12c>
  {
    /* Write to DMA channel selection register */
    if (DMA1 == hdma->DmaBaseAddress)
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002264:	4a27      	ldr	r2, [pc, #156]	; (8002304 <HAL_DMA_Init+0x15c>)
 8002266:	4293      	cmp	r3, r2
 8002268:	d11a      	bne.n	80022a0 <HAL_DMA_Init+0xf8>
    {
      /* Reset request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 800226a:	4b29      	ldr	r3, [pc, #164]	; (8002310 <HAL_DMA_Init+0x168>)
 800226c:	681a      	ldr	r2, [r3, #0]
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002272:	f003 031c 	and.w	r3, r3, #28
 8002276:	210f      	movs	r1, #15
 8002278:	fa01 f303 	lsl.w	r3, r1, r3
 800227c:	43db      	mvns	r3, r3
 800227e:	4924      	ldr	r1, [pc, #144]	; (8002310 <HAL_DMA_Init+0x168>)
 8002280:	4013      	ands	r3, r2
 8002282:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA1 Channelx */
      DMA1_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 8002284:	4b22      	ldr	r3, [pc, #136]	; (8002310 <HAL_DMA_Init+0x168>)
 8002286:	681a      	ldr	r2, [r3, #0]
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	6859      	ldr	r1, [r3, #4]
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002290:	f003 031c 	and.w	r3, r3, #28
 8002294:	fa01 f303 	lsl.w	r3, r1, r3
 8002298:	491d      	ldr	r1, [pc, #116]	; (8002310 <HAL_DMA_Init+0x168>)
 800229a:	4313      	orrs	r3, r2
 800229c:	600b      	str	r3, [r1, #0]
 800229e:	e019      	b.n	80022d4 <HAL_DMA_Init+0x12c>
    }
    else /* DMA2 */
    {
      /* Reset request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR &= ~(DMA_CSELR_C1S << (hdma->ChannelIndex & 0x1cU));
 80022a0:	4b1c      	ldr	r3, [pc, #112]	; (8002314 <HAL_DMA_Init+0x16c>)
 80022a2:	681a      	ldr	r2, [r3, #0]
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022a8:	f003 031c 	and.w	r3, r3, #28
 80022ac:	210f      	movs	r1, #15
 80022ae:	fa01 f303 	lsl.w	r3, r1, r3
 80022b2:	43db      	mvns	r3, r3
 80022b4:	4917      	ldr	r1, [pc, #92]	; (8002314 <HAL_DMA_Init+0x16c>)
 80022b6:	4013      	ands	r3, r2
 80022b8:	600b      	str	r3, [r1, #0]

      /* Configure request selection for DMA2 Channelx */
      DMA2_CSELR->CSELR |= (uint32_t) (hdma->Init.Request << (hdma->ChannelIndex & 0x1cU));
 80022ba:	4b16      	ldr	r3, [pc, #88]	; (8002314 <HAL_DMA_Init+0x16c>)
 80022bc:	681a      	ldr	r2, [r3, #0]
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	6859      	ldr	r1, [r3, #4]
 80022c2:	687b      	ldr	r3, [r7, #4]
 80022c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80022c6:	f003 031c 	and.w	r3, r3, #28
 80022ca:	fa01 f303 	lsl.w	r3, r1, r3
 80022ce:	4911      	ldr	r1, [pc, #68]	; (8002314 <HAL_DMA_Init+0x16c>)
 80022d0:	4313      	orrs	r3, r2
 80022d2:	600b      	str	r3, [r1, #0]
#endif /* STM32L431xx || STM32L432xx || STM32L433xx || STM32L442xx || STM32L443xx */
       /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L442xx || STM32L486xx */
       /* STM32L496xx || STM32L4A6xx                                              */

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	2200      	movs	r2, #0
 80022d8:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	2201      	movs	r2, #1
 80022de:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	2200      	movs	r2, #0
 80022e6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80022ea:	2300      	movs	r3, #0
}
 80022ec:	4618      	mov	r0, r3
 80022ee:	3714      	adds	r7, #20
 80022f0:	46bd      	mov	sp, r7
 80022f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022f6:	4770      	bx	lr
 80022f8:	40020407 	.word	0x40020407
 80022fc:	bffdfff8 	.word	0xbffdfff8
 8002300:	cccccccd 	.word	0xcccccccd
 8002304:	40020000 	.word	0x40020000
 8002308:	bffdfbf8 	.word	0xbffdfbf8
 800230c:	40020400 	.word	0x40020400
 8002310:	400200a8 	.word	0x400200a8
 8002314:	400204a8 	.word	0x400204a8

08002318 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002318:	b580      	push	{r7, lr}
 800231a:	b086      	sub	sp, #24
 800231c:	af00      	add	r7, sp, #0
 800231e:	60f8      	str	r0, [r7, #12]
 8002320:	60b9      	str	r1, [r7, #8]
 8002322:	607a      	str	r2, [r7, #4]
 8002324:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002326:	2300      	movs	r3, #0
 8002328:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800232a:	68fb      	ldr	r3, [r7, #12]
 800232c:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002330:	2b01      	cmp	r3, #1
 8002332:	d101      	bne.n	8002338 <HAL_DMA_Start_IT+0x20>
 8002334:	2302      	movs	r3, #2
 8002336:	e04b      	b.n	80023d0 <HAL_DMA_Start_IT+0xb8>
 8002338:	68fb      	ldr	r3, [r7, #12]
 800233a:	2201      	movs	r2, #1
 800233c:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if(HAL_DMA_STATE_READY == hdma->State)
 8002340:	68fb      	ldr	r3, [r7, #12]
 8002342:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002346:	b2db      	uxtb	r3, r3
 8002348:	2b01      	cmp	r3, #1
 800234a:	d13a      	bne.n	80023c2 <HAL_DMA_Start_IT+0xaa>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800234c:	68fb      	ldr	r3, [r7, #12]
 800234e:	2202      	movs	r2, #2
 8002350:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	2200      	movs	r2, #0
 8002358:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	681b      	ldr	r3, [r3, #0]
 800235e:	681a      	ldr	r2, [r3, #0]
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	f022 0201 	bic.w	r2, r2, #1
 8002368:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800236a:	683b      	ldr	r3, [r7, #0]
 800236c:	687a      	ldr	r2, [r7, #4]
 800236e:	68b9      	ldr	r1, [r7, #8]
 8002370:	68f8      	ldr	r0, [r7, #12]
 8002372:	f000 f95f 	bl	8002634 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if(NULL != hdma->XferHalfCpltCallback )
 8002376:	68fb      	ldr	r3, [r7, #12]
 8002378:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800237a:	2b00      	cmp	r3, #0
 800237c:	d008      	beq.n	8002390 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800237e:	68fb      	ldr	r3, [r7, #12]
 8002380:	681b      	ldr	r3, [r3, #0]
 8002382:	681a      	ldr	r2, [r3, #0]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	681b      	ldr	r3, [r3, #0]
 8002388:	f042 020e 	orr.w	r2, r2, #14
 800238c:	601a      	str	r2, [r3, #0]
 800238e:	e00f      	b.n	80023b0 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002390:	68fb      	ldr	r3, [r7, #12]
 8002392:	681b      	ldr	r3, [r3, #0]
 8002394:	681a      	ldr	r2, [r3, #0]
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f022 0204 	bic.w	r2, r2, #4
 800239e:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80023a0:	68fb      	ldr	r3, [r7, #12]
 80023a2:	681b      	ldr	r3, [r3, #0]
 80023a4:	681a      	ldr	r2, [r3, #0]
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	681b      	ldr	r3, [r3, #0]
 80023aa:	f042 020a 	orr.w	r2, r2, #10
 80023ae:	601a      	str	r2, [r3, #0]
    }

#endif /* DMAMUX1 */

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80023b0:	68fb      	ldr	r3, [r7, #12]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	681a      	ldr	r2, [r3, #0]
 80023b6:	68fb      	ldr	r3, [r7, #12]
 80023b8:	681b      	ldr	r3, [r3, #0]
 80023ba:	f042 0201 	orr.w	r2, r2, #1
 80023be:	601a      	str	r2, [r3, #0]
 80023c0:	e005      	b.n	80023ce <HAL_DMA_Start_IT+0xb6>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023c2:	68fb      	ldr	r3, [r7, #12]
 80023c4:	2200      	movs	r2, #0
 80023c6:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 80023ca:	2302      	movs	r3, #2
 80023cc:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 80023ce:	7dfb      	ldrb	r3, [r7, #23]
}
 80023d0:	4618      	mov	r0, r3
 80023d2:	3718      	adds	r7, #24
 80023d4:	46bd      	mov	sp, r7
 80023d6:	bd80      	pop	{r7, pc}

080023d8 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80023d8:	b480      	push	{r7}
 80023da:	b085      	sub	sp, #20
 80023dc:	af00      	add	r7, sp, #0
 80023de:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80023e0:	2300      	movs	r3, #0
 80023e2:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 80023ea:	b2db      	uxtb	r3, r3
 80023ec:	2b02      	cmp	r3, #2
 80023ee:	d008      	beq.n	8002402 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2204      	movs	r2, #4
 80023f4:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	2200      	movs	r2, #0
 80023fa:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80023fe:	2301      	movs	r3, #1
 8002400:	e022      	b.n	8002448 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	681a      	ldr	r2, [r3, #0]
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	681b      	ldr	r3, [r3, #0]
 800240c:	f022 020e 	bic.w	r2, r2, #14
 8002410:	601a      	str	r2, [r3, #0]
    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
#endif /* DMAMUX1 */

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	681a      	ldr	r2, [r3, #0]
 8002418:	687b      	ldr	r3, [r7, #4]
 800241a:	681b      	ldr	r3, [r3, #0]
 800241c:	f022 0201 	bic.w	r2, r2, #1
 8002420:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002426:	f003 021c 	and.w	r2, r3, #28
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	2101      	movs	r1, #1
 8002430:	fa01 f202 	lsl.w	r2, r1, r2
 8002434:	605a      	str	r2, [r3, #4]
    }

#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	2201      	movs	r2, #1
 800243a:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	2200      	movs	r2, #0
 8002442:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return status;
 8002446:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8002448:	4618      	mov	r0, r3
 800244a:	3714      	adds	r7, #20
 800244c:	46bd      	mov	sp, r7
 800244e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002452:	4770      	bx	lr

08002454 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800245c:	2300      	movs	r3, #0
 800245e:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8002466:	b2db      	uxtb	r3, r3
 8002468:	2b02      	cmp	r3, #2
 800246a:	d005      	beq.n	8002478 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	2204      	movs	r2, #4
 8002470:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	73fb      	strb	r3, [r7, #15]
 8002476:	e029      	b.n	80024cc <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	681a      	ldr	r2, [r3, #0]
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	f022 020e 	bic.w	r2, r2, #14
 8002486:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	681b      	ldr	r3, [r3, #0]
 800248c:	681a      	ldr	r2, [r3, #0]
 800248e:	687b      	ldr	r3, [r7, #4]
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f022 0201 	bic.w	r2, r2, #1
 8002496:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
    }

#else
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800249c:	f003 021c 	and.w	r2, r3, #28
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024a4:	2101      	movs	r1, #1
 80024a6:	fa01 f202 	lsl.w	r2, r1, r2
 80024aa:	605a      	str	r2, [r3, #4]
#endif /* DMAMUX1 */

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	2201      	movs	r2, #1
 80024b0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	2200      	movs	r2, #0
 80024b8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024c0:	2b00      	cmp	r3, #0
 80024c2:	d003      	beq.n	80024cc <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80024c8:	6878      	ldr	r0, [r7, #4]
 80024ca:	4798      	blx	r3
    }
  }
  return status;
 80024cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80024ce:	4618      	mov	r0, r3
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}

080024d6 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80024d6:	b580      	push	{r7, lr}
 80024d8:	b084      	sub	sp, #16
 80024da:	af00      	add	r7, sp, #0
 80024dc:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80024f2:	f003 031c 	and.w	r3, r3, #28
 80024f6:	2204      	movs	r2, #4
 80024f8:	409a      	lsls	r2, r3
 80024fa:	68fb      	ldr	r3, [r7, #12]
 80024fc:	4013      	ands	r3, r2
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d026      	beq.n	8002550 <HAL_DMA_IRQHandler+0x7a>
 8002502:	68bb      	ldr	r3, [r7, #8]
 8002504:	f003 0304 	and.w	r3, r3, #4
 8002508:	2b00      	cmp	r3, #0
 800250a:	d021      	beq.n	8002550 <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	681b      	ldr	r3, [r3, #0]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	f003 0320 	and.w	r3, r3, #32
 8002516:	2b00      	cmp	r3, #0
 8002518:	d107      	bne.n	800252a <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	681a      	ldr	r2, [r3, #0]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 0204 	bic.w	r2, r2, #4
 8002528:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800252e:	f003 021c 	and.w	r2, r3, #28
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002536:	2104      	movs	r1, #4
 8002538:	fa01 f202 	lsl.w	r2, r1, r2
 800253c:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if(hdma->XferHalfCpltCallback != NULL)
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002542:	2b00      	cmp	r3, #0
 8002544:	d071      	beq.n	800262a <HAL_DMA_IRQHandler+0x154>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800254a:	6878      	ldr	r0, [r7, #4]
 800254c:	4798      	blx	r3
      if(hdma->XferHalfCpltCallback != NULL)
 800254e:	e06c      	b.n	800262a <HAL_DMA_IRQHandler+0x154>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002554:	f003 031c 	and.w	r3, r3, #28
 8002558:	2202      	movs	r2, #2
 800255a:	409a      	lsls	r2, r3
 800255c:	68fb      	ldr	r3, [r7, #12]
 800255e:	4013      	ands	r3, r2
 8002560:	2b00      	cmp	r3, #0
 8002562:	d02e      	beq.n	80025c2 <HAL_DMA_IRQHandler+0xec>
 8002564:	68bb      	ldr	r3, [r7, #8]
 8002566:	f003 0302 	and.w	r3, r3, #2
 800256a:	2b00      	cmp	r3, #0
 800256c:	d029      	beq.n	80025c2 <HAL_DMA_IRQHandler+0xec>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	681b      	ldr	r3, [r3, #0]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	f003 0320 	and.w	r3, r3, #32
 8002578:	2b00      	cmp	r3, #0
 800257a:	d10b      	bne.n	8002594 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      /* Disable the transfer complete and error interrupt */
      /* if the DMA mode is not CIRCULAR  */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 800257c:	687b      	ldr	r3, [r7, #4]
 800257e:	681b      	ldr	r3, [r3, #0]
 8002580:	681a      	ldr	r2, [r3, #0]
 8002582:	687b      	ldr	r3, [r7, #4]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f022 020a 	bic.w	r2, r2, #10
 800258a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	2201      	movs	r2, #1
 8002590:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1CU));
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002598:	f003 021c 	and.w	r2, r3, #28
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025a0:	2102      	movs	r1, #2
 80025a2:	fa01 f202 	lsl.w	r2, r1, r2
 80025a6:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80025a8:	687b      	ldr	r3, [r7, #4]
 80025aa:	2200      	movs	r2, #0
 80025ac:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if(hdma->XferCpltCallback != NULL)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d038      	beq.n	800262a <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025bc:	6878      	ldr	r0, [r7, #4]
 80025be:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 80025c0:	e033      	b.n	800262a <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) !=  0U))
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025c6:	f003 031c 	and.w	r3, r3, #28
 80025ca:	2208      	movs	r2, #8
 80025cc:	409a      	lsls	r2, r3
 80025ce:	68fb      	ldr	r3, [r7, #12]
 80025d0:	4013      	ands	r3, r2
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d02a      	beq.n	800262c <HAL_DMA_IRQHandler+0x156>
 80025d6:	68bb      	ldr	r3, [r7, #8]
 80025d8:	f003 0308 	and.w	r3, r3, #8
 80025dc:	2b00      	cmp	r3, #0
 80025de:	d025      	beq.n	800262c <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	681a      	ldr	r2, [r3, #0]
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	681b      	ldr	r3, [r3, #0]
 80025ea:	f022 020e 	bic.w	r2, r2, #14
 80025ee:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80025f0:	687b      	ldr	r3, [r7, #4]
 80025f2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025f4:	f003 021c 	and.w	r2, r3, #28
 80025f8:	687b      	ldr	r3, [r7, #4]
 80025fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80025fc:	2101      	movs	r1, #1
 80025fe:	fa01 f202 	lsl.w	r2, r1, r2
 8002602:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	2201      	movs	r2, #1
 800260e:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	2200      	movs	r2, #0
 8002616:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800261e:	2b00      	cmp	r3, #0
 8002620:	d004      	beq.n	800262c <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002622:	687b      	ldr	r3, [r7, #4]
 8002624:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002626:	6878      	ldr	r0, [r7, #4]
 8002628:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800262a:	bf00      	nop
 800262c:	bf00      	nop
}
 800262e:	3710      	adds	r7, #16
 8002630:	46bd      	mov	sp, r7
 8002632:	bd80      	pop	{r7, pc}

08002634 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002634:	b480      	push	{r7}
 8002636:	b085      	sub	sp, #20
 8002638:	af00      	add	r7, sp, #0
 800263a:	60f8      	str	r0, [r7, #12]
 800263c:	60b9      	str	r1, [r7, #8]
 800263e:	607a      	str	r2, [r7, #4]
 8002640:	603b      	str	r3, [r7, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
  }
#endif

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002646:	f003 021c 	and.w	r2, r3, #28
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264e:	2101      	movs	r1, #1
 8002650:	fa01 f202 	lsl.w	r2, r1, r2
 8002654:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002656:	68fb      	ldr	r3, [r7, #12]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	683a      	ldr	r2, [r7, #0]
 800265c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	689b      	ldr	r3, [r3, #8]
 8002662:	2b10      	cmp	r3, #16
 8002664:	d108      	bne.n	8002678 <DMA_SetConfig+0x44>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002666:	68fb      	ldr	r3, [r7, #12]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	687a      	ldr	r2, [r7, #4]
 800266c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800266e:	68fb      	ldr	r3, [r7, #12]
 8002670:	681b      	ldr	r3, [r3, #0]
 8002672:	68ba      	ldr	r2, [r7, #8]
 8002674:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002676:	e007      	b.n	8002688 <DMA_SetConfig+0x54>
    hdma->Instance->CPAR = SrcAddress;
 8002678:	68fb      	ldr	r3, [r7, #12]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	68ba      	ldr	r2, [r7, #8]
 800267e:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	687a      	ldr	r2, [r7, #4]
 8002686:	60da      	str	r2, [r3, #12]
}
 8002688:	bf00      	nop
 800268a:	3714      	adds	r7, #20
 800268c:	46bd      	mov	sp, r7
 800268e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002692:	4770      	bx	lr

08002694 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002694:	b480      	push	{r7}
 8002696:	b087      	sub	sp, #28
 8002698:	af00      	add	r7, sp, #0
 800269a:	6078      	str	r0, [r7, #4]
 800269c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800269e:	2300      	movs	r3, #0
 80026a0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80026a2:	e17f      	b.n	80029a4 <HAL_GPIO_Init+0x310>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80026a4:	683b      	ldr	r3, [r7, #0]
 80026a6:	681a      	ldr	r2, [r3, #0]
 80026a8:	2101      	movs	r1, #1
 80026aa:	697b      	ldr	r3, [r7, #20]
 80026ac:	fa01 f303 	lsl.w	r3, r1, r3
 80026b0:	4013      	ands	r3, r2
 80026b2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	2b00      	cmp	r3, #0
 80026b8:	f000 8171 	beq.w	800299e <HAL_GPIO_Init+0x30a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026bc:	683b      	ldr	r3, [r7, #0]
 80026be:	685b      	ldr	r3, [r3, #4]
 80026c0:	2b01      	cmp	r3, #1
 80026c2:	d00b      	beq.n	80026dc <HAL_GPIO_Init+0x48>
 80026c4:	683b      	ldr	r3, [r7, #0]
 80026c6:	685b      	ldr	r3, [r3, #4]
 80026c8:	2b02      	cmp	r3, #2
 80026ca:	d007      	beq.n	80026dc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026cc:	683b      	ldr	r3, [r7, #0]
 80026ce:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80026d0:	2b11      	cmp	r3, #17
 80026d2:	d003      	beq.n	80026dc <HAL_GPIO_Init+0x48>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80026d4:	683b      	ldr	r3, [r7, #0]
 80026d6:	685b      	ldr	r3, [r3, #4]
 80026d8:	2b12      	cmp	r3, #18
 80026da:	d130      	bne.n	800273e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	689b      	ldr	r3, [r3, #8]
 80026e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80026e2:	697b      	ldr	r3, [r7, #20]
 80026e4:	005b      	lsls	r3, r3, #1
 80026e6:	2203      	movs	r2, #3
 80026e8:	fa02 f303 	lsl.w	r3, r2, r3
 80026ec:	43db      	mvns	r3, r3
 80026ee:	693a      	ldr	r2, [r7, #16]
 80026f0:	4013      	ands	r3, r2
 80026f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 80026f4:	683b      	ldr	r3, [r7, #0]
 80026f6:	68da      	ldr	r2, [r3, #12]
 80026f8:	697b      	ldr	r3, [r7, #20]
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002700:	693a      	ldr	r2, [r7, #16]
 8002702:	4313      	orrs	r3, r2
 8002704:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002706:	687b      	ldr	r3, [r7, #4]
 8002708:	693a      	ldr	r2, [r7, #16]
 800270a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	685b      	ldr	r3, [r3, #4]
 8002710:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002712:	2201      	movs	r2, #1
 8002714:	697b      	ldr	r3, [r7, #20]
 8002716:	fa02 f303 	lsl.w	r3, r2, r3
 800271a:	43db      	mvns	r3, r3
 800271c:	693a      	ldr	r2, [r7, #16]
 800271e:	4013      	ands	r3, r2
 8002720:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4u) << position);
 8002722:	683b      	ldr	r3, [r7, #0]
 8002724:	685b      	ldr	r3, [r3, #4]
 8002726:	091b      	lsrs	r3, r3, #4
 8002728:	f003 0201 	and.w	r2, r3, #1
 800272c:	697b      	ldr	r3, [r7, #20]
 800272e:	fa02 f303 	lsl.w	r3, r2, r3
 8002732:	693a      	ldr	r2, [r7, #16]
 8002734:	4313      	orrs	r3, r2
 8002736:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	693a      	ldr	r2, [r7, #16]
 800273c:	605a      	str	r2, [r3, #4]
      }

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx)

      /* In case of Analog mode, check if ADC control mode is selected */
      if((GPIO_Init->Mode & GPIO_MODE_ANALOG) == GPIO_MODE_ANALOG)
 800273e:	683b      	ldr	r3, [r7, #0]
 8002740:	685b      	ldr	r3, [r3, #4]
 8002742:	f003 0303 	and.w	r3, r3, #3
 8002746:	2b03      	cmp	r3, #3
 8002748:	d118      	bne.n	800277c <HAL_GPIO_Init+0xe8>
      {
        /* Configure the IO Output Type */
        temp = GPIOx->ASCR;
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800274e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_ASCR_ASC0 << position) ;
 8002750:	2201      	movs	r2, #1
 8002752:	697b      	ldr	r3, [r7, #20]
 8002754:	fa02 f303 	lsl.w	r3, r2, r3
 8002758:	43db      	mvns	r3, r3
 800275a:	693a      	ldr	r2, [r7, #16]
 800275c:	4013      	ands	r3, r2
 800275e:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & ANALOG_MODE) >> 3) << position);
 8002760:	683b      	ldr	r3, [r7, #0]
 8002762:	685b      	ldr	r3, [r3, #4]
 8002764:	08db      	lsrs	r3, r3, #3
 8002766:	f003 0201 	and.w	r2, r3, #1
 800276a:	697b      	ldr	r3, [r7, #20]
 800276c:	fa02 f303 	lsl.w	r3, r2, r3
 8002770:	693a      	ldr	r2, [r7, #16]
 8002772:	4313      	orrs	r3, r2
 8002774:	613b      	str	r3, [r7, #16]
        GPIOx->ASCR = temp;
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	693a      	ldr	r2, [r7, #16]
 800277a:	62da      	str	r2, [r3, #44]	; 0x2c
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	68db      	ldr	r3, [r3, #12]
 8002780:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 8002782:	697b      	ldr	r3, [r7, #20]
 8002784:	005b      	lsls	r3, r3, #1
 8002786:	2203      	movs	r2, #3
 8002788:	fa02 f303 	lsl.w	r3, r2, r3
 800278c:	43db      	mvns	r3, r3
 800278e:	693a      	ldr	r2, [r7, #16]
 8002790:	4013      	ands	r3, r2
 8002792:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2u));
 8002794:	683b      	ldr	r3, [r7, #0]
 8002796:	689a      	ldr	r2, [r3, #8]
 8002798:	697b      	ldr	r3, [r7, #20]
 800279a:	005b      	lsls	r3, r3, #1
 800279c:	fa02 f303 	lsl.w	r3, r2, r3
 80027a0:	693a      	ldr	r2, [r7, #16]
 80027a2:	4313      	orrs	r3, r2
 80027a4:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80027a6:	687b      	ldr	r3, [r7, #4]
 80027a8:	693a      	ldr	r2, [r7, #16]
 80027aa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685b      	ldr	r3, [r3, #4]
 80027b0:	2b02      	cmp	r3, #2
 80027b2:	d003      	beq.n	80027bc <HAL_GPIO_Init+0x128>
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	2b12      	cmp	r3, #18
 80027ba:	d123      	bne.n	8002804 <HAL_GPIO_Init+0x170>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80027bc:	697b      	ldr	r3, [r7, #20]
 80027be:	08da      	lsrs	r2, r3, #3
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	3208      	adds	r2, #8
 80027c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80027c8:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80027ca:	697b      	ldr	r3, [r7, #20]
 80027cc:	f003 0307 	and.w	r3, r3, #7
 80027d0:	009b      	lsls	r3, r3, #2
 80027d2:	220f      	movs	r2, #15
 80027d4:	fa02 f303 	lsl.w	r3, r2, r3
 80027d8:	43db      	mvns	r3, r3
 80027da:	693a      	ldr	r2, [r7, #16]
 80027dc:	4013      	ands	r3, r2
 80027de:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80027e0:	683b      	ldr	r3, [r7, #0]
 80027e2:	691a      	ldr	r2, [r3, #16]
 80027e4:	697b      	ldr	r3, [r7, #20]
 80027e6:	f003 0307 	and.w	r3, r3, #7
 80027ea:	009b      	lsls	r3, r3, #2
 80027ec:	fa02 f303 	lsl.w	r3, r2, r3
 80027f0:	693a      	ldr	r2, [r7, #16]
 80027f2:	4313      	orrs	r3, r2
 80027f4:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80027f6:	697b      	ldr	r3, [r7, #20]
 80027f8:	08da      	lsrs	r2, r3, #3
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	3208      	adds	r2, #8
 80027fe:	6939      	ldr	r1, [r7, #16]
 8002800:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 800280a:	697b      	ldr	r3, [r7, #20]
 800280c:	005b      	lsls	r3, r3, #1
 800280e:	2203      	movs	r2, #3
 8002810:	fa02 f303 	lsl.w	r3, r2, r3
 8002814:	43db      	mvns	r3, r3
 8002816:	693a      	ldr	r2, [r7, #16]
 8002818:	4013      	ands	r3, r2
 800281a:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800281c:	683b      	ldr	r3, [r7, #0]
 800281e:	685b      	ldr	r3, [r3, #4]
 8002820:	f003 0203 	and.w	r2, r3, #3
 8002824:	697b      	ldr	r3, [r7, #20]
 8002826:	005b      	lsls	r3, r3, #1
 8002828:	fa02 f303 	lsl.w	r3, r2, r3
 800282c:	693a      	ldr	r2, [r7, #16]
 800282e:	4313      	orrs	r3, r2
 8002830:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	693a      	ldr	r2, [r7, #16]
 8002836:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002838:	683b      	ldr	r3, [r7, #0]
 800283a:	685b      	ldr	r3, [r3, #4]
 800283c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002840:	2b00      	cmp	r3, #0
 8002842:	f000 80ac 	beq.w	800299e <HAL_GPIO_Init+0x30a>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002846:	4b5f      	ldr	r3, [pc, #380]	; (80029c4 <HAL_GPIO_Init+0x330>)
 8002848:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800284a:	4a5e      	ldr	r2, [pc, #376]	; (80029c4 <HAL_GPIO_Init+0x330>)
 800284c:	f043 0301 	orr.w	r3, r3, #1
 8002850:	6613      	str	r3, [r2, #96]	; 0x60
 8002852:	4b5c      	ldr	r3, [pc, #368]	; (80029c4 <HAL_GPIO_Init+0x330>)
 8002854:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002856:	f003 0301 	and.w	r3, r3, #1
 800285a:	60bb      	str	r3, [r7, #8]
 800285c:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 800285e:	4a5a      	ldr	r2, [pc, #360]	; (80029c8 <HAL_GPIO_Init+0x334>)
 8002860:	697b      	ldr	r3, [r7, #20]
 8002862:	089b      	lsrs	r3, r3, #2
 8002864:	3302      	adds	r3, #2
 8002866:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800286a:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800286c:	697b      	ldr	r3, [r7, #20]
 800286e:	f003 0303 	and.w	r3, r3, #3
 8002872:	009b      	lsls	r3, r3, #2
 8002874:	220f      	movs	r2, #15
 8002876:	fa02 f303 	lsl.w	r3, r2, r3
 800287a:	43db      	mvns	r3, r3
 800287c:	693a      	ldr	r2, [r7, #16]
 800287e:	4013      	ands	r3, r2
 8002880:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8002888:	d025      	beq.n	80028d6 <HAL_GPIO_Init+0x242>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4a4f      	ldr	r2, [pc, #316]	; (80029cc <HAL_GPIO_Init+0x338>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d01f      	beq.n	80028d2 <HAL_GPIO_Init+0x23e>
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	4a4e      	ldr	r2, [pc, #312]	; (80029d0 <HAL_GPIO_Init+0x33c>)
 8002896:	4293      	cmp	r3, r2
 8002898:	d019      	beq.n	80028ce <HAL_GPIO_Init+0x23a>
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	4a4d      	ldr	r2, [pc, #308]	; (80029d4 <HAL_GPIO_Init+0x340>)
 800289e:	4293      	cmp	r3, r2
 80028a0:	d013      	beq.n	80028ca <HAL_GPIO_Init+0x236>
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4a4c      	ldr	r2, [pc, #304]	; (80029d8 <HAL_GPIO_Init+0x344>)
 80028a6:	4293      	cmp	r3, r2
 80028a8:	d00d      	beq.n	80028c6 <HAL_GPIO_Init+0x232>
 80028aa:	687b      	ldr	r3, [r7, #4]
 80028ac:	4a4b      	ldr	r2, [pc, #300]	; (80029dc <HAL_GPIO_Init+0x348>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d007      	beq.n	80028c2 <HAL_GPIO_Init+0x22e>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	4a4a      	ldr	r2, [pc, #296]	; (80029e0 <HAL_GPIO_Init+0x34c>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d101      	bne.n	80028be <HAL_GPIO_Init+0x22a>
 80028ba:	2306      	movs	r3, #6
 80028bc:	e00c      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028be:	2307      	movs	r3, #7
 80028c0:	e00a      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028c2:	2305      	movs	r3, #5
 80028c4:	e008      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028c6:	2304      	movs	r3, #4
 80028c8:	e006      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028ca:	2303      	movs	r3, #3
 80028cc:	e004      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028ce:	2302      	movs	r3, #2
 80028d0:	e002      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028d2:	2301      	movs	r3, #1
 80028d4:	e000      	b.n	80028d8 <HAL_GPIO_Init+0x244>
 80028d6:	2300      	movs	r3, #0
 80028d8:	697a      	ldr	r2, [r7, #20]
 80028da:	f002 0203 	and.w	r2, r2, #3
 80028de:	0092      	lsls	r2, r2, #2
 80028e0:	4093      	lsls	r3, r2
 80028e2:	693a      	ldr	r2, [r7, #16]
 80028e4:	4313      	orrs	r3, r2
 80028e6:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80028e8:	4937      	ldr	r1, [pc, #220]	; (80029c8 <HAL_GPIO_Init+0x334>)
 80028ea:	697b      	ldr	r3, [r7, #20]
 80028ec:	089b      	lsrs	r3, r3, #2
 80028ee:	3302      	adds	r3, #2
 80028f0:	693a      	ldr	r2, [r7, #16]
 80028f2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80028f6:	4b3b      	ldr	r3, [pc, #236]	; (80029e4 <HAL_GPIO_Init+0x350>)
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	43db      	mvns	r3, r3
 8002900:	693a      	ldr	r2, [r7, #16]
 8002902:	4013      	ands	r3, r2
 8002904:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002906:	683b      	ldr	r3, [r7, #0]
 8002908:	685b      	ldr	r3, [r3, #4]
 800290a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800290e:	2b00      	cmp	r3, #0
 8002910:	d003      	beq.n	800291a <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8002912:	693a      	ldr	r2, [r7, #16]
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	4313      	orrs	r3, r2
 8002918:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 800291a:	4a32      	ldr	r2, [pc, #200]	; (80029e4 <HAL_GPIO_Init+0x350>)
 800291c:	693b      	ldr	r3, [r7, #16]
 800291e:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR1;
 8002920:	4b30      	ldr	r3, [pc, #192]	; (80029e4 <HAL_GPIO_Init+0x350>)
 8002922:	685b      	ldr	r3, [r3, #4]
 8002924:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002926:	68fb      	ldr	r3, [r7, #12]
 8002928:	43db      	mvns	r3, r3
 800292a:	693a      	ldr	r2, [r7, #16]
 800292c:	4013      	ands	r3, r2
 800292e:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8002930:	683b      	ldr	r3, [r7, #0]
 8002932:	685b      	ldr	r3, [r3, #4]
 8002934:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002938:	2b00      	cmp	r3, #0
 800293a:	d003      	beq.n	8002944 <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 800293c:	693a      	ldr	r2, [r7, #16]
 800293e:	68fb      	ldr	r3, [r7, #12]
 8002940:	4313      	orrs	r3, r2
 8002942:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002944:	4a27      	ldr	r2, [pc, #156]	; (80029e4 <HAL_GPIO_Init+0x350>)
 8002946:	693b      	ldr	r3, [r7, #16]
 8002948:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800294a:	4b26      	ldr	r3, [pc, #152]	; (80029e4 <HAL_GPIO_Init+0x350>)
 800294c:	689b      	ldr	r3, [r3, #8]
 800294e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	43db      	mvns	r3, r3
 8002954:	693a      	ldr	r2, [r7, #16]
 8002956:	4013      	ands	r3, r2
 8002958:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002962:	2b00      	cmp	r3, #0
 8002964:	d003      	beq.n	800296e <HAL_GPIO_Init+0x2da>
        {
          temp |= iocurrent;
 8002966:	693a      	ldr	r2, [r7, #16]
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	4313      	orrs	r3, r2
 800296c:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 800296e:	4a1d      	ldr	r2, [pc, #116]	; (80029e4 <HAL_GPIO_Init+0x350>)
 8002970:	693b      	ldr	r3, [r7, #16]
 8002972:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002974:	4b1b      	ldr	r3, [pc, #108]	; (80029e4 <HAL_GPIO_Init+0x350>)
 8002976:	68db      	ldr	r3, [r3, #12]
 8002978:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800297a:	68fb      	ldr	r3, [r7, #12]
 800297c:	43db      	mvns	r3, r3
 800297e:	693a      	ldr	r2, [r7, #16]
 8002980:	4013      	ands	r3, r2
 8002982:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	685b      	ldr	r3, [r3, #4]
 8002988:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800298c:	2b00      	cmp	r3, #0
 800298e:	d003      	beq.n	8002998 <HAL_GPIO_Init+0x304>
        {
          temp |= iocurrent;
 8002990:	693a      	ldr	r2, [r7, #16]
 8002992:	68fb      	ldr	r3, [r7, #12]
 8002994:	4313      	orrs	r3, r2
 8002996:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002998:	4a12      	ldr	r2, [pc, #72]	; (80029e4 <HAL_GPIO_Init+0x350>)
 800299a:	693b      	ldr	r3, [r7, #16]
 800299c:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 800299e:	697b      	ldr	r3, [r7, #20]
 80029a0:	3301      	adds	r3, #1
 80029a2:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	681a      	ldr	r2, [r3, #0]
 80029a8:	697b      	ldr	r3, [r7, #20]
 80029aa:	fa22 f303 	lsr.w	r3, r2, r3
 80029ae:	2b00      	cmp	r3, #0
 80029b0:	f47f ae78 	bne.w	80026a4 <HAL_GPIO_Init+0x10>
  }
}
 80029b4:	bf00      	nop
 80029b6:	bf00      	nop
 80029b8:	371c      	adds	r7, #28
 80029ba:	46bd      	mov	sp, r7
 80029bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029c0:	4770      	bx	lr
 80029c2:	bf00      	nop
 80029c4:	40021000 	.word	0x40021000
 80029c8:	40010000 	.word	0x40010000
 80029cc:	48000400 	.word	0x48000400
 80029d0:	48000800 	.word	0x48000800
 80029d4:	48000c00 	.word	0x48000c00
 80029d8:	48001000 	.word	0x48001000
 80029dc:	48001400 	.word	0x48001400
 80029e0:	48001800 	.word	0x48001800
 80029e4:	40010400 	.word	0x40010400

080029e8 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 80029e8:	b480      	push	{r7}
 80029ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80029ec:	4b05      	ldr	r3, [pc, #20]	; (8002a04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	4a04      	ldr	r2, [pc, #16]	; (8002a04 <HAL_PWR_EnableBkUpAccess+0x1c>)
 80029f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029f6:	6013      	str	r3, [r2, #0]
}
 80029f8:	bf00      	nop
 80029fa:	46bd      	mov	sp, r7
 80029fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a00:	4770      	bx	lr
 8002a02:	bf00      	nop
 8002a04:	40007000 	.word	0x40007000

08002a08 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002a08:	b480      	push	{r7}
 8002a0a:	af00      	add	r7, sp, #0
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
 8002a0c:	4b04      	ldr	r3, [pc, #16]	; (8002a20 <HAL_PWREx_GetVoltageRange+0x18>)
 8002a0e:	681b      	ldr	r3, [r3, #0]
 8002a10:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
#endif
}
 8002a14:	4618      	mov	r0, r3
 8002a16:	46bd      	mov	sp, r7
 8002a18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a1c:	4770      	bx	lr
 8002a1e:	bf00      	nop
 8002a20:	40007000 	.word	0x40007000

08002a24 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002a24:	b480      	push	{r7}
 8002a26:	b085      	sub	sp, #20
 8002a28:	af00      	add	r7, sp, #0
 8002a2a:	6078      	str	r0, [r7, #4]
  }

#else

  /* If Set Range 1 */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a32:	d130      	bne.n	8002a96 <HAL_PWREx_ControlVoltageScaling+0x72>
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE1)
 8002a34:	4b23      	ldr	r3, [pc, #140]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a36:	681b      	ldr	r3, [r3, #0]
 8002a38:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002a3c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8002a40:	d038      	beq.n	8002ab4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002a42:	4b20      	ldr	r3, [pc, #128]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a44:	681b      	ldr	r3, [r3, #0]
 8002a46:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002a4a:	4a1e      	ldr	r2, [pc, #120]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a4c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a50:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002a52:	4b1d      	ldr	r3, [pc, #116]	; (8002ac8 <HAL_PWREx_ControlVoltageScaling+0xa4>)
 8002a54:	681b      	ldr	r3, [r3, #0]
 8002a56:	2232      	movs	r2, #50	; 0x32
 8002a58:	fb02 f303 	mul.w	r3, r2, r3
 8002a5c:	4a1b      	ldr	r2, [pc, #108]	; (8002acc <HAL_PWREx_ControlVoltageScaling+0xa8>)
 8002a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8002a62:	0c9b      	lsrs	r3, r3, #18
 8002a64:	3301      	adds	r3, #1
 8002a66:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a68:	e002      	b.n	8002a70 <HAL_PWREx_ControlVoltageScaling+0x4c>
      {
        wait_loop_index--;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	3b01      	subs	r3, #1
 8002a6e:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002a70:	4b14      	ldr	r3, [pc, #80]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a72:	695b      	ldr	r3, [r3, #20]
 8002a74:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a78:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a7c:	d102      	bne.n	8002a84 <HAL_PWREx_ControlVoltageScaling+0x60>
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2b00      	cmp	r3, #0
 8002a82:	d1f2      	bne.n	8002a6a <HAL_PWREx_ControlVoltageScaling+0x46>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002a84:	4b0f      	ldr	r3, [pc, #60]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a86:	695b      	ldr	r3, [r3, #20]
 8002a88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002a8c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002a90:	d110      	bne.n	8002ab4 <HAL_PWREx_ControlVoltageScaling+0x90>
      {
        return HAL_TIMEOUT;
 8002a92:	2303      	movs	r3, #3
 8002a94:	e00f      	b.n	8002ab6 <HAL_PWREx_ControlVoltageScaling+0x92>
      }
    }
  }
  else
  {
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) != PWR_REGULATOR_VOLTAGE_SCALE2)
 8002a96:	4b0b      	ldr	r3, [pc, #44]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8002a9e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002aa2:	d007      	beq.n	8002ab4 <HAL_PWREx_ControlVoltageScaling+0x90>
    {
      /* Set Range 2 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002aa4:	4b07      	ldr	r3, [pc, #28]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8002aac:	4a05      	ldr	r2, [pc, #20]	; (8002ac4 <HAL_PWREx_ControlVoltageScaling+0xa0>)
 8002aae:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002ab2:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8002ab4:	2300      	movs	r3, #0
}
 8002ab6:	4618      	mov	r0, r3
 8002ab8:	3714      	adds	r7, #20
 8002aba:	46bd      	mov	sp, r7
 8002abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac0:	4770      	bx	lr
 8002ac2:	bf00      	nop
 8002ac4:	40007000 	.word	0x40007000
 8002ac8:	20000000 	.word	0x20000000
 8002acc:	431bde83 	.word	0x431bde83

08002ad0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b088      	sub	sp, #32
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d101      	bne.n	8002ae2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e3d4      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002ae2:	4ba1      	ldr	r3, [pc, #644]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002ae4:	689b      	ldr	r3, [r3, #8]
 8002ae6:	f003 030c 	and.w	r3, r3, #12
 8002aea:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002aec:	4b9e      	ldr	r3, [pc, #632]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002aee:	68db      	ldr	r3, [r3, #12]
 8002af0:	f003 0303 	and.w	r3, r3, #3
 8002af4:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	f003 0310 	and.w	r3, r3, #16
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	f000 80e4 	beq.w	8002ccc <HAL_RCC_OscConfig+0x1fc>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8002b04:	69bb      	ldr	r3, [r7, #24]
 8002b06:	2b00      	cmp	r3, #0
 8002b08:	d007      	beq.n	8002b1a <HAL_RCC_OscConfig+0x4a>
 8002b0a:	69bb      	ldr	r3, [r7, #24]
 8002b0c:	2b0c      	cmp	r3, #12
 8002b0e:	f040 808b 	bne.w	8002c28 <HAL_RCC_OscConfig+0x158>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8002b12:	697b      	ldr	r3, [r7, #20]
 8002b14:	2b01      	cmp	r3, #1
 8002b16:	f040 8087 	bne.w	8002c28 <HAL_RCC_OscConfig+0x158>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002b1a:	4b93      	ldr	r3, [pc, #588]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	f003 0302 	and.w	r3, r3, #2
 8002b22:	2b00      	cmp	r3, #0
 8002b24:	d005      	beq.n	8002b32 <HAL_RCC_OscConfig+0x62>
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	699b      	ldr	r3, [r3, #24]
 8002b2a:	2b00      	cmp	r3, #0
 8002b2c:	d101      	bne.n	8002b32 <HAL_RCC_OscConfig+0x62>
      {
        return HAL_ERROR;
 8002b2e:	2301      	movs	r3, #1
 8002b30:	e3ac      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	6a1a      	ldr	r2, [r3, #32]
 8002b36:	4b8c      	ldr	r3, [pc, #560]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	f003 0308 	and.w	r3, r3, #8
 8002b3e:	2b00      	cmp	r3, #0
 8002b40:	d004      	beq.n	8002b4c <HAL_RCC_OscConfig+0x7c>
 8002b42:	4b89      	ldr	r3, [pc, #548]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b4a:	e005      	b.n	8002b58 <HAL_RCC_OscConfig+0x88>
 8002b4c:	4b86      	ldr	r3, [pc, #536]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002b4e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002b52:	091b      	lsrs	r3, r3, #4
 8002b54:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d223      	bcs.n	8002ba4 <HAL_RCC_OscConfig+0xd4>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	6a1b      	ldr	r3, [r3, #32]
 8002b60:	4618      	mov	r0, r3
 8002b62:	f000 fd41 	bl	80035e8 <RCC_SetFlashLatencyFromMSIRange>
 8002b66:	4603      	mov	r3, r0
 8002b68:	2b00      	cmp	r3, #0
 8002b6a:	d001      	beq.n	8002b70 <HAL_RCC_OscConfig+0xa0>
          {
            return HAL_ERROR;
 8002b6c:	2301      	movs	r3, #1
 8002b6e:	e38d      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002b70:	4b7d      	ldr	r3, [pc, #500]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002b72:	681b      	ldr	r3, [r3, #0]
 8002b74:	4a7c      	ldr	r2, [pc, #496]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002b76:	f043 0308 	orr.w	r3, r3, #8
 8002b7a:	6013      	str	r3, [r2, #0]
 8002b7c:	4b7a      	ldr	r3, [pc, #488]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	6a1b      	ldr	r3, [r3, #32]
 8002b88:	4977      	ldr	r1, [pc, #476]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002b8a:	4313      	orrs	r3, r2
 8002b8c:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002b8e:	4b76      	ldr	r3, [pc, #472]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002b90:	685b      	ldr	r3, [r3, #4]
 8002b92:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	69db      	ldr	r3, [r3, #28]
 8002b9a:	021b      	lsls	r3, r3, #8
 8002b9c:	4972      	ldr	r1, [pc, #456]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002b9e:	4313      	orrs	r3, r2
 8002ba0:	604b      	str	r3, [r1, #4]
 8002ba2:	e025      	b.n	8002bf0 <HAL_RCC_OscConfig+0x120>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002ba4:	4b70      	ldr	r3, [pc, #448]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002ba6:	681b      	ldr	r3, [r3, #0]
 8002ba8:	4a6f      	ldr	r2, [pc, #444]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002baa:	f043 0308 	orr.w	r3, r3, #8
 8002bae:	6013      	str	r3, [r2, #0]
 8002bb0:	4b6d      	ldr	r3, [pc, #436]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a1b      	ldr	r3, [r3, #32]
 8002bbc:	496a      	ldr	r1, [pc, #424]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002bbe:	4313      	orrs	r3, r2
 8002bc0:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002bc2:	4b69      	ldr	r3, [pc, #420]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002bc4:	685b      	ldr	r3, [r3, #4]
 8002bc6:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	69db      	ldr	r3, [r3, #28]
 8002bce:	021b      	lsls	r3, r3, #8
 8002bd0:	4965      	ldr	r1, [pc, #404]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002bd2:	4313      	orrs	r3, r2
 8002bd4:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8002bd6:	69bb      	ldr	r3, [r7, #24]
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d109      	bne.n	8002bf0 <HAL_RCC_OscConfig+0x120>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	6a1b      	ldr	r3, [r3, #32]
 8002be0:	4618      	mov	r0, r3
 8002be2:	f000 fd01 	bl	80035e8 <RCC_SetFlashLatencyFromMSIRange>
 8002be6:	4603      	mov	r3, r0
 8002be8:	2b00      	cmp	r3, #0
 8002bea:	d001      	beq.n	8002bf0 <HAL_RCC_OscConfig+0x120>
            {
              return HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	e34d      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8002bf0:	f000 fc36 	bl	8003460 <HAL_RCC_GetSysClockFreq>
 8002bf4:	4602      	mov	r2, r0
 8002bf6:	4b5c      	ldr	r3, [pc, #368]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002bf8:	689b      	ldr	r3, [r3, #8]
 8002bfa:	091b      	lsrs	r3, r3, #4
 8002bfc:	f003 030f 	and.w	r3, r3, #15
 8002c00:	495a      	ldr	r1, [pc, #360]	; (8002d6c <HAL_RCC_OscConfig+0x29c>)
 8002c02:	5ccb      	ldrb	r3, [r1, r3]
 8002c04:	f003 031f 	and.w	r3, r3, #31
 8002c08:	fa22 f303 	lsr.w	r3, r2, r3
 8002c0c:	4a58      	ldr	r2, [pc, #352]	; (8002d70 <HAL_RCC_OscConfig+0x2a0>)
 8002c0e:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002c10:	4b58      	ldr	r3, [pc, #352]	; (8002d74 <HAL_RCC_OscConfig+0x2a4>)
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4618      	mov	r0, r3
 8002c16:	f7ff f935 	bl	8001e84 <HAL_InitTick>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8002c1e:	7bfb      	ldrb	r3, [r7, #15]
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d052      	beq.n	8002cca <HAL_RCC_OscConfig+0x1fa>
        {
          return status;
 8002c24:	7bfb      	ldrb	r3, [r7, #15]
 8002c26:	e331      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	699b      	ldr	r3, [r3, #24]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d032      	beq.n	8002c96 <HAL_RCC_OscConfig+0x1c6>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8002c30:	4b4d      	ldr	r3, [pc, #308]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002c32:	681b      	ldr	r3, [r3, #0]
 8002c34:	4a4c      	ldr	r2, [pc, #304]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002c36:	f043 0301 	orr.w	r3, r3, #1
 8002c3a:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002c3c:	f7ff f972 	bl	8001f24 <HAL_GetTick>
 8002c40:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c42:	e008      	b.n	8002c56 <HAL_RCC_OscConfig+0x186>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002c44:	f7ff f96e 	bl	8001f24 <HAL_GetTick>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	693b      	ldr	r3, [r7, #16]
 8002c4c:	1ad3      	subs	r3, r2, r3
 8002c4e:	2b02      	cmp	r3, #2
 8002c50:	d901      	bls.n	8002c56 <HAL_RCC_OscConfig+0x186>
          {
            return HAL_TIMEOUT;
 8002c52:	2303      	movs	r3, #3
 8002c54:	e31a      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8002c56:	4b44      	ldr	r3, [pc, #272]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	f003 0302 	and.w	r3, r3, #2
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d0f0      	beq.n	8002c44 <HAL_RCC_OscConfig+0x174>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8002c62:	4b41      	ldr	r3, [pc, #260]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	4a40      	ldr	r2, [pc, #256]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002c68:	f043 0308 	orr.w	r3, r3, #8
 8002c6c:	6013      	str	r3, [r2, #0]
 8002c6e:	4b3e      	ldr	r3, [pc, #248]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	6a1b      	ldr	r3, [r3, #32]
 8002c7a:	493b      	ldr	r1, [pc, #236]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002c7c:	4313      	orrs	r3, r2
 8002c7e:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8002c80:	4b39      	ldr	r3, [pc, #228]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002c82:	685b      	ldr	r3, [r3, #4]
 8002c84:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	69db      	ldr	r3, [r3, #28]
 8002c8c:	021b      	lsls	r3, r3, #8
 8002c8e:	4936      	ldr	r1, [pc, #216]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002c90:	4313      	orrs	r3, r2
 8002c92:	604b      	str	r3, [r1, #4]
 8002c94:	e01a      	b.n	8002ccc <HAL_RCC_OscConfig+0x1fc>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8002c96:	4b34      	ldr	r3, [pc, #208]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002c98:	681b      	ldr	r3, [r3, #0]
 8002c9a:	4a33      	ldr	r2, [pc, #204]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002c9c:	f023 0301 	bic.w	r3, r3, #1
 8002ca0:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8002ca2:	f7ff f93f 	bl	8001f24 <HAL_GetTick>
 8002ca6:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002ca8:	e008      	b.n	8002cbc <HAL_RCC_OscConfig+0x1ec>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002caa:	f7ff f93b 	bl	8001f24 <HAL_GetTick>
 8002cae:	4602      	mov	r2, r0
 8002cb0:	693b      	ldr	r3, [r7, #16]
 8002cb2:	1ad3      	subs	r3, r2, r3
 8002cb4:	2b02      	cmp	r3, #2
 8002cb6:	d901      	bls.n	8002cbc <HAL_RCC_OscConfig+0x1ec>
          {
            return HAL_TIMEOUT;
 8002cb8:	2303      	movs	r3, #3
 8002cba:	e2e7      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8002cbc:	4b2a      	ldr	r3, [pc, #168]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f003 0302 	and.w	r3, r3, #2
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d1f0      	bne.n	8002caa <HAL_RCC_OscConfig+0x1da>
 8002cc8:	e000      	b.n	8002ccc <HAL_RCC_OscConfig+0x1fc>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8002cca:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	f003 0301 	and.w	r3, r3, #1
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	d074      	beq.n	8002dc2 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8002cd8:	69bb      	ldr	r3, [r7, #24]
 8002cda:	2b08      	cmp	r3, #8
 8002cdc:	d005      	beq.n	8002cea <HAL_RCC_OscConfig+0x21a>
 8002cde:	69bb      	ldr	r3, [r7, #24]
 8002ce0:	2b0c      	cmp	r3, #12
 8002ce2:	d10e      	bne.n	8002d02 <HAL_RCC_OscConfig+0x232>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002ce4:	697b      	ldr	r3, [r7, #20]
 8002ce6:	2b03      	cmp	r3, #3
 8002ce8:	d10b      	bne.n	8002d02 <HAL_RCC_OscConfig+0x232>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002cea:	4b1f      	ldr	r3, [pc, #124]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d064      	beq.n	8002dc0 <HAL_RCC_OscConfig+0x2f0>
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d160      	bne.n	8002dc0 <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8002cfe:	2301      	movs	r3, #1
 8002d00:	e2c4      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	685b      	ldr	r3, [r3, #4]
 8002d06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d0a:	d106      	bne.n	8002d1a <HAL_RCC_OscConfig+0x24a>
 8002d0c:	4b16      	ldr	r3, [pc, #88]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	4a15      	ldr	r2, [pc, #84]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002d12:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d16:	6013      	str	r3, [r2, #0]
 8002d18:	e01d      	b.n	8002d56 <HAL_RCC_OscConfig+0x286>
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	685b      	ldr	r3, [r3, #4]
 8002d1e:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d22:	d10c      	bne.n	8002d3e <HAL_RCC_OscConfig+0x26e>
 8002d24:	4b10      	ldr	r3, [pc, #64]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	4a0f      	ldr	r2, [pc, #60]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002d2a:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d2e:	6013      	str	r3, [r2, #0]
 8002d30:	4b0d      	ldr	r3, [pc, #52]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	4a0c      	ldr	r2, [pc, #48]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002d36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d3a:	6013      	str	r3, [r2, #0]
 8002d3c:	e00b      	b.n	8002d56 <HAL_RCC_OscConfig+0x286>
 8002d3e:	4b0a      	ldr	r3, [pc, #40]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a09      	ldr	r2, [pc, #36]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002d44:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d48:	6013      	str	r3, [r2, #0]
 8002d4a:	4b07      	ldr	r3, [pc, #28]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a06      	ldr	r2, [pc, #24]	; (8002d68 <HAL_RCC_OscConfig+0x298>)
 8002d50:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d54:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002d56:	687b      	ldr	r3, [r7, #4]
 8002d58:	685b      	ldr	r3, [r3, #4]
 8002d5a:	2b00      	cmp	r3, #0
 8002d5c:	d01c      	beq.n	8002d98 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d5e:	f7ff f8e1 	bl	8001f24 <HAL_GetTick>
 8002d62:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d64:	e011      	b.n	8002d8a <HAL_RCC_OscConfig+0x2ba>
 8002d66:	bf00      	nop
 8002d68:	40021000 	.word	0x40021000
 8002d6c:	08007c80 	.word	0x08007c80
 8002d70:	20000000 	.word	0x20000000
 8002d74:	20000004 	.word	0x20000004
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d78:	f7ff f8d4 	bl	8001f24 <HAL_GetTick>
 8002d7c:	4602      	mov	r2, r0
 8002d7e:	693b      	ldr	r3, [r7, #16]
 8002d80:	1ad3      	subs	r3, r2, r3
 8002d82:	2b64      	cmp	r3, #100	; 0x64
 8002d84:	d901      	bls.n	8002d8a <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8002d86:	2303      	movs	r3, #3
 8002d88:	e280      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d8a:	4baf      	ldr	r3, [pc, #700]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d92:	2b00      	cmp	r3, #0
 8002d94:	d0f0      	beq.n	8002d78 <HAL_RCC_OscConfig+0x2a8>
 8002d96:	e014      	b.n	8002dc2 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d98:	f7ff f8c4 	bl	8001f24 <HAL_GetTick>
 8002d9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d9e:	e008      	b.n	8002db2 <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002da0:	f7ff f8c0 	bl	8001f24 <HAL_GetTick>
 8002da4:	4602      	mov	r2, r0
 8002da6:	693b      	ldr	r3, [r7, #16]
 8002da8:	1ad3      	subs	r3, r2, r3
 8002daa:	2b64      	cmp	r3, #100	; 0x64
 8002dac:	d901      	bls.n	8002db2 <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 8002dae:	2303      	movs	r3, #3
 8002db0:	e26c      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002db2:	4ba5      	ldr	r3, [pc, #660]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	d1f0      	bne.n	8002da0 <HAL_RCC_OscConfig+0x2d0>
 8002dbe:	e000      	b.n	8002dc2 <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	f003 0302 	and.w	r3, r3, #2
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d060      	beq.n	8002e90 <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 8002dce:	69bb      	ldr	r3, [r7, #24]
 8002dd0:	2b04      	cmp	r3, #4
 8002dd2:	d005      	beq.n	8002de0 <HAL_RCC_OscConfig+0x310>
 8002dd4:	69bb      	ldr	r3, [r7, #24]
 8002dd6:	2b0c      	cmp	r3, #12
 8002dd8:	d119      	bne.n	8002e0e <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002dda:	697b      	ldr	r3, [r7, #20]
 8002ddc:	2b02      	cmp	r3, #2
 8002dde:	d116      	bne.n	8002e0e <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002de0:	4b99      	ldr	r3, [pc, #612]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d005      	beq.n	8002df8 <HAL_RCC_OscConfig+0x328>
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	68db      	ldr	r3, [r3, #12]
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d101      	bne.n	8002df8 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8002df4:	2301      	movs	r3, #1
 8002df6:	e249      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002df8:	4b93      	ldr	r3, [pc, #588]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002dfa:	685b      	ldr	r3, [r3, #4]
 8002dfc:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	691b      	ldr	r3, [r3, #16]
 8002e04:	061b      	lsls	r3, r3, #24
 8002e06:	4990      	ldr	r1, [pc, #576]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e0c:	e040      	b.n	8002e90 <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	68db      	ldr	r3, [r3, #12]
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d023      	beq.n	8002e5e <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e16:	4b8c      	ldr	r3, [pc, #560]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	4a8b      	ldr	r2, [pc, #556]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002e1c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002e20:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e22:	f7ff f87f 	bl	8001f24 <HAL_GetTick>
 8002e26:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e28:	e008      	b.n	8002e3c <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e2a:	f7ff f87b 	bl	8001f24 <HAL_GetTick>
 8002e2e:	4602      	mov	r2, r0
 8002e30:	693b      	ldr	r3, [r7, #16]
 8002e32:	1ad3      	subs	r3, r2, r3
 8002e34:	2b02      	cmp	r3, #2
 8002e36:	d901      	bls.n	8002e3c <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 8002e38:	2303      	movs	r3, #3
 8002e3a:	e227      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e3c:	4b82      	ldr	r3, [pc, #520]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e44:	2b00      	cmp	r3, #0
 8002e46:	d0f0      	beq.n	8002e2a <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e48:	4b7f      	ldr	r3, [pc, #508]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002e4a:	685b      	ldr	r3, [r3, #4]
 8002e4c:	f023 52f8 	bic.w	r2, r3, #520093696	; 0x1f000000
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	691b      	ldr	r3, [r3, #16]
 8002e54:	061b      	lsls	r3, r3, #24
 8002e56:	497c      	ldr	r1, [pc, #496]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002e58:	4313      	orrs	r3, r2
 8002e5a:	604b      	str	r3, [r1, #4]
 8002e5c:	e018      	b.n	8002e90 <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e5e:	4b7a      	ldr	r3, [pc, #488]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	4a79      	ldr	r2, [pc, #484]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002e64:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002e68:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e6a:	f7ff f85b 	bl	8001f24 <HAL_GetTick>
 8002e6e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e70:	e008      	b.n	8002e84 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e72:	f7ff f857 	bl	8001f24 <HAL_GetTick>
 8002e76:	4602      	mov	r2, r0
 8002e78:	693b      	ldr	r3, [r7, #16]
 8002e7a:	1ad3      	subs	r3, r2, r3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d901      	bls.n	8002e84 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 8002e80:	2303      	movs	r3, #3
 8002e82:	e203      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e84:	4b70      	ldr	r3, [pc, #448]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002e8c:	2b00      	cmp	r3, #0
 8002e8e:	d1f0      	bne.n	8002e72 <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e90:	687b      	ldr	r3, [r7, #4]
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	f003 0308 	and.w	r3, r3, #8
 8002e98:	2b00      	cmp	r3, #0
 8002e9a:	d03c      	beq.n	8002f16 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	695b      	ldr	r3, [r3, #20]
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d01c      	beq.n	8002ede <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002ea4:	4b68      	ldr	r3, [pc, #416]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002ea6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002eaa:	4a67      	ldr	r2, [pc, #412]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002eac:	f043 0301 	orr.w	r3, r3, #1
 8002eb0:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb4:	f7ff f836 	bl	8001f24 <HAL_GetTick>
 8002eb8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002eba:	e008      	b.n	8002ece <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ebc:	f7ff f832 	bl	8001f24 <HAL_GetTick>
 8002ec0:	4602      	mov	r2, r0
 8002ec2:	693b      	ldr	r3, [r7, #16]
 8002ec4:	1ad3      	subs	r3, r2, r3
 8002ec6:	2b02      	cmp	r3, #2
 8002ec8:	d901      	bls.n	8002ece <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8002eca:	2303      	movs	r3, #3
 8002ecc:	e1de      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ece:	4b5e      	ldr	r3, [pc, #376]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002ed0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ed4:	f003 0302 	and.w	r3, r3, #2
 8002ed8:	2b00      	cmp	r3, #0
 8002eda:	d0ef      	beq.n	8002ebc <HAL_RCC_OscConfig+0x3ec>
 8002edc:	e01b      	b.n	8002f16 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ede:	4b5a      	ldr	r3, [pc, #360]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002ee0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002ee4:	4a58      	ldr	r2, [pc, #352]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002ee6:	f023 0301 	bic.w	r3, r3, #1
 8002eea:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eee:	f7ff f819 	bl	8001f24 <HAL_GetTick>
 8002ef2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002ef4:	e008      	b.n	8002f08 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ef6:	f7ff f815 	bl	8001f24 <HAL_GetTick>
 8002efa:	4602      	mov	r2, r0
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	1ad3      	subs	r3, r2, r3
 8002f00:	2b02      	cmp	r3, #2
 8002f02:	d901      	bls.n	8002f08 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8002f04:	2303      	movs	r3, #3
 8002f06:	e1c1      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f08:	4b4f      	ldr	r3, [pc, #316]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002f0a:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8002f0e:	f003 0302 	and.w	r3, r3, #2
 8002f12:	2b00      	cmp	r3, #0
 8002f14:	d1ef      	bne.n	8002ef6 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f003 0304 	and.w	r3, r3, #4
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	f000 80a6 	beq.w	8003070 <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f24:	2300      	movs	r3, #0
 8002f26:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 8002f28:	4b47      	ldr	r3, [pc, #284]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002f2a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f2c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d10d      	bne.n	8002f50 <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f34:	4b44      	ldr	r3, [pc, #272]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002f36:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f38:	4a43      	ldr	r2, [pc, #268]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002f3a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f3e:	6593      	str	r3, [r2, #88]	; 0x58
 8002f40:	4b41      	ldr	r3, [pc, #260]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002f42:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f44:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f48:	60bb      	str	r3, [r7, #8]
 8002f4a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f4c:	2301      	movs	r3, #1
 8002f4e:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f50:	4b3e      	ldr	r3, [pc, #248]	; (800304c <HAL_RCC_OscConfig+0x57c>)
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f58:	2b00      	cmp	r3, #0
 8002f5a:	d118      	bne.n	8002f8e <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002f5c:	4b3b      	ldr	r3, [pc, #236]	; (800304c <HAL_RCC_OscConfig+0x57c>)
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	4a3a      	ldr	r2, [pc, #232]	; (800304c <HAL_RCC_OscConfig+0x57c>)
 8002f62:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f66:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f68:	f7fe ffdc 	bl	8001f24 <HAL_GetTick>
 8002f6c:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f6e:	e008      	b.n	8002f82 <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f70:	f7fe ffd8 	bl	8001f24 <HAL_GetTick>
 8002f74:	4602      	mov	r2, r0
 8002f76:	693b      	ldr	r3, [r7, #16]
 8002f78:	1ad3      	subs	r3, r2, r3
 8002f7a:	2b02      	cmp	r3, #2
 8002f7c:	d901      	bls.n	8002f82 <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 8002f7e:	2303      	movs	r3, #3
 8002f80:	e184      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002f82:	4b32      	ldr	r3, [pc, #200]	; (800304c <HAL_RCC_OscConfig+0x57c>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d0f0      	beq.n	8002f70 <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	689b      	ldr	r3, [r3, #8]
 8002f92:	2b01      	cmp	r3, #1
 8002f94:	d108      	bne.n	8002fa8 <HAL_RCC_OscConfig+0x4d8>
 8002f96:	4b2c      	ldr	r3, [pc, #176]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002f98:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002f9c:	4a2a      	ldr	r2, [pc, #168]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002f9e:	f043 0301 	orr.w	r3, r3, #1
 8002fa2:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fa6:	e024      	b.n	8002ff2 <HAL_RCC_OscConfig+0x522>
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	689b      	ldr	r3, [r3, #8]
 8002fac:	2b05      	cmp	r3, #5
 8002fae:	d110      	bne.n	8002fd2 <HAL_RCC_OscConfig+0x502>
 8002fb0:	4b25      	ldr	r3, [pc, #148]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002fb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fb6:	4a24      	ldr	r2, [pc, #144]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002fb8:	f043 0304 	orr.w	r3, r3, #4
 8002fbc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fc0:	4b21      	ldr	r3, [pc, #132]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002fc2:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fc6:	4a20      	ldr	r2, [pc, #128]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002fc8:	f043 0301 	orr.w	r3, r3, #1
 8002fcc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fd0:	e00f      	b.n	8002ff2 <HAL_RCC_OscConfig+0x522>
 8002fd2:	4b1d      	ldr	r3, [pc, #116]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002fd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fd8:	4a1b      	ldr	r2, [pc, #108]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002fda:	f023 0301 	bic.w	r3, r3, #1
 8002fde:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8002fe2:	4b19      	ldr	r3, [pc, #100]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002fe4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8002fe8:	4a17      	ldr	r2, [pc, #92]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 8002fea:	f023 0304 	bic.w	r3, r3, #4
 8002fee:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d016      	beq.n	8003028 <HAL_RCC_OscConfig+0x558>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002ffa:	f7fe ff93 	bl	8001f24 <HAL_GetTick>
 8002ffe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003000:	e00a      	b.n	8003018 <HAL_RCC_OscConfig+0x548>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003002:	f7fe ff8f 	bl	8001f24 <HAL_GetTick>
 8003006:	4602      	mov	r2, r0
 8003008:	693b      	ldr	r3, [r7, #16]
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	f241 3288 	movw	r2, #5000	; 0x1388
 8003010:	4293      	cmp	r3, r2
 8003012:	d901      	bls.n	8003018 <HAL_RCC_OscConfig+0x548>
        {
          return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e139      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003018:	4b0b      	ldr	r3, [pc, #44]	; (8003048 <HAL_RCC_OscConfig+0x578>)
 800301a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800301e:	f003 0302 	and.w	r3, r3, #2
 8003022:	2b00      	cmp	r3, #0
 8003024:	d0ed      	beq.n	8003002 <HAL_RCC_OscConfig+0x532>
 8003026:	e01a      	b.n	800305e <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003028:	f7fe ff7c 	bl	8001f24 <HAL_GetTick>
 800302c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800302e:	e00f      	b.n	8003050 <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003030:	f7fe ff78 	bl	8001f24 <HAL_GetTick>
 8003034:	4602      	mov	r2, r0
 8003036:	693b      	ldr	r3, [r7, #16]
 8003038:	1ad3      	subs	r3, r2, r3
 800303a:	f241 3288 	movw	r2, #5000	; 0x1388
 800303e:	4293      	cmp	r3, r2
 8003040:	d906      	bls.n	8003050 <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 8003042:	2303      	movs	r3, #3
 8003044:	e122      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
 8003046:	bf00      	nop
 8003048:	40021000 	.word	0x40021000
 800304c:	40007000 	.word	0x40007000
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003050:	4b90      	ldr	r3, [pc, #576]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003052:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003056:	f003 0302 	and.w	r3, r3, #2
 800305a:	2b00      	cmp	r3, #0
 800305c:	d1e8      	bne.n	8003030 <HAL_RCC_OscConfig+0x560>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800305e:	7ffb      	ldrb	r3, [r7, #31]
 8003060:	2b01      	cmp	r3, #1
 8003062:	d105      	bne.n	8003070 <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003064:	4b8b      	ldr	r3, [pc, #556]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003066:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003068:	4a8a      	ldr	r2, [pc, #552]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 800306a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800306e:	6593      	str	r3, [r2, #88]	; 0x58
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003074:	2b00      	cmp	r3, #0
 8003076:	f000 8108 	beq.w	800328a <HAL_RCC_OscConfig+0x7ba>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800307e:	2b02      	cmp	r3, #2
 8003080:	f040 80d0 	bne.w	8003224 <HAL_RCC_OscConfig+0x754>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8003084:	4b83      	ldr	r3, [pc, #524]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003086:	68db      	ldr	r3, [r3, #12]
 8003088:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800308a:	697b      	ldr	r3, [r7, #20]
 800308c:	f003 0203 	and.w	r2, r3, #3
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003094:	429a      	cmp	r2, r3
 8003096:	d130      	bne.n	80030fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003098:	697b      	ldr	r3, [r7, #20]
 800309a:	f003 0270 	and.w	r2, r3, #112	; 0x70
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80030a2:	3b01      	subs	r3, #1
 80030a4:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80030a6:	429a      	cmp	r2, r3
 80030a8:	d127      	bne.n	80030fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030aa:	697b      	ldr	r3, [r7, #20]
 80030ac:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80030b4:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80030b6:	429a      	cmp	r2, r3
 80030b8:	d11f      	bne.n	80030fa <HAL_RCC_OscConfig+0x62a>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80030ba:	697b      	ldr	r3, [r7, #20]
 80030bc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030c0:	687a      	ldr	r2, [r7, #4]
 80030c2:	6b92      	ldr	r2, [r2, #56]	; 0x38
 80030c4:	2a07      	cmp	r2, #7
 80030c6:	bf14      	ite	ne
 80030c8:	2201      	movne	r2, #1
 80030ca:	2200      	moveq	r2, #0
 80030cc:	b2d2      	uxtb	r2, r2
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80030ce:	4293      	cmp	r3, r2
 80030d0:	d113      	bne.n	80030fa <HAL_RCC_OscConfig+0x62a>
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030d2:	697b      	ldr	r3, [r7, #20]
 80030d4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80030dc:	085b      	lsrs	r3, r3, #1
 80030de:	3b01      	subs	r3, #1
 80030e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
 80030e2:	429a      	cmp	r2, r3
 80030e4:	d109      	bne.n	80030fa <HAL_RCC_OscConfig+0x62a>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80030e6:	697b      	ldr	r3, [r7, #20]
 80030e8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f0:	085b      	lsrs	r3, r3, #1
 80030f2:	3b01      	subs	r3, #1
 80030f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80030f6:	429a      	cmp	r2, r3
 80030f8:	d06e      	beq.n	80031d8 <HAL_RCC_OscConfig+0x708>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80030fa:	69bb      	ldr	r3, [r7, #24]
 80030fc:	2b0c      	cmp	r3, #12
 80030fe:	d069      	beq.n	80031d4 <HAL_RCC_OscConfig+0x704>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 8003100:	4b64      	ldr	r3, [pc, #400]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d105      	bne.n	8003118 <HAL_RCC_OscConfig+0x648>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 800310c:	4b61      	ldr	r3, [pc, #388]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003114:	2b00      	cmp	r3, #0
 8003116:	d001      	beq.n	800311c <HAL_RCC_OscConfig+0x64c>
#endif
            )
          {
            return HAL_ERROR;
 8003118:	2301      	movs	r3, #1
 800311a:	e0b7      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800311c:	4b5d      	ldr	r3, [pc, #372]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	4a5c      	ldr	r2, [pc, #368]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003122:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003126:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8003128:	f7fe fefc 	bl	8001f24 <HAL_GetTick>
 800312c:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800312e:	e008      	b.n	8003142 <HAL_RCC_OscConfig+0x672>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003130:	f7fe fef8 	bl	8001f24 <HAL_GetTick>
 8003134:	4602      	mov	r2, r0
 8003136:	693b      	ldr	r3, [r7, #16]
 8003138:	1ad3      	subs	r3, r2, r3
 800313a:	2b02      	cmp	r3, #2
 800313c:	d901      	bls.n	8003142 <HAL_RCC_OscConfig+0x672>
              {
                return HAL_TIMEOUT;
 800313e:	2303      	movs	r3, #3
 8003140:	e0a4      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003142:	4b54      	ldr	r3, [pc, #336]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800314a:	2b00      	cmp	r3, #0
 800314c:	d1f0      	bne.n	8003130 <HAL_RCC_OscConfig+0x660>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800314e:	4b51      	ldr	r3, [pc, #324]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003150:	68da      	ldr	r2, [r3, #12]
 8003152:	4b51      	ldr	r3, [pc, #324]	; (8003298 <HAL_RCC_OscConfig+0x7c8>)
 8003154:	4013      	ands	r3, r2
 8003156:	687a      	ldr	r2, [r7, #4]
 8003158:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 800315a:	687a      	ldr	r2, [r7, #4]
 800315c:	6b12      	ldr	r2, [r2, #48]	; 0x30
 800315e:	3a01      	subs	r2, #1
 8003160:	0112      	lsls	r2, r2, #4
 8003162:	4311      	orrs	r1, r2
 8003164:	687a      	ldr	r2, [r7, #4]
 8003166:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8003168:	0212      	lsls	r2, r2, #8
 800316a:	4311      	orrs	r1, r2
 800316c:	687a      	ldr	r2, [r7, #4]
 800316e:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8003170:	0852      	lsrs	r2, r2, #1
 8003172:	3a01      	subs	r2, #1
 8003174:	0552      	lsls	r2, r2, #21
 8003176:	4311      	orrs	r1, r2
 8003178:	687a      	ldr	r2, [r7, #4]
 800317a:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800317c:	0852      	lsrs	r2, r2, #1
 800317e:	3a01      	subs	r2, #1
 8003180:	0652      	lsls	r2, r2, #25
 8003182:	4311      	orrs	r1, r2
 8003184:	687a      	ldr	r2, [r7, #4]
 8003186:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003188:	0912      	lsrs	r2, r2, #4
 800318a:	0452      	lsls	r2, r2, #17
 800318c:	430a      	orrs	r2, r1
 800318e:	4941      	ldr	r1, [pc, #260]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003190:	4313      	orrs	r3, r2
 8003192:	60cb      	str	r3, [r1, #12]
#endif
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 8003194:	4b3f      	ldr	r3, [pc, #252]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a3e      	ldr	r2, [pc, #248]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 800319a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800319e:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031a0:	4b3c      	ldr	r3, [pc, #240]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 80031a2:	68db      	ldr	r3, [r3, #12]
 80031a4:	4a3b      	ldr	r2, [pc, #236]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 80031a6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031aa:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80031ac:	f7fe feba 	bl	8001f24 <HAL_GetTick>
 80031b0:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031b2:	e008      	b.n	80031c6 <HAL_RCC_OscConfig+0x6f6>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031b4:	f7fe feb6 	bl	8001f24 <HAL_GetTick>
 80031b8:	4602      	mov	r2, r0
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_OscConfig+0x6f6>
              {
                return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e062      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031c6:	4b33      	ldr	r3, [pc, #204]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031ce:	2b00      	cmp	r3, #0
 80031d0:	d0f0      	beq.n	80031b4 <HAL_RCC_OscConfig+0x6e4>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80031d2:	e05a      	b.n	800328a <HAL_RCC_OscConfig+0x7ba>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80031d4:	2301      	movs	r3, #1
 80031d6:	e059      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80031d8:	4b2e      	ldr	r3, [pc, #184]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80031e0:	2b00      	cmp	r3, #0
 80031e2:	d152      	bne.n	800328a <HAL_RCC_OscConfig+0x7ba>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80031e4:	4b2b      	ldr	r3, [pc, #172]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	4a2a      	ldr	r2, [pc, #168]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 80031ea:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031ee:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80031f0:	4b28      	ldr	r3, [pc, #160]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 80031f2:	68db      	ldr	r3, [r3, #12]
 80031f4:	4a27      	ldr	r2, [pc, #156]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 80031f6:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80031fa:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80031fc:	f7fe fe92 	bl	8001f24 <HAL_GetTick>
 8003200:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003202:	e008      	b.n	8003216 <HAL_RCC_OscConfig+0x746>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003204:	f7fe fe8e 	bl	8001f24 <HAL_GetTick>
 8003208:	4602      	mov	r2, r0
 800320a:	693b      	ldr	r3, [r7, #16]
 800320c:	1ad3      	subs	r3, r2, r3
 800320e:	2b02      	cmp	r3, #2
 8003210:	d901      	bls.n	8003216 <HAL_RCC_OscConfig+0x746>
            {
              return HAL_TIMEOUT;
 8003212:	2303      	movs	r3, #3
 8003214:	e03a      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003216:	4b1f      	ldr	r3, [pc, #124]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800321e:	2b00      	cmp	r3, #0
 8003220:	d0f0      	beq.n	8003204 <HAL_RCC_OscConfig+0x734>
 8003222:	e032      	b.n	800328a <HAL_RCC_OscConfig+0x7ba>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8003224:	69bb      	ldr	r3, [r7, #24]
 8003226:	2b0c      	cmp	r3, #12
 8003228:	d02d      	beq.n	8003286 <HAL_RCC_OscConfig+0x7b6>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800322a:	4b1a      	ldr	r3, [pc, #104]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 800322c:	681b      	ldr	r3, [r3, #0]
 800322e:	4a19      	ldr	r2, [pc, #100]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003230:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003234:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
#if defined(RCC_PLLSAI1_SUPPORT) && defined(RCC_CR_PLLSAI2RDY)
        if(READ_BIT(RCC->CR, (RCC_CR_PLLSAI1RDY | RCC_CR_PLLSAI2RDY)) == 0U)
 8003236:	4b17      	ldr	r3, [pc, #92]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f003 5320 	and.w	r3, r3, #671088640	; 0x28000000
 800323e:	2b00      	cmp	r3, #0
 8003240:	d105      	bne.n	800324e <HAL_RCC_OscConfig+0x77e>
        {
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8003242:	4b14      	ldr	r3, [pc, #80]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003244:	68db      	ldr	r3, [r3, #12]
 8003246:	4a13      	ldr	r2, [pc, #76]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003248:	f023 0303 	bic.w	r3, r3, #3
 800324c:	60d3      	str	r3, [r2, #12]
#else
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
#endif /* RCC_PLLSAI1_SUPPORT && RCC_CR_PLLSAI2RDY */

#if defined(RCC_PLLSAI2_SUPPORT)
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800324e:	4b11      	ldr	r3, [pc, #68]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003250:	68db      	ldr	r3, [r3, #12]
 8003252:	4a10      	ldr	r2, [pc, #64]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 8003254:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8003258:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800325c:	60d3      	str	r3, [r2, #12]
#else
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK);
#endif /* RCC_PLLSAI2_SUPPORT */

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800325e:	f7fe fe61 	bl	8001f24 <HAL_GetTick>
 8003262:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003264:	e008      	b.n	8003278 <HAL_RCC_OscConfig+0x7a8>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003266:	f7fe fe5d 	bl	8001f24 <HAL_GetTick>
 800326a:	4602      	mov	r2, r0
 800326c:	693b      	ldr	r3, [r7, #16]
 800326e:	1ad3      	subs	r3, r2, r3
 8003270:	2b02      	cmp	r3, #2
 8003272:	d901      	bls.n	8003278 <HAL_RCC_OscConfig+0x7a8>
          {
            return HAL_TIMEOUT;
 8003274:	2303      	movs	r3, #3
 8003276:	e009      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003278:	4b06      	ldr	r3, [pc, #24]	; (8003294 <HAL_RCC_OscConfig+0x7c4>)
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003280:	2b00      	cmp	r3, #0
 8003282:	d1f0      	bne.n	8003266 <HAL_RCC_OscConfig+0x796>
 8003284:	e001      	b.n	800328a <HAL_RCC_OscConfig+0x7ba>
        }
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 8003286:	2301      	movs	r3, #1
 8003288:	e000      	b.n	800328c <HAL_RCC_OscConfig+0x7bc>
      }
    }
  }
  return HAL_OK;
 800328a:	2300      	movs	r3, #0
}
 800328c:	4618      	mov	r0, r3
 800328e:	3720      	adds	r7, #32
 8003290:	46bd      	mov	sp, r7
 8003292:	bd80      	pop	{r7, pc}
 8003294:	40021000 	.word	0x40021000
 8003298:	f99d808c 	.word	0xf99d808c

0800329c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800329c:	b580      	push	{r7, lr}
 800329e:	b084      	sub	sp, #16
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	6078      	str	r0, [r7, #4]
 80032a4:	6039      	str	r1, [r7, #0]
  uint32_t hpre = RCC_SYSCLK_DIV1;
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	d101      	bne.n	80032b0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80032ac:	2301      	movs	r3, #1
 80032ae:	e0c8      	b.n	8003442 <HAL_RCC_ClockConfig+0x1a6>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80032b0:	4b66      	ldr	r3, [pc, #408]	; (800344c <HAL_RCC_ClockConfig+0x1b0>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	f003 0307 	and.w	r3, r3, #7
 80032b8:	683a      	ldr	r2, [r7, #0]
 80032ba:	429a      	cmp	r2, r3
 80032bc:	d910      	bls.n	80032e0 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032be:	4b63      	ldr	r3, [pc, #396]	; (800344c <HAL_RCC_ClockConfig+0x1b0>)
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f023 0207 	bic.w	r2, r3, #7
 80032c6:	4961      	ldr	r1, [pc, #388]	; (800344c <HAL_RCC_ClockConfig+0x1b0>)
 80032c8:	683b      	ldr	r3, [r7, #0]
 80032ca:	4313      	orrs	r3, r2
 80032cc:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032ce:	4b5f      	ldr	r3, [pc, #380]	; (800344c <HAL_RCC_ClockConfig+0x1b0>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f003 0307 	and.w	r3, r3, #7
 80032d6:	683a      	ldr	r2, [r7, #0]
 80032d8:	429a      	cmp	r2, r3
 80032da:	d001      	beq.n	80032e0 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 80032dc:	2301      	movs	r3, #1
 80032de:	e0b0      	b.n	8003442 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	f003 0301 	and.w	r3, r3, #1
 80032e8:	2b00      	cmp	r3, #0
 80032ea:	d04c      	beq.n	8003386 <HAL_RCC_ClockConfig+0xea>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	685b      	ldr	r3, [r3, #4]
 80032f0:	2b03      	cmp	r3, #3
 80032f2:	d107      	bne.n	8003304 <HAL_RCC_ClockConfig+0x68>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80032f4:	4b56      	ldr	r3, [pc, #344]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d121      	bne.n	8003344 <HAL_RCC_ClockConfig+0xa8>
      {
        return HAL_ERROR;
 8003300:	2301      	movs	r3, #1
 8003302:	e09e      	b.n	8003442 <HAL_RCC_ClockConfig+0x1a6>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	685b      	ldr	r3, [r3, #4]
 8003308:	2b02      	cmp	r3, #2
 800330a:	d107      	bne.n	800331c <HAL_RCC_ClockConfig+0x80>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800330c:	4b50      	ldr	r3, [pc, #320]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 800330e:	681b      	ldr	r3, [r3, #0]
 8003310:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003314:	2b00      	cmp	r3, #0
 8003316:	d115      	bne.n	8003344 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003318:	2301      	movs	r3, #1
 800331a:	e092      	b.n	8003442 <HAL_RCC_ClockConfig+0x1a6>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	685b      	ldr	r3, [r3, #4]
 8003320:	2b00      	cmp	r3, #0
 8003322:	d107      	bne.n	8003334 <HAL_RCC_ClockConfig+0x98>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003324:	4b4a      	ldr	r3, [pc, #296]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	f003 0302 	and.w	r3, r3, #2
 800332c:	2b00      	cmp	r3, #0
 800332e:	d109      	bne.n	8003344 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003330:	2301      	movs	r3, #1
 8003332:	e086      	b.n	8003442 <HAL_RCC_ClockConfig+0x1a6>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003334:	4b46      	ldr	r3, [pc, #280]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800333c:	2b00      	cmp	r3, #0
 800333e:	d101      	bne.n	8003344 <HAL_RCC_ClockConfig+0xa8>
        {
          return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e07e      	b.n	8003442 <HAL_RCC_ClockConfig+0x1a6>
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003344:	4b42      	ldr	r3, [pc, #264]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 8003346:	689b      	ldr	r3, [r3, #8]
 8003348:	f023 0203 	bic.w	r2, r3, #3
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	685b      	ldr	r3, [r3, #4]
 8003350:	493f      	ldr	r1, [pc, #252]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 8003352:	4313      	orrs	r3, r2
 8003354:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003356:	f7fe fde5 	bl	8001f24 <HAL_GetTick>
 800335a:	60f8      	str	r0, [r7, #12]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800335c:	e00a      	b.n	8003374 <HAL_RCC_ClockConfig+0xd8>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800335e:	f7fe fde1 	bl	8001f24 <HAL_GetTick>
 8003362:	4602      	mov	r2, r0
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	1ad3      	subs	r3, r2, r3
 8003368:	f241 3288 	movw	r2, #5000	; 0x1388
 800336c:	4293      	cmp	r3, r2
 800336e:	d901      	bls.n	8003374 <HAL_RCC_ClockConfig+0xd8>
      {
        return HAL_TIMEOUT;
 8003370:	2303      	movs	r3, #3
 8003372:	e066      	b.n	8003442 <HAL_RCC_ClockConfig+0x1a6>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003374:	4b36      	ldr	r3, [pc, #216]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 8003376:	689b      	ldr	r3, [r3, #8]
 8003378:	f003 020c 	and.w	r2, r3, #12
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	685b      	ldr	r3, [r3, #4]
 8003380:	009b      	lsls	r3, r3, #2
 8003382:	429a      	cmp	r2, r3
 8003384:	d1eb      	bne.n	800335e <HAL_RCC_ClockConfig+0xc2>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003386:	687b      	ldr	r3, [r7, #4]
 8003388:	681b      	ldr	r3, [r3, #0]
 800338a:	f003 0302 	and.w	r3, r3, #2
 800338e:	2b00      	cmp	r3, #0
 8003390:	d008      	beq.n	80033a4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003392:	4b2f      	ldr	r3, [pc, #188]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 8003394:	689b      	ldr	r3, [r3, #8]
 8003396:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	689b      	ldr	r3, [r3, #8]
 800339e:	492c      	ldr	r1, [pc, #176]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 80033a0:	4313      	orrs	r3, r2
 80033a2:	608b      	str	r3, [r1, #8]
    }
  }
#endif

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80033a4:	4b29      	ldr	r3, [pc, #164]	; (800344c <HAL_RCC_ClockConfig+0x1b0>)
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	f003 0307 	and.w	r3, r3, #7
 80033ac:	683a      	ldr	r2, [r7, #0]
 80033ae:	429a      	cmp	r2, r3
 80033b0:	d210      	bcs.n	80033d4 <HAL_RCC_ClockConfig+0x138>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033b2:	4b26      	ldr	r3, [pc, #152]	; (800344c <HAL_RCC_ClockConfig+0x1b0>)
 80033b4:	681b      	ldr	r3, [r3, #0]
 80033b6:	f023 0207 	bic.w	r2, r3, #7
 80033ba:	4924      	ldr	r1, [pc, #144]	; (800344c <HAL_RCC_ClockConfig+0x1b0>)
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	4313      	orrs	r3, r2
 80033c0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80033c2:	4b22      	ldr	r3, [pc, #136]	; (800344c <HAL_RCC_ClockConfig+0x1b0>)
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	f003 0307 	and.w	r3, r3, #7
 80033ca:	683a      	ldr	r2, [r7, #0]
 80033cc:	429a      	cmp	r2, r3
 80033ce:	d001      	beq.n	80033d4 <HAL_RCC_ClockConfig+0x138>
    {
      return HAL_ERROR;
 80033d0:	2301      	movs	r3, #1
 80033d2:	e036      	b.n	8003442 <HAL_RCC_ClockConfig+0x1a6>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80033d4:	687b      	ldr	r3, [r7, #4]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	f003 0304 	and.w	r3, r3, #4
 80033dc:	2b00      	cmp	r3, #0
 80033de:	d008      	beq.n	80033f2 <HAL_RCC_ClockConfig+0x156>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80033e0:	4b1b      	ldr	r3, [pc, #108]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 80033e2:	689b      	ldr	r3, [r3, #8]
 80033e4:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 80033e8:	687b      	ldr	r3, [r7, #4]
 80033ea:	68db      	ldr	r3, [r3, #12]
 80033ec:	4918      	ldr	r1, [pc, #96]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 80033ee:	4313      	orrs	r3, r2
 80033f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	f003 0308 	and.w	r3, r3, #8
 80033fa:	2b00      	cmp	r3, #0
 80033fc:	d009      	beq.n	8003412 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80033fe:	4b14      	ldr	r3, [pc, #80]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 8003400:	689b      	ldr	r3, [r3, #8]
 8003402:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	691b      	ldr	r3, [r3, #16]
 800340a:	00db      	lsls	r3, r3, #3
 800340c:	4910      	ldr	r1, [pc, #64]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 800340e:	4313      	orrs	r3, r2
 8003410:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003412:	f000 f825 	bl	8003460 <HAL_RCC_GetSysClockFreq>
 8003416:	4602      	mov	r2, r0
 8003418:	4b0d      	ldr	r3, [pc, #52]	; (8003450 <HAL_RCC_ClockConfig+0x1b4>)
 800341a:	689b      	ldr	r3, [r3, #8]
 800341c:	091b      	lsrs	r3, r3, #4
 800341e:	f003 030f 	and.w	r3, r3, #15
 8003422:	490c      	ldr	r1, [pc, #48]	; (8003454 <HAL_RCC_ClockConfig+0x1b8>)
 8003424:	5ccb      	ldrb	r3, [r1, r3]
 8003426:	f003 031f 	and.w	r3, r3, #31
 800342a:	fa22 f303 	lsr.w	r3, r2, r3
 800342e:	4a0a      	ldr	r2, [pc, #40]	; (8003458 <HAL_RCC_ClockConfig+0x1bc>)
 8003430:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8003432:	4b0a      	ldr	r3, [pc, #40]	; (800345c <HAL_RCC_ClockConfig+0x1c0>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	4618      	mov	r0, r3
 8003438:	f7fe fd24 	bl	8001e84 <HAL_InitTick>
 800343c:	4603      	mov	r3, r0
 800343e:	72fb      	strb	r3, [r7, #11]

  return status;
 8003440:	7afb      	ldrb	r3, [r7, #11]
}
 8003442:	4618      	mov	r0, r3
 8003444:	3710      	adds	r7, #16
 8003446:	46bd      	mov	sp, r7
 8003448:	bd80      	pop	{r7, pc}
 800344a:	bf00      	nop
 800344c:	40022000 	.word	0x40022000
 8003450:	40021000 	.word	0x40021000
 8003454:	08007c80 	.word	0x08007c80
 8003458:	20000000 	.word	0x20000000
 800345c:	20000004 	.word	0x20000004

08003460 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003460:	b480      	push	{r7}
 8003462:	b089      	sub	sp, #36	; 0x24
 8003464:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 8003466:	2300      	movs	r3, #0
 8003468:	61fb      	str	r3, [r7, #28]
 800346a:	2300      	movs	r3, #0
 800346c:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800346e:	4b3e      	ldr	r3, [pc, #248]	; (8003568 <HAL_RCC_GetSysClockFreq+0x108>)
 8003470:	689b      	ldr	r3, [r3, #8]
 8003472:	f003 030c 	and.w	r3, r3, #12
 8003476:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003478:	4b3b      	ldr	r3, [pc, #236]	; (8003568 <HAL_RCC_GetSysClockFreq+0x108>)
 800347a:	68db      	ldr	r3, [r3, #12]
 800347c:	f003 0303 	and.w	r3, r3, #3
 8003480:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003482:	693b      	ldr	r3, [r7, #16]
 8003484:	2b00      	cmp	r3, #0
 8003486:	d005      	beq.n	8003494 <HAL_RCC_GetSysClockFreq+0x34>
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	2b0c      	cmp	r3, #12
 800348c:	d121      	bne.n	80034d2 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	2b01      	cmp	r3, #1
 8003492:	d11e      	bne.n	80034d2 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8003494:	4b34      	ldr	r3, [pc, #208]	; (8003568 <HAL_RCC_GetSysClockFreq+0x108>)
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f003 0308 	and.w	r3, r3, #8
 800349c:	2b00      	cmp	r3, #0
 800349e:	d107      	bne.n	80034b0 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 80034a0:	4b31      	ldr	r3, [pc, #196]	; (8003568 <HAL_RCC_GetSysClockFreq+0x108>)
 80034a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80034a6:	0a1b      	lsrs	r3, r3, #8
 80034a8:	f003 030f 	and.w	r3, r3, #15
 80034ac:	61fb      	str	r3, [r7, #28]
 80034ae:	e005      	b.n	80034bc <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 80034b0:	4b2d      	ldr	r3, [pc, #180]	; (8003568 <HAL_RCC_GetSysClockFreq+0x108>)
 80034b2:	681b      	ldr	r3, [r3, #0]
 80034b4:	091b      	lsrs	r3, r3, #4
 80034b6:	f003 030f 	and.w	r3, r3, #15
 80034ba:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 80034bc:	4a2b      	ldr	r2, [pc, #172]	; (800356c <HAL_RCC_GetSysClockFreq+0x10c>)
 80034be:	69fb      	ldr	r3, [r7, #28]
 80034c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80034c4:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034c6:	693b      	ldr	r3, [r7, #16]
 80034c8:	2b00      	cmp	r3, #0
 80034ca:	d10d      	bne.n	80034e8 <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 80034cc:	69fb      	ldr	r3, [r7, #28]
 80034ce:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80034d0:	e00a      	b.n	80034e8 <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 80034d2:	693b      	ldr	r3, [r7, #16]
 80034d4:	2b04      	cmp	r3, #4
 80034d6:	d102      	bne.n	80034de <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80034d8:	4b25      	ldr	r3, [pc, #148]	; (8003570 <HAL_RCC_GetSysClockFreq+0x110>)
 80034da:	61bb      	str	r3, [r7, #24]
 80034dc:	e004      	b.n	80034e8 <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 80034de:	693b      	ldr	r3, [r7, #16]
 80034e0:	2b08      	cmp	r3, #8
 80034e2:	d101      	bne.n	80034e8 <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034e4:	4b23      	ldr	r3, [pc, #140]	; (8003574 <HAL_RCC_GetSysClockFreq+0x114>)
 80034e6:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	2b0c      	cmp	r3, #12
 80034ec:	d134      	bne.n	8003558 <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80034ee:	4b1e      	ldr	r3, [pc, #120]	; (8003568 <HAL_RCC_GetSysClockFreq+0x108>)
 80034f0:	68db      	ldr	r3, [r3, #12]
 80034f2:	f003 0303 	and.w	r3, r3, #3
 80034f6:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	2b02      	cmp	r3, #2
 80034fc:	d003      	beq.n	8003506 <HAL_RCC_GetSysClockFreq+0xa6>
 80034fe:	68bb      	ldr	r3, [r7, #8]
 8003500:	2b03      	cmp	r3, #3
 8003502:	d003      	beq.n	800350c <HAL_RCC_GetSysClockFreq+0xac>
 8003504:	e005      	b.n	8003512 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 8003506:	4b1a      	ldr	r3, [pc, #104]	; (8003570 <HAL_RCC_GetSysClockFreq+0x110>)
 8003508:	617b      	str	r3, [r7, #20]
      break;
 800350a:	e005      	b.n	8003518 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 800350c:	4b19      	ldr	r3, [pc, #100]	; (8003574 <HAL_RCC_GetSysClockFreq+0x114>)
 800350e:	617b      	str	r3, [r7, #20]
      break;
 8003510:	e002      	b.n	8003518 <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	617b      	str	r3, [r7, #20]
      break;
 8003516:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003518:	4b13      	ldr	r3, [pc, #76]	; (8003568 <HAL_RCC_GetSysClockFreq+0x108>)
 800351a:	68db      	ldr	r3, [r3, #12]
 800351c:	091b      	lsrs	r3, r3, #4
 800351e:	f003 0307 	and.w	r3, r3, #7
 8003522:	3301      	adds	r3, #1
 8003524:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8003526:	4b10      	ldr	r3, [pc, #64]	; (8003568 <HAL_RCC_GetSysClockFreq+0x108>)
 8003528:	68db      	ldr	r3, [r3, #12]
 800352a:	0a1b      	lsrs	r3, r3, #8
 800352c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003530:	697a      	ldr	r2, [r7, #20]
 8003532:	fb02 f203 	mul.w	r2, r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	fbb2 f3f3 	udiv	r3, r2, r3
 800353c:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800353e:	4b0a      	ldr	r3, [pc, #40]	; (8003568 <HAL_RCC_GetSysClockFreq+0x108>)
 8003540:	68db      	ldr	r3, [r3, #12]
 8003542:	0e5b      	lsrs	r3, r3, #25
 8003544:	f003 0303 	and.w	r3, r3, #3
 8003548:	3301      	adds	r3, #1
 800354a:	005b      	lsls	r3, r3, #1
 800354c:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 800354e:	697a      	ldr	r2, [r7, #20]
 8003550:	683b      	ldr	r3, [r7, #0]
 8003552:	fbb2 f3f3 	udiv	r3, r2, r3
 8003556:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 8003558:	69bb      	ldr	r3, [r7, #24]
}
 800355a:	4618      	mov	r0, r3
 800355c:	3724      	adds	r7, #36	; 0x24
 800355e:	46bd      	mov	sp, r7
 8003560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003564:	4770      	bx	lr
 8003566:	bf00      	nop
 8003568:	40021000 	.word	0x40021000
 800356c:	08007c98 	.word	0x08007c98
 8003570:	00f42400 	.word	0x00f42400
 8003574:	007a1200 	.word	0x007a1200

08003578 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003578:	b480      	push	{r7}
 800357a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800357c:	4b03      	ldr	r3, [pc, #12]	; (800358c <HAL_RCC_GetHCLKFreq+0x14>)
 800357e:	681b      	ldr	r3, [r3, #0]
}
 8003580:	4618      	mov	r0, r3
 8003582:	46bd      	mov	sp, r7
 8003584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003588:	4770      	bx	lr
 800358a:	bf00      	nop
 800358c:	20000000 	.word	0x20000000

08003590 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003590:	b580      	push	{r7, lr}
 8003592:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8003594:	f7ff fff0 	bl	8003578 <HAL_RCC_GetHCLKFreq>
 8003598:	4602      	mov	r2, r0
 800359a:	4b06      	ldr	r3, [pc, #24]	; (80035b4 <HAL_RCC_GetPCLK1Freq+0x24>)
 800359c:	689b      	ldr	r3, [r3, #8]
 800359e:	0a1b      	lsrs	r3, r3, #8
 80035a0:	f003 0307 	and.w	r3, r3, #7
 80035a4:	4904      	ldr	r1, [pc, #16]	; (80035b8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80035a6:	5ccb      	ldrb	r3, [r1, r3]
 80035a8:	f003 031f 	and.w	r3, r3, #31
 80035ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035b0:	4618      	mov	r0, r3
 80035b2:	bd80      	pop	{r7, pc}
 80035b4:	40021000 	.word	0x40021000
 80035b8:	08007c90 	.word	0x08007c90

080035bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 80035c0:	f7ff ffda 	bl	8003578 <HAL_RCC_GetHCLKFreq>
 80035c4:	4602      	mov	r2, r0
 80035c6:	4b06      	ldr	r3, [pc, #24]	; (80035e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	0adb      	lsrs	r3, r3, #11
 80035cc:	f003 0307 	and.w	r3, r3, #7
 80035d0:	4904      	ldr	r1, [pc, #16]	; (80035e4 <HAL_RCC_GetPCLK2Freq+0x28>)
 80035d2:	5ccb      	ldrb	r3, [r1, r3]
 80035d4:	f003 031f 	and.w	r3, r3, #31
 80035d8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035dc:	4618      	mov	r0, r3
 80035de:	bd80      	pop	{r7, pc}
 80035e0:	40021000 	.word	0x40021000
 80035e4:	08007c90 	.word	0x08007c90

080035e8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af00      	add	r7, sp, #0
 80035ee:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 80035f0:	2300      	movs	r3, #0
 80035f2:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 80035f4:	4b2a      	ldr	r3, [pc, #168]	; (80036a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 80035f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035f8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80035fc:	2b00      	cmp	r3, #0
 80035fe:	d003      	beq.n	8003608 <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003600:	f7ff fa02 	bl	8002a08 <HAL_PWREx_GetVoltageRange>
 8003604:	6178      	str	r0, [r7, #20]
 8003606:	e014      	b.n	8003632 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003608:	4b25      	ldr	r3, [pc, #148]	; (80036a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800360a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800360c:	4a24      	ldr	r2, [pc, #144]	; (80036a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800360e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003612:	6593      	str	r3, [r2, #88]	; 0x58
 8003614:	4b22      	ldr	r3, [pc, #136]	; (80036a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003616:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003618:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800361c:	60fb      	str	r3, [r7, #12]
 800361e:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003620:	f7ff f9f2 	bl	8002a08 <HAL_PWREx_GetVoltageRange>
 8003624:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003626:	4b1e      	ldr	r3, [pc, #120]	; (80036a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8003628:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800362a:	4a1d      	ldr	r2, [pc, #116]	; (80036a0 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 800362c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003630:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003632:	697b      	ldr	r3, [r7, #20]
 8003634:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003638:	d10b      	bne.n	8003652 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2b80      	cmp	r3, #128	; 0x80
 800363e:	d919      	bls.n	8003674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2ba0      	cmp	r3, #160	; 0xa0
 8003644:	d902      	bls.n	800364c <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003646:	2302      	movs	r3, #2
 8003648:	613b      	str	r3, [r7, #16]
 800364a:	e013      	b.n	8003674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 800364c:	2301      	movs	r3, #1
 800364e:	613b      	str	r3, [r7, #16]
 8003650:	e010      	b.n	8003674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
        latency = FLASH_LATENCY_1; /* 1WS */
      }
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#else
    if(msirange > RCC_MSIRANGE_8)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2b80      	cmp	r3, #128	; 0x80
 8003656:	d902      	bls.n	800365e <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI > 16Mhz */
      latency = FLASH_LATENCY_3; /* 3WS */
 8003658:	2303      	movs	r3, #3
 800365a:	613b      	str	r3, [r7, #16]
 800365c:	e00a      	b.n	8003674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_8)
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	2b80      	cmp	r3, #128	; 0x80
 8003662:	d102      	bne.n	800366a <RCC_SetFlashLatencyFromMSIRange+0x82>
      {
        /* MSI 16Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 8003664:	2302      	movs	r3, #2
 8003666:	613b      	str	r3, [r7, #16]
 8003668:	e004      	b.n	8003674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      }
      else if(msirange == RCC_MSIRANGE_7)
 800366a:	687b      	ldr	r3, [r7, #4]
 800366c:	2b70      	cmp	r3, #112	; 0x70
 800366e:	d101      	bne.n	8003674 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8003670:	2301      	movs	r3, #1
 8003672:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003674:	4b0b      	ldr	r3, [pc, #44]	; (80036a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f023 0207 	bic.w	r2, r3, #7
 800367c:	4909      	ldr	r1, [pc, #36]	; (80036a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 800367e:	693b      	ldr	r3, [r7, #16]
 8003680:	4313      	orrs	r3, r2
 8003682:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8003684:	4b07      	ldr	r3, [pc, #28]	; (80036a4 <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0307 	and.w	r3, r3, #7
 800368c:	693a      	ldr	r2, [r7, #16]
 800368e:	429a      	cmp	r2, r3
 8003690:	d001      	beq.n	8003696 <RCC_SetFlashLatencyFromMSIRange+0xae>
  {
    return HAL_ERROR;
 8003692:	2301      	movs	r3, #1
 8003694:	e000      	b.n	8003698 <RCC_SetFlashLatencyFromMSIRange+0xb0>
  }

  return HAL_OK;
 8003696:	2300      	movs	r3, #0
}
 8003698:	4618      	mov	r0, r3
 800369a:	3718      	adds	r7, #24
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}
 80036a0:	40021000 	.word	0x40021000
 80036a4:	40022000 	.word	0x40022000

080036a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80036a8:	b580      	push	{r7, lr}
 80036aa:	b086      	sub	sp, #24
 80036ac:	af00      	add	r7, sp, #0
 80036ae:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80036b0:	2300      	movs	r3, #0
 80036b2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80036b4:	2300      	movs	r3, #0
 80036b6:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d041      	beq.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 80036c8:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80036cc:	d02a      	beq.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x7c>
 80036ce:	f5b3 0f40 	cmp.w	r3, #12582912	; 0xc00000
 80036d2:	d824      	bhi.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036d4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80036d8:	d008      	beq.n	80036ec <HAL_RCCEx_PeriphCLKConfig+0x44>
 80036da:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 80036de:	d81e      	bhi.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x76>
 80036e0:	2b00      	cmp	r3, #0
 80036e2:	d00a      	beq.n	80036fa <HAL_RCCEx_PeriphCLKConfig+0x52>
 80036e4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80036e8:	d010      	beq.n	800370c <HAL_RCCEx_PeriphCLKConfig+0x64>
 80036ea:	e018      	b.n	800371e <HAL_RCCEx_PeriphCLKConfig+0x76>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 80036ec:	4b86      	ldr	r3, [pc, #536]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	4a85      	ldr	r2, [pc, #532]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80036f2:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80036f6:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 80036f8:	e015      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x7e>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	3304      	adds	r3, #4
 80036fe:	2100      	movs	r1, #0
 8003700:	4618      	mov	r0, r3
 8003702:	f000 fabb 	bl	8003c7c <RCCEx_PLLSAI1_Config>
 8003706:	4603      	mov	r3, r0
 8003708:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800370a:	e00c      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x7e>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	3320      	adds	r3, #32
 8003710:	2100      	movs	r1, #0
 8003712:	4618      	mov	r0, r3
 8003714:	f000 fba6 	bl	8003e64 <RCCEx_PLLSAI2_Config>
 8003718:	4603      	mov	r3, r0
 800371a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 800371c:	e003      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x7e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 800371e:	2301      	movs	r3, #1
 8003720:	74fb      	strb	r3, [r7, #19]
      break;
 8003722:	e000      	b.n	8003726 <HAL_RCCEx_PeriphCLKConfig+0x7e>
      break;
 8003724:	bf00      	nop
    }

    if(ret == HAL_OK)
 8003726:	7cfb      	ldrb	r3, [r7, #19]
 8003728:	2b00      	cmp	r3, #0
 800372a:	d10b      	bne.n	8003744 <HAL_RCCEx_PeriphCLKConfig+0x9c>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800372c:	4b76      	ldr	r3, [pc, #472]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800372e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003732:	f423 0240 	bic.w	r2, r3, #12582912	; 0xc00000
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800373a:	4973      	ldr	r1, [pc, #460]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800373c:	4313      	orrs	r3, r2
 800373e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 8003742:	e001      	b.n	8003748 <HAL_RCCEx_PeriphCLKConfig+0xa0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003744:	7cfb      	ldrb	r3, [r7, #19]
 8003746:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8003748:	687b      	ldr	r3, [r7, #4]
 800374a:	681b      	ldr	r3, [r3, #0]
 800374c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003750:	2b00      	cmp	r3, #0
 8003752:	d041      	beq.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003758:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 800375c:	d02a      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
 800375e:	f1b3 7f40 	cmp.w	r3, #50331648	; 0x3000000
 8003762:	d824      	bhi.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003764:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8003768:	d008      	beq.n	800377c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800376a:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 800376e:	d81e      	bhi.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x106>
 8003770:	2b00      	cmp	r3, #0
 8003772:	d00a      	beq.n	800378a <HAL_RCCEx_PeriphCLKConfig+0xe2>
 8003774:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8003778:	d010      	beq.n	800379c <HAL_RCCEx_PeriphCLKConfig+0xf4>
 800377a:	e018      	b.n	80037ae <HAL_RCCEx_PeriphCLKConfig+0x106>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 800377c:	4b62      	ldr	r3, [pc, #392]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800377e:	68db      	ldr	r3, [r3, #12]
 8003780:	4a61      	ldr	r2, [pc, #388]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003782:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003786:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8003788:	e015      	b.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	3304      	adds	r3, #4
 800378e:	2100      	movs	r1, #0
 8003790:	4618      	mov	r0, r3
 8003792:	f000 fa73 	bl	8003c7c <RCCEx_PLLSAI1_Config>
 8003796:	4603      	mov	r3, r0
 8003798:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 800379a:	e00c      	b.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	3320      	adds	r3, #32
 80037a0:	2100      	movs	r1, #0
 80037a2:	4618      	mov	r0, r3
 80037a4:	f000 fb5e 	bl	8003e64 <RCCEx_PLLSAI2_Config>
 80037a8:	4603      	mov	r3, r0
 80037aa:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 80037ac:	e003      	b.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	74fb      	strb	r3, [r7, #19]
      break;
 80037b2:	e000      	b.n	80037b6 <HAL_RCCEx_PeriphCLKConfig+0x10e>
      break;
 80037b4:	bf00      	nop
    }

    if(ret == HAL_OK)
 80037b6:	7cfb      	ldrb	r3, [r7, #19]
 80037b8:	2b00      	cmp	r3, #0
 80037ba:	d10b      	bne.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x12c>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 80037bc:	4b52      	ldr	r3, [pc, #328]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037c2:	f023 7240 	bic.w	r2, r3, #50331648	; 0x3000000
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 80037ca:	494f      	ldr	r1, [pc, #316]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037cc:	4313      	orrs	r3, r2
 80037ce:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
 80037d2:	e001      	b.n	80037d8 <HAL_RCCEx_PeriphCLKConfig+0x130>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80037d4:	7cfb      	ldrb	r3, [r7, #19]
 80037d6:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	681b      	ldr	r3, [r3, #0]
 80037dc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037e0:	2b00      	cmp	r3, #0
 80037e2:	f000 80a0 	beq.w	8003926 <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80037e6:	2300      	movs	r3, #0
 80037e8:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 80037ea:	4b47      	ldr	r3, [pc, #284]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80037ec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_RCCEx_PeriphCLKConfig+0x152>
 80037f6:	2301      	movs	r3, #1
 80037f8:	e000      	b.n	80037fc <HAL_RCCEx_PeriphCLKConfig+0x154>
 80037fa:	2300      	movs	r3, #0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d00d      	beq.n	800381c <HAL_RCCEx_PeriphCLKConfig+0x174>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003800:	4b41      	ldr	r3, [pc, #260]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003802:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003804:	4a40      	ldr	r2, [pc, #256]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003806:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800380a:	6593      	str	r3, [r2, #88]	; 0x58
 800380c:	4b3e      	ldr	r3, [pc, #248]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 800380e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003810:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003814:	60bb      	str	r3, [r7, #8]
 8003816:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003818:	2301      	movs	r3, #1
 800381a:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800381c:	4b3b      	ldr	r3, [pc, #236]	; (800390c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a3a      	ldr	r2, [pc, #232]	; (800390c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003822:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003826:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003828:	f7fe fb7c 	bl	8001f24 <HAL_GetTick>
 800382c:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 800382e:	e009      	b.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x19c>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003830:	f7fe fb78 	bl	8001f24 <HAL_GetTick>
 8003834:	4602      	mov	r2, r0
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	1ad3      	subs	r3, r2, r3
 800383a:	2b02      	cmp	r3, #2
 800383c:	d902      	bls.n	8003844 <HAL_RCCEx_PeriphCLKConfig+0x19c>
      {
        ret = HAL_TIMEOUT;
 800383e:	2303      	movs	r3, #3
 8003840:	74fb      	strb	r3, [r7, #19]
        break;
 8003842:	e005      	b.n	8003850 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8003844:	4b31      	ldr	r3, [pc, #196]	; (800390c <HAL_RCCEx_PeriphCLKConfig+0x264>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800384c:	2b00      	cmp	r3, #0
 800384e:	d0ef      	beq.n	8003830 <HAL_RCCEx_PeriphCLKConfig+0x188>
      }
    }

    if(ret == HAL_OK)
 8003850:	7cfb      	ldrb	r3, [r7, #19]
 8003852:	2b00      	cmp	r3, #0
 8003854:	d15c      	bne.n	8003910 <HAL_RCCEx_PeriphCLKConfig+0x268>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003856:	4b2c      	ldr	r3, [pc, #176]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003858:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800385c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8003860:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	2b00      	cmp	r3, #0
 8003866:	d01f      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800386e:	697a      	ldr	r2, [r7, #20]
 8003870:	429a      	cmp	r2, r3
 8003872:	d019      	beq.n	80038a8 <HAL_RCCEx_PeriphCLKConfig+0x200>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003874:	4b24      	ldr	r3, [pc, #144]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003876:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800387a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800387e:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003880:	4b21      	ldr	r3, [pc, #132]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003882:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003886:	4a20      	ldr	r2, [pc, #128]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003888:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800388c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003890:	4b1d      	ldr	r3, [pc, #116]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003892:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8003896:	4a1c      	ldr	r2, [pc, #112]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 8003898:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800389c:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80038a0:	4a19      	ldr	r2, [pc, #100]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038a2:	697b      	ldr	r3, [r7, #20]
 80038a4:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80038a8:	697b      	ldr	r3, [r7, #20]
 80038aa:	f003 0301 	and.w	r3, r3, #1
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d016      	beq.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038b2:	f7fe fb37 	bl	8001f24 <HAL_GetTick>
 80038b6:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038b8:	e00b      	b.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80038ba:	f7fe fb33 	bl	8001f24 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	f241 3288 	movw	r2, #5000	; 0x1388
 80038c8:	4293      	cmp	r3, r2
 80038ca:	d902      	bls.n	80038d2 <HAL_RCCEx_PeriphCLKConfig+0x22a>
          {
            ret = HAL_TIMEOUT;
 80038cc:	2303      	movs	r3, #3
 80038ce:	74fb      	strb	r3, [r7, #19]
            break;
 80038d0:	e006      	b.n	80038e0 <HAL_RCCEx_PeriphCLKConfig+0x238>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80038d2:	4b0d      	ldr	r3, [pc, #52]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038d4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038d8:	f003 0302 	and.w	r3, r3, #2
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d0ec      	beq.n	80038ba <HAL_RCCEx_PeriphCLKConfig+0x212>
          }
        }
      }

      if(ret == HAL_OK)
 80038e0:	7cfb      	ldrb	r3, [r7, #19]
 80038e2:	2b00      	cmp	r3, #0
 80038e4:	d10c      	bne.n	8003900 <HAL_RCCEx_PeriphCLKConfig+0x258>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80038e6:	4b08      	ldr	r3, [pc, #32]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80038ec:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80038f0:	687b      	ldr	r3, [r7, #4]
 80038f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80038f6:	4904      	ldr	r1, [pc, #16]	; (8003908 <HAL_RCCEx_PeriphCLKConfig+0x260>)
 80038f8:	4313      	orrs	r3, r2
 80038fa:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 80038fe:	e009      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x26c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003900:	7cfb      	ldrb	r3, [r7, #19]
 8003902:	74bb      	strb	r3, [r7, #18]
 8003904:	e006      	b.n	8003914 <HAL_RCCEx_PeriphCLKConfig+0x26c>
 8003906:	bf00      	nop
 8003908:	40021000 	.word	0x40021000
 800390c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003910:	7cfb      	ldrb	r3, [r7, #19]
 8003912:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003914:	7c7b      	ldrb	r3, [r7, #17]
 8003916:	2b01      	cmp	r3, #1
 8003918:	d105      	bne.n	8003926 <HAL_RCCEx_PeriphCLKConfig+0x27e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800391a:	4b9e      	ldr	r3, [pc, #632]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800391c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800391e:	4a9d      	ldr	r2, [pc, #628]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003920:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003924:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	f003 0301 	and.w	r3, r3, #1
 800392e:	2b00      	cmp	r3, #0
 8003930:	d00a      	beq.n	8003948 <HAL_RCCEx_PeriphCLKConfig+0x2a0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003932:	4b98      	ldr	r3, [pc, #608]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003934:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003938:	f023 0203 	bic.w	r2, r3, #3
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003940:	4994      	ldr	r1, [pc, #592]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003942:	4313      	orrs	r3, r2
 8003944:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	f003 0302 	and.w	r3, r3, #2
 8003950:	2b00      	cmp	r3, #0
 8003952:	d00a      	beq.n	800396a <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003954:	4b8f      	ldr	r3, [pc, #572]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003956:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800395a:	f023 020c 	bic.w	r2, r3, #12
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003962:	498c      	ldr	r1, [pc, #560]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003964:	4313      	orrs	r3, r2
 8003966:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	f003 0304 	and.w	r3, r3, #4
 8003972:	2b00      	cmp	r3, #0
 8003974:	d00a      	beq.n	800398c <HAL_RCCEx_PeriphCLKConfig+0x2e4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003976:	4b87      	ldr	r3, [pc, #540]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003978:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800397c:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003984:	4983      	ldr	r1, [pc, #524]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003986:	4313      	orrs	r3, r2
 8003988:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0308 	and.w	r3, r3, #8
 8003994:	2b00      	cmp	r3, #0
 8003996:	d00a      	beq.n	80039ae <HAL_RCCEx_PeriphCLKConfig+0x306>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003998:	4b7e      	ldr	r3, [pc, #504]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 800399a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800399e:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039a6:	497b      	ldr	r1, [pc, #492]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039a8:	4313      	orrs	r3, r2
 80039aa:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	f003 0310 	and.w	r3, r3, #16
 80039b6:	2b00      	cmp	r3, #0
 80039b8:	d00a      	beq.n	80039d0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80039ba:	4b76      	ldr	r3, [pc, #472]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039c0:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80039c8:	4972      	ldr	r1, [pc, #456]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ca:	4313      	orrs	r3, r2
 80039cc:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	f003 0320 	and.w	r3, r3, #32
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d00a      	beq.n	80039f2 <HAL_RCCEx_PeriphCLKConfig+0x34a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80039dc:	4b6d      	ldr	r3, [pc, #436]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039de:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80039e2:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039ea:	496a      	ldr	r1, [pc, #424]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 80039ec:	4313      	orrs	r3, r2
 80039ee:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	681b      	ldr	r3, [r3, #0]
 80039f6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80039fa:	2b00      	cmp	r3, #0
 80039fc:	d00a      	beq.n	8003a14 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80039fe:	4b65      	ldr	r3, [pc, #404]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a00:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a04:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a0c:	4961      	ldr	r1, [pc, #388]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003a1c:	2b00      	cmp	r3, #0
 8003a1e:	d00a      	beq.n	8003a36 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8003a20:	4b5c      	ldr	r3, [pc, #368]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a26:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8003a2a:	687b      	ldr	r3, [r7, #4]
 8003a2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003a2e:	4959      	ldr	r1, [pc, #356]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a30:	4313      	orrs	r3, r2
 8003a32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003a3e:	2b00      	cmp	r3, #0
 8003a40:	d00a      	beq.n	8003a58 <HAL_RCCEx_PeriphCLKConfig+0x3b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003a42:	4b54      	ldr	r3, [pc, #336]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a44:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a48:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003a50:	4950      	ldr	r1, [pc, #320]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a52:	4313      	orrs	r3, r2
 8003a54:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d00a      	beq.n	8003a7a <HAL_RCCEx_PeriphCLKConfig+0x3d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003a64:	4b4b      	ldr	r3, [pc, #300]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a6a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a72:	4948      	ldr	r1, [pc, #288]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a74:	4313      	orrs	r3, r2
 8003a76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d00a      	beq.n	8003a9c <HAL_RCCEx_PeriphCLKConfig+0x3f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003a86:	4b43      	ldr	r3, [pc, #268]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a88:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003a8c:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003a94:	493f      	ldr	r1, [pc, #252]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003a96:	4313      	orrs	r3, r2
 8003a98:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	681b      	ldr	r3, [r3, #0]
 8003aa0:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003aa4:	2b00      	cmp	r3, #0
 8003aa6:	d028      	beq.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003aa8:	4b3a      	ldr	r3, [pc, #232]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aaa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003aae:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003ab2:	687b      	ldr	r3, [r7, #4]
 8003ab4:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ab6:	4937      	ldr	r1, [pc, #220]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ab8:	4313      	orrs	r3, r2
 8003aba:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ac2:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003ac6:	d106      	bne.n	8003ad6 <HAL_RCCEx_PeriphCLKConfig+0x42e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003ac8:	4b32      	ldr	r3, [pc, #200]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	4a31      	ldr	r2, [pc, #196]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003ace:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003ad2:	60d3      	str	r3, [r2, #12]
 8003ad4:	e011      	b.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003ada:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ade:	d10c      	bne.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x452>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	3304      	adds	r3, #4
 8003ae4:	2101      	movs	r1, #1
 8003ae6:	4618      	mov	r0, r3
 8003ae8:	f000 f8c8 	bl	8003c7c <RCCEx_PLLSAI1_Config>
 8003aec:	4603      	mov	r3, r0
 8003aee:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8003af0:	7cfb      	ldrb	r3, [r7, #19]
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	d001      	beq.n	8003afa <HAL_RCCEx_PeriphCLKConfig+0x452>
        {
          /* set overall return value */
          status = ret;
 8003af6:	7cfb      	ldrb	r3, [r7, #19]
 8003af8:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8003afa:	687b      	ldr	r3, [r7, #4]
 8003afc:	681b      	ldr	r3, [r3, #0]
 8003afe:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	d028      	beq.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8003b06:	4b23      	ldr	r3, [pc, #140]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b08:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b0c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b10:	687b      	ldr	r3, [r7, #4]
 8003b12:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b14:	491f      	ldr	r1, [pc, #124]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b16:	4313      	orrs	r3, r2
 8003b18:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b20:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b24:	d106      	bne.n	8003b34 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b26:	4b1b      	ldr	r3, [pc, #108]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b28:	68db      	ldr	r3, [r3, #12]
 8003b2a:	4a1a      	ldr	r2, [pc, #104]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b30:	60d3      	str	r3, [r2, #12]
 8003b32:	e011      	b.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003b38:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003b3c:	d10c      	bne.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	3304      	adds	r3, #4
 8003b42:	2101      	movs	r1, #1
 8003b44:	4618      	mov	r0, r3
 8003b46:	f000 f899 	bl	8003c7c <RCCEx_PLLSAI1_Config>
 8003b4a:	4603      	mov	r3, r0
 8003b4c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003b4e:	7cfb      	ldrb	r3, [r7, #19]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d001      	beq.n	8003b58 <HAL_RCCEx_PeriphCLKConfig+0x4b0>
      {
        /* set overall return value */
        status = ret;
 8003b54:	7cfb      	ldrb	r3, [r7, #19]
 8003b56:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d02b      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x514>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003b64:	4b0b      	ldr	r3, [pc, #44]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b66:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003b6a:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8003b6e:	687b      	ldr	r3, [r7, #4]
 8003b70:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b72:	4908      	ldr	r1, [pc, #32]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b74:	4313      	orrs	r3, r2
 8003b76:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b7e:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8003b82:	d109      	bne.n	8003b98 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003b84:	4b03      	ldr	r3, [pc, #12]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b86:	68db      	ldr	r3, [r3, #12]
 8003b88:	4a02      	ldr	r2, [pc, #8]	; (8003b94 <HAL_RCCEx_PeriphCLKConfig+0x4ec>)
 8003b8a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003b8e:	60d3      	str	r3, [r2, #12]
 8003b90:	e014      	b.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x514>
 8003b92:	bf00      	nop
 8003b94:	40021000 	.word	0x40021000
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b9c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003ba0:	d10c      	bne.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x514>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	3304      	adds	r3, #4
 8003ba6:	2101      	movs	r1, #1
 8003ba8:	4618      	mov	r0, r3
 8003baa:	f000 f867 	bl	8003c7c <RCCEx_PLLSAI1_Config>
 8003bae:	4603      	mov	r3, r0
 8003bb0:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bb2:	7cfb      	ldrb	r3, [r7, #19]
 8003bb4:	2b00      	cmp	r3, #0
 8003bb6:	d001      	beq.n	8003bbc <HAL_RCCEx_PeriphCLKConfig+0x514>
      {
        /* set overall return value */
        status = ret;
 8003bb8:	7cfb      	ldrb	r3, [r7, #19]
 8003bba:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003bc4:	2b00      	cmp	r3, #0
 8003bc6:	d02f      	beq.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x580>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8003bc8:	4b2b      	ldr	r3, [pc, #172]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bca:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003bce:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003bd6:	4928      	ldr	r1, [pc, #160]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003bd8:	4313      	orrs	r3, r2
 8003bda:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003be2:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003be6:	d10d      	bne.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x55c>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 8003be8:	687b      	ldr	r3, [r7, #4]
 8003bea:	3304      	adds	r3, #4
 8003bec:	2102      	movs	r1, #2
 8003bee:	4618      	mov	r0, r3
 8003bf0:	f000 f844 	bl	8003c7c <RCCEx_PLLSAI1_Config>
 8003bf4:	4603      	mov	r3, r0
 8003bf6:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003bf8:	7cfb      	ldrb	r3, [r7, #19]
 8003bfa:	2b00      	cmp	r3, #0
 8003bfc:	d014      	beq.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003bfe:	7cfb      	ldrb	r3, [r7, #19]
 8003c00:	74bb      	strb	r3, [r7, #18]
 8003c02:	e011      	b.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x580>
    }
#endif /* RCC_PLLSAI1_SUPPORT */

#if defined(STM32L471xx) || defined(STM32L475xx) || defined(STM32L476xx) || defined(STM32L485xx) || defined(STM32L486xx) || defined(STM32L496xx) || defined(STM32L4A6xx)

    else if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI2)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003c08:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8003c0c:	d10c      	bne.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x580>
    {
      /* PLLSAI2 input clock, parameters M, N & R configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_R_UPDATE);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	3320      	adds	r3, #32
 8003c12:	2102      	movs	r1, #2
 8003c14:	4618      	mov	r0, r3
 8003c16:	f000 f925 	bl	8003e64 <RCCEx_PLLSAI2_Config>
 8003c1a:	4603      	mov	r3, r0
 8003c1c:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8003c1e:	7cfb      	ldrb	r3, [r7, #19]
 8003c20:	2b00      	cmp	r3, #0
 8003c22:	d001      	beq.n	8003c28 <HAL_RCCEx_PeriphCLKConfig+0x580>
      {
        /* set overall return value */
        status = ret;
 8003c24:	7cfb      	ldrb	r3, [r7, #19]
 8003c26:	74bb      	strb	r3, [r7, #18]
#endif /* !STM32L412xx && !STM32L422xx */

#if defined(SWPMI1)

  /*-------------------------- SWPMI1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d00a      	beq.n	8003c4a <HAL_RCCEx_PeriphCLKConfig+0x5a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 8003c34:	4b10      	ldr	r3, [pc, #64]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c36:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c3a:	f023 4280 	bic.w	r2, r3, #1073741824	; 0x40000000
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8003c42:	490d      	ldr	r1, [pc, #52]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c44:	4313      	orrs	r3, r2
 8003c46:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	681b      	ldr	r3, [r3, #0]
 8003c4e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d00b      	beq.n	8003c6e <HAL_RCCEx_PeriphCLKConfig+0x5c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8003c56:	4b08      	ldr	r3, [pc, #32]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c58:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8003c5c:	f023 4200 	bic.w	r2, r3, #2147483648	; 0x80000000
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c66:	4904      	ldr	r1, [pc, #16]	; (8003c78 <HAL_RCCEx_PeriphCLKConfig+0x5d0>)
 8003c68:	4313      	orrs	r3, r2
 8003c6a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 8003c6e:	7cbb      	ldrb	r3, [r7, #18]
}
 8003c70:	4618      	mov	r0, r3
 8003c72:	3718      	adds	r7, #24
 8003c74:	46bd      	mov	sp, r7
 8003c76:	bd80      	pop	{r7, pc}
 8003c78:	40021000 	.word	0x40021000

08003c7c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 8003c7c:	b580      	push	{r7, lr}
 8003c7e:	b084      	sub	sp, #16
 8003c80:	af00      	add	r7, sp, #0
 8003c82:	6078      	str	r0, [r7, #4]
 8003c84:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003c86:	2300      	movs	r3, #0
 8003c88:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003c8a:	4b75      	ldr	r3, [pc, #468]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c8c:	68db      	ldr	r3, [r3, #12]
 8003c8e:	f003 0303 	and.w	r3, r3, #3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d018      	beq.n	8003cc8 <RCCEx_PLLSAI1_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8003c96:	4b72      	ldr	r3, [pc, #456]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003c98:	68db      	ldr	r3, [r3, #12]
 8003c9a:	f003 0203 	and.w	r2, r3, #3
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	429a      	cmp	r2, r3
 8003ca4:	d10d      	bne.n	8003cc2 <RCCEx_PLLSAI1_Config+0x46>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
       ||
 8003caa:	2b00      	cmp	r3, #0
 8003cac:	d009      	beq.n	8003cc2 <RCCEx_PLLSAI1_Config+0x46>
#if !defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
 8003cae:	4b6c      	ldr	r3, [pc, #432]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cb0:	68db      	ldr	r3, [r3, #12]
 8003cb2:	091b      	lsrs	r3, r3, #4
 8003cb4:	f003 0307 	and.w	r3, r3, #7
 8003cb8:	1c5a      	adds	r2, r3, #1
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	685b      	ldr	r3, [r3, #4]
       ||
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d047      	beq.n	8003d52 <RCCEx_PLLSAI1_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003cc2:	2301      	movs	r3, #1
 8003cc4:	73fb      	strb	r3, [r7, #15]
 8003cc6:	e044      	b.n	8003d52 <RCCEx_PLLSAI1_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	2b03      	cmp	r3, #3
 8003cce:	d018      	beq.n	8003d02 <RCCEx_PLLSAI1_Config+0x86>
 8003cd0:	2b03      	cmp	r3, #3
 8003cd2:	d825      	bhi.n	8003d20 <RCCEx_PLLSAI1_Config+0xa4>
 8003cd4:	2b01      	cmp	r3, #1
 8003cd6:	d002      	beq.n	8003cde <RCCEx_PLLSAI1_Config+0x62>
 8003cd8:	2b02      	cmp	r3, #2
 8003cda:	d009      	beq.n	8003cf0 <RCCEx_PLLSAI1_Config+0x74>
 8003cdc:	e020      	b.n	8003d20 <RCCEx_PLLSAI1_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003cde:	4b60      	ldr	r3, [pc, #384]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	f003 0302 	and.w	r3, r3, #2
 8003ce6:	2b00      	cmp	r3, #0
 8003ce8:	d11d      	bne.n	8003d26 <RCCEx_PLLSAI1_Config+0xaa>
      {
        status = HAL_ERROR;
 8003cea:	2301      	movs	r3, #1
 8003cec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003cee:	e01a      	b.n	8003d26 <RCCEx_PLLSAI1_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003cf0:	4b5b      	ldr	r3, [pc, #364]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d116      	bne.n	8003d2a <RCCEx_PLLSAI1_Config+0xae>
      {
        status = HAL_ERROR;
 8003cfc:	2301      	movs	r3, #1
 8003cfe:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d00:	e013      	b.n	8003d2a <RCCEx_PLLSAI1_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003d02:	4b57      	ldr	r3, [pc, #348]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d04:	681b      	ldr	r3, [r3, #0]
 8003d06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d10f      	bne.n	8003d2e <RCCEx_PLLSAI1_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003d0e:	4b54      	ldr	r3, [pc, #336]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d10:	681b      	ldr	r3, [r3, #0]
 8003d12:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d109      	bne.n	8003d2e <RCCEx_PLLSAI1_Config+0xb2>
        {
          status = HAL_ERROR;
 8003d1a:	2301      	movs	r3, #1
 8003d1c:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003d1e:	e006      	b.n	8003d2e <RCCEx_PLLSAI1_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003d20:	2301      	movs	r3, #1
 8003d22:	73fb      	strb	r3, [r7, #15]
      break;
 8003d24:	e004      	b.n	8003d30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d26:	bf00      	nop
 8003d28:	e002      	b.n	8003d30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d2a:	bf00      	nop
 8003d2c:	e000      	b.n	8003d30 <RCCEx_PLLSAI1_Config+0xb4>
      break;
 8003d2e:	bf00      	nop
    }

    if(status == HAL_OK)
 8003d30:	7bfb      	ldrb	r3, [r7, #15]
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d10d      	bne.n	8003d52 <RCCEx_PLLSAI1_Config+0xd6>
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
#else
      /* Set PLLSAI1 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003d36:	4b4a      	ldr	r3, [pc, #296]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	6819      	ldr	r1, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	3b01      	subs	r3, #1
 8003d48:	011b      	lsls	r3, r3, #4
 8003d4a:	430b      	orrs	r3, r1
 8003d4c:	4944      	ldr	r1, [pc, #272]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d4e:	4313      	orrs	r3, r2
 8003d50:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003d52:	7bfb      	ldrb	r3, [r7, #15]
 8003d54:	2b00      	cmp	r3, #0
 8003d56:	d17d      	bne.n	8003e54 <RCCEx_PLLSAI1_Config+0x1d8>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 8003d58:	4b41      	ldr	r3, [pc, #260]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	4a40      	ldr	r2, [pc, #256]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d5e:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8003d62:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003d64:	f7fe f8de 	bl	8001f24 <HAL_GetTick>
 8003d68:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d6a:	e009      	b.n	8003d80 <RCCEx_PLLSAI1_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003d6c:	f7fe f8da 	bl	8001f24 <HAL_GetTick>
 8003d70:	4602      	mov	r2, r0
 8003d72:	68bb      	ldr	r3, [r7, #8]
 8003d74:	1ad3      	subs	r3, r2, r3
 8003d76:	2b02      	cmp	r3, #2
 8003d78:	d902      	bls.n	8003d80 <RCCEx_PLLSAI1_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003d7a:	2303      	movs	r3, #3
 8003d7c:	73fb      	strb	r3, [r7, #15]
        break;
 8003d7e:	e005      	b.n	8003d8c <RCCEx_PLLSAI1_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8003d80:	4b37      	ldr	r3, [pc, #220]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d82:	681b      	ldr	r3, [r3, #0]
 8003d84:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003d88:	2b00      	cmp	r3, #0
 8003d8a:	d1ef      	bne.n	8003d6c <RCCEx_PLLSAI1_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003d8c:	7bfb      	ldrb	r3, [r7, #15]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d160      	bne.n	8003e54 <RCCEx_PLLSAI1_Config+0x1d8>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d111      	bne.n	8003dbc <RCCEx_PLLSAI1_Config+0x140>
        MODIFY_REG(RCC->PLLSAI1CFGR,
                   RCC_PLLSAI1CFGR_PLLSAI1N | RCC_PLLSAI1CFGR_PLLSAI1PDIV,
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (PllSai1->PLLSAI1P << RCC_PLLSAI1CFGR_PLLSAI1PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003d98:	4b31      	ldr	r3, [pc, #196]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003d9a:	691b      	ldr	r3, [r3, #16]
 8003d9c:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003da0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003da4:	687a      	ldr	r2, [r7, #4]
 8003da6:	6892      	ldr	r2, [r2, #8]
 8003da8:	0211      	lsls	r1, r2, #8
 8003daa:	687a      	ldr	r2, [r7, #4]
 8003dac:	68d2      	ldr	r2, [r2, #12]
 8003dae:	0912      	lsrs	r2, r2, #4
 8003db0:	0452      	lsls	r2, r2, #17
 8003db2:	430a      	orrs	r2, r1
 8003db4:	492a      	ldr	r1, [pc, #168]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003db6:	4313      	orrs	r3, r2
 8003db8:	610b      	str	r3, [r1, #16]
 8003dba:	e027      	b.n	8003e0c <RCCEx_PLLSAI1_Config+0x190>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	2b01      	cmp	r3, #1
 8003dc0:	d112      	bne.n	8003de8 <RCCEx_PLLSAI1_Config+0x16c>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1Q >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1Q_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003dc2:	4b27      	ldr	r3, [pc, #156]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dc4:	691b      	ldr	r3, [r3, #16]
 8003dc6:	f423 03c0 	bic.w	r3, r3, #6291456	; 0x600000
 8003dca:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003dce:	687a      	ldr	r2, [r7, #4]
 8003dd0:	6892      	ldr	r2, [r2, #8]
 8003dd2:	0211      	lsls	r1, r2, #8
 8003dd4:	687a      	ldr	r2, [r7, #4]
 8003dd6:	6912      	ldr	r2, [r2, #16]
 8003dd8:	0852      	lsrs	r2, r2, #1
 8003dda:	3a01      	subs	r2, #1
 8003ddc:	0552      	lsls	r2, r2, #21
 8003dde:	430a      	orrs	r2, r1
 8003de0:	491f      	ldr	r1, [pc, #124]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003de2:	4313      	orrs	r3, r2
 8003de4:	610b      	str	r3, [r1, #16]
 8003de6:	e011      	b.n	8003e0c <RCCEx_PLLSAI1_Config+0x190>
                   (PllSai1->PLLSAI1N << RCC_PLLSAI1CFGR_PLLSAI1N_Pos) |
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos) |
                   ((PllSai1->PLLSAI1M - 1U) << RCC_PLLSAI1CFGR_PLLSAI1M_Pos));
#else
        /* Configure the PLLSAI1 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 8003de8:	4b1d      	ldr	r3, [pc, #116]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003dea:	691b      	ldr	r3, [r3, #16]
 8003dec:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003df0:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003df4:	687a      	ldr	r2, [r7, #4]
 8003df6:	6892      	ldr	r2, [r2, #8]
 8003df8:	0211      	lsls	r1, r2, #8
 8003dfa:	687a      	ldr	r2, [r7, #4]
 8003dfc:	6952      	ldr	r2, [r2, #20]
 8003dfe:	0852      	lsrs	r2, r2, #1
 8003e00:	3a01      	subs	r2, #1
 8003e02:	0652      	lsls	r2, r2, #25
 8003e04:	430a      	orrs	r2, r1
 8003e06:	4916      	ldr	r1, [pc, #88]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e08:	4313      	orrs	r3, r2
 8003e0a:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 8003e0c:	4b14      	ldr	r3, [pc, #80]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	4a13      	ldr	r2, [pc, #76]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e12:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 8003e16:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003e18:	f7fe f884 	bl	8001f24 <HAL_GetTick>
 8003e1c:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e1e:	e009      	b.n	8003e34 <RCCEx_PLLSAI1_Config+0x1b8>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8003e20:	f7fe f880 	bl	8001f24 <HAL_GetTick>
 8003e24:	4602      	mov	r2, r0
 8003e26:	68bb      	ldr	r3, [r7, #8]
 8003e28:	1ad3      	subs	r3, r2, r3
 8003e2a:	2b02      	cmp	r3, #2
 8003e2c:	d902      	bls.n	8003e34 <RCCEx_PLLSAI1_Config+0x1b8>
        {
          status = HAL_TIMEOUT;
 8003e2e:	2303      	movs	r3, #3
 8003e30:	73fb      	strb	r3, [r7, #15]
          break;
 8003e32:	e005      	b.n	8003e40 <RCCEx_PLLSAI1_Config+0x1c4>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8003e34:	4b0a      	ldr	r3, [pc, #40]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e36:	681b      	ldr	r3, [r3, #0]
 8003e38:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8003e3c:	2b00      	cmp	r3, #0
 8003e3e:	d0ef      	beq.n	8003e20 <RCCEx_PLLSAI1_Config+0x1a4>
        }
      }

      if(status == HAL_OK)
 8003e40:	7bfb      	ldrb	r3, [r7, #15]
 8003e42:	2b00      	cmp	r3, #0
 8003e44:	d106      	bne.n	8003e54 <RCCEx_PLLSAI1_Config+0x1d8>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 8003e46:	4b06      	ldr	r3, [pc, #24]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e48:	691a      	ldr	r2, [r3, #16]
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	699b      	ldr	r3, [r3, #24]
 8003e4e:	4904      	ldr	r1, [pc, #16]	; (8003e60 <RCCEx_PLLSAI1_Config+0x1e4>)
 8003e50:	4313      	orrs	r3, r2
 8003e52:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8003e54:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e56:	4618      	mov	r0, r3
 8003e58:	3710      	adds	r7, #16
 8003e5a:	46bd      	mov	sp, r7
 8003e5c:	bd80      	pop	{r7, pc}
 8003e5e:	bf00      	nop
 8003e60:	40021000 	.word	0x40021000

08003e64 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8003e64:	b580      	push	{r7, lr}
 8003e66:	b084      	sub	sp, #16
 8003e68:	af00      	add	r7, sp, #0
 8003e6a:	6078      	str	r0, [r7, #4]
 8003e6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8003e6e:	2300      	movs	r3, #0
 8003e70:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8003e72:	4b6a      	ldr	r3, [pc, #424]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e74:	68db      	ldr	r3, [r3, #12]
 8003e76:	f003 0303 	and.w	r3, r3, #3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d018      	beq.n	8003eb0 <RCCEx_PLLSAI2_Config+0x4c>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 8003e7e:	4b67      	ldr	r3, [pc, #412]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e80:	68db      	ldr	r3, [r3, #12]
 8003e82:	f003 0203 	and.w	r2, r3, #3
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	681b      	ldr	r3, [r3, #0]
 8003e8a:	429a      	cmp	r2, r3
 8003e8c:	d10d      	bne.n	8003eaa <RCCEx_PLLSAI2_Config+0x46>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	681b      	ldr	r3, [r3, #0]
       ||
 8003e92:	2b00      	cmp	r3, #0
 8003e94:	d009      	beq.n	8003eaa <RCCEx_PLLSAI2_Config+0x46>
#if !defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
 8003e96:	4b61      	ldr	r3, [pc, #388]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003e98:	68db      	ldr	r3, [r3, #12]
 8003e9a:	091b      	lsrs	r3, r3, #4
 8003e9c:	f003 0307 	and.w	r3, r3, #7
 8003ea0:	1c5a      	adds	r2, r3, #1
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	685b      	ldr	r3, [r3, #4]
       ||
 8003ea6:	429a      	cmp	r2, r3
 8003ea8:	d047      	beq.n	8003f3a <RCCEx_PLLSAI2_Config+0xd6>
#endif
      )
    {
      status = HAL_ERROR;
 8003eaa:	2301      	movs	r3, #1
 8003eac:	73fb      	strb	r3, [r7, #15]
 8003eae:	e044      	b.n	8003f3a <RCCEx_PLLSAI2_Config+0xd6>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	2b03      	cmp	r3, #3
 8003eb6:	d018      	beq.n	8003eea <RCCEx_PLLSAI2_Config+0x86>
 8003eb8:	2b03      	cmp	r3, #3
 8003eba:	d825      	bhi.n	8003f08 <RCCEx_PLLSAI2_Config+0xa4>
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d002      	beq.n	8003ec6 <RCCEx_PLLSAI2_Config+0x62>
 8003ec0:	2b02      	cmp	r3, #2
 8003ec2:	d009      	beq.n	8003ed8 <RCCEx_PLLSAI2_Config+0x74>
 8003ec4:	e020      	b.n	8003f08 <RCCEx_PLLSAI2_Config+0xa4>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 8003ec6:	4b55      	ldr	r3, [pc, #340]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	f003 0302 	and.w	r3, r3, #2
 8003ece:	2b00      	cmp	r3, #0
 8003ed0:	d11d      	bne.n	8003f0e <RCCEx_PLLSAI2_Config+0xaa>
      {
        status = HAL_ERROR;
 8003ed2:	2301      	movs	r3, #1
 8003ed4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ed6:	e01a      	b.n	8003f0e <RCCEx_PLLSAI2_Config+0xaa>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 8003ed8:	4b50      	ldr	r3, [pc, #320]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003ee0:	2b00      	cmp	r3, #0
 8003ee2:	d116      	bne.n	8003f12 <RCCEx_PLLSAI2_Config+0xae>
      {
        status = HAL_ERROR;
 8003ee4:	2301      	movs	r3, #1
 8003ee6:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003ee8:	e013      	b.n	8003f12 <RCCEx_PLLSAI2_Config+0xae>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 8003eea:	4b4c      	ldr	r3, [pc, #304]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef2:	2b00      	cmp	r3, #0
 8003ef4:	d10f      	bne.n	8003f16 <RCCEx_PLLSAI2_Config+0xb2>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 8003ef6:	4b49      	ldr	r3, [pc, #292]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d109      	bne.n	8003f16 <RCCEx_PLLSAI2_Config+0xb2>
        {
          status = HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8003f06:	e006      	b.n	8003f16 <RCCEx_PLLSAI2_Config+0xb2>
    default:
      status = HAL_ERROR;
 8003f08:	2301      	movs	r3, #1
 8003f0a:	73fb      	strb	r3, [r7, #15]
      break;
 8003f0c:	e004      	b.n	8003f18 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f0e:	bf00      	nop
 8003f10:	e002      	b.n	8003f18 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f12:	bf00      	nop
 8003f14:	e000      	b.n	8003f18 <RCCEx_PLLSAI2_Config+0xb4>
      break;
 8003f16:	bf00      	nop
    }

    if(status == HAL_OK)
 8003f18:	7bfb      	ldrb	r3, [r7, #15]
 8003f1a:	2b00      	cmp	r3, #0
 8003f1c:	d10d      	bne.n	8003f3a <RCCEx_PLLSAI2_Config+0xd6>
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
#else
      /* Set PLLSAI2 clock source and divider M */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
 8003f1e:	4b3f      	ldr	r3, [pc, #252]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f20:	68db      	ldr	r3, [r3, #12]
 8003f22:	f023 0273 	bic.w	r2, r3, #115	; 0x73
 8003f26:	687b      	ldr	r3, [r7, #4]
 8003f28:	6819      	ldr	r1, [r3, #0]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	3b01      	subs	r3, #1
 8003f30:	011b      	lsls	r3, r3, #4
 8003f32:	430b      	orrs	r3, r1
 8003f34:	4939      	ldr	r1, [pc, #228]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f36:	4313      	orrs	r3, r2
 8003f38:	60cb      	str	r3, [r1, #12]
#endif
    }
  }

  if(status == HAL_OK)
 8003f3a:	7bfb      	ldrb	r3, [r7, #15]
 8003f3c:	2b00      	cmp	r3, #0
 8003f3e:	d167      	bne.n	8004010 <RCCEx_PLLSAI2_Config+0x1ac>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8003f40:	4b36      	ldr	r3, [pc, #216]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	4a35      	ldr	r2, [pc, #212]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f46:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003f4a:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f4c:	f7fd ffea 	bl	8001f24 <HAL_GetTick>
 8003f50:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f52:	e009      	b.n	8003f68 <RCCEx_PLLSAI2_Config+0x104>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003f54:	f7fd ffe6 	bl	8001f24 <HAL_GetTick>
 8003f58:	4602      	mov	r2, r0
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	1ad3      	subs	r3, r2, r3
 8003f5e:	2b02      	cmp	r3, #2
 8003f60:	d902      	bls.n	8003f68 <RCCEx_PLLSAI2_Config+0x104>
      {
        status = HAL_TIMEOUT;
 8003f62:	2303      	movs	r3, #3
 8003f64:	73fb      	strb	r3, [r7, #15]
        break;
 8003f66:	e005      	b.n	8003f74 <RCCEx_PLLSAI2_Config+0x110>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8003f68:	4b2c      	ldr	r3, [pc, #176]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f6a:	681b      	ldr	r3, [r3, #0]
 8003f6c:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d1ef      	bne.n	8003f54 <RCCEx_PLLSAI2_Config+0xf0>
      }
    }

    if(status == HAL_OK)
 8003f74:	7bfb      	ldrb	r3, [r7, #15]
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d14a      	bne.n	8004010 <RCCEx_PLLSAI2_Config+0x1ac>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8003f7a:	683b      	ldr	r3, [r7, #0]
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	d111      	bne.n	8003fa4 <RCCEx_PLLSAI2_Config+0x140>
        MODIFY_REG(RCC->PLLSAI2CFGR,
                   RCC_PLLSAI2CFGR_PLLSAI2N | RCC_PLLSAI2CFGR_PLLSAI2PDIV,
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (PllSai2->PLLSAI2P << RCC_PLLSAI2CFGR_PLLSAI2PDIV_Pos));
#else
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003f80:	4b26      	ldr	r3, [pc, #152]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f82:	695b      	ldr	r3, [r3, #20]
 8003f84:	f423 331f 	bic.w	r3, r3, #162816	; 0x27c00
 8003f88:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f8c:	687a      	ldr	r2, [r7, #4]
 8003f8e:	6892      	ldr	r2, [r2, #8]
 8003f90:	0211      	lsls	r1, r2, #8
 8003f92:	687a      	ldr	r2, [r7, #4]
 8003f94:	68d2      	ldr	r2, [r2, #12]
 8003f96:	0912      	lsrs	r2, r2, #4
 8003f98:	0452      	lsls	r2, r2, #17
 8003f9a:	430a      	orrs	r2, r1
 8003f9c:	491f      	ldr	r1, [pc, #124]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003f9e:	4313      	orrs	r3, r2
 8003fa0:	614b      	str	r3, [r1, #20]
 8003fa2:	e011      	b.n	8003fc8 <RCCEx_PLLSAI2_Config+0x164>
                   (PllSai2->PLLSAI2N << RCC_PLLSAI2CFGR_PLLSAI2N_Pos) |
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos) |
                   ((PllSai2->PLLSAI2M - 1U) << RCC_PLLSAI2CFGR_PLLSAI2M_Pos));
#else
        /* Configure the PLLSAI2 Division factor R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8003fa4:	4b1d      	ldr	r3, [pc, #116]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fa6:	695b      	ldr	r3, [r3, #20]
 8003fa8:	f023 63c0 	bic.w	r3, r3, #100663296	; 0x6000000
 8003fac:	f423 43fe 	bic.w	r3, r3, #32512	; 0x7f00
 8003fb0:	687a      	ldr	r2, [r7, #4]
 8003fb2:	6892      	ldr	r2, [r2, #8]
 8003fb4:	0211      	lsls	r1, r2, #8
 8003fb6:	687a      	ldr	r2, [r7, #4]
 8003fb8:	6912      	ldr	r2, [r2, #16]
 8003fba:	0852      	lsrs	r2, r2, #1
 8003fbc:	3a01      	subs	r2, #1
 8003fbe:	0652      	lsls	r2, r2, #25
 8003fc0:	430a      	orrs	r2, r1
 8003fc2:	4916      	ldr	r1, [pc, #88]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 8003fc8:	4b14      	ldr	r3, [pc, #80]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fca:	681b      	ldr	r3, [r3, #0]
 8003fcc:	4a13      	ldr	r2, [pc, #76]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003fce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003fd2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003fd4:	f7fd ffa6 	bl	8001f24 <HAL_GetTick>
 8003fd8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003fda:	e009      	b.n	8003ff0 <RCCEx_PLLSAI2_Config+0x18c>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8003fdc:	f7fd ffa2 	bl	8001f24 <HAL_GetTick>
 8003fe0:	4602      	mov	r2, r0
 8003fe2:	68bb      	ldr	r3, [r7, #8]
 8003fe4:	1ad3      	subs	r3, r2, r3
 8003fe6:	2b02      	cmp	r3, #2
 8003fe8:	d902      	bls.n	8003ff0 <RCCEx_PLLSAI2_Config+0x18c>
        {
          status = HAL_TIMEOUT;
 8003fea:	2303      	movs	r3, #3
 8003fec:	73fb      	strb	r3, [r7, #15]
          break;
 8003fee:	e005      	b.n	8003ffc <RCCEx_PLLSAI2_Config+0x198>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8003ff0:	4b0a      	ldr	r3, [pc, #40]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d0ef      	beq.n	8003fdc <RCCEx_PLLSAI2_Config+0x178>
        }
      }

      if(status == HAL_OK)
 8003ffc:	7bfb      	ldrb	r3, [r7, #15]
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d106      	bne.n	8004010 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8004002:	4b06      	ldr	r3, [pc, #24]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 8004004:	695a      	ldr	r2, [r3, #20]
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	695b      	ldr	r3, [r3, #20]
 800400a:	4904      	ldr	r1, [pc, #16]	; (800401c <RCCEx_PLLSAI2_Config+0x1b8>)
 800400c:	4313      	orrs	r3, r2
 800400e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8004010:	7bfb      	ldrb	r3, [r7, #15]
}
 8004012:	4618      	mov	r0, r3
 8004014:	3710      	adds	r7, #16
 8004016:	46bd      	mov	sp, r7
 8004018:	bd80      	pop	{r7, pc}
 800401a:	bf00      	nop
 800401c:	40021000 	.word	0x40021000

08004020 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b084      	sub	sp, #16
 8004024:	af00      	add	r7, sp, #0
 8004026:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004028:	2301      	movs	r3, #1
 800402a:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d06c      	beq.n	800410c <HAL_RTC_Init+0xec>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else /* #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1) */
    if (hrtc->State == HAL_RTC_STATE_RESET)
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8004038:	b2db      	uxtb	r3, r3
 800403a:	2b00      	cmp	r3, #0
 800403c:	d106      	bne.n	800404c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	2200      	movs	r2, #0
 8004042:	f883 2020 	strb.w	r2, [r3, #32]

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8004046:	6878      	ldr	r0, [r7, #4]
 8004048:	f7fc ff38 	bl	8000ebc <HAL_RTC_MspInit>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
    /* Process TAMP ip offset from RTC one */
    hrtc->TampOffset = (TAMP_BASE - RTC_BASE);
#endif
    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800404c:	687b      	ldr	r3, [r7, #4]
 800404e:	2202      	movs	r2, #2
 8004050:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	22ca      	movs	r2, #202	; 0xca
 800405a:	625a      	str	r2, [r3, #36]	; 0x24
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	681b      	ldr	r3, [r3, #0]
 8004060:	2253      	movs	r2, #83	; 0x53
 8004062:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8004064:	6878      	ldr	r0, [r7, #4]
 8004066:	f000 f9a0 	bl	80043aa <RTC_EnterInitMode>
 800406a:	4603      	mov	r3, r0
 800406c:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800406e:	7bfb      	ldrb	r3, [r7, #15]
 8004070:	2b00      	cmp	r3, #0
 8004072:	d14b      	bne.n	800410c <HAL_RTC_Init+0xec>
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
      /* Clear RTC_CR FMT, OSEL, POL and TAMPOE Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE);
#else
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	689b      	ldr	r3, [r3, #8]
 800407a:	687a      	ldr	r2, [r7, #4]
 800407c:	6812      	ldr	r2, [r2, #0]
 800407e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8004082:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004086:	6093      	str	r3, [r2, #8]
#endif
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	681b      	ldr	r3, [r3, #0]
 800408c:	6899      	ldr	r1, [r3, #8]
 800408e:	687b      	ldr	r3, [r7, #4]
 8004090:	685a      	ldr	r2, [r3, #4]
 8004092:	687b      	ldr	r3, [r7, #4]
 8004094:	691b      	ldr	r3, [r3, #16]
 8004096:	431a      	orrs	r2, r3
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	699b      	ldr	r3, [r3, #24]
 800409c:	431a      	orrs	r2, r3
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	430a      	orrs	r2, r1
 80040a4:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (hrtc->Init.SynchPrediv);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	681b      	ldr	r3, [r3, #0]
 80040aa:	687a      	ldr	r2, [r7, #4]
 80040ac:	68d2      	ldr	r2, [r2, #12]
 80040ae:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	6919      	ldr	r1, [r3, #16]
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	689b      	ldr	r3, [r3, #8]
 80040ba:	041a      	lsls	r2, r3, #16
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	681b      	ldr	r3, [r3, #0]
 80040c0:	430a      	orrs	r2, r1
 80040c2:	611a      	str	r2, [r3, #16]
      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
#endif

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 80040c4:	6878      	ldr	r0, [r7, #4]
 80040c6:	f000 f9a3 	bl	8004410 <RTC_ExitInitMode>
 80040ca:	4603      	mov	r3, r0
 80040cc:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 80040ce:	7bfb      	ldrb	r3, [r7, #15]
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d11b      	bne.n	800410c <HAL_RTC_Init+0xec>
      {
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
        hrtc->Instance->CR &= ~(RTC_CR_TAMPALRM_PU | RTC_CR_TAMPALRM_TYPE | RTC_CR_OUT2EN);
        hrtc->Instance->CR |= (hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
#else
        hrtc->Instance->OR &= ~(RTC_OR_ALARMOUTTYPE | RTC_OR_OUT_RMP);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	681b      	ldr	r3, [r3, #0]
 80040de:	f022 0203 	bic.w	r2, r2, #3
 80040e2:	64da      	str	r2, [r3, #76]	; 0x4c
        hrtc->Instance->OR |= (hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	6cd9      	ldr	r1, [r3, #76]	; 0x4c
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	69da      	ldr	r2, [r3, #28]
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	695b      	ldr	r3, [r3, #20]
 80040f2:	431a      	orrs	r2, r3
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	681b      	ldr	r3, [r3, #0]
 80040f8:	430a      	orrs	r2, r1
 80040fa:	64da      	str	r2, [r3, #76]	; 0x4c
#endif

        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	22ff      	movs	r2, #255	; 0xff
 8004102:	625a      	str	r2, [r3, #36]	; 0x24

          hrtc->State = HAL_RTC_STATE_READY;
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	2201      	movs	r2, #1
 8004108:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      }
    }
  }

  return status;
 800410c:	7bfb      	ldrb	r3, [r7, #15]
}
 800410e:	4618      	mov	r0, r3
 8004110:	3710      	adds	r7, #16
 8004112:	46bd      	mov	sp, r7
 8004114:	bd80      	pop	{r7, pc}

08004116 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8004116:	b590      	push	{r4, r7, lr}
 8004118:	b087      	sub	sp, #28
 800411a:	af00      	add	r7, sp, #0
 800411c:	60f8      	str	r0, [r7, #12]
 800411e:	60b9      	str	r1, [r7, #8]
 8004120:	607a      	str	r2, [r7, #4]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8004122:	68fb      	ldr	r3, [r7, #12]
 8004124:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004128:	2b01      	cmp	r3, #1
 800412a:	d101      	bne.n	8004130 <HAL_RTC_SetTime+0x1a>
 800412c:	2302      	movs	r3, #2
 800412e:	e08b      	b.n	8004248 <HAL_RTC_SetTime+0x132>
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	2201      	movs	r2, #1
 8004134:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004138:	68fb      	ldr	r3, [r7, #12]
 800413a:	2202      	movs	r2, #2
 800413c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8004140:	68fb      	ldr	r3, [r7, #12]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	22ca      	movs	r2, #202	; 0xca
 8004146:	625a      	str	r2, [r3, #36]	; 0x24
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	681b      	ldr	r3, [r3, #0]
 800414c:	2253      	movs	r2, #83	; 0x53
 800414e:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8004150:	68f8      	ldr	r0, [r7, #12]
 8004152:	f000 f92a 	bl	80043aa <RTC_EnterInitMode>
 8004156:	4603      	mov	r3, r0
 8004158:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 800415a:	7cfb      	ldrb	r3, [r7, #19]
 800415c:	2b00      	cmp	r3, #0
 800415e:	d163      	bne.n	8004228 <HAL_RTC_SetTime+0x112>
  {
    if (Format == RTC_FORMAT_BIN)
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	2b00      	cmp	r3, #0
 8004164:	d126      	bne.n	80041b4 <HAL_RTC_SetTime+0x9e>
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8004166:	68fb      	ldr	r3, [r7, #12]
 8004168:	681b      	ldr	r3, [r3, #0]
 800416a:	689b      	ldr	r3, [r3, #8]
 800416c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004170:	2b00      	cmp	r3, #0
 8004172:	d102      	bne.n	800417a <HAL_RTC_SetTime+0x64>
        assert_param(IS_RTC_HOUR12(sTime->Hours));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 8004174:	68bb      	ldr	r3, [r7, #8]
 8004176:	2200      	movs	r2, #0
 8004178:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(sTime->Hours));
      }
      assert_param(IS_RTC_MINUTES(sTime->Minutes));
      assert_param(IS_RTC_SECONDS(sTime->Seconds));

      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 800417a:	68bb      	ldr	r3, [r7, #8]
 800417c:	781b      	ldrb	r3, [r3, #0]
 800417e:	4618      	mov	r0, r3
 8004180:	f000 f984 	bl	800448c <RTC_ByteToBcd2>
 8004184:	4603      	mov	r3, r0
 8004186:	041c      	lsls	r4, r3, #16
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 8004188:	68bb      	ldr	r3, [r7, #8]
 800418a:	785b      	ldrb	r3, [r3, #1]
 800418c:	4618      	mov	r0, r3
 800418e:	f000 f97d 	bl	800448c <RTC_ByteToBcd2>
 8004192:	4603      	mov	r3, r0
 8004194:	021b      	lsls	r3, r3, #8
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 8004196:	431c      	orrs	r4, r3
                          ((uint32_t)RTC_ByteToBcd2(sTime->Seconds) << RTC_TR_SU_Pos) | \
 8004198:	68bb      	ldr	r3, [r7, #8]
 800419a:	789b      	ldrb	r3, [r3, #2]
 800419c:	4618      	mov	r0, r3
 800419e:	f000 f975 	bl	800448c <RTC_ByteToBcd2>
 80041a2:	4603      	mov	r3, r0
                          ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80041a4:	ea44 0203 	orr.w	r2, r4, r3
                          (((uint32_t)sTime->TimeFormat) << RTC_TR_PM_Pos));
 80041a8:	68bb      	ldr	r3, [r7, #8]
 80041aa:	78db      	ldrb	r3, [r3, #3]
 80041ac:	059b      	lsls	r3, r3, #22
      tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << RTC_TR_HU_Pos) | \
 80041ae:	4313      	orrs	r3, r2
 80041b0:	617b      	str	r3, [r7, #20]
 80041b2:	e018      	b.n	80041e6 <HAL_RTC_SetTime+0xd0>
    }
    else
    {
      if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	681b      	ldr	r3, [r3, #0]
 80041b8:	689b      	ldr	r3, [r3, #8]
 80041ba:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d102      	bne.n	80041c8 <HAL_RTC_SetTime+0xb2>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
      }
      else
      {
        sTime->TimeFormat = 0x00U;
 80041c2:	68bb      	ldr	r3, [r7, #8]
 80041c4:	2200      	movs	r2, #0
 80041c6:	70da      	strb	r2, [r3, #3]
        assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
      }
      assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
      assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80041c8:	68bb      	ldr	r3, [r7, #8]
 80041ca:	781b      	ldrb	r3, [r3, #0]
 80041cc:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80041ce:	68bb      	ldr	r3, [r7, #8]
 80041d0:	785b      	ldrb	r3, [r3, #1]
 80041d2:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80041d4:	4313      	orrs	r3, r2
                ((uint32_t)(sTime->Seconds) << RTC_TR_SU_Pos) | \
 80041d6:	68ba      	ldr	r2, [r7, #8]
 80041d8:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80041da:	431a      	orrs	r2, r3
                ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 80041dc:	68bb      	ldr	r3, [r7, #8]
 80041de:	78db      	ldrb	r3, [r3, #3]
 80041e0:	059b      	lsls	r3, r3, #22
      tmpreg = (((uint32_t)(sTime->Hours) << RTC_TR_HU_Pos) | \
 80041e2:	4313      	orrs	r3, r2
 80041e4:	617b      	str	r3, [r7, #20]
    }

    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	681a      	ldr	r2, [r3, #0]
 80041ea:	697b      	ldr	r3, [r7, #20]
 80041ec:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 80041f0:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80041f4:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured */
    hrtc->Instance->CR &= ((uint32_t)~RTC_CR_BKP);
 80041f6:	68fb      	ldr	r3, [r7, #12]
 80041f8:	681b      	ldr	r3, [r3, #0]
 80041fa:	689a      	ldr	r2, [r3, #8]
 80041fc:	68fb      	ldr	r3, [r7, #12]
 80041fe:	681b      	ldr	r3, [r3, #0]
 8004200:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8004204:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	681b      	ldr	r3, [r3, #0]
 800420a:	6899      	ldr	r1, [r3, #8]
 800420c:	68bb      	ldr	r3, [r7, #8]
 800420e:	68da      	ldr	r2, [r3, #12]
 8004210:	68bb      	ldr	r3, [r7, #8]
 8004212:	691b      	ldr	r3, [r3, #16]
 8004214:	431a      	orrs	r2, r3
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	430a      	orrs	r2, r1
 800421c:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800421e:	68f8      	ldr	r0, [r7, #12]
 8004220:	f000 f8f6 	bl	8004410 <RTC_ExitInitMode>
 8004224:	4603      	mov	r3, r0
 8004226:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	22ff      	movs	r2, #255	; 0xff
 800422e:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 8004230:	7cfb      	ldrb	r3, [r7, #19]
 8004232:	2b00      	cmp	r3, #0
 8004234:	d103      	bne.n	800423e <HAL_RTC_SetTime+0x128>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	2201      	movs	r2, #1
 800423a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	2200      	movs	r2, #0
 8004242:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004246:	7cfb      	ldrb	r3, [r7, #19]
}
 8004248:	4618      	mov	r0, r3
 800424a:	371c      	adds	r7, #28
 800424c:	46bd      	mov	sp, r7
 800424e:	bd90      	pop	{r4, r7, pc}

08004250 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 8004250:	b590      	push	{r4, r7, lr}
 8004252:	b087      	sub	sp, #28
 8004254:	af00      	add	r7, sp, #0
 8004256:	60f8      	str	r0, [r7, #12]
 8004258:	60b9      	str	r1, [r7, #8]
 800425a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8004262:	2b01      	cmp	r3, #1
 8004264:	d101      	bne.n	800426a <HAL_RTC_SetDate+0x1a>
 8004266:	2302      	movs	r3, #2
 8004268:	e075      	b.n	8004356 <HAL_RTC_SetDate+0x106>
 800426a:	68fb      	ldr	r3, [r7, #12]
 800426c:	2201      	movs	r2, #1
 800426e:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	2202      	movs	r2, #2
 8004276:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d10e      	bne.n	800429e <HAL_RTC_SetDate+0x4e>
 8004280:	68bb      	ldr	r3, [r7, #8]
 8004282:	785b      	ldrb	r3, [r3, #1]
 8004284:	f003 0310 	and.w	r3, r3, #16
 8004288:	2b00      	cmp	r3, #0
 800428a:	d008      	beq.n	800429e <HAL_RTC_SetDate+0x4e>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800428c:	68bb      	ldr	r3, [r7, #8]
 800428e:	785b      	ldrb	r3, [r3, #1]
 8004290:	f023 0310 	bic.w	r3, r3, #16
 8004294:	b2db      	uxtb	r3, r3
 8004296:	330a      	adds	r3, #10
 8004298:	b2da      	uxtb	r2, r3
 800429a:	68bb      	ldr	r3, [r7, #8]
 800429c:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800429e:	687b      	ldr	r3, [r7, #4]
 80042a0:	2b00      	cmp	r3, #0
 80042a2:	d11c      	bne.n	80042de <HAL_RTC_SetDate+0x8e>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80042a4:	68bb      	ldr	r3, [r7, #8]
 80042a6:	78db      	ldrb	r3, [r3, #3]
 80042a8:	4618      	mov	r0, r3
 80042aa:	f000 f8ef 	bl	800448c <RTC_ByteToBcd2>
 80042ae:	4603      	mov	r3, r0
 80042b0:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80042b2:	68bb      	ldr	r3, [r7, #8]
 80042b4:	785b      	ldrb	r3, [r3, #1]
 80042b6:	4618      	mov	r0, r3
 80042b8:	f000 f8e8 	bl	800448c <RTC_ByteToBcd2>
 80042bc:	4603      	mov	r3, r0
 80042be:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80042c0:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date) << RTC_DR_DU_Pos) | \
 80042c2:	68bb      	ldr	r3, [r7, #8]
 80042c4:	789b      	ldrb	r3, [r3, #2]
 80042c6:	4618      	mov	r0, r3
 80042c8:	f000 f8e0 	bl	800448c <RTC_ByteToBcd2>
 80042cc:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80042ce:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay << RTC_DR_WDU_Pos));
 80042d2:	68bb      	ldr	r3, [r7, #8]
 80042d4:	781b      	ldrb	r3, [r3, #0]
 80042d6:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << RTC_DR_YU_Pos) | \
 80042d8:	4313      	orrs	r3, r2
 80042da:	617b      	str	r3, [r7, #20]
 80042dc:	e00e      	b.n	80042fc <HAL_RTC_SetDate+0xac>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80042de:	68bb      	ldr	r3, [r7, #8]
 80042e0:	78db      	ldrb	r3, [r3, #3]
 80042e2:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80042e4:	68bb      	ldr	r3, [r7, #8]
 80042e6:	785b      	ldrb	r3, [r3, #1]
 80042e8:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80042ea:	4313      	orrs	r3, r2
                  (((uint32_t)sDate->Date) << RTC_DR_DU_Pos) | \
 80042ec:	68ba      	ldr	r2, [r7, #8]
 80042ee:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << RTC_DR_MU_Pos) | \
 80042f0:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 80042f2:	68bb      	ldr	r3, [r7, #8]
 80042f4:	781b      	ldrb	r3, [r3, #0]
 80042f6:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << RTC_DR_YU_Pos) | \
 80042f8:	4313      	orrs	r3, r2
 80042fa:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	22ca      	movs	r2, #202	; 0xca
 8004302:	625a      	str	r2, [r3, #36]	; 0x24
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	681b      	ldr	r3, [r3, #0]
 8004308:	2253      	movs	r2, #83	; 0x53
 800430a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800430c:	68f8      	ldr	r0, [r7, #12]
 800430e:	f000 f84c 	bl	80043aa <RTC_EnterInitMode>
 8004312:	4603      	mov	r3, r0
 8004314:	74fb      	strb	r3, [r7, #19]
  if (status == HAL_OK)
 8004316:	7cfb      	ldrb	r3, [r7, #19]
 8004318:	2b00      	cmp	r3, #0
 800431a:	d10c      	bne.n	8004336 <HAL_RTC_SetDate+0xe6>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	681a      	ldr	r2, [r3, #0]
 8004320:	697b      	ldr	r3, [r7, #20]
 8004322:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 8004326:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800432a:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800432c:	68f8      	ldr	r0, [r7, #12]
 800432e:	f000 f86f 	bl	8004410 <RTC_ExitInitMode>
 8004332:	4603      	mov	r3, r0
 8004334:	74fb      	strb	r3, [r7, #19]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8004336:	68fb      	ldr	r3, [r7, #12]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	22ff      	movs	r2, #255	; 0xff
 800433c:	625a      	str	r2, [r3, #36]	; 0x24

  if (status == HAL_OK)
 800433e:	7cfb      	ldrb	r3, [r7, #19]
 8004340:	2b00      	cmp	r3, #0
 8004342:	d103      	bne.n	800434c <HAL_RTC_SetDate+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY ;
 8004344:	68fb      	ldr	r3, [r7, #12]
 8004346:	2201      	movs	r2, #1
 8004348:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800434c:	68fb      	ldr	r3, [r7, #12]
 800434e:	2200      	movs	r2, #0
 8004350:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 8004354:	7cfb      	ldrb	r3, [r7, #19]
}
 8004356:	4618      	mov	r0, r3
 8004358:	371c      	adds	r7, #28
 800435a:	46bd      	mov	sp, r7
 800435c:	bd90      	pop	{r4, r7, pc}

0800435e <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800435e:	b580      	push	{r7, lr}
 8004360:	b084      	sub	sp, #16
 8004362:	af00      	add	r7, sp, #0
 8004364:	6078      	str	r0, [r7, #4]

  /* Clear RSF flag */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  hrtc->Instance->ICSR &= (uint32_t)RTC_RSF_MASK;
#else
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	68da      	ldr	r2, [r3, #12]
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 8004374:	60da      	str	r2, [r3, #12]
#endif

  tickstart = HAL_GetTick();
 8004376:	f7fd fdd5 	bl	8001f24 <HAL_GetTick>
 800437a:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx)
  while ((hrtc->Instance->ICSR & RTC_ICSR_RSF) == 0U)
#else
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800437c:	e009      	b.n	8004392 <HAL_RTC_WaitForSynchro+0x34>
#endif
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800437e:	f7fd fdd1 	bl	8001f24 <HAL_GetTick>
 8004382:	4602      	mov	r2, r0
 8004384:	68fb      	ldr	r3, [r7, #12]
 8004386:	1ad3      	subs	r3, r2, r3
 8004388:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800438c:	d901      	bls.n	8004392 <HAL_RTC_WaitForSynchro+0x34>
    {
      return HAL_TIMEOUT;
 800438e:	2303      	movs	r3, #3
 8004390:	e007      	b.n	80043a2 <HAL_RTC_WaitForSynchro+0x44>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	f003 0320 	and.w	r3, r3, #32
 800439c:	2b00      	cmp	r3, #0
 800439e:	d0ee      	beq.n	800437e <HAL_RTC_WaitForSynchro+0x20>
    }
  }

  return HAL_OK;
 80043a0:	2300      	movs	r3, #0
}
 80043a2:	4618      	mov	r0, r3
 80043a4:	3710      	adds	r7, #16
 80043a6:	46bd      	mov	sp, r7
 80043a8:	bd80      	pop	{r7, pc}

080043aa <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80043aa:	b580      	push	{r7, lr}
 80043ac:	b084      	sub	sp, #16
 80043ae:	af00      	add	r7, sp, #0
 80043b0:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80043b2:	2300      	movs	r3, #0
 80043b4:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
      }
    }
  }
#else /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */
  if ((hrtc->Instance->ISR & RTC_ISR_INITF) == 0U)
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	681b      	ldr	r3, [r3, #0]
 80043ba:	68db      	ldr	r3, [r3, #12]
 80043bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043c0:	2b00      	cmp	r3, #0
 80043c2:	d120      	bne.n	8004406 <RTC_EnterInitMode+0x5c>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	f04f 32ff 	mov.w	r2, #4294967295
 80043cc:	60da      	str	r2, [r3, #12]

    tickstart = HAL_GetTick();
 80043ce:	f7fd fda9 	bl	8001f24 <HAL_GetTick>
 80043d2:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80043d4:	e00d      	b.n	80043f2 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 80043d6:	f7fd fda5 	bl	8001f24 <HAL_GetTick>
 80043da:	4602      	mov	r2, r0
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	1ad3      	subs	r3, r2, r3
 80043e0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80043e4:	d905      	bls.n	80043f2 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 80043e6:	2303      	movs	r3, #3
 80043e8:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	2203      	movs	r2, #3
 80043ee:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_TIMEOUT))
 80043f2:	687b      	ldr	r3, [r7, #4]
 80043f4:	681b      	ldr	r3, [r3, #0]
 80043f6:	68db      	ldr	r3, [r3, #12]
 80043f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d102      	bne.n	8004406 <RTC_EnterInitMode+0x5c>
 8004400:	7bfb      	ldrb	r3, [r7, #15]
 8004402:	2b03      	cmp	r3, #3
 8004404:	d1e7      	bne.n	80043d6 <RTC_EnterInitMode+0x2c>
      }
    }
  }
#endif /* #if defined(STM32L412xx) || defined(STM32L422xx) || defined (STM32L4P5xx) || defined (STM32L4Q5xx) */

  return status;
 8004406:	7bfb      	ldrb	r3, [r7, #15]
}
 8004408:	4618      	mov	r0, r3
 800440a:	3710      	adds	r7, #16
 800440c:	46bd      	mov	sp, r7
 800440e:	bd80      	pop	{r7, pc}

08004410 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8004410:	b580      	push	{r7, lr}
 8004412:	b084      	sub	sp, #16
 8004414:	af00      	add	r7, sp, #0
 8004416:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004418:	2300      	movs	r3, #0
 800441a:	73fb      	strb	r3, [r7, #15]
  /* Exit Initialization mode */
#if defined(STM32L412xx) || defined(STM32L422xx) || defined(STM32L4P5xx) || defined(STM32L4Q5xx)
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
#else
  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ISR, RTC_ISR_INIT);
 800441c:	4b1a      	ldr	r3, [pc, #104]	; (8004488 <RTC_ExitInitMode+0x78>)
 800441e:	68db      	ldr	r3, [r3, #12]
 8004420:	4a19      	ldr	r2, [pc, #100]	; (8004488 <RTC_ExitInitMode+0x78>)
 8004422:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004426:	60d3      	str	r3, [r2, #12]
#endif

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 8004428:	4b17      	ldr	r3, [pc, #92]	; (8004488 <RTC_ExitInitMode+0x78>)
 800442a:	689b      	ldr	r3, [r3, #8]
 800442c:	f003 0320 	and.w	r3, r3, #32
 8004430:	2b00      	cmp	r3, #0
 8004432:	d10c      	bne.n	800444e <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8004434:	6878      	ldr	r0, [r7, #4]
 8004436:	f7ff ff92 	bl	800435e <HAL_RTC_WaitForSynchro>
 800443a:	4603      	mov	r3, r0
 800443c:	2b00      	cmp	r3, #0
 800443e:	d01e      	beq.n	800447e <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004440:	687b      	ldr	r3, [r7, #4]
 8004442:	2203      	movs	r2, #3
 8004444:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	73fb      	strb	r3, [r7, #15]
 800444c:	e017      	b.n	800447e <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 800444e:	4b0e      	ldr	r3, [pc, #56]	; (8004488 <RTC_ExitInitMode+0x78>)
 8004450:	689b      	ldr	r3, [r3, #8]
 8004452:	4a0d      	ldr	r2, [pc, #52]	; (8004488 <RTC_ExitInitMode+0x78>)
 8004454:	f023 0320 	bic.w	r3, r3, #32
 8004458:	6093      	str	r3, [r2, #8]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800445a:	6878      	ldr	r0, [r7, #4]
 800445c:	f7ff ff7f 	bl	800435e <HAL_RTC_WaitForSynchro>
 8004460:	4603      	mov	r3, r0
 8004462:	2b00      	cmp	r3, #0
 8004464:	d005      	beq.n	8004472 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	2203      	movs	r2, #3
 800446a:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
      status = HAL_TIMEOUT;
 800446e:	2303      	movs	r3, #3
 8004470:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8004472:	4b05      	ldr	r3, [pc, #20]	; (8004488 <RTC_ExitInitMode+0x78>)
 8004474:	689b      	ldr	r3, [r3, #8]
 8004476:	4a04      	ldr	r2, [pc, #16]	; (8004488 <RTC_ExitInitMode+0x78>)
 8004478:	f043 0320 	orr.w	r3, r3, #32
 800447c:	6093      	str	r3, [r2, #8]
  }

  return status;
 800447e:	7bfb      	ldrb	r3, [r7, #15]
}
 8004480:	4618      	mov	r0, r3
 8004482:	3710      	adds	r7, #16
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}
 8004488:	40002800 	.word	0x40002800

0800448c <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800448c:	b480      	push	{r7}
 800448e:	b085      	sub	sp, #20
 8004490:	af00      	add	r7, sp, #0
 8004492:	4603      	mov	r3, r0
 8004494:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8004496:	2300      	movs	r3, #0
 8004498:	60fb      	str	r3, [r7, #12]
  uint8_t temp = Value;
 800449a:	79fb      	ldrb	r3, [r7, #7]
 800449c:	72fb      	strb	r3, [r7, #11]

  while (temp >= 10U)
 800449e:	e005      	b.n	80044ac <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	3301      	adds	r3, #1
 80044a4:	60fb      	str	r3, [r7, #12]
    temp -= 10U;
 80044a6:	7afb      	ldrb	r3, [r7, #11]
 80044a8:	3b0a      	subs	r3, #10
 80044aa:	72fb      	strb	r3, [r7, #11]
  while (temp >= 10U)
 80044ac:	7afb      	ldrb	r3, [r7, #11]
 80044ae:	2b09      	cmp	r3, #9
 80044b0:	d8f6      	bhi.n	80044a0 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | temp);
 80044b2:	68fb      	ldr	r3, [r7, #12]
 80044b4:	b2db      	uxtb	r3, r3
 80044b6:	011b      	lsls	r3, r3, #4
 80044b8:	b2da      	uxtb	r2, r3
 80044ba:	7afb      	ldrb	r3, [r7, #11]
 80044bc:	4313      	orrs	r3, r2
 80044be:	b2db      	uxtb	r3, r3
}
 80044c0:	4618      	mov	r0, r3
 80044c2:	3714      	adds	r7, #20
 80044c4:	46bd      	mov	sp, r7
 80044c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ca:	4770      	bx	lr

080044cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b082      	sub	sp, #8
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e049      	b.n	8004572 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80044e4:	b2db      	uxtb	r3, r3
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d106      	bne.n	80044f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80044ea:	687b      	ldr	r3, [r7, #4]
 80044ec:	2200      	movs	r2, #0
 80044ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80044f2:	6878      	ldr	r0, [r7, #4]
 80044f4:	f7fc fe3a 	bl	800116c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	2202      	movs	r2, #2
 80044fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	681a      	ldr	r2, [r3, #0]
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	3304      	adds	r3, #4
 8004508:	4619      	mov	r1, r3
 800450a:	4610      	mov	r0, r2
 800450c:	f000 fd36 	bl	8004f7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2201      	movs	r2, #1
 8004514:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004518:	687b      	ldr	r3, [r7, #4]
 800451a:	2201      	movs	r2, #1
 800451c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	2201      	movs	r2, #1
 8004524:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	2201      	movs	r2, #1
 800452c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	2201      	movs	r2, #1
 8004534:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	2201      	movs	r2, #1
 800453c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	2201      	movs	r2, #1
 8004544:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	2201      	movs	r2, #1
 800454c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	2201      	movs	r2, #1
 8004554:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	2201      	movs	r2, #1
 800455c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	2201      	movs	r2, #1
 8004564:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2201      	movs	r2, #1
 800456c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004570:	2300      	movs	r3, #0
}
 8004572:	4618      	mov	r0, r3
 8004574:	3708      	adds	r7, #8
 8004576:	46bd      	mov	sp, r7
 8004578:	bd80      	pop	{r7, pc}
	...

0800457c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800457c:	b480      	push	{r7}
 800457e:	b085      	sub	sp, #20
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800458a:	b2db      	uxtb	r3, r3
 800458c:	2b01      	cmp	r3, #1
 800458e:	d001      	beq.n	8004594 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004590:	2301      	movs	r3, #1
 8004592:	e04f      	b.n	8004634 <HAL_TIM_Base_Start_IT+0xb8>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2202      	movs	r2, #2
 8004598:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	68da      	ldr	r2, [r3, #12]
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	681b      	ldr	r3, [r3, #0]
 80045a6:	f042 0201 	orr.w	r2, r2, #1
 80045aa:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	4a23      	ldr	r2, [pc, #140]	; (8004640 <HAL_TIM_Base_Start_IT+0xc4>)
 80045b2:	4293      	cmp	r3, r2
 80045b4:	d01d      	beq.n	80045f2 <HAL_TIM_Base_Start_IT+0x76>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80045be:	d018      	beq.n	80045f2 <HAL_TIM_Base_Start_IT+0x76>
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	4a1f      	ldr	r2, [pc, #124]	; (8004644 <HAL_TIM_Base_Start_IT+0xc8>)
 80045c6:	4293      	cmp	r3, r2
 80045c8:	d013      	beq.n	80045f2 <HAL_TIM_Base_Start_IT+0x76>
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	4a1e      	ldr	r2, [pc, #120]	; (8004648 <HAL_TIM_Base_Start_IT+0xcc>)
 80045d0:	4293      	cmp	r3, r2
 80045d2:	d00e      	beq.n	80045f2 <HAL_TIM_Base_Start_IT+0x76>
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	4a1c      	ldr	r2, [pc, #112]	; (800464c <HAL_TIM_Base_Start_IT+0xd0>)
 80045da:	4293      	cmp	r3, r2
 80045dc:	d009      	beq.n	80045f2 <HAL_TIM_Base_Start_IT+0x76>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a1b      	ldr	r2, [pc, #108]	; (8004650 <HAL_TIM_Base_Start_IT+0xd4>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d004      	beq.n	80045f2 <HAL_TIM_Base_Start_IT+0x76>
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4a19      	ldr	r2, [pc, #100]	; (8004654 <HAL_TIM_Base_Start_IT+0xd8>)
 80045ee:	4293      	cmp	r3, r2
 80045f0:	d115      	bne.n	800461e <HAL_TIM_Base_Start_IT+0xa2>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	689a      	ldr	r2, [r3, #8]
 80045f8:	4b17      	ldr	r3, [pc, #92]	; (8004658 <HAL_TIM_Base_Start_IT+0xdc>)
 80045fa:	4013      	ands	r3, r2
 80045fc:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	2b06      	cmp	r3, #6
 8004602:	d015      	beq.n	8004630 <HAL_TIM_Base_Start_IT+0xb4>
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800460a:	d011      	beq.n	8004630 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	681a      	ldr	r2, [r3, #0]
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	f042 0201 	orr.w	r2, r2, #1
 800461a:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800461c:	e008      	b.n	8004630 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	681b      	ldr	r3, [r3, #0]
 8004622:	681a      	ldr	r2, [r3, #0]
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f042 0201 	orr.w	r2, r2, #1
 800462c:	601a      	str	r2, [r3, #0]
 800462e:	e000      	b.n	8004632 <HAL_TIM_Base_Start_IT+0xb6>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004630:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004632:	2300      	movs	r3, #0
}
 8004634:	4618      	mov	r0, r3
 8004636:	3714      	adds	r7, #20
 8004638:	46bd      	mov	sp, r7
 800463a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800463e:	4770      	bx	lr
 8004640:	40012c00 	.word	0x40012c00
 8004644:	40000400 	.word	0x40000400
 8004648:	40000800 	.word	0x40000800
 800464c:	40000c00 	.word	0x40000c00
 8004650:	40013400 	.word	0x40013400
 8004654:	40014000 	.word	0x40014000
 8004658:	00010007 	.word	0x00010007

0800465c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800465c:	b580      	push	{r7, lr}
 800465e:	b082      	sub	sp, #8
 8004660:	af00      	add	r7, sp, #0
 8004662:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	2b00      	cmp	r3, #0
 8004668:	d101      	bne.n	800466e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800466a:	2301      	movs	r3, #1
 800466c:	e049      	b.n	8004702 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004674:	b2db      	uxtb	r3, r3
 8004676:	2b00      	cmp	r3, #0
 8004678:	d106      	bne.n	8004688 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	2200      	movs	r2, #0
 800467e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004682:	6878      	ldr	r0, [r7, #4]
 8004684:	f000 f841 	bl	800470a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004688:	687b      	ldr	r3, [r7, #4]
 800468a:	2202      	movs	r2, #2
 800468c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681a      	ldr	r2, [r3, #0]
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	3304      	adds	r3, #4
 8004698:	4619      	mov	r1, r3
 800469a:	4610      	mov	r0, r2
 800469c:	f000 fc6e 	bl	8004f7c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	2201      	movs	r2, #1
 80046a4:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	2201      	movs	r2, #1
 80046ac:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	2201      	movs	r2, #1
 80046b4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80046b8:	687b      	ldr	r3, [r7, #4]
 80046ba:	2201      	movs	r2, #1
 80046bc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	2201      	movs	r2, #1
 80046c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	2201      	movs	r2, #1
 80046cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	2201      	movs	r2, #1
 80046d4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	2201      	movs	r2, #1
 80046dc:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	2201      	movs	r2, #1
 80046e4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	2201      	movs	r2, #1
 80046ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	2201      	movs	r2, #1
 80046f4:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80046f8:	687b      	ldr	r3, [r7, #4]
 80046fa:	2201      	movs	r2, #1
 80046fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004700:	2300      	movs	r3, #0
}
 8004702:	4618      	mov	r0, r3
 8004704:	3708      	adds	r7, #8
 8004706:	46bd      	mov	sp, r7
 8004708:	bd80      	pop	{r7, pc}

0800470a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800470a:	b480      	push	{r7}
 800470c:	b083      	sub	sp, #12
 800470e:	af00      	add	r7, sp, #0
 8004710:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004712:	bf00      	nop
 8004714:	370c      	adds	r7, #12
 8004716:	46bd      	mov	sp, r7
 8004718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800471c:	4770      	bx	lr
	...

08004720 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004720:	b580      	push	{r7, lr}
 8004722:	b084      	sub	sp, #16
 8004724:	af00      	add	r7, sp, #0
 8004726:	6078      	str	r0, [r7, #4]
 8004728:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800472a:	683b      	ldr	r3, [r7, #0]
 800472c:	2b00      	cmp	r3, #0
 800472e:	d109      	bne.n	8004744 <HAL_TIM_PWM_Start+0x24>
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8004736:	b2db      	uxtb	r3, r3
 8004738:	2b01      	cmp	r3, #1
 800473a:	bf14      	ite	ne
 800473c:	2301      	movne	r3, #1
 800473e:	2300      	moveq	r3, #0
 8004740:	b2db      	uxtb	r3, r3
 8004742:	e03c      	b.n	80047be <HAL_TIM_PWM_Start+0x9e>
 8004744:	683b      	ldr	r3, [r7, #0]
 8004746:	2b04      	cmp	r3, #4
 8004748:	d109      	bne.n	800475e <HAL_TIM_PWM_Start+0x3e>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8004750:	b2db      	uxtb	r3, r3
 8004752:	2b01      	cmp	r3, #1
 8004754:	bf14      	ite	ne
 8004756:	2301      	movne	r3, #1
 8004758:	2300      	moveq	r3, #0
 800475a:	b2db      	uxtb	r3, r3
 800475c:	e02f      	b.n	80047be <HAL_TIM_PWM_Start+0x9e>
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	2b08      	cmp	r3, #8
 8004762:	d109      	bne.n	8004778 <HAL_TIM_PWM_Start+0x58>
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800476a:	b2db      	uxtb	r3, r3
 800476c:	2b01      	cmp	r3, #1
 800476e:	bf14      	ite	ne
 8004770:	2301      	movne	r3, #1
 8004772:	2300      	moveq	r3, #0
 8004774:	b2db      	uxtb	r3, r3
 8004776:	e022      	b.n	80047be <HAL_TIM_PWM_Start+0x9e>
 8004778:	683b      	ldr	r3, [r7, #0]
 800477a:	2b0c      	cmp	r3, #12
 800477c:	d109      	bne.n	8004792 <HAL_TIM_PWM_Start+0x72>
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004784:	b2db      	uxtb	r3, r3
 8004786:	2b01      	cmp	r3, #1
 8004788:	bf14      	ite	ne
 800478a:	2301      	movne	r3, #1
 800478c:	2300      	moveq	r3, #0
 800478e:	b2db      	uxtb	r3, r3
 8004790:	e015      	b.n	80047be <HAL_TIM_PWM_Start+0x9e>
 8004792:	683b      	ldr	r3, [r7, #0]
 8004794:	2b10      	cmp	r3, #16
 8004796:	d109      	bne.n	80047ac <HAL_TIM_PWM_Start+0x8c>
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800479e:	b2db      	uxtb	r3, r3
 80047a0:	2b01      	cmp	r3, #1
 80047a2:	bf14      	ite	ne
 80047a4:	2301      	movne	r3, #1
 80047a6:	2300      	moveq	r3, #0
 80047a8:	b2db      	uxtb	r3, r3
 80047aa:	e008      	b.n	80047be <HAL_TIM_PWM_Start+0x9e>
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 80047b2:	b2db      	uxtb	r3, r3
 80047b4:	2b01      	cmp	r3, #1
 80047b6:	bf14      	ite	ne
 80047b8:	2301      	movne	r3, #1
 80047ba:	2300      	moveq	r3, #0
 80047bc:	b2db      	uxtb	r3, r3
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d001      	beq.n	80047c6 <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80047c2:	2301      	movs	r3, #1
 80047c4:	e09c      	b.n	8004900 <HAL_TIM_PWM_Start+0x1e0>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80047c6:	683b      	ldr	r3, [r7, #0]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d104      	bne.n	80047d6 <HAL_TIM_PWM_Start+0xb6>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	2202      	movs	r2, #2
 80047d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80047d4:	e023      	b.n	800481e <HAL_TIM_PWM_Start+0xfe>
 80047d6:	683b      	ldr	r3, [r7, #0]
 80047d8:	2b04      	cmp	r3, #4
 80047da:	d104      	bne.n	80047e6 <HAL_TIM_PWM_Start+0xc6>
 80047dc:	687b      	ldr	r3, [r7, #4]
 80047de:	2202      	movs	r2, #2
 80047e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80047e4:	e01b      	b.n	800481e <HAL_TIM_PWM_Start+0xfe>
 80047e6:	683b      	ldr	r3, [r7, #0]
 80047e8:	2b08      	cmp	r3, #8
 80047ea:	d104      	bne.n	80047f6 <HAL_TIM_PWM_Start+0xd6>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	2202      	movs	r2, #2
 80047f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80047f4:	e013      	b.n	800481e <HAL_TIM_PWM_Start+0xfe>
 80047f6:	683b      	ldr	r3, [r7, #0]
 80047f8:	2b0c      	cmp	r3, #12
 80047fa:	d104      	bne.n	8004806 <HAL_TIM_PWM_Start+0xe6>
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2202      	movs	r2, #2
 8004800:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8004804:	e00b      	b.n	800481e <HAL_TIM_PWM_Start+0xfe>
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	2b10      	cmp	r3, #16
 800480a:	d104      	bne.n	8004816 <HAL_TIM_PWM_Start+0xf6>
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	2202      	movs	r2, #2
 8004810:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004814:	e003      	b.n	800481e <HAL_TIM_PWM_Start+0xfe>
 8004816:	687b      	ldr	r3, [r7, #4]
 8004818:	2202      	movs	r2, #2
 800481a:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	681b      	ldr	r3, [r3, #0]
 8004822:	2201      	movs	r2, #1
 8004824:	6839      	ldr	r1, [r7, #0]
 8004826:	4618      	mov	r0, r3
 8004828:	f000 ffb2 	bl	8005790 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	681b      	ldr	r3, [r3, #0]
 8004830:	4a35      	ldr	r2, [pc, #212]	; (8004908 <HAL_TIM_PWM_Start+0x1e8>)
 8004832:	4293      	cmp	r3, r2
 8004834:	d013      	beq.n	800485e <HAL_TIM_PWM_Start+0x13e>
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	681b      	ldr	r3, [r3, #0]
 800483a:	4a34      	ldr	r2, [pc, #208]	; (800490c <HAL_TIM_PWM_Start+0x1ec>)
 800483c:	4293      	cmp	r3, r2
 800483e:	d00e      	beq.n	800485e <HAL_TIM_PWM_Start+0x13e>
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	681b      	ldr	r3, [r3, #0]
 8004844:	4a32      	ldr	r2, [pc, #200]	; (8004910 <HAL_TIM_PWM_Start+0x1f0>)
 8004846:	4293      	cmp	r3, r2
 8004848:	d009      	beq.n	800485e <HAL_TIM_PWM_Start+0x13e>
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	4a31      	ldr	r2, [pc, #196]	; (8004914 <HAL_TIM_PWM_Start+0x1f4>)
 8004850:	4293      	cmp	r3, r2
 8004852:	d004      	beq.n	800485e <HAL_TIM_PWM_Start+0x13e>
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	4a2f      	ldr	r2, [pc, #188]	; (8004918 <HAL_TIM_PWM_Start+0x1f8>)
 800485a:	4293      	cmp	r3, r2
 800485c:	d101      	bne.n	8004862 <HAL_TIM_PWM_Start+0x142>
 800485e:	2301      	movs	r3, #1
 8004860:	e000      	b.n	8004864 <HAL_TIM_PWM_Start+0x144>
 8004862:	2300      	movs	r3, #0
 8004864:	2b00      	cmp	r3, #0
 8004866:	d007      	beq.n	8004878 <HAL_TIM_PWM_Start+0x158>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	681b      	ldr	r3, [r3, #0]
 8004872:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004876:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004878:	687b      	ldr	r3, [r7, #4]
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	4a22      	ldr	r2, [pc, #136]	; (8004908 <HAL_TIM_PWM_Start+0x1e8>)
 800487e:	4293      	cmp	r3, r2
 8004880:	d01d      	beq.n	80048be <HAL_TIM_PWM_Start+0x19e>
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800488a:	d018      	beq.n	80048be <HAL_TIM_PWM_Start+0x19e>
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	681b      	ldr	r3, [r3, #0]
 8004890:	4a22      	ldr	r2, [pc, #136]	; (800491c <HAL_TIM_PWM_Start+0x1fc>)
 8004892:	4293      	cmp	r3, r2
 8004894:	d013      	beq.n	80048be <HAL_TIM_PWM_Start+0x19e>
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	681b      	ldr	r3, [r3, #0]
 800489a:	4a21      	ldr	r2, [pc, #132]	; (8004920 <HAL_TIM_PWM_Start+0x200>)
 800489c:	4293      	cmp	r3, r2
 800489e:	d00e      	beq.n	80048be <HAL_TIM_PWM_Start+0x19e>
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	4a1f      	ldr	r2, [pc, #124]	; (8004924 <HAL_TIM_PWM_Start+0x204>)
 80048a6:	4293      	cmp	r3, r2
 80048a8:	d009      	beq.n	80048be <HAL_TIM_PWM_Start+0x19e>
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	681b      	ldr	r3, [r3, #0]
 80048ae:	4a17      	ldr	r2, [pc, #92]	; (800490c <HAL_TIM_PWM_Start+0x1ec>)
 80048b0:	4293      	cmp	r3, r2
 80048b2:	d004      	beq.n	80048be <HAL_TIM_PWM_Start+0x19e>
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	681b      	ldr	r3, [r3, #0]
 80048b8:	4a15      	ldr	r2, [pc, #84]	; (8004910 <HAL_TIM_PWM_Start+0x1f0>)
 80048ba:	4293      	cmp	r3, r2
 80048bc:	d115      	bne.n	80048ea <HAL_TIM_PWM_Start+0x1ca>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	689a      	ldr	r2, [r3, #8]
 80048c4:	4b18      	ldr	r3, [pc, #96]	; (8004928 <HAL_TIM_PWM_Start+0x208>)
 80048c6:	4013      	ands	r3, r2
 80048c8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048ca:	68fb      	ldr	r3, [r7, #12]
 80048cc:	2b06      	cmp	r3, #6
 80048ce:	d015      	beq.n	80048fc <HAL_TIM_PWM_Start+0x1dc>
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80048d6:	d011      	beq.n	80048fc <HAL_TIM_PWM_Start+0x1dc>
    {
      __HAL_TIM_ENABLE(htim);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	681a      	ldr	r2, [r3, #0]
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	f042 0201 	orr.w	r2, r2, #1
 80048e6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048e8:	e008      	b.n	80048fc <HAL_TIM_PWM_Start+0x1dc>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	681b      	ldr	r3, [r3, #0]
 80048ee:	681a      	ldr	r2, [r3, #0]
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	681b      	ldr	r3, [r3, #0]
 80048f4:	f042 0201 	orr.w	r2, r2, #1
 80048f8:	601a      	str	r2, [r3, #0]
 80048fa:	e000      	b.n	80048fe <HAL_TIM_PWM_Start+0x1de>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80048fc:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 80048fe:	2300      	movs	r3, #0
}
 8004900:	4618      	mov	r0, r3
 8004902:	3710      	adds	r7, #16
 8004904:	46bd      	mov	sp, r7
 8004906:	bd80      	pop	{r7, pc}
 8004908:	40012c00 	.word	0x40012c00
 800490c:	40013400 	.word	0x40013400
 8004910:	40014000 	.word	0x40014000
 8004914:	40014400 	.word	0x40014400
 8004918:	40014800 	.word	0x40014800
 800491c:	40000400 	.word	0x40000400
 8004920:	40000800 	.word	0x40000800
 8004924:	40000c00 	.word	0x40000c00
 8004928:	00010007 	.word	0x00010007

0800492c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800492c:	b580      	push	{r7, lr}
 800492e:	b082      	sub	sp, #8
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	f003 0302 	and.w	r3, r3, #2
 800493e:	2b02      	cmp	r3, #2
 8004940:	d122      	bne.n	8004988 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	68db      	ldr	r3, [r3, #12]
 8004948:	f003 0302 	and.w	r3, r3, #2
 800494c:	2b02      	cmp	r3, #2
 800494e:	d11b      	bne.n	8004988 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	f06f 0202 	mvn.w	r2, #2
 8004958:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800495a:	687b      	ldr	r3, [r7, #4]
 800495c:	2201      	movs	r2, #1
 800495e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	681b      	ldr	r3, [r3, #0]
 8004964:	699b      	ldr	r3, [r3, #24]
 8004966:	f003 0303 	and.w	r3, r3, #3
 800496a:	2b00      	cmp	r3, #0
 800496c:	d003      	beq.n	8004976 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800496e:	6878      	ldr	r0, [r7, #4]
 8004970:	f000 fae6 	bl	8004f40 <HAL_TIM_IC_CaptureCallback>
 8004974:	e005      	b.n	8004982 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004976:	6878      	ldr	r0, [r7, #4]
 8004978:	f000 fad8 	bl	8004f2c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800497c:	6878      	ldr	r0, [r7, #4]
 800497e:	f000 fae9 	bl	8004f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004982:	687b      	ldr	r3, [r7, #4]
 8004984:	2200      	movs	r2, #0
 8004986:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004988:	687b      	ldr	r3, [r7, #4]
 800498a:	681b      	ldr	r3, [r3, #0]
 800498c:	691b      	ldr	r3, [r3, #16]
 800498e:	f003 0304 	and.w	r3, r3, #4
 8004992:	2b04      	cmp	r3, #4
 8004994:	d122      	bne.n	80049dc <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	68db      	ldr	r3, [r3, #12]
 800499c:	f003 0304 	and.w	r3, r3, #4
 80049a0:	2b04      	cmp	r3, #4
 80049a2:	d11b      	bne.n	80049dc <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	f06f 0204 	mvn.w	r2, #4
 80049ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	2202      	movs	r2, #2
 80049b2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	699b      	ldr	r3, [r3, #24]
 80049ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d003      	beq.n	80049ca <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80049c2:	6878      	ldr	r0, [r7, #4]
 80049c4:	f000 fabc 	bl	8004f40 <HAL_TIM_IC_CaptureCallback>
 80049c8:	e005      	b.n	80049d6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80049ca:	6878      	ldr	r0, [r7, #4]
 80049cc:	f000 faae 	bl	8004f2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80049d0:	6878      	ldr	r0, [r7, #4]
 80049d2:	f000 fabf 	bl	8004f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	2200      	movs	r2, #0
 80049da:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	691b      	ldr	r3, [r3, #16]
 80049e2:	f003 0308 	and.w	r3, r3, #8
 80049e6:	2b08      	cmp	r3, #8
 80049e8:	d122      	bne.n	8004a30 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	68db      	ldr	r3, [r3, #12]
 80049f0:	f003 0308 	and.w	r3, r3, #8
 80049f4:	2b08      	cmp	r3, #8
 80049f6:	d11b      	bne.n	8004a30 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	f06f 0208 	mvn.w	r2, #8
 8004a00:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2204      	movs	r2, #4
 8004a06:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	69db      	ldr	r3, [r3, #28]
 8004a0e:	f003 0303 	and.w	r3, r3, #3
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d003      	beq.n	8004a1e <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a16:	6878      	ldr	r0, [r7, #4]
 8004a18:	f000 fa92 	bl	8004f40 <HAL_TIM_IC_CaptureCallback>
 8004a1c:	e005      	b.n	8004a2a <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a1e:	6878      	ldr	r0, [r7, #4]
 8004a20:	f000 fa84 	bl	8004f2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a24:	6878      	ldr	r0, [r7, #4]
 8004a26:	f000 fa95 	bl	8004f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a2a:	687b      	ldr	r3, [r7, #4]
 8004a2c:	2200      	movs	r2, #0
 8004a2e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	691b      	ldr	r3, [r3, #16]
 8004a36:	f003 0310 	and.w	r3, r3, #16
 8004a3a:	2b10      	cmp	r3, #16
 8004a3c:	d122      	bne.n	8004a84 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	681b      	ldr	r3, [r3, #0]
 8004a42:	68db      	ldr	r3, [r3, #12]
 8004a44:	f003 0310 	and.w	r3, r3, #16
 8004a48:	2b10      	cmp	r3, #16
 8004a4a:	d11b      	bne.n	8004a84 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004a4c:	687b      	ldr	r3, [r7, #4]
 8004a4e:	681b      	ldr	r3, [r3, #0]
 8004a50:	f06f 0210 	mvn.w	r2, #16
 8004a54:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	2208      	movs	r2, #8
 8004a5a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	69db      	ldr	r3, [r3, #28]
 8004a62:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d003      	beq.n	8004a72 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004a6a:	6878      	ldr	r0, [r7, #4]
 8004a6c:	f000 fa68 	bl	8004f40 <HAL_TIM_IC_CaptureCallback>
 8004a70:	e005      	b.n	8004a7e <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004a72:	6878      	ldr	r0, [r7, #4]
 8004a74:	f000 fa5a 	bl	8004f2c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004a78:	6878      	ldr	r0, [r7, #4]
 8004a7a:	f000 fa6b 	bl	8004f54 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	2200      	movs	r2, #0
 8004a82:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	f003 0301 	and.w	r3, r3, #1
 8004a8e:	2b01      	cmp	r3, #1
 8004a90:	d10e      	bne.n	8004ab0 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	68db      	ldr	r3, [r3, #12]
 8004a98:	f003 0301 	and.w	r3, r3, #1
 8004a9c:	2b01      	cmp	r3, #1
 8004a9e:	d107      	bne.n	8004ab0 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	f06f 0201 	mvn.w	r2, #1
 8004aa8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004aaa:	6878      	ldr	r0, [r7, #4]
 8004aac:	f000 fa34 	bl	8004f18 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	691b      	ldr	r3, [r3, #16]
 8004ab6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004aba:	2b80      	cmp	r3, #128	; 0x80
 8004abc:	d10e      	bne.n	8004adc <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004abe:	687b      	ldr	r3, [r7, #4]
 8004ac0:	681b      	ldr	r3, [r3, #0]
 8004ac2:	68db      	ldr	r3, [r3, #12]
 8004ac4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ac8:	2b80      	cmp	r3, #128	; 0x80
 8004aca:	d107      	bne.n	8004adc <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004ad4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 ff12 	bl	8005900 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8004adc:	687b      	ldr	r3, [r7, #4]
 8004ade:	681b      	ldr	r3, [r3, #0]
 8004ae0:	691b      	ldr	r3, [r3, #16]
 8004ae2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004ae6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004aea:	d10e      	bne.n	8004b0a <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68db      	ldr	r3, [r3, #12]
 8004af2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004af6:	2b80      	cmp	r3, #128	; 0x80
 8004af8:	d107      	bne.n	8004b0a <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8004b02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8004b04:	6878      	ldr	r0, [r7, #4]
 8004b06:	f000 ff05 	bl	8005914 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	681b      	ldr	r3, [r3, #0]
 8004b0e:	691b      	ldr	r3, [r3, #16]
 8004b10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b14:	2b40      	cmp	r3, #64	; 0x40
 8004b16:	d10e      	bne.n	8004b36 <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	68db      	ldr	r3, [r3, #12]
 8004b1e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b22:	2b40      	cmp	r3, #64	; 0x40
 8004b24:	d107      	bne.n	8004b36 <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004b2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004b30:	6878      	ldr	r0, [r7, #4]
 8004b32:	f000 fa19 	bl	8004f68 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	681b      	ldr	r3, [r3, #0]
 8004b3a:	691b      	ldr	r3, [r3, #16]
 8004b3c:	f003 0320 	and.w	r3, r3, #32
 8004b40:	2b20      	cmp	r3, #32
 8004b42:	d10e      	bne.n	8004b62 <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	681b      	ldr	r3, [r3, #0]
 8004b48:	68db      	ldr	r3, [r3, #12]
 8004b4a:	f003 0320 	and.w	r3, r3, #32
 8004b4e:	2b20      	cmp	r3, #32
 8004b50:	d107      	bne.n	8004b62 <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	f06f 0220 	mvn.w	r2, #32
 8004b5a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f000 fec5 	bl	80058ec <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004b62:	bf00      	nop
 8004b64:	3708      	adds	r7, #8
 8004b66:	46bd      	mov	sp, r7
 8004b68:	bd80      	pop	{r7, pc}
	...

08004b6c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004b6c:	b580      	push	{r7, lr}
 8004b6e:	b084      	sub	sp, #16
 8004b70:	af00      	add	r7, sp, #0
 8004b72:	60f8      	str	r0, [r7, #12]
 8004b74:	60b9      	str	r1, [r7, #8]
 8004b76:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004b78:	68fb      	ldr	r3, [r7, #12]
 8004b7a:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004b7e:	2b01      	cmp	r3, #1
 8004b80:	d101      	bne.n	8004b86 <HAL_TIM_PWM_ConfigChannel+0x1a>
 8004b82:	2302      	movs	r3, #2
 8004b84:	e0fd      	b.n	8004d82 <HAL_TIM_PWM_ConfigChannel+0x216>
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	2201      	movs	r2, #1
 8004b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2b14      	cmp	r3, #20
 8004b92:	f200 80f0 	bhi.w	8004d76 <HAL_TIM_PWM_ConfigChannel+0x20a>
 8004b96:	a201      	add	r2, pc, #4	; (adr r2, 8004b9c <HAL_TIM_PWM_ConfigChannel+0x30>)
 8004b98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b9c:	08004bf1 	.word	0x08004bf1
 8004ba0:	08004d77 	.word	0x08004d77
 8004ba4:	08004d77 	.word	0x08004d77
 8004ba8:	08004d77 	.word	0x08004d77
 8004bac:	08004c31 	.word	0x08004c31
 8004bb0:	08004d77 	.word	0x08004d77
 8004bb4:	08004d77 	.word	0x08004d77
 8004bb8:	08004d77 	.word	0x08004d77
 8004bbc:	08004c73 	.word	0x08004c73
 8004bc0:	08004d77 	.word	0x08004d77
 8004bc4:	08004d77 	.word	0x08004d77
 8004bc8:	08004d77 	.word	0x08004d77
 8004bcc:	08004cb3 	.word	0x08004cb3
 8004bd0:	08004d77 	.word	0x08004d77
 8004bd4:	08004d77 	.word	0x08004d77
 8004bd8:	08004d77 	.word	0x08004d77
 8004bdc:	08004cf5 	.word	0x08004cf5
 8004be0:	08004d77 	.word	0x08004d77
 8004be4:	08004d77 	.word	0x08004d77
 8004be8:	08004d77 	.word	0x08004d77
 8004bec:	08004d35 	.word	0x08004d35
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004bf0:	68fb      	ldr	r3, [r7, #12]
 8004bf2:	681b      	ldr	r3, [r3, #0]
 8004bf4:	68b9      	ldr	r1, [r7, #8]
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	f000 fa5a 	bl	80050b0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8004bfc:	68fb      	ldr	r3, [r7, #12]
 8004bfe:	681b      	ldr	r3, [r3, #0]
 8004c00:	699a      	ldr	r2, [r3, #24]
 8004c02:	68fb      	ldr	r3, [r7, #12]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	f042 0208 	orr.w	r2, r2, #8
 8004c0a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	699a      	ldr	r2, [r3, #24]
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	f022 0204 	bic.w	r2, r2, #4
 8004c1a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	6999      	ldr	r1, [r3, #24]
 8004c22:	68bb      	ldr	r3, [r7, #8]
 8004c24:	691a      	ldr	r2, [r3, #16]
 8004c26:	68fb      	ldr	r3, [r7, #12]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	430a      	orrs	r2, r1
 8004c2c:	619a      	str	r2, [r3, #24]
      break;
 8004c2e:	e0a3      	b.n	8004d78 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004c30:	68fb      	ldr	r3, [r7, #12]
 8004c32:	681b      	ldr	r3, [r3, #0]
 8004c34:	68b9      	ldr	r1, [r7, #8]
 8004c36:	4618      	mov	r0, r3
 8004c38:	f000 faca 	bl	80051d0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	699a      	ldr	r2, [r3, #24]
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004c4a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004c4c:	68fb      	ldr	r3, [r7, #12]
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	699a      	ldr	r2, [r3, #24]
 8004c52:	68fb      	ldr	r3, [r7, #12]
 8004c54:	681b      	ldr	r3, [r3, #0]
 8004c56:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004c5a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004c5c:	68fb      	ldr	r3, [r7, #12]
 8004c5e:	681b      	ldr	r3, [r3, #0]
 8004c60:	6999      	ldr	r1, [r3, #24]
 8004c62:	68bb      	ldr	r3, [r7, #8]
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	021a      	lsls	r2, r3, #8
 8004c68:	68fb      	ldr	r3, [r7, #12]
 8004c6a:	681b      	ldr	r3, [r3, #0]
 8004c6c:	430a      	orrs	r2, r1
 8004c6e:	619a      	str	r2, [r3, #24]
      break;
 8004c70:	e082      	b.n	8004d78 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	68b9      	ldr	r1, [r7, #8]
 8004c78:	4618      	mov	r0, r3
 8004c7a:	f000 fb33 	bl	80052e4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004c7e:	68fb      	ldr	r3, [r7, #12]
 8004c80:	681b      	ldr	r3, [r3, #0]
 8004c82:	69da      	ldr	r2, [r3, #28]
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	681b      	ldr	r3, [r3, #0]
 8004c88:	f042 0208 	orr.w	r2, r2, #8
 8004c8c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004c8e:	68fb      	ldr	r3, [r7, #12]
 8004c90:	681b      	ldr	r3, [r3, #0]
 8004c92:	69da      	ldr	r2, [r3, #28]
 8004c94:	68fb      	ldr	r3, [r7, #12]
 8004c96:	681b      	ldr	r3, [r3, #0]
 8004c98:	f022 0204 	bic.w	r2, r2, #4
 8004c9c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004c9e:	68fb      	ldr	r3, [r7, #12]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	69d9      	ldr	r1, [r3, #28]
 8004ca4:	68bb      	ldr	r3, [r7, #8]
 8004ca6:	691a      	ldr	r2, [r3, #16]
 8004ca8:	68fb      	ldr	r3, [r7, #12]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	430a      	orrs	r2, r1
 8004cae:	61da      	str	r2, [r3, #28]
      break;
 8004cb0:	e062      	b.n	8004d78 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	68b9      	ldr	r1, [r7, #8]
 8004cb8:	4618      	mov	r0, r3
 8004cba:	f000 fb9b 	bl	80053f4 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	681b      	ldr	r3, [r3, #0]
 8004cc2:	69da      	ldr	r2, [r3, #28]
 8004cc4:	68fb      	ldr	r3, [r7, #12]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004ccc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004cce:	68fb      	ldr	r3, [r7, #12]
 8004cd0:	681b      	ldr	r3, [r3, #0]
 8004cd2:	69da      	ldr	r2, [r3, #28]
 8004cd4:	68fb      	ldr	r3, [r7, #12]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004cdc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004cde:	68fb      	ldr	r3, [r7, #12]
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	69d9      	ldr	r1, [r3, #28]
 8004ce4:	68bb      	ldr	r3, [r7, #8]
 8004ce6:	691b      	ldr	r3, [r3, #16]
 8004ce8:	021a      	lsls	r2, r3, #8
 8004cea:	68fb      	ldr	r3, [r7, #12]
 8004cec:	681b      	ldr	r3, [r3, #0]
 8004cee:	430a      	orrs	r2, r1
 8004cf0:	61da      	str	r2, [r3, #28]
      break;
 8004cf2:	e041      	b.n	8004d78 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004cf4:	68fb      	ldr	r3, [r7, #12]
 8004cf6:	681b      	ldr	r3, [r3, #0]
 8004cf8:	68b9      	ldr	r1, [r7, #8]
 8004cfa:	4618      	mov	r0, r3
 8004cfc:	f000 fbe4 	bl	80054c8 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004d00:	68fb      	ldr	r3, [r7, #12]
 8004d02:	681b      	ldr	r3, [r3, #0]
 8004d04:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d06:	68fb      	ldr	r3, [r7, #12]
 8004d08:	681b      	ldr	r3, [r3, #0]
 8004d0a:	f042 0208 	orr.w	r2, r2, #8
 8004d0e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f022 0204 	bic.w	r2, r2, #4
 8004d1e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	681b      	ldr	r3, [r3, #0]
 8004d24:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004d26:	68bb      	ldr	r3, [r7, #8]
 8004d28:	691a      	ldr	r2, [r3, #16]
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	681b      	ldr	r3, [r3, #0]
 8004d2e:	430a      	orrs	r2, r1
 8004d30:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004d32:	e021      	b.n	8004d78 <HAL_TIM_PWM_ConfigChannel+0x20c>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004d34:	68fb      	ldr	r3, [r7, #12]
 8004d36:	681b      	ldr	r3, [r3, #0]
 8004d38:	68b9      	ldr	r1, [r7, #8]
 8004d3a:	4618      	mov	r0, r3
 8004d3c:	f000 fc28 	bl	8005590 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8004d4e:	655a      	str	r2, [r3, #84]	; 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8004d5e:	655a      	str	r2, [r3, #84]	; 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004d60:	68fb      	ldr	r3, [r7, #12]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	6d59      	ldr	r1, [r3, #84]	; 0x54
 8004d66:	68bb      	ldr	r3, [r7, #8]
 8004d68:	691b      	ldr	r3, [r3, #16]
 8004d6a:	021a      	lsls	r2, r3, #8
 8004d6c:	68fb      	ldr	r3, [r7, #12]
 8004d6e:	681b      	ldr	r3, [r3, #0]
 8004d70:	430a      	orrs	r2, r1
 8004d72:	655a      	str	r2, [r3, #84]	; 0x54
      break;
 8004d74:	e000      	b.n	8004d78 <HAL_TIM_PWM_ConfigChannel+0x20c>
    }

    default:
      break;
 8004d76:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004d78:	68fb      	ldr	r3, [r7, #12]
 8004d7a:	2200      	movs	r2, #0
 8004d7c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004d80:	2300      	movs	r3, #0
}
 8004d82:	4618      	mov	r0, r3
 8004d84:	3710      	adds	r7, #16
 8004d86:	46bd      	mov	sp, r7
 8004d88:	bd80      	pop	{r7, pc}
 8004d8a:	bf00      	nop

08004d8c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004d8c:	b580      	push	{r7, lr}
 8004d8e:	b084      	sub	sp, #16
 8004d90:	af00      	add	r7, sp, #0
 8004d92:	6078      	str	r0, [r7, #4]
 8004d94:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004d9c:	2b01      	cmp	r3, #1
 8004d9e:	d101      	bne.n	8004da4 <HAL_TIM_ConfigClockSource+0x18>
 8004da0:	2302      	movs	r3, #2
 8004da2:	e0b5      	b.n	8004f10 <HAL_TIM_ConfigClockSource+0x184>
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	2201      	movs	r2, #1
 8004da8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004dac:	687b      	ldr	r3, [r7, #4]
 8004dae:	2202      	movs	r2, #2
 8004db0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	689b      	ldr	r3, [r3, #8]
 8004dba:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004dbc:	68fb      	ldr	r3, [r7, #12]
 8004dbe:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004dc2:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004dc6:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004dce:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	681b      	ldr	r3, [r3, #0]
 8004dd4:	68fa      	ldr	r2, [r7, #12]
 8004dd6:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	681b      	ldr	r3, [r3, #0]
 8004ddc:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004de0:	d03e      	beq.n	8004e60 <HAL_TIM_ConfigClockSource+0xd4>
 8004de2:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004de6:	f200 8087 	bhi.w	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004dea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004dee:	f000 8085 	beq.w	8004efc <HAL_TIM_ConfigClockSource+0x170>
 8004df2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004df6:	d87f      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004df8:	2b70      	cmp	r3, #112	; 0x70
 8004dfa:	d01a      	beq.n	8004e32 <HAL_TIM_ConfigClockSource+0xa6>
 8004dfc:	2b70      	cmp	r3, #112	; 0x70
 8004dfe:	d87b      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004e00:	2b60      	cmp	r3, #96	; 0x60
 8004e02:	d050      	beq.n	8004ea6 <HAL_TIM_ConfigClockSource+0x11a>
 8004e04:	2b60      	cmp	r3, #96	; 0x60
 8004e06:	d877      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004e08:	2b50      	cmp	r3, #80	; 0x50
 8004e0a:	d03c      	beq.n	8004e86 <HAL_TIM_ConfigClockSource+0xfa>
 8004e0c:	2b50      	cmp	r3, #80	; 0x50
 8004e0e:	d873      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004e10:	2b40      	cmp	r3, #64	; 0x40
 8004e12:	d058      	beq.n	8004ec6 <HAL_TIM_ConfigClockSource+0x13a>
 8004e14:	2b40      	cmp	r3, #64	; 0x40
 8004e16:	d86f      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004e18:	2b30      	cmp	r3, #48	; 0x30
 8004e1a:	d064      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0x15a>
 8004e1c:	2b30      	cmp	r3, #48	; 0x30
 8004e1e:	d86b      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004e20:	2b20      	cmp	r3, #32
 8004e22:	d060      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0x15a>
 8004e24:	2b20      	cmp	r3, #32
 8004e26:	d867      	bhi.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d05c      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0x15a>
 8004e2c:	2b10      	cmp	r3, #16
 8004e2e:	d05a      	beq.n	8004ee6 <HAL_TIM_ConfigClockSource+0x15a>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 8004e30:	e062      	b.n	8004ef8 <HAL_TIM_ConfigClockSource+0x16c>
      TIM_ETR_SetConfig(htim->Instance,
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	6818      	ldr	r0, [r3, #0]
 8004e36:	683b      	ldr	r3, [r7, #0]
 8004e38:	6899      	ldr	r1, [r3, #8]
 8004e3a:	683b      	ldr	r3, [r7, #0]
 8004e3c:	685a      	ldr	r2, [r3, #4]
 8004e3e:	683b      	ldr	r3, [r7, #0]
 8004e40:	68db      	ldr	r3, [r3, #12]
 8004e42:	f000 fc85 	bl	8005750 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	689b      	ldr	r3, [r3, #8]
 8004e4c:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004e4e:	68fb      	ldr	r3, [r7, #12]
 8004e50:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004e54:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68fa      	ldr	r2, [r7, #12]
 8004e5c:	609a      	str	r2, [r3, #8]
      break;
 8004e5e:	e04e      	b.n	8004efe <HAL_TIM_ConfigClockSource+0x172>
      TIM_ETR_SetConfig(htim->Instance,
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	6818      	ldr	r0, [r3, #0]
 8004e64:	683b      	ldr	r3, [r7, #0]
 8004e66:	6899      	ldr	r1, [r3, #8]
 8004e68:	683b      	ldr	r3, [r7, #0]
 8004e6a:	685a      	ldr	r2, [r3, #4]
 8004e6c:	683b      	ldr	r3, [r7, #0]
 8004e6e:	68db      	ldr	r3, [r3, #12]
 8004e70:	f000 fc6e 	bl	8005750 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	681b      	ldr	r3, [r3, #0]
 8004e78:	689a      	ldr	r2, [r3, #8]
 8004e7a:	687b      	ldr	r3, [r7, #4]
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004e82:	609a      	str	r2, [r3, #8]
      break;
 8004e84:	e03b      	b.n	8004efe <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	6818      	ldr	r0, [r3, #0]
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	6859      	ldr	r1, [r3, #4]
 8004e8e:	683b      	ldr	r3, [r7, #0]
 8004e90:	68db      	ldr	r3, [r3, #12]
 8004e92:	461a      	mov	r2, r3
 8004e94:	f000 fbe2 	bl	800565c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	681b      	ldr	r3, [r3, #0]
 8004e9c:	2150      	movs	r1, #80	; 0x50
 8004e9e:	4618      	mov	r0, r3
 8004ea0:	f000 fc3b 	bl	800571a <TIM_ITRx_SetConfig>
      break;
 8004ea4:	e02b      	b.n	8004efe <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004ea6:	687b      	ldr	r3, [r7, #4]
 8004ea8:	6818      	ldr	r0, [r3, #0]
 8004eaa:	683b      	ldr	r3, [r7, #0]
 8004eac:	6859      	ldr	r1, [r3, #4]
 8004eae:	683b      	ldr	r3, [r7, #0]
 8004eb0:	68db      	ldr	r3, [r3, #12]
 8004eb2:	461a      	mov	r2, r3
 8004eb4:	f000 fc01 	bl	80056ba <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	681b      	ldr	r3, [r3, #0]
 8004ebc:	2160      	movs	r1, #96	; 0x60
 8004ebe:	4618      	mov	r0, r3
 8004ec0:	f000 fc2b 	bl	800571a <TIM_ITRx_SetConfig>
      break;
 8004ec4:	e01b      	b.n	8004efe <HAL_TIM_ConfigClockSource+0x172>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004ec6:	687b      	ldr	r3, [r7, #4]
 8004ec8:	6818      	ldr	r0, [r3, #0]
 8004eca:	683b      	ldr	r3, [r7, #0]
 8004ecc:	6859      	ldr	r1, [r3, #4]
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	68db      	ldr	r3, [r3, #12]
 8004ed2:	461a      	mov	r2, r3
 8004ed4:	f000 fbc2 	bl	800565c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	2140      	movs	r1, #64	; 0x40
 8004ede:	4618      	mov	r0, r3
 8004ee0:	f000 fc1b 	bl	800571a <TIM_ITRx_SetConfig>
      break;
 8004ee4:	e00b      	b.n	8004efe <HAL_TIM_ConfigClockSource+0x172>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	683b      	ldr	r3, [r7, #0]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	4619      	mov	r1, r3
 8004ef0:	4610      	mov	r0, r2
 8004ef2:	f000 fc12 	bl	800571a <TIM_ITRx_SetConfig>
        break;
 8004ef6:	e002      	b.n	8004efe <HAL_TIM_ConfigClockSource+0x172>
      break;
 8004ef8:	bf00      	nop
 8004efa:	e000      	b.n	8004efe <HAL_TIM_ConfigClockSource+0x172>
      break;
 8004efc:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	2201      	movs	r2, #1
 8004f02:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	2200      	movs	r2, #0
 8004f0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004f0e:	2300      	movs	r3, #0
}
 8004f10:	4618      	mov	r0, r3
 8004f12:	3710      	adds	r7, #16
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}

08004f18 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b083      	sub	sp, #12
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 8004f20:	bf00      	nop
 8004f22:	370c      	adds	r7, #12
 8004f24:	46bd      	mov	sp, r7
 8004f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f2a:	4770      	bx	lr

08004f2c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004f2c:	b480      	push	{r7}
 8004f2e:	b083      	sub	sp, #12
 8004f30:	af00      	add	r7, sp, #0
 8004f32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004f34:	bf00      	nop
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr

08004f40 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004f48:	bf00      	nop
 8004f4a:	370c      	adds	r7, #12
 8004f4c:	46bd      	mov	sp, r7
 8004f4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f52:	4770      	bx	lr

08004f54 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004f54:	b480      	push	{r7}
 8004f56:	b083      	sub	sp, #12
 8004f58:	af00      	add	r7, sp, #0
 8004f5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004f5c:	bf00      	nop
 8004f5e:	370c      	adds	r7, #12
 8004f60:	46bd      	mov	sp, r7
 8004f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f66:	4770      	bx	lr

08004f68 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b083      	sub	sp, #12
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004f70:	bf00      	nop
 8004f72:	370c      	adds	r7, #12
 8004f74:	46bd      	mov	sp, r7
 8004f76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f7a:	4770      	bx	lr

08004f7c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004f7c:	b480      	push	{r7}
 8004f7e:	b085      	sub	sp, #20
 8004f80:	af00      	add	r7, sp, #0
 8004f82:	6078      	str	r0, [r7, #4]
 8004f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004f8c:	687b      	ldr	r3, [r7, #4]
 8004f8e:	4a40      	ldr	r2, [pc, #256]	; (8005090 <TIM_Base_SetConfig+0x114>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d013      	beq.n	8004fbc <TIM_Base_SetConfig+0x40>
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004f9a:	d00f      	beq.n	8004fbc <TIM_Base_SetConfig+0x40>
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4a3d      	ldr	r2, [pc, #244]	; (8005094 <TIM_Base_SetConfig+0x118>)
 8004fa0:	4293      	cmp	r3, r2
 8004fa2:	d00b      	beq.n	8004fbc <TIM_Base_SetConfig+0x40>
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	4a3c      	ldr	r2, [pc, #240]	; (8005098 <TIM_Base_SetConfig+0x11c>)
 8004fa8:	4293      	cmp	r3, r2
 8004faa:	d007      	beq.n	8004fbc <TIM_Base_SetConfig+0x40>
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	4a3b      	ldr	r2, [pc, #236]	; (800509c <TIM_Base_SetConfig+0x120>)
 8004fb0:	4293      	cmp	r3, r2
 8004fb2:	d003      	beq.n	8004fbc <TIM_Base_SetConfig+0x40>
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a3a      	ldr	r2, [pc, #232]	; (80050a0 <TIM_Base_SetConfig+0x124>)
 8004fb8:	4293      	cmp	r3, r2
 8004fba:	d108      	bne.n	8004fce <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004fc2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004fc4:	683b      	ldr	r3, [r7, #0]
 8004fc6:	685b      	ldr	r3, [r3, #4]
 8004fc8:	68fa      	ldr	r2, [r7, #12]
 8004fca:	4313      	orrs	r3, r2
 8004fcc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a2f      	ldr	r2, [pc, #188]	; (8005090 <TIM_Base_SetConfig+0x114>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d01f      	beq.n	8005016 <TIM_Base_SetConfig+0x9a>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004fdc:	d01b      	beq.n	8005016 <TIM_Base_SetConfig+0x9a>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a2c      	ldr	r2, [pc, #176]	; (8005094 <TIM_Base_SetConfig+0x118>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d017      	beq.n	8005016 <TIM_Base_SetConfig+0x9a>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a2b      	ldr	r2, [pc, #172]	; (8005098 <TIM_Base_SetConfig+0x11c>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d013      	beq.n	8005016 <TIM_Base_SetConfig+0x9a>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a2a      	ldr	r2, [pc, #168]	; (800509c <TIM_Base_SetConfig+0x120>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d00f      	beq.n	8005016 <TIM_Base_SetConfig+0x9a>
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	4a29      	ldr	r2, [pc, #164]	; (80050a0 <TIM_Base_SetConfig+0x124>)
 8004ffa:	4293      	cmp	r3, r2
 8004ffc:	d00b      	beq.n	8005016 <TIM_Base_SetConfig+0x9a>
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	4a28      	ldr	r2, [pc, #160]	; (80050a4 <TIM_Base_SetConfig+0x128>)
 8005002:	4293      	cmp	r3, r2
 8005004:	d007      	beq.n	8005016 <TIM_Base_SetConfig+0x9a>
 8005006:	687b      	ldr	r3, [r7, #4]
 8005008:	4a27      	ldr	r2, [pc, #156]	; (80050a8 <TIM_Base_SetConfig+0x12c>)
 800500a:	4293      	cmp	r3, r2
 800500c:	d003      	beq.n	8005016 <TIM_Base_SetConfig+0x9a>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	4a26      	ldr	r2, [pc, #152]	; (80050ac <TIM_Base_SetConfig+0x130>)
 8005012:	4293      	cmp	r3, r2
 8005014:	d108      	bne.n	8005028 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800501c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800501e:	683b      	ldr	r3, [r7, #0]
 8005020:	68db      	ldr	r3, [r3, #12]
 8005022:	68fa      	ldr	r2, [r7, #12]
 8005024:	4313      	orrs	r3, r2
 8005026:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	695b      	ldr	r3, [r3, #20]
 8005032:	4313      	orrs	r3, r2
 8005034:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	68fa      	ldr	r2, [r7, #12]
 800503a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800503c:	683b      	ldr	r3, [r7, #0]
 800503e:	689a      	ldr	r2, [r3, #8]
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005044:	683b      	ldr	r3, [r7, #0]
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800504c:	687b      	ldr	r3, [r7, #4]
 800504e:	4a10      	ldr	r2, [pc, #64]	; (8005090 <TIM_Base_SetConfig+0x114>)
 8005050:	4293      	cmp	r3, r2
 8005052:	d00f      	beq.n	8005074 <TIM_Base_SetConfig+0xf8>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	4a12      	ldr	r2, [pc, #72]	; (80050a0 <TIM_Base_SetConfig+0x124>)
 8005058:	4293      	cmp	r3, r2
 800505a:	d00b      	beq.n	8005074 <TIM_Base_SetConfig+0xf8>
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	4a11      	ldr	r2, [pc, #68]	; (80050a4 <TIM_Base_SetConfig+0x128>)
 8005060:	4293      	cmp	r3, r2
 8005062:	d007      	beq.n	8005074 <TIM_Base_SetConfig+0xf8>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	4a10      	ldr	r2, [pc, #64]	; (80050a8 <TIM_Base_SetConfig+0x12c>)
 8005068:	4293      	cmp	r3, r2
 800506a:	d003      	beq.n	8005074 <TIM_Base_SetConfig+0xf8>
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	4a0f      	ldr	r2, [pc, #60]	; (80050ac <TIM_Base_SetConfig+0x130>)
 8005070:	4293      	cmp	r3, r2
 8005072:	d103      	bne.n	800507c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005074:	683b      	ldr	r3, [r7, #0]
 8005076:	691a      	ldr	r2, [r3, #16]
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	2201      	movs	r2, #1
 8005080:	615a      	str	r2, [r3, #20]
}
 8005082:	bf00      	nop
 8005084:	3714      	adds	r7, #20
 8005086:	46bd      	mov	sp, r7
 8005088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800508c:	4770      	bx	lr
 800508e:	bf00      	nop
 8005090:	40012c00 	.word	0x40012c00
 8005094:	40000400 	.word	0x40000400
 8005098:	40000800 	.word	0x40000800
 800509c:	40000c00 	.word	0x40000c00
 80050a0:	40013400 	.word	0x40013400
 80050a4:	40014000 	.word	0x40014000
 80050a8:	40014400 	.word	0x40014400
 80050ac:	40014800 	.word	0x40014800

080050b0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80050b0:	b480      	push	{r7}
 80050b2:	b087      	sub	sp, #28
 80050b4:	af00      	add	r7, sp, #0
 80050b6:	6078      	str	r0, [r7, #4]
 80050b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80050ba:	687b      	ldr	r3, [r7, #4]
 80050bc:	6a1b      	ldr	r3, [r3, #32]
 80050be:	f023 0201 	bic.w	r2, r3, #1
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	6a1b      	ldr	r3, [r3, #32]
 80050ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	685b      	ldr	r3, [r3, #4]
 80050d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	699b      	ldr	r3, [r3, #24]
 80050d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 80050d8:	68fb      	ldr	r3, [r7, #12]
 80050da:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80050de:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80050e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	f023 0303 	bic.w	r3, r3, #3
 80050ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	68fa      	ldr	r2, [r7, #12]
 80050f2:	4313      	orrs	r3, r2
 80050f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 80050f6:	697b      	ldr	r3, [r7, #20]
 80050f8:	f023 0302 	bic.w	r3, r3, #2
 80050fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 80050fe:	683b      	ldr	r3, [r7, #0]
 8005100:	689b      	ldr	r3, [r3, #8]
 8005102:	697a      	ldr	r2, [r7, #20]
 8005104:	4313      	orrs	r3, r2
 8005106:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005108:	687b      	ldr	r3, [r7, #4]
 800510a:	4a2c      	ldr	r2, [pc, #176]	; (80051bc <TIM_OC1_SetConfig+0x10c>)
 800510c:	4293      	cmp	r3, r2
 800510e:	d00f      	beq.n	8005130 <TIM_OC1_SetConfig+0x80>
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	4a2b      	ldr	r2, [pc, #172]	; (80051c0 <TIM_OC1_SetConfig+0x110>)
 8005114:	4293      	cmp	r3, r2
 8005116:	d00b      	beq.n	8005130 <TIM_OC1_SetConfig+0x80>
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4a2a      	ldr	r2, [pc, #168]	; (80051c4 <TIM_OC1_SetConfig+0x114>)
 800511c:	4293      	cmp	r3, r2
 800511e:	d007      	beq.n	8005130 <TIM_OC1_SetConfig+0x80>
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	4a29      	ldr	r2, [pc, #164]	; (80051c8 <TIM_OC1_SetConfig+0x118>)
 8005124:	4293      	cmp	r3, r2
 8005126:	d003      	beq.n	8005130 <TIM_OC1_SetConfig+0x80>
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	4a28      	ldr	r2, [pc, #160]	; (80051cc <TIM_OC1_SetConfig+0x11c>)
 800512c:	4293      	cmp	r3, r2
 800512e:	d10c      	bne.n	800514a <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005130:	697b      	ldr	r3, [r7, #20]
 8005132:	f023 0308 	bic.w	r3, r3, #8
 8005136:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005138:	683b      	ldr	r3, [r7, #0]
 800513a:	68db      	ldr	r3, [r3, #12]
 800513c:	697a      	ldr	r2, [r7, #20]
 800513e:	4313      	orrs	r3, r2
 8005140:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	f023 0304 	bic.w	r3, r3, #4
 8005148:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800514a:	687b      	ldr	r3, [r7, #4]
 800514c:	4a1b      	ldr	r2, [pc, #108]	; (80051bc <TIM_OC1_SetConfig+0x10c>)
 800514e:	4293      	cmp	r3, r2
 8005150:	d00f      	beq.n	8005172 <TIM_OC1_SetConfig+0xc2>
 8005152:	687b      	ldr	r3, [r7, #4]
 8005154:	4a1a      	ldr	r2, [pc, #104]	; (80051c0 <TIM_OC1_SetConfig+0x110>)
 8005156:	4293      	cmp	r3, r2
 8005158:	d00b      	beq.n	8005172 <TIM_OC1_SetConfig+0xc2>
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	4a19      	ldr	r2, [pc, #100]	; (80051c4 <TIM_OC1_SetConfig+0x114>)
 800515e:	4293      	cmp	r3, r2
 8005160:	d007      	beq.n	8005172 <TIM_OC1_SetConfig+0xc2>
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	4a18      	ldr	r2, [pc, #96]	; (80051c8 <TIM_OC1_SetConfig+0x118>)
 8005166:	4293      	cmp	r3, r2
 8005168:	d003      	beq.n	8005172 <TIM_OC1_SetConfig+0xc2>
 800516a:	687b      	ldr	r3, [r7, #4]
 800516c:	4a17      	ldr	r2, [pc, #92]	; (80051cc <TIM_OC1_SetConfig+0x11c>)
 800516e:	4293      	cmp	r3, r2
 8005170:	d111      	bne.n	8005196 <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005172:	693b      	ldr	r3, [r7, #16]
 8005174:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005178:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005180:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	695b      	ldr	r3, [r3, #20]
 8005186:	693a      	ldr	r2, [r7, #16]
 8005188:	4313      	orrs	r3, r2
 800518a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800518c:	683b      	ldr	r3, [r7, #0]
 800518e:	699b      	ldr	r3, [r3, #24]
 8005190:	693a      	ldr	r2, [r7, #16]
 8005192:	4313      	orrs	r3, r2
 8005194:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	693a      	ldr	r2, [r7, #16]
 800519a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	68fa      	ldr	r2, [r7, #12]
 80051a0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80051a2:	683b      	ldr	r3, [r7, #0]
 80051a4:	685a      	ldr	r2, [r3, #4]
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	697a      	ldr	r2, [r7, #20]
 80051ae:	621a      	str	r2, [r3, #32]
}
 80051b0:	bf00      	nop
 80051b2:	371c      	adds	r7, #28
 80051b4:	46bd      	mov	sp, r7
 80051b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ba:	4770      	bx	lr
 80051bc:	40012c00 	.word	0x40012c00
 80051c0:	40013400 	.word	0x40013400
 80051c4:	40014000 	.word	0x40014000
 80051c8:	40014400 	.word	0x40014400
 80051cc:	40014800 	.word	0x40014800

080051d0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80051d0:	b480      	push	{r7}
 80051d2:	b087      	sub	sp, #28
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80051da:	687b      	ldr	r3, [r7, #4]
 80051dc:	6a1b      	ldr	r3, [r3, #32]
 80051de:	f023 0210 	bic.w	r2, r3, #16
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	6a1b      	ldr	r3, [r3, #32]
 80051ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	685b      	ldr	r3, [r3, #4]
 80051f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	699b      	ldr	r3, [r3, #24]
 80051f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80051f8:	68fb      	ldr	r3, [r7, #12]
 80051fa:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80051fe:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005202:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005204:	68fb      	ldr	r3, [r7, #12]
 8005206:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800520a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800520c:	683b      	ldr	r3, [r7, #0]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	021b      	lsls	r3, r3, #8
 8005212:	68fa      	ldr	r2, [r7, #12]
 8005214:	4313      	orrs	r3, r2
 8005216:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005218:	697b      	ldr	r3, [r7, #20]
 800521a:	f023 0320 	bic.w	r3, r3, #32
 800521e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	689b      	ldr	r3, [r3, #8]
 8005224:	011b      	lsls	r3, r3, #4
 8005226:	697a      	ldr	r2, [r7, #20]
 8005228:	4313      	orrs	r3, r2
 800522a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	4a28      	ldr	r2, [pc, #160]	; (80052d0 <TIM_OC2_SetConfig+0x100>)
 8005230:	4293      	cmp	r3, r2
 8005232:	d003      	beq.n	800523c <TIM_OC2_SetConfig+0x6c>
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	4a27      	ldr	r2, [pc, #156]	; (80052d4 <TIM_OC2_SetConfig+0x104>)
 8005238:	4293      	cmp	r3, r2
 800523a:	d10d      	bne.n	8005258 <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800523c:	697b      	ldr	r3, [r7, #20]
 800523e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005242:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	68db      	ldr	r3, [r3, #12]
 8005248:	011b      	lsls	r3, r3, #4
 800524a:	697a      	ldr	r2, [r7, #20]
 800524c:	4313      	orrs	r3, r2
 800524e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005250:	697b      	ldr	r3, [r7, #20]
 8005252:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005256:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	4a1d      	ldr	r2, [pc, #116]	; (80052d0 <TIM_OC2_SetConfig+0x100>)
 800525c:	4293      	cmp	r3, r2
 800525e:	d00f      	beq.n	8005280 <TIM_OC2_SetConfig+0xb0>
 8005260:	687b      	ldr	r3, [r7, #4]
 8005262:	4a1c      	ldr	r2, [pc, #112]	; (80052d4 <TIM_OC2_SetConfig+0x104>)
 8005264:	4293      	cmp	r3, r2
 8005266:	d00b      	beq.n	8005280 <TIM_OC2_SetConfig+0xb0>
 8005268:	687b      	ldr	r3, [r7, #4]
 800526a:	4a1b      	ldr	r2, [pc, #108]	; (80052d8 <TIM_OC2_SetConfig+0x108>)
 800526c:	4293      	cmp	r3, r2
 800526e:	d007      	beq.n	8005280 <TIM_OC2_SetConfig+0xb0>
 8005270:	687b      	ldr	r3, [r7, #4]
 8005272:	4a1a      	ldr	r2, [pc, #104]	; (80052dc <TIM_OC2_SetConfig+0x10c>)
 8005274:	4293      	cmp	r3, r2
 8005276:	d003      	beq.n	8005280 <TIM_OC2_SetConfig+0xb0>
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	4a19      	ldr	r2, [pc, #100]	; (80052e0 <TIM_OC2_SetConfig+0x110>)
 800527c:	4293      	cmp	r3, r2
 800527e:	d113      	bne.n	80052a8 <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005280:	693b      	ldr	r3, [r7, #16]
 8005282:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005286:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005288:	693b      	ldr	r3, [r7, #16]
 800528a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800528e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005290:	683b      	ldr	r3, [r7, #0]
 8005292:	695b      	ldr	r3, [r3, #20]
 8005294:	009b      	lsls	r3, r3, #2
 8005296:	693a      	ldr	r2, [r7, #16]
 8005298:	4313      	orrs	r3, r2
 800529a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	699b      	ldr	r3, [r3, #24]
 80052a0:	009b      	lsls	r3, r3, #2
 80052a2:	693a      	ldr	r2, [r7, #16]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	693a      	ldr	r2, [r7, #16]
 80052ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	685a      	ldr	r2, [r3, #4]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	697a      	ldr	r2, [r7, #20]
 80052c0:	621a      	str	r2, [r3, #32]
}
 80052c2:	bf00      	nop
 80052c4:	371c      	adds	r7, #28
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	40012c00 	.word	0x40012c00
 80052d4:	40013400 	.word	0x40013400
 80052d8:	40014000 	.word	0x40014000
 80052dc:	40014400 	.word	0x40014400
 80052e0:	40014800 	.word	0x40014800

080052e4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80052e4:	b480      	push	{r7}
 80052e6:	b087      	sub	sp, #28
 80052e8:	af00      	add	r7, sp, #0
 80052ea:	6078      	str	r0, [r7, #4]
 80052ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80052ee:	687b      	ldr	r3, [r7, #4]
 80052f0:	6a1b      	ldr	r3, [r3, #32]
 80052f2:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80052fa:	687b      	ldr	r3, [r7, #4]
 80052fc:	6a1b      	ldr	r3, [r3, #32]
 80052fe:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	685b      	ldr	r3, [r3, #4]
 8005304:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	69db      	ldr	r3, [r3, #28]
 800530a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800530c:	68fb      	ldr	r3, [r7, #12]
 800530e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005316:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	f023 0303 	bic.w	r3, r3, #3
 800531e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005320:	683b      	ldr	r3, [r7, #0]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	68fa      	ldr	r2, [r7, #12]
 8005326:	4313      	orrs	r3, r2
 8005328:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800532a:	697b      	ldr	r3, [r7, #20]
 800532c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005330:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005332:	683b      	ldr	r3, [r7, #0]
 8005334:	689b      	ldr	r3, [r3, #8]
 8005336:	021b      	lsls	r3, r3, #8
 8005338:	697a      	ldr	r2, [r7, #20]
 800533a:	4313      	orrs	r3, r2
 800533c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800533e:	687b      	ldr	r3, [r7, #4]
 8005340:	4a27      	ldr	r2, [pc, #156]	; (80053e0 <TIM_OC3_SetConfig+0xfc>)
 8005342:	4293      	cmp	r3, r2
 8005344:	d003      	beq.n	800534e <TIM_OC3_SetConfig+0x6a>
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	4a26      	ldr	r2, [pc, #152]	; (80053e4 <TIM_OC3_SetConfig+0x100>)
 800534a:	4293      	cmp	r3, r2
 800534c:	d10d      	bne.n	800536a <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800534e:	697b      	ldr	r3, [r7, #20]
 8005350:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005354:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	68db      	ldr	r3, [r3, #12]
 800535a:	021b      	lsls	r3, r3, #8
 800535c:	697a      	ldr	r2, [r7, #20]
 800535e:	4313      	orrs	r3, r2
 8005360:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005368:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	4a1c      	ldr	r2, [pc, #112]	; (80053e0 <TIM_OC3_SetConfig+0xfc>)
 800536e:	4293      	cmp	r3, r2
 8005370:	d00f      	beq.n	8005392 <TIM_OC3_SetConfig+0xae>
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	4a1b      	ldr	r2, [pc, #108]	; (80053e4 <TIM_OC3_SetConfig+0x100>)
 8005376:	4293      	cmp	r3, r2
 8005378:	d00b      	beq.n	8005392 <TIM_OC3_SetConfig+0xae>
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	4a1a      	ldr	r2, [pc, #104]	; (80053e8 <TIM_OC3_SetConfig+0x104>)
 800537e:	4293      	cmp	r3, r2
 8005380:	d007      	beq.n	8005392 <TIM_OC3_SetConfig+0xae>
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a19      	ldr	r2, [pc, #100]	; (80053ec <TIM_OC3_SetConfig+0x108>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d003      	beq.n	8005392 <TIM_OC3_SetConfig+0xae>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a18      	ldr	r2, [pc, #96]	; (80053f0 <TIM_OC3_SetConfig+0x10c>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d113      	bne.n	80053ba <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005392:	693b      	ldr	r3, [r7, #16]
 8005394:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005398:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800539a:	693b      	ldr	r3, [r7, #16]
 800539c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80053a0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	695b      	ldr	r3, [r3, #20]
 80053a6:	011b      	lsls	r3, r3, #4
 80053a8:	693a      	ldr	r2, [r7, #16]
 80053aa:	4313      	orrs	r3, r2
 80053ac:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80053ae:	683b      	ldr	r3, [r7, #0]
 80053b0:	699b      	ldr	r3, [r3, #24]
 80053b2:	011b      	lsls	r3, r3, #4
 80053b4:	693a      	ldr	r2, [r7, #16]
 80053b6:	4313      	orrs	r3, r2
 80053b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80053ba:	687b      	ldr	r3, [r7, #4]
 80053bc:	693a      	ldr	r2, [r7, #16]
 80053be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80053c0:	687b      	ldr	r3, [r7, #4]
 80053c2:	68fa      	ldr	r2, [r7, #12]
 80053c4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	685a      	ldr	r2, [r3, #4]
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	697a      	ldr	r2, [r7, #20]
 80053d2:	621a      	str	r2, [r3, #32]
}
 80053d4:	bf00      	nop
 80053d6:	371c      	adds	r7, #28
 80053d8:	46bd      	mov	sp, r7
 80053da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053de:	4770      	bx	lr
 80053e0:	40012c00 	.word	0x40012c00
 80053e4:	40013400 	.word	0x40013400
 80053e8:	40014000 	.word	0x40014000
 80053ec:	40014400 	.word	0x40014400
 80053f0:	40014800 	.word	0x40014800

080053f4 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80053f4:	b480      	push	{r7}
 80053f6:	b087      	sub	sp, #28
 80053f8:	af00      	add	r7, sp, #0
 80053fa:	6078      	str	r0, [r7, #4]
 80053fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80053fe:	687b      	ldr	r3, [r7, #4]
 8005400:	6a1b      	ldr	r3, [r3, #32]
 8005402:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005406:	687b      	ldr	r3, [r7, #4]
 8005408:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	6a1b      	ldr	r3, [r3, #32]
 800540e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	69db      	ldr	r3, [r3, #28]
 800541a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800541c:	68fb      	ldr	r3, [r7, #12]
 800541e:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005422:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005426:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800542e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005430:	683b      	ldr	r3, [r7, #0]
 8005432:	681b      	ldr	r3, [r3, #0]
 8005434:	021b      	lsls	r3, r3, #8
 8005436:	68fa      	ldr	r2, [r7, #12]
 8005438:	4313      	orrs	r3, r2
 800543a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800543c:	693b      	ldr	r3, [r7, #16]
 800543e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005442:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005444:	683b      	ldr	r3, [r7, #0]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	031b      	lsls	r3, r3, #12
 800544a:	693a      	ldr	r2, [r7, #16]
 800544c:	4313      	orrs	r3, r2
 800544e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	4a18      	ldr	r2, [pc, #96]	; (80054b4 <TIM_OC4_SetConfig+0xc0>)
 8005454:	4293      	cmp	r3, r2
 8005456:	d00f      	beq.n	8005478 <TIM_OC4_SetConfig+0x84>
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	4a17      	ldr	r2, [pc, #92]	; (80054b8 <TIM_OC4_SetConfig+0xc4>)
 800545c:	4293      	cmp	r3, r2
 800545e:	d00b      	beq.n	8005478 <TIM_OC4_SetConfig+0x84>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	4a16      	ldr	r2, [pc, #88]	; (80054bc <TIM_OC4_SetConfig+0xc8>)
 8005464:	4293      	cmp	r3, r2
 8005466:	d007      	beq.n	8005478 <TIM_OC4_SetConfig+0x84>
 8005468:	687b      	ldr	r3, [r7, #4]
 800546a:	4a15      	ldr	r2, [pc, #84]	; (80054c0 <TIM_OC4_SetConfig+0xcc>)
 800546c:	4293      	cmp	r3, r2
 800546e:	d003      	beq.n	8005478 <TIM_OC4_SetConfig+0x84>
 8005470:	687b      	ldr	r3, [r7, #4]
 8005472:	4a14      	ldr	r2, [pc, #80]	; (80054c4 <TIM_OC4_SetConfig+0xd0>)
 8005474:	4293      	cmp	r3, r2
 8005476:	d109      	bne.n	800548c <TIM_OC4_SetConfig+0x98>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005478:	697b      	ldr	r3, [r7, #20]
 800547a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800547e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005480:	683b      	ldr	r3, [r7, #0]
 8005482:	695b      	ldr	r3, [r3, #20]
 8005484:	019b      	lsls	r3, r3, #6
 8005486:	697a      	ldr	r2, [r7, #20]
 8005488:	4313      	orrs	r3, r2
 800548a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	697a      	ldr	r2, [r7, #20]
 8005490:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	68fa      	ldr	r2, [r7, #12]
 8005496:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005498:	683b      	ldr	r3, [r7, #0]
 800549a:	685a      	ldr	r2, [r3, #4]
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	693a      	ldr	r2, [r7, #16]
 80054a4:	621a      	str	r2, [r3, #32]
}
 80054a6:	bf00      	nop
 80054a8:	371c      	adds	r7, #28
 80054aa:	46bd      	mov	sp, r7
 80054ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b0:	4770      	bx	lr
 80054b2:	bf00      	nop
 80054b4:	40012c00 	.word	0x40012c00
 80054b8:	40013400 	.word	0x40013400
 80054bc:	40014000 	.word	0x40014000
 80054c0:	40014400 	.word	0x40014400
 80054c4:	40014800 	.word	0x40014800

080054c8 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 80054c8:	b480      	push	{r7}
 80054ca:	b087      	sub	sp, #28
 80054cc:	af00      	add	r7, sp, #0
 80054ce:	6078      	str	r0, [r7, #4]
 80054d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	6a1b      	ldr	r3, [r3, #32]
 80054d6:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	6a1b      	ldr	r3, [r3, #32]
 80054e2:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	685b      	ldr	r3, [r3, #4]
 80054e8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80054ea:	687b      	ldr	r3, [r7, #4]
 80054ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80054ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80054f6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80054fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80054fc:	683b      	ldr	r3, [r7, #0]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	4313      	orrs	r3, r2
 8005504:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005506:	693b      	ldr	r3, [r7, #16]
 8005508:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
 800550c:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	689b      	ldr	r3, [r3, #8]
 8005512:	041b      	lsls	r3, r3, #16
 8005514:	693a      	ldr	r2, [r7, #16]
 8005516:	4313      	orrs	r3, r2
 8005518:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	4a17      	ldr	r2, [pc, #92]	; (800557c <TIM_OC5_SetConfig+0xb4>)
 800551e:	4293      	cmp	r3, r2
 8005520:	d00f      	beq.n	8005542 <TIM_OC5_SetConfig+0x7a>
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	4a16      	ldr	r2, [pc, #88]	; (8005580 <TIM_OC5_SetConfig+0xb8>)
 8005526:	4293      	cmp	r3, r2
 8005528:	d00b      	beq.n	8005542 <TIM_OC5_SetConfig+0x7a>
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	4a15      	ldr	r2, [pc, #84]	; (8005584 <TIM_OC5_SetConfig+0xbc>)
 800552e:	4293      	cmp	r3, r2
 8005530:	d007      	beq.n	8005542 <TIM_OC5_SetConfig+0x7a>
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	4a14      	ldr	r2, [pc, #80]	; (8005588 <TIM_OC5_SetConfig+0xc0>)
 8005536:	4293      	cmp	r3, r2
 8005538:	d003      	beq.n	8005542 <TIM_OC5_SetConfig+0x7a>
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	4a13      	ldr	r2, [pc, #76]	; (800558c <TIM_OC5_SetConfig+0xc4>)
 800553e:	4293      	cmp	r3, r2
 8005540:	d109      	bne.n	8005556 <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005542:	697b      	ldr	r3, [r7, #20]
 8005544:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005548:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800554a:	683b      	ldr	r3, [r7, #0]
 800554c:	695b      	ldr	r3, [r3, #20]
 800554e:	021b      	lsls	r3, r3, #8
 8005550:	697a      	ldr	r2, [r7, #20]
 8005552:	4313      	orrs	r3, r2
 8005554:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	697a      	ldr	r2, [r7, #20]
 800555a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	68fa      	ldr	r2, [r7, #12]
 8005560:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005562:	683b      	ldr	r3, [r7, #0]
 8005564:	685a      	ldr	r2, [r3, #4]
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	659a      	str	r2, [r3, #88]	; 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	693a      	ldr	r2, [r7, #16]
 800556e:	621a      	str	r2, [r3, #32]
}
 8005570:	bf00      	nop
 8005572:	371c      	adds	r7, #28
 8005574:	46bd      	mov	sp, r7
 8005576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800557a:	4770      	bx	lr
 800557c:	40012c00 	.word	0x40012c00
 8005580:	40013400 	.word	0x40013400
 8005584:	40014000 	.word	0x40014000
 8005588:	40014400 	.word	0x40014400
 800558c:	40014800 	.word	0x40014800

08005590 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              TIM_OC_InitTypeDef *OC_Config)
{
 8005590:	b480      	push	{r7}
 8005592:	b087      	sub	sp, #28
 8005594:	af00      	add	r7, sp, #0
 8005596:	6078      	str	r0, [r7, #4]
 8005598:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	6a1b      	ldr	r3, [r3, #32]
 800559e:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	6a1b      	ldr	r3, [r3, #32]
 80055aa:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	685b      	ldr	r3, [r3, #4]
 80055b0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80055b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80055be:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80055c2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80055c4:	683b      	ldr	r3, [r7, #0]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	021b      	lsls	r3, r3, #8
 80055ca:	68fa      	ldr	r2, [r7, #12]
 80055cc:	4313      	orrs	r3, r2
 80055ce:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 80055d0:	693b      	ldr	r3, [r7, #16]
 80055d2:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80055d6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 80055d8:	683b      	ldr	r3, [r7, #0]
 80055da:	689b      	ldr	r3, [r3, #8]
 80055dc:	051b      	lsls	r3, r3, #20
 80055de:	693a      	ldr	r2, [r7, #16]
 80055e0:	4313      	orrs	r3, r2
 80055e2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	4a18      	ldr	r2, [pc, #96]	; (8005648 <TIM_OC6_SetConfig+0xb8>)
 80055e8:	4293      	cmp	r3, r2
 80055ea:	d00f      	beq.n	800560c <TIM_OC6_SetConfig+0x7c>
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	4a17      	ldr	r2, [pc, #92]	; (800564c <TIM_OC6_SetConfig+0xbc>)
 80055f0:	4293      	cmp	r3, r2
 80055f2:	d00b      	beq.n	800560c <TIM_OC6_SetConfig+0x7c>
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	4a16      	ldr	r2, [pc, #88]	; (8005650 <TIM_OC6_SetConfig+0xc0>)
 80055f8:	4293      	cmp	r3, r2
 80055fa:	d007      	beq.n	800560c <TIM_OC6_SetConfig+0x7c>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	4a15      	ldr	r2, [pc, #84]	; (8005654 <TIM_OC6_SetConfig+0xc4>)
 8005600:	4293      	cmp	r3, r2
 8005602:	d003      	beq.n	800560c <TIM_OC6_SetConfig+0x7c>
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	4a14      	ldr	r2, [pc, #80]	; (8005658 <TIM_OC6_SetConfig+0xc8>)
 8005608:	4293      	cmp	r3, r2
 800560a:	d109      	bne.n	8005620 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800560c:	697b      	ldr	r3, [r7, #20]
 800560e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005612:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	695b      	ldr	r3, [r3, #20]
 8005618:	029b      	lsls	r3, r3, #10
 800561a:	697a      	ldr	r2, [r7, #20]
 800561c:	4313      	orrs	r3, r2
 800561e:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	697a      	ldr	r2, [r7, #20]
 8005624:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	68fa      	ldr	r2, [r7, #12]
 800562a:	655a      	str	r2, [r3, #84]	; 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800562c:	683b      	ldr	r3, [r7, #0]
 800562e:	685a      	ldr	r2, [r3, #4]
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	693a      	ldr	r2, [r7, #16]
 8005638:	621a      	str	r2, [r3, #32]
}
 800563a:	bf00      	nop
 800563c:	371c      	adds	r7, #28
 800563e:	46bd      	mov	sp, r7
 8005640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005644:	4770      	bx	lr
 8005646:	bf00      	nop
 8005648:	40012c00 	.word	0x40012c00
 800564c:	40013400 	.word	0x40013400
 8005650:	40014000 	.word	0x40014000
 8005654:	40014400 	.word	0x40014400
 8005658:	40014800 	.word	0x40014800

0800565c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800565c:	b480      	push	{r7}
 800565e:	b087      	sub	sp, #28
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005668:	68fb      	ldr	r3, [r7, #12]
 800566a:	6a1b      	ldr	r3, [r3, #32]
 800566c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800566e:	68fb      	ldr	r3, [r7, #12]
 8005670:	6a1b      	ldr	r3, [r3, #32]
 8005672:	f023 0201 	bic.w	r2, r3, #1
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	699b      	ldr	r3, [r3, #24]
 800567e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005680:	693b      	ldr	r3, [r7, #16]
 8005682:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005686:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	011b      	lsls	r3, r3, #4
 800568c:	693a      	ldr	r2, [r7, #16]
 800568e:	4313      	orrs	r3, r2
 8005690:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005692:	697b      	ldr	r3, [r7, #20]
 8005694:	f023 030a 	bic.w	r3, r3, #10
 8005698:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800569a:	697a      	ldr	r2, [r7, #20]
 800569c:	68bb      	ldr	r3, [r7, #8]
 800569e:	4313      	orrs	r3, r2
 80056a0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	693a      	ldr	r2, [r7, #16]
 80056a6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80056a8:	68fb      	ldr	r3, [r7, #12]
 80056aa:	697a      	ldr	r2, [r7, #20]
 80056ac:	621a      	str	r2, [r3, #32]
}
 80056ae:	bf00      	nop
 80056b0:	371c      	adds	r7, #28
 80056b2:	46bd      	mov	sp, r7
 80056b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056b8:	4770      	bx	lr

080056ba <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80056ba:	b480      	push	{r7}
 80056bc:	b087      	sub	sp, #28
 80056be:	af00      	add	r7, sp, #0
 80056c0:	60f8      	str	r0, [r7, #12]
 80056c2:	60b9      	str	r1, [r7, #8]
 80056c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80056c6:	68fb      	ldr	r3, [r7, #12]
 80056c8:	6a1b      	ldr	r3, [r3, #32]
 80056ca:	f023 0210 	bic.w	r2, r3, #16
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80056d2:	68fb      	ldr	r3, [r7, #12]
 80056d4:	699b      	ldr	r3, [r3, #24]
 80056d6:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 80056d8:	68fb      	ldr	r3, [r7, #12]
 80056da:	6a1b      	ldr	r3, [r3, #32]
 80056dc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80056de:	697b      	ldr	r3, [r7, #20]
 80056e0:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 80056e4:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80056e6:	687b      	ldr	r3, [r7, #4]
 80056e8:	031b      	lsls	r3, r3, #12
 80056ea:	697a      	ldr	r2, [r7, #20]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80056f0:	693b      	ldr	r3, [r7, #16]
 80056f2:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80056f6:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80056f8:	68bb      	ldr	r3, [r7, #8]
 80056fa:	011b      	lsls	r3, r3, #4
 80056fc:	693a      	ldr	r2, [r7, #16]
 80056fe:	4313      	orrs	r3, r2
 8005700:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005702:	68fb      	ldr	r3, [r7, #12]
 8005704:	697a      	ldr	r2, [r7, #20]
 8005706:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005708:	68fb      	ldr	r3, [r7, #12]
 800570a:	693a      	ldr	r2, [r7, #16]
 800570c:	621a      	str	r2, [r3, #32]
}
 800570e:	bf00      	nop
 8005710:	371c      	adds	r7, #28
 8005712:	46bd      	mov	sp, r7
 8005714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005718:	4770      	bx	lr

0800571a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800571a:	b480      	push	{r7}
 800571c:	b085      	sub	sp, #20
 800571e:	af00      	add	r7, sp, #0
 8005720:	6078      	str	r0, [r7, #4]
 8005722:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	689b      	ldr	r3, [r3, #8]
 8005728:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800572a:	68fb      	ldr	r3, [r7, #12]
 800572c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005730:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005732:	683a      	ldr	r2, [r7, #0]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	4313      	orrs	r3, r2
 8005738:	f043 0307 	orr.w	r3, r3, #7
 800573c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	68fa      	ldr	r2, [r7, #12]
 8005742:	609a      	str	r2, [r3, #8]
}
 8005744:	bf00      	nop
 8005746:	3714      	adds	r7, #20
 8005748:	46bd      	mov	sp, r7
 800574a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800574e:	4770      	bx	lr

08005750 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005750:	b480      	push	{r7}
 8005752:	b087      	sub	sp, #28
 8005754:	af00      	add	r7, sp, #0
 8005756:	60f8      	str	r0, [r7, #12]
 8005758:	60b9      	str	r1, [r7, #8]
 800575a:	607a      	str	r2, [r7, #4]
 800575c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	689b      	ldr	r3, [r3, #8]
 8005762:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005764:	697b      	ldr	r3, [r7, #20]
 8005766:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800576a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800576c:	683b      	ldr	r3, [r7, #0]
 800576e:	021a      	lsls	r2, r3, #8
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	431a      	orrs	r2, r3
 8005774:	68bb      	ldr	r3, [r7, #8]
 8005776:	4313      	orrs	r3, r2
 8005778:	697a      	ldr	r2, [r7, #20]
 800577a:	4313      	orrs	r3, r2
 800577c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	697a      	ldr	r2, [r7, #20]
 8005782:	609a      	str	r2, [r3, #8]
}
 8005784:	bf00      	nop
 8005786:	371c      	adds	r7, #28
 8005788:	46bd      	mov	sp, r7
 800578a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578e:	4770      	bx	lr

08005790 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005790:	b480      	push	{r7}
 8005792:	b087      	sub	sp, #28
 8005794:	af00      	add	r7, sp, #0
 8005796:	60f8      	str	r0, [r7, #12]
 8005798:	60b9      	str	r1, [r7, #8]
 800579a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800579c:	68bb      	ldr	r3, [r7, #8]
 800579e:	f003 031f 	and.w	r3, r3, #31
 80057a2:	2201      	movs	r2, #1
 80057a4:	fa02 f303 	lsl.w	r3, r2, r3
 80057a8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80057aa:	68fb      	ldr	r3, [r7, #12]
 80057ac:	6a1a      	ldr	r2, [r3, #32]
 80057ae:	697b      	ldr	r3, [r7, #20]
 80057b0:	43db      	mvns	r3, r3
 80057b2:	401a      	ands	r2, r3
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	6a1a      	ldr	r2, [r3, #32]
 80057bc:	68bb      	ldr	r3, [r7, #8]
 80057be:	f003 031f 	and.w	r3, r3, #31
 80057c2:	6879      	ldr	r1, [r7, #4]
 80057c4:	fa01 f303 	lsl.w	r3, r1, r3
 80057c8:	431a      	orrs	r2, r3
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	621a      	str	r2, [r3, #32]
}
 80057ce:	bf00      	nop
 80057d0:	371c      	adds	r7, #28
 80057d2:	46bd      	mov	sp, r7
 80057d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d8:	4770      	bx	lr
	...

080057dc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80057dc:	b480      	push	{r7}
 80057de:	b085      	sub	sp, #20
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057ec:	2b01      	cmp	r3, #1
 80057ee:	d101      	bne.n	80057f4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80057f0:	2302      	movs	r3, #2
 80057f2:	e068      	b.n	80058c6 <HAL_TIMEx_MasterConfigSynchronization+0xea>
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	2201      	movs	r2, #1
 80057f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	2202      	movs	r2, #2
 8005800:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005804:	687b      	ldr	r3, [r7, #4]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	685b      	ldr	r3, [r3, #4]
 800580a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	681b      	ldr	r3, [r3, #0]
 8005810:	689b      	ldr	r3, [r3, #8]
 8005812:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	4a2e      	ldr	r2, [pc, #184]	; (80058d4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800581a:	4293      	cmp	r3, r2
 800581c:	d004      	beq.n	8005828 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	4a2d      	ldr	r2, [pc, #180]	; (80058d8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8005824:	4293      	cmp	r3, r2
 8005826:	d108      	bne.n	800583a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 800582e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005830:	683b      	ldr	r3, [r7, #0]
 8005832:	685b      	ldr	r3, [r3, #4]
 8005834:	68fa      	ldr	r2, [r7, #12]
 8005836:	4313      	orrs	r3, r2
 8005838:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005840:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	681b      	ldr	r3, [r3, #0]
 8005846:	68fa      	ldr	r2, [r7, #12]
 8005848:	4313      	orrs	r3, r2
 800584a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800584c:	687b      	ldr	r3, [r7, #4]
 800584e:	681b      	ldr	r3, [r3, #0]
 8005850:	68fa      	ldr	r2, [r7, #12]
 8005852:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a1e      	ldr	r2, [pc, #120]	; (80058d4 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d01d      	beq.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005866:	d018      	beq.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a1b      	ldr	r2, [pc, #108]	; (80058dc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d013      	beq.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	4a1a      	ldr	r2, [pc, #104]	; (80058e0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005878:	4293      	cmp	r3, r2
 800587a:	d00e      	beq.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a18      	ldr	r2, [pc, #96]	; (80058e4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d009      	beq.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a13      	ldr	r2, [pc, #76]	; (80058d8 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d004      	beq.n	800589a <HAL_TIMEx_MasterConfigSynchronization+0xbe>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a14      	ldr	r2, [pc, #80]	; (80058e8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d10c      	bne.n	80058b4 <HAL_TIMEx_MasterConfigSynchronization+0xd8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80058a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80058a2:	683b      	ldr	r3, [r7, #0]
 80058a4:	689b      	ldr	r3, [r3, #8]
 80058a6:	68ba      	ldr	r2, [r7, #8]
 80058a8:	4313      	orrs	r3, r2
 80058aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	68ba      	ldr	r2, [r7, #8]
 80058b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80058c4:	2300      	movs	r3, #0
}
 80058c6:	4618      	mov	r0, r3
 80058c8:	3714      	adds	r7, #20
 80058ca:	46bd      	mov	sp, r7
 80058cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058d0:	4770      	bx	lr
 80058d2:	bf00      	nop
 80058d4:	40012c00 	.word	0x40012c00
 80058d8:	40013400 	.word	0x40013400
 80058dc:	40000400 	.word	0x40000400
 80058e0:	40000800 	.word	0x40000800
 80058e4:	40000c00 	.word	0x40000c00
 80058e8:	40014000 	.word	0x40014000

080058ec <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80058ec:	b480      	push	{r7}
 80058ee:	b083      	sub	sp, #12
 80058f0:	af00      	add	r7, sp, #0
 80058f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80058f4:	bf00      	nop
 80058f6:	370c      	adds	r7, #12
 80058f8:	46bd      	mov	sp, r7
 80058fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058fe:	4770      	bx	lr

08005900 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005900:	b480      	push	{r7}
 8005902:	b083      	sub	sp, #12
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005908:	bf00      	nop
 800590a:	370c      	adds	r7, #12
 800590c:	46bd      	mov	sp, r7
 800590e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005912:	4770      	bx	lr

08005914 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8005914:	b480      	push	{r7}
 8005916:	b083      	sub	sp, #12
 8005918:	af00      	add	r7, sp, #0
 800591a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800591c:	bf00      	nop
 800591e:	370c      	adds	r7, #12
 8005920:	46bd      	mov	sp, r7
 8005922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005926:	4770      	bx	lr

08005928 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005928:	b580      	push	{r7, lr}
 800592a:	b082      	sub	sp, #8
 800592c:	af00      	add	r7, sp, #0
 800592e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	2b00      	cmp	r3, #0
 8005934:	d101      	bne.n	800593a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005936:	2301      	movs	r3, #1
 8005938:	e040      	b.n	80059bc <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 800593e:	2b00      	cmp	r3, #0
 8005940:	d106      	bne.n	8005950 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005942:	687b      	ldr	r3, [r7, #4]
 8005944:	2200      	movs	r2, #0
 8005946:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800594a:	6878      	ldr	r0, [r7, #4]
 800594c:	f7fb fc96 	bl	800127c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2224      	movs	r2, #36	; 0x24
 8005954:	679a      	str	r2, [r3, #120]	; 0x78

  __HAL_UART_DISABLE(huart);
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	681b      	ldr	r3, [r3, #0]
 800595a:	681a      	ldr	r2, [r3, #0]
 800595c:	687b      	ldr	r3, [r7, #4]
 800595e:	681b      	ldr	r3, [r3, #0]
 8005960:	f022 0201 	bic.w	r2, r2, #1
 8005964:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005966:	6878      	ldr	r0, [r7, #4]
 8005968:	f000 fb3a 	bl	8005fe0 <UART_SetConfig>
 800596c:	4603      	mov	r3, r0
 800596e:	2b01      	cmp	r3, #1
 8005970:	d101      	bne.n	8005976 <HAL_UART_Init+0x4e>
  {
    return HAL_ERROR;
 8005972:	2301      	movs	r3, #1
 8005974:	e022      	b.n	80059bc <HAL_UART_Init+0x94>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800597a:	2b00      	cmp	r3, #0
 800597c:	d002      	beq.n	8005984 <HAL_UART_Init+0x5c>
  {
    UART_AdvFeatureConfig(huart);
 800597e:	6878      	ldr	r0, [r7, #4]
 8005980:	f000 fdb8 	bl	80064f4 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	685a      	ldr	r2, [r3, #4]
 800598a:	687b      	ldr	r3, [r7, #4]
 800598c:	681b      	ldr	r3, [r3, #0]
 800598e:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005992:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	689a      	ldr	r2, [r3, #8]
 800599a:	687b      	ldr	r3, [r7, #4]
 800599c:	681b      	ldr	r3, [r3, #0]
 800599e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80059a2:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f042 0201 	orr.w	r2, r2, #1
 80059b2:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80059b4:	6878      	ldr	r0, [r7, #4]
 80059b6:	f000 fe3f 	bl	8006638 <UART_CheckIdleState>
 80059ba:	4603      	mov	r3, r0
}
 80059bc:	4618      	mov	r0, r3
 80059be:	3708      	adds	r7, #8
 80059c0:	46bd      	mov	sp, r7
 80059c2:	bd80      	pop	{r7, pc}

080059c4 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80059c4:	b580      	push	{r7, lr}
 80059c6:	b08a      	sub	sp, #40	; 0x28
 80059c8:	af02      	add	r7, sp, #8
 80059ca:	60f8      	str	r0, [r7, #12]
 80059cc:	60b9      	str	r1, [r7, #8]
 80059ce:	603b      	str	r3, [r7, #0]
 80059d0:	4613      	mov	r3, r2
 80059d2:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80059d4:	68fb      	ldr	r3, [r7, #12]
 80059d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80059d8:	2b20      	cmp	r3, #32
 80059da:	f040 8082 	bne.w	8005ae2 <HAL_UART_Transmit+0x11e>
  {
    if ((pData == NULL) || (Size == 0U))
 80059de:	68bb      	ldr	r3, [r7, #8]
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d002      	beq.n	80059ea <HAL_UART_Transmit+0x26>
 80059e4:	88fb      	ldrh	r3, [r7, #6]
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d101      	bne.n	80059ee <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80059ea:	2301      	movs	r3, #1
 80059ec:	e07a      	b.n	8005ae4 <HAL_UART_Transmit+0x120>
    }

    __HAL_LOCK(huart);
 80059ee:	68fb      	ldr	r3, [r7, #12]
 80059f0:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 80059f4:	2b01      	cmp	r3, #1
 80059f6:	d101      	bne.n	80059fc <HAL_UART_Transmit+0x38>
 80059f8:	2302      	movs	r3, #2
 80059fa:	e073      	b.n	8005ae4 <HAL_UART_Transmit+0x120>
 80059fc:	68fb      	ldr	r3, [r7, #12]
 80059fe:	2201      	movs	r2, #1
 8005a00:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005a04:	68fb      	ldr	r3, [r7, #12]
 8005a06:	2200      	movs	r2, #0
 8005a08:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	2221      	movs	r2, #33	; 0x21
 8005a10:	679a      	str	r2, [r3, #120]	; 0x78

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005a12:	f7fc fa87 	bl	8001f24 <HAL_GetTick>
 8005a16:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	88fa      	ldrh	r2, [r7, #6]
 8005a1c:	f8a3 2050 	strh.w	r2, [r3, #80]	; 0x50
    huart->TxXferCount = Size;
 8005a20:	68fb      	ldr	r3, [r7, #12]
 8005a22:	88fa      	ldrh	r2, [r7, #6]
 8005a24:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a28:	68fb      	ldr	r3, [r7, #12]
 8005a2a:	689b      	ldr	r3, [r3, #8]
 8005a2c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a30:	d108      	bne.n	8005a44 <HAL_UART_Transmit+0x80>
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	691b      	ldr	r3, [r3, #16]
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d104      	bne.n	8005a44 <HAL_UART_Transmit+0x80>
    {
      pdata8bits  = NULL;
 8005a3a:	2300      	movs	r3, #0
 8005a3c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	61bb      	str	r3, [r7, #24]
 8005a42:	e003      	b.n	8005a4c <HAL_UART_Transmit+0x88>
    }
    else
    {
      pdata8bits  = pData;
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005a48:	2300      	movs	r3, #0
 8005a4a:	61bb      	str	r3, [r7, #24]
    }

    __HAL_UNLOCK(huart);
 8005a4c:	68fb      	ldr	r3, [r7, #12]
 8005a4e:	2200      	movs	r2, #0
 8005a50:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    while (huart->TxXferCount > 0U)
 8005a54:	e02d      	b.n	8005ab2 <HAL_UART_Transmit+0xee>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005a56:	683b      	ldr	r3, [r7, #0]
 8005a58:	9300      	str	r3, [sp, #0]
 8005a5a:	697b      	ldr	r3, [r7, #20]
 8005a5c:	2200      	movs	r2, #0
 8005a5e:	2180      	movs	r1, #128	; 0x80
 8005a60:	68f8      	ldr	r0, [r7, #12]
 8005a62:	f000 fe32 	bl	80066ca <UART_WaitOnFlagUntilTimeout>
 8005a66:	4603      	mov	r3, r0
 8005a68:	2b00      	cmp	r3, #0
 8005a6a:	d001      	beq.n	8005a70 <HAL_UART_Transmit+0xac>
      {
        return HAL_TIMEOUT;
 8005a6c:	2303      	movs	r3, #3
 8005a6e:	e039      	b.n	8005ae4 <HAL_UART_Transmit+0x120>
      }
      if (pdata8bits == NULL)
 8005a70:	69fb      	ldr	r3, [r7, #28]
 8005a72:	2b00      	cmp	r3, #0
 8005a74:	d10b      	bne.n	8005a8e <HAL_UART_Transmit+0xca>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005a76:	69bb      	ldr	r3, [r7, #24]
 8005a78:	881a      	ldrh	r2, [r3, #0]
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	681b      	ldr	r3, [r3, #0]
 8005a7e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a82:	b292      	uxth	r2, r2
 8005a84:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata16bits++;
 8005a86:	69bb      	ldr	r3, [r7, #24]
 8005a88:	3302      	adds	r3, #2
 8005a8a:	61bb      	str	r3, [r7, #24]
 8005a8c:	e008      	b.n	8005aa0 <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8005a8e:	69fb      	ldr	r3, [r7, #28]
 8005a90:	781a      	ldrb	r2, [r3, #0]
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	b292      	uxth	r2, r2
 8005a98:	851a      	strh	r2, [r3, #40]	; 0x28
        pdata8bits++;
 8005a9a:	69fb      	ldr	r3, [r7, #28]
 8005a9c:	3301      	adds	r3, #1
 8005a9e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005aa6:	b29b      	uxth	r3, r3
 8005aa8:	3b01      	subs	r3, #1
 8005aaa:	b29a      	uxth	r2, r3
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    while (huart->TxXferCount > 0U)
 8005ab2:	68fb      	ldr	r3, [r7, #12]
 8005ab4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	; 0x52
 8005ab8:	b29b      	uxth	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d1cb      	bne.n	8005a56 <HAL_UART_Transmit+0x92>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	9300      	str	r3, [sp, #0]
 8005ac2:	697b      	ldr	r3, [r7, #20]
 8005ac4:	2200      	movs	r2, #0
 8005ac6:	2140      	movs	r1, #64	; 0x40
 8005ac8:	68f8      	ldr	r0, [r7, #12]
 8005aca:	f000 fdfe 	bl	80066ca <UART_WaitOnFlagUntilTimeout>
 8005ace:	4603      	mov	r3, r0
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d001      	beq.n	8005ad8 <HAL_UART_Transmit+0x114>
    {
      return HAL_TIMEOUT;
 8005ad4:	2303      	movs	r3, #3
 8005ad6:	e005      	b.n	8005ae4 <HAL_UART_Transmit+0x120>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ad8:	68fb      	ldr	r3, [r7, #12]
 8005ada:	2220      	movs	r2, #32
 8005adc:	679a      	str	r2, [r3, #120]	; 0x78

    return HAL_OK;
 8005ade:	2300      	movs	r3, #0
 8005ae0:	e000      	b.n	8005ae4 <HAL_UART_Transmit+0x120>
  }
  else
  {
    return HAL_BUSY;
 8005ae2:	2302      	movs	r3, #2
  }
}
 8005ae4:	4618      	mov	r0, r3
 8005ae6:	3720      	adds	r7, #32
 8005ae8:	46bd      	mov	sp, r7
 8005aea:	bd80      	pop	{r7, pc}

08005aec <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005aec:	b580      	push	{r7, lr}
 8005aee:	b084      	sub	sp, #16
 8005af0:	af00      	add	r7, sp, #0
 8005af2:	60f8      	str	r0, [r7, #12]
 8005af4:	60b9      	str	r1, [r7, #8]
 8005af6:	4613      	mov	r3, r2
 8005af8:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005afe:	2b20      	cmp	r3, #32
 8005b00:	d131      	bne.n	8005b66 <HAL_UART_Receive_DMA+0x7a>
  {
    if ((pData == NULL) || (Size == 0U))
 8005b02:	68bb      	ldr	r3, [r7, #8]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	d002      	beq.n	8005b0e <HAL_UART_Receive_DMA+0x22>
 8005b08:	88fb      	ldrh	r3, [r7, #6]
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d101      	bne.n	8005b12 <HAL_UART_Receive_DMA+0x26>
    {
      return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e02a      	b.n	8005b68 <HAL_UART_Receive_DMA+0x7c>
    }

    __HAL_LOCK(huart);
 8005b12:	68fb      	ldr	r3, [r7, #12]
 8005b14:	f893 3074 	ldrb.w	r3, [r3, #116]	; 0x74
 8005b18:	2b01      	cmp	r3, #1
 8005b1a:	d101      	bne.n	8005b20 <HAL_UART_Receive_DMA+0x34>
 8005b1c:	2302      	movs	r3, #2
 8005b1e:	e023      	b.n	8005b68 <HAL_UART_Receive_DMA+0x7c>
 8005b20:	68fb      	ldr	r3, [r7, #12]
 8005b22:	2201      	movs	r2, #1
 8005b24:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	2200      	movs	r2, #0
 8005b2c:	661a      	str	r2, [r3, #96]	; 0x60

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8005b2e:	68fb      	ldr	r3, [r7, #12]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	4a0f      	ldr	r2, [pc, #60]	; (8005b70 <HAL_UART_Receive_DMA+0x84>)
 8005b34:	4293      	cmp	r3, r2
 8005b36:	d00e      	beq.n	8005b56 <HAL_UART_Receive_DMA+0x6a>
    {
      /* Check that USART RTOEN bit is set */
      if(READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8005b38:	68fb      	ldr	r3, [r7, #12]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	685b      	ldr	r3, [r3, #4]
 8005b3e:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d007      	beq.n	8005b56 <HAL_UART_Receive_DMA+0x6a>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8005b46:	68fb      	ldr	r3, [r7, #12]
 8005b48:	681b      	ldr	r3, [r3, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	68fb      	ldr	r3, [r7, #12]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8005b54:	601a      	str	r2, [r3, #0]
      }
    }

    return(UART_Start_Receive_DMA(huart, pData, Size));
 8005b56:	88fb      	ldrh	r3, [r7, #6]
 8005b58:	461a      	mov	r2, r3
 8005b5a:	68b9      	ldr	r1, [r7, #8]
 8005b5c:	68f8      	ldr	r0, [r7, #12]
 8005b5e:	f000 fe31 	bl	80067c4 <UART_Start_Receive_DMA>
 8005b62:	4603      	mov	r3, r0
 8005b64:	e000      	b.n	8005b68 <HAL_UART_Receive_DMA+0x7c>
  }
  else
  {
    return HAL_BUSY;
 8005b66:	2302      	movs	r3, #2
  }
}
 8005b68:	4618      	mov	r0, r3
 8005b6a:	3710      	adds	r7, #16
 8005b6c:	46bd      	mov	sp, r7
 8005b6e:	bd80      	pop	{r7, pc}
 8005b70:	40008000 	.word	0x40008000

08005b74 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005b74:	b580      	push	{r7, lr}
 8005b76:	b088      	sub	sp, #32
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	69db      	ldr	r3, [r3, #28]
 8005b82:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	689b      	ldr	r3, [r3, #8]
 8005b92:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8005b94:	69fa      	ldr	r2, [r7, #28]
 8005b96:	f640 030f 	movw	r3, #2063	; 0x80f
 8005b9a:	4013      	ands	r3, r2
 8005b9c:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 8005b9e:	693b      	ldr	r3, [r7, #16]
 8005ba0:	2b00      	cmp	r3, #0
 8005ba2:	d113      	bne.n	8005bcc <HAL_UART_IRQHandler+0x58>
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
    if (((isrflags & USART_ISR_RXNE) != 0U)
 8005ba4:	69fb      	ldr	r3, [r7, #28]
 8005ba6:	f003 0320 	and.w	r3, r3, #32
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d00e      	beq.n	8005bcc <HAL_UART_IRQHandler+0x58>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005bae:	69bb      	ldr	r3, [r7, #24]
 8005bb0:	f003 0320 	and.w	r3, r3, #32
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d009      	beq.n	8005bcc <HAL_UART_IRQHandler+0x58>
#endif /* USART_CR1_FIFOEN */
    {
      if (huart->RxISR != NULL)
 8005bb8:	687b      	ldr	r3, [r7, #4]
 8005bba:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	f000 81ce 	beq.w	8005f5e <HAL_UART_IRQHandler+0x3ea>
      {
        huart->RxISR(huart);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005bc6:	6878      	ldr	r0, [r7, #4]
 8005bc8:	4798      	blx	r3
      }
      return;
 8005bca:	e1c8      	b.n	8005f5e <HAL_UART_IRQHandler+0x3ea>
#if defined(USART_CR1_FIFOEN)
  if ((errorflags != 0U)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
#else
  if ((errorflags != 0U)
 8005bcc:	693b      	ldr	r3, [r7, #16]
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	f000 80e3 	beq.w	8005d9a <HAL_UART_IRQHandler+0x226>
      && (((cr3its & USART_CR3_EIE) != 0U)
 8005bd4:	697b      	ldr	r3, [r7, #20]
 8005bd6:	f003 0301 	and.w	r3, r3, #1
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d105      	bne.n	8005bea <HAL_UART_IRQHandler+0x76>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005bde:	69ba      	ldr	r2, [r7, #24]
 8005be0:	4ba6      	ldr	r3, [pc, #664]	; (8005e7c <HAL_UART_IRQHandler+0x308>)
 8005be2:	4013      	ands	r3, r2
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	f000 80d8 	beq.w	8005d9a <HAL_UART_IRQHandler+0x226>
#endif /* USART_CR1_FIFOEN */
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005bea:	69fb      	ldr	r3, [r7, #28]
 8005bec:	f003 0301 	and.w	r3, r3, #1
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	d010      	beq.n	8005c16 <HAL_UART_IRQHandler+0xa2>
 8005bf4:	69bb      	ldr	r3, [r7, #24]
 8005bf6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	d00b      	beq.n	8005c16 <HAL_UART_IRQHandler+0xa2>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	681b      	ldr	r3, [r3, #0]
 8005c02:	2201      	movs	r2, #1
 8005c04:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005c06:	687b      	ldr	r3, [r7, #4]
 8005c08:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c0c:	f043 0201 	orr.w	r2, r3, #1
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c16:	69fb      	ldr	r3, [r7, #28]
 8005c18:	f003 0302 	and.w	r3, r3, #2
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d010      	beq.n	8005c42 <HAL_UART_IRQHandler+0xce>
 8005c20:	697b      	ldr	r3, [r7, #20]
 8005c22:	f003 0301 	and.w	r3, r3, #1
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d00b      	beq.n	8005c42 <HAL_UART_IRQHandler+0xce>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	2202      	movs	r2, #2
 8005c30:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c38:	f043 0204 	orr.w	r2, r3, #4
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005c42:	69fb      	ldr	r3, [r7, #28]
 8005c44:	f003 0304 	and.w	r3, r3, #4
 8005c48:	2b00      	cmp	r3, #0
 8005c4a:	d010      	beq.n	8005c6e <HAL_UART_IRQHandler+0xfa>
 8005c4c:	697b      	ldr	r3, [r7, #20]
 8005c4e:	f003 0301 	and.w	r3, r3, #1
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d00b      	beq.n	8005c6e <HAL_UART_IRQHandler+0xfa>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8005c56:	687b      	ldr	r3, [r7, #4]
 8005c58:	681b      	ldr	r3, [r3, #0]
 8005c5a:	2204      	movs	r2, #4
 8005c5c:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c64:	f043 0202 	orr.w	r2, r3, #2
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if defined(USART_CR1_FIFOEN)
    if (((isrflags & USART_ISR_ORE) != 0U)
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
#else
    if (((isrflags & USART_ISR_ORE) != 0U)
 8005c6e:	69fb      	ldr	r3, [r7, #28]
 8005c70:	f003 0308 	and.w	r3, r3, #8
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d015      	beq.n	8005ca4 <HAL_UART_IRQHandler+0x130>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005c78:	69bb      	ldr	r3, [r7, #24]
 8005c7a:	f003 0320 	and.w	r3, r3, #32
 8005c7e:	2b00      	cmp	r3, #0
 8005c80:	d104      	bne.n	8005c8c <HAL_UART_IRQHandler+0x118>
            ((cr3its & USART_CR3_EIE) != 0U)))
 8005c82:	697b      	ldr	r3, [r7, #20]
 8005c84:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 8005c88:	2b00      	cmp	r3, #0
 8005c8a:	d00b      	beq.n	8005ca4 <HAL_UART_IRQHandler+0x130>
#endif /* USART_CR1_FIFOEN */
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005c8c:	687b      	ldr	r3, [r7, #4]
 8005c8e:	681b      	ldr	r3, [r3, #0]
 8005c90:	2208      	movs	r2, #8
 8005c92:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8005c94:	687b      	ldr	r3, [r7, #4]
 8005c96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005c9a:	f043 0208 	orr.w	r2, r3, #8
 8005c9e:	687b      	ldr	r3, [r7, #4]
 8005ca0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005ca4:	69fb      	ldr	r3, [r7, #28]
 8005ca6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d011      	beq.n	8005cd2 <HAL_UART_IRQHandler+0x15e>
 8005cae:	69bb      	ldr	r3, [r7, #24]
 8005cb0:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8005cb4:	2b00      	cmp	r3, #0
 8005cb6:	d00c      	beq.n	8005cd2 <HAL_UART_IRQHandler+0x15e>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	681b      	ldr	r3, [r3, #0]
 8005cbc:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005cc0:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005cc8:	f043 0220 	orr.w	r2, r3, #32
 8005ccc:	687b      	ldr	r3, [r7, #4]
 8005cce:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005cd8:	2b00      	cmp	r3, #0
 8005cda:	f000 8142 	beq.w	8005f62 <HAL_UART_IRQHandler+0x3ee>
#if defined(USART_CR1_FIFOEN)
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
#else
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8005cde:	69fb      	ldr	r3, [r7, #28]
 8005ce0:	f003 0320 	and.w	r3, r3, #32
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d00c      	beq.n	8005d02 <HAL_UART_IRQHandler+0x18e>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 8005ce8:	69bb      	ldr	r3, [r7, #24]
 8005cea:	f003 0320 	and.w	r3, r3, #32
 8005cee:	2b00      	cmp	r3, #0
 8005cf0:	d007      	beq.n	8005d02 <HAL_UART_IRQHandler+0x18e>
#endif /* USART_CR1_FIFOEN */
      {
        if (huart->RxISR != NULL)
 8005cf2:	687b      	ldr	r3, [r7, #4]
 8005cf4:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005cf6:	2b00      	cmp	r3, #0
 8005cf8:	d003      	beq.n	8005d02 <HAL_UART_IRQHandler+0x18e>
        {
          huart->RxISR(huart);
 8005cfa:	687b      	ldr	r3, [r7, #4]
 8005cfc:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8005cfe:	6878      	ldr	r0, [r7, #4]
 8005d00:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005d08:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	689b      	ldr	r3, [r3, #8]
 8005d10:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d14:	2b40      	cmp	r3, #64	; 0x40
 8005d16:	d004      	beq.n	8005d22 <HAL_UART_IRQHandler+0x1ae>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d031      	beq.n	8005d86 <HAL_UART_IRQHandler+0x212>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8005d22:	6878      	ldr	r0, [r7, #4]
 8005d24:	f000 fdcf 	bl	80068c6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	689b      	ldr	r3, [r3, #8]
 8005d2e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005d32:	2b40      	cmp	r3, #64	; 0x40
 8005d34:	d123      	bne.n	8005d7e <HAL_UART_IRQHandler+0x20a>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005d36:	687b      	ldr	r3, [r7, #4]
 8005d38:	681b      	ldr	r3, [r3, #0]
 8005d3a:	689a      	ldr	r2, [r3, #8]
 8005d3c:	687b      	ldr	r3, [r7, #4]
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005d44:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8005d46:	687b      	ldr	r3, [r7, #4]
 8005d48:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d013      	beq.n	8005d76 <HAL_UART_IRQHandler+0x202>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d52:	4a4b      	ldr	r2, [pc, #300]	; (8005e80 <HAL_UART_IRQHandler+0x30c>)
 8005d54:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	f7fc fb7a 	bl	8002454 <HAL_DMA_Abort_IT>
 8005d60:	4603      	mov	r3, r0
 8005d62:	2b00      	cmp	r3, #0
 8005d64:	d017      	beq.n	8005d96 <HAL_UART_IRQHandler+0x222>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005d6a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005d6c:	687a      	ldr	r2, [r7, #4]
 8005d6e:	6f12      	ldr	r2, [r2, #112]	; 0x70
 8005d70:	4610      	mov	r0, r2
 8005d72:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d74:	e00f      	b.n	8005d96 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f000 f91c 	bl	8005fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d7c:	e00b      	b.n	8005d96 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005d7e:	6878      	ldr	r0, [r7, #4]
 8005d80:	f000 f918 	bl	8005fb4 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d84:	e007      	b.n	8005d96 <HAL_UART_IRQHandler+0x222>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8005d86:	6878      	ldr	r0, [r7, #4]
 8005d88:	f000 f914 	bl	8005fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	2200      	movs	r2, #0
 8005d90:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      }
    }
    return;
 8005d94:	e0e5      	b.n	8005f62 <HAL_UART_IRQHandler+0x3ee>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005d96:	bf00      	nop
    return;
 8005d98:	e0e3      	b.n	8005f62 <HAL_UART_IRQHandler+0x3ee>

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8005d9e:	2b01      	cmp	r3, #1
 8005da0:	f040 80a9 	bne.w	8005ef6 <HAL_UART_IRQHandler+0x382>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 8005da4:	69fb      	ldr	r3, [r7, #28]
 8005da6:	f003 0310 	and.w	r3, r3, #16
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	f000 80a3 	beq.w	8005ef6 <HAL_UART_IRQHandler+0x382>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 8005db0:	69bb      	ldr	r3, [r7, #24]
 8005db2:	f003 0310 	and.w	r3, r3, #16
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	f000 809d 	beq.w	8005ef6 <HAL_UART_IRQHandler+0x382>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8005dbc:	687b      	ldr	r3, [r7, #4]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	2210      	movs	r2, #16
 8005dc2:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	689b      	ldr	r3, [r3, #8]
 8005dca:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dce:	2b40      	cmp	r3, #64	; 0x40
 8005dd0:	d158      	bne.n	8005e84 <HAL_UART_IRQHandler+0x310>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005dd2:	687b      	ldr	r3, [r7, #4]
 8005dd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dd6:	681b      	ldr	r3, [r3, #0]
 8005dd8:	685b      	ldr	r3, [r3, #4]
 8005dda:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 8005ddc:	893b      	ldrh	r3, [r7, #8]
 8005dde:	2b00      	cmp	r3, #0
 8005de0:	f000 80c1 	beq.w	8005f66 <HAL_UART_IRQHandler+0x3f2>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8005de4:	687b      	ldr	r3, [r7, #4]
 8005de6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 8005dea:	893a      	ldrh	r2, [r7, #8]
 8005dec:	429a      	cmp	r2, r3
 8005dee:	f080 80ba 	bcs.w	8005f66 <HAL_UART_IRQHandler+0x3f2>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	893a      	ldrh	r2, [r7, #8]
 8005df6:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	681b      	ldr	r3, [r3, #0]
 8005e02:	f003 0320 	and.w	r3, r3, #32
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d12a      	bne.n	8005e60 <HAL_UART_IRQHandler+0x2ec>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	681a      	ldr	r2, [r3, #0]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005e18:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005e1a:	687b      	ldr	r3, [r7, #4]
 8005e1c:	681b      	ldr	r3, [r3, #0]
 8005e1e:	689a      	ldr	r2, [r3, #8]
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	f022 0201 	bic.w	r2, r2, #1
 8005e28:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	681b      	ldr	r3, [r3, #0]
 8005e2e:	689a      	ldr	r2, [r3, #8]
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005e38:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	2220      	movs	r2, #32
 8005e3e:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	2200      	movs	r2, #0
 8005e44:	661a      	str	r2, [r3, #96]	; 0x60

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	681a      	ldr	r2, [r3, #0]
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f022 0210 	bic.w	r2, r2, #16
 8005e54:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005e56:	687b      	ldr	r3, [r7, #4]
 8005e58:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005e5a:	4618      	mov	r0, r3
 8005e5c:	f7fc fabc 	bl	80023d8 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005e60:	687b      	ldr	r3, [r7, #4]
 8005e62:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005e66:	687b      	ldr	r3, [r7, #4]
 8005e68:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e6c:	b29b      	uxth	r3, r3
 8005e6e:	1ad3      	subs	r3, r2, r3
 8005e70:	b29b      	uxth	r3, r3
 8005e72:	4619      	mov	r1, r3
 8005e74:	6878      	ldr	r0, [r7, #4]
 8005e76:	f000 f8a7 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005e7a:	e074      	b.n	8005f66 <HAL_UART_IRQHandler+0x3f2>
 8005e7c:	04000120 	.word	0x04000120
 8005e80:	08006a71 	.word	0x08006a71
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	f8b3 2058 	ldrh.w	r2, [r3, #88]	; 0x58
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e90:	b29b      	uxth	r3, r3
 8005e92:	1ad3      	subs	r3, r2, r3
 8005e94:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 8005e96:	687b      	ldr	r3, [r7, #4]
 8005e98:	f8b3 305a 	ldrh.w	r3, [r3, #90]	; 0x5a
 8005e9c:	b29b      	uxth	r3, r3
 8005e9e:	2b00      	cmp	r3, #0
 8005ea0:	d063      	beq.n	8005f6a <HAL_UART_IRQHandler+0x3f6>
          &&(nb_rx_data > 0U) )
 8005ea2:	897b      	ldrh	r3, [r7, #10]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	d060      	beq.n	8005f6a <HAL_UART_IRQHandler+0x3f6>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005ea8:	687b      	ldr	r3, [r7, #4]
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	681a      	ldr	r2, [r3, #0]
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8005eb6:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005eb8:	687b      	ldr	r3, [r7, #4]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	689a      	ldr	r2, [r3, #8]
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f022 0201 	bic.w	r2, r2, #1
 8005ec6:	609a      	str	r2, [r3, #8]
#endif

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	2220      	movs	r2, #32
 8005ecc:	67da      	str	r2, [r3, #124]	; 0x7c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005ece:	687b      	ldr	r3, [r7, #4]
 8005ed0:	2200      	movs	r2, #0
 8005ed2:	661a      	str	r2, [r3, #96]	; 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005ed4:	687b      	ldr	r3, [r7, #4]
 8005ed6:	2200      	movs	r2, #0
 8005ed8:	665a      	str	r2, [r3, #100]	; 0x64

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005eda:	687b      	ldr	r3, [r7, #4]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	681a      	ldr	r2, [r3, #0]
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	681b      	ldr	r3, [r3, #0]
 8005ee4:	f022 0210 	bic.w	r2, r2, #16
 8005ee8:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005eea:	897b      	ldrh	r3, [r7, #10]
 8005eec:	4619      	mov	r1, r3
 8005eee:	6878      	ldr	r0, [r7, #4]
 8005ef0:	f000 f86a 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8005ef4:	e039      	b.n	8005f6a <HAL_UART_IRQHandler+0x3f6>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005ef6:	69fb      	ldr	r3, [r7, #28]
 8005ef8:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005efc:	2b00      	cmp	r3, #0
 8005efe:	d00d      	beq.n	8005f1c <HAL_UART_IRQHandler+0x3a8>
 8005f00:	697b      	ldr	r3, [r7, #20]
 8005f02:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005f06:	2b00      	cmp	r3, #0
 8005f08:	d008      	beq.n	8005f1c <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8005f12:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005f14:	6878      	ldr	r0, [r7, #4]
 8005f16:	f000 fdda 	bl	8006ace <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005f1a:	e029      	b.n	8005f70 <HAL_UART_IRQHandler+0x3fc>
#if defined(USART_CR1_FIFOEN)
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
#else
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005f1c:	69fb      	ldr	r3, [r7, #28]
 8005f1e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f22:	2b00      	cmp	r3, #0
 8005f24:	d00d      	beq.n	8005f42 <HAL_UART_IRQHandler+0x3ce>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005f26:	69bb      	ldr	r3, [r7, #24]
 8005f28:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d008      	beq.n	8005f42 <HAL_UART_IRQHandler+0x3ce>
#endif /* USART_CR1_FIFOEN */
  {
    if (huart->TxISR != NULL)
 8005f30:	687b      	ldr	r3, [r7, #4]
 8005f32:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f34:	2b00      	cmp	r3, #0
 8005f36:	d01a      	beq.n	8005f6e <HAL_UART_IRQHandler+0x3fa>
    {
      huart->TxISR(huart);
 8005f38:	687b      	ldr	r3, [r7, #4]
 8005f3a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8005f3c:	6878      	ldr	r0, [r7, #4]
 8005f3e:	4798      	blx	r3
    }
    return;
 8005f40:	e015      	b.n	8005f6e <HAL_UART_IRQHandler+0x3fa>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005f42:	69fb      	ldr	r3, [r7, #28]
 8005f44:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d011      	beq.n	8005f70 <HAL_UART_IRQHandler+0x3fc>
 8005f4c:	69bb      	ldr	r3, [r7, #24]
 8005f4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d00c      	beq.n	8005f70 <HAL_UART_IRQHandler+0x3fc>
  {
    UART_EndTransmit_IT(huart);
 8005f56:	6878      	ldr	r0, [r7, #4]
 8005f58:	f000 fda0 	bl	8006a9c <UART_EndTransmit_IT>
    return;
 8005f5c:	e008      	b.n	8005f70 <HAL_UART_IRQHandler+0x3fc>
      return;
 8005f5e:	bf00      	nop
 8005f60:	e006      	b.n	8005f70 <HAL_UART_IRQHandler+0x3fc>
    return;
 8005f62:	bf00      	nop
 8005f64:	e004      	b.n	8005f70 <HAL_UART_IRQHandler+0x3fc>
      return;
 8005f66:	bf00      	nop
 8005f68:	e002      	b.n	8005f70 <HAL_UART_IRQHandler+0x3fc>
      return;
 8005f6a:	bf00      	nop
 8005f6c:	e000      	b.n	8005f70 <HAL_UART_IRQHandler+0x3fc>
    return;
 8005f6e:	bf00      	nop
    HAL_UARTEx_RxFifoFullCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
  }
#endif /* USART_CR1_FIFOEN */
}
 8005f70:	3720      	adds	r7, #32
 8005f72:	46bd      	mov	sp, r7
 8005f74:	bd80      	pop	{r7, pc}
 8005f76:	bf00      	nop

08005f78 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f78:	b480      	push	{r7}
 8005f7a:	b083      	sub	sp, #12
 8005f7c:	af00      	add	r7, sp, #0
 8005f7e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005f80:	bf00      	nop
 8005f82:	370c      	adds	r7, #12
 8005f84:	46bd      	mov	sp, r7
 8005f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f8a:	4770      	bx	lr

08005f8c <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	b083      	sub	sp, #12
 8005f90:	af00      	add	r7, sp, #0
 8005f92:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8005f94:	bf00      	nop
 8005f96:	370c      	adds	r7, #12
 8005f98:	46bd      	mov	sp, r7
 8005f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9e:	4770      	bx	lr

08005fa0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8005fa0:	b480      	push	{r7}
 8005fa2:	b083      	sub	sp, #12
 8005fa4:	af00      	add	r7, sp, #0
 8005fa6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8005fa8:	bf00      	nop
 8005faa:	370c      	adds	r7, #12
 8005fac:	46bd      	mov	sp, r7
 8005fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb2:	4770      	bx	lr

08005fb4 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005fb4:	b480      	push	{r7}
 8005fb6:	b083      	sub	sp, #12
 8005fb8:	af00      	add	r7, sp, #0
 8005fba:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005fbc:	bf00      	nop
 8005fbe:	370c      	adds	r7, #12
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr

08005fc8 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005fc8:	b480      	push	{r7}
 8005fca:	b083      	sub	sp, #12
 8005fcc:	af00      	add	r7, sp, #0
 8005fce:	6078      	str	r0, [r7, #4]
 8005fd0:	460b      	mov	r3, r1
 8005fd2:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005fd4:	bf00      	nop
 8005fd6:	370c      	adds	r7, #12
 8005fd8:	46bd      	mov	sp, r7
 8005fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fde:	4770      	bx	lr

08005fe0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005fe0:	b5b0      	push	{r4, r5, r7, lr}
 8005fe2:	b088      	sub	sp, #32
 8005fe4:	af00      	add	r7, sp, #0
 8005fe6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005fe8:	2300      	movs	r3, #0
 8005fea:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	689a      	ldr	r2, [r3, #8]
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	691b      	ldr	r3, [r3, #16]
 8005ff4:	431a      	orrs	r2, r3
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	695b      	ldr	r3, [r3, #20]
 8005ffa:	431a      	orrs	r2, r3
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	69db      	ldr	r3, [r3, #28]
 8006000:	4313      	orrs	r3, r2
 8006002:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006004:	687b      	ldr	r3, [r7, #4]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	681a      	ldr	r2, [r3, #0]
 800600a:	4bad      	ldr	r3, [pc, #692]	; (80062c0 <UART_SetConfig+0x2e0>)
 800600c:	4013      	ands	r3, r2
 800600e:	687a      	ldr	r2, [r7, #4]
 8006010:	6812      	ldr	r2, [r2, #0]
 8006012:	69f9      	ldr	r1, [r7, #28]
 8006014:	430b      	orrs	r3, r1
 8006016:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006018:	687b      	ldr	r3, [r7, #4]
 800601a:	681b      	ldr	r3, [r3, #0]
 800601c:	685b      	ldr	r3, [r3, #4]
 800601e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8006022:	687b      	ldr	r3, [r7, #4]
 8006024:	68da      	ldr	r2, [r3, #12]
 8006026:	687b      	ldr	r3, [r7, #4]
 8006028:	681b      	ldr	r3, [r3, #0]
 800602a:	430a      	orrs	r2, r1
 800602c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800602e:	687b      	ldr	r3, [r7, #4]
 8006030:	699b      	ldr	r3, [r3, #24]
 8006032:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	4aa2      	ldr	r2, [pc, #648]	; (80062c4 <UART_SetConfig+0x2e4>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d004      	beq.n	8006048 <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800603e:	687b      	ldr	r3, [r7, #4]
 8006040:	6a1b      	ldr	r3, [r3, #32]
 8006042:	69fa      	ldr	r2, [r7, #28]
 8006044:	4313      	orrs	r3, r2
 8006046:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	689b      	ldr	r3, [r3, #8]
 800604e:	f423 6130 	bic.w	r1, r3, #2816	; 0xb00
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	69fa      	ldr	r2, [r7, #28]
 8006058:	430a      	orrs	r2, r1
 800605a:	609a      	str	r2, [r3, #8]
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	4a99      	ldr	r2, [pc, #612]	; (80062c8 <UART_SetConfig+0x2e8>)
 8006062:	4293      	cmp	r3, r2
 8006064:	d121      	bne.n	80060aa <UART_SetConfig+0xca>
 8006066:	4b99      	ldr	r3, [pc, #612]	; (80062cc <UART_SetConfig+0x2ec>)
 8006068:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800606c:	f003 0303 	and.w	r3, r3, #3
 8006070:	2b03      	cmp	r3, #3
 8006072:	d817      	bhi.n	80060a4 <UART_SetConfig+0xc4>
 8006074:	a201      	add	r2, pc, #4	; (adr r2, 800607c <UART_SetConfig+0x9c>)
 8006076:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800607a:	bf00      	nop
 800607c:	0800608d 	.word	0x0800608d
 8006080:	08006099 	.word	0x08006099
 8006084:	08006093 	.word	0x08006093
 8006088:	0800609f 	.word	0x0800609f
 800608c:	2301      	movs	r3, #1
 800608e:	76fb      	strb	r3, [r7, #27]
 8006090:	e0e7      	b.n	8006262 <UART_SetConfig+0x282>
 8006092:	2302      	movs	r3, #2
 8006094:	76fb      	strb	r3, [r7, #27]
 8006096:	e0e4      	b.n	8006262 <UART_SetConfig+0x282>
 8006098:	2304      	movs	r3, #4
 800609a:	76fb      	strb	r3, [r7, #27]
 800609c:	e0e1      	b.n	8006262 <UART_SetConfig+0x282>
 800609e:	2308      	movs	r3, #8
 80060a0:	76fb      	strb	r3, [r7, #27]
 80060a2:	e0de      	b.n	8006262 <UART_SetConfig+0x282>
 80060a4:	2310      	movs	r3, #16
 80060a6:	76fb      	strb	r3, [r7, #27]
 80060a8:	e0db      	b.n	8006262 <UART_SetConfig+0x282>
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	681b      	ldr	r3, [r3, #0]
 80060ae:	4a88      	ldr	r2, [pc, #544]	; (80062d0 <UART_SetConfig+0x2f0>)
 80060b0:	4293      	cmp	r3, r2
 80060b2:	d132      	bne.n	800611a <UART_SetConfig+0x13a>
 80060b4:	4b85      	ldr	r3, [pc, #532]	; (80062cc <UART_SetConfig+0x2ec>)
 80060b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80060ba:	f003 030c 	and.w	r3, r3, #12
 80060be:	2b0c      	cmp	r3, #12
 80060c0:	d828      	bhi.n	8006114 <UART_SetConfig+0x134>
 80060c2:	a201      	add	r2, pc, #4	; (adr r2, 80060c8 <UART_SetConfig+0xe8>)
 80060c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80060c8:	080060fd 	.word	0x080060fd
 80060cc:	08006115 	.word	0x08006115
 80060d0:	08006115 	.word	0x08006115
 80060d4:	08006115 	.word	0x08006115
 80060d8:	08006109 	.word	0x08006109
 80060dc:	08006115 	.word	0x08006115
 80060e0:	08006115 	.word	0x08006115
 80060e4:	08006115 	.word	0x08006115
 80060e8:	08006103 	.word	0x08006103
 80060ec:	08006115 	.word	0x08006115
 80060f0:	08006115 	.word	0x08006115
 80060f4:	08006115 	.word	0x08006115
 80060f8:	0800610f 	.word	0x0800610f
 80060fc:	2300      	movs	r3, #0
 80060fe:	76fb      	strb	r3, [r7, #27]
 8006100:	e0af      	b.n	8006262 <UART_SetConfig+0x282>
 8006102:	2302      	movs	r3, #2
 8006104:	76fb      	strb	r3, [r7, #27]
 8006106:	e0ac      	b.n	8006262 <UART_SetConfig+0x282>
 8006108:	2304      	movs	r3, #4
 800610a:	76fb      	strb	r3, [r7, #27]
 800610c:	e0a9      	b.n	8006262 <UART_SetConfig+0x282>
 800610e:	2308      	movs	r3, #8
 8006110:	76fb      	strb	r3, [r7, #27]
 8006112:	e0a6      	b.n	8006262 <UART_SetConfig+0x282>
 8006114:	2310      	movs	r3, #16
 8006116:	76fb      	strb	r3, [r7, #27]
 8006118:	e0a3      	b.n	8006262 <UART_SetConfig+0x282>
 800611a:	687b      	ldr	r3, [r7, #4]
 800611c:	681b      	ldr	r3, [r3, #0]
 800611e:	4a6d      	ldr	r2, [pc, #436]	; (80062d4 <UART_SetConfig+0x2f4>)
 8006120:	4293      	cmp	r3, r2
 8006122:	d120      	bne.n	8006166 <UART_SetConfig+0x186>
 8006124:	4b69      	ldr	r3, [pc, #420]	; (80062cc <UART_SetConfig+0x2ec>)
 8006126:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800612a:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800612e:	2b30      	cmp	r3, #48	; 0x30
 8006130:	d013      	beq.n	800615a <UART_SetConfig+0x17a>
 8006132:	2b30      	cmp	r3, #48	; 0x30
 8006134:	d814      	bhi.n	8006160 <UART_SetConfig+0x180>
 8006136:	2b20      	cmp	r3, #32
 8006138:	d009      	beq.n	800614e <UART_SetConfig+0x16e>
 800613a:	2b20      	cmp	r3, #32
 800613c:	d810      	bhi.n	8006160 <UART_SetConfig+0x180>
 800613e:	2b00      	cmp	r3, #0
 8006140:	d002      	beq.n	8006148 <UART_SetConfig+0x168>
 8006142:	2b10      	cmp	r3, #16
 8006144:	d006      	beq.n	8006154 <UART_SetConfig+0x174>
 8006146:	e00b      	b.n	8006160 <UART_SetConfig+0x180>
 8006148:	2300      	movs	r3, #0
 800614a:	76fb      	strb	r3, [r7, #27]
 800614c:	e089      	b.n	8006262 <UART_SetConfig+0x282>
 800614e:	2302      	movs	r3, #2
 8006150:	76fb      	strb	r3, [r7, #27]
 8006152:	e086      	b.n	8006262 <UART_SetConfig+0x282>
 8006154:	2304      	movs	r3, #4
 8006156:	76fb      	strb	r3, [r7, #27]
 8006158:	e083      	b.n	8006262 <UART_SetConfig+0x282>
 800615a:	2308      	movs	r3, #8
 800615c:	76fb      	strb	r3, [r7, #27]
 800615e:	e080      	b.n	8006262 <UART_SetConfig+0x282>
 8006160:	2310      	movs	r3, #16
 8006162:	76fb      	strb	r3, [r7, #27]
 8006164:	e07d      	b.n	8006262 <UART_SetConfig+0x282>
 8006166:	687b      	ldr	r3, [r7, #4]
 8006168:	681b      	ldr	r3, [r3, #0]
 800616a:	4a5b      	ldr	r2, [pc, #364]	; (80062d8 <UART_SetConfig+0x2f8>)
 800616c:	4293      	cmp	r3, r2
 800616e:	d120      	bne.n	80061b2 <UART_SetConfig+0x1d2>
 8006170:	4b56      	ldr	r3, [pc, #344]	; (80062cc <UART_SetConfig+0x2ec>)
 8006172:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006176:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 800617a:	2bc0      	cmp	r3, #192	; 0xc0
 800617c:	d013      	beq.n	80061a6 <UART_SetConfig+0x1c6>
 800617e:	2bc0      	cmp	r3, #192	; 0xc0
 8006180:	d814      	bhi.n	80061ac <UART_SetConfig+0x1cc>
 8006182:	2b80      	cmp	r3, #128	; 0x80
 8006184:	d009      	beq.n	800619a <UART_SetConfig+0x1ba>
 8006186:	2b80      	cmp	r3, #128	; 0x80
 8006188:	d810      	bhi.n	80061ac <UART_SetConfig+0x1cc>
 800618a:	2b00      	cmp	r3, #0
 800618c:	d002      	beq.n	8006194 <UART_SetConfig+0x1b4>
 800618e:	2b40      	cmp	r3, #64	; 0x40
 8006190:	d006      	beq.n	80061a0 <UART_SetConfig+0x1c0>
 8006192:	e00b      	b.n	80061ac <UART_SetConfig+0x1cc>
 8006194:	2300      	movs	r3, #0
 8006196:	76fb      	strb	r3, [r7, #27]
 8006198:	e063      	b.n	8006262 <UART_SetConfig+0x282>
 800619a:	2302      	movs	r3, #2
 800619c:	76fb      	strb	r3, [r7, #27]
 800619e:	e060      	b.n	8006262 <UART_SetConfig+0x282>
 80061a0:	2304      	movs	r3, #4
 80061a2:	76fb      	strb	r3, [r7, #27]
 80061a4:	e05d      	b.n	8006262 <UART_SetConfig+0x282>
 80061a6:	2308      	movs	r3, #8
 80061a8:	76fb      	strb	r3, [r7, #27]
 80061aa:	e05a      	b.n	8006262 <UART_SetConfig+0x282>
 80061ac:	2310      	movs	r3, #16
 80061ae:	76fb      	strb	r3, [r7, #27]
 80061b0:	e057      	b.n	8006262 <UART_SetConfig+0x282>
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	4a49      	ldr	r2, [pc, #292]	; (80062dc <UART_SetConfig+0x2fc>)
 80061b8:	4293      	cmp	r3, r2
 80061ba:	d125      	bne.n	8006208 <UART_SetConfig+0x228>
 80061bc:	4b43      	ldr	r3, [pc, #268]	; (80062cc <UART_SetConfig+0x2ec>)
 80061be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80061c2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80061c6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061ca:	d017      	beq.n	80061fc <UART_SetConfig+0x21c>
 80061cc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80061d0:	d817      	bhi.n	8006202 <UART_SetConfig+0x222>
 80061d2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061d6:	d00b      	beq.n	80061f0 <UART_SetConfig+0x210>
 80061d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80061dc:	d811      	bhi.n	8006202 <UART_SetConfig+0x222>
 80061de:	2b00      	cmp	r3, #0
 80061e0:	d003      	beq.n	80061ea <UART_SetConfig+0x20a>
 80061e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80061e6:	d006      	beq.n	80061f6 <UART_SetConfig+0x216>
 80061e8:	e00b      	b.n	8006202 <UART_SetConfig+0x222>
 80061ea:	2300      	movs	r3, #0
 80061ec:	76fb      	strb	r3, [r7, #27]
 80061ee:	e038      	b.n	8006262 <UART_SetConfig+0x282>
 80061f0:	2302      	movs	r3, #2
 80061f2:	76fb      	strb	r3, [r7, #27]
 80061f4:	e035      	b.n	8006262 <UART_SetConfig+0x282>
 80061f6:	2304      	movs	r3, #4
 80061f8:	76fb      	strb	r3, [r7, #27]
 80061fa:	e032      	b.n	8006262 <UART_SetConfig+0x282>
 80061fc:	2308      	movs	r3, #8
 80061fe:	76fb      	strb	r3, [r7, #27]
 8006200:	e02f      	b.n	8006262 <UART_SetConfig+0x282>
 8006202:	2310      	movs	r3, #16
 8006204:	76fb      	strb	r3, [r7, #27]
 8006206:	e02c      	b.n	8006262 <UART_SetConfig+0x282>
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	4a2d      	ldr	r2, [pc, #180]	; (80062c4 <UART_SetConfig+0x2e4>)
 800620e:	4293      	cmp	r3, r2
 8006210:	d125      	bne.n	800625e <UART_SetConfig+0x27e>
 8006212:	4b2e      	ldr	r3, [pc, #184]	; (80062cc <UART_SetConfig+0x2ec>)
 8006214:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006218:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800621c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006220:	d017      	beq.n	8006252 <UART_SetConfig+0x272>
 8006222:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8006226:	d817      	bhi.n	8006258 <UART_SetConfig+0x278>
 8006228:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800622c:	d00b      	beq.n	8006246 <UART_SetConfig+0x266>
 800622e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8006232:	d811      	bhi.n	8006258 <UART_SetConfig+0x278>
 8006234:	2b00      	cmp	r3, #0
 8006236:	d003      	beq.n	8006240 <UART_SetConfig+0x260>
 8006238:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800623c:	d006      	beq.n	800624c <UART_SetConfig+0x26c>
 800623e:	e00b      	b.n	8006258 <UART_SetConfig+0x278>
 8006240:	2300      	movs	r3, #0
 8006242:	76fb      	strb	r3, [r7, #27]
 8006244:	e00d      	b.n	8006262 <UART_SetConfig+0x282>
 8006246:	2302      	movs	r3, #2
 8006248:	76fb      	strb	r3, [r7, #27]
 800624a:	e00a      	b.n	8006262 <UART_SetConfig+0x282>
 800624c:	2304      	movs	r3, #4
 800624e:	76fb      	strb	r3, [r7, #27]
 8006250:	e007      	b.n	8006262 <UART_SetConfig+0x282>
 8006252:	2308      	movs	r3, #8
 8006254:	76fb      	strb	r3, [r7, #27]
 8006256:	e004      	b.n	8006262 <UART_SetConfig+0x282>
 8006258:	2310      	movs	r3, #16
 800625a:	76fb      	strb	r3, [r7, #27]
 800625c:	e001      	b.n	8006262 <UART_SetConfig+0x282>
 800625e:	2310      	movs	r3, #16
 8006260:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a17      	ldr	r2, [pc, #92]	; (80062c4 <UART_SetConfig+0x2e4>)
 8006268:	4293      	cmp	r3, r2
 800626a:	f040 8087 	bne.w	800637c <UART_SetConfig+0x39c>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800626e:	7efb      	ldrb	r3, [r7, #27]
 8006270:	2b08      	cmp	r3, #8
 8006272:	d837      	bhi.n	80062e4 <UART_SetConfig+0x304>
 8006274:	a201      	add	r2, pc, #4	; (adr r2, 800627c <UART_SetConfig+0x29c>)
 8006276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800627a:	bf00      	nop
 800627c:	080062a1 	.word	0x080062a1
 8006280:	080062e5 	.word	0x080062e5
 8006284:	080062a9 	.word	0x080062a9
 8006288:	080062e5 	.word	0x080062e5
 800628c:	080062af 	.word	0x080062af
 8006290:	080062e5 	.word	0x080062e5
 8006294:	080062e5 	.word	0x080062e5
 8006298:	080062e5 	.word	0x080062e5
 800629c:	080062b7 	.word	0x080062b7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80062a0:	f7fd f976 	bl	8003590 <HAL_RCC_GetPCLK1Freq>
 80062a4:	6178      	str	r0, [r7, #20]
        break;
 80062a6:	e022      	b.n	80062ee <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80062a8:	4b0d      	ldr	r3, [pc, #52]	; (80062e0 <UART_SetConfig+0x300>)
 80062aa:	617b      	str	r3, [r7, #20]
        break;
 80062ac:	e01f      	b.n	80062ee <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80062ae:	f7fd f8d7 	bl	8003460 <HAL_RCC_GetSysClockFreq>
 80062b2:	6178      	str	r0, [r7, #20]
        break;
 80062b4:	e01b      	b.n	80062ee <UART_SetConfig+0x30e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80062b6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80062ba:	617b      	str	r3, [r7, #20]
        break;
 80062bc:	e017      	b.n	80062ee <UART_SetConfig+0x30e>
 80062be:	bf00      	nop
 80062c0:	efff69f3 	.word	0xefff69f3
 80062c4:	40008000 	.word	0x40008000
 80062c8:	40013800 	.word	0x40013800
 80062cc:	40021000 	.word	0x40021000
 80062d0:	40004400 	.word	0x40004400
 80062d4:	40004800 	.word	0x40004800
 80062d8:	40004c00 	.word	0x40004c00
 80062dc:	40005000 	.word	0x40005000
 80062e0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80062e4:	2300      	movs	r3, #0
 80062e6:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80062e8:	2301      	movs	r3, #1
 80062ea:	76bb      	strb	r3, [r7, #26]
        break;
 80062ec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80062ee:	697b      	ldr	r3, [r7, #20]
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	f000 80f1 	beq.w	80064d8 <UART_SetConfig+0x4f8>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
#else
      /* No Prescaler applicable */
      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	685a      	ldr	r2, [r3, #4]
 80062fa:	4613      	mov	r3, r2
 80062fc:	005b      	lsls	r3, r3, #1
 80062fe:	4413      	add	r3, r2
 8006300:	697a      	ldr	r2, [r7, #20]
 8006302:	429a      	cmp	r2, r3
 8006304:	d305      	bcc.n	8006312 <UART_SetConfig+0x332>
          (pclk > (4096U * huart->Init.BaudRate)))
 8006306:	687b      	ldr	r3, [r7, #4]
 8006308:	685b      	ldr	r3, [r3, #4]
 800630a:	031b      	lsls	r3, r3, #12
      if ((pclk < (3U * huart->Init.BaudRate)) ||
 800630c:	697a      	ldr	r2, [r7, #20]
 800630e:	429a      	cmp	r2, r3
 8006310:	d902      	bls.n	8006318 <UART_SetConfig+0x338>
      {
        ret = HAL_ERROR;
 8006312:	2301      	movs	r3, #1
 8006314:	76bb      	strb	r3, [r7, #26]
 8006316:	e0df      	b.n	80064d8 <UART_SetConfig+0x4f8>
      }
      else
      {
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate));
 8006318:	697b      	ldr	r3, [r7, #20]
 800631a:	4618      	mov	r0, r3
 800631c:	f04f 0100 	mov.w	r1, #0
 8006320:	f04f 0200 	mov.w	r2, #0
 8006324:	f04f 0300 	mov.w	r3, #0
 8006328:	020b      	lsls	r3, r1, #8
 800632a:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800632e:	0202      	lsls	r2, r0, #8
 8006330:	6879      	ldr	r1, [r7, #4]
 8006332:	6849      	ldr	r1, [r1, #4]
 8006334:	0849      	lsrs	r1, r1, #1
 8006336:	4608      	mov	r0, r1
 8006338:	f04f 0100 	mov.w	r1, #0
 800633c:	1814      	adds	r4, r2, r0
 800633e:	eb43 0501 	adc.w	r5, r3, r1
 8006342:	687b      	ldr	r3, [r7, #4]
 8006344:	685b      	ldr	r3, [r3, #4]
 8006346:	461a      	mov	r2, r3
 8006348:	f04f 0300 	mov.w	r3, #0
 800634c:	4620      	mov	r0, r4
 800634e:	4629      	mov	r1, r5
 8006350:	f7fa faf0 	bl	8000934 <__aeabi_uldivmod>
 8006354:	4602      	mov	r2, r0
 8006356:	460b      	mov	r3, r1
 8006358:	4613      	mov	r3, r2
 800635a:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800635c:	693b      	ldr	r3, [r7, #16]
 800635e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8006362:	d308      	bcc.n	8006376 <UART_SetConfig+0x396>
 8006364:	693b      	ldr	r3, [r7, #16]
 8006366:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 800636a:	d204      	bcs.n	8006376 <UART_SetConfig+0x396>
        {
          huart->Instance->BRR = usartdiv;
 800636c:	687b      	ldr	r3, [r7, #4]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	693a      	ldr	r2, [r7, #16]
 8006372:	60da      	str	r2, [r3, #12]
 8006374:	e0b0      	b.n	80064d8 <UART_SetConfig+0x4f8>
        }
        else
        {
          ret = HAL_ERROR;
 8006376:	2301      	movs	r3, #1
 8006378:	76bb      	strb	r3, [r7, #26]
 800637a:	e0ad      	b.n	80064d8 <UART_SetConfig+0x4f8>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	69db      	ldr	r3, [r3, #28]
 8006380:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006384:	d15c      	bne.n	8006440 <UART_SetConfig+0x460>
  {
    switch (clocksource)
 8006386:	7efb      	ldrb	r3, [r7, #27]
 8006388:	2b08      	cmp	r3, #8
 800638a:	d828      	bhi.n	80063de <UART_SetConfig+0x3fe>
 800638c:	a201      	add	r2, pc, #4	; (adr r2, 8006394 <UART_SetConfig+0x3b4>)
 800638e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006392:	bf00      	nop
 8006394:	080063b9 	.word	0x080063b9
 8006398:	080063c1 	.word	0x080063c1
 800639c:	080063c9 	.word	0x080063c9
 80063a0:	080063df 	.word	0x080063df
 80063a4:	080063cf 	.word	0x080063cf
 80063a8:	080063df 	.word	0x080063df
 80063ac:	080063df 	.word	0x080063df
 80063b0:	080063df 	.word	0x080063df
 80063b4:	080063d7 	.word	0x080063d7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80063b8:	f7fd f8ea 	bl	8003590 <HAL_RCC_GetPCLK1Freq>
 80063bc:	6178      	str	r0, [r7, #20]
        break;
 80063be:	e013      	b.n	80063e8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80063c0:	f7fd f8fc 	bl	80035bc <HAL_RCC_GetPCLK2Freq>
 80063c4:	6178      	str	r0, [r7, #20]
        break;
 80063c6:	e00f      	b.n	80063e8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80063c8:	4b49      	ldr	r3, [pc, #292]	; (80064f0 <UART_SetConfig+0x510>)
 80063ca:	617b      	str	r3, [r7, #20]
        break;
 80063cc:	e00c      	b.n	80063e8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80063ce:	f7fd f847 	bl	8003460 <HAL_RCC_GetSysClockFreq>
 80063d2:	6178      	str	r0, [r7, #20]
        break;
 80063d4:	e008      	b.n	80063e8 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80063d6:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80063da:	617b      	str	r3, [r7, #20]
        break;
 80063dc:	e004      	b.n	80063e8 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 80063de:	2300      	movs	r3, #0
 80063e0:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 80063e2:	2301      	movs	r3, #1
 80063e4:	76bb      	strb	r3, [r7, #26]
        break;
 80063e6:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80063e8:	697b      	ldr	r3, [r7, #20]
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d074      	beq.n	80064d8 <UART_SetConfig+0x4f8>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 80063ee:	697b      	ldr	r3, [r7, #20]
 80063f0:	005a      	lsls	r2, r3, #1
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	685b      	ldr	r3, [r3, #4]
 80063f6:	085b      	lsrs	r3, r3, #1
 80063f8:	441a      	add	r2, r3
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	685b      	ldr	r3, [r3, #4]
 80063fe:	fbb2 f3f3 	udiv	r3, r2, r3
 8006402:	b29b      	uxth	r3, r3
 8006404:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006406:	693b      	ldr	r3, [r7, #16]
 8006408:	2b0f      	cmp	r3, #15
 800640a:	d916      	bls.n	800643a <UART_SetConfig+0x45a>
 800640c:	693b      	ldr	r3, [r7, #16]
 800640e:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8006412:	d212      	bcs.n	800643a <UART_SetConfig+0x45a>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006414:	693b      	ldr	r3, [r7, #16]
 8006416:	b29b      	uxth	r3, r3
 8006418:	f023 030f 	bic.w	r3, r3, #15
 800641c:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800641e:	693b      	ldr	r3, [r7, #16]
 8006420:	085b      	lsrs	r3, r3, #1
 8006422:	b29b      	uxth	r3, r3
 8006424:	f003 0307 	and.w	r3, r3, #7
 8006428:	b29a      	uxth	r2, r3
 800642a:	89fb      	ldrh	r3, [r7, #14]
 800642c:	4313      	orrs	r3, r2
 800642e:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006430:	687b      	ldr	r3, [r7, #4]
 8006432:	681b      	ldr	r3, [r3, #0]
 8006434:	89fa      	ldrh	r2, [r7, #14]
 8006436:	60da      	str	r2, [r3, #12]
 8006438:	e04e      	b.n	80064d8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 800643a:	2301      	movs	r3, #1
 800643c:	76bb      	strb	r3, [r7, #26]
 800643e:	e04b      	b.n	80064d8 <UART_SetConfig+0x4f8>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006440:	7efb      	ldrb	r3, [r7, #27]
 8006442:	2b08      	cmp	r3, #8
 8006444:	d827      	bhi.n	8006496 <UART_SetConfig+0x4b6>
 8006446:	a201      	add	r2, pc, #4	; (adr r2, 800644c <UART_SetConfig+0x46c>)
 8006448:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800644c:	08006471 	.word	0x08006471
 8006450:	08006479 	.word	0x08006479
 8006454:	08006481 	.word	0x08006481
 8006458:	08006497 	.word	0x08006497
 800645c:	08006487 	.word	0x08006487
 8006460:	08006497 	.word	0x08006497
 8006464:	08006497 	.word	0x08006497
 8006468:	08006497 	.word	0x08006497
 800646c:	0800648f 	.word	0x0800648f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006470:	f7fd f88e 	bl	8003590 <HAL_RCC_GetPCLK1Freq>
 8006474:	6178      	str	r0, [r7, #20]
        break;
 8006476:	e013      	b.n	80064a0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006478:	f7fd f8a0 	bl	80035bc <HAL_RCC_GetPCLK2Freq>
 800647c:	6178      	str	r0, [r7, #20]
        break;
 800647e:	e00f      	b.n	80064a0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006480:	4b1b      	ldr	r3, [pc, #108]	; (80064f0 <UART_SetConfig+0x510>)
 8006482:	617b      	str	r3, [r7, #20]
        break;
 8006484:	e00c      	b.n	80064a0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006486:	f7fc ffeb 	bl	8003460 <HAL_RCC_GetSysClockFreq>
 800648a:	6178      	str	r0, [r7, #20]
        break;
 800648c:	e008      	b.n	80064a0 <UART_SetConfig+0x4c0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800648e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8006492:	617b      	str	r3, [r7, #20]
        break;
 8006494:	e004      	b.n	80064a0 <UART_SetConfig+0x4c0>
      default:
        pclk = 0U;
 8006496:	2300      	movs	r3, #0
 8006498:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 800649a:	2301      	movs	r3, #1
 800649c:	76bb      	strb	r3, [r7, #26]
        break;
 800649e:	bf00      	nop
    }

    if (pclk != 0U)
 80064a0:	697b      	ldr	r3, [r7, #20]
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	d018      	beq.n	80064d8 <UART_SetConfig+0x4f8>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
#else
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	685b      	ldr	r3, [r3, #4]
 80064aa:	085a      	lsrs	r2, r3, #1
 80064ac:	697b      	ldr	r3, [r7, #20]
 80064ae:	441a      	add	r2, r3
 80064b0:	687b      	ldr	r3, [r7, #4]
 80064b2:	685b      	ldr	r3, [r3, #4]
 80064b4:	fbb2 f3f3 	udiv	r3, r2, r3
 80064b8:	b29b      	uxth	r3, r3
 80064ba:	613b      	str	r3, [r7, #16]
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80064bc:	693b      	ldr	r3, [r7, #16]
 80064be:	2b0f      	cmp	r3, #15
 80064c0:	d908      	bls.n	80064d4 <UART_SetConfig+0x4f4>
 80064c2:	693b      	ldr	r3, [r7, #16]
 80064c4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80064c8:	d204      	bcs.n	80064d4 <UART_SetConfig+0x4f4>
      {
        huart->Instance->BRR = usartdiv;
 80064ca:	687b      	ldr	r3, [r7, #4]
 80064cc:	681b      	ldr	r3, [r3, #0]
 80064ce:	693a      	ldr	r2, [r7, #16]
 80064d0:	60da      	str	r2, [r3, #12]
 80064d2:	e001      	b.n	80064d8 <UART_SetConfig+0x4f8>
      }
      else
      {
        ret = HAL_ERROR;
 80064d4:	2301      	movs	r3, #1
 80064d6:	76bb      	strb	r3, [r7, #26]
  huart->NbTxDataToProcess = 1;
  huart->NbRxDataToProcess = 1;
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 80064d8:	687b      	ldr	r3, [r7, #4]
 80064da:	2200      	movs	r2, #0
 80064dc:	665a      	str	r2, [r3, #100]	; 0x64
  huart->TxISR = NULL;
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	2200      	movs	r2, #0
 80064e2:	669a      	str	r2, [r3, #104]	; 0x68

  return ret;
 80064e4:	7ebb      	ldrb	r3, [r7, #26]
}
 80064e6:	4618      	mov	r0, r3
 80064e8:	3720      	adds	r7, #32
 80064ea:	46bd      	mov	sp, r7
 80064ec:	bdb0      	pop	{r4, r5, r7, pc}
 80064ee:	bf00      	nop
 80064f0:	00f42400 	.word	0x00f42400

080064f4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80064f4:	b480      	push	{r7}
 80064f6:	b083      	sub	sp, #12
 80064f8:	af00      	add	r7, sp, #0
 80064fa:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006500:	f003 0301 	and.w	r3, r3, #1
 8006504:	2b00      	cmp	r3, #0
 8006506:	d00a      	beq.n	800651e <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	685b      	ldr	r3, [r3, #4]
 800650e:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006516:	687b      	ldr	r3, [r7, #4]
 8006518:	681b      	ldr	r3, [r3, #0]
 800651a:	430a      	orrs	r2, r1
 800651c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006522:	f003 0302 	and.w	r3, r3, #2
 8006526:	2b00      	cmp	r3, #0
 8006528:	d00a      	beq.n	8006540 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	681b      	ldr	r3, [r3, #0]
 800652e:	685b      	ldr	r3, [r3, #4]
 8006530:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006538:	687b      	ldr	r3, [r7, #4]
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	430a      	orrs	r2, r1
 800653e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006544:	f003 0304 	and.w	r3, r3, #4
 8006548:	2b00      	cmp	r3, #0
 800654a:	d00a      	beq.n	8006562 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800654c:	687b      	ldr	r3, [r7, #4]
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	685b      	ldr	r3, [r3, #4]
 8006552:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	681b      	ldr	r3, [r3, #0]
 800655e:	430a      	orrs	r2, r1
 8006560:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006566:	f003 0308 	and.w	r3, r3, #8
 800656a:	2b00      	cmp	r3, #0
 800656c:	d00a      	beq.n	8006584 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800656e:	687b      	ldr	r3, [r7, #4]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	685b      	ldr	r3, [r3, #4]
 8006574:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800657c:	687b      	ldr	r3, [r7, #4]
 800657e:	681b      	ldr	r3, [r3, #0]
 8006580:	430a      	orrs	r2, r1
 8006582:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006584:	687b      	ldr	r3, [r7, #4]
 8006586:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006588:	f003 0310 	and.w	r3, r3, #16
 800658c:	2b00      	cmp	r3, #0
 800658e:	d00a      	beq.n	80065a6 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	689b      	ldr	r3, [r3, #8]
 8006596:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	430a      	orrs	r2, r1
 80065a4:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80065a6:	687b      	ldr	r3, [r7, #4]
 80065a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065aa:	f003 0320 	and.w	r3, r3, #32
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d00a      	beq.n	80065c8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80065b2:	687b      	ldr	r3, [r7, #4]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	689b      	ldr	r3, [r3, #8]
 80065b8:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 80065bc:	687b      	ldr	r3, [r7, #4]
 80065be:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	681b      	ldr	r3, [r3, #0]
 80065c4:	430a      	orrs	r2, r1
 80065c6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80065cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d01a      	beq.n	800660a <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	685b      	ldr	r3, [r3, #4]
 80065da:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 80065de:	687b      	ldr	r3, [r7, #4]
 80065e0:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80065e2:	687b      	ldr	r3, [r7, #4]
 80065e4:	681b      	ldr	r3, [r3, #0]
 80065e6:	430a      	orrs	r2, r1
 80065e8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065ee:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 80065f2:	d10a      	bne.n	800660a <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80065f4:	687b      	ldr	r3, [r7, #4]
 80065f6:	681b      	ldr	r3, [r3, #0]
 80065f8:	685b      	ldr	r3, [r3, #4]
 80065fa:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 80065fe:	687b      	ldr	r3, [r7, #4]
 8006600:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	430a      	orrs	r2, r1
 8006608:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800660e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006612:	2b00      	cmp	r3, #0
 8006614:	d00a      	beq.n	800662c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	681b      	ldr	r3, [r3, #0]
 800661a:	685b      	ldr	r3, [r3, #4]
 800661c:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8006620:	687b      	ldr	r3, [r7, #4]
 8006622:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	430a      	orrs	r2, r1
 800662a:	605a      	str	r2, [r3, #4]
  }
}
 800662c:	bf00      	nop
 800662e:	370c      	adds	r7, #12
 8006630:	46bd      	mov	sp, r7
 8006632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006636:	4770      	bx	lr

08006638 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006638:	b580      	push	{r7, lr}
 800663a:	b086      	sub	sp, #24
 800663c:	af02      	add	r7, sp, #8
 800663e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	2200      	movs	r2, #0
 8006644:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006648:	f7fb fc6c 	bl	8001f24 <HAL_GetTick>
 800664c:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	681b      	ldr	r3, [r3, #0]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f003 0308 	and.w	r3, r3, #8
 8006658:	2b08      	cmp	r3, #8
 800665a:	d10e      	bne.n	800667a <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800665c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8006660:	9300      	str	r3, [sp, #0]
 8006662:	68fb      	ldr	r3, [r7, #12]
 8006664:	2200      	movs	r2, #0
 8006666:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 800666a:	6878      	ldr	r0, [r7, #4]
 800666c:	f000 f82d 	bl	80066ca <UART_WaitOnFlagUntilTimeout>
 8006670:	4603      	mov	r3, r0
 8006672:	2b00      	cmp	r3, #0
 8006674:	d001      	beq.n	800667a <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006676:	2303      	movs	r3, #3
 8006678:	e023      	b.n	80066c2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800667a:	687b      	ldr	r3, [r7, #4]
 800667c:	681b      	ldr	r3, [r3, #0]
 800667e:	681b      	ldr	r3, [r3, #0]
 8006680:	f003 0304 	and.w	r3, r3, #4
 8006684:	2b04      	cmp	r3, #4
 8006686:	d10e      	bne.n	80066a6 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006688:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800668c:	9300      	str	r3, [sp, #0]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	2200      	movs	r2, #0
 8006692:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8006696:	6878      	ldr	r0, [r7, #4]
 8006698:	f000 f817 	bl	80066ca <UART_WaitOnFlagUntilTimeout>
 800669c:	4603      	mov	r3, r0
 800669e:	2b00      	cmp	r3, #0
 80066a0:	d001      	beq.n	80066a6 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e00d      	b.n	80066c2 <UART_CheckIdleState+0x8a>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	2220      	movs	r2, #32
 80066aa:	679a      	str	r2, [r3, #120]	; 0x78
  huart->RxState = HAL_UART_STATE_READY;
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	2220      	movs	r2, #32
 80066b0:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80066b2:	687b      	ldr	r3, [r7, #4]
 80066b4:	2200      	movs	r2, #0
 80066b6:	661a      	str	r2, [r3, #96]	; 0x60

  __HAL_UNLOCK(huart);
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	2200      	movs	r2, #0
 80066bc:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  return HAL_OK;
 80066c0:	2300      	movs	r3, #0
}
 80066c2:	4618      	mov	r0, r3
 80066c4:	3710      	adds	r7, #16
 80066c6:	46bd      	mov	sp, r7
 80066c8:	bd80      	pop	{r7, pc}

080066ca <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80066ca:	b580      	push	{r7, lr}
 80066cc:	b084      	sub	sp, #16
 80066ce:	af00      	add	r7, sp, #0
 80066d0:	60f8      	str	r0, [r7, #12]
 80066d2:	60b9      	str	r1, [r7, #8]
 80066d4:	603b      	str	r3, [r7, #0]
 80066d6:	4613      	mov	r3, r2
 80066d8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80066da:	e05e      	b.n	800679a <UART_WaitOnFlagUntilTimeout+0xd0>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80066dc:	69bb      	ldr	r3, [r7, #24]
 80066de:	f1b3 3fff 	cmp.w	r3, #4294967295
 80066e2:	d05a      	beq.n	800679a <UART_WaitOnFlagUntilTimeout+0xd0>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80066e4:	f7fb fc1e 	bl	8001f24 <HAL_GetTick>
 80066e8:	4602      	mov	r2, r0
 80066ea:	683b      	ldr	r3, [r7, #0]
 80066ec:	1ad3      	subs	r3, r2, r3
 80066ee:	69ba      	ldr	r2, [r7, #24]
 80066f0:	429a      	cmp	r2, r3
 80066f2:	d302      	bcc.n	80066fa <UART_WaitOnFlagUntilTimeout+0x30>
 80066f4:	69bb      	ldr	r3, [r7, #24]
 80066f6:	2b00      	cmp	r3, #0
 80066f8:	d11b      	bne.n	8006732 <UART_WaitOnFlagUntilTimeout+0x68>
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	681b      	ldr	r3, [r3, #0]
 80066fe:	681a      	ldr	r2, [r3, #0]
 8006700:	68fb      	ldr	r3, [r7, #12]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006708:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	689a      	ldr	r2, [r3, #8]
 8006710:	68fb      	ldr	r3, [r7, #12]
 8006712:	681b      	ldr	r3, [r3, #0]
 8006714:	f022 0201 	bic.w	r2, r2, #1
 8006718:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	2220      	movs	r2, #32
 800671e:	679a      	str	r2, [r3, #120]	; 0x78
        huart->RxState = HAL_UART_STATE_READY;
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2220      	movs	r2, #32
 8006724:	67da      	str	r2, [r3, #124]	; 0x7c

        __HAL_UNLOCK(huart);
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	2200      	movs	r2, #0
 800672a:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

        return HAL_TIMEOUT;
 800672e:	2303      	movs	r3, #3
 8006730:	e043      	b.n	80067ba <UART_WaitOnFlagUntilTimeout+0xf0>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8006732:	68fb      	ldr	r3, [r7, #12]
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f003 0304 	and.w	r3, r3, #4
 800673c:	2b00      	cmp	r3, #0
 800673e:	d02c      	beq.n	800679a <UART_WaitOnFlagUntilTimeout+0xd0>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006740:	68fb      	ldr	r3, [r7, #12]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	69db      	ldr	r3, [r3, #28]
 8006746:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800674a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800674e:	d124      	bne.n	800679a <UART_WaitOnFlagUntilTimeout+0xd0>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006750:	68fb      	ldr	r3, [r7, #12]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8006758:	621a      	str	r2, [r3, #32]
          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
#else
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	681b      	ldr	r3, [r3, #0]
 800675e:	681a      	ldr	r2, [r3, #0]
 8006760:	68fb      	ldr	r3, [r7, #12]
 8006762:	681b      	ldr	r3, [r3, #0]
 8006764:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006768:	601a      	str	r2, [r3, #0]
#endif
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800676a:	68fb      	ldr	r3, [r7, #12]
 800676c:	681b      	ldr	r3, [r3, #0]
 800676e:	689a      	ldr	r2, [r3, #8]
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	681b      	ldr	r3, [r3, #0]
 8006774:	f022 0201 	bic.w	r2, r2, #1
 8006778:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	2220      	movs	r2, #32
 800677e:	679a      	str	r2, [r3, #120]	; 0x78
          huart->RxState = HAL_UART_STATE_READY;
 8006780:	68fb      	ldr	r3, [r7, #12]
 8006782:	2220      	movs	r2, #32
 8006784:	67da      	str	r2, [r3, #124]	; 0x7c
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2220      	movs	r2, #32
 800678a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2200      	movs	r2, #0
 8006792:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

          return HAL_TIMEOUT;
 8006796:	2303      	movs	r3, #3
 8006798:	e00f      	b.n	80067ba <UART_WaitOnFlagUntilTimeout+0xf0>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	681b      	ldr	r3, [r3, #0]
 800679e:	69da      	ldr	r2, [r3, #28]
 80067a0:	68bb      	ldr	r3, [r7, #8]
 80067a2:	4013      	ands	r3, r2
 80067a4:	68ba      	ldr	r2, [r7, #8]
 80067a6:	429a      	cmp	r2, r3
 80067a8:	bf0c      	ite	eq
 80067aa:	2301      	moveq	r3, #1
 80067ac:	2300      	movne	r3, #0
 80067ae:	b2db      	uxtb	r3, r3
 80067b0:	461a      	mov	r2, r3
 80067b2:	79fb      	ldrb	r3, [r7, #7]
 80067b4:	429a      	cmp	r2, r3
 80067b6:	d091      	beq.n	80066dc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80067b8:	2300      	movs	r3, #0
}
 80067ba:	4618      	mov	r0, r3
 80067bc:	3710      	adds	r7, #16
 80067be:	46bd      	mov	sp, r7
 80067c0:	bd80      	pop	{r7, pc}
	...

080067c4 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80067c4:	b580      	push	{r7, lr}
 80067c6:	b084      	sub	sp, #16
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	60f8      	str	r0, [r7, #12]
 80067cc:	60b9      	str	r1, [r7, #8]
 80067ce:	4613      	mov	r3, r2
 80067d0:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80067d2:	68fb      	ldr	r3, [r7, #12]
 80067d4:	68ba      	ldr	r2, [r7, #8]
 80067d6:	655a      	str	r2, [r3, #84]	; 0x54
  huart->RxXferSize = Size;
 80067d8:	68fb      	ldr	r3, [r7, #12]
 80067da:	88fa      	ldrh	r2, [r7, #6]
 80067dc:	f8a3 2058 	strh.w	r2, [r3, #88]	; 0x58

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80067e0:	68fb      	ldr	r3, [r7, #12]
 80067e2:	2200      	movs	r2, #0
 80067e4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80067e8:	68fb      	ldr	r3, [r7, #12]
 80067ea:	2222      	movs	r2, #34	; 0x22
 80067ec:	67da      	str	r2, [r3, #124]	; 0x7c

  if (huart->hdmarx != NULL)
 80067ee:	68fb      	ldr	r3, [r7, #12]
 80067f0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d02b      	beq.n	800684e <UART_Start_Receive_DMA+0x8a>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 80067f6:	68fb      	ldr	r3, [r7, #12]
 80067f8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80067fa:	4a25      	ldr	r2, [pc, #148]	; (8006890 <UART_Start_Receive_DMA+0xcc>)
 80067fc:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 80067fe:	68fb      	ldr	r3, [r7, #12]
 8006800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006802:	4a24      	ldr	r2, [pc, #144]	; (8006894 <UART_Start_Receive_DMA+0xd0>)
 8006804:	631a      	str	r2, [r3, #48]	; 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8006806:	68fb      	ldr	r3, [r7, #12]
 8006808:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800680a:	4a23      	ldr	r2, [pc, #140]	; (8006898 <UART_Start_Receive_DMA+0xd4>)
 800680c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800680e:	68fb      	ldr	r3, [r7, #12]
 8006810:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8006812:	2200      	movs	r2, #0
 8006814:	639a      	str	r2, [r3, #56]	; 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8006816:	68fb      	ldr	r3, [r7, #12]
 8006818:	6f18      	ldr	r0, [r3, #112]	; 0x70
 800681a:	68fb      	ldr	r3, [r7, #12]
 800681c:	681b      	ldr	r3, [r3, #0]
 800681e:	3324      	adds	r3, #36	; 0x24
 8006820:	4619      	mov	r1, r3
 8006822:	68fb      	ldr	r3, [r7, #12]
 8006824:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006826:	461a      	mov	r2, r3
 8006828:	88fb      	ldrh	r3, [r7, #6]
 800682a:	f7fb fd75 	bl	8002318 <HAL_DMA_Start_IT>
 800682e:	4603      	mov	r3, r0
 8006830:	2b00      	cmp	r3, #0
 8006832:	d00c      	beq.n	800684e <UART_Start_Receive_DMA+0x8a>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8006834:	68fb      	ldr	r3, [r7, #12]
 8006836:	2210      	movs	r2, #16
 8006838:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

      __HAL_UNLOCK(huart);
 800683c:	68fb      	ldr	r3, [r7, #12]
 800683e:	2200      	movs	r2, #0
 8006840:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

      /* Restore huart->gState to ready */
      huart->gState = HAL_UART_STATE_READY;
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	2220      	movs	r2, #32
 8006848:	679a      	str	r2, [r3, #120]	; 0x78

      return HAL_ERROR;
 800684a:	2301      	movs	r3, #1
 800684c:	e01c      	b.n	8006888 <UART_Start_Receive_DMA+0xc4>
    }
  }
  __HAL_UNLOCK(huart);
 800684e:	68fb      	ldr	r3, [r7, #12]
 8006850:	2200      	movs	r2, #0
 8006852:	f883 2074 	strb.w	r2, [r3, #116]	; 0x74

  /* Enable the UART Parity Error Interrupt */
  SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006856:	68fb      	ldr	r3, [r7, #12]
 8006858:	681b      	ldr	r3, [r3, #0]
 800685a:	681a      	ldr	r2, [r3, #0]
 800685c:	68fb      	ldr	r3, [r7, #12]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006864:	601a      	str	r2, [r3, #0]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006866:	68fb      	ldr	r3, [r7, #12]
 8006868:	681b      	ldr	r3, [r3, #0]
 800686a:	689a      	ldr	r2, [r3, #8]
 800686c:	68fb      	ldr	r3, [r7, #12]
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	f042 0201 	orr.w	r2, r2, #1
 8006874:	609a      	str	r2, [r3, #8]

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006876:	68fb      	ldr	r3, [r7, #12]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	689a      	ldr	r2, [r3, #8]
 800687c:	68fb      	ldr	r3, [r7, #12]
 800687e:	681b      	ldr	r3, [r3, #0]
 8006880:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006884:	609a      	str	r2, [r3, #8]

  return HAL_OK;
 8006886:	2300      	movs	r3, #0
}
 8006888:	4618      	mov	r0, r3
 800688a:	3710      	adds	r7, #16
 800688c:	46bd      	mov	sp, r7
 800688e:	bd80      	pop	{r7, pc}
 8006890:	08006925 	.word	0x08006925
 8006894:	080069bd 	.word	0x080069bd
 8006898:	080069f5 	.word	0x080069f5

0800689c <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800689c:	b480      	push	{r7}
 800689e:	b083      	sub	sp, #12
 80068a0:	af00      	add	r7, sp, #0
 80068a2:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
#else
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	681a      	ldr	r2, [r3, #0]
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	681b      	ldr	r3, [r3, #0]
 80068ae:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80068b2:	601a      	str	r2, [r3, #0]
#endif /* USART_CR1_FIFOEN */

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	2220      	movs	r2, #32
 80068b8:	679a      	str	r2, [r3, #120]	; 0x78
}
 80068ba:	bf00      	nop
 80068bc:	370c      	adds	r7, #12
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr

080068c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80068c6:	b480      	push	{r7}
 80068c8:	b083      	sub	sp, #12
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
#else
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	681b      	ldr	r3, [r3, #0]
 80068d2:	681a      	ldr	r2, [r3, #0]
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80068dc:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	681b      	ldr	r3, [r3, #0]
 80068e2:	689a      	ldr	r2, [r3, #8]
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	f022 0201 	bic.w	r2, r2, #1
 80068ec:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80068f2:	2b01      	cmp	r3, #1
 80068f4:	d107      	bne.n	8006906 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	681a      	ldr	r2, [r3, #0]
 80068fc:	687b      	ldr	r3, [r7, #4]
 80068fe:	681b      	ldr	r3, [r3, #0]
 8006900:	f022 0210 	bic.w	r2, r2, #16
 8006904:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2220      	movs	r2, #32
 800690a:	67da      	str	r2, [r3, #124]	; 0x7c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	2200      	movs	r2, #0
 8006910:	661a      	str	r2, [r3, #96]	; 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006912:	687b      	ldr	r3, [r7, #4]
 8006914:	2200      	movs	r2, #0
 8006916:	665a      	str	r2, [r3, #100]	; 0x64
}
 8006918:	bf00      	nop
 800691a:	370c      	adds	r7, #12
 800691c:	46bd      	mov	sp, r7
 800691e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006922:	4770      	bx	lr

08006924 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006930:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	681b      	ldr	r3, [r3, #0]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	f003 0320 	and.w	r3, r3, #32
 800693c:	2b00      	cmp	r3, #0
 800693e:	d12a      	bne.n	8006996 <UART_DMAReceiveCplt+0x72>
  {
    huart->RxXferCount = 0U;
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	2200      	movs	r2, #0
 8006944:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006948:	68fb      	ldr	r3, [r7, #12]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	681a      	ldr	r2, [r3, #0]
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006956:	601a      	str	r2, [r3, #0]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006958:	68fb      	ldr	r3, [r7, #12]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	689a      	ldr	r2, [r3, #8]
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	f022 0201 	bic.w	r2, r2, #1
 8006966:	609a      	str	r2, [r3, #8]

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006968:	68fb      	ldr	r3, [r7, #12]
 800696a:	681b      	ldr	r3, [r3, #0]
 800696c:	689a      	ldr	r2, [r3, #8]
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	681b      	ldr	r3, [r3, #0]
 8006972:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006976:	609a      	str	r2, [r3, #8]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8006978:	68fb      	ldr	r3, [r7, #12]
 800697a:	2220      	movs	r2, #32
 800697c:	67da      	str	r2, [r3, #124]	; 0x7c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800697e:	68fb      	ldr	r3, [r7, #12]
 8006980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006982:	2b01      	cmp	r3, #1
 8006984:	d107      	bne.n	8006996 <UART_DMAReceiveCplt+0x72>
    {
      CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006986:	68fb      	ldr	r3, [r7, #12]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	681a      	ldr	r2, [r3, #0]
 800698c:	68fb      	ldr	r3, [r7, #12]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	f022 0210 	bic.w	r2, r2, #16
 8006994:	601a      	str	r2, [r3, #0]
    }
  }

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006996:	68fb      	ldr	r3, [r7, #12]
 8006998:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800699a:	2b01      	cmp	r3, #1
 800699c:	d107      	bne.n	80069ae <UART_DMAReceiveCplt+0x8a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800699e:	68fb      	ldr	r3, [r7, #12]
 80069a0:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80069a4:	4619      	mov	r1, r3
 80069a6:	68f8      	ldr	r0, [r7, #12]
 80069a8:	f7ff fb0e 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80069ac:	e002      	b.n	80069b4 <UART_DMAReceiveCplt+0x90>
    HAL_UART_RxCpltCallback(huart);
 80069ae:	68f8      	ldr	r0, [r7, #12]
 80069b0:	f7ff faec 	bl	8005f8c <HAL_UART_RxCpltCallback>
}
 80069b4:	bf00      	nop
 80069b6:	3710      	adds	r7, #16
 80069b8:	46bd      	mov	sp, r7
 80069ba:	bd80      	pop	{r7, pc}

080069bc <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80069bc:	b580      	push	{r7, lr}
 80069be:	b084      	sub	sp, #16
 80069c0:	af00      	add	r7, sp, #0
 80069c2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80069c8:	60fb      	str	r3, [r7, #12]

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80069ce:	2b01      	cmp	r3, #1
 80069d0:	d109      	bne.n	80069e6 <UART_DMARxHalfCplt+0x2a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize/2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize/2U);
 80069d2:	68fb      	ldr	r3, [r7, #12]
 80069d4:	f8b3 3058 	ldrh.w	r3, [r3, #88]	; 0x58
 80069d8:	085b      	lsrs	r3, r3, #1
 80069da:	b29b      	uxth	r3, r3
 80069dc:	4619      	mov	r1, r3
 80069de:	68f8      	ldr	r0, [r7, #12]
 80069e0:	f7ff faf2 	bl	8005fc8 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80069e4:	e002      	b.n	80069ec <UART_DMARxHalfCplt+0x30>
    HAL_UART_RxHalfCpltCallback(huart);
 80069e6:	68f8      	ldr	r0, [r7, #12]
 80069e8:	f7ff fada 	bl	8005fa0 <HAL_UART_RxHalfCpltCallback>
}
 80069ec:	bf00      	nop
 80069ee:	3710      	adds	r7, #16
 80069f0:	46bd      	mov	sp, r7
 80069f2:	bd80      	pop	{r7, pc}

080069f4 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80069f4:	b580      	push	{r7, lr}
 80069f6:	b086      	sub	sp, #24
 80069f8:	af00      	add	r7, sp, #0
 80069fa:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a00:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8006a02:	697b      	ldr	r3, [r7, #20]
 8006a04:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8006a06:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8006a08:	697b      	ldr	r3, [r7, #20]
 8006a0a:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8006a0c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8006a0e:	697b      	ldr	r3, [r7, #20]
 8006a10:	681b      	ldr	r3, [r3, #0]
 8006a12:	689b      	ldr	r3, [r3, #8]
 8006a14:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006a18:	2b80      	cmp	r3, #128	; 0x80
 8006a1a:	d109      	bne.n	8006a30 <UART_DMAError+0x3c>
 8006a1c:	693b      	ldr	r3, [r7, #16]
 8006a1e:	2b21      	cmp	r3, #33	; 0x21
 8006a20:	d106      	bne.n	8006a30 <UART_DMAError+0x3c>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8006a22:	697b      	ldr	r3, [r7, #20]
 8006a24:	2200      	movs	r2, #0
 8006a26:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
    UART_EndTxTransfer(huart);
 8006a2a:	6978      	ldr	r0, [r7, #20]
 8006a2c:	f7ff ff36 	bl	800689c <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8006a30:	697b      	ldr	r3, [r7, #20]
 8006a32:	681b      	ldr	r3, [r3, #0]
 8006a34:	689b      	ldr	r3, [r3, #8]
 8006a36:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006a3a:	2b40      	cmp	r3, #64	; 0x40
 8006a3c:	d109      	bne.n	8006a52 <UART_DMAError+0x5e>
 8006a3e:	68fb      	ldr	r3, [r7, #12]
 8006a40:	2b22      	cmp	r3, #34	; 0x22
 8006a42:	d106      	bne.n	8006a52 <UART_DMAError+0x5e>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8006a44:	697b      	ldr	r3, [r7, #20]
 8006a46:	2200      	movs	r2, #0
 8006a48:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
    UART_EndRxTransfer(huart);
 8006a4c:	6978      	ldr	r0, [r7, #20]
 8006a4e:	f7ff ff3a 	bl	80068c6 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006a52:	697b      	ldr	r3, [r7, #20]
 8006a54:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8006a58:	f043 0210 	orr.w	r2, r3, #16
 8006a5c:	697b      	ldr	r3, [r7, #20]
 8006a5e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a62:	6978      	ldr	r0, [r7, #20]
 8006a64:	f7ff faa6 	bl	8005fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a68:	bf00      	nop
 8006a6a:	3718      	adds	r7, #24
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006a70:	b580      	push	{r7, lr}
 8006a72:	b084      	sub	sp, #16
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006a7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	2200      	movs	r2, #0
 8006a82:	f8a3 205a 	strh.w	r2, [r3, #90]	; 0x5a
  huart->TxXferCount = 0U;
 8006a86:	68fb      	ldr	r3, [r7, #12]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f8a3 2052 	strh.w	r2, [r3, #82]	; 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a8e:	68f8      	ldr	r0, [r7, #12]
 8006a90:	f7ff fa90 	bl	8005fb4 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a94:	bf00      	nop
 8006a96:	3710      	adds	r7, #16
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b082      	sub	sp, #8
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	681b      	ldr	r3, [r3, #0]
 8006aa8:	681a      	ldr	r2, [r3, #0]
 8006aaa:	687b      	ldr	r3, [r7, #4]
 8006aac:	681b      	ldr	r3, [r3, #0]
 8006aae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006ab2:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ab4:	687b      	ldr	r3, [r7, #4]
 8006ab6:	2220      	movs	r2, #32
 8006ab8:	679a      	str	r2, [r3, #120]	; 0x78

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2200      	movs	r2, #0
 8006abe:	669a      	str	r2, [r3, #104]	; 0x68
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006ac0:	6878      	ldr	r0, [r7, #4]
 8006ac2:	f7ff fa59 	bl	8005f78 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006ac6:	bf00      	nop
 8006ac8:	3708      	adds	r7, #8
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}

08006ace <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006ace:	b480      	push	{r7}
 8006ad0:	b083      	sub	sp, #12
 8006ad2:	af00      	add	r7, sp, #0
 8006ad4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006ad6:	bf00      	nop
 8006ad8:	370c      	adds	r7, #12
 8006ada:	46bd      	mov	sp, r7
 8006adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae0:	4770      	bx	lr
	...

08006ae4 <__libc_init_array>:
 8006ae4:	b570      	push	{r4, r5, r6, lr}
 8006ae6:	4d0d      	ldr	r5, [pc, #52]	; (8006b1c <__libc_init_array+0x38>)
 8006ae8:	4c0d      	ldr	r4, [pc, #52]	; (8006b20 <__libc_init_array+0x3c>)
 8006aea:	1b64      	subs	r4, r4, r5
 8006aec:	10a4      	asrs	r4, r4, #2
 8006aee:	2600      	movs	r6, #0
 8006af0:	42a6      	cmp	r6, r4
 8006af2:	d109      	bne.n	8006b08 <__libc_init_array+0x24>
 8006af4:	4d0b      	ldr	r5, [pc, #44]	; (8006b24 <__libc_init_array+0x40>)
 8006af6:	4c0c      	ldr	r4, [pc, #48]	; (8006b28 <__libc_init_array+0x44>)
 8006af8:	f001 f8b4 	bl	8007c64 <_init>
 8006afc:	1b64      	subs	r4, r4, r5
 8006afe:	10a4      	asrs	r4, r4, #2
 8006b00:	2600      	movs	r6, #0
 8006b02:	42a6      	cmp	r6, r4
 8006b04:	d105      	bne.n	8006b12 <__libc_init_array+0x2e>
 8006b06:	bd70      	pop	{r4, r5, r6, pc}
 8006b08:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b0c:	4798      	blx	r3
 8006b0e:	3601      	adds	r6, #1
 8006b10:	e7ee      	b.n	8006af0 <__libc_init_array+0xc>
 8006b12:	f855 3b04 	ldr.w	r3, [r5], #4
 8006b16:	4798      	blx	r3
 8006b18:	3601      	adds	r6, #1
 8006b1a:	e7f2      	b.n	8006b02 <__libc_init_array+0x1e>
 8006b1c:	08007ea8 	.word	0x08007ea8
 8006b20:	08007ea8 	.word	0x08007ea8
 8006b24:	08007ea8 	.word	0x08007ea8
 8006b28:	08007eac 	.word	0x08007eac

08006b2c <memcpy>:
 8006b2c:	440a      	add	r2, r1
 8006b2e:	4291      	cmp	r1, r2
 8006b30:	f100 33ff 	add.w	r3, r0, #4294967295
 8006b34:	d100      	bne.n	8006b38 <memcpy+0xc>
 8006b36:	4770      	bx	lr
 8006b38:	b510      	push	{r4, lr}
 8006b3a:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006b3e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006b42:	4291      	cmp	r1, r2
 8006b44:	d1f9      	bne.n	8006b3a <memcpy+0xe>
 8006b46:	bd10      	pop	{r4, pc}

08006b48 <memset>:
 8006b48:	4402      	add	r2, r0
 8006b4a:	4603      	mov	r3, r0
 8006b4c:	4293      	cmp	r3, r2
 8006b4e:	d100      	bne.n	8006b52 <memset+0xa>
 8006b50:	4770      	bx	lr
 8006b52:	f803 1b01 	strb.w	r1, [r3], #1
 8006b56:	e7f9      	b.n	8006b4c <memset+0x4>

08006b58 <cos>:
 8006b58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006b5a:	ec53 2b10 	vmov	r2, r3, d0
 8006b5e:	4824      	ldr	r0, [pc, #144]	; (8006bf0 <cos+0x98>)
 8006b60:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006b64:	4281      	cmp	r1, r0
 8006b66:	dc06      	bgt.n	8006b76 <cos+0x1e>
 8006b68:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8006be8 <cos+0x90>
 8006b6c:	f000 faa4 	bl	80070b8 <__kernel_cos>
 8006b70:	ec51 0b10 	vmov	r0, r1, d0
 8006b74:	e007      	b.n	8006b86 <cos+0x2e>
 8006b76:	481f      	ldr	r0, [pc, #124]	; (8006bf4 <cos+0x9c>)
 8006b78:	4281      	cmp	r1, r0
 8006b7a:	dd09      	ble.n	8006b90 <cos+0x38>
 8006b7c:	ee10 0a10 	vmov	r0, s0
 8006b80:	4619      	mov	r1, r3
 8006b82:	f7f9 fc4f 	bl	8000424 <__aeabi_dsub>
 8006b86:	ec41 0b10 	vmov	d0, r0, r1
 8006b8a:	b005      	add	sp, #20
 8006b8c:	f85d fb04 	ldr.w	pc, [sp], #4
 8006b90:	4668      	mov	r0, sp
 8006b92:	f000 f885 	bl	8006ca0 <__ieee754_rem_pio2>
 8006b96:	f000 0003 	and.w	r0, r0, #3
 8006b9a:	2801      	cmp	r0, #1
 8006b9c:	d007      	beq.n	8006bae <cos+0x56>
 8006b9e:	2802      	cmp	r0, #2
 8006ba0:	d012      	beq.n	8006bc8 <cos+0x70>
 8006ba2:	b9c0      	cbnz	r0, 8006bd6 <cos+0x7e>
 8006ba4:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006ba8:	ed9d 0b00 	vldr	d0, [sp]
 8006bac:	e7de      	b.n	8006b6c <cos+0x14>
 8006bae:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006bb2:	ed9d 0b00 	vldr	d0, [sp]
 8006bb6:	f000 fe87 	bl	80078c8 <__kernel_sin>
 8006bba:	ec53 2b10 	vmov	r2, r3, d0
 8006bbe:	ee10 0a10 	vmov	r0, s0
 8006bc2:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006bc6:	e7de      	b.n	8006b86 <cos+0x2e>
 8006bc8:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006bcc:	ed9d 0b00 	vldr	d0, [sp]
 8006bd0:	f000 fa72 	bl	80070b8 <__kernel_cos>
 8006bd4:	e7f1      	b.n	8006bba <cos+0x62>
 8006bd6:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006bda:	ed9d 0b00 	vldr	d0, [sp]
 8006bde:	2001      	movs	r0, #1
 8006be0:	f000 fe72 	bl	80078c8 <__kernel_sin>
 8006be4:	e7c4      	b.n	8006b70 <cos+0x18>
 8006be6:	bf00      	nop
	...
 8006bf0:	3fe921fb 	.word	0x3fe921fb
 8006bf4:	7fefffff 	.word	0x7fefffff

08006bf8 <sin>:
 8006bf8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006bfa:	ec53 2b10 	vmov	r2, r3, d0
 8006bfe:	4826      	ldr	r0, [pc, #152]	; (8006c98 <sin+0xa0>)
 8006c00:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8006c04:	4281      	cmp	r1, r0
 8006c06:	dc07      	bgt.n	8006c18 <sin+0x20>
 8006c08:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8006c90 <sin+0x98>
 8006c0c:	2000      	movs	r0, #0
 8006c0e:	f000 fe5b 	bl	80078c8 <__kernel_sin>
 8006c12:	ec51 0b10 	vmov	r0, r1, d0
 8006c16:	e007      	b.n	8006c28 <sin+0x30>
 8006c18:	4820      	ldr	r0, [pc, #128]	; (8006c9c <sin+0xa4>)
 8006c1a:	4281      	cmp	r1, r0
 8006c1c:	dd09      	ble.n	8006c32 <sin+0x3a>
 8006c1e:	ee10 0a10 	vmov	r0, s0
 8006c22:	4619      	mov	r1, r3
 8006c24:	f7f9 fbfe 	bl	8000424 <__aeabi_dsub>
 8006c28:	ec41 0b10 	vmov	d0, r0, r1
 8006c2c:	b005      	add	sp, #20
 8006c2e:	f85d fb04 	ldr.w	pc, [sp], #4
 8006c32:	4668      	mov	r0, sp
 8006c34:	f000 f834 	bl	8006ca0 <__ieee754_rem_pio2>
 8006c38:	f000 0003 	and.w	r0, r0, #3
 8006c3c:	2801      	cmp	r0, #1
 8006c3e:	d008      	beq.n	8006c52 <sin+0x5a>
 8006c40:	2802      	cmp	r0, #2
 8006c42:	d00d      	beq.n	8006c60 <sin+0x68>
 8006c44:	b9d0      	cbnz	r0, 8006c7c <sin+0x84>
 8006c46:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006c4a:	ed9d 0b00 	vldr	d0, [sp]
 8006c4e:	2001      	movs	r0, #1
 8006c50:	e7dd      	b.n	8006c0e <sin+0x16>
 8006c52:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006c56:	ed9d 0b00 	vldr	d0, [sp]
 8006c5a:	f000 fa2d 	bl	80070b8 <__kernel_cos>
 8006c5e:	e7d8      	b.n	8006c12 <sin+0x1a>
 8006c60:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006c64:	ed9d 0b00 	vldr	d0, [sp]
 8006c68:	2001      	movs	r0, #1
 8006c6a:	f000 fe2d 	bl	80078c8 <__kernel_sin>
 8006c6e:	ec53 2b10 	vmov	r2, r3, d0
 8006c72:	ee10 0a10 	vmov	r0, s0
 8006c76:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8006c7a:	e7d5      	b.n	8006c28 <sin+0x30>
 8006c7c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8006c80:	ed9d 0b00 	vldr	d0, [sp]
 8006c84:	f000 fa18 	bl	80070b8 <__kernel_cos>
 8006c88:	e7f1      	b.n	8006c6e <sin+0x76>
 8006c8a:	bf00      	nop
 8006c8c:	f3af 8000 	nop.w
	...
 8006c98:	3fe921fb 	.word	0x3fe921fb
 8006c9c:	7fefffff 	.word	0x7fefffff

08006ca0 <__ieee754_rem_pio2>:
 8006ca0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006ca4:	ed2d 8b02 	vpush	{d8}
 8006ca8:	ec55 4b10 	vmov	r4, r5, d0
 8006cac:	4bca      	ldr	r3, [pc, #808]	; (8006fd8 <__ieee754_rem_pio2+0x338>)
 8006cae:	b08b      	sub	sp, #44	; 0x2c
 8006cb0:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 8006cb4:	4598      	cmp	r8, r3
 8006cb6:	4682      	mov	sl, r0
 8006cb8:	9502      	str	r5, [sp, #8]
 8006cba:	dc08      	bgt.n	8006cce <__ieee754_rem_pio2+0x2e>
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	2300      	movs	r3, #0
 8006cc0:	ed80 0b00 	vstr	d0, [r0]
 8006cc4:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8006cc8:	f04f 0b00 	mov.w	fp, #0
 8006ccc:	e028      	b.n	8006d20 <__ieee754_rem_pio2+0x80>
 8006cce:	4bc3      	ldr	r3, [pc, #780]	; (8006fdc <__ieee754_rem_pio2+0x33c>)
 8006cd0:	4598      	cmp	r8, r3
 8006cd2:	dc78      	bgt.n	8006dc6 <__ieee754_rem_pio2+0x126>
 8006cd4:	9b02      	ldr	r3, [sp, #8]
 8006cd6:	4ec2      	ldr	r6, [pc, #776]	; (8006fe0 <__ieee754_rem_pio2+0x340>)
 8006cd8:	2b00      	cmp	r3, #0
 8006cda:	ee10 0a10 	vmov	r0, s0
 8006cde:	a3b0      	add	r3, pc, #704	; (adr r3, 8006fa0 <__ieee754_rem_pio2+0x300>)
 8006ce0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ce4:	4629      	mov	r1, r5
 8006ce6:	dd39      	ble.n	8006d5c <__ieee754_rem_pio2+0xbc>
 8006ce8:	f7f9 fb9c 	bl	8000424 <__aeabi_dsub>
 8006cec:	45b0      	cmp	r8, r6
 8006cee:	4604      	mov	r4, r0
 8006cf0:	460d      	mov	r5, r1
 8006cf2:	d01b      	beq.n	8006d2c <__ieee754_rem_pio2+0x8c>
 8006cf4:	a3ac      	add	r3, pc, #688	; (adr r3, 8006fa8 <__ieee754_rem_pio2+0x308>)
 8006cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cfa:	f7f9 fb93 	bl	8000424 <__aeabi_dsub>
 8006cfe:	4602      	mov	r2, r0
 8006d00:	460b      	mov	r3, r1
 8006d02:	e9ca 2300 	strd	r2, r3, [sl]
 8006d06:	4620      	mov	r0, r4
 8006d08:	4629      	mov	r1, r5
 8006d0a:	f7f9 fb8b 	bl	8000424 <__aeabi_dsub>
 8006d0e:	a3a6      	add	r3, pc, #664	; (adr r3, 8006fa8 <__ieee754_rem_pio2+0x308>)
 8006d10:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d14:	f7f9 fb86 	bl	8000424 <__aeabi_dsub>
 8006d18:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006d1c:	f04f 0b01 	mov.w	fp, #1
 8006d20:	4658      	mov	r0, fp
 8006d22:	b00b      	add	sp, #44	; 0x2c
 8006d24:	ecbd 8b02 	vpop	{d8}
 8006d28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006d2c:	a3a0      	add	r3, pc, #640	; (adr r3, 8006fb0 <__ieee754_rem_pio2+0x310>)
 8006d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d32:	f7f9 fb77 	bl	8000424 <__aeabi_dsub>
 8006d36:	a3a0      	add	r3, pc, #640	; (adr r3, 8006fb8 <__ieee754_rem_pio2+0x318>)
 8006d38:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d3c:	4604      	mov	r4, r0
 8006d3e:	460d      	mov	r5, r1
 8006d40:	f7f9 fb70 	bl	8000424 <__aeabi_dsub>
 8006d44:	4602      	mov	r2, r0
 8006d46:	460b      	mov	r3, r1
 8006d48:	e9ca 2300 	strd	r2, r3, [sl]
 8006d4c:	4620      	mov	r0, r4
 8006d4e:	4629      	mov	r1, r5
 8006d50:	f7f9 fb68 	bl	8000424 <__aeabi_dsub>
 8006d54:	a398      	add	r3, pc, #608	; (adr r3, 8006fb8 <__ieee754_rem_pio2+0x318>)
 8006d56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d5a:	e7db      	b.n	8006d14 <__ieee754_rem_pio2+0x74>
 8006d5c:	f7f9 fb64 	bl	8000428 <__adddf3>
 8006d60:	45b0      	cmp	r8, r6
 8006d62:	4604      	mov	r4, r0
 8006d64:	460d      	mov	r5, r1
 8006d66:	d016      	beq.n	8006d96 <__ieee754_rem_pio2+0xf6>
 8006d68:	a38f      	add	r3, pc, #572	; (adr r3, 8006fa8 <__ieee754_rem_pio2+0x308>)
 8006d6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d6e:	f7f9 fb5b 	bl	8000428 <__adddf3>
 8006d72:	4602      	mov	r2, r0
 8006d74:	460b      	mov	r3, r1
 8006d76:	e9ca 2300 	strd	r2, r3, [sl]
 8006d7a:	4620      	mov	r0, r4
 8006d7c:	4629      	mov	r1, r5
 8006d7e:	f7f9 fb51 	bl	8000424 <__aeabi_dsub>
 8006d82:	a389      	add	r3, pc, #548	; (adr r3, 8006fa8 <__ieee754_rem_pio2+0x308>)
 8006d84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d88:	f7f9 fb4e 	bl	8000428 <__adddf3>
 8006d8c:	f04f 3bff 	mov.w	fp, #4294967295
 8006d90:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006d94:	e7c4      	b.n	8006d20 <__ieee754_rem_pio2+0x80>
 8006d96:	a386      	add	r3, pc, #536	; (adr r3, 8006fb0 <__ieee754_rem_pio2+0x310>)
 8006d98:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006d9c:	f7f9 fb44 	bl	8000428 <__adddf3>
 8006da0:	a385      	add	r3, pc, #532	; (adr r3, 8006fb8 <__ieee754_rem_pio2+0x318>)
 8006da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da6:	4604      	mov	r4, r0
 8006da8:	460d      	mov	r5, r1
 8006daa:	f7f9 fb3d 	bl	8000428 <__adddf3>
 8006dae:	4602      	mov	r2, r0
 8006db0:	460b      	mov	r3, r1
 8006db2:	e9ca 2300 	strd	r2, r3, [sl]
 8006db6:	4620      	mov	r0, r4
 8006db8:	4629      	mov	r1, r5
 8006dba:	f7f9 fb33 	bl	8000424 <__aeabi_dsub>
 8006dbe:	a37e      	add	r3, pc, #504	; (adr r3, 8006fb8 <__ieee754_rem_pio2+0x318>)
 8006dc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006dc4:	e7e0      	b.n	8006d88 <__ieee754_rem_pio2+0xe8>
 8006dc6:	4b87      	ldr	r3, [pc, #540]	; (8006fe4 <__ieee754_rem_pio2+0x344>)
 8006dc8:	4598      	cmp	r8, r3
 8006dca:	f300 80d9 	bgt.w	8006f80 <__ieee754_rem_pio2+0x2e0>
 8006dce:	f000 fe39 	bl	8007a44 <fabs>
 8006dd2:	ec55 4b10 	vmov	r4, r5, d0
 8006dd6:	ee10 0a10 	vmov	r0, s0
 8006dda:	a379      	add	r3, pc, #484	; (adr r3, 8006fc0 <__ieee754_rem_pio2+0x320>)
 8006ddc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006de0:	4629      	mov	r1, r5
 8006de2:	f7f9 f9f1 	bl	80001c8 <__aeabi_dmul>
 8006de6:	4b80      	ldr	r3, [pc, #512]	; (8006fe8 <__ieee754_rem_pio2+0x348>)
 8006de8:	2200      	movs	r2, #0
 8006dea:	f7f9 fb1d 	bl	8000428 <__adddf3>
 8006dee:	f7f9 fd59 	bl	80008a4 <__aeabi_d2iz>
 8006df2:	4683      	mov	fp, r0
 8006df4:	f7f9 fc64 	bl	80006c0 <__aeabi_i2d>
 8006df8:	4602      	mov	r2, r0
 8006dfa:	460b      	mov	r3, r1
 8006dfc:	ec43 2b18 	vmov	d8, r2, r3
 8006e00:	a367      	add	r3, pc, #412	; (adr r3, 8006fa0 <__ieee754_rem_pio2+0x300>)
 8006e02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e06:	f7f9 f9df 	bl	80001c8 <__aeabi_dmul>
 8006e0a:	4602      	mov	r2, r0
 8006e0c:	460b      	mov	r3, r1
 8006e0e:	4620      	mov	r0, r4
 8006e10:	4629      	mov	r1, r5
 8006e12:	f7f9 fb07 	bl	8000424 <__aeabi_dsub>
 8006e16:	a364      	add	r3, pc, #400	; (adr r3, 8006fa8 <__ieee754_rem_pio2+0x308>)
 8006e18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e1c:	4606      	mov	r6, r0
 8006e1e:	460f      	mov	r7, r1
 8006e20:	ec51 0b18 	vmov	r0, r1, d8
 8006e24:	f7f9 f9d0 	bl	80001c8 <__aeabi_dmul>
 8006e28:	f1bb 0f1f 	cmp.w	fp, #31
 8006e2c:	4604      	mov	r4, r0
 8006e2e:	460d      	mov	r5, r1
 8006e30:	dc0d      	bgt.n	8006e4e <__ieee754_rem_pio2+0x1ae>
 8006e32:	4b6e      	ldr	r3, [pc, #440]	; (8006fec <__ieee754_rem_pio2+0x34c>)
 8006e34:	f10b 32ff 	add.w	r2, fp, #4294967295
 8006e38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006e3c:	4543      	cmp	r3, r8
 8006e3e:	d006      	beq.n	8006e4e <__ieee754_rem_pio2+0x1ae>
 8006e40:	4622      	mov	r2, r4
 8006e42:	462b      	mov	r3, r5
 8006e44:	4630      	mov	r0, r6
 8006e46:	4639      	mov	r1, r7
 8006e48:	f7f9 faec 	bl	8000424 <__aeabi_dsub>
 8006e4c:	e00f      	b.n	8006e6e <__ieee754_rem_pio2+0x1ce>
 8006e4e:	462b      	mov	r3, r5
 8006e50:	4622      	mov	r2, r4
 8006e52:	4630      	mov	r0, r6
 8006e54:	4639      	mov	r1, r7
 8006e56:	f7f9 fae5 	bl	8000424 <__aeabi_dsub>
 8006e5a:	ea4f 5328 	mov.w	r3, r8, asr #20
 8006e5e:	9303      	str	r3, [sp, #12]
 8006e60:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006e64:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8006e68:	f1b8 0f10 	cmp.w	r8, #16
 8006e6c:	dc02      	bgt.n	8006e74 <__ieee754_rem_pio2+0x1d4>
 8006e6e:	e9ca 0100 	strd	r0, r1, [sl]
 8006e72:	e039      	b.n	8006ee8 <__ieee754_rem_pio2+0x248>
 8006e74:	a34e      	add	r3, pc, #312	; (adr r3, 8006fb0 <__ieee754_rem_pio2+0x310>)
 8006e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e7a:	ec51 0b18 	vmov	r0, r1, d8
 8006e7e:	f7f9 f9a3 	bl	80001c8 <__aeabi_dmul>
 8006e82:	4604      	mov	r4, r0
 8006e84:	460d      	mov	r5, r1
 8006e86:	4602      	mov	r2, r0
 8006e88:	460b      	mov	r3, r1
 8006e8a:	4630      	mov	r0, r6
 8006e8c:	4639      	mov	r1, r7
 8006e8e:	f7f9 fac9 	bl	8000424 <__aeabi_dsub>
 8006e92:	4602      	mov	r2, r0
 8006e94:	460b      	mov	r3, r1
 8006e96:	4680      	mov	r8, r0
 8006e98:	4689      	mov	r9, r1
 8006e9a:	4630      	mov	r0, r6
 8006e9c:	4639      	mov	r1, r7
 8006e9e:	f7f9 fac1 	bl	8000424 <__aeabi_dsub>
 8006ea2:	4622      	mov	r2, r4
 8006ea4:	462b      	mov	r3, r5
 8006ea6:	f7f9 fabd 	bl	8000424 <__aeabi_dsub>
 8006eaa:	a343      	add	r3, pc, #268	; (adr r3, 8006fb8 <__ieee754_rem_pio2+0x318>)
 8006eac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eb0:	4604      	mov	r4, r0
 8006eb2:	460d      	mov	r5, r1
 8006eb4:	ec51 0b18 	vmov	r0, r1, d8
 8006eb8:	f7f9 f986 	bl	80001c8 <__aeabi_dmul>
 8006ebc:	4622      	mov	r2, r4
 8006ebe:	462b      	mov	r3, r5
 8006ec0:	f7f9 fab0 	bl	8000424 <__aeabi_dsub>
 8006ec4:	4602      	mov	r2, r0
 8006ec6:	460b      	mov	r3, r1
 8006ec8:	4604      	mov	r4, r0
 8006eca:	460d      	mov	r5, r1
 8006ecc:	4640      	mov	r0, r8
 8006ece:	4649      	mov	r1, r9
 8006ed0:	f7f9 faa8 	bl	8000424 <__aeabi_dsub>
 8006ed4:	9a03      	ldr	r2, [sp, #12]
 8006ed6:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8006eda:	1ad3      	subs	r3, r2, r3
 8006edc:	2b31      	cmp	r3, #49	; 0x31
 8006ede:	dc24      	bgt.n	8006f2a <__ieee754_rem_pio2+0x28a>
 8006ee0:	e9ca 0100 	strd	r0, r1, [sl]
 8006ee4:	4646      	mov	r6, r8
 8006ee6:	464f      	mov	r7, r9
 8006ee8:	e9da 8900 	ldrd	r8, r9, [sl]
 8006eec:	4630      	mov	r0, r6
 8006eee:	4642      	mov	r2, r8
 8006ef0:	464b      	mov	r3, r9
 8006ef2:	4639      	mov	r1, r7
 8006ef4:	f7f9 fa96 	bl	8000424 <__aeabi_dsub>
 8006ef8:	462b      	mov	r3, r5
 8006efa:	4622      	mov	r2, r4
 8006efc:	f7f9 fa92 	bl	8000424 <__aeabi_dsub>
 8006f00:	9b02      	ldr	r3, [sp, #8]
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006f08:	f6bf af0a 	bge.w	8006d20 <__ieee754_rem_pio2+0x80>
 8006f0c:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8006f10:	f8ca 3004 	str.w	r3, [sl, #4]
 8006f14:	f8ca 8000 	str.w	r8, [sl]
 8006f18:	f8ca 0008 	str.w	r0, [sl, #8]
 8006f1c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006f20:	f8ca 300c 	str.w	r3, [sl, #12]
 8006f24:	f1cb 0b00 	rsb	fp, fp, #0
 8006f28:	e6fa      	b.n	8006d20 <__ieee754_rem_pio2+0x80>
 8006f2a:	a327      	add	r3, pc, #156	; (adr r3, 8006fc8 <__ieee754_rem_pio2+0x328>)
 8006f2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f30:	ec51 0b18 	vmov	r0, r1, d8
 8006f34:	f7f9 f948 	bl	80001c8 <__aeabi_dmul>
 8006f38:	4604      	mov	r4, r0
 8006f3a:	460d      	mov	r5, r1
 8006f3c:	4602      	mov	r2, r0
 8006f3e:	460b      	mov	r3, r1
 8006f40:	4640      	mov	r0, r8
 8006f42:	4649      	mov	r1, r9
 8006f44:	f7f9 fa6e 	bl	8000424 <__aeabi_dsub>
 8006f48:	4602      	mov	r2, r0
 8006f4a:	460b      	mov	r3, r1
 8006f4c:	4606      	mov	r6, r0
 8006f4e:	460f      	mov	r7, r1
 8006f50:	4640      	mov	r0, r8
 8006f52:	4649      	mov	r1, r9
 8006f54:	f7f9 fa66 	bl	8000424 <__aeabi_dsub>
 8006f58:	4622      	mov	r2, r4
 8006f5a:	462b      	mov	r3, r5
 8006f5c:	f7f9 fa62 	bl	8000424 <__aeabi_dsub>
 8006f60:	a31b      	add	r3, pc, #108	; (adr r3, 8006fd0 <__ieee754_rem_pio2+0x330>)
 8006f62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f66:	4604      	mov	r4, r0
 8006f68:	460d      	mov	r5, r1
 8006f6a:	ec51 0b18 	vmov	r0, r1, d8
 8006f6e:	f7f9 f92b 	bl	80001c8 <__aeabi_dmul>
 8006f72:	4622      	mov	r2, r4
 8006f74:	462b      	mov	r3, r5
 8006f76:	f7f9 fa55 	bl	8000424 <__aeabi_dsub>
 8006f7a:	4604      	mov	r4, r0
 8006f7c:	460d      	mov	r5, r1
 8006f7e:	e75f      	b.n	8006e40 <__ieee754_rem_pio2+0x1a0>
 8006f80:	4b1b      	ldr	r3, [pc, #108]	; (8006ff0 <__ieee754_rem_pio2+0x350>)
 8006f82:	4598      	cmp	r8, r3
 8006f84:	dd36      	ble.n	8006ff4 <__ieee754_rem_pio2+0x354>
 8006f86:	ee10 2a10 	vmov	r2, s0
 8006f8a:	462b      	mov	r3, r5
 8006f8c:	4620      	mov	r0, r4
 8006f8e:	4629      	mov	r1, r5
 8006f90:	f7f9 fa48 	bl	8000424 <__aeabi_dsub>
 8006f94:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8006f98:	e9ca 0100 	strd	r0, r1, [sl]
 8006f9c:	e694      	b.n	8006cc8 <__ieee754_rem_pio2+0x28>
 8006f9e:	bf00      	nop
 8006fa0:	54400000 	.word	0x54400000
 8006fa4:	3ff921fb 	.word	0x3ff921fb
 8006fa8:	1a626331 	.word	0x1a626331
 8006fac:	3dd0b461 	.word	0x3dd0b461
 8006fb0:	1a600000 	.word	0x1a600000
 8006fb4:	3dd0b461 	.word	0x3dd0b461
 8006fb8:	2e037073 	.word	0x2e037073
 8006fbc:	3ba3198a 	.word	0x3ba3198a
 8006fc0:	6dc9c883 	.word	0x6dc9c883
 8006fc4:	3fe45f30 	.word	0x3fe45f30
 8006fc8:	2e000000 	.word	0x2e000000
 8006fcc:	3ba3198a 	.word	0x3ba3198a
 8006fd0:	252049c1 	.word	0x252049c1
 8006fd4:	397b839a 	.word	0x397b839a
 8006fd8:	3fe921fb 	.word	0x3fe921fb
 8006fdc:	4002d97b 	.word	0x4002d97b
 8006fe0:	3ff921fb 	.word	0x3ff921fb
 8006fe4:	413921fb 	.word	0x413921fb
 8006fe8:	3fe00000 	.word	0x3fe00000
 8006fec:	08007cc8 	.word	0x08007cc8
 8006ff0:	7fefffff 	.word	0x7fefffff
 8006ff4:	ea4f 5428 	mov.w	r4, r8, asr #20
 8006ff8:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8006ffc:	ee10 0a10 	vmov	r0, s0
 8007000:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8007004:	ee10 6a10 	vmov	r6, s0
 8007008:	460f      	mov	r7, r1
 800700a:	f7f9 fc4b 	bl	80008a4 <__aeabi_d2iz>
 800700e:	f7f9 fb57 	bl	80006c0 <__aeabi_i2d>
 8007012:	4602      	mov	r2, r0
 8007014:	460b      	mov	r3, r1
 8007016:	4630      	mov	r0, r6
 8007018:	4639      	mov	r1, r7
 800701a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800701e:	f7f9 fa01 	bl	8000424 <__aeabi_dsub>
 8007022:	4b22      	ldr	r3, [pc, #136]	; (80070ac <__ieee754_rem_pio2+0x40c>)
 8007024:	2200      	movs	r2, #0
 8007026:	f7f9 f8cf 	bl	80001c8 <__aeabi_dmul>
 800702a:	460f      	mov	r7, r1
 800702c:	4606      	mov	r6, r0
 800702e:	f7f9 fc39 	bl	80008a4 <__aeabi_d2iz>
 8007032:	f7f9 fb45 	bl	80006c0 <__aeabi_i2d>
 8007036:	4602      	mov	r2, r0
 8007038:	460b      	mov	r3, r1
 800703a:	4630      	mov	r0, r6
 800703c:	4639      	mov	r1, r7
 800703e:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8007042:	f7f9 f9ef 	bl	8000424 <__aeabi_dsub>
 8007046:	4b19      	ldr	r3, [pc, #100]	; (80070ac <__ieee754_rem_pio2+0x40c>)
 8007048:	2200      	movs	r2, #0
 800704a:	f7f9 f8bd 	bl	80001c8 <__aeabi_dmul>
 800704e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8007052:	ad04      	add	r5, sp, #16
 8007054:	f04f 0803 	mov.w	r8, #3
 8007058:	46a9      	mov	r9, r5
 800705a:	2600      	movs	r6, #0
 800705c:	2700      	movs	r7, #0
 800705e:	4632      	mov	r2, r6
 8007060:	463b      	mov	r3, r7
 8007062:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8007066:	46c3      	mov	fp, r8
 8007068:	3d08      	subs	r5, #8
 800706a:	f108 38ff 	add.w	r8, r8, #4294967295
 800706e:	f7f9 fbe7 	bl	8000840 <__aeabi_dcmpeq>
 8007072:	2800      	cmp	r0, #0
 8007074:	d1f3      	bne.n	800705e <__ieee754_rem_pio2+0x3be>
 8007076:	4b0e      	ldr	r3, [pc, #56]	; (80070b0 <__ieee754_rem_pio2+0x410>)
 8007078:	9301      	str	r3, [sp, #4]
 800707a:	2302      	movs	r3, #2
 800707c:	9300      	str	r3, [sp, #0]
 800707e:	4622      	mov	r2, r4
 8007080:	465b      	mov	r3, fp
 8007082:	4651      	mov	r1, sl
 8007084:	4648      	mov	r0, r9
 8007086:	f000 f8df 	bl	8007248 <__kernel_rem_pio2>
 800708a:	9b02      	ldr	r3, [sp, #8]
 800708c:	2b00      	cmp	r3, #0
 800708e:	4683      	mov	fp, r0
 8007090:	f6bf ae46 	bge.w	8006d20 <__ieee754_rem_pio2+0x80>
 8007094:	f8da 3004 	ldr.w	r3, [sl, #4]
 8007098:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 800709c:	f8ca 3004 	str.w	r3, [sl, #4]
 80070a0:	f8da 300c 	ldr.w	r3, [sl, #12]
 80070a4:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 80070a8:	e73a      	b.n	8006f20 <__ieee754_rem_pio2+0x280>
 80070aa:	bf00      	nop
 80070ac:	41700000 	.word	0x41700000
 80070b0:	08007d48 	.word	0x08007d48
 80070b4:	00000000 	.word	0x00000000

080070b8 <__kernel_cos>:
 80070b8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070bc:	ec57 6b10 	vmov	r6, r7, d0
 80070c0:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 80070c4:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 80070c8:	ed8d 1b00 	vstr	d1, [sp]
 80070cc:	da07      	bge.n	80070de <__kernel_cos+0x26>
 80070ce:	ee10 0a10 	vmov	r0, s0
 80070d2:	4639      	mov	r1, r7
 80070d4:	f7f9 fbe6 	bl	80008a4 <__aeabi_d2iz>
 80070d8:	2800      	cmp	r0, #0
 80070da:	f000 8088 	beq.w	80071ee <__kernel_cos+0x136>
 80070de:	4632      	mov	r2, r6
 80070e0:	463b      	mov	r3, r7
 80070e2:	4630      	mov	r0, r6
 80070e4:	4639      	mov	r1, r7
 80070e6:	f7f9 f86f 	bl	80001c8 <__aeabi_dmul>
 80070ea:	4b51      	ldr	r3, [pc, #324]	; (8007230 <__kernel_cos+0x178>)
 80070ec:	2200      	movs	r2, #0
 80070ee:	4604      	mov	r4, r0
 80070f0:	460d      	mov	r5, r1
 80070f2:	f7f9 f869 	bl	80001c8 <__aeabi_dmul>
 80070f6:	a340      	add	r3, pc, #256	; (adr r3, 80071f8 <__kernel_cos+0x140>)
 80070f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070fc:	4682      	mov	sl, r0
 80070fe:	468b      	mov	fp, r1
 8007100:	4620      	mov	r0, r4
 8007102:	4629      	mov	r1, r5
 8007104:	f7f9 f860 	bl	80001c8 <__aeabi_dmul>
 8007108:	a33d      	add	r3, pc, #244	; (adr r3, 8007200 <__kernel_cos+0x148>)
 800710a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800710e:	f7f9 f98b 	bl	8000428 <__adddf3>
 8007112:	4622      	mov	r2, r4
 8007114:	462b      	mov	r3, r5
 8007116:	f7f9 f857 	bl	80001c8 <__aeabi_dmul>
 800711a:	a33b      	add	r3, pc, #236	; (adr r3, 8007208 <__kernel_cos+0x150>)
 800711c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007120:	f7f9 f980 	bl	8000424 <__aeabi_dsub>
 8007124:	4622      	mov	r2, r4
 8007126:	462b      	mov	r3, r5
 8007128:	f7f9 f84e 	bl	80001c8 <__aeabi_dmul>
 800712c:	a338      	add	r3, pc, #224	; (adr r3, 8007210 <__kernel_cos+0x158>)
 800712e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007132:	f7f9 f979 	bl	8000428 <__adddf3>
 8007136:	4622      	mov	r2, r4
 8007138:	462b      	mov	r3, r5
 800713a:	f7f9 f845 	bl	80001c8 <__aeabi_dmul>
 800713e:	a336      	add	r3, pc, #216	; (adr r3, 8007218 <__kernel_cos+0x160>)
 8007140:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007144:	f7f9 f96e 	bl	8000424 <__aeabi_dsub>
 8007148:	4622      	mov	r2, r4
 800714a:	462b      	mov	r3, r5
 800714c:	f7f9 f83c 	bl	80001c8 <__aeabi_dmul>
 8007150:	a333      	add	r3, pc, #204	; (adr r3, 8007220 <__kernel_cos+0x168>)
 8007152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007156:	f7f9 f967 	bl	8000428 <__adddf3>
 800715a:	4622      	mov	r2, r4
 800715c:	462b      	mov	r3, r5
 800715e:	f7f9 f833 	bl	80001c8 <__aeabi_dmul>
 8007162:	4622      	mov	r2, r4
 8007164:	462b      	mov	r3, r5
 8007166:	f7f9 f82f 	bl	80001c8 <__aeabi_dmul>
 800716a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800716e:	4604      	mov	r4, r0
 8007170:	460d      	mov	r5, r1
 8007172:	4630      	mov	r0, r6
 8007174:	4639      	mov	r1, r7
 8007176:	f7f9 f827 	bl	80001c8 <__aeabi_dmul>
 800717a:	460b      	mov	r3, r1
 800717c:	4602      	mov	r2, r0
 800717e:	4629      	mov	r1, r5
 8007180:	4620      	mov	r0, r4
 8007182:	f7f9 f94f 	bl	8000424 <__aeabi_dsub>
 8007186:	4b2b      	ldr	r3, [pc, #172]	; (8007234 <__kernel_cos+0x17c>)
 8007188:	4598      	cmp	r8, r3
 800718a:	4606      	mov	r6, r0
 800718c:	460f      	mov	r7, r1
 800718e:	dc10      	bgt.n	80071b2 <__kernel_cos+0xfa>
 8007190:	4602      	mov	r2, r0
 8007192:	460b      	mov	r3, r1
 8007194:	4650      	mov	r0, sl
 8007196:	4659      	mov	r1, fp
 8007198:	f7f9 f944 	bl	8000424 <__aeabi_dsub>
 800719c:	460b      	mov	r3, r1
 800719e:	4926      	ldr	r1, [pc, #152]	; (8007238 <__kernel_cos+0x180>)
 80071a0:	4602      	mov	r2, r0
 80071a2:	2000      	movs	r0, #0
 80071a4:	f7f9 f93e 	bl	8000424 <__aeabi_dsub>
 80071a8:	ec41 0b10 	vmov	d0, r0, r1
 80071ac:	b003      	add	sp, #12
 80071ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80071b2:	4b22      	ldr	r3, [pc, #136]	; (800723c <__kernel_cos+0x184>)
 80071b4:	4920      	ldr	r1, [pc, #128]	; (8007238 <__kernel_cos+0x180>)
 80071b6:	4598      	cmp	r8, r3
 80071b8:	bfcc      	ite	gt
 80071ba:	4d21      	ldrgt	r5, [pc, #132]	; (8007240 <__kernel_cos+0x188>)
 80071bc:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 80071c0:	2400      	movs	r4, #0
 80071c2:	4622      	mov	r2, r4
 80071c4:	462b      	mov	r3, r5
 80071c6:	2000      	movs	r0, #0
 80071c8:	f7f9 f92c 	bl	8000424 <__aeabi_dsub>
 80071cc:	4622      	mov	r2, r4
 80071ce:	4680      	mov	r8, r0
 80071d0:	4689      	mov	r9, r1
 80071d2:	462b      	mov	r3, r5
 80071d4:	4650      	mov	r0, sl
 80071d6:	4659      	mov	r1, fp
 80071d8:	f7f9 f924 	bl	8000424 <__aeabi_dsub>
 80071dc:	4632      	mov	r2, r6
 80071de:	463b      	mov	r3, r7
 80071e0:	f7f9 f920 	bl	8000424 <__aeabi_dsub>
 80071e4:	4602      	mov	r2, r0
 80071e6:	460b      	mov	r3, r1
 80071e8:	4640      	mov	r0, r8
 80071ea:	4649      	mov	r1, r9
 80071ec:	e7da      	b.n	80071a4 <__kernel_cos+0xec>
 80071ee:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8007228 <__kernel_cos+0x170>
 80071f2:	e7db      	b.n	80071ac <__kernel_cos+0xf4>
 80071f4:	f3af 8000 	nop.w
 80071f8:	be8838d4 	.word	0xbe8838d4
 80071fc:	bda8fae9 	.word	0xbda8fae9
 8007200:	bdb4b1c4 	.word	0xbdb4b1c4
 8007204:	3e21ee9e 	.word	0x3e21ee9e
 8007208:	809c52ad 	.word	0x809c52ad
 800720c:	3e927e4f 	.word	0x3e927e4f
 8007210:	19cb1590 	.word	0x19cb1590
 8007214:	3efa01a0 	.word	0x3efa01a0
 8007218:	16c15177 	.word	0x16c15177
 800721c:	3f56c16c 	.word	0x3f56c16c
 8007220:	5555554c 	.word	0x5555554c
 8007224:	3fa55555 	.word	0x3fa55555
 8007228:	00000000 	.word	0x00000000
 800722c:	3ff00000 	.word	0x3ff00000
 8007230:	3fe00000 	.word	0x3fe00000
 8007234:	3fd33332 	.word	0x3fd33332
 8007238:	3ff00000 	.word	0x3ff00000
 800723c:	3fe90000 	.word	0x3fe90000
 8007240:	3fd20000 	.word	0x3fd20000
 8007244:	00000000 	.word	0x00000000

08007248 <__kernel_rem_pio2>:
 8007248:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800724c:	ed2d 8b02 	vpush	{d8}
 8007250:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8007254:	f112 0f14 	cmn.w	r2, #20
 8007258:	9308      	str	r3, [sp, #32]
 800725a:	9101      	str	r1, [sp, #4]
 800725c:	4bc6      	ldr	r3, [pc, #792]	; (8007578 <__kernel_rem_pio2+0x330>)
 800725e:	99a4      	ldr	r1, [sp, #656]	; 0x290
 8007260:	9009      	str	r0, [sp, #36]	; 0x24
 8007262:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8007266:	9304      	str	r3, [sp, #16]
 8007268:	9b08      	ldr	r3, [sp, #32]
 800726a:	f103 33ff 	add.w	r3, r3, #4294967295
 800726e:	bfa8      	it	ge
 8007270:	1ed4      	subge	r4, r2, #3
 8007272:	9306      	str	r3, [sp, #24]
 8007274:	bfb2      	itee	lt
 8007276:	2400      	movlt	r4, #0
 8007278:	2318      	movge	r3, #24
 800727a:	fb94 f4f3 	sdivge	r4, r4, r3
 800727e:	f06f 0317 	mvn.w	r3, #23
 8007282:	fb04 3303 	mla	r3, r4, r3, r3
 8007286:	eb03 0a02 	add.w	sl, r3, r2
 800728a:	9b04      	ldr	r3, [sp, #16]
 800728c:	9a06      	ldr	r2, [sp, #24]
 800728e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8007568 <__kernel_rem_pio2+0x320>
 8007292:	eb03 0802 	add.w	r8, r3, r2
 8007296:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007298:	1aa7      	subs	r7, r4, r2
 800729a:	ae20      	add	r6, sp, #128	; 0x80
 800729c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 80072a0:	2500      	movs	r5, #0
 80072a2:	4545      	cmp	r5, r8
 80072a4:	dd18      	ble.n	80072d8 <__kernel_rem_pio2+0x90>
 80072a6:	9b08      	ldr	r3, [sp, #32]
 80072a8:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80072ac:	aa20      	add	r2, sp, #128	; 0x80
 80072ae:	ed9f 8bae 	vldr	d8, [pc, #696]	; 8007568 <__kernel_rem_pio2+0x320>
 80072b2:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 80072b6:	f1c3 0301 	rsb	r3, r3, #1
 80072ba:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 80072be:	9307      	str	r3, [sp, #28]
 80072c0:	9b07      	ldr	r3, [sp, #28]
 80072c2:	9a04      	ldr	r2, [sp, #16]
 80072c4:	4443      	add	r3, r8
 80072c6:	429a      	cmp	r2, r3
 80072c8:	db2f      	blt.n	800732a <__kernel_rem_pio2+0xe2>
 80072ca:	ed8d 8b02 	vstr	d8, [sp, #8]
 80072ce:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80072d2:	462f      	mov	r7, r5
 80072d4:	2600      	movs	r6, #0
 80072d6:	e01b      	b.n	8007310 <__kernel_rem_pio2+0xc8>
 80072d8:	42ef      	cmn	r7, r5
 80072da:	d407      	bmi.n	80072ec <__kernel_rem_pio2+0xa4>
 80072dc:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 80072e0:	f7f9 f9ee 	bl	80006c0 <__aeabi_i2d>
 80072e4:	e8e6 0102 	strd	r0, r1, [r6], #8
 80072e8:	3501      	adds	r5, #1
 80072ea:	e7da      	b.n	80072a2 <__kernel_rem_pio2+0x5a>
 80072ec:	ec51 0b18 	vmov	r0, r1, d8
 80072f0:	e7f8      	b.n	80072e4 <__kernel_rem_pio2+0x9c>
 80072f2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80072f6:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 80072fa:	f7f8 ff65 	bl	80001c8 <__aeabi_dmul>
 80072fe:	4602      	mov	r2, r0
 8007300:	460b      	mov	r3, r1
 8007302:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007306:	f7f9 f88f 	bl	8000428 <__adddf3>
 800730a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800730e:	3601      	adds	r6, #1
 8007310:	9b06      	ldr	r3, [sp, #24]
 8007312:	429e      	cmp	r6, r3
 8007314:	f1a7 0708 	sub.w	r7, r7, #8
 8007318:	ddeb      	ble.n	80072f2 <__kernel_rem_pio2+0xaa>
 800731a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800731e:	3508      	adds	r5, #8
 8007320:	ecab 7b02 	vstmia	fp!, {d7}
 8007324:	f108 0801 	add.w	r8, r8, #1
 8007328:	e7ca      	b.n	80072c0 <__kernel_rem_pio2+0x78>
 800732a:	9b04      	ldr	r3, [sp, #16]
 800732c:	aa0c      	add	r2, sp, #48	; 0x30
 800732e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8007332:	930b      	str	r3, [sp, #44]	; 0x2c
 8007334:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8007336:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800733a:	9c04      	ldr	r4, [sp, #16]
 800733c:	930a      	str	r3, [sp, #40]	; 0x28
 800733e:	ab98      	add	r3, sp, #608	; 0x260
 8007340:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8007344:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 8007348:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 800734c:	f8cd b008 	str.w	fp, [sp, #8]
 8007350:	4625      	mov	r5, r4
 8007352:	2d00      	cmp	r5, #0
 8007354:	dc78      	bgt.n	8007448 <__kernel_rem_pio2+0x200>
 8007356:	ec47 6b10 	vmov	d0, r6, r7
 800735a:	4650      	mov	r0, sl
 800735c:	f000 fbfc 	bl	8007b58 <scalbn>
 8007360:	ec57 6b10 	vmov	r6, r7, d0
 8007364:	2200      	movs	r2, #0
 8007366:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800736a:	ee10 0a10 	vmov	r0, s0
 800736e:	4639      	mov	r1, r7
 8007370:	f7f8 ff2a 	bl	80001c8 <__aeabi_dmul>
 8007374:	ec41 0b10 	vmov	d0, r0, r1
 8007378:	f000 fb6e 	bl	8007a58 <floor>
 800737c:	4b7f      	ldr	r3, [pc, #508]	; (800757c <__kernel_rem_pio2+0x334>)
 800737e:	ec51 0b10 	vmov	r0, r1, d0
 8007382:	2200      	movs	r2, #0
 8007384:	f7f8 ff20 	bl	80001c8 <__aeabi_dmul>
 8007388:	4602      	mov	r2, r0
 800738a:	460b      	mov	r3, r1
 800738c:	4630      	mov	r0, r6
 800738e:	4639      	mov	r1, r7
 8007390:	f7f9 f848 	bl	8000424 <__aeabi_dsub>
 8007394:	460f      	mov	r7, r1
 8007396:	4606      	mov	r6, r0
 8007398:	f7f9 fa84 	bl	80008a4 <__aeabi_d2iz>
 800739c:	9007      	str	r0, [sp, #28]
 800739e:	f7f9 f98f 	bl	80006c0 <__aeabi_i2d>
 80073a2:	4602      	mov	r2, r0
 80073a4:	460b      	mov	r3, r1
 80073a6:	4630      	mov	r0, r6
 80073a8:	4639      	mov	r1, r7
 80073aa:	f7f9 f83b 	bl	8000424 <__aeabi_dsub>
 80073ae:	f1ba 0f00 	cmp.w	sl, #0
 80073b2:	4606      	mov	r6, r0
 80073b4:	460f      	mov	r7, r1
 80073b6:	dd70      	ble.n	800749a <__kernel_rem_pio2+0x252>
 80073b8:	1e62      	subs	r2, r4, #1
 80073ba:	ab0c      	add	r3, sp, #48	; 0x30
 80073bc:	9d07      	ldr	r5, [sp, #28]
 80073be:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 80073c2:	f1ca 0118 	rsb	r1, sl, #24
 80073c6:	fa40 f301 	asr.w	r3, r0, r1
 80073ca:	441d      	add	r5, r3
 80073cc:	408b      	lsls	r3, r1
 80073ce:	1ac0      	subs	r0, r0, r3
 80073d0:	ab0c      	add	r3, sp, #48	; 0x30
 80073d2:	9507      	str	r5, [sp, #28]
 80073d4:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 80073d8:	f1ca 0317 	rsb	r3, sl, #23
 80073dc:	fa40 f303 	asr.w	r3, r0, r3
 80073e0:	9302      	str	r3, [sp, #8]
 80073e2:	9b02      	ldr	r3, [sp, #8]
 80073e4:	2b00      	cmp	r3, #0
 80073e6:	dd66      	ble.n	80074b6 <__kernel_rem_pio2+0x26e>
 80073e8:	9b07      	ldr	r3, [sp, #28]
 80073ea:	2200      	movs	r2, #0
 80073ec:	3301      	adds	r3, #1
 80073ee:	9307      	str	r3, [sp, #28]
 80073f0:	4615      	mov	r5, r2
 80073f2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80073f6:	4294      	cmp	r4, r2
 80073f8:	f300 8099 	bgt.w	800752e <__kernel_rem_pio2+0x2e6>
 80073fc:	f1ba 0f00 	cmp.w	sl, #0
 8007400:	dd07      	ble.n	8007412 <__kernel_rem_pio2+0x1ca>
 8007402:	f1ba 0f01 	cmp.w	sl, #1
 8007406:	f000 80a5 	beq.w	8007554 <__kernel_rem_pio2+0x30c>
 800740a:	f1ba 0f02 	cmp.w	sl, #2
 800740e:	f000 80c1 	beq.w	8007594 <__kernel_rem_pio2+0x34c>
 8007412:	9b02      	ldr	r3, [sp, #8]
 8007414:	2b02      	cmp	r3, #2
 8007416:	d14e      	bne.n	80074b6 <__kernel_rem_pio2+0x26e>
 8007418:	4632      	mov	r2, r6
 800741a:	463b      	mov	r3, r7
 800741c:	4958      	ldr	r1, [pc, #352]	; (8007580 <__kernel_rem_pio2+0x338>)
 800741e:	2000      	movs	r0, #0
 8007420:	f7f9 f800 	bl	8000424 <__aeabi_dsub>
 8007424:	4606      	mov	r6, r0
 8007426:	460f      	mov	r7, r1
 8007428:	2d00      	cmp	r5, #0
 800742a:	d044      	beq.n	80074b6 <__kernel_rem_pio2+0x26e>
 800742c:	4650      	mov	r0, sl
 800742e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8007570 <__kernel_rem_pio2+0x328>
 8007432:	f000 fb91 	bl	8007b58 <scalbn>
 8007436:	4630      	mov	r0, r6
 8007438:	4639      	mov	r1, r7
 800743a:	ec53 2b10 	vmov	r2, r3, d0
 800743e:	f7f8 fff1 	bl	8000424 <__aeabi_dsub>
 8007442:	4606      	mov	r6, r0
 8007444:	460f      	mov	r7, r1
 8007446:	e036      	b.n	80074b6 <__kernel_rem_pio2+0x26e>
 8007448:	4b4e      	ldr	r3, [pc, #312]	; (8007584 <__kernel_rem_pio2+0x33c>)
 800744a:	2200      	movs	r2, #0
 800744c:	4630      	mov	r0, r6
 800744e:	4639      	mov	r1, r7
 8007450:	f7f8 feba 	bl	80001c8 <__aeabi_dmul>
 8007454:	f7f9 fa26 	bl	80008a4 <__aeabi_d2iz>
 8007458:	f7f9 f932 	bl	80006c0 <__aeabi_i2d>
 800745c:	4b4a      	ldr	r3, [pc, #296]	; (8007588 <__kernel_rem_pio2+0x340>)
 800745e:	2200      	movs	r2, #0
 8007460:	4680      	mov	r8, r0
 8007462:	4689      	mov	r9, r1
 8007464:	f7f8 feb0 	bl	80001c8 <__aeabi_dmul>
 8007468:	4602      	mov	r2, r0
 800746a:	460b      	mov	r3, r1
 800746c:	4630      	mov	r0, r6
 800746e:	4639      	mov	r1, r7
 8007470:	f7f8 ffd8 	bl	8000424 <__aeabi_dsub>
 8007474:	f7f9 fa16 	bl	80008a4 <__aeabi_d2iz>
 8007478:	9b02      	ldr	r3, [sp, #8]
 800747a:	f843 0b04 	str.w	r0, [r3], #4
 800747e:	3d01      	subs	r5, #1
 8007480:	9302      	str	r3, [sp, #8]
 8007482:	ab70      	add	r3, sp, #448	; 0x1c0
 8007484:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748c:	4640      	mov	r0, r8
 800748e:	4649      	mov	r1, r9
 8007490:	f7f8 ffca 	bl	8000428 <__adddf3>
 8007494:	4606      	mov	r6, r0
 8007496:	460f      	mov	r7, r1
 8007498:	e75b      	b.n	8007352 <__kernel_rem_pio2+0x10a>
 800749a:	d105      	bne.n	80074a8 <__kernel_rem_pio2+0x260>
 800749c:	1e63      	subs	r3, r4, #1
 800749e:	aa0c      	add	r2, sp, #48	; 0x30
 80074a0:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 80074a4:	15c3      	asrs	r3, r0, #23
 80074a6:	e79b      	b.n	80073e0 <__kernel_rem_pio2+0x198>
 80074a8:	4b38      	ldr	r3, [pc, #224]	; (800758c <__kernel_rem_pio2+0x344>)
 80074aa:	2200      	movs	r2, #0
 80074ac:	f7f9 f9e6 	bl	800087c <__aeabi_dcmpge>
 80074b0:	2800      	cmp	r0, #0
 80074b2:	d139      	bne.n	8007528 <__kernel_rem_pio2+0x2e0>
 80074b4:	9002      	str	r0, [sp, #8]
 80074b6:	2200      	movs	r2, #0
 80074b8:	2300      	movs	r3, #0
 80074ba:	4630      	mov	r0, r6
 80074bc:	4639      	mov	r1, r7
 80074be:	f7f9 f9bf 	bl	8000840 <__aeabi_dcmpeq>
 80074c2:	2800      	cmp	r0, #0
 80074c4:	f000 80b4 	beq.w	8007630 <__kernel_rem_pio2+0x3e8>
 80074c8:	f104 3bff 	add.w	fp, r4, #4294967295
 80074cc:	465b      	mov	r3, fp
 80074ce:	2200      	movs	r2, #0
 80074d0:	9904      	ldr	r1, [sp, #16]
 80074d2:	428b      	cmp	r3, r1
 80074d4:	da65      	bge.n	80075a2 <__kernel_rem_pio2+0x35a>
 80074d6:	2a00      	cmp	r2, #0
 80074d8:	d07b      	beq.n	80075d2 <__kernel_rem_pio2+0x38a>
 80074da:	ab0c      	add	r3, sp, #48	; 0x30
 80074dc:	f1aa 0a18 	sub.w	sl, sl, #24
 80074e0:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	f000 80a0 	beq.w	800762a <__kernel_rem_pio2+0x3e2>
 80074ea:	ed9f 0b21 	vldr	d0, [pc, #132]	; 8007570 <__kernel_rem_pio2+0x328>
 80074ee:	4650      	mov	r0, sl
 80074f0:	f000 fb32 	bl	8007b58 <scalbn>
 80074f4:	4f23      	ldr	r7, [pc, #140]	; (8007584 <__kernel_rem_pio2+0x33c>)
 80074f6:	ec55 4b10 	vmov	r4, r5, d0
 80074fa:	46d8      	mov	r8, fp
 80074fc:	2600      	movs	r6, #0
 80074fe:	f1b8 0f00 	cmp.w	r8, #0
 8007502:	f280 80cf 	bge.w	80076a4 <__kernel_rem_pio2+0x45c>
 8007506:	ed9f 8b18 	vldr	d8, [pc, #96]	; 8007568 <__kernel_rem_pio2+0x320>
 800750a:	465f      	mov	r7, fp
 800750c:	f04f 0800 	mov.w	r8, #0
 8007510:	2f00      	cmp	r7, #0
 8007512:	f2c0 80fd 	blt.w	8007710 <__kernel_rem_pio2+0x4c8>
 8007516:	ab70      	add	r3, sp, #448	; 0x1c0
 8007518:	f8df a074 	ldr.w	sl, [pc, #116]	; 8007590 <__kernel_rem_pio2+0x348>
 800751c:	ec55 4b18 	vmov	r4, r5, d8
 8007520:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8007524:	2600      	movs	r6, #0
 8007526:	e0e5      	b.n	80076f4 <__kernel_rem_pio2+0x4ac>
 8007528:	2302      	movs	r3, #2
 800752a:	9302      	str	r3, [sp, #8]
 800752c:	e75c      	b.n	80073e8 <__kernel_rem_pio2+0x1a0>
 800752e:	f8db 3000 	ldr.w	r3, [fp]
 8007532:	b955      	cbnz	r5, 800754a <__kernel_rem_pio2+0x302>
 8007534:	b123      	cbz	r3, 8007540 <__kernel_rem_pio2+0x2f8>
 8007536:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 800753a:	f8cb 3000 	str.w	r3, [fp]
 800753e:	2301      	movs	r3, #1
 8007540:	3201      	adds	r2, #1
 8007542:	f10b 0b04 	add.w	fp, fp, #4
 8007546:	461d      	mov	r5, r3
 8007548:	e755      	b.n	80073f6 <__kernel_rem_pio2+0x1ae>
 800754a:	1acb      	subs	r3, r1, r3
 800754c:	f8cb 3000 	str.w	r3, [fp]
 8007550:	462b      	mov	r3, r5
 8007552:	e7f5      	b.n	8007540 <__kernel_rem_pio2+0x2f8>
 8007554:	1e62      	subs	r2, r4, #1
 8007556:	ab0c      	add	r3, sp, #48	; 0x30
 8007558:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800755c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8007560:	a90c      	add	r1, sp, #48	; 0x30
 8007562:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8007566:	e754      	b.n	8007412 <__kernel_rem_pio2+0x1ca>
	...
 8007574:	3ff00000 	.word	0x3ff00000
 8007578:	08007e90 	.word	0x08007e90
 800757c:	40200000 	.word	0x40200000
 8007580:	3ff00000 	.word	0x3ff00000
 8007584:	3e700000 	.word	0x3e700000
 8007588:	41700000 	.word	0x41700000
 800758c:	3fe00000 	.word	0x3fe00000
 8007590:	08007e50 	.word	0x08007e50
 8007594:	1e62      	subs	r2, r4, #1
 8007596:	ab0c      	add	r3, sp, #48	; 0x30
 8007598:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800759c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 80075a0:	e7de      	b.n	8007560 <__kernel_rem_pio2+0x318>
 80075a2:	a90c      	add	r1, sp, #48	; 0x30
 80075a4:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 80075a8:	3b01      	subs	r3, #1
 80075aa:	430a      	orrs	r2, r1
 80075ac:	e790      	b.n	80074d0 <__kernel_rem_pio2+0x288>
 80075ae:	3301      	adds	r3, #1
 80075b0:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 80075b4:	2900      	cmp	r1, #0
 80075b6:	d0fa      	beq.n	80075ae <__kernel_rem_pio2+0x366>
 80075b8:	9a08      	ldr	r2, [sp, #32]
 80075ba:	18e3      	adds	r3, r4, r3
 80075bc:	18a6      	adds	r6, r4, r2
 80075be:	aa20      	add	r2, sp, #128	; 0x80
 80075c0:	1c65      	adds	r5, r4, #1
 80075c2:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80075c6:	9302      	str	r3, [sp, #8]
 80075c8:	9b02      	ldr	r3, [sp, #8]
 80075ca:	42ab      	cmp	r3, r5
 80075cc:	da04      	bge.n	80075d8 <__kernel_rem_pio2+0x390>
 80075ce:	461c      	mov	r4, r3
 80075d0:	e6b5      	b.n	800733e <__kernel_rem_pio2+0xf6>
 80075d2:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 80075d4:	2301      	movs	r3, #1
 80075d6:	e7eb      	b.n	80075b0 <__kernel_rem_pio2+0x368>
 80075d8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80075da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80075de:	f7f9 f86f 	bl	80006c0 <__aeabi_i2d>
 80075e2:	e8e6 0102 	strd	r0, r1, [r6], #8
 80075e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80075e8:	46b3      	mov	fp, r6
 80075ea:	461c      	mov	r4, r3
 80075ec:	2700      	movs	r7, #0
 80075ee:	f04f 0800 	mov.w	r8, #0
 80075f2:	f04f 0900 	mov.w	r9, #0
 80075f6:	9b06      	ldr	r3, [sp, #24]
 80075f8:	429f      	cmp	r7, r3
 80075fa:	dd06      	ble.n	800760a <__kernel_rem_pio2+0x3c2>
 80075fc:	ab70      	add	r3, sp, #448	; 0x1c0
 80075fe:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8007602:	e9c3 8900 	strd	r8, r9, [r3]
 8007606:	3501      	adds	r5, #1
 8007608:	e7de      	b.n	80075c8 <__kernel_rem_pio2+0x380>
 800760a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 800760e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8007612:	f7f8 fdd9 	bl	80001c8 <__aeabi_dmul>
 8007616:	4602      	mov	r2, r0
 8007618:	460b      	mov	r3, r1
 800761a:	4640      	mov	r0, r8
 800761c:	4649      	mov	r1, r9
 800761e:	f7f8 ff03 	bl	8000428 <__adddf3>
 8007622:	3701      	adds	r7, #1
 8007624:	4680      	mov	r8, r0
 8007626:	4689      	mov	r9, r1
 8007628:	e7e5      	b.n	80075f6 <__kernel_rem_pio2+0x3ae>
 800762a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800762e:	e754      	b.n	80074da <__kernel_rem_pio2+0x292>
 8007630:	ec47 6b10 	vmov	d0, r6, r7
 8007634:	f1ca 0000 	rsb	r0, sl, #0
 8007638:	f000 fa8e 	bl	8007b58 <scalbn>
 800763c:	ec57 6b10 	vmov	r6, r7, d0
 8007640:	4b9f      	ldr	r3, [pc, #636]	; (80078c0 <__kernel_rem_pio2+0x678>)
 8007642:	ee10 0a10 	vmov	r0, s0
 8007646:	2200      	movs	r2, #0
 8007648:	4639      	mov	r1, r7
 800764a:	f7f9 f917 	bl	800087c <__aeabi_dcmpge>
 800764e:	b300      	cbz	r0, 8007692 <__kernel_rem_pio2+0x44a>
 8007650:	4b9c      	ldr	r3, [pc, #624]	; (80078c4 <__kernel_rem_pio2+0x67c>)
 8007652:	2200      	movs	r2, #0
 8007654:	4630      	mov	r0, r6
 8007656:	4639      	mov	r1, r7
 8007658:	f7f8 fdb6 	bl	80001c8 <__aeabi_dmul>
 800765c:	f7f9 f922 	bl	80008a4 <__aeabi_d2iz>
 8007660:	4605      	mov	r5, r0
 8007662:	f7f9 f82d 	bl	80006c0 <__aeabi_i2d>
 8007666:	4b96      	ldr	r3, [pc, #600]	; (80078c0 <__kernel_rem_pio2+0x678>)
 8007668:	2200      	movs	r2, #0
 800766a:	f7f8 fdad 	bl	80001c8 <__aeabi_dmul>
 800766e:	460b      	mov	r3, r1
 8007670:	4602      	mov	r2, r0
 8007672:	4639      	mov	r1, r7
 8007674:	4630      	mov	r0, r6
 8007676:	f7f8 fed5 	bl	8000424 <__aeabi_dsub>
 800767a:	f7f9 f913 	bl	80008a4 <__aeabi_d2iz>
 800767e:	f104 0b01 	add.w	fp, r4, #1
 8007682:	ab0c      	add	r3, sp, #48	; 0x30
 8007684:	f10a 0a18 	add.w	sl, sl, #24
 8007688:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800768c:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8007690:	e72b      	b.n	80074ea <__kernel_rem_pio2+0x2a2>
 8007692:	4630      	mov	r0, r6
 8007694:	4639      	mov	r1, r7
 8007696:	f7f9 f905 	bl	80008a4 <__aeabi_d2iz>
 800769a:	ab0c      	add	r3, sp, #48	; 0x30
 800769c:	46a3      	mov	fp, r4
 800769e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80076a2:	e722      	b.n	80074ea <__kernel_rem_pio2+0x2a2>
 80076a4:	ab70      	add	r3, sp, #448	; 0x1c0
 80076a6:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 80076aa:	ab0c      	add	r3, sp, #48	; 0x30
 80076ac:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 80076b0:	f7f9 f806 	bl	80006c0 <__aeabi_i2d>
 80076b4:	4622      	mov	r2, r4
 80076b6:	462b      	mov	r3, r5
 80076b8:	f7f8 fd86 	bl	80001c8 <__aeabi_dmul>
 80076bc:	4632      	mov	r2, r6
 80076be:	e9c9 0100 	strd	r0, r1, [r9]
 80076c2:	463b      	mov	r3, r7
 80076c4:	4620      	mov	r0, r4
 80076c6:	4629      	mov	r1, r5
 80076c8:	f7f8 fd7e 	bl	80001c8 <__aeabi_dmul>
 80076cc:	f108 38ff 	add.w	r8, r8, #4294967295
 80076d0:	4604      	mov	r4, r0
 80076d2:	460d      	mov	r5, r1
 80076d4:	e713      	b.n	80074fe <__kernel_rem_pio2+0x2b6>
 80076d6:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 80076da:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 80076de:	f7f8 fd73 	bl	80001c8 <__aeabi_dmul>
 80076e2:	4602      	mov	r2, r0
 80076e4:	460b      	mov	r3, r1
 80076e6:	4620      	mov	r0, r4
 80076e8:	4629      	mov	r1, r5
 80076ea:	f7f8 fe9d 	bl	8000428 <__adddf3>
 80076ee:	3601      	adds	r6, #1
 80076f0:	4604      	mov	r4, r0
 80076f2:	460d      	mov	r5, r1
 80076f4:	9b04      	ldr	r3, [sp, #16]
 80076f6:	429e      	cmp	r6, r3
 80076f8:	dc01      	bgt.n	80076fe <__kernel_rem_pio2+0x4b6>
 80076fa:	45b0      	cmp	r8, r6
 80076fc:	daeb      	bge.n	80076d6 <__kernel_rem_pio2+0x48e>
 80076fe:	ab48      	add	r3, sp, #288	; 0x120
 8007700:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8007704:	e9c3 4500 	strd	r4, r5, [r3]
 8007708:	3f01      	subs	r7, #1
 800770a:	f108 0801 	add.w	r8, r8, #1
 800770e:	e6ff      	b.n	8007510 <__kernel_rem_pio2+0x2c8>
 8007710:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007712:	2b02      	cmp	r3, #2
 8007714:	dc0b      	bgt.n	800772e <__kernel_rem_pio2+0x4e6>
 8007716:	2b00      	cmp	r3, #0
 8007718:	dc6e      	bgt.n	80077f8 <__kernel_rem_pio2+0x5b0>
 800771a:	d045      	beq.n	80077a8 <__kernel_rem_pio2+0x560>
 800771c:	9b07      	ldr	r3, [sp, #28]
 800771e:	f003 0007 	and.w	r0, r3, #7
 8007722:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8007726:	ecbd 8b02 	vpop	{d8}
 800772a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800772e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8007730:	2b03      	cmp	r3, #3
 8007732:	d1f3      	bne.n	800771c <__kernel_rem_pio2+0x4d4>
 8007734:	ab48      	add	r3, sp, #288	; 0x120
 8007736:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 800773a:	46d0      	mov	r8, sl
 800773c:	46d9      	mov	r9, fp
 800773e:	f1b9 0f00 	cmp.w	r9, #0
 8007742:	f1a8 0808 	sub.w	r8, r8, #8
 8007746:	dc64      	bgt.n	8007812 <__kernel_rem_pio2+0x5ca>
 8007748:	465c      	mov	r4, fp
 800774a:	2c01      	cmp	r4, #1
 800774c:	f1aa 0a08 	sub.w	sl, sl, #8
 8007750:	dc7e      	bgt.n	8007850 <__kernel_rem_pio2+0x608>
 8007752:	2000      	movs	r0, #0
 8007754:	2100      	movs	r1, #0
 8007756:	f1bb 0f01 	cmp.w	fp, #1
 800775a:	f300 8097 	bgt.w	800788c <__kernel_rem_pio2+0x644>
 800775e:	9b02      	ldr	r3, [sp, #8]
 8007760:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 8007764:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8007768:	2b00      	cmp	r3, #0
 800776a:	f040 8099 	bne.w	80078a0 <__kernel_rem_pio2+0x658>
 800776e:	9b01      	ldr	r3, [sp, #4]
 8007770:	e9c3 5600 	strd	r5, r6, [r3]
 8007774:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8007778:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800777c:	e7ce      	b.n	800771c <__kernel_rem_pio2+0x4d4>
 800777e:	ab48      	add	r3, sp, #288	; 0x120
 8007780:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007784:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007788:	f7f8 fe4e 	bl	8000428 <__adddf3>
 800778c:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007790:	f1bb 0f00 	cmp.w	fp, #0
 8007794:	daf3      	bge.n	800777e <__kernel_rem_pio2+0x536>
 8007796:	9b02      	ldr	r3, [sp, #8]
 8007798:	b113      	cbz	r3, 80077a0 <__kernel_rem_pio2+0x558>
 800779a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800779e:	4619      	mov	r1, r3
 80077a0:	9b01      	ldr	r3, [sp, #4]
 80077a2:	e9c3 0100 	strd	r0, r1, [r3]
 80077a6:	e7b9      	b.n	800771c <__kernel_rem_pio2+0x4d4>
 80077a8:	2000      	movs	r0, #0
 80077aa:	2100      	movs	r1, #0
 80077ac:	e7f0      	b.n	8007790 <__kernel_rem_pio2+0x548>
 80077ae:	ab48      	add	r3, sp, #288	; 0x120
 80077b0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80077b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077b8:	f7f8 fe36 	bl	8000428 <__adddf3>
 80077bc:	3c01      	subs	r4, #1
 80077be:	2c00      	cmp	r4, #0
 80077c0:	daf5      	bge.n	80077ae <__kernel_rem_pio2+0x566>
 80077c2:	9b02      	ldr	r3, [sp, #8]
 80077c4:	b1e3      	cbz	r3, 8007800 <__kernel_rem_pio2+0x5b8>
 80077c6:	4602      	mov	r2, r0
 80077c8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077cc:	9c01      	ldr	r4, [sp, #4]
 80077ce:	e9c4 2300 	strd	r2, r3, [r4]
 80077d2:	4602      	mov	r2, r0
 80077d4:	460b      	mov	r3, r1
 80077d6:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 80077da:	f7f8 fe23 	bl	8000424 <__aeabi_dsub>
 80077de:	ad4a      	add	r5, sp, #296	; 0x128
 80077e0:	2401      	movs	r4, #1
 80077e2:	45a3      	cmp	fp, r4
 80077e4:	da0f      	bge.n	8007806 <__kernel_rem_pio2+0x5be>
 80077e6:	9b02      	ldr	r3, [sp, #8]
 80077e8:	b113      	cbz	r3, 80077f0 <__kernel_rem_pio2+0x5a8>
 80077ea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80077ee:	4619      	mov	r1, r3
 80077f0:	9b01      	ldr	r3, [sp, #4]
 80077f2:	e9c3 0102 	strd	r0, r1, [r3, #8]
 80077f6:	e791      	b.n	800771c <__kernel_rem_pio2+0x4d4>
 80077f8:	465c      	mov	r4, fp
 80077fa:	2000      	movs	r0, #0
 80077fc:	2100      	movs	r1, #0
 80077fe:	e7de      	b.n	80077be <__kernel_rem_pio2+0x576>
 8007800:	4602      	mov	r2, r0
 8007802:	460b      	mov	r3, r1
 8007804:	e7e2      	b.n	80077cc <__kernel_rem_pio2+0x584>
 8007806:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800780a:	f7f8 fe0d 	bl	8000428 <__adddf3>
 800780e:	3401      	adds	r4, #1
 8007810:	e7e7      	b.n	80077e2 <__kernel_rem_pio2+0x59a>
 8007812:	e9d8 4500 	ldrd	r4, r5, [r8]
 8007816:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 800781a:	4620      	mov	r0, r4
 800781c:	4632      	mov	r2, r6
 800781e:	463b      	mov	r3, r7
 8007820:	4629      	mov	r1, r5
 8007822:	f7f8 fe01 	bl	8000428 <__adddf3>
 8007826:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800782a:	4602      	mov	r2, r0
 800782c:	460b      	mov	r3, r1
 800782e:	4620      	mov	r0, r4
 8007830:	4629      	mov	r1, r5
 8007832:	f7f8 fdf7 	bl	8000424 <__aeabi_dsub>
 8007836:	4632      	mov	r2, r6
 8007838:	463b      	mov	r3, r7
 800783a:	f7f8 fdf5 	bl	8000428 <__adddf3>
 800783e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007842:	e9c8 0102 	strd	r0, r1, [r8, #8]
 8007846:	ed88 7b00 	vstr	d7, [r8]
 800784a:	f109 39ff 	add.w	r9, r9, #4294967295
 800784e:	e776      	b.n	800773e <__kernel_rem_pio2+0x4f6>
 8007850:	e9da 8900 	ldrd	r8, r9, [sl]
 8007854:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8007858:	4640      	mov	r0, r8
 800785a:	4632      	mov	r2, r6
 800785c:	463b      	mov	r3, r7
 800785e:	4649      	mov	r1, r9
 8007860:	f7f8 fde2 	bl	8000428 <__adddf3>
 8007864:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007868:	4602      	mov	r2, r0
 800786a:	460b      	mov	r3, r1
 800786c:	4640      	mov	r0, r8
 800786e:	4649      	mov	r1, r9
 8007870:	f7f8 fdd8 	bl	8000424 <__aeabi_dsub>
 8007874:	4632      	mov	r2, r6
 8007876:	463b      	mov	r3, r7
 8007878:	f7f8 fdd6 	bl	8000428 <__adddf3>
 800787c:	ed9d 7b04 	vldr	d7, [sp, #16]
 8007880:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8007884:	ed8a 7b00 	vstr	d7, [sl]
 8007888:	3c01      	subs	r4, #1
 800788a:	e75e      	b.n	800774a <__kernel_rem_pio2+0x502>
 800788c:	ab48      	add	r3, sp, #288	; 0x120
 800788e:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8007892:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007896:	f7f8 fdc7 	bl	8000428 <__adddf3>
 800789a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800789e:	e75a      	b.n	8007756 <__kernel_rem_pio2+0x50e>
 80078a0:	9b01      	ldr	r3, [sp, #4]
 80078a2:	9a01      	ldr	r2, [sp, #4]
 80078a4:	601d      	str	r5, [r3, #0]
 80078a6:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 80078aa:	605c      	str	r4, [r3, #4]
 80078ac:	609f      	str	r7, [r3, #8]
 80078ae:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 80078b2:	60d3      	str	r3, [r2, #12]
 80078b4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80078b8:	6110      	str	r0, [r2, #16]
 80078ba:	6153      	str	r3, [r2, #20]
 80078bc:	e72e      	b.n	800771c <__kernel_rem_pio2+0x4d4>
 80078be:	bf00      	nop
 80078c0:	41700000 	.word	0x41700000
 80078c4:	3e700000 	.word	0x3e700000

080078c8 <__kernel_sin>:
 80078c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078cc:	ed2d 8b04 	vpush	{d8-d9}
 80078d0:	eeb0 8a41 	vmov.f32	s16, s2
 80078d4:	eef0 8a61 	vmov.f32	s17, s3
 80078d8:	ec55 4b10 	vmov	r4, r5, d0
 80078dc:	b083      	sub	sp, #12
 80078de:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80078e2:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 80078e6:	9001      	str	r0, [sp, #4]
 80078e8:	da06      	bge.n	80078f8 <__kernel_sin+0x30>
 80078ea:	ee10 0a10 	vmov	r0, s0
 80078ee:	4629      	mov	r1, r5
 80078f0:	f7f8 ffd8 	bl	80008a4 <__aeabi_d2iz>
 80078f4:	2800      	cmp	r0, #0
 80078f6:	d051      	beq.n	800799c <__kernel_sin+0xd4>
 80078f8:	4622      	mov	r2, r4
 80078fa:	462b      	mov	r3, r5
 80078fc:	4620      	mov	r0, r4
 80078fe:	4629      	mov	r1, r5
 8007900:	f7f8 fc62 	bl	80001c8 <__aeabi_dmul>
 8007904:	4682      	mov	sl, r0
 8007906:	468b      	mov	fp, r1
 8007908:	4602      	mov	r2, r0
 800790a:	460b      	mov	r3, r1
 800790c:	4620      	mov	r0, r4
 800790e:	4629      	mov	r1, r5
 8007910:	f7f8 fc5a 	bl	80001c8 <__aeabi_dmul>
 8007914:	a341      	add	r3, pc, #260	; (adr r3, 8007a1c <__kernel_sin+0x154>)
 8007916:	e9d3 2300 	ldrd	r2, r3, [r3]
 800791a:	4680      	mov	r8, r0
 800791c:	4689      	mov	r9, r1
 800791e:	4650      	mov	r0, sl
 8007920:	4659      	mov	r1, fp
 8007922:	f7f8 fc51 	bl	80001c8 <__aeabi_dmul>
 8007926:	a33f      	add	r3, pc, #252	; (adr r3, 8007a24 <__kernel_sin+0x15c>)
 8007928:	e9d3 2300 	ldrd	r2, r3, [r3]
 800792c:	f7f8 fd7a 	bl	8000424 <__aeabi_dsub>
 8007930:	4652      	mov	r2, sl
 8007932:	465b      	mov	r3, fp
 8007934:	f7f8 fc48 	bl	80001c8 <__aeabi_dmul>
 8007938:	a33c      	add	r3, pc, #240	; (adr r3, 8007a2c <__kernel_sin+0x164>)
 800793a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800793e:	f7f8 fd73 	bl	8000428 <__adddf3>
 8007942:	4652      	mov	r2, sl
 8007944:	465b      	mov	r3, fp
 8007946:	f7f8 fc3f 	bl	80001c8 <__aeabi_dmul>
 800794a:	a33a      	add	r3, pc, #232	; (adr r3, 8007a34 <__kernel_sin+0x16c>)
 800794c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007950:	f7f8 fd68 	bl	8000424 <__aeabi_dsub>
 8007954:	4652      	mov	r2, sl
 8007956:	465b      	mov	r3, fp
 8007958:	f7f8 fc36 	bl	80001c8 <__aeabi_dmul>
 800795c:	a337      	add	r3, pc, #220	; (adr r3, 8007a3c <__kernel_sin+0x174>)
 800795e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007962:	f7f8 fd61 	bl	8000428 <__adddf3>
 8007966:	9b01      	ldr	r3, [sp, #4]
 8007968:	4606      	mov	r6, r0
 800796a:	460f      	mov	r7, r1
 800796c:	b9eb      	cbnz	r3, 80079aa <__kernel_sin+0xe2>
 800796e:	4602      	mov	r2, r0
 8007970:	460b      	mov	r3, r1
 8007972:	4650      	mov	r0, sl
 8007974:	4659      	mov	r1, fp
 8007976:	f7f8 fc27 	bl	80001c8 <__aeabi_dmul>
 800797a:	a325      	add	r3, pc, #148	; (adr r3, 8007a10 <__kernel_sin+0x148>)
 800797c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007980:	f7f8 fd50 	bl	8000424 <__aeabi_dsub>
 8007984:	4642      	mov	r2, r8
 8007986:	464b      	mov	r3, r9
 8007988:	f7f8 fc1e 	bl	80001c8 <__aeabi_dmul>
 800798c:	4602      	mov	r2, r0
 800798e:	460b      	mov	r3, r1
 8007990:	4620      	mov	r0, r4
 8007992:	4629      	mov	r1, r5
 8007994:	f7f8 fd48 	bl	8000428 <__adddf3>
 8007998:	4604      	mov	r4, r0
 800799a:	460d      	mov	r5, r1
 800799c:	ec45 4b10 	vmov	d0, r4, r5
 80079a0:	b003      	add	sp, #12
 80079a2:	ecbd 8b04 	vpop	{d8-d9}
 80079a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80079aa:	4b1b      	ldr	r3, [pc, #108]	; (8007a18 <__kernel_sin+0x150>)
 80079ac:	ec51 0b18 	vmov	r0, r1, d8
 80079b0:	2200      	movs	r2, #0
 80079b2:	f7f8 fc09 	bl	80001c8 <__aeabi_dmul>
 80079b6:	4632      	mov	r2, r6
 80079b8:	ec41 0b19 	vmov	d9, r0, r1
 80079bc:	463b      	mov	r3, r7
 80079be:	4640      	mov	r0, r8
 80079c0:	4649      	mov	r1, r9
 80079c2:	f7f8 fc01 	bl	80001c8 <__aeabi_dmul>
 80079c6:	4602      	mov	r2, r0
 80079c8:	460b      	mov	r3, r1
 80079ca:	ec51 0b19 	vmov	r0, r1, d9
 80079ce:	f7f8 fd29 	bl	8000424 <__aeabi_dsub>
 80079d2:	4652      	mov	r2, sl
 80079d4:	465b      	mov	r3, fp
 80079d6:	f7f8 fbf7 	bl	80001c8 <__aeabi_dmul>
 80079da:	ec53 2b18 	vmov	r2, r3, d8
 80079de:	f7f8 fd21 	bl	8000424 <__aeabi_dsub>
 80079e2:	a30b      	add	r3, pc, #44	; (adr r3, 8007a10 <__kernel_sin+0x148>)
 80079e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80079e8:	4606      	mov	r6, r0
 80079ea:	460f      	mov	r7, r1
 80079ec:	4640      	mov	r0, r8
 80079ee:	4649      	mov	r1, r9
 80079f0:	f7f8 fbea 	bl	80001c8 <__aeabi_dmul>
 80079f4:	4602      	mov	r2, r0
 80079f6:	460b      	mov	r3, r1
 80079f8:	4630      	mov	r0, r6
 80079fa:	4639      	mov	r1, r7
 80079fc:	f7f8 fd14 	bl	8000428 <__adddf3>
 8007a00:	4602      	mov	r2, r0
 8007a02:	460b      	mov	r3, r1
 8007a04:	4620      	mov	r0, r4
 8007a06:	4629      	mov	r1, r5
 8007a08:	f7f8 fd0c 	bl	8000424 <__aeabi_dsub>
 8007a0c:	e7c4      	b.n	8007998 <__kernel_sin+0xd0>
 8007a0e:	bf00      	nop
 8007a10:	55555549 	.word	0x55555549
 8007a14:	3fc55555 	.word	0x3fc55555
 8007a18:	3fe00000 	.word	0x3fe00000
 8007a1c:	5acfd57c 	.word	0x5acfd57c
 8007a20:	3de5d93a 	.word	0x3de5d93a
 8007a24:	8a2b9ceb 	.word	0x8a2b9ceb
 8007a28:	3e5ae5e6 	.word	0x3e5ae5e6
 8007a2c:	57b1fe7d 	.word	0x57b1fe7d
 8007a30:	3ec71de3 	.word	0x3ec71de3
 8007a34:	19c161d5 	.word	0x19c161d5
 8007a38:	3f2a01a0 	.word	0x3f2a01a0
 8007a3c:	1110f8a6 	.word	0x1110f8a6
 8007a40:	3f811111 	.word	0x3f811111

08007a44 <fabs>:
 8007a44:	ec51 0b10 	vmov	r0, r1, d0
 8007a48:	ee10 2a10 	vmov	r2, s0
 8007a4c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8007a50:	ec43 2b10 	vmov	d0, r2, r3
 8007a54:	4770      	bx	lr
	...

08007a58 <floor>:
 8007a58:	ec51 0b10 	vmov	r0, r1, d0
 8007a5c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007a60:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8007a64:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8007a68:	2e13      	cmp	r6, #19
 8007a6a:	ee10 5a10 	vmov	r5, s0
 8007a6e:	ee10 8a10 	vmov	r8, s0
 8007a72:	460c      	mov	r4, r1
 8007a74:	dc32      	bgt.n	8007adc <floor+0x84>
 8007a76:	2e00      	cmp	r6, #0
 8007a78:	da14      	bge.n	8007aa4 <floor+0x4c>
 8007a7a:	a333      	add	r3, pc, #204	; (adr r3, 8007b48 <floor+0xf0>)
 8007a7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007a80:	f7f8 fcd2 	bl	8000428 <__adddf3>
 8007a84:	2200      	movs	r2, #0
 8007a86:	2300      	movs	r3, #0
 8007a88:	f7f8 ff02 	bl	8000890 <__aeabi_dcmpgt>
 8007a8c:	b138      	cbz	r0, 8007a9e <floor+0x46>
 8007a8e:	2c00      	cmp	r4, #0
 8007a90:	da57      	bge.n	8007b42 <floor+0xea>
 8007a92:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8007a96:	431d      	orrs	r5, r3
 8007a98:	d001      	beq.n	8007a9e <floor+0x46>
 8007a9a:	4c2d      	ldr	r4, [pc, #180]	; (8007b50 <floor+0xf8>)
 8007a9c:	2500      	movs	r5, #0
 8007a9e:	4621      	mov	r1, r4
 8007aa0:	4628      	mov	r0, r5
 8007aa2:	e025      	b.n	8007af0 <floor+0x98>
 8007aa4:	4f2b      	ldr	r7, [pc, #172]	; (8007b54 <floor+0xfc>)
 8007aa6:	4137      	asrs	r7, r6
 8007aa8:	ea01 0307 	and.w	r3, r1, r7
 8007aac:	4303      	orrs	r3, r0
 8007aae:	d01f      	beq.n	8007af0 <floor+0x98>
 8007ab0:	a325      	add	r3, pc, #148	; (adr r3, 8007b48 <floor+0xf0>)
 8007ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ab6:	f7f8 fcb7 	bl	8000428 <__adddf3>
 8007aba:	2200      	movs	r2, #0
 8007abc:	2300      	movs	r3, #0
 8007abe:	f7f8 fee7 	bl	8000890 <__aeabi_dcmpgt>
 8007ac2:	2800      	cmp	r0, #0
 8007ac4:	d0eb      	beq.n	8007a9e <floor+0x46>
 8007ac6:	2c00      	cmp	r4, #0
 8007ac8:	bfbe      	ittt	lt
 8007aca:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8007ace:	fa43 f606 	asrlt.w	r6, r3, r6
 8007ad2:	19a4      	addlt	r4, r4, r6
 8007ad4:	ea24 0407 	bic.w	r4, r4, r7
 8007ad8:	2500      	movs	r5, #0
 8007ada:	e7e0      	b.n	8007a9e <floor+0x46>
 8007adc:	2e33      	cmp	r6, #51	; 0x33
 8007ade:	dd0b      	ble.n	8007af8 <floor+0xa0>
 8007ae0:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8007ae4:	d104      	bne.n	8007af0 <floor+0x98>
 8007ae6:	ee10 2a10 	vmov	r2, s0
 8007aea:	460b      	mov	r3, r1
 8007aec:	f7f8 fc9c 	bl	8000428 <__adddf3>
 8007af0:	ec41 0b10 	vmov	d0, r0, r1
 8007af4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007af8:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8007afc:	f04f 33ff 	mov.w	r3, #4294967295
 8007b00:	fa23 f707 	lsr.w	r7, r3, r7
 8007b04:	4207      	tst	r7, r0
 8007b06:	d0f3      	beq.n	8007af0 <floor+0x98>
 8007b08:	a30f      	add	r3, pc, #60	; (adr r3, 8007b48 <floor+0xf0>)
 8007b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b0e:	f7f8 fc8b 	bl	8000428 <__adddf3>
 8007b12:	2200      	movs	r2, #0
 8007b14:	2300      	movs	r3, #0
 8007b16:	f7f8 febb 	bl	8000890 <__aeabi_dcmpgt>
 8007b1a:	2800      	cmp	r0, #0
 8007b1c:	d0bf      	beq.n	8007a9e <floor+0x46>
 8007b1e:	2c00      	cmp	r4, #0
 8007b20:	da02      	bge.n	8007b28 <floor+0xd0>
 8007b22:	2e14      	cmp	r6, #20
 8007b24:	d103      	bne.n	8007b2e <floor+0xd6>
 8007b26:	3401      	adds	r4, #1
 8007b28:	ea25 0507 	bic.w	r5, r5, r7
 8007b2c:	e7b7      	b.n	8007a9e <floor+0x46>
 8007b2e:	2301      	movs	r3, #1
 8007b30:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8007b34:	fa03 f606 	lsl.w	r6, r3, r6
 8007b38:	4435      	add	r5, r6
 8007b3a:	4545      	cmp	r5, r8
 8007b3c:	bf38      	it	cc
 8007b3e:	18e4      	addcc	r4, r4, r3
 8007b40:	e7f2      	b.n	8007b28 <floor+0xd0>
 8007b42:	2500      	movs	r5, #0
 8007b44:	462c      	mov	r4, r5
 8007b46:	e7aa      	b.n	8007a9e <floor+0x46>
 8007b48:	8800759c 	.word	0x8800759c
 8007b4c:	7e37e43c 	.word	0x7e37e43c
 8007b50:	bff00000 	.word	0xbff00000
 8007b54:	000fffff 	.word	0x000fffff

08007b58 <scalbn>:
 8007b58:	b570      	push	{r4, r5, r6, lr}
 8007b5a:	ec55 4b10 	vmov	r4, r5, d0
 8007b5e:	f3c5 520a 	ubfx	r2, r5, #20, #11
 8007b62:	4606      	mov	r6, r0
 8007b64:	462b      	mov	r3, r5
 8007b66:	b99a      	cbnz	r2, 8007b90 <scalbn+0x38>
 8007b68:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8007b6c:	4323      	orrs	r3, r4
 8007b6e:	d036      	beq.n	8007bde <scalbn+0x86>
 8007b70:	4b39      	ldr	r3, [pc, #228]	; (8007c58 <scalbn+0x100>)
 8007b72:	4629      	mov	r1, r5
 8007b74:	ee10 0a10 	vmov	r0, s0
 8007b78:	2200      	movs	r2, #0
 8007b7a:	f7f8 fb25 	bl	80001c8 <__aeabi_dmul>
 8007b7e:	4b37      	ldr	r3, [pc, #220]	; (8007c5c <scalbn+0x104>)
 8007b80:	429e      	cmp	r6, r3
 8007b82:	4604      	mov	r4, r0
 8007b84:	460d      	mov	r5, r1
 8007b86:	da10      	bge.n	8007baa <scalbn+0x52>
 8007b88:	a32b      	add	r3, pc, #172	; (adr r3, 8007c38 <scalbn+0xe0>)
 8007b8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007b8e:	e03a      	b.n	8007c06 <scalbn+0xae>
 8007b90:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8007b94:	428a      	cmp	r2, r1
 8007b96:	d10c      	bne.n	8007bb2 <scalbn+0x5a>
 8007b98:	ee10 2a10 	vmov	r2, s0
 8007b9c:	4620      	mov	r0, r4
 8007b9e:	4629      	mov	r1, r5
 8007ba0:	f7f8 fc42 	bl	8000428 <__adddf3>
 8007ba4:	4604      	mov	r4, r0
 8007ba6:	460d      	mov	r5, r1
 8007ba8:	e019      	b.n	8007bde <scalbn+0x86>
 8007baa:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8007bae:	460b      	mov	r3, r1
 8007bb0:	3a36      	subs	r2, #54	; 0x36
 8007bb2:	4432      	add	r2, r6
 8007bb4:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8007bb8:	428a      	cmp	r2, r1
 8007bba:	dd08      	ble.n	8007bce <scalbn+0x76>
 8007bbc:	2d00      	cmp	r5, #0
 8007bbe:	a120      	add	r1, pc, #128	; (adr r1, 8007c40 <scalbn+0xe8>)
 8007bc0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007bc4:	da1c      	bge.n	8007c00 <scalbn+0xa8>
 8007bc6:	a120      	add	r1, pc, #128	; (adr r1, 8007c48 <scalbn+0xf0>)
 8007bc8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007bcc:	e018      	b.n	8007c00 <scalbn+0xa8>
 8007bce:	2a00      	cmp	r2, #0
 8007bd0:	dd08      	ble.n	8007be4 <scalbn+0x8c>
 8007bd2:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007bd6:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007bda:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8007bde:	ec45 4b10 	vmov	d0, r4, r5
 8007be2:	bd70      	pop	{r4, r5, r6, pc}
 8007be4:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8007be8:	da19      	bge.n	8007c1e <scalbn+0xc6>
 8007bea:	f24c 3350 	movw	r3, #50000	; 0xc350
 8007bee:	429e      	cmp	r6, r3
 8007bf0:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8007bf4:	dd0a      	ble.n	8007c0c <scalbn+0xb4>
 8007bf6:	a112      	add	r1, pc, #72	; (adr r1, 8007c40 <scalbn+0xe8>)
 8007bf8:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	d1e2      	bne.n	8007bc6 <scalbn+0x6e>
 8007c00:	a30f      	add	r3, pc, #60	; (adr r3, 8007c40 <scalbn+0xe8>)
 8007c02:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c06:	f7f8 fadf 	bl	80001c8 <__aeabi_dmul>
 8007c0a:	e7cb      	b.n	8007ba4 <scalbn+0x4c>
 8007c0c:	a10a      	add	r1, pc, #40	; (adr r1, 8007c38 <scalbn+0xe0>)
 8007c0e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d0b8      	beq.n	8007b88 <scalbn+0x30>
 8007c16:	a10e      	add	r1, pc, #56	; (adr r1, 8007c50 <scalbn+0xf8>)
 8007c18:	e9d1 0100 	ldrd	r0, r1, [r1]
 8007c1c:	e7b4      	b.n	8007b88 <scalbn+0x30>
 8007c1e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8007c22:	3236      	adds	r2, #54	; 0x36
 8007c24:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8007c28:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8007c2c:	4620      	mov	r0, r4
 8007c2e:	4b0c      	ldr	r3, [pc, #48]	; (8007c60 <scalbn+0x108>)
 8007c30:	2200      	movs	r2, #0
 8007c32:	e7e8      	b.n	8007c06 <scalbn+0xae>
 8007c34:	f3af 8000 	nop.w
 8007c38:	c2f8f359 	.word	0xc2f8f359
 8007c3c:	01a56e1f 	.word	0x01a56e1f
 8007c40:	8800759c 	.word	0x8800759c
 8007c44:	7e37e43c 	.word	0x7e37e43c
 8007c48:	8800759c 	.word	0x8800759c
 8007c4c:	fe37e43c 	.word	0xfe37e43c
 8007c50:	c2f8f359 	.word	0xc2f8f359
 8007c54:	81a56e1f 	.word	0x81a56e1f
 8007c58:	43500000 	.word	0x43500000
 8007c5c:	ffff3cb0 	.word	0xffff3cb0
 8007c60:	3c900000 	.word	0x3c900000

08007c64 <_init>:
 8007c64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c66:	bf00      	nop
 8007c68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c6a:	bc08      	pop	{r3}
 8007c6c:	469e      	mov	lr, r3
 8007c6e:	4770      	bx	lr

08007c70 <_fini>:
 8007c70:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c72:	bf00      	nop
 8007c74:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c76:	bc08      	pop	{r3}
 8007c78:	469e      	mov	lr, r3
 8007c7a:	4770      	bx	lr
