<map id="sr_register_bank&lt; ADDR_TYPE, DATA_TYPE &gt;" name="sr_register_bank&lt; ADDR_TYPE, DATA_TYPE &gt;">
<area shape="rect" id="node2" href="$classsc__register__bank.html" title="{sc_register_bank\&lt; ADDR\l_TYPE, DATA_TYPE \&gt;\n||+ sc_register_bank()\l+ sc_register_bank()\l+ ~sc_register_bank()\l+ bus_read()\l+ bus_write()\l+ bus_read_dbg()\l+ bus_write_dbg()\l+ is_valid_offset()\l+ supports_action_type()\l# get_register()\l# get_offset()\l# print_offset()\l# scireg_get_child_regions()\l}" alt="" coords="366,947,550,1215"/>
<area shape="rect" id="node3" href="$classsc__register__bank__base.html" title="{sc_register_bank_base\n||+ sc_register_bank_base()\l+ sc_register_bank_base()\l+ sc_register_bank_base()\l+ ~sc_register_bank_base()\l+ kind()\l+ size()\l+ add_associate_busport()\l# get_registers()\l# print_offset()\l# get_associate_busports()\l# scireg_get_string_attribute()\l# scireg_get_byte_width()\l# scireg_get_region_type()\l# scireg_get_target_sockets()\l# scireg_get_parent_modules()\l}" alt="" coords="273,601,473,884"/>
<area shape="rect" id="node5" href="$classscireg__ns_1_1scireg__region__if.html" title="{scireg_ns::scireg_region_if\n||+ scireg_region_if()\l+ ~scireg_region_if()\l+ scireg_get_region_type()\l+ scireg_read()\l+ scireg_write()\l+ scireg_get_bit_attributes()\l+ scireg_get_string_attribute()\l+ scireg_get_bit_width()\l+ scireg_get_byte_width()\l+ scireg_get_low_pos()\land 9 more...\l}" alt="" coords="275,315,470,539"/>
<area shape="rect" id="node12" href="$classsc__register__base.html" title="Register. " alt="" coords="651,609,851,877"/>
<area shape="rect" id="node8" title="STL class. " alt="" coords="540,153,656,230"/>
<area shape="rect" id="node19" title="STL class. " alt="" coords="1178,153,1301,230"/>
<area shape="rect" id="node14" title="STL class. " alt="" coords="858,388,938,465"/>
<area shape="rect" id="node15" title="STL class. " alt="" coords="680,145,807,237"/>
</map>
