* E:\Outpost Vault\Outpost Door\Outpost Quick Access\Projects\1) Major Projects\Work for SOAR\PMB REV 2\Code\SOAR_PMB_Rev_2\SPICE SIMS\Switching Logic.asc
* Generated by LTspice 24.1.4 for Windows.
V§UMBILICAL N004 0 PULSE(0 48 0 400m 20m 100m 5 1)
V§BATT_1 N003 0 PULSE(0 16.8 20m 100m 500u 500m 5 1)
V§BATT_2 N002 0 PULSE(0 16.8 0 20u 0.1 10 11 1)
R1 UMBILICAL Umbilical_comparator 10000
R2 Umbilical_comparator 0 20000
A1 N005 0 0 0 0 N006 0 0 BUF Vhigh = 5
A2 N006 0 0 0 N009 0 N008 0 OR Vhigh = 5, Td = 33n
A4 N006 0 N011 0 N012 0 N010 0 OR Vhigh = 5, Td = 200n
A5 N009 0 0 0 0 N011 0 0 BUF Vhigh = 5
C1 Umbilical_gate_signal 0 500nf
C2 N001 0 500n
A7 BATT_2_comparator LOGIC_POWER 0 0 0 N012 0 0 SCHMITT Trise=1u, Vhigh = 5, Vt = 0.1, Vh = 0.05
A8 BATT_1_comparator LOGIC_POWER 0 0 0 N009 0 0 SCHMITT Trise=1u, Vhigh = 5, Vt = 0.1, Vh = 0.05
A9 Umbilical_comparator LOGIC_POWER 0 0 0 N005 0 0 SCHMITT Trise=1u, Vhigh = 5, Vt = 0.1, Vh = 0.05, Td = 10n
R8 Umbilical_comparator N001 10000
R7 P001 N008 220
C5 BATT_1_gate_signal 0 500nf
R11 P002 N010 220
C6 BATT_2_gate_signal 0 500nf
B§UMBILICAL_Noise UMBILICAL N004 V=white(2e4*time) / 13
BATT_1_Noise BATT_1 N003 V=white(2e4*time) / 13
BATT_2_Noise BATT_2 N002 V=white(2e4*time) / 13
R3 BATT_1 BATT_1_comparator 10000
R4 BATT_1_comparator 0 20000
C3 N007 0 500n
R5 BATT_1_comparator N007 10000
R6 BATT_2 BATT_2_comparator 10000
R12 BATT_2_comparator 0 20000
C4 N013 0 250n
R13 BATT_2_comparator N013 5000
R10 P003 N005 220
D4 UMBILICAL LDO_POWER D
D1 BATT_1 LDO_POWER D
D2 BATT_2 LDO_POWER D
C7 N019 0 1n
C8 LOGIC_POWER 0 4.7µ Rser=1.5m
X§U1 LDO_POWER LOGIC_POWER LDO_POWER N019 LOGIC_POWER 0 ADM7170-5.0
R9 Umbilical_gate_signal 0 10000
R14 BATT_1_gate_signal 0 10000
R15 BATT_2_gate_signal 0 10000
A3 N015 N017 0 0 0 N018 0 0 SCHMITT Trise=1u, Vhigh = 5, Vt = 0.1, Vh = 0.05, Vlow = -10
D3 N014 N016 D
R16 N014 N015 10000
R17 N015 0 9000
R18 N016 N017 5000
R19 N017 0 20000
C9 N017 0 1µ
M1 N020 N018 LOGIC_POWER LOGIC_POWER PMOS
C10 N018 0 1p
A6 Umbilical_gate_signal BATT_1_gate_signal BATT_2_gate_signal 0 0 0 N014 0 AND Vhigh = 2
D5 N020 BATT_2_gate_signal D
D6 N020 BATT_1_gate_signal D
D7 N020 Umbilical_gate_signal D
D8 P003 Umbilical_gate_signal D
D9 P001 BATT_1_gate_signal D
D10 P002 BATT_2_gate_signal D
R20 N020 0 10000
R21 N018 0 1000
.model D D
.lib C:\Users\reinz\AppData\Local\LTspice\lib\cmp\standard.dio
.model NMOS NMOS
.model PMOS PMOS
.lib C:\Users\reinz\AppData\Local\LTspice\lib\cmp\standard.mos
.tran 1
.lib ADM7170-5.0.sub
.backanno
.end
