Warning: Scenario norm.ffgnp0p88vm40c.rcbest_CCbest is not configured for setup analysis: skipping. (UIC-058)
Warning: Scenario norm.ssgnp0p72v125c.rcworst_CCworst is not configured for setup analysis: skipping. (UIC-058)
****************************************
Report : timing
        -path_type full
        -delay_type max
        -max_paths 1
        -report_by group
        -nosplit
        -input_pins
        -nets
        -transition_time
        -capacitance
        -derate
        -attributes
        -physical
Design : img2_jtag_tap_wrap
Version: P-2019.03-SP4
Date   : Tue Nov 19 19:18:13 2024
****************************************
Information: Timer using 'SI, Timing Window Analysis, CRPR'. (TIM-050)

  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_ (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (propagated)                                                                                             -0.0078     -0.0078

  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/CP (DFCNQD1BWP16P90CPD)                        0.0198      1.0700    0.0000     -0.0078 r    (52.41,9.94)      s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate_reg_3_/Q (DFCNQD1BWP16P90CPD)                         0.0481      1.0500    0.0871      0.0793 f    (52.16,9.94)      s, n
  i_img2_jtag_tap_i_img2_jtag_tap_controller_jstate[3] (net)                          11      0.0130
  U265/I (INVD1BWP16P90CPD)                                                                               0.0481      1.0700    0.0014      0.0807 f    (47.50,11.66)
  U265/ZN (INVD1BWP16P90CPD)                                                                              0.0411      1.0500    0.0396      0.1203 r    (47.57,11.67)
  n381 (net)                                                                           8      0.0103
  U418/A1 (NR2SKPBD1BWP16P90CPD)                                                                          0.0409      1.0700    0.0004      0.1207 r    (49.45,12.29)
  U418/ZN (NR2SKPBD1BWP16P90CPD)                                                                          0.0270      1.0500    0.0303      0.1510 f    (49.42,12.24)
  n212 (net)                                                                           2      0.0025
  U419/I (INVD1BWP16P90CPD)                                                                               0.0270      1.0700    0.0001      0.1511 f    (48.49,12.82)
  U419/ZN (INVD1BWP16P90CPD)                                                                              0.0139      1.0500    0.0161      0.1672 r    (48.56,12.82)
  n179 (net)                                                                           2      0.0023
  U420/A1 (NR2SKPBD1BWP16P90CPD)                                                                          0.0139      1.0700    0.0001      0.1673 r    (47.86,11.61)
  U420/ZN (NR2SKPBD1BWP16P90CPD)                                                                          0.0385      1.0500    0.0252      0.1925 f    (47.89,11.66)
  n207 (net)                                                                           4      0.0042
  U421/I (INVD1BWP16P90CPD)                                                                               0.0385      1.0700    0.0001      0.1926 f    (47.74,12.82)
  U421/ZN (INVD1BWP16P90CPD)                                                                              0.0302      1.0500    0.0294      0.2220 r    (47.67,12.82)
  n210 (net)                                                                           5      0.0073
  U479/B2 (IND3D1BWP16P90CPD)                                                                             0.0302      1.0700    0.0004      0.2223 r    (51.61,14.58)
  U479/ZN (IND3D1BWP16P90CPD)                                                                             0.0256      1.0500    0.0255      0.2479 f    (51.63,14.54)
  n460 (net)                                                                           1      0.0015
  U477/B (AOI21D1BWP16P90CPD)                                                                             0.0256      1.0700    0.0001      0.2479 f    (54.52,15.12)
  U477/ZN (AOI21D1BWP16P90CPD)                                                                            0.0241      1.0500    0.0227      0.2706 r    (54.53,15.06)
  n459 (net)                                                                           2      0.0022
  U266/A1 (IOA21D1BWP16P90CPD)                                                                            0.0241      1.0700    0.0001      0.2707 r    (55.75,13.43)
  U266/ZN (IOA21D1BWP16P90CPD)                                                                            0.0145      1.0500    0.0263      0.2970 r    (55.97,13.39)
  n455 (net)                                                                           1      0.0026
  U250/B (AOI31D1P5BWP16P90CPDULVT)                                                                       0.0145      1.0700    0.0001      0.2971 r    (55.81,12.33)
  U250/ZN (AOI31D1P5BWP16P90CPDULVT)                                                                      0.0120      1.0500    0.0060      0.3031 f    (56.05,12.25)
  i_img2_jtag_tap_tdo_i (net)                                                          1      0.0011
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0120      1.0700    0.0000      0.3032 f    (56.68,12.21)     s, n
  data arrival time                                                                                                                         0.3032

  clock clock (fall edge)                                                                                                       0.5500      0.5500
  clock network delay (propagated)                                                                                             -0.0128      0.5372
  clock reconvergence pessimism                                                                                                 0.0046      0.5418
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0204      0.9300    0.0000      0.5418 f    (58.71,12.24)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5118
  duty cycle clock jitter                                                                                                      -0.0090      0.5028
  library setup time                                                                                                  1.0000   -0.0089      0.4940
  data required time                                                                                                                        0.4940
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.4940
  data arrival time                                                                                                                        -0.3032
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.1908



  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0] (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  tdi (in)                                                                                                0.0194      1.0500    0.0095      0.5095 f    (61.75,13.65)
  tdi (net)                                                                            3      0.0154
  U544/I (CKBD12BWP16P90CPDULVT)                                                                          0.0187      1.0700    0.0007      0.5102 f    (59.19,15.70)
  U544/Z (CKBD12BWP16P90CPDULVT)                                                                          0.0284      1.0500    0.0233      0.5335 f    (60.00,15.70)
  dbg_datf_si[0] (net)                                                                 2      0.1022
  dbg_datf_si[0] (out)                                                                                    0.0315      1.0700    0.0058      0.5393 f    (61.75,16.05)
  data arrival time                                                                                                                         0.5393

  clock clock (rise edge)                                                                                                       1.1000      1.1000
  clock network delay (ideal)                                                                                                   0.0000      1.1000
  clock reconvergence pessimism                                                                                                 0.0000      1.1000
  clock uncertainty                                                                                                            -0.0300      1.0700
  cycle clock jitter                                                                                                           -0.0070      1.0630
  output external delay                                                                                                        -0.5000      0.5630
  data required time                                                                                                                        0.5630
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5630
  data arrival time                                                                                                                        -0.5393
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                                               0.0237



  Startpoint: dbg_datf_so[0] (input port clocked by clock)
  Endpoint: i_img2_jtag_tap_tdo_reg (falling edge-triggered flip-flop clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                                       0.0000      0.0000
  clock network delay (ideal)                                                                                                   0.0000      0.0000
  input external delay                                                                                                          0.5000      0.5000

  dbg_datf_so[0] (in)                                                                                     0.0060      1.0500    0.0019      0.5019 f    (61.75,14.13)
  dbg_datf_so[0] (net)                                                                 1      0.0018
  ctmTdsLR_1_1253/A2 (ND2D1BWP16P90CPDULVT)                                                               0.0060      1.0700    0.0000      0.5019 f    (56.77,12.82)
  ctmTdsLR_1_1253/ZN (ND2D1BWP16P90CPDULVT)                                                               0.0128      1.0500    0.0060      0.5079 r    (56.89,12.82)
  n457 (net)                                                                           1      0.0021
  U250/A3 (AOI31D1P5BWP16P90CPDULVT)                                                                      0.0128      1.0700    0.0001      0.5079 r    (56.23,12.30)
  U250/ZN (AOI31D1P5BWP16P90CPDULVT)                                                                      0.0120      1.0500    0.0110      0.5189 f    (56.05,12.25)
  i_img2_jtag_tap_tdo_i (net)                                                          1      0.0011
  i_img2_jtag_tap_tdo_reg/D (DFNCNQD4BWP16P90CPDULVT)                                                     0.0120      1.0700    0.0000      0.5190 f    (56.68,12.21)     s, n
  data arrival time                                                                                                                         0.5190

  clock clock (fall edge)                                                                                                       0.5500      0.5500
  clock network delay (propagated)                                                                                             -0.0128      0.5372
  clock reconvergence pessimism                                                                                                 0.0000      0.5372
  i_img2_jtag_tap_tdo_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                                   0.0204      0.9300    0.0000      0.5372 f    (58.71,12.24)     s, n
  clock uncertainty                                                                                                            -0.0300      0.5072
  duty cycle clock jitter                                                                                                      -0.0090      0.4982
  library setup time                                                                                                  1.0000   -0.0089      0.4894
  data required time                                                                                                                        0.4894
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.4894
  data arrival time                                                                                                                        -0.5190
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0296



  Startpoint: i_img2_jtag_tap_tdo_enable_reg (falling edge-triggered flip-flop clocked by clock)
  Endpoint: tdo_enable (output port clocked by clock)
  Mode: norm.tt0p8v85c.typical_CCworst
  Corner: norm.tt0p8v85c.typical_CCworst
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: max


Attributes
    b - black-box (unknown)
    s - size_only
    d - dont_touch
    u - dont_use
    g - generic
    h - hierarchical
    i - ideal
    n - noncombinational
    E - extracted timing model
    Q - Quick timing model


  Point                                                                             Fanout     Cap        Trans      Derate      Incr        Path           Location       Attributes
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (fall edge)                                                                                                       0.5500      0.5500
  clock network delay (propagated)                                                                                             -0.0080      0.5420

  i_img2_jtag_tap_tdo_enable_reg/CPN (DFNCNQD4BWP16P90CPDULVT)                                            0.0206      1.0700    0.0000      0.5420 f    (59.07,14.54)     s, n
  i_img2_jtag_tap_tdo_enable_reg/Q (DFNCNQD4BWP16P90CPDULVT)                                              0.0068      1.0500    0.0376      0.5796 r    (58.65,14.54)     s, n
  n399 (net)                                                                           1      0.0049
  grfo_d_inst_1364/I (CKBD14BWP16P90CPDULVT)                                                              0.0068      1.0700    0.0002      0.5798 r    (58.65,13.39)
  grfo_d_inst_1364/Z (CKBD14BWP16P90CPDULVT)                                                              0.0244      1.0500    0.0178      0.5976 r    (59.55,13.39)
  tdo_enable (net)                                                                     1      0.1003
  tdo_enable (out)                                                                                        0.0289      1.0700    0.0066      0.6042 r    (61.75,13.41)
  data arrival time                                                                                                                         0.6042

  clock clock (rise edge)                                                                                                       1.1000      1.1000
  clock network delay (ideal)                                                                                                   0.0000      1.1000
  clock reconvergence pessimism                                                                                                 0.0000      1.1000
  clock uncertainty                                                                                                            -0.0300      1.0700
  duty cycle clock jitter                                                                                                      -0.0090      1.0610
  output external delay                                                                                                        -0.5000      0.5610
  data required time                                                                                                                        0.5610
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                                        0.5610
  data arrival time                                                                                                                        -0.6042
  -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                                         -0.0432


1
