{
    "type": "bubble",
    "body": {
      "type": "box",
      "layout": "vertical",
      "contents": [
        {
          "type": "text",
          "text": "CHUSI AGENT",
          "weight": "bold",
          "color": "#1DB446",
          "size": "sm"
        },
        {
          "type": "text",
          "text": "Hardware",
          "weight": "bold",
          "size": "xxl",
          "margin": "md"
        },
        {
          "type": "text",
          "text": "Familar with digital design flow",
          "size": "xs",
          "color": "#aaaaaa",
          "wrap": true
        },
        {
          "type": "separator",
          "margin": "xxl"
        },
        {
          "type": "box",
          "layout": "vertical",
          "margin": "xxl",
          "spacing": "sm",
          "contents": [
            {
              "type": "box",
              "layout": "baseline",
              "contents": [
                {
                  "type": "text",
                  "text": "- Languages: Verilog, Assembly",
                  "size": "sm",
                  "color": "#555555",
                  "flex": 0,
                  "wrap": true
                }
              ]
            },
            {
              "type": "box",
              "layout": "baseline",
              "contents": [
                {
                  "type": "text",
                  "text": "- Digiral Design Flow: Simulation, Synthesis, APR",
                  "size": "sm",
                  "color": "#555555",
                  "flex": 0,
                  "wrap": true
                }
              ]
            },
            {
              "type": "box",
              "layout": "baseline",
              "contents": [
                {
                  "type": "text",
                  "text": "- Related cources: Physical design, SOC Verification, CVSD (ICLAB)",
                  "size": "sm",
                  "color": "#555555",
                  "flex": 0,
                  "wrap": true
                }
              ]
            },
            {
              "type": "box",
              "layout": "baseline",
              "contents": [
                {
                  "type": "text",
                  "size": "sm",
                  "color": "#555555",
                  "flex": 0,
                  "wrap": true,
                  "text": "- Environment: unix, vim, git, shell script, tcl, ncverilog, nWave"
                }
              ]
            }
          ]
        },
        {
          "type": "separator",
          "margin": "xxl"
        }
      ]
    },
    "styles": {
      "footer": {
        "separator": true
      }
    }
  }