// Seed: 1133675712
`timescale 1ps / 1ps
module module_0 (
    input  logic id_0,
    output tri0  id_1
);
  assign id_1[1'b0] = id_0;
endmodule
