/*************************************************************************
*                                                                       
*             Copyright (C) 2006 Vimicro CO.,LTD     		 
*
* FILE NAME                                  VERSION                
*                                                                       
* VIM_COMMON_Regdef.h						           	  0.2                    
*                                                                       
* DESCRIPTION                                                           
*                                                                       
*     vc0578 's register list                  
*
*	Version		Author			Date		Description		
*  ---------------------------------------------------------------						 
*   0.1			angela  2005-11-01	The first version. 
*   0.2			angela  2006-06-06	update for 528 
*  ---------------------------------------------------------------
*
*************************************************************************/
/****************************************************************************
This source code has been made available to you by VIMICRO on an
AS-IS basis. Anyone receiving this source code is licensed under VIMICRO
copyrights to use it in any way he or she deems fit, including copying it,
modifying it, compiling it, and redistributing it either with or without
modifications. Any person who transfers this source code or any derivative
work must include the VIMICRO copyright notice and this paragraph in
the transferred software.
****************************************************************************/
#ifndef _VIM_0528RDK_COMMON_REGDEF_H_
#define _VIM_0528RDK_COMMON_REGDEF_H_

#ifdef __cplusplus
extern "C" {
#endif

#define V5_REG_BIU_BASE							0x1800
#define V5_REG_CPM_BASE							0x1400
#define V5_REG_GE_BASE							0x1000
#define V5_REG_IPP_BASE							0x1c00
#define V5_REG_ISP_BASE							0x2000
#define V5_REG_JPEG_BASE						0x0000
#define V5_REG_LBUF_BASE						0x0C00
#define V5_REG_LCDC_BASE						0x2800
#define V5_REG_LCDIF_BASE						0x0400
#define V5_REG_MARB_BASE						0x2400
#define V5_REG_SIF_BASE							0x0800

#define V5_SRAM_BASE							0x100000
#define V5_SRAM_TOTALSIZE						0x20000
#define V5_1TSRAM_SIZE							0x20000

//Register BIU
#define V5_REG_BIU_CMD						(V5_REG_BIU_BASE+0x002)
#define V5_REG_BIU_MEM_LOW_WORD_L			(V5_REG_BIU_BASE+0x044)
#define V5_REG_BIU_MEM_LOW_WORD_H			(V5_REG_BIU_BASE+0x045)
#define V5_REG_BIU_MEM_HIGH_WORD			(V5_REG_BIU_BASE+0x048)
#define V5_REG_BIU_MEM_FLG					(V5_REG_BIU_BASE+0x050)
#define V5_REG_BIU_ADDR_MEM_LOW_L			(V5_REG_BIU_BASE+0x052)
#define V5_REG_BIU_ADDR_MEM_LOW_H			(V5_REG_BIU_BASE+0x053)
#define V5_REG_BIU_ADDR_MEM_HIGH			(V5_REG_BIU_BASE+0x054)
#define V5_REG_BIU_MUL_U2IA					(V5_REG_BIU_BASE+0x080)
#define V5_REG_BIU_SEL_WRITE_READ			(V5_REG_BIU_BASE+0x086)
#define V5_REG_BIU_SEL_PORT					(V5_REG_BIU_BASE+0x088)
#define V5_REG_BIU_SEL_8_16					(V5_REG_BIU_BASE+0x08C)
#define V5_REG_BIU_REG_8_FLG				(V5_REG_BIU_BASE+0x0B0)
#define V5_REG_BIU_REG_8_LOW_WORD			(V5_REG_BIU_BASE+0x0B2)
#define V5_REG_BIU_REG_8_HIGH_WORD			(V5_REG_BIU_BASE+0x0B4)
#define V5_REG_BIU_MEM_8_FLG				(V5_REG_BIU_BASE+0x0B6)
#define V5_REG_BIU_PLL_M					(V5_REG_BIU_BASE+0x0C0)
#define V5_REG_BIU_PLL_TST					(V5_REG_BIU_BASE+0x0C2)
#define V5_REG_BIU_PLL_N					(V5_REG_BIU_BASE+0x0C3)
#define V5_REG_BIU_PLL_BP					(V5_REG_BIU_BASE+0x0C4)
#define V5_REG_BIU_PLL_PD					(V5_REG_BIU_BASE+0x0C5)
#define V5_REG_BIU_PLL_OE					(V5_REG_BIU_BASE+0x0C6)
#define V5_REG_BIU_PLL_OD					(V5_REG_BIU_BASE+0x0C7)
#define V5_REG_BIU_PLL_CLKCTRL				(V5_REG_BIU_BASE+0x0C8)
#define V5_REG_BIU_PLL_RESET				(V5_REG_BIU_BASE+0x0CA)
#define V5_REG_BIU_BYPASS_ADDR_L		    (V5_REG_BIU_BASE+0x0D0)
#define V5_REG_BIU_BYPASS_ADDR_M		    (V5_REG_BIU_BASE+0x0D2)
#define V5_REG_BIU_BYPASS_ADDR_H		    (V5_REG_BIU_BASE+0x0D4)
#define V5_REG_BIU_BYPASS_FROM_SEL		    (V5_REG_BIU_BASE+0x0D6)
#define V5_REG_BIU_LCDIF_CONFIG  		    (V5_REG_BIU_BASE+0x0D8)
#define V5_REG_BIU_XCLK_DISABLE  		    (V5_REG_BIU_BASE+0x0DA)

#define V5_REG_BIU_OP_CONT_MODE			(V5_REG_BIU_BASE+0x0E0)
#define V5_REG_BIU_STDBY					(V5_REG_BIU_BASE+0x0E2)
#define V5_REG_BIU_STDBY_PR				(V5_REG_BIU_BASE+0x0E4)
#define V5_REG_BIU_STDBY_PR_SEL			(V5_REG_BIU_BASE+0x0E6)
#define V5_REG_BIU_RESET_CORE				(V5_REG_BIU_BASE+0x0E3)
#define V5_REG_BIU_EXTPIN_CONTRAL			(V5_REG_BIU_BASE+0x0E8)
#define V5_REG_BIU_EXTPIN_CONTRAL_H		(V5_REG_BIU_BASE+0x0E9)
#define V5_REG_BIU_EXTPIN_DIRECT			(V5_REG_BIU_BASE+0x0EA)
#define V5_REG_BIU_EXTPIN_DIRECT_H		(V5_REG_BIU_BASE+0x0EB)
#define V5_REG_BIU_EXTPIN_VALUE			(V5_REG_BIU_BASE+0x0EC)
#define V5_REG_BIU_EXTPIN_VALUE_H			(V5_REG_BIU_BASE+0x0ED)
#define V5_REG_BIU_EXTPIN_PULL_UPDOWN	(V5_REG_BIU_BASE+0x0EE)

#define V5_REG_BIU_ADDR_DELAY_SEL			(V5_REG_BIU_BASE+0x0F0)
#define V5_REG_BIU_DATA_OUT_DELAY_SEL		(V5_REG_BIU_BASE+0x0F2)
#define V5_REG_BIU_DATA_IN_DELAY_SEL		(V5_REG_BIU_BASE+0x0F4)
#define V5_REG_BIU_DATA_OEN_SEL				(V5_REG_BIU_BASE+0x0F6)
#define V5_REG_BIU_CS_DELAY_SEL 		    (V5_REG_BIU_BASE+0x0F8)
#define V5_REG_BIU_WR_THRU_DELAY_SEL 	    (V5_REG_BIU_BASE+0x0FA)


//Register CPM
#define V5_REG_CPM_UMCTRL					(V5_REG_CPM_BASE+0x000)
#define V5_REG_CPM_RSTCTRL1_L				(V5_REG_CPM_BASE+0x002)
#define V5_REG_CPM_RSTCTRL1_H				(V5_REG_CPM_BASE+0x003)
#define V5_REG_CPM_RSTCTRL2					(V5_REG_CPM_BASE+0x004)
#define V5_REG_CPM_CHIP_ID_0				(V5_REG_CPM_BASE+0x006)
#define V5_REG_CPM_CHIP_ID_1				(V5_REG_CPM_BASE+0x007)
#define V5_REG_CPM_CHIP_ID_2				(V5_REG_CPM_BASE+0x008)
#define V5_REG_CPM_CHIP_ID_3				(V5_REG_CPM_BASE+0x009)
#define V5_REG_CPM_CLKOFF_L					(V5_REG_CPM_BASE+0x00A)
#define V5_REG_CPM_CLKOFF_H					(V5_REG_CPM_BASE+0x00B)
#define V5_REG_CPM_INTEN					(V5_REG_CPM_BASE+0x00E)
#define V5_REG_CPM_INTCTRL					(V5_REG_CPM_BASE+0x010)
#define V5_REG_CPM_INTSERV					(V5_REG_CPM_BASE+0x012)
#define V5_REG_CPM_INTFLAG					(V5_REG_CPM_BASE+0x014)
#define V5_REG_CPM_INTFLAG0					(V5_REG_CPM_BASE+0x016)
#define V5_REG_CPM_INTFLAG1					(V5_REG_CPM_BASE+0x018)
#define V5_REG_CPM_INTFLAG2					(V5_REG_CPM_BASE+0x01A)
#define V5_REG_CPM_INTFLAG3					(V5_REG_CPM_BASE+0x01C)
#define V5_REG_CPM_INTFLAG4					(V5_REG_CPM_BASE+0x01E)
#define V5_REG_CPM_INTFLAG5					(V5_REG_CPM_BASE+0x020)
#define V5_REG_CPM_INTFLAG6					(V5_REG_CPM_BASE+0x022)
#define V5_REG_CPM_INTFLAG7					(V5_REG_CPM_BASE+0x024)
#define V5_REG_CPM_INTEN0					(V5_REG_CPM_BASE+0x028)
#define V5_REG_CPM_INTEN1					(V5_REG_CPM_BASE+0x02A)
#define V5_REG_CPM_INTEN2					(V5_REG_CPM_BASE+0x02C)
#define V5_REG_CPM_INTEN3					(V5_REG_CPM_BASE+0x02E)
#define V5_REG_CPM_INTEN4					(V5_REG_CPM_BASE+0x030)
#define V5_REG_CPM_INTEN5					(V5_REG_CPM_BASE+0x032)
#define V5_REG_CPM_INTEN6					(V5_REG_CPM_BASE+0x034)
#define V5_REG_CPM_INTEN7					(V5_REG_CPM_BASE+0x036)
#define V5_REG_CPM_CPU_PC					(V5_REG_CPM_BASE+0x038)
#define V5_REG_CPM_LCD_PC					(V5_REG_CPM_BASE+0x03A)
#define V5_REG_CPM_CS_PC_L					(V5_REG_CPM_BASE+0x03C)
#define V5_REG_CPM_CS_PC_H					(V5_REG_CPM_BASE+0x03D)
#define V5_REG_CPM_CS_DATA_PC_L				(V5_REG_CPM_BASE+0x03E)
#define V5_REG_CPM_CS_DATA_PC_H				(V5_REG_CPM_BASE+0x03F)
#define V5_REG_CPM_GPIO_CFG					(V5_REG_CPM_BASE+0x040)
#define V5_REG_CPM_GPIO_MODE				(V5_REG_CPM_BASE+0x042)
#define V5_REG_CPM_GPIO_DIR					(V5_REG_CPM_BASE+0x044)
#define V5_REG_CPM_GPIO_P0					(V5_REG_CPM_BASE+0x046)
#define V5_REG_CPM_SIF_FLASH				(V5_REG_CPM_BASE+0x048)
#define V5_REG_CPM_GPIO_REN_PC				(V5_REG_CPM_BASE+0x04A)

//Register GE
#define V5_REG_GE_BITBLT_CTL0				(V5_REG_GE_BASE+0x000)
#define V5_REG_GE_BITBLT_CTL1				(V5_REG_GE_BASE+0x001)
#define V5_REG_GE_BITBLT_CTL2				(V5_REG_GE_BASE+0x002)
#define V5_REG_GE_BITBLT_CTL3				(V5_REG_GE_BASE+0x003)

#define V5_REG_GE_PATTERNPORT_0				(V5_REG_GE_BASE+0x004)
#define V5_REG_GE_PATTERNPORT_1				(V5_REG_GE_BASE+0x005)
#define V5_REG_GE_PATTERNPORT_2				(V5_REG_GE_BASE+0x006)
#define V5_REG_GE_PATTERNPORT_3				(V5_REG_GE_BASE+0x007)
#define V5_REG_GE_PATTERN_WRT				(V5_REG_GE_BASE+0x008)
#define V5_REG_GE_PATTERN_ADR				(V5_REG_GE_BASE+0x009)

#define V5_REG_GE_PAT_SRC_BG0				(V5_REG_GE_BASE+0x00A)
#define V5_REG_GE_PAT_SRC_BG1				(V5_REG_GE_BASE+0x00B)
#define V5_REG_GE_PAT_SRC_BG2				(V5_REG_GE_BASE+0x00C)
#define V5_REG_GE_PAT_SRC_FG0				(V5_REG_GE_BASE+0x00D)
#define V5_REG_GE_PAT_SRC_FG1				(V5_REG_GE_BASE+0x00E)
#define V5_REG_GE_PAT_SRC_FG2				(V5_REG_GE_BASE+0x00F)
#define V5_REG_GE_SRC_BG0					(V5_REG_GE_BASE+0x010)
#define V5_REG_GE_SRC_BG1					(V5_REG_GE_BASE+0x011)
#define V5_REG_GE_SRC_BG2					(V5_REG_GE_BASE+0x012)
#define V5_REG_GE_SRC_FG0					(V5_REG_GE_BASE+0x014)
#define V5_REG_GE_SRC_FG1					(V5_REG_GE_BASE+0x015)
#define V5_REG_GE_SRC_FG2					(V5_REG_GE_BASE+0x016)
#define V5_REG_GE_DES_WIDTH_L				(V5_REG_GE_BASE+0x018)
#define V5_REG_GE_DES_WIDTH_H				(V5_REG_GE_BASE+0x019)
#define V5_REG_GE_DES_HEIGHT_L				(V5_REG_GE_BASE+0x01A)
#define V5_REG_GE_DES_HEIGHT_H				(V5_REG_GE_BASE+0x01B)
#define V5_REG_GE_SRC_ADDR0					(V5_REG_GE_BASE+0x01C)
#define V5_REG_GE_SRC_ADDR1					(V5_REG_GE_BASE+0x01D)
#define V5_REG_GE_SRC_ADDR2					(V5_REG_GE_BASE+0x01E)

#define V5_REG_GE_LINECOLOR0				(V5_REG_GE_BASE+0x020)
#define V5_REG_GE_LINECOLOR1				(V5_REG_GE_BASE+0x021)
#define V5_REG_GE_LINECOLOR2				(V5_REG_GE_BASE+0x022)

#define V5_REG_GE_DES_ADDR0					(V5_REG_GE_BASE+0x024)
#define V5_REG_GE_DES_ADDR1					(V5_REG_GE_BASE+0x025)
#define V5_REG_GE_DES_ADDR2					(V5_REG_GE_BASE+0x026)
#define V5_REG_GE_SRC_SPAN0					(V5_REG_GE_BASE+0x028)
#define V5_REG_GE_SRC_SPAN1					(V5_REG_GE_BASE+0x029)
#define V5_REG_GE_DST_SPAN0					(V5_REG_GE_BASE+0x02A)
#define V5_REG_GE_DST_SPAN1					(V5_REG_GE_BASE+0x02B)

#define V5_REG_GE_CLIPRECT_LTX_L			(V5_REG_GE_BASE+0x02C)
#define V5_REG_GE_CLIPRECT_LTX_H			(V5_REG_GE_BASE+0x02D)
#define V5_REG_GE_CLIPRECT_LTY_L			(V5_REG_GE_BASE+0x02E)
#define V5_REG_GE_CLIPRECT_LTY_H			(V5_REG_GE_BASE+0x02F)

#define V5_REG_GE_CLIPRECT_RBX_L			(V5_REG_GE_BASE+0x030)
#define V5_REG_GE_CLIPRECT_RBX_H			(V5_REG_GE_BASE+0x031)
#define V5_REG_GE_CLIPRECT_RBY_L			(V5_REG_GE_BASE+0x032)
#define V5_REG_GE_CLIPRECT_RBY_H			(V5_REG_GE_BASE+0x033)

#define V5_REG_GE_LINE_STARTPX_L			(V5_REG_GE_BASE+0x034)
#define V5_REG_GE_LINE_STARTPX_H			(V5_REG_GE_BASE+0x035)
#define V5_REG_GE_LINE_STARTPY_L			(V5_REG_GE_BASE+0x036)
#define V5_REG_GE_LINE_STARTPY_H			(V5_REG_GE_BASE+0x037)

#define V5_REG_GE_LINE_ENDPX_L				(V5_REG_GE_BASE+0x038)
#define V5_REG_GE_LINE_ENDPX_H				(V5_REG_GE_BASE+0x039)
#define V5_REG_GE_LINE_ENDPY_L				(V5_REG_GE_BASE+0x03A)
#define V5_REG_GE_LINE_ENDPY_H				(V5_REG_GE_BASE+0x03B)

//Register IPP
#define	V5_REG_IPP_SPECTRL						(V5_REG_IPP_BASE+0x000)
#define	V5_REG_IPP_SIZCTRL0						(V5_REG_IPP_BASE+0x001)
#define	V5_REG_IPP_IMGWD						(V5_REG_IPP_BASE+0x002)
#define	V5_REG_IPP_IMGWD_H						(V5_REG_IPP_BASE+0x003)
#define	V5_REG_IPP_IMGHT   						(V5_REG_IPP_BASE+0x004)
#define	V5_REG_IPP_IMGHT_H   					(V5_REG_IPP_BASE+0x005)
#define V5_REG_IPP_WINWD						(V5_REG_IPP_BASE+0x006)
#define V5_REG_IPP_WINWD_H						(V5_REG_IPP_BASE+0x007)
#define V5_REG_IPP_WINHT						(V5_REG_IPP_BASE+0x008)
#define V5_REG_IPP_WINHT_H						(V5_REG_IPP_BASE+0x009)
#define V5_REG_IPP_WINSTX						(V5_REG_IPP_BASE+0x00A)
#define V5_REG_IPP_WINSTX_H						(V5_REG_IPP_BASE+0x00B)
#define V5_REG_IPP_WINSTY						(V5_REG_IPP_BASE+0x00C)
#define V5_REG_IPP_WINSTY_H						(V5_REG_IPP_BASE+0x00D)
#define V5_REG_IPP_DISWD						(V5_REG_IPP_BASE+0x00E)
#define V5_REG_IPP_DISWD_H						(V5_REG_IPP_BASE+0x00F)
#define V5_REG_IPP_DISHT						(V5_REG_IPP_BASE+0x010)
#define V5_REG_IPP_DISHT_H						(V5_REG_IPP_BASE+0x011)
#define V5_REG_IPP_DISH_W1						(V5_REG_IPP_BASE+0x012)
#define V5_REG_IPP_DISH_W2						(V5_REG_IPP_BASE+0x013)
#define V5_REG_IPP_DISH_S1						(V5_REG_IPP_BASE+0x014)
#define V5_REG_IPP_DISH_S1_H					(V5_REG_IPP_BASE+0x015)
#define V5_REG_IPP_DISH_S2						(V5_REG_IPP_BASE+0x016)
#define V5_REG_IPP_DISH_S2_H					(V5_REG_IPP_BASE+0x017)
#define V5_REG_IPP_DISH_C						(V5_REG_IPP_BASE+0x018)
#define V5_REG_IPP_DISV_H1						(V5_REG_IPP_BASE+0x01A)
#define V5_REG_IPP_DISV_H2						(V5_REG_IPP_BASE+0x01B)
#define V5_REG_IPP_DISV_S1						(V5_REG_IPP_BASE+0x01C)
#define V5_REG_IPP_DISV_S1_H					(V5_REG_IPP_BASE+0x01D)
#define V5_REG_IPP_DISV_S2						(V5_REG_IPP_BASE+0x01E)
#define V5_REG_IPP_DISV_S2_H					(V5_REG_IPP_BASE+0x01F)
#define V5_REG_IPP_DISV_C						(V5_REG_IPP_BASE+0x020)
#define V5_REG_IPP_CAPWD						(V5_REG_IPP_BASE+0x022)
#define V5_REG_IPP_CAPWD_H						(V5_REG_IPP_BASE+0x023)
#define V5_REG_IPP_CAPHT						(V5_REG_IPP_BASE+0x024)
#define V5_REG_IPP_CAPHT_H						(V5_REG_IPP_BASE+0x025)
#define V5_REG_IPP_CAPDH_W1						(V5_REG_IPP_BASE+0x026)
#define V5_REG_IPP_CAPDH_W2						(V5_REG_IPP_BASE+0x027)
#define V5_REG_IPP_CAPDH_S1						(V5_REG_IPP_BASE+0x028)
#define V5_REG_IPP_CAPDH_S1_H					(V5_REG_IPP_BASE+0x029)
#define V5_REG_IPP_CAPDH_S2						(V5_REG_IPP_BASE+0x02A)
#define V5_REG_IPP_CAPDH_S2_H					(V5_REG_IPP_BASE+0x02B)
#define V5_REG_IPP_CAPDH_C						(V5_REG_IPP_BASE+0x02C)
#define V5_REG_IPP_CAPDV_H1						(V5_REG_IPP_BASE+0x02E)
#define V5_REG_IPP_CAPDV_H2						(V5_REG_IPP_BASE+0x02F)
#define V5_REG_IPP_CAPDV_S1						(V5_REG_IPP_BASE+0x030)
#define V5_REG_IPP_CAPDV_S1_H					(V5_REG_IPP_BASE+0x031)
#define V5_REG_IPP_CAPDV_S2						(V5_REG_IPP_BASE+0x032)
#define V5_REG_IPP_CAPDV_S2_H					(V5_REG_IPP_BASE+0x033)
#define V5_REG_IPP_CAPDV_C						(V5_REG_IPP_BASE+0x034)
#define V5_REG_IPP_CAPUH_W1						(V5_REG_IPP_BASE+0x036)
#define V5_REG_IPP_CAPUH_W2						(V5_REG_IPP_BASE+0x037)
#define V5_REG_IPP_CAPUH_S						(V5_REG_IPP_BASE+0x038)
#define V5_REG_IPP_CAPUH_S_H					(V5_REG_IPP_BASE+0x039)
#define V5_REG_IPP_CAPUV_H1						(V5_REG_IPP_BASE+0x03A)
#define V5_REG_IPP_CAPUV_H2						(V5_REG_IPP_BASE+0x03B)
#define V5_REG_IPP_CAPUV_S						(V5_REG_IPP_BASE+0x03C)
#define V5_REG_IPP_CAPUV_S_H					(V5_REG_IPP_BASE+0x03D)
#define V5_REG_IPP_THUMB_WD						(V5_REG_IPP_BASE+0x03E)
#define V5_REG_IPP_THUMB_HT						(V5_REG_IPP_BASE+0x03F)
#define V5_REG_IPP_THUMBH_W1					(V5_REG_IPP_BASE+0x040)
#define V5_REG_IPP_THUMBH_W2					(V5_REG_IPP_BASE+0x041)
#define V5_REG_IPP_THUMBH_S1					(V5_REG_IPP_BASE+0x042)
#define V5_REG_IPP_THUMBH_S1_H					(V5_REG_IPP_BASE+0x043)
#define V5_REG_IPP_THUMBH_S2					(V5_REG_IPP_BASE+0x044)
#define V5_REG_IPP_THUMBH_S2_H					(V5_REG_IPP_BASE+0x045)
#define V5_REG_IPP_THUMBH_C						(V5_REG_IPP_BASE+0x046)
#define V5_REG_IPP_THUMBV_H1					(V5_REG_IPP_BASE+0x048)
#define V5_REG_IPP_THUMBV_H2					(V5_REG_IPP_BASE+0x049)
#define V5_REG_IPP_THUMBV_S1					(V5_REG_IPP_BASE+0x04A)
#define V5_REG_IPP_THUMBV_S1_H					(V5_REG_IPP_BASE+0x04B)
#define V5_REG_IPP_THUMBV_S2					(V5_REG_IPP_BASE+0x04C)
#define V5_REG_IPP_THUMBV_S2_H					(V5_REG_IPP_BASE+0x04D)
#define V5_REG_IPP_THUMBV_C						(V5_REG_IPP_BASE+0x04E)
#define V5_REG_IPP_THUMB_INPUT					(V5_REG_IPP_BASE+0x04F)
#define	V5_REG_IPP_SIZCTRL1						(V5_REG_IPP_BASE+0x050)
#define V5_REG_IPP_UOFFSET						(V5_REG_IPP_BASE+0x052)
#define V5_REG_IPP_VOFFSET						(V5_REG_IPP_BASE+0x053)
#define V5_REG_IPP_UUPTHRS						(V5_REG_IPP_BASE+0x054)
#define V5_REG_IPP_UDWTHRS						(V5_REG_IPP_BASE+0x055)
#define V5_REG_IPP_VUPTHRS						(V5_REG_IPP_BASE+0x056)
#define V5_REG_IPP_VDWTHRS						(V5_REG_IPP_BASE+0x057)
#define V5_REG_IPP_CAPFRMDP						(V5_REG_IPP_BASE+0x058)
#define V5_REG_IPP_CAPFRMDP_H					(V5_REG_IPP_BASE+0x059)
#define V5_REG_IPP_DISFRMDP						(V5_REG_IPP_BASE+0x05A)
#define V5_REG_IPP_DISFRMDP_H					(V5_REG_IPP_BASE+0x05B)
#define V5_REG_IPP_HIST_EN						(V5_REG_IPP_BASE+0x05C)
#define V5_REG_IPP_HIST_IN_SEL					(V5_REG_IPP_BASE+0x05D)
#define V5_REG_IPP_HIST_X_CUR					(V5_REG_IPP_BASE+0x05E)
#define V5_REG_IPP_HIST_X_AVG					(V5_REG_IPP_BASE+0x05F)
#define V5_REG_IPP_HIST_Q_L						(V5_REG_IPP_BASE+0x060)
#define V5_REG_IPP_HIST_Q_M						(V5_REG_IPP_BASE+0x061)
#define V5_REG_IPP_HIST_Q_H						(V5_REG_IPP_BASE+0x062)
#define V5_REG_IPP_HIST_RLT_00					(V5_REG_IPP_BASE+0x064)
#define V5_REG_IPP_HIST_RLT_08					(V5_REG_IPP_BASE+0x065)
#define V5_REG_IPP_HIST_RLT_10					(V5_REG_IPP_BASE+0x066)
#define V5_REG_IPP_HIST_RLT_18					(V5_REG_IPP_BASE+0x067)
#define V5_REG_IPP_HIST_RLT_20					(V5_REG_IPP_BASE+0x068)
#define V5_REG_IPP_HIST_RLT_28					(V5_REG_IPP_BASE+0x069)
#define V5_REG_IPP_HIST_RLT_30					(V5_REG_IPP_BASE+0x06A)
#define V5_REG_IPP_HIST_RLT_38					(V5_REG_IPP_BASE+0x06B)
#define V5_REG_IPP_HIST_RLT_40					(V5_REG_IPP_BASE+0x06C)
#define V5_REG_IPP_HIST_RLT_48					(V5_REG_IPP_BASE+0x06D)
#define V5_REG_IPP_HIST_RLT_50					(V5_REG_IPP_BASE+0x06E)
#define V5_REG_IPP_HIST_RLT_58					(V5_REG_IPP_BASE+0x06F)
#define V5_REG_IPP_HIST_RLT_60					(V5_REG_IPP_BASE+0x070)
#define V5_REG_IPP_HIST_RLT_68					(V5_REG_IPP_BASE+0x071)
#define V5_REG_IPP_HIST_RLT_70					(V5_REG_IPP_BASE+0x072)
#define V5_REG_IPP_HIST_RLT_78					(V5_REG_IPP_BASE+0x073)
#define V5_REG_IPP_HIST_RLT_80					(V5_REG_IPP_BASE+0x074)
#define V5_REG_IPP_HIST_RLT_88					(V5_REG_IPP_BASE+0x075)
#define V5_REG_IPP_HIST_RLT_90					(V5_REG_IPP_BASE+0x076)
#define V5_REG_IPP_HIST_RLT_98					(V5_REG_IPP_BASE+0x077)
#define V5_REG_IPP_HIST_RLT_A0					(V5_REG_IPP_BASE+0x078)
#define V5_REG_IPP_HIST_RLT_A8					(V5_REG_IPP_BASE+0x079)
#define V5_REG_IPP_HIST_RLT_B0					(V5_REG_IPP_BASE+0x07A)
#define V5_REG_IPP_HIST_RLT_B8					(V5_REG_IPP_BASE+0x07B)
#define V5_REG_IPP_HIST_RLT_C0					(V5_REG_IPP_BASE+0x07C)
#define V5_REG_IPP_HIST_RLT_C8					(V5_REG_IPP_BASE+0x07D)
#define V5_REG_IPP_HIST_RLT_D0					(V5_REG_IPP_BASE+0x07E)
#define V5_REG_IPP_HIST_RLT_D8					(V5_REG_IPP_BASE+0x07F)
#define V5_REG_IPP_HIST_RLT_E0					(V5_REG_IPP_BASE+0x080)
#define V5_REG_IPP_HIST_RLT_E8					(V5_REG_IPP_BASE+0x081)
#define V5_REG_IPP_HIST_RLT_F0					(V5_REG_IPP_BASE+0x082)
#define V5_REG_IPP_HIST_RLT_F8					(V5_REG_IPP_BASE+0x083)
#define V5_REG_IPP_TSIZER_OUT					(V5_REG_IPP_BASE+0x084)


//Register JPEG
#define V5_REG_JPEG_JPEG_MODE					(V5_REG_JPEG_BASE+0x000)
#define V5_REG_JPEG_JPEG_CTRL					(V5_REG_JPEG_BASE+0x001)
#define V5_REG_JPEG_JPEG_STATUS					(V5_REG_JPEG_BASE+0x002)
#define V5_REG_JPEG_BRC							(V5_REG_JPEG_BASE+0x003)
#define V5_REG_JPEG_TCR							(V5_REG_JPEG_BASE+0x004)
#define V5_REG_JPEG_QF							(V5_REG_JPEG_BASE+0x005)
#define V5_REG_JPEG_HEADER_STEP					(V5_REG_JPEG_BASE+0x006)
#define V5_REG_JPEG_JPEG_RESERVED				(V5_REG_JPEG_BASE+0x007)
#define V5_REG_JPEG_TARGET_WC_0					(V5_REG_JPEG_BASE+0x008)
#define V5_REG_JPEG_TARGET_WC_1					(V5_REG_JPEG_BASE+0x009)
#define V5_REG_JPEG_TARGET_WC_2					(V5_REG_JPEG_BASE+0x00A)
#define V5_REG_JPEG_TARGET_WC_3					(V5_REG_JPEG_BASE+0x00B)
#define V5_REG_JPEG_VIDEO_WC_0					(V5_REG_JPEG_BASE+0x00C)
#define V5_REG_JPEG_VIDEO_WC_1					(V5_REG_JPEG_BASE+0x00D)
#define V5_REG_JPEG_VIDEO_WC_2					(V5_REG_JPEG_BASE+0x00E)
#define V5_REG_JPEG_VIDEO_WC_3					(V5_REG_JPEG_BASE+0x00F)
#define V5_REG_JPEG_HUFF_WC_0					(V5_REG_JPEG_BASE+0x010)
#define V5_REG_JPEG_HUFF_WC_1					(V5_REG_JPEG_BASE+0x011)
#define V5_REG_JPEG_HUFF_WC_2					(V5_REG_JPEG_BASE+0x012)
#define V5_REG_JPEG_HUFF_WC_3					(V5_REG_JPEG_BASE+0x013)
#define V5_REG_JPEG_WIDTH_H						(V5_REG_JPEG_BASE+0x014)
#define V5_REG_JPEG_WIDTH_L						(V5_REG_JPEG_BASE+0x015)
#define V5_REG_JPEG_HEIGHT_H					(V5_REG_JPEG_BASE+0x016)
#define V5_REG_JPEG_HEIGHT_L					(V5_REG_JPEG_BASE+0x017)
#define V5_REG_JPEG_B_H							(V5_REG_JPEG_BASE+0x018)
#define V5_REG_JPEG_B_L							(V5_REG_JPEG_BASE+0x019)
#define V5_REG_JPEG_FRAME_CNT_0					(V5_REG_JPEG_BASE+0x01A)
#define V5_REG_JPEG_FRAME_CNT_1					(V5_REG_JPEG_BASE+0x01B)
#define V5_REG_JPEG_DCT_DATA					(V5_REG_JPEG_BASE+0x01C)
#define V5_REG_JPEG_QUAN_T						(V5_REG_JPEG_BASE+0x01D)
#define V5_REG_JPEG_HUFF_T						(V5_REG_JPEG_BASE+0x01E)
#define V5_REG_JPEG_NUM_COMP_QUANT				(V5_REG_JPEG_BASE+0x01F)
#define V5_REG_JPEG_COMP0_P0					(V5_REG_JPEG_BASE+0x020)
#define V5_REG_JPEG_COMP0_P1					(V5_REG_JPEG_BASE+0x021)
#define V5_REG_JPEG_COMP1_P0					(V5_REG_JPEG_BASE+0x022)
#define V5_REG_JPEG_COMP1_P1					(V5_REG_JPEG_BASE+0x023)
#define V5_REG_JPEG_COMP2_P0					(V5_REG_JPEG_BASE+0x024)
#define V5_REG_JPEG_COMP2_P1					(V5_REG_JPEG_BASE+0x025)
#define V5_REG_JPEG_COMP3_P0					(V5_REG_JPEG_BASE+0x026)
#define V5_REG_JPEG_COMP3_P1					(V5_REG_JPEG_BASE+0x027)
#define V5_REG_JPEG_NUM_BLK_H					(V5_REG_JPEG_BASE+0x028)
#define V5_REG_JPEG_NUM_BLK_L					(V5_REG_JPEG_BASE+0x029)
#define V5_REG_JPEG_IMGPARA_0					(V5_REG_JPEG_BASE+0x030)
#define V5_REG_JPEG_IMGPARA_1					(V5_REG_JPEG_BASE+0x031)
#define V5_REG_JPEG_IMGPARA_2					(V5_REG_JPEG_BASE+0x032)
#define V5_REG_JPEG_IMGPARA_3					(V5_REG_JPEG_BASE+0x033)
#define V5_REG_JPEG_IMGPARA_4					(V5_REG_JPEG_BASE+0x034)
#define V5_REG_JPEG_IMGPARA_5					(V5_REG_JPEG_BASE+0x035)
#define V5_REG_JPEG_IMGPARA_6					(V5_REG_JPEG_BASE+0x036)
#define V5_REG_JPEG_IMGPARA_7					(V5_REG_JPEG_BASE+0x037)
#define V5_REG_JPEG_IMGPARA_8					(V5_REG_JPEG_BASE+0x038)
#define V5_REG_JPEG_IMGPARA_9					(V5_REG_JPEG_BASE+0x039)
#define V5_REG_JPEG_IMGPARA_10					(V5_REG_JPEG_BASE+0x03A)
#define V5_REG_JPEG_IMGPARA_11					(V5_REG_JPEG_BASE+0x03B)
#define V5_REG_JPEG_IMGPARA_12					(V5_REG_JPEG_BASE+0x03C)
#define V5_REG_JPEG_IMGPARA_13					(V5_REG_JPEG_BASE+0x03D)
#define V5_REG_JPEG_IMGPARA_14					(V5_REG_JPEG_BASE+0x03E)
#define V5_REG_JPEG_HEAD_SEL					(V5_REG_JPEG_BASE+0x03F)
#define V5_REG_JPEG_JPEG_WC_0					(V5_REG_JPEG_BASE+0x040)
#define V5_REG_JPEG_JPEG_WC_1					(V5_REG_JPEG_BASE+0x041)
#define V5_REG_JPEG_JPEG_WC_2					(V5_REG_JPEG_BASE+0x042)
#define V5_REG_JPEG_JPEG_WC_3					(V5_REG_JPEG_BASE+0x043)
#define V5_REG_JPEG_HEADER_LENGTH_H				(V5_REG_JPEG_BASE+0x044)
#define V5_REG_JPEG_HEADER_LENGTH_L				(V5_REG_JPEG_BASE+0x045)
#define V5_REG_JPEG_FEEDTHROUGH_HEAD			(V5_REG_JPEG_BASE+0x046)
#define V5_REG_JPEG_PIXEL_COUNT					(V5_REG_JPEG_BASE+0x047)
#define V5_REG_JPEG_BLOCKCOUNT_H				(V5_REG_JPEG_BASE+0x048)
#define V5_REG_JPEG_BLOCKCOUNT_L				(V5_REG_JPEG_BASE+0x049)
#define V5_REG_JPEG_DEC_BYPASS					(V5_REG_JPEG_BASE+0x04A)
#define V5_REG_JPEG_ENC_ERR_EN					(V5_REG_JPEG_BASE+0x04B)
#define V5_REG_JPEG_HBLANK_H					(V5_REG_JPEG_BASE+0x04C)
#define V5_REG_JPEG_HBLANK_L					(V5_REG_JPEG_BASE+0x04D)

#define V5_REG_JPEG_ENH_THD_R1					(V5_REG_JPEG_BASE+0x04E)
#define V5_REG_JPEG_ENH_THD_R2					(V5_REG_JPEG_BASE+0x04F)
#define V5_REG_JPEG_ENH_THD_L1					(V5_REG_JPEG_BASE+0x050)
#define V5_REG_JPEG_ENH_THD_L2					(V5_REG_JPEG_BASE+0x051)
#define V5_REG_JPEG_ENH_SHF_NBIT_R1				(V5_REG_JPEG_BASE+0x052)
#define V5_REG_JPEG_ENH_SHF_NBIT_R2				(V5_REG_JPEG_BASE+0x053)
#define V5_REG_JPEG_ENH_SHF_NBIT_L1				(V5_REG_JPEG_BASE+0x054)
#define V5_REG_JPEG_ENH_SHF_NBIT_L2				(V5_REG_JPEG_BASE+0x055)

#define V5_REG_JPEG_RUDE_QF_LEVEL0_COMP			(V5_REG_JPEG_BASE+0x056)
#define V5_REG_JPEG_RUDE_QF_LEVEL1_COMP			(V5_REG_JPEG_BASE+0x057)
#define V5_REG_JPEG_RUDE_QF_LEVEL2_COMP			(V5_REG_JPEG_BASE+0x058)
#define V5_REG_JPEG_RUDE_QF_LEVEL3_COMP			(V5_REG_JPEG_BASE+0x059)
#define V5_REG_JPEG_RUDE_QF_LEVEL4_COMP			(V5_REG_JPEG_BASE+0x05A)
#define V5_REG_JPEG_RUDE_QF_LEVEL5_COMP			(V5_REG_JPEG_BASE+0x05B)
#define V5_REG_JPEG_RUDE_BRC					(V5_REG_JPEG_BASE+0x05C)
#define V5_REG_JPEG_RUDE_LEVEL					(V5_REG_JPEG_BASE+0x05D)
#define V5_REG_JPEG_RUDE_THD_WC_0				(V5_REG_JPEG_BASE+0x060)
#define V5_REG_JPEG_RUDE_THD_WC_1				(V5_REG_JPEG_BASE+0x061)
#define V5_REG_JPEG_RUDE_THD_WC_2				(V5_REG_JPEG_BASE+0x062)
#define V5_REG_JPEG_RUDE_THD_WC_3				(V5_REG_JPEG_BASE+0x063)

#define V5_REG_JPEG_TIMER_VALUE_0				(V5_REG_JPEG_BASE+0x064)
#define V5_REG_JPEG_TIMER_VALUE_1				(V5_REG_JPEG_BASE+0x065)
#define V5_REG_JPEG_TIMER_VALUE_2				(V5_REG_JPEG_BASE+0x066)
#define V5_REG_JPEG_TIMER_VALUE_3				(V5_REG_JPEG_BASE+0x067)



//Register LBUF
#define V5_REG_LBUF_LBUF_STATUS			(V5_REG_LBUF_BASE+0x000)
#define V5_REG_LBUF_YUV_MODE			(V5_REG_LBUF_BASE+0x001)
#define V5_REG_LBUF_LBUF_MODE			(V5_REG_LBUF_BASE+0x002)
#define V5_REG_LBUF_LBUF_CNT_RESET		(V5_REG_LBUF_BASE+0x003)
#define V5_REG_LBUF_WIDTH_H				(V5_REG_LBUF_BASE+0x004)
#define V5_REG_LBUF_WIDTH_L				(V5_REG_LBUF_BASE+0x005)
#define V5_REG_LBUF_HBLANK_H			(V5_REG_LBUF_BASE+0x006)
#define V5_REG_LBUF_HBLANK_L			(V5_REG_LBUF_BASE+0x007)
#define V5_REG_LBUF_INI_ADDR_H			(V5_REG_LBUF_BASE+0x009)
#define V5_REG_LBUF_INI_ADDR_M			(V5_REG_LBUF_BASE+0x00a)
#define V5_REG_LBUF_INI_ADDR_L			(V5_REG_LBUF_BASE+0x00b)
#define V5_REG_LBUF_ADDR_BUF_H			(V5_REG_LBUF_BASE+0x00d)
#define V5_REG_LBUF_ADDR_BUF_M			(V5_REG_LBUF_BASE+0x00e)
#define V5_REG_LBUF_ADDR_BUF_L			(V5_REG_LBUF_BASE+0x00f)

#define V5_REG_LBUF_SEQ_FSM				(V5_REG_LBUF_BASE+0x011)
#define V5_REG_LBUF_SEQ_RWFSM			(V5_REG_LBUF_BASE+0x012)
#define V5_REG_LBUF_LBUF_IN_SGN			(V5_REG_LBUF_BASE+0x013)
#define V5_REG_LBUF_SEQ_ADDR_H			(V5_REG_LBUF_BASE+0x014)
#define V5_REG_LBUF_SEQ_ADDR_L			(V5_REG_LBUF_BASE+0x015)

#define V5_REG_LBUF_CAP_DLY_H			(V5_REG_LBUF_BASE+0x016)
#define V5_REG_LBUF_CAP_DLY_L			(V5_REG_LBUF_BASE+0x017)

//Register LCDC
#define V5_REG_LCDC_DC							(V5_REG_LCDC_BASE+0x000)
#define V5_REG_LCDC_DC_H						(V5_REG_LCDC_BASE+0x001)
#define V5_REG_LCDC_DE							(V5_REG_LCDC_BASE+0x002)
#define V5_REG_LCDC_DRST						(V5_REG_LCDC_BASE+0x004)
#define V5_REG_LCDC_UPDATE						(V5_REG_LCDC_BASE+0x006)
#define V5_REG_LCDC_RM							(V5_REG_LCDC_BASE+0x008)
#define V5_REG_LCDC_VBBA0_L						(V5_REG_LCDC_BASE+0x00A)
#define V5_REG_LCDC_VBBA0_M						(V5_REG_LCDC_BASE+0x00B)
#define V5_REG_LCDC_VBBA0_H						(V5_REG_LCDC_BASE+0x00C)
#define V5_REG_LCDC_VBBA1_L						(V5_REG_LCDC_BASE+0x00E)
#define V5_REG_LCDC_VBBA1_M						(V5_REG_LCDC_BASE+0x00F)
#define V5_REG_LCDC_VBBA1_H						(V5_REG_LCDC_BASE+0x010)
#define V5_REG_LCDC_GBBA0_L						(V5_REG_LCDC_BASE+0x012)
#define V5_REG_LCDC_GBBA0_M						(V5_REG_LCDC_BASE+0x013)
#define V5_REG_LCDC_GBBA0_H						(V5_REG_LCDC_BASE+0x014)
#define V5_REG_LCDC_GBBA1_L						(V5_REG_LCDC_BASE+0x016)
#define V5_REG_LCDC_GBBA1_M						(V5_REG_LCDC_BASE+0x017)
#define V5_REG_LCDC_GBBA1_H						(V5_REG_LCDC_BASE+0x018)
#define V5_REG_LCDC_AX_L						(V5_REG_LCDC_BASE+0x01A)
#define V5_REG_LCDC_AX_H						(V5_REG_LCDC_BASE+0x01B)
#define V5_REG_LCDC_AY_L						(V5_REG_LCDC_BASE+0x01C)
#define V5_REG_LCDC_AY_H						(V5_REG_LCDC_BASE+0x01D)
#define V5_REG_LCDC_AW_L						(V5_REG_LCDC_BASE+0x01E)
#define V5_REG_LCDC_AW_H						(V5_REG_LCDC_BASE+0x01F)
#define V5_REG_LCDC_AH_L						(V5_REG_LCDC_BASE+0x020)
#define V5_REG_LCDC_AH_H						(V5_REG_LCDC_BASE+0x021)
#define V5_REG_LCDC_ADX0_L						(V5_REG_LCDC_BASE+0x022)
#define V5_REG_LCDC_ADX0_H						(V5_REG_LCDC_BASE+0x023)
#define V5_REG_LCDC_ADY0_L						(V5_REG_LCDC_BASE+0x024)
#define V5_REG_LCDC_ADY0_H						(V5_REG_LCDC_BASE+0x025)
#define V5_REG_LCDC_AMW_L						(V5_REG_LCDC_BASE+0x026)
#define V5_REG_LCDC_AMW_H						(V5_REG_LCDC_BASE+0x027)
#define V5_REG_LCDC_AMH_L						(V5_REG_LCDC_BASE+0x028)
#define V5_REG_LCDC_AMH_H						(V5_REG_LCDC_BASE+0x029)
#define V5_REG_LCDC_BX0_L						(V5_REG_LCDC_BASE+0x02A)
#define V5_REG_LCDC_BX0_H						(V5_REG_LCDC_BASE+0x02B)
#define V5_REG_LCDC_BY0_L						(V5_REG_LCDC_BASE+0x02C)
#define V5_REG_LCDC_BY0_H						(V5_REG_LCDC_BASE+0x02D)
#define V5_REG_LCDC_BW0_L						(V5_REG_LCDC_BASE+0x02E)
#define V5_REG_LCDC_BW0_H						(V5_REG_LCDC_BASE+0x02F)
#define V5_REG_LCDC_BH0_L						(V5_REG_LCDC_BASE+0x030)
#define V5_REG_LCDC_BH0_H						(V5_REG_LCDC_BASE+0x031)
#define V5_REG_LCDC_BDX0_L						(V5_REG_LCDC_BASE+0x032)
#define V5_REG_LCDC_BDX0_H						(V5_REG_LCDC_BASE+0x033)
#define V5_REG_LCDC_BDY0_L						(V5_REG_LCDC_BASE+0x034)
#define V5_REG_LCDC_BDY0_H						(V5_REG_LCDC_BASE+0x035)
#define V5_REG_LCDC_BDX1_L						(V5_REG_LCDC_BASE+0x036)
#define V5_REG_LCDC_BDX1_H						(V5_REG_LCDC_BASE+0x037)
#define V5_REG_LCDC_BDY1_L						(V5_REG_LCDC_BASE+0x038)
#define V5_REG_LCDC_BDY1_H						(V5_REG_LCDC_BASE+0x039)
#define V5_REG_LCDC_BMW0_L						(V5_REG_LCDC_BASE+0x03A)
#define V5_REG_LCDC_BMW0_H						(V5_REG_LCDC_BASE+0x03B)
#define V5_REG_LCDC_BMW1_L						(V5_REG_LCDC_BASE+0x03C)
#define V5_REG_LCDC_BMW1_H						(V5_REG_LCDC_BASE+0x03D)

#define V5_REG_LCDC_BRX0_L						(V5_REG_LCDC_BASE+0x03E)
#define V5_REG_LCDC_BRX0_H						(V5_REG_LCDC_BASE+0x03F)
#define V5_REG_LCDC_BRY0_L						(V5_REG_LCDC_BASE+0x040)
#define V5_REG_LCDC_BRY0_H						(V5_REG_LCDC_BASE+0x041)
#define V5_REG_LCDC_BRW0_L						(V5_REG_LCDC_BASE+0x042)
#define V5_REG_LCDC_BRW0_H						(V5_REG_LCDC_BASE+0x043)
#define V5_REG_LCDC_BRH0_L						(V5_REG_LCDC_BASE+0x044)
#define V5_REG_LCDC_BRH0_H						(V5_REG_LCDC_BASE+0x045)

#define V5_REG_LCDC_BGX_L						(V5_REG_LCDC_BASE+0x046)
#define V5_REG_LCDC_BGX_H						(V5_REG_LCDC_BASE+0x047)
#define V5_REG_LCDC_BGY_L						(V5_REG_LCDC_BASE+0x048)
#define V5_REG_LCDC_BGY_H						(V5_REG_LCDC_BASE+0x049)
#define V5_REG_LCDC_BGW_L						(V5_REG_LCDC_BASE+0x04A)
#define V5_REG_LCDC_BGW_H						(V5_REG_LCDC_BASE+0x04B)
#define V5_REG_LCDC_BGH_L						(V5_REG_LCDC_BASE+0x04C)
#define V5_REG_LCDC_BGH_H						(V5_REG_LCDC_BASE+0x04D)

#define V5_REG_LCDC_OKC0_L						(V5_REG_LCDC_BASE+0x04E)
#define V5_REG_LCDC_OKC0_M						(V5_REG_LCDC_BASE+0x04F)
#define V5_REG_LCDC_OKC0_H						(V5_REG_LCDC_BASE+0x050)
#define V5_REG_LCDC_OKCM0						(V5_REG_LCDC_BASE+0x051)
#define V5_REG_LCDC_BR0_L						(V5_REG_LCDC_BASE+0x052)
#define V5_REG_LCDC_BR0_H						(V5_REG_LCDC_BASE+0x053)
#define V5_REG_LCDC_GBUFFMT						(V5_REG_LCDC_BASE+0x054)
#define V5_REG_LCDC_BGD_L						(V5_REG_LCDC_BASE+0x056)
#define V5_REG_LCDC_BGD_M						(V5_REG_LCDC_BASE+0x057)
#define V5_REG_LCDC_BGD_H						(V5_REG_LCDC_BASE+0x058)
#define V5_REG_LCDC_PD_L						(V5_REG_LCDC_BASE+0x05C)
#define V5_REG_LCDC_PD_M						(V5_REG_LCDC_BASE+0x05D)
#define V5_REG_LCDC_PD_H						(V5_REG_LCDC_BASE+0x05E)

#define V5_REG_LCDC_PA							(V5_REG_LCDC_BASE+0x05F)
#define V5_REG_LCDC_GLUT_R0						(V5_REG_LCDC_BASE+0x08C)
#define V5_REG_LCDC_GLUT_R1						(V5_REG_LCDC_BASE+0x08D)
#define V5_REG_LCDC_GLUT_R2						(V5_REG_LCDC_BASE+0x08E)
#define V5_REG_LCDC_GLUT_R3						(V5_REG_LCDC_BASE+0x08F)
#define V5_REG_LCDC_GLUT_R4						(V5_REG_LCDC_BASE+0x090)
#define V5_REG_LCDC_GLUT_R5						(V5_REG_LCDC_BASE+0x091)
#define V5_REG_LCDC_GLUT_R6						(V5_REG_LCDC_BASE+0x092)
#define V5_REG_LCDC_GLUT_R7						(V5_REG_LCDC_BASE+0x093)
#define V5_REG_LCDC_GLUT_R8						(V5_REG_LCDC_BASE+0x094)
#define V5_REG_LCDC_GLUT_R9						(V5_REG_LCDC_BASE+0x095)
#define V5_REG_LCDC_GLUT_R10					(V5_REG_LCDC_BASE+0x096)
#define V5_REG_LCDC_GLUT_R11					(V5_REG_LCDC_BASE+0x097)
#define V5_REG_LCDC_GLUT_R12					(V5_REG_LCDC_BASE+0x098)
#define V5_REG_LCDC_GLUT_R13					(V5_REG_LCDC_BASE+0x099)
#define V5_REG_LCDC_GLUT_R14					(V5_REG_LCDC_BASE+0x09A)
#define V5_REG_LCDC_GLUT_R15					(V5_REG_LCDC_BASE+0x09B)
#define V5_REG_LCDC_GLUT_R16					(V5_REG_LCDC_BASE+0x09C)
#define V5_REG_LCDC_GLUT_G0						(V5_REG_LCDC_BASE+0x09E)
#define V5_REG_LCDC_GLUT_G1						(V5_REG_LCDC_BASE+0x09F)
#define V5_REG_LCDC_GLUT_G2						(V5_REG_LCDC_BASE+0x0a0)
#define V5_REG_LCDC_GLUT_G3						(V5_REG_LCDC_BASE+0x0a1)
#define V5_REG_LCDC_GLUT_G4						(V5_REG_LCDC_BASE+0x0a2)
#define V5_REG_LCDC_GLUT_G5						(V5_REG_LCDC_BASE+0x0a3)
#define V5_REG_LCDC_GLUT_G6						(V5_REG_LCDC_BASE+0x0a4)
#define V5_REG_LCDC_GLUT_G7						(V5_REG_LCDC_BASE+0x0a5)
#define V5_REG_LCDC_GLUT_G8						(V5_REG_LCDC_BASE+0x0a6)
#define V5_REG_LCDC_GLUT_G9						(V5_REG_LCDC_BASE+0x0a7)
#define V5_REG_LCDC_GLUT_G10					(V5_REG_LCDC_BASE+0x0a8)
#define V5_REG_LCDC_GLUT_G11					(V5_REG_LCDC_BASE+0x0a9)
#define V5_REG_LCDC_GLUT_G12					(V5_REG_LCDC_BASE+0x0aA)
#define V5_REG_LCDC_GLUT_G13					(V5_REG_LCDC_BASE+0x0aB)
#define V5_REG_LCDC_GLUT_G14					(V5_REG_LCDC_BASE+0x0aC)
#define V5_REG_LCDC_GLUT_G15					(V5_REG_LCDC_BASE+0x0aD)
#define V5_REG_LCDC_GLUT_G16					(V5_REG_LCDC_BASE+0x0aE)
#define V5_REG_LCDC_GLUT_B0						(V5_REG_LCDC_BASE+0x0b0)
#define V5_REG_LCDC_GLUT_B1						(V5_REG_LCDC_BASE+0x0b1)
#define V5_REG_LCDC_GLUT_B2						(V5_REG_LCDC_BASE+0x0b2)
#define V5_REG_LCDC_GLUT_B3						(V5_REG_LCDC_BASE+0x0b3)
#define V5_REG_LCDC_GLUT_B4						(V5_REG_LCDC_BASE+0x0b4)
#define V5_REG_LCDC_GLUT_B5						(V5_REG_LCDC_BASE+0x0b5)
#define V5_REG_LCDC_GLUT_B6						(V5_REG_LCDC_BASE+0x0b6)
#define V5_REG_LCDC_GLUT_B7						(V5_REG_LCDC_BASE+0x0b7)
#define V5_REG_LCDC_GLUT_B8						(V5_REG_LCDC_BASE+0x0b8)
#define V5_REG_LCDC_GLUT_B9						(V5_REG_LCDC_BASE+0x0b9)
#define V5_REG_LCDC_GLUT_B10					(V5_REG_LCDC_BASE+0x0bA)
#define V5_REG_LCDC_GLUT_B11					(V5_REG_LCDC_BASE+0x0bB)
#define V5_REG_LCDC_GLUT_B12					(V5_REG_LCDC_BASE+0x0bC)
#define V5_REG_LCDC_GLUT_B13					(V5_REG_LCDC_BASE+0x0bD)
#define V5_REG_LCDC_GLUT_B14					(V5_REG_LCDC_BASE+0x0bE)
#define V5_REG_LCDC_GLUT_B15					(V5_REG_LCDC_BASE+0x0bF)
#define V5_REG_LCDC_GLUT_B16					(V5_REG_LCDC_BASE+0x0c0)
#define V5_REG_LCDC_DEDLY						(V5_REG_LCDC_BASE+0x0c8)
#define V5_REG_LCDC_DEINTV						(V5_REG_LCDC_BASE+0x0ca)
#define V5_REG_LCDC_LINEINTV					(V5_REG_LCDC_BASE+0x0cc)

#define V5_REG_LCDC_BX1_L						(V5_REG_LCDC_BASE+0x0d4)
#define V5_REG_LCDC_BX1_H						(V5_REG_LCDC_BASE+0x0d5)
#define V5_REG_LCDC_BY1_L						(V5_REG_LCDC_BASE+0x0d6)
#define V5_REG_LCDC_BY1_H						(V5_REG_LCDC_BASE+0x0d7)
#define V5_REG_LCDC_BW1_L						(V5_REG_LCDC_BASE+0x0d8)
#define V5_REG_LCDC_BW1_H						(V5_REG_LCDC_BASE+0x0d9)
#define V5_REG_LCDC_BH1_L						(V5_REG_LCDC_BASE+0x0da)
#define V5_REG_LCDC_BH1_H						(V5_REG_LCDC_BASE+0x0db)

#define V5_REG_LCDC_BRX1_L						(V5_REG_LCDC_BASE+0x0dc)
#define V5_REG_LCDC_BRX1_H						(V5_REG_LCDC_BASE+0x0dd)
#define V5_REG_LCDC_BRY1_L						(V5_REG_LCDC_BASE+0x0de)
#define V5_REG_LCDC_BRY1_H						(V5_REG_LCDC_BASE+0x0df)
#define V5_REG_LCDC_BRW1_L						(V5_REG_LCDC_BASE+0x0e0)
#define V5_REG_LCDC_BRW1_H						(V5_REG_LCDC_BASE+0x0e1)
#define V5_REG_LCDC_BRH1_L						(V5_REG_LCDC_BASE+0x0e2)
#define V5_REG_LCDC_BRH1_H						(V5_REG_LCDC_BASE+0x0e3)

#define V5_REG_LCDC_OKC1_L						(V5_REG_LCDC_BASE+0x0e4)
#define V5_REG_LCDC_OKC1_M						(V5_REG_LCDC_BASE+0x0e5)
#define V5_REG_LCDC_OKC1_H						(V5_REG_LCDC_BASE+0x0e6)
#define V5_REG_LCDC_OKCM1						(V5_REG_LCDC_BASE+0x0e7)

#define V5_REG_LCDC_BR1_L						(V5_REG_LCDC_BASE+0x0e8)
#define V5_REG_LCDC_BR1_H						(V5_REG_LCDC_BASE+0x0e9)

//Register LCDIF
#define V5_REG_LCDIF_HEAD_RS_FLAG_L				(V5_REG_LCDIF_BASE+0x000)
#define V5_REG_LCDIF_HEAD_RS_FLAG_H				(V5_REG_LCDIF_BASE+0x001)
#define V5_REG_LCDIF_HEAD_NUM_L					(V5_REG_LCDIF_BASE+0x002)
#define V5_REG_LCDIF_HEAD_NUM_H					(V5_REG_LCDIF_BASE+0x003)
#define V5_REG_LCDIF_START_X_POS_L				(V5_REG_LCDIF_BASE+0x004)
#define V5_REG_LCDIF_START_X_POS_H				(V5_REG_LCDIF_BASE+0x005)
#define V5_REG_LCDIF_START_Y_POS_L				(V5_REG_LCDIF_BASE+0x006)
#define V5_REG_LCDIF_START_Y_POS_H				(V5_REG_LCDIF_BASE+0x007)
#define V5_REG_LCDIF_END_X_POS_L				(V5_REG_LCDIF_BASE+0x008)
#define V5_REG_LCDIF_END_X_POS_H				(V5_REG_LCDIF_BASE+0x009)
#define V5_REG_LCDIF_END_Y_POS_L				(V5_REG_LCDIF_BASE+0x00A)
#define V5_REG_LCDIF_END_Y_POS_H				(V5_REG_LCDIF_BASE+0x00B)
#define V5_REG_LCDIF_HEAD_CONFIG_L				(V5_REG_LCDIF_BASE+0x00C)
#define V5_REG_LCDIF_HEAD_CONFIG_H				(V5_REG_LCDIF_BASE+0x00D)
#define V5_REG_LCDIF_CONFIG_L					(V5_REG_LCDIF_BASE+0x00E)
#define V5_REG_LCDIF_CONFIG_H					(V5_REG_LCDIF_BASE+0x00F)
#define V5_REG_LCDIF_LCD_RESET					(V5_REG_LCDIF_BASE+0x010)
#define V5_REG_LCDIF_PAD_L						(V5_REG_LCDIF_BASE+0x012)
#define V5_REG_LCDIF_PAD_H						(V5_REG_LCDIF_BASE+0x013)
#define V5_REG_LCDIF_WCONT_L					(V5_REG_LCDIF_BASE+0x014)
#define V5_REG_LCDIF_WCONT_H					(V5_REG_LCDIF_BASE+0x015)
#define V5_REG_LCDIF_RCONT_L					(V5_REG_LCDIF_BASE+0x016)
#define V5_REG_LCDIF_RCONT_H					(V5_REG_LCDIF_BASE+0x017)
#define V5_REG_LCDIF_EXW_EN						(V5_REG_LCDIF_BASE+0x018)
#define V5_REG_LCDIF_EXW0_L						(V5_REG_LCDIF_BASE+0x01a)
#define V5_REG_LCDIF_EXW0_H						(V5_REG_LCDIF_BASE+0x01b)
#define V5_REG_LCDIF_EXW1_L						(V5_REG_LCDIF_BASE+0x01e)
#define V5_REG_LCDIF_EXW1_H						(V5_REG_LCDIF_BASE+0x01f)
#define V5_REG_LCDIF_EXR0_L						(V5_REG_LCDIF_BASE+0x022)
#define V5_REG_LCDIF_EXR0_H						(V5_REG_LCDIF_BASE+0x023)
#define V5_REG_LCDIF_EXRS						(V5_REG_LCDIF_BASE+0x026)
#define V5_REG_LCDIF_SER_COMM_L					(V5_REG_LCDIF_BASE+0x028)
#define V5_REG_LCDIF_SER_COMM_H					(V5_REG_LCDIF_BASE+0x029)
#define V5_REG_LCDIF_SER_DATA_L					(V5_REG_LCDIF_BASE+0x02A)
#define V5_REG_LCDIF_SER_DATA_H					(V5_REG_LCDIF_BASE+0x02B)
#define V5_REG_LCDIF_SER_NUM_L					(V5_REG_LCDIF_BASE+0x02C)
#define V5_REG_LCDIF_SER_NUM_H					(V5_REG_LCDIF_BASE+0x02D)
#define V5_REG_LCDIF_SER_SEND					(V5_REG_LCDIF_BASE+0x02E)
#define V5_REG_LCDIF_SCK_WIDTH					(V5_REG_LCDIF_BASE+0x030)
#define V5_REG_LCDIF_A0_SEL						(V5_REG_LCDIF_BASE+0x032)
#define V5_REG_LCDIF_HEAD_DATA0					(V5_REG_LCDIF_BASE+0x034)
#define V5_REG_LCDIF_HEAD_DATA0_H				(V5_REG_LCDIF_BASE+0x035)
#define V5_REG_LCDIF_HEAD_DATA1					(V5_REG_LCDIF_BASE+0x036)
#define V5_REG_LCDIF_HEAD_DATA1_H				(V5_REG_LCDIF_BASE+0x037)
#define V5_REG_LCDIF_HEAD_DATA2					(V5_REG_LCDIF_BASE+0x038)
#define V5_REG_LCDIF_HEAD_DATA2_H				(V5_REG_LCDIF_BASE+0x039)
#define V5_REG_LCDIF_HEAD_DATA3					(V5_REG_LCDIF_BASE+0x03A)
#define V5_REG_LCDIF_HEAD_DATA3_H				(V5_REG_LCDIF_BASE+0x03B)
#define V5_REG_LCDIF_HEAD_DATA4					(V5_REG_LCDIF_BASE+0x03C)
#define V5_REG_LCDIF_HEAD_DATA4_H				(V5_REG_LCDIF_BASE+0x03D)
#define V5_REG_LCDIF_HEAD_DATA5					(V5_REG_LCDIF_BASE+0x03E)
#define V5_REG_LCDIF_HEAD_DATA5_H				(V5_REG_LCDIF_BASE+0x03F)
#define V5_REG_LCDIF_HEAD_DATA6					(V5_REG_LCDIF_BASE+0x040)
#define V5_REG_LCDIF_HEAD_DATA6_H				(V5_REG_LCDIF_BASE+0x041)
#define V5_REG_LCDIF_HEAD_DATA7					(V5_REG_LCDIF_BASE+0x042)
#define V5_REG_LCDIF_HEAD_DATA7_H				(V5_REG_LCDIF_BASE+0x043)
#define V5_REG_LCDIF_HEAD_DATA8					(V5_REG_LCDIF_BASE+0x044)
#define V5_REG_LCDIF_HEAD_DATA8_H				(V5_REG_LCDIF_BASE+0x045)
#define V5_REG_LCDIF_HEAD_DATA9					(V5_REG_LCDIF_BASE+0x046)
#define V5_REG_LCDIF_HEAD_DATA9_H				(V5_REG_LCDIF_BASE+0x047)
#define V5_REG_LCDIF_HEAD_DATA10				(V5_REG_LCDIF_BASE+0x048)
#define V5_REG_LCDIF_HEAD_DATA10_H				(V5_REG_LCDIF_BASE+0x049)
#define V5_REG_LCDIF_HEAD_DATA11				(V5_REG_LCDIF_BASE+0x04A)
#define V5_REG_LCDIF_HEAD_DATA11_H				(V5_REG_LCDIF_BASE+0x04B)
#define V5_REG_LCDIF_HEAD_DATA12				(V5_REG_LCDIF_BASE+0x04C)
#define V5_REG_LCDIF_HEAD_DATA12_H				(V5_REG_LCDIF_BASE+0x04D)
#define V5_REG_LCDIF_HEAD_DATA13				(V5_REG_LCDIF_BASE+0x04E)
#define V5_REG_LCDIF_HEAD_DATA13_H				(V5_REG_LCDIF_BASE+0x04F)
#define V5_REG_LCDIF_HEAD_DATA14				(V5_REG_LCDIF_BASE+0x050)
#define V5_REG_LCDIF_HEAD_DATA14_H				(V5_REG_LCDIF_BASE+0x051)
#define V5_REG_LCDIF_HEAD_DATA15				(V5_REG_LCDIF_BASE+0x052)
#define V5_REG_LCDIF_HEAD_DATA15_H				(V5_REG_LCDIF_BASE+0x053)
#define V5_REG_LCDIF_BIAS_X						(V5_REG_LCDIF_BASE+0x054)
#define V5_REG_LCDIF_BIAS_X_H					(V5_REG_LCDIF_BASE+0x055)
#define V5_REG_LCDIF_BIAS_Y						(V5_REG_LCDIF_BASE+0x056)
#define V5_REG_LCDIF_BIAS_Y_H					(V5_REG_LCDIF_BASE+0x057)
#define V5_REG_LCDIF_DMAP						(V5_REG_LCDIF_BASE+0x05A)
#define V5_REG_LCDIF_HEAD_CS_MODE_L				(V5_REG_LCDIF_BASE+0x05C)
#define V5_REG_LCDIF_HEAD_CS_MODE_H				(V5_REG_LCDIF_BASE+0x05D)
#define V5_REG_LCDIF_HEAD_CS_FLAG_L				(V5_REG_LCDIF_BASE+0x05E)
#define V5_REG_LCDIF_HEAD_CS_FLAG_H				(V5_REG_LCDIF_BASE+0x05F)

#define V5_REG_LCDIF_HEAD_PROC_FLG				(V5_REG_LCDIF_BASE+0x060)
#define V5_REG_LCDIF_COMM_START_X				(V5_REG_LCDIF_BASE+0x062)
#define V5_REG_LCDIF_COMM_START_X_H				(V5_REG_LCDIF_BASE+0x063)
#define V5_REG_LCDIF_COMM_END_X					(V5_REG_LCDIF_BASE+0x064)
#define V5_REG_LCDIF_COMM_END_X_H				(V5_REG_LCDIF_BASE+0x065)
#define V5_REG_LCDIF_RPT_START_X				(V5_REG_LCDIF_BASE+0x066)
#define V5_REG_LCDIF_RPT_START_X_H				(V5_REG_LCDIF_BASE+0x067)
#define V5_REG_LCDIF_RPT_START_Y				(V5_REG_LCDIF_BASE+0x068)
#define V5_REG_LCDIF_RPT_START_Y_H				(V5_REG_LCDIF_BASE+0x069)
#define V5_REG_LCDIF_RPT_END_X					(V5_REG_LCDIF_BASE+0x06A)
#define V5_REG_LCDIF_RPT_END_X_H				(V5_REG_LCDIF_BASE+0x06B)
#define V5_REG_LCDIF_RPT_END_Y					(V5_REG_LCDIF_BASE+0x06C)
#define V5_REG_LCDIF_RPT_END_Y_H				(V5_REG_LCDIF_BASE+0x06D)
#define V5_REG_LCDIF_COMM_START_Y				(V5_REG_LCDIF_BASE+0x092)
#define V5_REG_LCDIF_COMM_START_Y_H				(V5_REG_LCDIF_BASE+0x093)
#define V5_REG_LCDIF_COMM_END_Y					(V5_REG_LCDIF_BASE+0x094)
#define V5_REG_LCDIF_COMM_END_Y_H				(V5_REG_LCDIF_BASE+0x095)

//Register MARBH
#define V5_REG_MARB_MARB_CTRL					(V5_REG_MARB_BASE+0x000)
#define V5_REG_MARB_MARB_RESET					(V5_REG_MARB_BASE+0x001)
#define V5_REG_MARB_MODE_CTRL_0					(V5_REG_MARB_BASE+0x002)
#define V5_REG_MARB_MODE_CTRL_1					(V5_REG_MARB_BASE+0x003)
#define V5_REG_MARB_JBUF_START_0				(V5_REG_MARB_BASE+0x004)
#define V5_REG_MARB_JBUF_START_1				(V5_REG_MARB_BASE+0x005)
#define V5_REG_MARB_JBUF_START_2				(V5_REG_MARB_BASE+0x006)
#define V5_REG_MARB_JBUF_END_0					(V5_REG_MARB_BASE+0x007)
#define V5_REG_MARB_JBUF_END_1					(V5_REG_MARB_BASE+0x008)
#define V5_REG_MARB_JBUF_END_2					(V5_REG_MARB_BASE+0x009)
#define V5_REG_MARB_TBUF_START_0				(V5_REG_MARB_BASE+0x00A)
#define V5_REG_MARB_TBUF_START_1				(V5_REG_MARB_BASE+0x00B)
#define V5_REG_MARB_TBUF_START_2				(V5_REG_MARB_BASE+0x00C)
#define V5_REG_MARB_TBUF_END_0					(V5_REG_MARB_BASE+0x00D)
#define V5_REG_MARB_TBUF_END_1					(V5_REG_MARB_BASE+0x00E)
#define V5_REG_MARB_TBUF_END_2					(V5_REG_MARB_BASE+0x00F)
#define V5_REG_MARB_IDX_START_0					(V5_REG_MARB_BASE+0x01C)
#define V5_REG_MARB_IDX_START_1					(V5_REG_MARB_BASE+0x01D)
#define V5_REG_MARB_IDX_START_2					(V5_REG_MARB_BASE+0x01E)
#define V5_REG_MARB_IDX_END_0					(V5_REG_MARB_BASE+0x01F)
#define V5_REG_MARB_IDX_END_1					(V5_REG_MARB_BASE+0x020)
#define V5_REG_MARB_IDX_END_2					(V5_REG_MARB_BASE+0x021)
#define V5_REG_MARB_JBUF_INTV_0					(V5_REG_MARB_BASE+0x023)
#define V5_REG_MARB_JBUF_INTV_1					(V5_REG_MARB_BASE+0x024)
#define V5_REG_MARB_JBUF_INTV_2					(V5_REG_MARB_BASE+0x025)
#define V5_REG_MARB_JBUF_UP_0					(V5_REG_MARB_BASE+0x026)
#define V5_REG_MARB_JBUF_UP_1					(V5_REG_MARB_BASE+0x027)
#define V5_REG_MARB_JBUF_UP_2					(V5_REG_MARB_BASE+0x028)
#define V5_REG_MARB_JBUF_LOW_0					(V5_REG_MARB_BASE+0x029)
#define V5_REG_MARB_JBUF_LOW_1					(V5_REG_MARB_BASE+0x02A)
#define V5_REG_MARB_JBUF_LOW_2					(V5_REG_MARB_BASE+0x02B)
#define V5_REG_MARB_TBUF_INTV_0					(V5_REG_MARB_BASE+0x02C)
#define V5_REG_MARB_TBUF_INTV_1					(V5_REG_MARB_BASE+0x02D)
#define V5_REG_MARB_TBUF_INTV_2					(V5_REG_MARB_BASE+0x02E)
#define V5_REG_MARB_TBUF_UP_0					(V5_REG_MARB_BASE+0x02F)
#define V5_REG_MARB_TBUF_UP_1					(V5_REG_MARB_BASE+0x030)
#define V5_REG_MARB_TBUF_UP_2					(V5_REG_MARB_BASE+0x031)
#define V5_REG_MARB_TBUF_LOW_0					(V5_REG_MARB_BASE+0x032)
#define V5_REG_MARB_TBUF_LOW_1					(V5_REG_MARB_BASE+0x033)
#define V5_REG_MARB_TBUF_LOW_2					(V5_REG_MARB_BASE+0x034)
#define V5_REG_MARB_FRAME_INTERV				(V5_REG_MARB_BASE+0x04A)
#define V5_REG_MARB_MEMORY_CTRL					(V5_REG_MARB_BASE+0x04B)
#define V5_REG_MARB_MSHOT_FCNT					(V5_REG_MARB_BASE+0x04D)
#define V5_REG_MARB_P_TABLE_0					(V5_REG_MARB_BASE+0x04E)
#define V5_REG_MARB_P_TABLE_1					(V5_REG_MARB_BASE+0x04F)
#define V5_REG_MARB_P_TABLE_2					(V5_REG_MARB_BASE+0x050)
#define V5_REG_MARB_JBUF_PT_0					(V5_REG_MARB_BASE+0x060)
#define V5_REG_MARB_JBUF_PT_1					(V5_REG_MARB_BASE+0x061)
#define V5_REG_MARB_JBUF_PT_2					(V5_REG_MARB_BASE+0x062)
#define V5_REG_MARB_TBUF_PT_0					(V5_REG_MARB_BASE+0x063)
#define V5_REG_MARB_TBUF_PT_1					(V5_REG_MARB_BASE+0x064)
#define V5_REG_MARB_TBUF_PT_2					(V5_REG_MARB_BASE+0x065)
#define V5_REG_MARB_LAST_PT_0					(V5_REG_MARB_BASE+0x066)
#define V5_REG_MARB_LAST_PT_1					(V5_REG_MARB_BASE+0x067)
#define V5_REG_MARB_LAST_PT_2					(V5_REG_MARB_BASE+0x068)
#define V5_REG_MARB_FRAME_CNT_0					(V5_REG_MARB_BASE+0x070)
#define V5_REG_MARB_FRAME_CNT_1					(V5_REG_MARB_BASE+0x071)
#define V5_REG_MARB_FRAME_CNT_2					(V5_REG_MARB_BASE+0x072)
#define V5_REG_MARB_FRAME_CNT_3					(V5_REG_MARB_BASE+0x073)
#define V5_REG_MARB_VIDEO_SIZE_0				(V5_REG_MARB_BASE+0x074)
#define V5_REG_MARB_VIDEO_SIZE_1				(V5_REG_MARB_BASE+0x075)
#define V5_REG_MARB_VIDEO_SIZE_2				(V5_REG_MARB_BASE+0x076)
#define V5_REG_MARB_VIDEO_SIZE_3				(V5_REG_MARB_BASE+0x077)
#define V5_REG_MARB_MARB_STAT_0					(V5_REG_MARB_BASE+0x078)
#define V5_REG_MARB_WRITE_DATA_0				(V5_REG_MARB_BASE+0x080)
#define V5_REG_MARB_WRITE_DATA_1				(V5_REG_MARB_BASE+0x081)
#define V5_REG_MARB_WRITE_DATA_2				(V5_REG_MARB_BASE+0x082)
#define V5_REG_MARB_WRITE_DATA_3				(V5_REG_MARB_BASE+0x083)
#define V5_REG_MARB_CLK32_DIV_0					(V5_REG_MARB_BASE+0x0A0)
#define V5_REG_MARB_CLK32_DIV_1					(V5_REG_MARB_BASE+0x0A1)
#define V5_REG_MARB_1T_CTRL1					(V5_REG_MARB_BASE+0x0A2)
#define V5_REG_MARB_RECAP_CTRL					(V5_REG_MARB_BASE+0x0A4)
#define V5_REG_MARB_RECAP_THRESHOLD				(V5_REG_MARB_BASE+0x0A6)
#define V5_REG_MARB_RECAP_TIMES					(V5_REG_MARB_BASE+0x0A7)
#define V5_REG_MARB_RECAP_FRM_SIZE0				(V5_REG_MARB_BASE+0x0A8)
#define V5_REG_MARB_RECAP_FRM_SIZE1				(V5_REG_MARB_BASE+0x0A9)
#define V5_REG_MARB_RECAP_FRM_SIZE2				(V5_REG_MARB_BASE+0x0AA)
#define V5_REG_MARB_RECAP_FRM_SIZE3				(V5_REG_MARB_BASE+0x0AB)
#define V5_REG_MARB_REF_MEET_POINT				(V5_REG_MARB_BASE+0x0AC)
#define V5_REG_MARB_TIMER0						(V5_REG_MARB_BASE+0x0B1)
#define V5_REG_MARB_TIMER1						(V5_REG_MARB_BASE+0x0B2)
#define V5_REG_MARB_TIMER2						(V5_REG_MARB_BASE+0x0B3)
#define V5_REG_MARB_SUB_TIMER0					(V5_REG_MARB_BASE+0x0B4)
#define V5_REG_MARB_SUB_TIMER1					(V5_REG_MARB_BASE+0x0B5)
#define V5_REG_MARB_TIMER_VAL0					(V5_REG_MARB_BASE+0x0B7)
#define V5_REG_MARB_TIMER_VAL1					(V5_REG_MARB_BASE+0x0B8)
#define V5_REG_MARB_TIMER_VAL2					(V5_REG_MARB_BASE+0x0B9)
#define V5_REG_MARB_SUB_TIMER_VAL0				(V5_REG_MARB_BASE+0x0BA)
#define V5_REG_MARB_SUB_TIMER_VAL1				(V5_REG_MARB_BASE+0x0BB)


//Register SIF
#define V5_REG_SIF_SNR_MODE						(V5_REG_SIF_BASE+0x000)
#define V5_REG_SIF_SNROP_MODE					(V5_REG_SIF_BASE+0x001)
#define V5_REG_SIF_YUV_FORMAT					(V5_REG_SIF_BASE+0x002)
#define V5_REG_SIF_V_CONTROL					(V5_REG_SIF_BASE+0x003)
#define V5_REG_SIF_H_CONTROL					(V5_REG_SIF_BASE+0x004)
#define V5_REG_SIF_SNRCLK_CNT					(V5_REG_SIF_BASE+0x005)
#define V5_REG_SIF_PIXRATE_SEL					(V5_REG_SIF_BASE+0x006)
#define V5_REG_SIF_SICLK_CNT					(V5_REG_SIF_BASE+0x007)
#define V5_REG_SIF_I2C_CLKCNTH					(V5_REG_SIF_BASE+0x008)
#define V5_REG_SIF_I2C_CLKCNTL					(V5_REG_SIF_BASE+0x009)
#define V5_REG_SIF_I2C_INTER_TRANSH				(V5_REG_SIF_BASE+0x00A)
#define V5_REG_SIF_I2C_INTER_TRANSL				(V5_REG_SIF_BASE+0x00B)
#define V5_REG_SIF_HD_STARTH					(V5_REG_SIF_BASE+0x00C)
#define V5_REG_SIF_HD_STARTL					(V5_REG_SIF_BASE+0x00D)
#define V5_REG_SIF_HD_STOPH						(V5_REG_SIF_BASE+0x00E)
#define V5_REG_SIF_HD_STOPL						(V5_REG_SIF_BASE+0x00F)
#define V5_REG_SIF_HSYNC_STARTH					(V5_REG_SIF_BASE+0x010)
#define V5_REG_SIF_HSYNC_STARTL					(V5_REG_SIF_BASE+0x011)
#define V5_REG_SIF_HSYNC_STOPH					(V5_REG_SIF_BASE+0x012)
#define V5_REG_SIF_HSYNC_STOPL					(V5_REG_SIF_BASE+0x013)
#define V5_REG_SIF_HREF_STARTH					(V5_REG_SIF_BASE+0x014)
#define V5_REG_SIF_HREF_STARTL					(V5_REG_SIF_BASE+0x015)
#define V5_REG_SIF_HREF_LENGTHH					(V5_REG_SIF_BASE+0x016)
#define V5_REG_SIF_HREF_LENGTHL					(V5_REG_SIF_BASE+0x017)
#define V5_REG_SIF_VD_STARTH					(V5_REG_SIF_BASE+0x018)
#define V5_REG_SIF_VD_STARTL					(V5_REG_SIF_BASE+0x019)
#define V5_REG_SIF_VD_STOPH						(V5_REG_SIF_BASE+0x01A)
#define V5_REG_SIF_VD_STOPL						(V5_REG_SIF_BASE+0x01B)
#define V5_REG_SIF_VSYNC_STARTH					(V5_REG_SIF_BASE+0x01C)
#define V5_REG_SIF_VSYNC_STARTL					(V5_REG_SIF_BASE+0x01D)
#define V5_REG_SIF_VSYNC_STOPH					(V5_REG_SIF_BASE+0x01E)
#define V5_REG_SIF_VSYNC_STOPL					(V5_REG_SIF_BASE+0x01F)
#define V5_REG_SIF_VREF_STARTH					(V5_REG_SIF_BASE+0x020)
#define V5_REG_SIF_VREF_STARTL					(V5_REG_SIF_BASE+0x021)
#define V5_REG_SIF_VREF_STOPH					(V5_REG_SIF_BASE+0x022)
#define V5_REG_SIF_VREF_STOPL					(V5_REG_SIF_BASE+0x023)
#define V5_REG_SIF_HDFALL_STARTH				(V5_REG_SIF_BASE+0x024)
#define V5_REG_SIF_HDFALL_STARTL				(V5_REG_SIF_BASE+0x025)
#define V5_REG_SIF_HDFALL_STOPH					(V5_REG_SIF_BASE+0x026)
#define V5_REG_SIF_HDFALL_STOPL					(V5_REG_SIF_BASE+0x027)
#define V5_REG_SIF_VDFALL_STARTH				(V5_REG_SIF_BASE+0x028)
#define V5_REG_SIF_VDFALL_STARTL				(V5_REG_SIF_BASE+0x029)
#define V5_REG_SIF_VDFALL_STOPH					(V5_REG_SIF_BASE+0x02A)
#define V5_REG_SIF_VDFALL_STOPL					(V5_REG_SIF_BASE+0x02B)
#define V5_REG_SIF_COLMAXH						(V5_REG_SIF_BASE+0x02C)
#define V5_REG_SIF_COLMAXL						(V5_REG_SIF_BASE+0x02D)
#define V5_REG_SIF_ROWMAXH						(V5_REG_SIF_BASE+0x02E)
#define V5_REG_SIF_ROWMAXL						(V5_REG_SIF_BASE+0x02F)
#define V5_REG_SIF_EXTIMEH						(V5_REG_SIF_BASE+0x030)
#define V5_REG_SIF_EXTIMEL						(V5_REG_SIF_BASE+0x031)
#define V5_REG_SIF_GAIN							(V5_REG_SIF_BASE+0x032)
#define V5_REG_SIF_OBREG						(V5_REG_SIF_BASE+0x033)
#define V5_REG_SIF_IIC_BYTE						(V5_REG_SIF_BASE+0x034)
#define V5_REG_SIF_IIC_DEVADDR					(V5_REG_SIF_BASE+0x035)
#define V5_REG_SIF_SNRWRDATAH					(V5_REG_SIF_BASE+0x036)
#define V5_REG_SIF_SNRWRDATAM					(V5_REG_SIF_BASE+0x037)
#define V5_REG_SIF_SNRWRDATAL					(V5_REG_SIF_BASE+0x038)
#define V5_REG_SIF_SNRACSCTR					(V5_REG_SIF_BASE+0x039)
#define V5_REG_SIF_SNRADDR						(V5_REG_SIF_BASE+0x03A)
#define V5_REG_SIF_SNRSTATUS					(V5_REG_SIF_BASE+0x03B)
#define V5_REG_SIF_SNRRDDATAH					(V5_REG_SIF_BASE+0x03C)
#define V5_REG_SIF_SNRRDDATAM					(V5_REG_SIF_BASE+0x03D)
#define V5_REG_SIF_SNRRDDATAL					(V5_REG_SIF_BASE+0x03E)
#define V5_REG_SIF_BUS_STATE					(V5_REG_SIF_BASE+0x03F)
#define V5_REG_SIF_AEWIN_STARTH					(V5_REG_SIF_BASE+0x040)
#define V5_REG_SIF_AEWIN_STARTL					(V5_REG_SIF_BASE+0x041)
#define V5_REG_SIF_AEWIN_STOPH					(V5_REG_SIF_BASE+0x042)
#define V5_REG_SIF_AEWIN_STOPL					(V5_REG_SIF_BASE+0x043)
#define V5_REG_SIF_AEPIN_CTRL					(V5_REG_SIF_BASE+0x044)
#define V5_REG_SIF_AEBUS_CTRL					(V5_REG_SIF_BASE+0x045)
#define V5_REG_SIF_B_CNTH						(V5_REG_SIF_BASE+0x046)
#define V5_REG_SIF_B_CNTL						(V5_REG_SIF_BASE+0x047)
#define V5_REG_SIF_AE0_DATA						(V5_REG_SIF_BASE+0x048)
#define V5_REG_SIF_AE0_DATA_1					(V5_REG_SIF_BASE+0x049)
#define V5_REG_SIF_AE0_DATA_2					(V5_REG_SIF_BASE+0x04A)
#define V5_REG_SIF_AE0_DATA_3					(V5_REG_SIF_BASE+0x04B)
#define V5_REG_SIF_AE0_DATA_4					(V5_REG_SIF_BASE+0x04C)
#define V5_REG_SIF_AE0_DATA_5					(V5_REG_SIF_BASE+0x04D)
#define V5_REG_SIF_AE0_DATA_6					(V5_REG_SIF_BASE+0x04E)
#define V5_REG_SIF_AE0_DATA_7					(V5_REG_SIF_BASE+0x04F)
#define V5_REG_SIF_AE0_DATA_8					(V5_REG_SIF_BASE+0x050)
#define V5_REG_SIF_AE0_DATA_9					(V5_REG_SIF_BASE+0x051)
#define V5_REG_SIF_AE0_DATA_10					(V5_REG_SIF_BASE+0x052)
#define V5_REG_SIF_AE0_DATA_11					(V5_REG_SIF_BASE+0x053)
#define V5_REG_SIF_AE0_DATA_12					(V5_REG_SIF_BASE+0x054)
#define V5_REG_SIF_AE0_DATA_13					(V5_REG_SIF_BASE+0x055)
#define V5_REG_SIF_AE0_DATA_14					(V5_REG_SIF_BASE+0x056)
#define V5_REG_SIF_AE0_DATA_15					(V5_REG_SIF_BASE+0x057)
#define V5_REG_SIF_AE0_DATA_16					(V5_REG_SIF_BASE+0x058)
#define V5_REG_SIF_AE0_DATA_17					(V5_REG_SIF_BASE+0x059)
#define V5_REG_SIF_AE0_DATA_18					(V5_REG_SIF_BASE+0x05A)
#define V5_REG_SIF_AE0_DATA_19					(V5_REG_SIF_BASE+0x05B)
#define V5_REG_SIF_EDGE_CHOS					(V5_REG_SIF_BASE+0x05C)
#define V5_REG_SIF_COUNTER_RESET				(V5_REG_SIF_BASE+0x05D)
#define V5_REG_SIF_CAPTURE_DELAY				(V5_REG_SIF_BASE+0x05E)
#define V5_REG_SIF_FL_PWM_EN					(V5_REG_SIF_BASE+0x070)
#define V5_REG_SIF_FL_POLARITY					(V5_REG_SIF_BASE+0x071)
#define V5_REG_SIF_FL_PWM_CNT_TGT_H				(V5_REG_SIF_BASE+0x072)
#define V5_REG_SIF_FL_PWM_CNT_TGT_L				(V5_REG_SIF_BASE+0x073)
#define V5_REG_SIF_FL_PWM_CNT_DUTY_H			(V5_REG_SIF_BASE+0x074)
#define V5_REG_SIF_FL_PWM_CNT_DUTY_L			(V5_REG_SIF_BASE+0x075)
#define V5_REG_SIF_FL_DUTY						(V5_REG_SIF_BASE+0x076)
#define V5_REG_SIF_M10US_CNT_EN					(V5_REG_SIF_BASE+0x080)
#define V5_REG_SIF_M10US_TGT					(V5_REG_SIF_BASE+0x081)
#define V5_REG_SIF_DELAY_FLASH_TGT_H			(V5_REG_SIF_BASE+0x083)
#define V5_REG_SIF_DELAY_FLASH_TGT_M			(V5_REG_SIF_BASE+0x084)
#define V5_REG_SIF_DELAY_FLASH_TGT_L			(V5_REG_SIF_BASE+0x085)
#define V5_REG_SIF_TRIGGER_TGT_H				(V5_REG_SIF_BASE+0x086)
#define V5_REG_SIF_TRIGGER_TGT_L				(V5_REG_SIF_BASE+0x087)
#define V5_REG_SIF_TRIGGER_STYLE_SEL			(V5_REG_SIF_BASE+0x088)
#define V5_REG_SIF_START_TRIGGER				(V5_REG_SIF_BASE+0x089)
#define V5_REG_SIF_TRIGGER_START_ROW_H			(V5_REG_SIF_BASE+0x08A)
#define V5_REG_SIF_TRIGGER_START_ROW_L			(V5_REG_SIF_BASE+0x08B)
#define V5_REG_SIF_TRIGGER_START_COL_H			(V5_REG_SIF_BASE+0x08C)
#define V5_REG_SIF_TRIGGER_START_COL_L			(V5_REG_SIF_BASE+0x08D)
#define V5_REG_SIF_UMCTRL_SEL					(V5_REG_SIF_BASE+0x08E)
#define V5_REG_SIF_FIFO_STATUS					(V5_REG_SIF_BASE+0x08F)
#define V5_REG_SIF_VSYNC_DELAY_H				(V5_REG_SIF_BASE+0x090)
#define V5_REG_SIF_VSYNC_DELAY					(V5_REG_SIF_BASE+0x091)


#ifdef __cplusplus
}
#endif

#endif 
