Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\Test_1kHz_fix\Test1kHz.qsys --block-symbol-file --output-directory=D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\Test_1kHz_fix\Test1kHz --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Test_1kHz_fix/Test1kHz.qsys
Progress: Reading input file
Progress: Adding Test1kHzSineComponent_0 [Test1kHzSineComponent 1.0]
Progress: Parameterizing module Test1kHzSineComponent_0
Progress: Adding audio_0 [altera_up_avalon_audio 17.1]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 17.1]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Test1kHz.audio_0.avalon_left_channel_source: audio_0.avalon_left_channel_source must be connected to an Avalon-ST sink
Warning: Test1kHz.audio_0.avalon_right_channel_source: audio_0.avalon_right_channel_source must be connected to an Avalon-ST sink
Warning: Test1kHz.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\Test_1kHz_fix\Test1kHz.qsys --synthesis=VHDL --output-directory=D:\GitHub\Projekt6\DigitalTheremin\DigitalThereminP6\Test_1kHz_fix\Test1kHz\synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Test_1kHz_fix/Test1kHz.qsys
Progress: Reading input file
Progress: Adding Test1kHzSineComponent_0 [Test1kHzSineComponent 1.0]
Progress: Parameterizing module Test1kHzSineComponent_0
Progress: Adding audio_0 [altera_up_avalon_audio 17.1]
Progress: Parameterizing module audio_0
Progress: Adding audio_and_video_config_0 [altera_up_avalon_audio_and_video_config 17.1]
Progress: Parameterizing module audio_and_video_config_0
Progress: Adding audio_pll_0 [altera_up_avalon_audio_pll 17.1]
Progress: Parameterizing module audio_pll_0
Progress: Adding clk_0 [clock_source 17.1]
Progress: Parameterizing module clk_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: Test1kHz.audio_0.avalon_left_channel_source: audio_0.avalon_left_channel_source must be connected to an Avalon-ST sink
Warning: Test1kHz.audio_0.avalon_right_channel_source: audio_0.avalon_right_channel_source must be connected to an Avalon-ST sink
Warning: Test1kHz.audio_and_video_config_0: audio_and_video_config_0.avalon_av_config_slave must be connected to an Avalon-MM master
Info: Test1kHz: Generating Test1kHz "Test1kHz" for QUARTUS_SYNTH
Info: Test1kHzSineComponent_0: "Test1kHz" instantiated Test1kHzSineComponent "Test1kHzSineComponent_0"
Info: audio_0: Starting Generation of Audio Controller
Info: audio_0: "Test1kHz" instantiated altera_up_avalon_audio "audio_0"
Info: audio_and_video_config_0: Starting Generation of Audio and Video Config
Info: audio_and_video_config_0: "Test1kHz" instantiated altera_up_avalon_audio_and_video_config "audio_and_video_config_0"
Info: audio_pll_0: "Test1kHz" instantiated altera_up_avalon_audio_pll "audio_pll_0"
Info: rst_controller: "Test1kHz" instantiated altera_reset_controller "rst_controller"
Info: audio_pll: "audio_pll_0" instantiated altera_pll "audio_pll"
Info: reset_from_locked: "audio_pll_0" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: Test1kHz: Done "Test1kHz" with 8 modules, 30 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
