;redcode
;assert 1
	SPL 0, <-2
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SPL -500, <300
	SUB @121, 103
	DJN -1, @-20
	CMP 100, 300
	SPL 100, 300
	ADD 210, 30
	SPL <111, 103
	SPL -7, @-420
	SPL <111, 103
	SUB @127, 100
	SUB @127, 106
	SUB <0, @2
	SUB @127, 100
	MOV -0, -0
	SUB @127, 100
	SPL -0
	CMP @127, 100
	SPL -0
	SPL -0
	SPL 100, 300
	SPL 100, 300
	CMP 100, 300
	JMN 0, <-2
	SPL 127, #-800
	SLT #100, -104
	SLT #100, -104
	SUB @127, 100
	DJN -1, @-20
	SPL 100, 300
	ADD 130, 9
	SUB #0, -0
	SLT #100, -104
	SUB @127, 100
	JMN <127, -800
	SLT #-0, 100
	SUB -7, <-420
	CMP -7, <-420
	MOV -1, <-20
	SUB <0, @2
	CMP -7, <-420
	MOV -1, <-20
	SPL 0, <-2
	CMP -7, <-420
	CMP -7, <-420
	CMP -7, <-420
	DJN -1, @-20
	MOV -7, <-20
	DJN -1, @-20
