// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module pynqrypt_encrypt_aes_generate_round_keys (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        p_read,
        this_round_keys_address0,
        this_round_keys_ce0,
        this_round_keys_we0,
        this_round_keys_d0
);

parameter    ap_ST_fsm_state1 = 4'd1;
parameter    ap_ST_fsm_state2 = 4'd2;
parameter    ap_ST_fsm_state3 = 4'd4;
parameter    ap_ST_fsm_state4 = 4'd8;
parameter    ap_const_lv1408_lc_4 = 1408'd0;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [127:0] p_read;
output  [3:0] this_round_keys_address0;
output   this_round_keys_ce0;
output   this_round_keys_we0;
output  [127:0] this_round_keys_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [1407:0] p_round_key_V_fu_107_p5;
reg   [1407:0] p_round_key_V_reg_130;
wire    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_start;
wire    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_done;
wire    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_idle;
wire    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_ready;
wire   [1407:0] grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_p_round_key_V_1_out;
wire    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_p_round_key_V_1_out_ap_vld;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_start;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_done;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_idle;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_ready;
wire   [3:0] grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_this_round_keys_address0;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_this_round_keys_ce0;
wire    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_this_round_keys_we0;
wire   [127:0] grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_this_round_keys_d0;
reg    grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
wire   [31:0] trunc_ln628_fu_91_p1;
wire   [31:0] tmp_s_fu_81_p4;
wire   [31:0] tmp_4_fu_71_p4;
wire   [31:0] tmp3_fu_61_p4;
wire   [127:0] tmp_1_fu_95_p5;
reg   [3:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_start_reg = 1'b0;
#0 grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_start_reg = 1'b0;
end

pynqrypt_encrypt_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_start),
    .ap_done(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_done),
    .ap_idle(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_idle),
    .ap_ready(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_ready),
    .p_round_key_V(p_round_key_V_reg_130),
    .p_round_key_V_1_out(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_p_round_key_V_1_out),
    .p_round_key_V_1_out_ap_vld(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_p_round_key_V_1_out_ap_vld)
);

pynqrypt_encrypt_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1 grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_start),
    .ap_done(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_done),
    .ap_idle(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_idle),
    .ap_ready(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_ready),
    .p_round_key_V_1_reload(grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_p_round_key_V_1_out),
    .this_round_keys_address0(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_this_round_keys_address0),
    .this_round_keys_ce0(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_this_round_keys_ce0),
    .this_round_keys_we0(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_this_round_keys_we0),
    .this_round_keys_d0(grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_this_round_keys_d0)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_start_reg <= 1'b1;
        end else if ((grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_ready == 1'b1)) begin
            grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_start_reg <= 1'b1;
        end else if ((grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_ready == 1'b1)) begin
            grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        p_round_key_V_reg_130 <= p_round_key_V_fu_107_p5;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state3_blk = 1'b0;

always @ (*) begin
    if ((grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4)) | ((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_start = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_ap_start_reg;

assign grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_start = grp_aes_generate_round_keys_Pipeline_loop_aes_generate_round_keys_fu_46_ap_start_reg;

assign p_round_key_V_fu_107_p5 = {{ap_const_lv1408_lc_4[1407:128]}, {tmp_1_fu_95_p5}};

assign this_round_keys_address0 = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_this_round_keys_address0;

assign this_round_keys_ce0 = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_this_round_keys_ce0;

assign this_round_keys_d0 = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_this_round_keys_d0;

assign this_round_keys_we0 = grp_aes_generate_round_keys_Pipeline_VITIS_LOOP_178_1_fu_54_this_round_keys_we0;

assign tmp3_fu_61_p4 = {{p_read[127:96]}};

assign tmp_1_fu_95_p5 = {{{{trunc_ln628_fu_91_p1}, {tmp_s_fu_81_p4}}, {tmp_4_fu_71_p4}}, {tmp3_fu_61_p4}};

assign tmp_4_fu_71_p4 = {{p_read[95:64]}};

assign tmp_s_fu_81_p4 = {{p_read[63:32]}};

assign trunc_ln628_fu_91_p1 = p_read[31:0];

endmodule //pynqrypt_encrypt_aes_generate_round_keys
