// Seed: 4191468909
module module_0 (
    output id_0,
    output logic id_1,
    output id_2,
    input id_3,
    output logic id_4,
    input logic id_5,
    output tri0 id_6,
    input id_7,
    output id_8,
    input id_9,
    output logic id_10
);
  assign id_6[1] = id_9 ? 1 : 1;
endmodule
