// Seed: 3355545448
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22
);
  inout wire id_22;
  inout wire id_21;
  inout wire id_20;
  output wire id_19;
  inout wire id_18;
  output wire id_17;
  input wire id_16;
  output wire id_15;
  inout wire id_14;
  inout wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24,
    id_25,
    id_26,
    id_27,
    id_28,
    id_29,
    id_30,
    id_31,
    id_32,
    id_33,
    id_34,
    id_35,
    id_36,
    id_37,
    id_38,
    id_39
);
  inout wire id_39;
  input wire id_38;
  inout wire id_37;
  inout wire id_36;
  inout wire id_35;
  output wire id_34;
  output wire id_33;
  input wire id_32;
  inout wire id_31;
  output wire id_30;
  input wire id_29;
  output wire id_28;
  input wire id_27;
  inout wire id_26;
  inout wire id_25;
  output wire id_24;
  output wire id_23;
  input wire id_22;
  output wire id_21;
  input wire id_20;
  output wire id_19;
  output wire id_18;
  input wire id_17;
  inout wire id_16;
  inout wire id_15;
  input wire id_14;
  output wire id_13;
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_36,
      id_39,
      id_30,
      id_14,
      id_5,
      id_33,
      id_24,
      id_25,
      id_25,
      id_39,
      id_31,
      id_25,
      id_35,
      id_37,
      id_18,
      id_25,
      id_30,
      id_5,
      id_4,
      id_3
  );
  wire id_40;
  id_41(
      -1, id_20 & id_33
  );
  assign id_5 = id_31;
  id_42(
      .id_0(1),
      .id_1(-1),
      .id_2(-1),
      .id_3(id_15[-1'b0]),
      .id_4(id_27),
      .id_5(-1'b0),
      .id_6(-1'b0),
      .id_7()
  ); id_43(
      id_26, 1
  );
  wire id_44;
endmodule
