Timing Analyzer report for bemicro_scomp_top
Fri Nov 10 15:36:05 2023
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'test_clock'
 14. Slow 1200mV 85C Model Hold: 'test_clock'
 15. Slow 1200mV 85C Model Metastability Summary
 16. Slow 1200mV 0C Model Fmax Summary
 17. Slow 1200mV 0C Model Setup Summary
 18. Slow 1200mV 0C Model Hold Summary
 19. Slow 1200mV 0C Model Recovery Summary
 20. Slow 1200mV 0C Model Removal Summary
 21. Slow 1200mV 0C Model Minimum Pulse Width Summary
 22. Slow 1200mV 0C Model Setup: 'test_clock'
 23. Slow 1200mV 0C Model Hold: 'test_clock'
 24. Slow 1200mV 0C Model Metastability Summary
 25. Fast 1200mV 0C Model Setup Summary
 26. Fast 1200mV 0C Model Hold Summary
 27. Fast 1200mV 0C Model Recovery Summary
 28. Fast 1200mV 0C Model Removal Summary
 29. Fast 1200mV 0C Model Minimum Pulse Width Summary
 30. Fast 1200mV 0C Model Setup: 'test_clock'
 31. Fast 1200mV 0C Model Hold: 'test_clock'
 32. Fast 1200mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1200mv 0c Model)
 37. Signal Integrity Metrics (Slow 1200mv 85c Model)
 38. Signal Integrity Metrics (Fast 1200mv 0c Model)
 39. Setup Transfers
 40. Hold Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Unconstrained Input Ports
 46. Unconstrained Output Ports
 47. Unconstrained Input Ports
 48. Unconstrained Output Ports
 49. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; bemicro_scomp_top                                   ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE22F17C7                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.8%      ;
;     Processors 3-4         ;   0.7%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; top.sdc       ; OK     ; Fri Nov 10 15:36:04 2023 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                  ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets          ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+
; test_clock ; Base ; 5.000  ; 200.0 MHz ; 0.000 ; 2.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk_fpga_50M } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+------------------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 232.4 MHz ; 232.4 MHz       ; test_clock ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+------------+-------+----------------+
; Clock      ; Slack ; End Point TNS  ;
+------------+-------+----------------+
; test_clock ; 0.697 ; 0.000          ;
+------------+-------+----------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; test_clock ; 0.651 ; 0.000         ;
+------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+------------+-------+------------------------------+
; Clock      ; Slack ; End Point TNS                ;
+------------+-------+------------------------------+
; test_clock ; 1.000 ; 0.000                        ;
+------------+-------+------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'test_clock'                                                                                                                                                   ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.697 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.254      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.717 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.231      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.738 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.210      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.751 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 5.000        ; -0.073     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.194      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.784 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; test_clock   ; test_clock  ; 5.000        ; -0.067     ; 4.167      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.845 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; test_clock   ; test_clock  ; 5.000        ; -0.071     ; 4.102      ;
; 0.888 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.060      ;
; 0.888 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.070     ; 4.060      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'test_clock'                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.651 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[1]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[1]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.907      ;
; 0.651 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.907      ;
; 0.652 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.909      ;
; 0.652 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[19] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[19] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.908      ;
; 0.653 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[25] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[25] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.909      ;
; 0.654 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.911      ;
; 0.654 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.910      ;
; 0.656 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[21] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[21] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.912      ;
; 0.657 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.913      ;
; 0.658 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.915      ;
; 0.658 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.914      ;
; 0.658 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.914      ;
; 0.659 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.915      ;
; 0.665 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[3]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[3]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.921      ;
; 0.665 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.921      ;
; 0.665 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.922      ;
; 0.665 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.922      ;
; 0.665 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.921      ;
; 0.665 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.921      ;
; 0.666 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.923      ;
; 0.666 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[17] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[17] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.922      ;
; 0.667 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[15] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[15] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.923      ;
; 0.668 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[4]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[4]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.924      ;
; 0.668 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[7]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[7]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.924      ;
; 0.668 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.925      ;
; 0.668 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.925      ;
; 0.668 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[27] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[27] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.924      ;
; 0.668 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.924      ;
; 0.668 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.924      ;
; 0.669 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.926      ;
; 0.669 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.925      ;
; 0.670 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[12]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[12]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.926      ;
; 0.670 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.927      ;
; 0.670 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[14] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[14] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.926      ;
; 0.671 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[2]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[2]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[8]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[8]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.928      ;
; 0.671 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.928      ;
; 0.671 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[16] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[16] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.927      ;
; 0.671 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.927      ;
; 0.672 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[13]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[13]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[18] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[18] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.928      ;
; 0.672 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.928      ;
; 0.673 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.929      ;
; 0.675 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.932      ;
; 0.676 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.932      ;
; 0.677 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[5]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[5]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.933      ;
; 0.677 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.933      ;
; 0.678 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.934      ;
; 0.678 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.934      ;
; 0.679 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[0]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[0]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.935      ;
; 0.679 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[6]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[6]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.935      ;
; 0.680 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.936      ;
; 0.688 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[9]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[9]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 0.944      ;
; 0.694 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 0.951      ;
; 0.754 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; Clock_divider_50Mto1H_10H_100H:comb_10|clock_out_100H ; test_clock   ; test_clock  ; 0.000        ; 0.545      ; 1.485      ;
; 0.969 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.225      ;
; 0.969 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[1]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[2]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.225      ;
; 0.970 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[19] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.226      ;
; 0.970 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 1.227      ;
; 0.971 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 1.228      ;
; 0.971 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[25] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.227      ;
; 0.973 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[21] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.229      ;
; 0.980 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[14] ; test_clock   ; test_clock  ; 0.000        ; 0.073      ; 1.239      ;
; 0.981 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[21] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.237      ;
; 0.983 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[3]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[4]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.239      ;
; 0.983 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 1.240      ;
; 0.983 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[12]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.239      ;
; 0.983 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 1.240      ;
; 0.983 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 1.240      ;
; 0.983 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[0]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[1]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.239      ;
; 0.983 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.239      ;
; 0.984 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[15] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[16] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.240      ;
; 0.984 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[17] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[18] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.240      ;
; 0.984 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.240      ;
; 0.984 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.240      ;
; 0.985 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[7]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[8]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.241      ;
; 0.985 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.241      ;
; 0.985 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.241      ;
; 0.985 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 1.242      ;
; 0.985 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[27] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.241      ;
; 0.985 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 1.242      ;
; 0.985 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.241      ;
; 0.986 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.242      ;
; 0.986 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[13]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 0.000        ; 0.074      ; 1.246      ;
; 0.986 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[25] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.242      ;
; 0.986 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.242      ;
; 0.988 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[0]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[2]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.244      ;
; 0.989 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.245      ;
; 0.989 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.245      ;
; 0.990 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.246      ;
; 0.990 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 1.247      ;
; 0.990 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.246      ;
; 0.991 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.247      ;
; 0.991 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.247      ;
; 0.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[5]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[6]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.250      ;
; 0.995 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 1.252      ;
; 0.995 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[4]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[5]   ; test_clock   ; test_clock  ; 0.000        ; 0.070      ; 1.251      ;
; 0.996 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 0.000        ; 0.071      ; 1.253      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                         ;
+------------+-----------------+------------+---------------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note                                                          ;
+------------+-----------------+------------+---------------------------------------------------------------+
; 252.21 MHz ; 250.0 MHz       ; test_clock ; limit due to minimum period restriction (max I/O toggle rate) ;
+------------+-----------------+------------+---------------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; test_clock ; 1.035 ; 0.000         ;
+------------+-------+---------------+


+------------------------------------+
; Slow 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; test_clock ; 0.594 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+-------+-----------------------------+
; Clock      ; Slack ; End Point TNS               ;
+------------+-------+-----------------------------+
; test_clock ; 1.000 ; 0.000                       ;
+------------+-------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'test_clock'                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.035 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.922      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.092 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.865      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.100 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.857      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.112 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.845      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.123 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.834      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.134 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.822      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.174 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; test_clock   ; test_clock  ; 5.000        ; -0.063     ; 3.782      ;
; 1.233 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[8]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.724      ;
; 1.233 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[8]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; test_clock   ; test_clock  ; 5.000        ; -0.062     ; 3.724      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'test_clock'                                                                                                                                                     ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.594 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[1]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[1]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.828      ;
; 0.595 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.828      ;
; 0.596 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.830      ;
; 0.596 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[25] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[25] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.830      ;
; 0.596 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[19] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[19] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.830      ;
; 0.597 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.831      ;
; 0.599 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.833      ;
; 0.599 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[21] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[21] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.833      ;
; 0.601 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.835      ;
; 0.601 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.835      ;
; 0.601 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.834      ;
; 0.602 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.836      ;
; 0.602 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.836      ;
; 0.607 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.841      ;
; 0.608 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[3]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[3]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.842      ;
; 0.608 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.842      ;
; 0.608 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.841      ;
; 0.608 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[17] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[17] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.842      ;
; 0.609 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[4]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[4]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.843      ;
; 0.609 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.843      ;
; 0.609 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.842      ;
; 0.610 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.844      ;
; 0.610 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.844      ;
; 0.610 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[27] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[27] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.844      ;
; 0.610 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[15] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[15] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.844      ;
; 0.611 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[7]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[7]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.845      ;
; 0.612 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.846      ;
; 0.612 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[12]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[12]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.846      ;
; 0.612 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.846      ;
; 0.612 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[14] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[14] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.846      ;
; 0.612 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.846      ;
; 0.612 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.845      ;
; 0.612 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.845      ;
; 0.613 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[2]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[2]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.847      ;
; 0.613 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[8]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[8]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.847      ;
; 0.613 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[13]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[13]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.847      ;
; 0.613 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.847      ;
; 0.613 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[16] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[16] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.847      ;
; 0.614 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.848      ;
; 0.614 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.848      ;
; 0.614 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[18] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[18] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.848      ;
; 0.614 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.847      ;
; 0.614 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.847      ;
; 0.615 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.848      ;
; 0.615 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.848      ;
; 0.617 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.851      ;
; 0.618 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.851      ;
; 0.619 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[5]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[5]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.853      ;
; 0.619 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.853      ;
; 0.619 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.852      ;
; 0.620 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[0]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[0]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.854      ;
; 0.620 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[6]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[6]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.854      ;
; 0.620 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.853      ;
; 0.622 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 0.855      ;
; 0.627 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[9]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[9]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.861      ;
; 0.633 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 0.867      ;
; 0.660 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; Clock_divider_50Mto1H_10H_100H:comb_10|clock_out_100H ; test_clock   ; test_clock  ; 0.000        ; 0.508      ; 1.339      ;
; 0.880 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[1]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[2]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.114      ;
; 0.881 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 1.114      ;
; 0.882 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[19] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.116      ;
; 0.882 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[25] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.116      ;
; 0.883 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.117      ;
; 0.884 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[21] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.118      ;
; 0.886 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[21] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.120      ;
; 0.886 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.120      ;
; 0.887 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[0]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[1]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.121      ;
; 0.889 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 1.122      ;
; 0.889 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 1.122      ;
; 0.889 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[27] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.123      ;
; 0.889 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.123      ;
; 0.890 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[25] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.124      ;
; 0.890 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.124      ;
; 0.893 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[12]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.127      ;
; 0.893 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[14] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.127      ;
; 0.894 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[3]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[4]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.128      ;
; 0.894 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.128      ;
; 0.894 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[17] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[18] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.128      ;
; 0.895 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.129      ;
; 0.895 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 1.128      ;
; 0.895 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.129      ;
; 0.897 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.131      ;
; 0.897 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[15] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[16] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.131      ;
; 0.897 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[4]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[5]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.131      ;
; 0.898 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[13]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 0.000        ; 0.064      ; 1.133      ;
; 0.898 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[7]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[8]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.132      ;
; 0.898 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.132      ;
; 0.898 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[0]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[2]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.132      ;
; 0.899 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.133      ;
; 0.899 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 1.132      ;
; 0.899 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 1.132      ;
; 0.899 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.133      ;
; 0.900 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[12]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[13]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.134      ;
; 0.900 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.134      ;
; 0.900 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[14] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[15] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.134      ;
; 0.900 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 1.133      ;
; 0.900 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 1.133      ;
; 0.900 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.134      ;
; 0.901 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 1.134      ;
; 0.901 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 0.000        ; 0.062      ; 1.134      ;
; 0.901 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[2]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[3]   ; test_clock   ; test_clock  ; 0.000        ; 0.063      ; 1.135      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; test_clock ; 2.876 ; 0.000         ;
+------------+-------+---------------+


+------------------------------------+
; Fast 1200mV 0C Model Hold Summary  ;
+------------+-------+---------------+
; Clock      ; Slack ; End Point TNS ;
+------------+-------+---------------+
; test_clock ; 0.275 ; 0.000         ;
+------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+------------+-------+-----------------------------+
; Clock      ; Slack ; End Point TNS               ;
+------------+-------+-----------------------------+
; test_clock ; 1.000 ; 0.000                       ;
+------------+-------+-----------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'test_clock'                                                                                                                                                    ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.876 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.096      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.912 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.060      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.923 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.049      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.946 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 5.000        ; -0.037     ; 2.024      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.955 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 2.017      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.994 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.978      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
; 2.997 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 5.000        ; -0.035     ; 1.975      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'test_clock'                                                                                                                                                     ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.275 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; Clock_divider_50Mto1H_10H_100H:comb_10|clock_out_100H ; test_clock   ; test_clock  ; 0.000        ; 0.314      ; 0.673      ;
; 0.297 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[1]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[1]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[19] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[19] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.418      ;
; 0.298 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.417      ;
; 0.299 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[21] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[21] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[25] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[25] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.419      ;
; 0.300 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.421      ;
; 0.301 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.420      ;
; 0.304 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[3]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[3]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.423      ;
; 0.305 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[4]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[4]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[17] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[17] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[27] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[27] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[15] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[15] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.424      ;
; 0.306 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[12]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[12]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[7]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[7]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[14] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[14] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.426      ;
; 0.306 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.425      ;
; 0.307 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[2]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[2]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[8]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[8]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[18] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[18] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[16] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[16] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.427      ;
; 0.307 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.426      ;
; 0.307 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.426      ;
; 0.308 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[13]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[13]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.428      ;
; 0.308 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.427      ;
; 0.310 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[5]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[5]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[6]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[6]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[27]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.430      ;
; 0.310 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.429      ;
; 0.310 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.429      ;
; 0.311 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[0]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[0]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[10]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.431      ;
; 0.312 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.431      ;
; 0.316 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[9]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[9]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.436      ;
; 0.319 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.439      ;
; 0.429 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; Clock_divider_50Mto1H_10H_100H:comb_10|clock_out_100H ; test_clock   ; test_clock  ; 0.000        ; 0.314      ; 0.827      ;
; 0.446 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[1]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[2]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.566      ;
; 0.447 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[19] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.567      ;
; 0.447 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.566      ;
; 0.448 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[21] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[23]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[25] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.568      ;
; 0.448 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.568      ;
; 0.451 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[13] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[14] ; test_clock   ; test_clock  ; 0.000        ; 0.037      ; 0.572      ;
; 0.453 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[3]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[4]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.573      ;
; 0.453 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[11]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[12]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.573      ;
; 0.454 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[19]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[20]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[16]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[17]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[18]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[17] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[18] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[15] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[16] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.574      ;
; 0.454 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.573      ;
; 0.455 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[7]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[8]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.575      ;
; 0.455 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[5]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[6]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.574      ;
; 0.455 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[21]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[22]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.575      ;
; 0.456 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.576      ;
; 0.456 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[13]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; test_clock   ; test_clock  ; 0.000        ; 0.037      ; 0.577      ;
; 0.456 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[7]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[8]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.575      ;
; 0.457 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[21] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.577      ;
; 0.458 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[0]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[1]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.578      ;
; 0.458 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[23] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.578      ;
; 0.459 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[1]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[25]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[25] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[27] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[3]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[5]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[6]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.579      ;
; 0.459 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[11] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[12] ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.578      ;
; 0.459 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[9]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[10] ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.578      ;
; 0.460 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[20] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.580      ;
; 0.461 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[0]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[2]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.581      ;
; 0.461 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[22] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.581      ;
; 0.462 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[0]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.581      ;
; 0.462 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[24] ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[26] ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[24]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[26]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.582      ;
; 0.462 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[2]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter100[4]  ; test_clock   ; test_clock  ; 0.000        ; 0.035      ; 0.581      ;
; 0.463 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[4]   ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[5]   ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.583      ;
; 0.464 ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[14]  ; Clock_divider_50Mto1H_10H_100H:comb_10|counter10[15]  ; test_clock   ; test_clock  ; 0.000        ; 0.036      ; 0.584      ;
+-------+-------------------------------------------------------+-------------------------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 0.697 ; 0.275 ; N/A      ; N/A     ; 1.000               ;
;  test_clock      ; 0.697 ; 0.275 ; N/A      ; N/A     ; 1.000               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  test_clock      ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led8[0]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led8[1]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led8[2]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led8[3]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led8[4]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led8[5]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led8[6]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led8[7]       ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; reset_key               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw1                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_sw0                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clk_fpga_50M            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; user_key1               ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led8[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; led8[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; led8[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led8[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; led8[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; led8[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; led8[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; led8[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led8[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; led8[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; led8[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led8[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; led8[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; led8[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; led8[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; led8[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led8[0]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led8[1]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led8[2]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led8[3]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; led8[4]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; led8[5]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led8[6]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; led8[7]       ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------+
; Setup Transfers                                                     ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; test_clock ; test_clock ; 2711     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------+
; Hold Transfers                                                      ;
+------------+------------+----------+----------+----------+----------+
; From Clock ; To Clock   ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+------------+----------+----------+----------+----------+
; test_clock ; test_clock ; 2711     ; 0        ; 0        ; 0        ;
+------------+------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 2     ; 2    ;
; Unconstrained Input Ports       ; 2     ; 2    ;
; Unconstrained Input Port Paths  ; 107   ; 107  ;
; Unconstrained Output Ports      ; 8     ; 8    ;
; Unconstrained Output Port Paths ; 8     ; 8    ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                      ;
+-------------------------------------------------------+------------+------+---------------+
; Target                                                ; Clock      ; Type ; Status        ;
+-------------------------------------------------------+------------+------+---------------+
; Clock_divider_50Mto1H_10H_100H:comb_10|clock_out_100H ;            ; Base ; Unconstrained ;
; clk_fpga_50M                                          ; test_clock ; Base ; Constrained   ;
; user_sw0                                              ;            ; Base ; Unconstrained ;
+-------------------------------------------------------+------------+------+---------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset_key  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_key1  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led8[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                         ;
+------------+--------------------------------------------------------------------------------------+
; Input Port ; Comment                                                                              ;
+------------+--------------------------------------------------------------------------------------+
; reset_key  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; user_key1  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; led8[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led8[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Fri Nov 10 15:36:04 2023
Info: Command: quartus_sta 231109_bemicro_up3_001_io_001 -c bemicro_scomp_top
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'top.sdc'
Warning (332060): Node: user_sw0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register scomp:cpu1|altsyncram:altsyncram_component|altsyncram_mct:auto_generated|ram_block1a0~porta_we_reg is being clocked by user_sw0
Warning (332060): Node: Clock_divider_50Mto1H_10H_100H:comb_10|clock_out_100H was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register debounce_f4s:db_user1|my_dff:d2|Q is being clocked by Clock_divider_50Mto1H_10H_100H:comb_10|clock_out_100H
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From test_clock (Rise) to test_clock (Rise) (setup and hold)
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 0.697
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.697               0.000 test_clock 
Info (332146): Worst-case hold slack is 0.651
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.651               0.000 test_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 test_clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332060): Node: user_sw0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register scomp:cpu1|altsyncram:altsyncram_component|altsyncram_mct:auto_generated|ram_block1a0~porta_we_reg is being clocked by user_sw0
Warning (332060): Node: Clock_divider_50Mto1H_10H_100H:comb_10|clock_out_100H was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register debounce_f4s:db_user1|my_dff:d2|Q is being clocked by Clock_divider_50Mto1H_10H_100H:comb_10|clock_out_100H
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From test_clock (Rise) to test_clock (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 1.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.035               0.000 test_clock 
Info (332146): Worst-case hold slack is 0.594
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.594               0.000 test_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 test_clock 
Info: Analyzing Fast 1200mV 0C Model
Warning (332060): Node: user_sw0 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register scomp:cpu1|altsyncram:altsyncram_component|altsyncram_mct:auto_generated|ram_block1a0~porta_we_reg is being clocked by user_sw0
Warning (332060): Node: Clock_divider_50Mto1H_10H_100H:comb_10|clock_out_100H was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register debounce_f4s:db_user1|my_dff:d2|Q is being clocked by Clock_divider_50Mto1H_10H_100H:comb_10|clock_out_100H
Critical Warning (332168): The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command.
    Critical Warning (332169): From test_clock (Rise) to test_clock (Rise) (setup and hold)
Info (332146): Worst-case setup slack is 2.876
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.876               0.000 test_clock 
Info (332146): Worst-case hold slack is 0.275
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.275               0.000 test_clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.000               0.000 test_clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 13 warnings
    Info: Peak virtual memory: 4771 megabytes
    Info: Processing ended: Fri Nov 10 15:36:05 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02


