<HTML>
<HEAD><TITLE>Place & Route Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par"></A>PAR: Place And Route Diamond (64-bit) 3.7.1.502.
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.
Mon Nov 21 17:44:42 2016

C:/lscc/diamond/3.7_x64/ispfpga\bin\nt64\par -f RTC_Lattice_impl1.p2t
RTC_Lattice_impl1_map.ncd RTC_Lattice_impl1.dir RTC_Lattice_impl1.prf -gui
-msgset E:/dev/RTC_Lattice/promote.xml


Preference file: RTC_Lattice_impl1.prf.

<A name="par_cts"></A><B><U><big>Cost Table Summary</big></U></B>
Level/       Number       Worst        Timing       Worst        Timing       Run          NCD
Cost [ncd]   Unrouted     Slack        Score        Slack(hold)  Score(hold)  Time         Status
----------   --------     -----        ------       -----------  -----------  ----         ------
5_1   *      0            31.559       0            0.377        0            08           Complete


* : Design saved.

Total (real) run time for 1-seed: 8 secs 

par done!

Lattice Place and Route Report for Design &quot;RTC_Lattice_impl1_map.ncd&quot;
Mon Nov 21 17:44:42 2016


<A name="par_best"></A><B><U><big>Best Par Run</big></U></B>
PAR: Place And Route Diamond (64-bit) 3.7.1.502.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset E:/dev/RTC_Lattice/promote.xml -exp parUseNBR=1:parCDP=0:parCDR=0:parPathBased=OFF RTC_Lattice_impl1_map.ncd RTC_Lattice_impl1.dir/5_1.ncd RTC_Lattice_impl1.prf
Preference file: RTC_Lattice_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file RTC_Lattice_impl1_map.ncd.
Design name: TOP_ADPLL
NCD version: 3.3
Vendor:      LATTICE
Device:      LCMXO2-7000HC
Package:     TQFP144
Performance: 4
Loading device for application par from file &apos;xo2c7000.nph&apos; in environment: C:/lscc/diamond/3.7_x64/ispfpga.
Package Status:                     Final          Version 1.39.
Performance Hardware Data Status:   Final          Version 33.4.
License checked out.


Ignore Preference Error(s):  True

<A name="par_dus"></A><B><U><big>Device utilization summary:</big></U></B>

   PIO (prelim)    6+1(JTAGENB)/336 2% used
                   6+1(JTAGENB)/115 6% bonded
   IOLOGIC            3/336          &lt;1% used

   SLICE             88/3432          2% used

   GSR                1/1           100% used
   OSC                1/1           100% used


Number of Signals: 294
Number of Connections: 563
WARNING - par: The JTAG Port has been disabled in this project, and JTAG pins will be configured as General Purpose IO. You must use JTAGENB pin in hardware to change the personality of the port from JTAG pins to general purpose IO. This mux control pin is dedicated to the selection of JTAG pins for GPIO use by the user design.  Refer to the MachXO2 Handbook for details on dual-function JTAG ports.
WARNING - par: The SN pin is not available for use as a general purpose I/O pin when the SLAVE_SPI_PORT attribute is enabled.  The SN pin should be tied high with an external pull-up if you are not using the Slave SPI port for configuration.

Pin Constraint Summary:
   6 out of 6 pins locked (100% locked).

The following 2 signals are selected to use the primary clock routing resources:
    RA5_c (driver: RA5, clk load #: 39)
    F.xclk (driver: F/OSCInst0, clk load #: 21)


The following 4 signals are selected to use the secondary clock routing resources:
    comp_ADPLL_RTC_CORE/ADPLL_CORE_Label/u4/un42_cnt_dco_0_I_75_0_RNI72PT_0 (driver: comp_ADPLL_RTC_CORE/ADPLL_CORE_Label/u4/SLICE_88, clk load #: 0, sr load #: 19, ce load #: 0)
    comp_ADPLL_RTC_CORE/ADPLL_CORE_Label/u4/N_6 (driver: comp_ADPLL_RTC_CORE/ADPLL_CORE_Label/u4/SLICE_85, clk load #: 0, sr load #: 0, ce load #: 18)
    comp_ADPLL_RTC_CORE/ADPLL_CORE_Label/u4/un42_cnt_dco_0_I_75_0_RNI72PT (driver: comp_ADPLL_RTC_CORE/ADPLL_CORE_Label/u4/SLICE_88, clk load #: 0, sr load #: 18, ce load #: 0)
    F/Tick (driver: F/TBLOCK.TK/SLICE_62, clk load #: 0, sr load #: 14, ce load #: 4)

Signal GSRnX is selected as Global Set/Reset.
Starting Placer Phase 0.
........
Finished Placer Phase 0.  REAL time: 0 secs 

Starting Placer Phase 1.
...................
Placer score = 19872.
Finished Placer Phase 1.  REAL time: 6 secs 

Starting Placer Phase 2.
.
Placer score =  19319
Finished Placer Phase 2.  REAL time: 6 secs 



<A name="par_clk"></A><B><U><big>Clock Report</big></U></B>

Global Clock Resources:
  CLK_PIN    : 1 out of 8 (12%)
  PLL        : 0 out of 2 (0%)
  DCM        : 0 out of 2 (0%)
  DCC        : 0 out of 8 (0%)

Quadrants All (TL, TR, BL, BR) - Global Clocks:
  PRIMARY &quot;RA5_c&quot; from comp &quot;RA5&quot; on CLK_PIN site &quot;92 (PR12A)&quot;, clk load = 39
  PRIMARY &quot;F.xclk&quot; from OSC on comp &quot;F/OSCInst0&quot; on site &quot;OSC&quot;, clk load = 21
  SECONDARY &quot;comp_ADPLL_RTC_CORE/ADPLL_CORE_Label/u4/un42_cnt_dco_0_I_75_0_RNI72PT_0&quot; from F0 on comp &quot;comp_ADPLL_RTC_CORE/ADPLL_CORE_Label/u4/SLICE_88&quot; on site &quot;R21C18C&quot;, clk load = 0, ce load = 0, sr load = 19
  SECONDARY &quot;comp_ADPLL_RTC_CORE/ADPLL_CORE_Label/u4/N_6&quot; from F0 on comp &quot;comp_ADPLL_RTC_CORE/ADPLL_CORE_Label/u4/SLICE_85&quot; on site &quot;R21C18D&quot;, clk load = 0, ce load = 18, sr load = 0
  SECONDARY &quot;comp_ADPLL_RTC_CORE/ADPLL_CORE_Label/u4/un42_cnt_dco_0_I_75_0_RNI72PT&quot; from F1 on comp &quot;comp_ADPLL_RTC_CORE/ADPLL_CORE_Label/u4/SLICE_88&quot; on site &quot;R21C18C&quot;, clk load = 0, ce load = 0, sr load = 18
  SECONDARY &quot;F/Tick&quot; from Q1 on comp &quot;F/TBLOCK.TK/SLICE_62&quot; on site &quot;R14C20B&quot;, clk load = 0, ce load = 4, sr load = 14

  PRIMARY  : 2 out of 8 (25%)
  SECONDARY: 4 out of 8 (50%)

Edge Clocks:
  No edge clock selected.




I/O Usage Summary (final):
   6 + 1(JTAGENB) out of 336 (2.1%) PIO sites used.
   6 + 1(JTAGENB) out of 115 (6.1%) bonded PIO sites used.
   Number of PIO comps: 6; differential: 0.
   Number of Vref pins used: 0.

I/O Bank Usage Summary:
+----------+---------------+------------+-----------+
| I/O Bank | Usage         | Bank Vccio | Bank Vref |
+----------+---------------+------------+-----------+
| 0        | 3 / 28 ( 10%) | 3.3V       | -         |
| 1        | 1 / 29 (  3%) | 3.3V       | -         |
| 2        | 0 / 29 (  0%) | 3.3V       | -         |
| 3        | 1 / 9 ( 11%)  | 3.3V       | -         |
| 4        | 1 / 10 ( 10%) | 3.3V       | -         |
| 5        | 0 / 10 (  0%) | 3.3V       | -         |
+----------+---------------+------------+-----------+

Total placer CPU time: 5 secs 

Dumping design to file RTC_Lattice_impl1.dir/5_1.ncd.

0 connections routed; 563 unrouted.
Starting router resource preassignment

Completed router resource preassignment. Real time: 7 secs 

Start NBR router at 17:44:49 11/21/16

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

Start NBR special constraint process at 17:44:49 11/21/16

Start NBR section for initial routing at 17:44:49 11/21/16
Level 4, iteration 1
7(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 31.559ns/0.000ns; real time: 7 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 0 (0.00%)

Start NBR section for normal routing at 17:44:49 11/21/16
Level 4, iteration 1
3(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 31.559ns/0.000ns; real time: 7 secs 
Level 4, iteration 2
2(0.00%) conflicts; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 31.559ns/0.000ns; real time: 7 secs 
Level 4, iteration 3
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 31.559ns/0.000ns; real time: 7 secs 

Start NBR section for setup/hold timing optimization with effort level 3 at 17:44:49 11/21/16

Start NBR section for re-routing at 17:44:50 11/21/16
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 0 (nbr) score; 
Estimated worst slack/total negative slack&lt;setup&gt;: 31.559ns/0.000ns; real time: 8 secs 

Start NBR section for post-routing at 17:44:50 11/21/16

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 0 (0.00%)
  Estimated worst slack&lt;setup&gt; : 31.559ns
  Timing score&lt;setup&gt; : 0
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



Total CPU time 7 secs 
Total REAL time: 8 secs 
Completely routed.
End of route.  563 routed (100.00%); 0 unrouted.
Checking DRC ... 
No errors found.

Hold time timing score: 0, hold timing errors: 0

Timing score: 0 

Dumping design to file RTC_Lattice_impl1.dir/5_1.ncd.


All signals are completely routed.


PAR_SUMMARY::Run status = completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack&lt;setup/&lt;ns&gt;&gt; = 31.559
PAR_SUMMARY::Timing score&lt;setup/&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Worst  slack&lt;hold /&lt;ns&gt;&gt; = 0.377
PAR_SUMMARY::Timing score&lt;hold /&lt;ns&gt;&gt; = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 7 secs 
Total REAL time to completion: 8 secs 

par done!

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&amp;T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
