// Seed: 1742901876
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  logic id_5;
  ;
  assign module_1.id_10 = 0;
  wire id_6 = id_1;
endmodule
module module_1 (
    input tri id_0,
    output supply0 id_1,
    input tri1 id_2,
    output uwire id_3,
    input tri id_4,
    output wor id_5,
    input supply1 id_6,
    input supply1 id_7,
    input wand id_8,
    input uwire id_9,
    output tri1 id_10,
    input tri0 id_11,
    output supply0 id_12
);
  logic id_14;
  module_0 modCall_1 (
      id_14,
      id_14,
      id_14,
      id_14
  );
endmodule
